###############################################################
#  Generated by:      Cadence Innovus 23.13-s082_1
#  OS:                Linux x86_64(Host ID mun)
#  Generated on:      Fri Jun 27 10:51:42 2025
#  Design:            axis_sa
#  Command:           report_timing -max_paths 100 -group $cg  > "${reports_path}/$this_run(stage)/${cg}.setup.timing.rpt"
###############################################################
Path 1: MET (0.026 ns) Setup Check with Pin VALID_data_reg[4][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) VALID_data_reg[4][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.071
        Uncertainty:-    0.125
      Required Time:=    1.805
       Launch Clock:=    0.002
          Data Path:+    1.776
              Slack:=    0.026

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.491   0.190    1.692  
  cts_opt_inst_FE_OFC120_n_240/Y     -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           5  0.222   0.070    1.761  
  g43897/Y                           -      A0->Y  F     OAI31_X1M_A9PP140ZTUL_C35         1  0.085   0.018    1.779  
  VALID_data_reg[4][0]/D             -      D      F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.085   0.000    1.779  
#-------------------------------------------------------------------------------------------------------------------
Path 2: MET (0.031 ns) Setup Check with Pin retime_s1_83_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s1_83_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.068
        Uncertainty:-    0.125
      Required Time:=    1.808
       Launch Clock:=    0.002
          Data Path:+    1.775
              Slack:=    0.031

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y    F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y    F     OR2_X1B_A9PP140ZTUL_C35           23  0.491   0.192    1.694  
  g44078/Y                           -      B1N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.222   0.084    1.777  
  retime_s1_83_reg/D                 -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.051   0.000    1.777  
#---------------------------------------------------------------------------------------------------------------------
Path 3: MET (0.041 ns) Setup Check with Pin retime_s2_158_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s2_158_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.056
        Uncertainty:-    0.125
      Required Time:=    1.820
       Launch Clock:=    0.002
          Data Path:+    1.777
              Slack:=    0.041

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.491   0.190    1.692  
  cts_opt_inst_FE_OFC120_n_240/Y     -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           5  0.222   0.070    1.761  
  g44084/Y                           -      A0->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.085   0.018    1.779  
  retime_s2_158_reg/D                -      D      F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.029   0.000    1.779  
#-------------------------------------------------------------------------------------------------------------------
Path 4: MET (0.044 ns) Setup Check with Pin retime_s1_6_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s1_6_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.056
        Uncertainty:-    0.125
      Required Time:=    1.820
       Launch Clock:=    0.002
          Data Path:+    1.773
              Slack:=    0.044

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.491   0.190    1.692  
  cts_opt_inst_FE_OFC120_n_240/Y     -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           5  0.222   0.070    1.761  
  g44609/Y                           -      A->Y   F     NAND2XB_X1M_A9PP140ZTUL_C35       1  0.085   0.014    1.776  
  retime_s1_6_reg/D                  -      D      F     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.031   0.000    1.776  
#-------------------------------------------------------------------------------------------------------------------
Path 5: MET (0.045 ns) Setup Check with Pin VALID_data_reg[5][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) VALID_data_reg[5][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.069
        Uncertainty:-    0.125
      Required Time:=    1.806
       Launch Clock:=    0.002
          Data Path:+    1.758
              Slack:=    0.045

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35           23  0.491   0.191    1.693  
  g43898/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.222   0.067    1.761  
  VALID_data_reg[5][0]/D             -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.056   0.000    1.761  
#--------------------------------------------------------------------------------------------------------------------
Path 6: MET (0.046 ns) Setup Check with Pin VALID_data_reg[3][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) VALID_data_reg[3][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.069
        Uncertainty:-    0.125
      Required Time:=    1.807
       Launch Clock:=    0.002
          Data Path:+    1.758
              Slack:=    0.046

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35           23  0.491   0.192    1.694  
  g43896/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.222   0.067    1.761  
  VALID_data_reg[3][0]/D             -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.055   0.000    1.761  
#--------------------------------------------------------------------------------------------------------------------
Path 7: MET (0.047 ns) Setup Check with Pin VALID_data_reg[1][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) VALID_data_reg[1][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.069
        Uncertainty:-    0.125
      Required Time:=    1.807
       Launch Clock:=    0.002
          Data Path:+    1.758
              Slack:=    0.047

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35           23  0.491   0.192    1.694  
  g43907/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.222   0.067    1.760  
  VALID_data_reg[1][0]/D             -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.054   0.000    1.760  
#--------------------------------------------------------------------------------------------------------------------
Path 8: MET (0.048 ns) Setup Check with Pin VALID_data_reg[2][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) VALID_data_reg[2][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.068
        Uncertainty:-    0.125
      Required Time:=    1.808
       Launch Clock:=    0.002
          Data Path:+    1.757
              Slack:=    0.048

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35           23  0.491   0.192    1.694  
  g43899/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.222   0.066    1.760  
  VALID_data_reg[2][0]/D             -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.053   0.000    1.760  
#--------------------------------------------------------------------------------------------------------------------
Path 9: MET (0.049 ns) Setup Check with Pin VALID_data_reg[6][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) VALID_data_reg[6][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.069
        Uncertainty:-    0.125
      Required Time:=    1.807
       Launch Clock:=    0.002
          Data Path:+    1.756
              Slack:=    0.049

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35           23  0.491   0.190    1.692  
  g43901/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.222   0.067    1.758  
  VALID_data_reg[6][0]/D             -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.054   0.000    1.758  
#--------------------------------------------------------------------------------------------------------------------
Path 10: MET (0.049 ns) Setup Check with Pin VALID_data_reg[8][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) VALID_data_reg[8][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.158 (P)
            Arrival:=    1.999        0.002

              Setup:-    0.069
        Uncertainty:-    0.125
      Required Time:=    1.805
       Launch Clock:=    0.002
          Data Path:+    1.754
              Slack:=    0.049

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35           23  0.491   0.187    1.689  
  g43902/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.222   0.067    1.756  
  VALID_data_reg[8][0]/D             -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.055   0.000    1.756  
#--------------------------------------------------------------------------------------------------------------------
Path 11: MET (0.050 ns) Setup Check with Pin VALID_data_reg[7][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) VALID_data_reg[7][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.158 (P)
            Arrival:=    1.999        0.002

              Setup:-    0.068
        Uncertainty:-    0.125
      Required Time:=    1.806
       Launch Clock:=    0.002
          Data Path:+    1.754
              Slack:=    0.050

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35           23  0.491   0.188    1.690  
  g43900/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.222   0.066    1.756  
  VALID_data_reg[7][0]/D             -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.052   0.000    1.756  
#--------------------------------------------------------------------------------------------------------------------
Path 12: MET (0.054 ns) Setup Check with Pin VALID_data_reg[11][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) VALID_data_reg[11][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.069
        Uncertainty:-    0.125
      Required Time:=    1.809
       Launch Clock:=    0.002
          Data Path:+    1.752
              Slack:=    0.054

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35           23  0.491   0.186    1.688  
  g43905/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.222   0.067    1.755  
  VALID_data_reg[11][0]/D            -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.054   0.000    1.755  
#--------------------------------------------------------------------------------------------------------------------
Path 13: MET (0.055 ns) Setup Check with Pin VALID_data_reg[10][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) VALID_data_reg[10][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.159 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.069
        Uncertainty:-    0.125
      Required Time:=    1.809
       Launch Clock:=    0.002
          Data Path:+    1.752
              Slack:=    0.055

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35           23  0.491   0.186    1.688  
  g43904/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.222   0.067    1.754  
  VALID_data_reg[10][0]/D            -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.054   0.000    1.754  
#--------------------------------------------------------------------------------------------------------------------
Path 14: MET (0.056 ns) Setup Check with Pin VALID_data_reg[9][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) VALID_data_reg[9][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.159 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.068
        Uncertainty:-    0.125
      Required Time:=    1.810
       Launch Clock:=    0.002
          Data Path:+    1.751
              Slack:=    0.056

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35           23  0.491   0.186    1.688  
  g43903/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.222   0.066    1.754  
  VALID_data_reg[9][0]/D             -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.052   0.000    1.754  
#--------------------------------------------------------------------------------------------------------------------
Path 15: MET (0.068 ns) Setup Check with Pin retime_s3_288_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s3_288_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.850
       Launch Clock:=    0.002
          Data Path:+    1.780
              Slack:=    0.068

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.491   0.191    1.693  
  g44077/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.222   0.089    1.782  
  retime_s3_288_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.023   0.000    1.782  
#-------------------------------------------------------------------------------------------------------------------
Path 16: MET (0.068 ns) Setup Check with Pin retime_s3_283_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s3_283_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.850
       Launch Clock:=    0.002
          Data Path:+    1.779
              Slack:=    0.068

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.491   0.191    1.693  
  g44076/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.222   0.088    1.782  
  retime_s3_283_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.023   0.000    1.782  
#-------------------------------------------------------------------------------------------------------------------
Path 17: MET (0.069 ns) Setup Check with Pin retime_s2_38_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s2_38_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.850
       Launch Clock:=    0.002
          Data Path:+    1.779
              Slack:=    0.069

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.491   0.192    1.694  
  g44083/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.222   0.088    1.781  
  retime_s2_38_reg/D                 -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.023   0.000    1.781  
#-------------------------------------------------------------------------------------------------------------------
Path 18: MET (0.069 ns) Setup Check with Pin retime_s3_277_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s3_277_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.158 (P)
            Arrival:=    1.999        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.848
       Launch Clock:=    0.002
          Data Path:+    1.777
              Slack:=    0.069

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.491   0.188    1.690  
  g44075/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.222   0.090    1.779  
  retime_s3_277_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.024   0.000    1.779  
#-------------------------------------------------------------------------------------------------------------------
Path 19: MET (0.070 ns) Setup Check with Pin retime_s2_26_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s2_26_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.850
       Launch Clock:=    0.002
          Data Path:+    1.778
              Slack:=    0.070

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.491   0.191    1.693  
  g44082/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.222   0.088    1.780  
  retime_s2_26_reg/D                 -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.023   0.000    1.780  
#-------------------------------------------------------------------------------------------------------------------
Path 20: MET (0.070 ns) Setup Check with Pin retime_s2_20_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s2_20_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.158 (P)
            Arrival:=    1.999        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.849
       Launch Clock:=    0.002
          Data Path:+    1.776
              Slack:=    0.070

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.491   0.189    1.691  
  g44081/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.222   0.088    1.779  
  retime_s2_20_reg/D                 -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.023   0.000    1.779  
#-------------------------------------------------------------------------------------------------------------------
Path 21: MET (0.070 ns) Setup Check with Pin retime_s1_34_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s1_34_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.158 (P)
            Arrival:=    1.999        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.849
       Launch Clock:=    0.002
          Data Path:+    1.776
              Slack:=    0.070

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.491   0.189    1.691  
  g44073/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.222   0.088    1.779  
  retime_s1_34_reg/D                 -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.023   0.000    1.779  
#-------------------------------------------------------------------------------------------------------------------
Path 22: MET (0.076 ns) Setup Check with Pin retime_s3_265_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s3_265_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.025
        Uncertainty:-    0.125
      Required Time:=    1.852
       Launch Clock:=    0.002
          Data Path:+    1.774
              Slack:=    0.076

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.491   0.186    1.688  
  g44074/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.222   0.089    1.776  
  retime_s3_265_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.023   0.000    1.776  
#-------------------------------------------------------------------------------------------------------------------
Path 23: MET (0.076 ns) Setup Check with Pin retime_s4_158_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s4_158_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.159 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.025
        Uncertainty:-    0.125
      Required Time:=    1.853
       Launch Clock:=    0.002
          Data Path:+    1.774
              Slack:=    0.076

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.491   0.186    1.688  
  g44079/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.222   0.089    1.776  
  retime_s4_158_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.023   0.000    1.776  
#-------------------------------------------------------------------------------------------------------------------
Path 24: MET (0.077 ns) Setup Check with Pin retime_s2_6_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s2_6_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.159 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.025
        Uncertainty:-    0.125
      Required Time:=    1.852
       Launch Clock:=    0.002
          Data Path:+    1.774
              Slack:=    0.077

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.502  
  g45670/Y                           -      B->Y   F     OR2_X1B_A9PP140ZTUL_C35          23  0.491   0.186    1.688  
  g44080/Y                           -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.222   0.088    1.776  
  retime_s2_6_reg/D                  -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.023   0.000    1.776  
#-------------------------------------------------------------------------------------------------------------------
Path 25: MET (0.170 ns) Setup Check with Pin retime_s3_372_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s3_372_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.152 (P)    0.158 (P)
            Arrival:=    1.997        0.002

              Setup:-    0.084
        Uncertainty:-    0.125
      Required Time:=    1.788
       Launch Clock:=    0.002
          Data Path:+    1.616
              Slack:=    0.170

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y    F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.328    1.497  
  g44771/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.490   0.122    1.618  
  retime_s3_372_reg/D                -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.107   0.000    1.618  
#---------------------------------------------------------------------------------------------------------------------
Path 26: MET (0.171 ns) Setup Check with Pin retime_s6_87_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s6_87_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.154 (P)    0.158 (P)
            Arrival:=    1.999        0.002

              Setup:-    0.083
        Uncertainty:-    0.125
      Required Time:=    1.790
       Launch Clock:=    0.002
          Data Path:+    1.616
              Slack:=    0.171

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y    F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.329    1.498  
  g45080/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.490   0.121    1.619  
  retime_s6_87_reg/D                 -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.106   0.000    1.619  
#---------------------------------------------------------------------------------------------------------------------
Path 27: MET (0.173 ns) Setup Check with Pin retime_s1_90_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s1_90_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.158 (P)
            Arrival:=    1.999        0.002

              Setup:-    0.083
        Uncertainty:-    0.125
      Required Time:=    1.791
       Launch Clock:=    0.002
          Data Path:+    1.616
              Slack:=    0.173

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y    F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.331    1.500  
  g44780/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.491   0.119    1.619  
  retime_s1_90_reg/D                 -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.103   0.000    1.619  
#---------------------------------------------------------------------------------------------------------------------
Path 28: MET (0.173 ns) Setup Check with Pin retime_s6_83_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s6_83_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.154 (P)    0.158 (P)
            Arrival:=    1.998        0.002

              Setup:-    0.082
        Uncertainty:-    0.125
      Required Time:=    1.791
       Launch Clock:=    0.002
          Data Path:+    1.616
              Slack:=    0.173

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y    F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.331    1.499  
  g45075/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.491   0.118    1.618  
  retime_s6_83_reg/D                 -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.103   0.000    1.618  
#---------------------------------------------------------------------------------------------------------------------
Path 29: MET (0.174 ns) Setup Check with Pin retime_s6_85_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s6_85_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.158 (P)
            Arrival:=    1.999        0.002

              Setup:-    0.083
        Uncertainty:-    0.125
      Required Time:=    1.791
       Launch Clock:=    0.002
          Data Path:+    1.615
              Slack:=    0.174

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y    F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.329    1.498  
  g45078/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.490   0.119    1.618  
  retime_s6_85_reg/D                 -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.104   0.000    1.618  
#---------------------------------------------------------------------------------------------------------------------
Path 30: MET (0.175 ns) Setup Check with Pin retime_s5_137_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s5_137_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.158 (P)
            Arrival:=    1.999        0.002

              Setup:-    0.083
        Uncertainty:-    0.125
      Required Time:=    1.792
       Launch Clock:=    0.002
          Data Path:+    1.614
              Slack:=    0.175

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y    F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.329    1.498  
  g45018/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.490   0.119    1.617  
  retime_s5_137_reg/D                -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.103   0.000    1.617  
#---------------------------------------------------------------------------------------------------------------------
Path 31: MET (0.175 ns) Setup Check with Pin retime_s2_197_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s2_197_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.154 (P)    0.158 (P)
            Arrival:=    1.999        0.002

              Setup:-    0.083
        Uncertainty:-    0.125
      Required Time:=    1.791
       Launch Clock:=    0.002
          Data Path:+    1.614
              Slack:=    0.175

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y    F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.328    1.497  
  g45190/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.490   0.119    1.616  
  retime_s2_197_reg/D                -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.103   0.000    1.616  
#---------------------------------------------------------------------------------------------------------------------
Path 32: MET (0.179 ns) Setup Check with Pin retime_s6_84_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s6_84_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.154 (P)    0.158 (P)
            Arrival:=    1.998        0.002

              Setup:-    0.083
        Uncertainty:-    0.125
      Required Time:=    1.790
       Launch Clock:=    0.002
          Data Path:+    1.610
              Slack:=    0.179

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y    F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.324    1.493  
  g45076/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.489   0.119    1.612  
  retime_s6_84_reg/D                 -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.104   0.000    1.612  
#---------------------------------------------------------------------------------------------------------------------
Path 33: MET (0.188 ns) Setup Check with Pin retime_s1_47_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s1_47_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.152 (P)    0.158 (P)
            Arrival:=    1.997        0.002

              Setup:-    0.083
        Uncertainty:-    0.125
      Required Time:=    1.788
       Launch Clock:=    0.002
          Data Path:+    1.598
              Slack:=    0.188

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y    F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.311    1.480  
  g44917/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.487   0.120    1.600  
  retime_s1_47_reg/D                 -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.105   0.000    1.600  
#---------------------------------------------------------------------------------------------------------------------
Path 34: MET (0.189 ns) Setup Check with Pin retime_s3_335_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s3_335_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.153 (P)    0.158 (P)
            Arrival:=    1.997        0.002

              Setup:-    0.083
        Uncertainty:-    0.125
      Required Time:=    1.789
       Launch Clock:=    0.002
          Data Path:+    1.598
              Slack:=    0.189

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y    F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.313    1.482  
  g44730/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.488   0.118    1.601  
  retime_s3_335_reg/D                -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.103   0.000    1.601  
#---------------------------------------------------------------------------------------------------------------------
Path 35: MET (0.190 ns) Setup Check with Pin retime_s2_170_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s2_170_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.152 (P)    0.158 (P)
            Arrival:=    1.997        0.002

              Setup:-    0.082
        Uncertainty:-    0.125
      Required Time:=    1.789
       Launch Clock:=    0.002
          Data Path:+    1.597
              Slack:=    0.190

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y    F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.312    1.481  
  g45171/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.487   0.118    1.599  
  retime_s2_170_reg/D                -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.103   0.000    1.599  
#---------------------------------------------------------------------------------------------------------------------
Path 36: MET (0.191 ns) Setup Check with Pin retime_s2_177_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s2_177_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.152 (P)    0.158 (P)
            Arrival:=    1.997        0.002

              Setup:-    0.083
        Uncertainty:-    0.125
      Required Time:=    1.789
       Launch Clock:=    0.002
          Data Path:+    1.596
              Slack:=    0.191

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y    F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.311    1.480  
  g45178/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.487   0.119    1.599  
  retime_s2_177_reg/D                -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.104   0.000    1.599  
#---------------------------------------------------------------------------------------------------------------------
Path 37: MET (0.191 ns) Setup Check with Pin retime_s1_118_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s1_118_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.152 (P)    0.158 (P)
            Arrival:=    1.997        0.002

              Setup:-    0.083
        Uncertainty:-    0.125
      Required Time:=    1.788
       Launch Clock:=    0.002
          Data Path:+    1.595
              Slack:=    0.191

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y    F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.308    1.477  
  g44809/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.486   0.120    1.597  
  retime_s1_118_reg/D                -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.106   0.000    1.597  
#---------------------------------------------------------------------------------------------------------------------
Path 38: MET (0.194 ns) Setup Check with Pin AR[3].AC[7].ACC_add_31_50_retime_s8_41_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) AR[3].AC[7].ACC_add_31_50_retime_s8_41_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.154 (P)    0.158 (P)
            Arrival:=    1.999        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.847
       Launch Clock:=    0.002
          Data Path:+    1.651
              Slack:=    0.194

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                            -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                             -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y              -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y             -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y               -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                      -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y              -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.355    1.523  
  AR[3].AC[7].ACC_add_31_50_g1116/Y             -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.492   0.130    1.654  
  AR[3].AC[7].ACC_add_31_50_retime_s8_41_reg/D  -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.040   0.000    1.654  
#------------------------------------------------------------------------------------------------------------------------------
Path 39: MET (0.195 ns) Setup Check with Pin AR[3].AC[7].ACC_add_31_50_retime_s8_43_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) AR[3].AC[7].ACC_add_31_50_retime_s8_43_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.158 (P)
            Arrival:=    1.999        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.848
       Launch Clock:=    0.002
          Data Path:+    1.651
              Slack:=    0.195

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                            -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                             -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y              -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y             -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y               -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                      -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y              -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.354    1.523  
  AR[3].AC[7].ACC_add_31_50_g1118/Y             -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.492   0.130    1.654  
  AR[3].AC[7].ACC_add_31_50_retime_s8_43_reg/D  -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.040   0.000    1.654  
#------------------------------------------------------------------------------------------------------------------------------
Path 40: MET (0.195 ns) Setup Check with Pin AR[3].AC[7].ACC_add_31_50_retime_s8_42_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) AR[3].AC[7].ACC_add_31_50_retime_s8_42_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.154 (P)    0.158 (P)
            Arrival:=    1.999        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.848
       Launch Clock:=    0.002
          Data Path:+    1.650
              Slack:=    0.195

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                            -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                             -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y              -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y             -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y               -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                      -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y              -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.355    1.524  
  AR[3].AC[7].ACC_add_31_50_g1117/Y             -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.492   0.128    1.652  
  AR[3].AC[7].ACC_add_31_50_retime_s8_42_reg/D  -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.038   0.000    1.652  
#------------------------------------------------------------------------------------------------------------------------------
Path 41: MET (0.195 ns) Setup Check with Pin AR[3].AC[7].ACC_add_31_50_retime_s8_40_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) AR[3].AC[7].ACC_add_31_50_retime_s8_40_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.158 (P)
            Arrival:=    1.999        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.848
       Launch Clock:=    0.002
          Data Path:+    1.651
              Slack:=    0.195

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                            -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                             -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y              -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y             -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y               -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                      -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y              -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.354    1.523  
  AR[3].AC[7].ACC_add_31_50_g1115/Y             -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.492   0.130    1.653  
  AR[3].AC[7].ACC_add_31_50_retime_s8_40_reg/D  -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.040   0.000    1.653  
#------------------------------------------------------------------------------------------------------------------------------
Path 42: MET (0.196 ns) Setup Check with Pin AR[3].AC[7].ACC_add_31_50_retime_s8_35_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) AR[3].AC[7].ACC_add_31_50_retime_s8_35_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.158 (P)
            Arrival:=    1.999        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.848
       Launch Clock:=    0.002
          Data Path:+    1.650
              Slack:=    0.196

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                            -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                             -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y              -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y             -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y               -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                      -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y              -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.355    1.523  
  AR[3].AC[7].ACC_add_31_50_g1111/Y             -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.492   0.129    1.653  
  AR[3].AC[7].ACC_add_31_50_retime_s8_35_reg/D  -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.039   0.000    1.653  
#------------------------------------------------------------------------------------------------------------------------------
Path 43: MET (0.196 ns) Setup Check with Pin AR[3].AC[7].ACC_add_31_50_retime_s8_21_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) AR[3].AC[7].ACC_add_31_50_retime_s8_21_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.154 (P)    0.158 (P)
            Arrival:=    1.999        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.848
       Launch Clock:=    0.002
          Data Path:+    1.649
              Slack:=    0.196

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                            -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                             -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y              -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y             -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y               -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                      -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y              -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.355    1.524  
  AR[3].AC[7].ACC_add_31_50_g1108/Y             -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.492   0.128    1.652  
  AR[3].AC[7].ACC_add_31_50_retime_s8_21_reg/D  -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.037   0.000    1.652  
#------------------------------------------------------------------------------------------------------------------------------
Path 44: MET (0.196 ns) Setup Check with Pin AR[3].AC[7].ACC_add_31_50_retime_s8_39_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) AR[3].AC[7].ACC_add_31_50_retime_s8_39_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.849
       Launch Clock:=    0.002
          Data Path:+    1.650
              Slack:=    0.196

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                            -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                             -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y              -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y             -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y               -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                      -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y              -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.354    1.523  
  AR[3].AC[7].ACC_add_31_50_g1114/Y             -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.492   0.130    1.653  
  AR[3].AC[7].ACC_add_31_50_retime_s8_39_reg/D  -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.039   0.000    1.653  
#------------------------------------------------------------------------------------------------------------------------------
Path 45: MET (0.196 ns) Setup Check with Pin AR[3].AC[7].ACC_add_31_50_retime_s8_22_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) AR[3].AC[7].ACC_add_31_50_retime_s8_22_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.158 (P)
            Arrival:=    1.999        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.848
       Launch Clock:=    0.002
          Data Path:+    1.649
              Slack:=    0.196

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                            -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                             -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y              -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y             -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y               -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                      -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y              -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.355    1.524  
  AR[3].AC[7].ACC_add_31_50_g1110/Y             -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.492   0.128    1.652  
  AR[3].AC[7].ACC_add_31_50_retime_s8_22_reg/D  -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.038   0.000    1.652  
#------------------------------------------------------------------------------------------------------------------------------
Path 46: MET (0.196 ns) Setup Check with Pin AR[3].AC[7].ACC_add_31_50_retime_s8_36_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) AR[3].AC[7].ACC_add_31_50_retime_s8_36_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.849
       Launch Clock:=    0.002
          Data Path:+    1.650
              Slack:=    0.196

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                            -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                             -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y              -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y             -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y               -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                      -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y              -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.354    1.523  
  AR[3].AC[7].ACC_add_31_50_g1113/Y             -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.492   0.129    1.652  
  AR[3].AC[7].ACC_add_31_50_retime_s8_36_reg/D  -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.039   0.000    1.652  
#------------------------------------------------------------------------------------------------------------------------------
Path 47: MET (0.196 ns) Setup Check with Pin retime_s1_195_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s1_195_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.153 (P)    0.158 (P)
            Arrival:=    1.997        0.002

              Setup:-    0.083
        Uncertainty:-    0.125
      Required Time:=    1.789
       Launch Clock:=    0.002
          Data Path:+    1.591
              Slack:=    0.196

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y    F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.306    1.475  
  g44944/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.486   0.119    1.593  
  retime_s1_195_reg/D                -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.104   0.000    1.593  
#---------------------------------------------------------------------------------------------------------------------
Path 48: MET (0.197 ns) Setup Check with Pin AR[3].AC[7].ACC_add_31_50_retime_s8_62_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) AR[3].AC[7].ACC_add_31_50_retime_s8_62_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.849
       Launch Clock:=    0.002
          Data Path:+    1.649
              Slack:=    0.197

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                            -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                             -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y              -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y             -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y               -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                      -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y              -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.354    1.523  
  AR[3].AC[7].ACC_add_31_50_g1112/Y             -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.492   0.129    1.652  
  AR[3].AC[7].ACC_add_31_50_retime_s8_62_reg/D  -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.038   0.000    1.652  
#------------------------------------------------------------------------------------------------------------------------------
Path 49: MET (0.197 ns) Setup Check with Pin MR[3].MC[6].MUL_mul_15_35_retime_s3_220_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) MR[3].MC[6].MUL_mul_15_35_retime_s3_220_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.153 (P)    0.158 (P)
            Arrival:=    1.997        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.846
       Launch Clock:=    0.002
          Data Path:+    1.647
              Slack:=    0.197

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                             -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                              -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y               -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y              -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                 -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                 -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                 -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                 -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y                -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                       -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y               -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.352    1.521  
  MR[3].MC[6].MUL_mul_15_35_g2197/Y              -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.492   0.128    1.649  
  MR[3].MC[6].MUL_mul_15_35_retime_s3_220_reg/D  -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.037   0.000    1.649  
#-------------------------------------------------------------------------------------------------------------------------------
Path 50: MET (0.197 ns) Setup Check with Pin AR[3].AC[7].ACC_add_31_50_retime_s8_60_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) AR[3].AC[7].ACC_add_31_50_retime_s8_60_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.849
       Launch Clock:=    0.002
          Data Path:+    1.649
              Slack:=    0.197

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                            -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                             -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y              -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y             -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y               -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                      -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y              -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.354    1.523  
  AR[3].AC[7].ACC_add_31_50_g1109/Y             -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.492   0.128    1.651  
  AR[3].AC[7].ACC_add_31_50_retime_s8_60_reg/D  -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.038   0.000    1.651  
#------------------------------------------------------------------------------------------------------------------------------
Path 51: MET (0.198 ns) Setup Check with Pin AR[3].AC[7].ACC_add_31_50_retime_s8_44_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) AR[3].AC[7].ACC_add_31_50_retime_s8_44_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.158 (P)
            Arrival:=    1.999        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.849
       Launch Clock:=    0.002
          Data Path:+    1.649
              Slack:=    0.198

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                            -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                             -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y              -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y             -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y               -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                      -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y              -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.354    1.523  
  AR[3].AC[7].ACC_add_31_50_g1107/Y             -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.492   0.128    1.651  
  AR[3].AC[7].ACC_add_31_50_retime_s8_44_reg/D  -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.038   0.000    1.651  
#------------------------------------------------------------------------------------------------------------------------------
Path 52: MET (0.199 ns) Setup Check with Pin MR[3].MC[6].MUL_mul_15_35_retime_s3_210_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) MR[3].MC[6].MUL_mul_15_35_retime_s3_210_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.160 (P)    0.158 (P)
            Arrival:=    2.005        0.002

              Setup:-    0.027
        Uncertainty:-    0.125
      Required Time:=    1.853
       Launch Clock:=    0.002
          Data Path:+    1.651
              Slack:=    0.199

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                             -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                              -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y               -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y              -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                 -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                 -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                 -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                 -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y                -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                       -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y               -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.353    1.522  
  MR[3].MC[6].MUL_mul_15_35_g2194/Y              -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.492   0.132    1.654  
  MR[3].MC[6].MUL_mul_15_35_retime_s3_210_reg/D  -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.042   0.000    1.654  
#-------------------------------------------------------------------------------------------------------------------------------
Path 53: MET (0.201 ns) Setup Check with Pin MR[2].MC[7].MUL_mul_15_35_retime_s8_15_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) MR[2].MC[7].MUL_mul_15_35_retime_s8_15_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.154 (P)    0.158 (P)
            Arrival:=    1.998        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.848
       Launch Clock:=    0.002
          Data Path:+    1.644
              Slack:=    0.201

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                            -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                             -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y              -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y             -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y               -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                      -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y              -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.350    1.519  
  MR[2].MC[7].MUL_mul_15_35_g2169/Y             -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.492   0.128    1.647  
  MR[2].MC[7].MUL_mul_15_35_retime_s8_15_reg/D  -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.037   0.000    1.647  
#------------------------------------------------------------------------------------------------------------------------------
Path 54: MET (0.201 ns) Setup Check with Pin MR[3].MC[6].MUL_mul_15_35_retime_s3_41_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) MR[3].MC[6].MUL_mul_15_35_retime_s3_41_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.160 (P)    0.158 (P)
            Arrival:=    2.005        0.002

              Setup:-    0.027
        Uncertainty:-    0.125
      Required Time:=    1.853
       Launch Clock:=    0.002
          Data Path:+    1.649
              Slack:=    0.201

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                            -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                             -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y              -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y             -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y               -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                      -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y              -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.353    1.522  
  MR[3].MC[6].MUL_mul_15_35_g2201/Y             -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.492   0.130    1.652  
  MR[3].MC[6].MUL_mul_15_35_retime_s3_41_reg/D  -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.040   0.000    1.652  
#------------------------------------------------------------------------------------------------------------------------------
Path 55: MET (0.201 ns) Setup Check with Pin MR[3].MC[6].MUL_mul_15_35_retime_s3_208_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) MR[3].MC[6].MUL_mul_15_35_retime_s3_208_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.160 (P)    0.158 (P)
            Arrival:=    2.005        0.002

              Setup:-    0.027
        Uncertainty:-    0.125
      Required Time:=    1.853
       Launch Clock:=    0.002
          Data Path:+    1.649
              Slack:=    0.201

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                             -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                              -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y               -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y              -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                 -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                 -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                 -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                 -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y                -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                       -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y               -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.353    1.522  
  MR[3].MC[6].MUL_mul_15_35_g2195/Y              -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.492   0.130    1.651  
  MR[3].MC[6].MUL_mul_15_35_retime_s3_208_reg/D  -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.039   0.000    1.651  
#-------------------------------------------------------------------------------------------------------------------------------
Path 56: MET (0.202 ns) Setup Check with Pin MR[2].MC[7].MUL_mul_15_35_retime_s8_19_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) MR[2].MC[7].MUL_mul_15_35_retime_s8_19_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.154 (P)    0.158 (P)
            Arrival:=    1.998        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.848
       Launch Clock:=    0.002
          Data Path:+    1.644
              Slack:=    0.202

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                            -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                             -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y              -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y             -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y               -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                      -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y              -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.349    1.518  
  MR[2].MC[7].MUL_mul_15_35_g2171/Y             -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.492   0.128    1.646  
  MR[2].MC[7].MUL_mul_15_35_retime_s8_19_reg/D  -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.037   0.000    1.646  
#------------------------------------------------------------------------------------------------------------------------------
Path 57: MET (0.202 ns) Setup Check with Pin MR[3].MC[6].MUL_mul_15_35_retime_s3_11_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) MR[3].MC[6].MUL_mul_15_35_retime_s3_11_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.160 (P)    0.158 (P)
            Arrival:=    2.005        0.002

              Setup:-    0.027
        Uncertainty:-    0.125
      Required Time:=    1.853
       Launch Clock:=    0.002
          Data Path:+    1.649
              Slack:=    0.202

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                            -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                             -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y              -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y             -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y               -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                      -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y              -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.353    1.522  
  MR[3].MC[6].MUL_mul_15_35_g2198/Y             -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.492   0.130    1.651  
  MR[3].MC[6].MUL_mul_15_35_retime_s3_11_reg/D  -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.039   0.000    1.651  
#------------------------------------------------------------------------------------------------------------------------------
Path 58: MET (0.202 ns) Setup Check with Pin retime_s4_194_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s4_194_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.153 (P)    0.158 (P)
            Arrival:=    1.997        0.002

              Setup:-    0.082
        Uncertainty:-    0.125
      Required Time:=    1.790
       Launch Clock:=    0.002
          Data Path:+    1.586
              Slack:=    0.202

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y    F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.302    1.471  
  g44916/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.484   0.117    1.588  
  retime_s4_194_reg/D                -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.102   0.000    1.588  
#---------------------------------------------------------------------------------------------------------------------
Path 59: MET (0.202 ns) Setup Check with Pin MR[2].MC[7].MUL_mul_15_35_retime_s8_20_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) MR[2].MC[7].MUL_mul_15_35_retime_s8_20_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.154 (P)    0.158 (P)
            Arrival:=    1.998        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.848
       Launch Clock:=    0.002
          Data Path:+    1.643
              Slack:=    0.202

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                            -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                             -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y              -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y             -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y               -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                      -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y              -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.348    1.517  
  MR[2].MC[7].MUL_mul_15_35_g2172/Y             -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.492   0.128    1.645  
  MR[2].MC[7].MUL_mul_15_35_retime_s8_20_reg/D  -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.038   0.000    1.645  
#------------------------------------------------------------------------------------------------------------------------------
Path 60: MET (0.203 ns) Setup Check with Pin retime_s5_136_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) retime_s5_136_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.153 (P)    0.158 (P)
            Arrival:=    1.997        0.002

              Setup:-    0.083
        Uncertainty:-    0.125
      Required Time:=    1.789
       Launch Clock:=    0.002
          Data Path:+    1.584
              Slack:=    0.203

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK      R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y    F     INV_X1M_A9PP140ZTUL_C35            5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y  -      A->Y    R     INV_X1M_A9PP140ZTUL_C35           59  0.105   0.236    0.463  
  g33669__7482/Y                     -      A->Y    R     AND2_X1M_A9PP140ZTUL_C35           2  0.365   0.031    0.494  
  g39222__6417/Y                     -      A0->Y   F     AOI22_X1M_A9PP140ZTUL_C35          1  0.043   0.060    0.553  
  g39176__5122/Y                     -      B->Y    R     NAND4_X1M_A9PP140ZTUL_C35          1  0.098   0.045    0.599  
  g39175__1705/Y                     -      A->Y    R     OR3_X2M_A9PP140ZTUL_C35           54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y    -      A->Y    R     BUFH_X1M_A9PP140ZTUL_C35          37  0.265   0.141    0.915  
  g46132/Y                           -      A->Y    F     INV_X1M_A9PP140ZTUL_C35           67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y   -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35           62  0.350   0.298    1.467  
  g45017/Y                           -      B0N->Y  F     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.483   0.119    1.586  
  retime_s5_136_reg/D                -      D       F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.105   0.000    1.586  
#---------------------------------------------------------------------------------------------------------------------
Path 61: MET (0.203 ns) Setup Check with Pin MR[2].MC[7].MUL_mul_15_35_retime_s8_1_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) MR[2].MC[7].MUL_mul_15_35_retime_s8_1_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.154 (P)    0.158 (P)
            Arrival:=    1.998        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.848
       Launch Clock:=    0.002
          Data Path:+    1.642
              Slack:=    0.203

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                           -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                            -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y             -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y            -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                               -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                               -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                               -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                               -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y              -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                     -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y             -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.348    1.517  
  MR[2].MC[7].MUL_mul_15_35_g2170/Y            -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.492   0.128    1.645  
  MR[2].MC[7].MUL_mul_15_35_retime_s8_1_reg/D  -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.038   0.000    1.645  
#-----------------------------------------------------------------------------------------------------------------------------
Path 62: MET (0.209 ns) Setup Check with Pin MR[1].MC[7].MUL_mul_15_35_retime_s8_79_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) MR[1].MC[7].MUL_mul_15_35_retime_s8_79_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.849
       Launch Clock:=    0.002
          Data Path:+    1.637
              Slack:=    0.209

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                            -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                             -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y              -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y             -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y               -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                      -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y              -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.343    1.512  
  MR[1].MC[7].MUL_mul_15_35_g2172/Y             -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.491   0.128    1.640  
  MR[1].MC[7].MUL_mul_15_35_retime_s8_79_reg/D  -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.037   0.000    1.640  
#------------------------------------------------------------------------------------------------------------------------------
Path 63: MET (0.211 ns) Setup Check with Pin MR[1].MC[7].MUL_mul_15_35_retime_s7_73_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) MR[1].MC[7].MUL_mul_15_35_retime_s7_73_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.849
       Launch Clock:=    0.002
          Data Path:+    1.636
              Slack:=    0.211

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                            -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                             -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y              -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y             -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y               -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                      -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y              -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.342    1.511  
  MR[1].MC[7].MUL_mul_15_35_g2171/Y             -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.491   0.128    1.639  
  MR[1].MC[7].MUL_mul_15_35_retime_s7_73_reg/D  -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.037   0.000    1.639  
#------------------------------------------------------------------------------------------------------------------------------
Path 64: MET (0.211 ns) Setup Check with Pin MR[1].MC[7].MUL_mul_15_35_retime_s7_70_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) MR[1].MC[7].MUL_mul_15_35_retime_s7_70_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.850
       Launch Clock:=    0.002
          Data Path:+    1.636
              Slack:=    0.211

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                            -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                             -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y              -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y             -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y               -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                      -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y              -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.341    1.509  
  MR[1].MC[7].MUL_mul_15_35_g2169/Y             -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.491   0.129    1.638  
  MR[1].MC[7].MUL_mul_15_35_retime_s7_70_reg/D  -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.038   0.000    1.638  
#------------------------------------------------------------------------------------------------------------------------------
Path 65: MET (0.212 ns) Setup Check with Pin MR[1].MC[7].MUL_mul_15_35_retime_s7_55_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) MR[1].MC[7].MUL_mul_15_35_retime_s7_55_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.850
       Launch Clock:=    0.002
          Data Path:+    1.636
              Slack:=    0.212

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                            -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                             -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y              -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y             -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y               -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                      -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y              -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.337    1.506  
  MR[1].MC[7].MUL_mul_15_35_g2170/Y             -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.491   0.132    1.638  
  MR[1].MC[7].MUL_mul_15_35_retime_s7_55_reg/D  -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.042   0.000    1.638  
#------------------------------------------------------------------------------------------------------------------------------
Path 66: MET (0.217 ns) Setup Check with Pin MR[0].MC[7].MUL_mul_15_35_retime_s8_45_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) MR[0].MC[7].MUL_mul_15_35_retime_s8_45_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.153 (P)    0.158 (P)
            Arrival:=    1.997        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.846
       Launch Clock:=    0.002
          Data Path:+    1.627
              Slack:=    0.217

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                            -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                             -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y              -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y             -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y               -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                      -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y              -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.502  
  MR[0].MC[7].MUL_mul_15_35_g2172/Y             -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.491   0.128    1.629  
  MR[0].MC[7].MUL_mul_15_35_retime_s8_45_reg/D  -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.038   0.000    1.629  
#------------------------------------------------------------------------------------------------------------------------------
Path 67: MET (0.222 ns) Setup Check with Pin MR[0].MC[7].MUL_mul_15_35_retime_s6_51_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) MR[0].MC[7].MUL_mul_15_35_retime_s6_51_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.159 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.852
       Launch Clock:=    0.002
          Data Path:+    1.628
              Slack:=    0.222

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                            -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                             -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y              -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y             -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y               -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                      -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y              -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.502  
  MR[0].MC[7].MUL_mul_15_35_g2170/Y             -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.491   0.129    1.631  
  MR[0].MC[7].MUL_mul_15_35_retime_s6_51_reg/D  -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.039   0.000    1.631  
#------------------------------------------------------------------------------------------------------------------------------
Path 68: MET (0.223 ns) Setup Check with Pin MR[0].MC[7].MUL_mul_15_35_retime_s6_79_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) MR[0].MC[7].MUL_mul_15_35_retime_s6_79_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.159 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.852
       Launch Clock:=    0.002
          Data Path:+    1.627
              Slack:=    0.223

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                            -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                             -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y              -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y             -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y               -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                      -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y              -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.502  
  MR[0].MC[7].MUL_mul_15_35_g2171/Y             -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.491   0.128    1.630  
  MR[0].MC[7].MUL_mul_15_35_retime_s6_79_reg/D  -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.038   0.000    1.630  
#------------------------------------------------------------------------------------------------------------------------------
Path 69: MET (0.223 ns) Setup Check with Pin MR[0].MC[7].MUL_mul_15_35_retime_s6_73_reg/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) MR[0].MC[7].MUL_mul_15_35_retime_s6_73_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.159 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.026
        Uncertainty:-    0.125
      Required Time:=    1.853
       Launch Clock:=    0.002
          Data Path:+    1.627
              Slack:=    0.223

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                            -      CK     R     (arrival)                        20  0.031       -    0.002  
  retime_s1_5_reg/Q                             -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      21  0.031   0.151    0.154  
  place_opt_inst_FE_OFC99_n_2946/Y              -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           5  0.212   0.073    0.227  
  place_opt_inst_FE_OFC104_n_2946/Y             -      A->Y   R     INV_X1M_A9PP140ZTUL_C35          59  0.105   0.236    0.463  
  g33669__7482/Y                                -      A->Y   R     AND2_X1M_A9PP140ZTUL_C35          2  0.365   0.031    0.494  
  g39222__6417/Y                                -      A0->Y  F     AOI22_X1M_A9PP140ZTUL_C35         1  0.043   0.060    0.553  
  g39176__5122/Y                                -      B->Y   R     NAND4_X1M_A9PP140ZTUL_C35         1  0.098   0.045    0.599  
  g39175__1705/Y                                -      A->Y   R     OR3_X2M_A9PP140ZTUL_C35          54  0.046   0.175    0.774  
  place_opt_inst_FE_OFC40_n_203/Y               -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35         37  0.265   0.141    0.915  
  g46132/Y                                      -      A->Y   F     INV_X1M_A9PP140ZTUL_C35          67  0.256   0.254    1.169  
  cts_opt_inst_FE_OFC141_s_ready/Y              -      A->Y   F     BUF_X1M_A9PP140ZTUL_C35          62  0.350   0.333    1.501  
  MR[0].MC[7].MUL_mul_15_35_g2169/Y             -      S0->Y  R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.491   0.128    1.629  
  MR[0].MC[7].MUL_mul_15_35_retime_s6_73_reg/D  -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.038   0.000    1.629  
#------------------------------------------------------------------------------------------------------------------------------
Path 70: MET (0.227 ns) Setup Check with Pin ro_reg[2][1][13]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][13]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.158 (P)
            Arrival:=    2.002        0.002

              Setup:-    0.103
        Uncertainty:-    0.125
      Required Time:=    1.774
       Launch Clock:=    0.002
          Data Path:+    1.545
              Slack:=    0.227

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.453    1.412  
  g43058/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.701   0.135    1.547  
  ro_reg[2][1][13]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.173   0.000    1.547  
#--------------------------------------------------------------------------------------------------------------------
Path 71: MET (0.230 ns) Setup Check with Pin ro_reg[2][1][15]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][15]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.158 (P)
            Arrival:=    2.002        0.002

              Setup:-    0.101
        Uncertainty:-    0.125
      Required Time:=    1.776
       Launch Clock:=    0.002
          Data Path:+    1.543
              Slack:=    0.230

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.453    1.412  
  g43060/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.701   0.133    1.545  
  ro_reg[2][1][15]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.168   0.000    1.545  
#--------------------------------------------------------------------------------------------------------------------
Path 72: MET (0.232 ns) Setup Check with Pin ro_reg[2][1][12]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][12]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.158 (P)
            Arrival:=    2.002        0.002

              Setup:-    0.101
        Uncertainty:-    0.125
      Required Time:=    1.777
       Launch Clock:=    0.002
          Data Path:+    1.542
              Slack:=    0.232

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.452    1.412  
  g43057/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.701   0.132    1.544  
  ro_reg[2][1][12]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.166   0.000    1.544  
#--------------------------------------------------------------------------------------------------------------------
Path 73: MET (0.236 ns) Setup Check with Pin ro_reg[2][1][14]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][14]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.158 (P)
            Arrival:=    2.002        0.002

              Setup:-    0.099
        Uncertainty:-    0.125
      Required Time:=    1.778
       Launch Clock:=    0.002
          Data Path:+    1.540
              Slack:=    0.236

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.452    1.412  
  g43059/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.701   0.131    1.542  
  ro_reg[2][1][14]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.161   0.000    1.542  
#--------------------------------------------------------------------------------------------------------------------
Path 74: MET (0.237 ns) Setup Check with Pin ro_reg[2][1][7]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][7]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.097
        Uncertainty:-    0.125
      Required Time:=    1.778
       Launch Clock:=    0.002
          Data Path:+    1.540
              Slack:=    0.237

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.452    1.412  
  g43052/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.701   0.130    1.542  
  ro_reg[2][1][7]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.160   0.000    1.542  
#--------------------------------------------------------------------------------------------------------------------
Path 75: MET (0.237 ns) Setup Check with Pin ro_reg[2][1][3]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][3]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.096
        Uncertainty:-    0.125
      Required Time:=    1.779
       Launch Clock:=    0.002
          Data Path:+    1.539
              Slack:=    0.237

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.453    1.412  
  g43048/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.701   0.130    1.542  
  ro_reg[2][1][3]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.158   0.000    1.542  
#--------------------------------------------------------------------------------------------------------------------
Path 76: MET (0.238 ns) Setup Check with Pin ro_reg[2][1][5]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][5]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.097
        Uncertainty:-    0.125
      Required Time:=    1.780
       Launch Clock:=    0.002
          Data Path:+    1.540
              Slack:=    0.238

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.453    1.412  
  g43050/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.701   0.130    1.542  
  ro_reg[2][1][5]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.159   0.000    1.542  
#--------------------------------------------------------------------------------------------------------------------
Path 77: MET (0.238 ns) Setup Check with Pin ro_reg[2][1][6]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][6]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.096
        Uncertainty:-    0.125
      Required Time:=    1.779
       Launch Clock:=    0.002
          Data Path:+    1.539
              Slack:=    0.238

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.453    1.412  
  g43051/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.701   0.129    1.541  
  ro_reg[2][1][6]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.157   0.000    1.541  
#--------------------------------------------------------------------------------------------------------------------
Path 78: MET (0.240 ns) Setup Check with Pin ro_reg[1][2][5]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[1][2][5]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.099
        Uncertainty:-    0.125
      Required Time:=    1.776
       Launch Clock:=    0.002
          Data Path:+    1.534
              Slack:=    0.240

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.446    1.405  
  g43034/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.701   0.131    1.536  
  ro_reg[1][2][5]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.163   0.000    1.536  
#--------------------------------------------------------------------------------------------------------------------
Path 79: MET (0.240 ns) Setup Check with Pin ro_reg[2][1][1]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][1]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.095
        Uncertainty:-    0.125
      Required Time:=    1.781
       Launch Clock:=    0.002
          Data Path:+    1.538
              Slack:=    0.240

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.453    1.413  
  g43046/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.701   0.128    1.541  
  ro_reg[2][1][1]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.154   0.000    1.541  
#--------------------------------------------------------------------------------------------------------------------
Path 80: MET (0.242 ns) Setup Check with Pin ro_reg[2][1][2]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][2]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.158 (P)
            Arrival:=    2.002        0.002

              Setup:-    0.095
        Uncertainty:-    0.125
      Required Time:=    1.782
       Launch Clock:=    0.002
          Data Path:+    1.538
              Slack:=    0.242

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.453    1.413  
  g43047/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.701   0.128    1.540  
  ro_reg[2][1][2]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.152   0.000    1.540  
#--------------------------------------------------------------------------------------------------------------------
Path 81: MET (0.242 ns) Setup Check with Pin ro_reg[2][1][9]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][9]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.096
        Uncertainty:-    0.125
      Required Time:=    1.781
       Launch Clock:=    0.002
          Data Path:+    1.537
              Slack:=    0.242

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.451    1.411  
  g43054/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.701   0.129    1.539  
  ro_reg[2][1][9]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.156   0.000    1.539  
#--------------------------------------------------------------------------------------------------------------------
Path 82: MET (0.242 ns) Setup Check with Pin ro_reg[2][1][4]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][4]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.094
        Uncertainty:-    0.125
      Required Time:=    1.782
       Launch Clock:=    0.002
          Data Path:+    1.537
              Slack:=    0.242

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.453    1.413  
  g43049/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.701   0.127    1.540  
  ro_reg[2][1][4]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.151   0.000    1.540  
#--------------------------------------------------------------------------------------------------------------------
Path 83: MET (0.243 ns) Setup Check with Pin ro_reg[2][1][11]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][11]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.158 (P)
            Arrival:=    2.002        0.002

              Setup:-    0.096
        Uncertainty:-    0.125
      Required Time:=    1.781
       Launch Clock:=    0.002
          Data Path:+    1.536
              Slack:=    0.243

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.452    1.411  
  g43056/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.701   0.127    1.538  
  ro_reg[2][1][11]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.150   0.000    1.538  
#--------------------------------------------------------------------------------------------------------------------
Path 84: MET (0.243 ns) Setup Check with Pin ro_reg[1][2][4]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[1][2][4]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.098
        Uncertainty:-    0.125
      Required Time:=    1.777
       Launch Clock:=    0.002
          Data Path:+    1.532
              Slack:=    0.243

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.445    1.404  
  g43033/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.701   0.130    1.534  
  ro_reg[1][2][4]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.159   0.000    1.534  
#--------------------------------------------------------------------------------------------------------------------
Path 85: MET (0.243 ns) Setup Check with Pin ro_reg[2][1][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.094
        Uncertainty:-    0.125
      Required Time:=    1.782
       Launch Clock:=    0.002
          Data Path:+    1.536
              Slack:=    0.243

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.453    1.412  
  g43045/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.701   0.126    1.539  
  ro_reg[2][1][0]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.149   0.000    1.539  
#--------------------------------------------------------------------------------------------------------------------
Path 86: MET (0.244 ns) Setup Check with Pin ro_reg[0][3][14]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[0][3][14]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.158 (P)
            Arrival:=    2.002        0.002

              Setup:-    0.104
        Uncertainty:-    0.125
      Required Time:=    1.773
       Launch Clock:=    0.002
          Data Path:+    1.527
              Slack:=    0.244

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.434    1.393  
  g42832/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.700   0.136    1.530  
  ro_reg[0][3][14]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.176   0.000    1.530  
#--------------------------------------------------------------------------------------------------------------------
Path 87: MET (0.244 ns) Setup Check with Pin ro_reg[2][1][10]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][10]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.159 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.096
        Uncertainty:-    0.125
      Required Time:=    1.782
       Launch Clock:=    0.002
          Data Path:+    1.536
              Slack:=    0.244

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.451    1.411  
  g43055/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.701   0.128    1.539  
  ro_reg[2][1][10]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.153   0.000    1.539  
#--------------------------------------------------------------------------------------------------------------------
Path 88: MET (0.244 ns) Setup Check with Pin ro_reg[1][2][0]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[1][2][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.158 (P)
            Arrival:=    2.002        0.002

              Setup:-    0.097
        Uncertainty:-    0.125
      Required Time:=    1.780
       Launch Clock:=    0.002
          Data Path:+    1.534
              Slack:=    0.244

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.449    1.409  
  g43029/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.701   0.127    1.536  
  ro_reg[1][2][0]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.152   0.000    1.536  
#--------------------------------------------------------------------------------------------------------------------
Path 89: MET (0.245 ns) Setup Check with Pin ro_reg[2][1][8]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][8]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.095
        Uncertainty:-    0.125
      Required Time:=    1.783
       Launch Clock:=    0.002
          Data Path:+    1.535
              Slack:=    0.245

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.451    1.411  
  g43053/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.701   0.127    1.538  
  ro_reg[2][1][8]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.149   0.000    1.538  
#--------------------------------------------------------------------------------------------------------------------
Path 90: MET (0.246 ns) Setup Check with Pin ro_reg[1][2][1]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[1][2][1]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.158 (P)
            Arrival:=    2.002        0.002

              Setup:-    0.096
        Uncertainty:-    0.125
      Required Time:=    1.781
       Launch Clock:=    0.002
          Data Path:+    1.532
              Slack:=    0.246

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.449    1.408  
  g43030/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.701   0.127    1.535  
  ro_reg[1][2][1]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.150   0.000    1.535  
#--------------------------------------------------------------------------------------------------------------------
Path 91: MET (0.246 ns) Setup Check with Pin ro_reg[1][2][3]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[1][2][3]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.155 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.095
        Uncertainty:-    0.125
      Required Time:=    1.779
       Launch Clock:=    0.002
          Data Path:+    1.531
              Slack:=    0.246

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.447    1.407  
  g43032/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.701   0.126    1.533  
  ro_reg[1][2][3]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.149   0.000    1.533  
#--------------------------------------------------------------------------------------------------------------------
Path 92: MET (0.247 ns) Setup Check with Pin ro_reg[1][2][2]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[1][2][2]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.158 (P)
            Arrival:=    2.002        0.002

              Setup:-    0.096
        Uncertainty:-    0.125
      Required Time:=    1.781
       Launch Clock:=    0.002
          Data Path:+    1.531
              Slack:=    0.247

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.448    1.407  
  g43031/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.701   0.127    1.534  
  ro_reg[1][2][2]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.150   0.000    1.534  
#--------------------------------------------------------------------------------------------------------------------
Path 93: MET (0.247 ns) Setup Check with Pin ro_reg[1][2][7]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[1][2][7]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.098
        Uncertainty:-    0.125
      Required Time:=    1.778
       Launch Clock:=    0.002
          Data Path:+    1.529
              Slack:=    0.247

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.443    1.402  
  g43036/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.701   0.129    1.531  
  ro_reg[1][2][7]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.156   0.000    1.531  
#--------------------------------------------------------------------------------------------------------------------
Path 94: MET (0.248 ns) Setup Check with Pin ro_reg[1][2][15]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[1][2][15]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.100
        Uncertainty:-    0.125
      Required Time:=    1.775
       Launch Clock:=    0.002
          Data Path:+    1.524
              Slack:=    0.248

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.435    1.395  
  g43044/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.700   0.132    1.526  
  ro_reg[1][2][15]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.165   0.000    1.526  
#--------------------------------------------------------------------------------------------------------------------
Path 95: MET (0.249 ns) Setup Check with Pin ro_reg[1][2][8]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[1][2][8]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.097
        Uncertainty:-    0.125
      Required Time:=    1.778
       Launch Clock:=    0.002
          Data Path:+    1.527
              Slack:=    0.249

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.440    1.399  
  g43037/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.701   0.130    1.529  
  ro_reg[1][2][8]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.159   0.000    1.529  
#--------------------------------------------------------------------------------------------------------------------
Path 96: MET (0.252 ns) Setup Check with Pin ro_reg[1][2][6]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[1][2][6]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.001        0.002

              Setup:-    0.095
        Uncertainty:-    0.125
      Required Time:=    1.780
       Launch Clock:=    0.002
          Data Path:+    1.526
              Slack:=    0.252

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.443    1.403  
  g43035/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.701   0.126    1.529  
  ro_reg[1][2][6]/D                  -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.149   0.000    1.529  
#--------------------------------------------------------------------------------------------------------------------
Path 97: MET (0.253 ns) Setup Check with Pin ro_reg[0][3][13]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[0][3][13]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.157 (P)    0.158 (P)
            Arrival:=    2.002        0.002

              Setup:-    0.100
        Uncertainty:-    0.125
      Required Time:=    1.777
       Launch Clock:=    0.002
          Data Path:+    1.522
              Slack:=    0.253

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.433    1.392  
  g42833/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.701   0.132    1.524  
  ro_reg[0][3][13]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.164   0.000    1.524  
#--------------------------------------------------------------------------------------------------------------------
Path 98: MET (0.254 ns) Setup Check with Pin ro_reg[1][2][13]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[1][2][13]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.156 (P)    0.158 (P)
            Arrival:=    2.000        0.002

              Setup:-    0.098
        Uncertainty:-    0.125
      Required Time:=    1.777
       Launch Clock:=    0.002
          Data Path:+    1.521
              Slack:=    0.254

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.435    1.394  
  g43042/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.700   0.129    1.523  
  ro_reg[1][2][13]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.156   0.000    1.523  
#--------------------------------------------------------------------------------------------------------------------
Path 99: MET (0.254 ns) Setup Check with Pin ro_reg[0][3][11]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[0][3][11]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.158 (P)
            Arrival:=    2.003        0.002

              Setup:-    0.100
        Uncertainty:-    0.125
      Required Time:=    1.778
       Launch Clock:=    0.002
          Data Path:+    1.521
              Slack:=    0.254

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.432    1.391  
  g42835/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.701   0.132    1.523  
  ro_reg[0][3][11]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.165   0.000    1.523  
#--------------------------------------------------------------------------------------------------------------------
Path 100: MET (0.255 ns) Setup Check with Pin ro_reg[0][3][15]/CK->D
               View: wc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_5_reg/CK
              Clock: (R) CLK
           Endpoint: (F) ro_reg[0][3][15]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
        Src Latency:+   -0.156       -0.156
        Net Latency:+    0.158 (P)    0.158 (P)
            Arrival:=    2.002        0.002

              Setup:-    0.099
        Uncertainty:-    0.125
      Required Time:=    1.778
       Launch Clock:=    0.002
          Data Path:+    1.520
              Slack:=    0.255

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_5_reg/CK                 -      CK     R     (arrival)                         20  0.031       -    0.002  
  retime_s1_5_reg/Q                  -      CK->Q  F     DFFRPQA_X1M_A9PP140ZTUL_C35       21  0.031   0.123    0.125  
  place_opt_inst_FE_OFC99_n_2946/Y   -      A->Y   R     INV_X1M_A9PP140ZTUL_C35            5  0.172   0.094    0.219  
  place_opt_inst_FE_OFC100_n_2946/Y  -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           46  0.113   0.166    0.385  
  g33662__1705/Y                     -      A->Y   F     AND2_X1M_A9PP140ZTUL_C35           2  0.246   0.085    0.470  
  g39848__5526/Y                     -      A->Y   R     NAND2XB_X1M_A9PP140ZTUL_C35       18  0.031   0.155    0.625  
  g45877/Y                           -      A->Y   F     INV_X1M_A9PP140ZTUL_C35           56  0.281   0.334    0.959  
  g45673/Y                           -      B->Y   F     OR2_X0P5B_A9PP140ZTUL_C35         48  0.480   0.433    1.392  
  g42831/Y                           -      S0->Y  F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.701   0.131    1.523  
  ro_reg[0][3][15]/D                 -      D      F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.161   0.000    1.523  
#--------------------------------------------------------------------------------------------------------------------

