
---------- Begin Simulation Statistics ----------
final_tick                               1671790652500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61274                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702668                       # Number of bytes of host memory used
host_op_rate                                    61438                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25560.43                       # Real time elapsed on the host
host_tick_rate                               65405420                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1566182650                       # Number of instructions simulated
sim_ops                                    1570386419                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.671791                       # Number of seconds simulated
sim_ticks                                1671790652500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.088256                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              188941414                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           219474087                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12669207                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        290288072                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          27793619                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       28396904                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          603285                       # Number of indirect misses.
system.cpu0.branchPred.lookups              373152570                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2276372                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100284                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8216230                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 343025358                       # Number of branches committed
system.cpu0.commit.bw_lim_events             58708424                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309783                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      125398919                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1408181291                       # Number of instructions committed
system.cpu0.commit.committedOps            1410284876                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2503919792                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.563231                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.453085                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1895855663     75.72%     75.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    348608665     13.92%     89.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     81753100      3.27%     92.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     73619754      2.94%     95.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     29110595      1.16%     97.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8691839      0.35%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5260482      0.21%     97.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2311270      0.09%     97.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     58708424      2.34%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2503919792                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            29097993                       # Number of function calls committed.
system.cpu0.commit.int_insts               1363643191                       # Number of committed integer instructions.
system.cpu0.commit.loads                    423704869                       # Number of loads committed
system.cpu0.commit.membars                    4203751                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203757      0.30%      0.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       798536875     56.62%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       12621993      0.89%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3672708      0.26%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      425805145     30.19%     88.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     165444348     11.73%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1410284876                       # Class of committed instruction
system.cpu0.commit.refs                     591249521                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1408181291                       # Number of Instructions Simulated
system.cpu0.committedOps                   1410284876                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.363729                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.363729                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            617106934                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4464990                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           186463485                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1555323854                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               831518634                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1054697006                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8230345                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13437756                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             13447214                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  373152570                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                274595390                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1663067024                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5234286                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          134                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1580791680                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 147                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           55                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               25366660                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.112106                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         849249443                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         216735033                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.474918                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2525000133                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.626889                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.874894                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1386891768     54.93%     54.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               847706703     33.57%     88.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               181164114      7.17%     95.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                83289489      3.30%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12183493      0.48%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                10437129      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1222307      0.05%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101897      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3233      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2525000133                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      803559141                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8352116                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               357268845                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.455531                       # Inst execution rate
system.cpu0.iew.exec_refs                   658537081                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 184951553                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              425149010                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            472943989                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106287                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4855013                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           186855813                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1535617258                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            473585528                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9656541                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1516263349                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1693787                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             25040190                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8230345                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             29597875                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       787213                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        43764160                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        34580                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        14335                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8414142                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     49239120                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     19311150                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         14335                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       552057                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7800059                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                687840566                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1501359563                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.831897                       # average fanout of values written-back
system.cpu0.iew.wb_producers                572212516                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.451054                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1501502799                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1869489810                       # number of integer regfile reads
system.cpu0.int_regfile_writes              971420027                       # number of integer regfile writes
system.cpu0.ipc                              0.423060                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.423060                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205627      0.28%      0.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            845696238     55.42%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            12624717      0.83%     56.53% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3673819      0.24%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           476719441     31.24%     88.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          182999998     11.99%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1525919891                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    8164698                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005351                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1784619     21.86%     21.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                 16394      0.20%     22.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                1044614     12.79%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     34.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               4616204     56.54%     91.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               702863      8.61%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1529878907                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5585452142                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1501359512                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1660963473                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1529306919                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1525919891                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310339                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      125332297                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           447636                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           556                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     31995118                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2525000133                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.604325                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.875369                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1458609635     57.77%     57.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          730118581     28.92%     86.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          263455938     10.43%     97.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43437918      1.72%     98.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16977687      0.67%     99.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5878429      0.23%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            4816926      0.19%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1268921      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             436098      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2525000133                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.458433                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         29419260                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8572234                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           472943989                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          186855813                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1892                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3328559274                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    15489202                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              471269482                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            911010351                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              17448057                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               843232437                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              64093903                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                38090                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1912016900                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1550635015                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1010608657                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1055141739                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              65503862                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8230345                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            146955644                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                99598239                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1912016856                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        170486                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5935                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 52297069                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5927                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3980871048                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3092505335                       # The number of ROB writes
system.cpu0.timesIdled                       26984636                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1859                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.869394                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               25202421                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            31164350                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2897582                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33529757                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2180198                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2197465                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           17267                       # Number of indirect misses.
system.cpu1.branchPred.lookups               42488790                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       148214                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100007                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1962195                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  34312600                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6365557                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300702                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       19487549                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           158001359                       # Number of instructions committed
system.cpu1.commit.committedOps             160101543                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    592402307                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.270258                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.067809                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    528737257     89.25%     89.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     31963277      5.40%     94.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     12286721      2.07%     96.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      5898053      1.00%     97.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      3052174      0.52%     98.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2446650      0.41%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1064063      0.18%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       588555      0.10%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6365557      1.07%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    592402307                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3695312                       # Number of function calls committed.
system.cpu1.commit.int_insts                152794675                       # Number of committed integer instructions.
system.cpu1.commit.loads                     38886311                       # Number of loads committed
system.cpu1.commit.membars                    4200136                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200136      2.62%      2.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        98338589     61.42%     64.05% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         265371      0.17%     64.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          526963      0.33%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40986318     25.60%     90.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      15784154      9.86%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        160101543                       # Class of committed instruction
system.cpu1.commit.refs                      56770484                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  158001359                       # Number of Instructions Simulated
system.cpu1.committedOps                    160101543                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.805548                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.805548                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            456562176                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               951634                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            23674613                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             187063516                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                42069653                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 89762166                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1963712                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2379446                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5963222                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   42488790                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 33576008                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    548089246                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               783945                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     194267712                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5798198                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.070664                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          45332583                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          27382619                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.323089                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         596320929                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.329300                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.755161                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               466609539     78.25%     78.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                87484425     14.67%     92.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                26603147      4.46%     97.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10407710      1.75%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2321798      0.39%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2199372      0.37%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  694485      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     212      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     241      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           596320929                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        4960893                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2039309                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                37329623                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.289777                       # Inst execution rate
system.cpu1.iew.exec_refs                    62072368                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  18514775                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              360874954                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             43979539                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100691                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1775912                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            19132747                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          179543149                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             43557593                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1635537                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            174237471                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1305806                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              9992826                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1963712                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             14073850                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       208995                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1605819                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        30350                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2041                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3837                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5093228                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1248574                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2041                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       422789                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1616520                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 96579582                       # num instructions consuming a value
system.cpu1.iew.wb_count                    172339532                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.810597                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 78287083                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.286620                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     172427385                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               219825920                       # number of integer regfile reads
system.cpu1.int_regfile_writes              116392013                       # number of integer regfile writes
system.cpu1.ipc                              0.262774                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.262774                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200237      2.39%      2.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            108047572     61.43%     63.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              265398      0.15%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               527024      0.30%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            46331144     26.34%     90.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           16501621      9.38%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             175873008                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4425150                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.025161                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 828305     18.72%     18.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  5808      0.13%     18.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 450363     10.18%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     29.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2477004     55.98%     85.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               663666     15.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             176097905                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         952798430                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    172339520                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        198986444                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 173242110                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                175873008                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6301039                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       19441605                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           306363                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           337                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8682469                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    596320929                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.294930                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.785323                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          487394544     81.73%     81.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           71794057     12.04%     93.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           22319726      3.74%     97.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5849226      0.98%     98.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5862820      0.98%     99.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1118281      0.19%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1216552      0.20%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             575960      0.10%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             189763      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      596320929                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.292497                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15349603                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2947267                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            43979539                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           19132747                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       601281822                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2742284464                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              390902834                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            107554862                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              15934229                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                46058783                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               6611058                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                54709                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            233710562                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             184407434                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          124736510                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 90476984                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              43669041                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1963712                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             66891411                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17181648                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       233710550                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27205                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               614                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 32308097                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           614                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   765625621                       # The number of ROB reads
system.cpu1.rob.rob_writes                  363137094                       # The number of ROB writes
system.cpu1.timesIdled                         521155                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         15210612                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              4866994                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            26771183                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              66257                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4310841                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     24627829                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      49190384                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2815911                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       100605                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     74310407                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     15055903                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    148621411                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       15156508                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1671790652500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           20166129                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5087527                       # Transaction distribution
system.membus.trans_dist::CleanEvict         19474909                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              379                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            275                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4460964                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4460959                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      20166131                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           197                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     73817470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               73817470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1901735360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1901735360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              545                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          24627946                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                24627946    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            24627946                       # Request fanout histogram
system.membus.respLayer1.occupancy       129658276669                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         74629488227                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1671790652500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1671790652500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1671790652500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1671790652500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1671790652500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1671790652500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1671790652500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1671790652500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1671790652500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1671790652500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1106372071.428571                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1171317890.405982                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        60500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2792482000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1664046048000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   7744604500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1671790652500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    242992314                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       242992314                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    242992314                       # number of overall hits
system.cpu0.icache.overall_hits::total      242992314                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31603075                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31603075                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31603075                       # number of overall misses
system.cpu0.icache.overall_misses::total     31603075                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 784401282496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 784401282496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 784401282496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 784401282496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    274595389                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    274595389                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    274595389                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    274595389                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.115090                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.115090                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.115090                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.115090                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 24820.410118                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24820.410118                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 24820.410118                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24820.410118                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2829                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               57                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.631579                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29245012                       # number of writebacks
system.cpu0.icache.writebacks::total         29245012                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2358030                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2358030                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2358030                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2358030                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29245045                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29245045                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29245045                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29245045                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 717755540996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 717755540996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 717755540996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 717755540996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.106502                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.106502                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.106502                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.106502                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24542.808568                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24542.808568                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24542.808568                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24542.808568                       # average overall mshr miss latency
system.cpu0.icache.replacements              29245012                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    242992314                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      242992314                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31603075                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31603075                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 784401282496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 784401282496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    274595389                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    274595389                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.115090                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.115090                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 24820.410118                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24820.410118                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2358030                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2358030                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29245045                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29245045                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 717755540996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 717755540996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.106502                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.106502                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24542.808568                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24542.808568                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1671790652500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999965                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          272237150                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29245012                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.308840                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999965                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        578435822                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       578435822                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1671790652500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    501587970                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       501587970                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    501587970                       # number of overall hits
system.cpu0.dcache.overall_hits::total      501587970                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     82826882                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      82826882                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     82826882                       # number of overall misses
system.cpu0.dcache.overall_misses::total     82826882                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 3004028909562                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 3004028909562                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 3004028909562                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 3004028909562                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    584414852                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    584414852                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    584414852                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    584414852                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.141726                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.141726                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.141726                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.141726                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 36268.767301                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 36268.767301                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 36268.767301                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 36268.767301                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     34771178                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       150900                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1161947                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1925                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    29.924926                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    78.389610                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     40984934                       # number of writebacks
system.cpu0.dcache.writebacks::total         40984934                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     42757052                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     42757052                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     42757052                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     42757052                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     40069830                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     40069830                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     40069830                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     40069830                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1040399003856                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1040399003856                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1040399003856                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1040399003856                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.068564                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.068564                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.068564                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.068564                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 25964.647313                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25964.647313                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 25964.647313                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25964.647313                       # average overall mshr miss latency
system.cpu0.dcache.replacements              40984934                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    372125399                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      372125399                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     46848968                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     46848968                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1611794304500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1611794304500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    418974367                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    418974367                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.111818                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.111818                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 34404.051430                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34404.051430                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     18108927                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     18108927                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     28740041                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     28740041                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 722459695000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 722459695000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.068596                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.068596                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 25137.740583                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25137.740583                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    129462571                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     129462571                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     35977914                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     35977914                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1392234605062                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1392234605062                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    165440485                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    165440485                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.217467                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.217467                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 38696.924037                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38696.924037                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     24648125                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     24648125                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     11329789                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     11329789                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 317939308856                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 317939308856                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.068483                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.068483                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28062.244483                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28062.244483                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2158                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2158                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1777                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1777                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11490500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11490500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.451588                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.451588                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6466.235228                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6466.235228                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1770                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1770                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            7                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       473500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       473500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001779                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001779                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 67642.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67642.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3716                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3716                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          167                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          167                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       809000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       809000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3883                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3883                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.043008                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.043008                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4844.311377                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4844.311377                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          167                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          167                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       643000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       643000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.043008                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.043008                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3850.299401                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3850.299401                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1184308                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1184308                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       915976                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       915976                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92726353500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92726353500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100284                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100284                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.436120                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.436120                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101232.295934                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101232.295934                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       915976                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       915976                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91810377500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91810377500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.436120                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.436120                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100232.295934                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100232.295934                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1671790652500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999599                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          543764355                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         40985501                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.267237                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999599                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1214031441                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1214031441                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1671790652500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            24575209                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            34087871                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              649838                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              475481                       # number of demand (read+write) hits
system.l2.demand_hits::total                 59788399                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           24575209                       # number of overall hits
system.l2.overall_hits::.cpu0.data           34087871                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             649838                       # number of overall hits
system.l2.overall_hits::.cpu1.data             475481                       # number of overall hits
system.l2.overall_hits::total                59788399                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           4669834                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6896598                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5161                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2946800                       # number of demand (read+write) misses
system.l2.demand_misses::total               14518393                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          4669834                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6896598                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5161                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2946800                       # number of overall misses
system.l2.overall_misses::total              14518393                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 410548022000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 693522409995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    461271000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 321637533591                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1426169236586                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 410548022000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 693522409995                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    461271000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 321637533591                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1426169236586                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29245043                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        40984469                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          654999                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3422281                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             74306792                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29245043                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       40984469                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         654999                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3422281                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            74306792                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.159680                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.168273                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.007879                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.861063                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.195384                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.159680                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.168273                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.007879                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.861063                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.195384                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87914.907040                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100560.074691                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89376.283666                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 109148.070311                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98231.893612                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87914.907040                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100560.074691                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89376.283666                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 109148.070311                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98231.893612                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             464470                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     15365                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.229092                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  10009036                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5087527                       # number of writebacks
system.l2.writebacks::total                   5087527                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         188475                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          19473                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              207978                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        188475                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         19473                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             207978                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      4669814                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6708123                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2927327                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          14310415                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      4669814                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6708123                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2927327                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     10483950                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         24794365                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 363848859500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 613035836608                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    409158500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 291051475661                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1268345330269                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 363848859500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 613035836608                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    409158500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 291051475661                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1015864262788                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2284209593057                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.159679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.163675                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.007864                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.855373                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.192586                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.159679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.163675                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.007864                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.855373                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.333676                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77915.064604                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91387.089445                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79432.828577                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99425.679352                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88630.925817                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77915.064604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91387.089445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79432.828577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99425.679352                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 96897.091534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92126.158224                       # average overall mshr miss latency
system.l2.replacements                       39420433                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14664432                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14664432                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     14664432                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14664432                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     58783688                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         58783688                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     58783688                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     58783688                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     10483950                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       10483950                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1015864262788                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1015864262788                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 96897.091534                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 96897.091534                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            86                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                100                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       623000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       208000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       831000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           93                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              107                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.924731                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.934579                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7244.186047                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 14857.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         8310                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           86                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           100                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1723500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       281500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2005000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.924731                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.934579                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20040.697674                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20107.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20050                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       100500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        98000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       198500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20100                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19600                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19850                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          9376034                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           187563                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               9563597                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2870149                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1704329                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4574478                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 287869527145                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 188014180752                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  475883707897                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     12246183                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1891892                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          14138075                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.234371                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.900860                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.323557                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100297.764034                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 110315.661326                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104030.166480                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       103376                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        11349                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           114725                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2766773                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1692980                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4459753                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 251791619871                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 170229784298                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 422021404169                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.225929                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.894861                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.315443                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91005.521548                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 100550.381161                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94628.873879                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      24575209                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        649838                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           25225047                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      4669834                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5161                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4674995                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 410548022000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    461271000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 411009293000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29245043                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       654999                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29900042                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.159680                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.007879                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.156354                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87914.907040                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89376.283666                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87916.520339                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            30                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      4669814                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5151                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4674965                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 363848859500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    409158500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 364258018000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.159679                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.007864                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.156353                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77915.064604                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79432.828577                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77916.736917                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     24711837                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       287918                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          24999755                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      4026449                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1242471                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5268920                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 405652882850                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 133623352839                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 539276235689                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     28738286                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1530389                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30268675                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.140107                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.811866                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.174072                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100747.055992                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107546.456085                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102350.431528                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        85099                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         8124                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        93223                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3941350                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1234347                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5175697                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 361244216737                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 120821691363                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 482065908100                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.137146                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.806558                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.170992                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 91654.944813                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97883.084224                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93140.287791                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           45                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           19                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                64                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          204                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           75                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             279                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3396950                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1820487                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      5217437                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          249                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           94                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           343                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.819277                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.797872                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.813411                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 16651.715686                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 24273.160000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 18700.491039                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           62                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           21                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           83                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          142                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           54                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          196                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2920971                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1132987                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4053958                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.570281                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.574468                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.571429                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20570.218310                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20981.240741                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20683.459184                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1671790652500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1671790652500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999939                       # Cycle average of tags in use
system.l2.tags.total_refs                   157863576                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  39420579                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.004598                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.425931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.162268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.495027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.097378                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.717105                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.102230                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.553530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.018160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.179610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.011205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.235972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            57                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.890625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1221463651                       # Number of tag accesses
system.l2.tags.data_accesses               1221463651                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1671790652500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     298868032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     429397376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        329664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     187363200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    660175360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1576133632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    298868032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       329664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     299197696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    325601728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       325601728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        4669813                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6709334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2927550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     10315240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            24627088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5087527                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5087527                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        178771207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        256848772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           197192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        112073363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    394891166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             942781699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    178771207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       197192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        178968399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      194762261                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            194762261                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      194762261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       178771207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       256848772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          197192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       112073363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    394891166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1137543961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4619708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   4669813.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6203554.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2899008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  10200492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006469403250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       282400                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       282400                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            43212466                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4351041                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    24627091                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5087527                       # Number of write requests accepted
system.mem_ctrls.readBursts                  24627091                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5087527                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 649073                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                467819                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            860908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            858699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            863375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            953918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4126713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4572794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            948218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            892382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            896879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            891143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           892038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1275686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1419185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1109603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           859174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2557301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            276561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            278406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            276495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            276730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            279758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            279210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            281552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            283755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            291582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            289064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           288788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           323204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           363014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           275860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           278281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           277429                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 917759228578                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               119890080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1367347028578                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38275.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57025.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 15764721                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2514895                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              24627091                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5087527                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9932073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2625906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1581292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1324683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1041384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  854988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  779412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  725378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  656097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  599293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 658038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1205878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 625575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 411636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 355546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 293998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 213859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  87440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  34311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  38405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 110975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 223824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 259965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 276917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 278363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 278353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 278909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 281328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 285344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 291168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 286275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 286920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 284059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 278361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 276861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 279111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  27059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  20669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  17579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  14887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  13746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  12644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  13870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  13828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  12782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  11773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  11251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  11962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      5                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10318079                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    177.382991                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   101.315867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   267.283576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      7351610     71.25%     71.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1406195     13.63%     84.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       265358      2.57%     87.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       162256      1.57%     89.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       116534      1.13%     90.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        84554      0.82%     90.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       184521      1.79%     92.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       101426      0.98%     93.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       645625      6.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10318079                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       282400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      84.907985                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.808977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    587.581999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       282395    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-106495            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::204800-212991            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        282400                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       282400                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.358672                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.335028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.923026                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           239147     84.68%     84.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4570      1.62%     86.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            25955      9.19%     95.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8515      3.02%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2706      0.96%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              921      0.33%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              374      0.13%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              144      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               44      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               14      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        282400                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1534593024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                41540672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               295660096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1576133824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            325601728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       917.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       176.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    942.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    194.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1671790621000                       # Total gap between requests
system.mem_ctrls.avgGap                      56261.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    298868032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    397027392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       329664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    185536512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    652831424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    295660096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 178771206.522223353386                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 237486309.309293150902                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 197192.154117514438                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 110980709.051428318024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 390498309.715845227242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 176852344.256064087152                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      4669813                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6709335                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5151                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2927550                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     10315242                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5087527                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 171279832357                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 340035683492                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    192495852                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 169798693286                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 686040323591                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 40453632586492                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36678.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50680.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37370.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58000.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66507.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7951531.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24835047720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13200121935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         70693197120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12461293620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     131969354400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     715772784390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      39211581600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1008143380785                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        603.032072                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  93928034544                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  55824600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1522038017956                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          48836100600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          25956984075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        100509829980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11653477740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     131969354400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     736376778450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21860849760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1077163375005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        644.317142                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  46691822951                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  55824600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1569274229549                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    16318737244.047619                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   80061378714.946396                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     95.24%     95.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::6e+11-6.5e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       135000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 649423907500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   301016724000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1370773928500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1671790652500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     32908637                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        32908637                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     32908637                       # number of overall hits
system.cpu1.icache.overall_hits::total       32908637                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       667371                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        667371                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       667371                       # number of overall misses
system.cpu1.icache.overall_misses::total       667371                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   9757443000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   9757443000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   9757443000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   9757443000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     33576008                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     33576008                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     33576008                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     33576008                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.019876                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.019876                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.019876                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.019876                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 14620.717712                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14620.717712                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 14620.717712                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14620.717712                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          171                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          171                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       654967                       # number of writebacks
system.cpu1.icache.writebacks::total           654967                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        12372                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        12372                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        12372                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        12372                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       654999                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       654999                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       654999                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       654999                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   8983840000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   8983840000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   8983840000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   8983840000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.019508                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.019508                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.019508                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.019508                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 13715.807200                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13715.807200                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 13715.807200                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13715.807200                       # average overall mshr miss latency
system.cpu1.icache.replacements                654967                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     32908637                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       32908637                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       667371                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       667371                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   9757443000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   9757443000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     33576008                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     33576008                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.019876                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.019876                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 14620.717712                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14620.717712                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        12372                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        12372                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       654999                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       654999                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   8983840000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   8983840000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.019508                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.019508                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 13715.807200                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13715.807200                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1671790652500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.992776                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           33079291                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           654967                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            50.505279                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        375928500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.992776                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999774                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999774                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         67807015                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        67807015                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1671790652500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     42871373                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        42871373                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     42871373                       # number of overall hits
system.cpu1.dcache.overall_hits::total       42871373                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     14006107                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      14006107                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     14006107                       # number of overall misses
system.cpu1.dcache.overall_misses::total     14006107                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1397236497214                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1397236497214                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1397236497214                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1397236497214                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     56877480                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     56877480                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     56877480                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     56877480                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.246250                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.246250                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.246250                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.246250                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 99759.090603                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99759.090603                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 99759.090603                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99759.090603                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     13633040                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       154197                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           222472                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1625                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.279802                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    94.890462                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3422147                       # number of writebacks
system.cpu1.dcache.writebacks::total          3422147                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     11360572                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     11360572                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     11360572                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     11360572                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2645535                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2645535                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2645535                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2645535                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 257096966015                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 257096966015                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 257096966015                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 257096966015                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046513                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046513                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046513                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046513                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97181.464624                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97181.464624                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97181.464624                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97181.464624                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3422147                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33509374                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33509374                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      7584398                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      7584398                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 638619639000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 638619639000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     41093772                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     41093772                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.184563                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.184563                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 84201.757213                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84201.757213                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6053691                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6053691                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1530707                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1530707                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 139910010000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 139910010000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037249                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037249                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 91402.214794                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91402.214794                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      9361999                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       9361999                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      6421709                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6421709                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 758616858214                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 758616858214                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     15783708                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     15783708                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.406857                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.406857                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 118133.172683                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 118133.172683                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      5306881                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      5306881                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1114828                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1114828                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 117186956015                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 117186956015                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.070632                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.070632                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 105116.624282                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 105116.624282                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          331                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          331                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          149                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          149                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5740500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5740500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.310417                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.310417                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 38526.845638                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 38526.845638                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002083                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002083                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          348                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          348                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       578500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       578500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          457                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          457                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.238512                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.238512                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5307.339450                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5307.339450                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       469500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       469500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.238512                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.238512                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4307.339450                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4307.339450                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1322391                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1322391                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       777616                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       777616                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  77740824000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  77740824000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100007                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100007                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.370292                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.370292                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99973.282443                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99973.282443                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       777616                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       777616                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76963208000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76963208000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.370292                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.370292                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98973.282443                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98973.282443                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1671790652500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.558362                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           47616333                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3423017                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.910633                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        375940000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.558362                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.923699                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.923699                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        121379896                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       121379896                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1671790652500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          60169487                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     19751959                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     59642628                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        34332906                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         19263181                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              53                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             383                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           275                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            658                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         14138795                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        14138793                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29900044                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30269444                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          343                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          343                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     87735099                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    122955767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1964965                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10267816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             222923647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3743363456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5246044160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     83837824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    438044288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9511289728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        58685700                       # Total snoops (count)
system.tol2bus.snoopTraffic                 325700608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        132996017                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.135901                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.344884                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              115022300     86.49%     86.49% # Request fanout histogram
system.tol2bus.snoop_fanout::1               17873110     13.44%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 100605      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          132996017                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       148620192713                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       61482329233                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44138513513                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5137941604                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         983860267                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            79630                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1902443410000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1055814                       # Simulator instruction rate (inst/s)
host_mem_usage                                 708784                       # Number of bytes of host memory used
host_op_rate                                  1058780                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1544.90                       # Real time elapsed on the host
host_tick_rate                              149299310                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1631128474                       # Number of instructions simulated
sim_ops                                    1635711096                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.230653                       # Number of seconds simulated
sim_ticks                                230652757500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            82.285727                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                5175281                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             6289403                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           845422                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          7824177                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            423153                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         486689                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           63536                       # Number of indirect misses.
system.cpu0.branchPred.lookups                9742104                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        45135                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        105889                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           593565                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   6564932                       # Number of branches committed
system.cpu0.commit.bw_lim_events               649775                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         707554                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        8076264                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            28448629                       # Number of instructions committed
system.cpu0.commit.committedOps              28706165                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    116413836                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.246587                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.903399                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    102036182     87.65%     87.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8931858      7.67%     95.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1904883      1.64%     96.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1855949      1.59%     98.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       447365      0.38%     98.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       230079      0.20%     99.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       245576      0.21%     99.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       112169      0.10%     99.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       649775      0.56%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    116413836                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      7561                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              886139                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27865422                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5703329                       # Number of loads committed
system.cpu0.commit.membars                     419745                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       421458      1.47%      1.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        17450873     60.79%     62.26% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         189950      0.66%     62.92% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           78303      0.27%     63.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     63.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          1142      0.00%     63.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          3427      0.01%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           571      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          605      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5808022     20.23%     83.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4749998     16.55%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         1196      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          604      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         28706165                       # Class of committed instruction
system.cpu0.commit.refs                      10559820                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   28448629                       # Number of Instructions Simulated
system.cpu0.committedOps                     28706165                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.124203                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.124203                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             63086373                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               254595                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4706619                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              39007856                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                33074017                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 20592448                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                615615                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               583757                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               548433                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    9742104                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4813960                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     78476080                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               330426                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          689                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      44177671                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 393                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         2236                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1735476                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.042151                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          38569750                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           5598434                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.191144                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         117916886                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.379762                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.865422                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                88733696     75.25%     75.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                21513521     18.24%     93.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 3461578      2.94%     96.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2009433      1.70%     98.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1499385      1.27%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  345586      0.29%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  101423      0.09%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   36687      0.03%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  215577      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           117916886                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     6415                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    4673                       # number of floating regfile writes
system.cpu0.idleCycles                      113205543                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              643288                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 7307308                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.147913                       # Inst execution rate
system.cpu0.iew.exec_refs                    13302677                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5117744                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                1999694                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              8444425                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            398165                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           194944                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5353469                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           36703549                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8184933                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           438478                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             34186023                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 14216                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6957099                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                615615                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6959783                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       193955                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           81432                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1488                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          871                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2741096                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       496989                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           871                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       245681                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        397607                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 18790890                       # num instructions consuming a value
system.cpu0.iew.wb_count                     32996721                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.738810                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 13882891                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.142767                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      33072074                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                44473369                       # number of integer regfile reads
system.cpu0.int_regfile_writes               21103978                       # number of integer regfile writes
system.cpu0.ipc                              0.123089                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.123089                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           443276      1.28%      1.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             20316565     58.68%     59.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              258083      0.75%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                78385      0.23%     60.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     60.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1142      0.00%     60.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               3427      0.01%     60.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     60.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     60.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                571      0.00%     60.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               605      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     60.95% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8472339     24.47%     85.41% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            5048277     14.58%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           1209      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           605      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              34624500                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   7613                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              15191                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         7562                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              7573                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     188785                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005452                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  23303     12.34%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    48      0.03%     12.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    301      0.16%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                122359     64.81%     77.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                42736     22.64%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               38      0.02%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              34362396                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         187405218                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     32989159                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         44694172                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  35714771                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 34624500                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             988778                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        7997468                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            65737                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        281224                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4317663                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    117916886                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.293635                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.723780                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           95147561     80.69%     80.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           15430786     13.09%     93.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            4301924      3.65%     97.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2082421      1.77%     99.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             632236      0.54%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             178360      0.15%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              98586      0.08%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              29753      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              15259      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      117916886                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.149810                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           610796                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          159904                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             8444425                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5353469                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  30060                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  5761                       # number of misc regfile writes
system.cpu0.numCycles                       231122429                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   230183143                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                9079606                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             17619719                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                132532                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                33930592                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5047169                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10169                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             48680339                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              37485910                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           24327199                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 20230936                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9243879                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                615615                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             14568706                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 6707547                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             6415                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        48673924                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      39491431                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            286325                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2837680                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        292224                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   152356833                       # The number of ROB reads
system.cpu0.rob.rob_writes                   75071777                       # The number of ROB writes
system.cpu0.timesIdled                        1331435                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                21429                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            75.602772                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                5212387                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6894439                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           578521                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7370440                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            817175                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         938119                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          120944                       # Number of indirect misses.
system.cpu1.branchPred.lookups                9566615                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       116284                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         81828                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           420718                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8384170                       # Number of branches committed
system.cpu1.commit.bw_lim_events               694903                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         429791                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2192693                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            36497195                       # Number of instructions committed
system.cpu1.commit.committedOps              36618512                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     94293292                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.388347                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.063406                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     75274423     79.83%     79.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11557928     12.26%     92.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3214593      3.41%     95.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2174515      2.31%     97.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       746341      0.79%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       305361      0.32%     98.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       240136      0.25%     99.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        85092      0.09%     99.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       694903      0.74%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     94293292                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                     74928                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1471060                       # Number of function calls committed.
system.cpu1.commit.int_insts                 36039852                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6408812                       # Number of loads committed
system.cpu1.commit.membars                     199695                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       216975      0.59%      0.59% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        23640887     64.56%     65.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         202714      0.55%     65.71% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv           65553      0.18%     65.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     65.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         11520      0.03%     65.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         34560      0.09%     66.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          5760      0.02%     66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         5760      0.02%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.04% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6479088     17.69%     83.74% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5938367     16.22%     99.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        11552      0.03%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         5776      0.02%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         36618512                       # Class of committed instruction
system.cpu1.commit.refs                      12434783                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   36497195                       # Number of Instructions Simulated
system.cpu1.committedOps                     36618512                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.486633                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.486633                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             19031098                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               161088                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             5083042                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39904389                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                51513071                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 23650645                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                463311                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               251135                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               247134                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    9566615                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5467009                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     39738436                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               308168                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles         2925                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      41619192                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                 216                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           55                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1242242                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.030886                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          54542506                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           6029562                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.134369                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          94905259                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.440828                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.898783                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                66619814     70.20%     70.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                21322146     22.47%     92.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3687787      3.89%     96.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1588250      1.67%     98.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  961214      1.01%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  292445      0.31%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  160985      0.17%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   79511      0.08%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  193107      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            94905259                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    63387                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   46112                       # number of floating regfile writes
system.cpu1.idleCycles                      214833051                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              439577                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 8671744                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.123865                       # Inst execution rate
system.cpu1.iew.exec_refs                    13279355                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6129859                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                 369893                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              7028191                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            261065                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           236561                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6215933                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           38806264                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              7149496                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           310216                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             38365691                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                  2194                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1549936                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                463311                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1553047                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        90636                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          316166                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1465                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          483                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads           49                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       619379                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       189962                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           483                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       208736                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        230841                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 16240749                       # num instructions consuming a value
system.cpu1.iew.wb_count                     37833906                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.765516                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 12432559                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.122148                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      37893326                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                50150595                       # number of integer regfile reads
system.cpu1.int_regfile_writes               23855167                       # number of integer regfile writes
system.cpu1.ipc                              0.117832                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.117832                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           259174      0.67%      0.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             24689270     63.84%     64.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              205944      0.53%     65.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                65693      0.17%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              11520      0.03%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              34560      0.09%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               5760      0.01%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              5760      0.01%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             7310949     18.90%     84.26% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6069925     15.69%     99.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          11565      0.03%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          5787      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              38675907                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                  74976                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             149928                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses        74929                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes             74976                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     246041                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006362                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   9711      3.95%      3.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                   197      0.08%      4.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   3080      1.25%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      5.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                156725     63.70%     68.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                76304     31.01%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead               24      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              38587798                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         172385710                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     37758977                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         40919512                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  38333309                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 38675907                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             472955                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2187752                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            32524                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         43164                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       901687                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     94905259                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.407521                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.821781                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           69040017     72.75%     72.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           18096595     19.07%     91.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4532897      4.78%     96.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2068493      2.18%     98.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             743884      0.78%     99.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             270716      0.29%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             101677      0.11%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              38979      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              12001      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       94905259                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.124866                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           182055                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           88717                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             7028191                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6215933                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 128566                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 57600                       # number of misc regfile writes
system.cpu1.numCycles                       309738310                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   151481024                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                1967430                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22929196                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                 27065                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                52043115                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                623110                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  760                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             51073101                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              39371999                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           24827956                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 23360119                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9298629                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                463311                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10060827                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1898760                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            63387                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        51009714                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       7010457                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            157697                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1203325                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        157759                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   132016994                       # The number of ROB reads
system.cpu1.rob.rob_writes                   78234928                       # The number of ROB writes
system.cpu1.timesIdled                        2228180                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued           872408                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               579618                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1929193                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              39509                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                231257                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4933495                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9337278                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       745443                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       376844                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5967161                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4029288                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11959980                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4406132                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 230652757500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4295865                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1058229                       # Transaction distribution
system.membus.trans_dist::WritebackClean           10                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3354482                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            96050                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          46007                       # Transaction distribution
system.membus.trans_dist::ReadExReq            484526                       # Transaction distribution
system.membus.trans_dist::ReadExResp           481802                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4295863                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2069                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14114903                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14114903                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    373497984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               373497984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           115038                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4924515                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4924515    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4924515                       # Request fanout histogram
system.membus.respLayer1.occupancy        25370721319                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14748822042                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   230652757500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 230652757500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 230652757500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 230652757500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 230652757500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   230652757500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 230652757500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 230652757500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 230652757500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 230652757500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13724                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6862                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    16772807.126202                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   6579609.848826                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6862    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     94060000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6862                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   115557755000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 115095002500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 230652757500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3417415                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3417415                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3417415                       # number of overall hits
system.cpu0.icache.overall_hits::total        3417415                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1396545                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1396545                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1396545                       # number of overall misses
system.cpu0.icache.overall_misses::total      1396545                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  88764871990                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  88764871990                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  88764871990                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  88764871990                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4813960                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4813960                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4813960                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4813960                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.290103                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.290103                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.290103                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.290103                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 63560.337827                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 63560.337827                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 63560.337827                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 63560.337827                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        27110                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              459                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.063181                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1287165                       # number of writebacks
system.cpu0.icache.writebacks::total          1287165                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       109322                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       109322                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       109322                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       109322                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1287223                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1287223                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1287223                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1287223                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  81074341993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  81074341993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  81074341993                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  81074341993                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.267394                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.267394                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.267394                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.267394                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 62983.913427                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 62983.913427                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 62983.913427                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 62983.913427                       # average overall mshr miss latency
system.cpu0.icache.replacements               1287165                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3417415                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3417415                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1396545                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1396545                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  88764871990                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  88764871990                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4813960                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4813960                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.290103                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.290103                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 63560.337827                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 63560.337827                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       109322                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       109322                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1287223                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1287223                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  81074341993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  81074341993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.267394                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.267394                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 62983.913427                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 62983.913427                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 230652757500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998809                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4704846                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1287255                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.654945                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998809                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999963                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999963                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10915143                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10915143                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 230652757500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7786327                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7786327                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7786327                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7786327                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4092382                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4092382                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4092382                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4092382                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 307829100124                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 307829100124                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 307829100124                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 307829100124                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     11878709                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     11878709                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     11878709                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     11878709                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.344514                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.344514                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.344514                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.344514                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 75220.030809                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 75220.030809                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 75220.030809                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 75220.030809                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     17977078                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          813                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           263133                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    68.319359                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    81.300000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1391705                       # number of writebacks
system.cpu0.dcache.writebacks::total          1391705                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2584032                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2584032                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2584032                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2584032                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1508350                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1508350                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1508350                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1508350                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 111102632477                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 111102632477                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 111102632477                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 111102632477                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.126979                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.126979                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.126979                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.126979                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 73658.389947                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 73658.389947                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 73658.389947                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 73658.389947                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1391702                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      5335721                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5335721                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1951164                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1951164                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 140880050500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 140880050500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      7286885                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      7286885                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.267764                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.267764                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 72203.080059                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 72203.080059                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       884052                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       884052                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1067112                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1067112                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  77249052500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  77249052500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.146443                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.146443                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 72390.763575                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 72390.763575                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2450606                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2450606                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2141218                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2141218                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 166949049624                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 166949049624                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4591824                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4591824                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.466311                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.466311                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 77969.197730                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77969.197730                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1699980                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1699980                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       441238                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       441238                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  33853579977                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  33853579977                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.096092                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.096092                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 76724.080829                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 76724.080829                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       154691                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       154691                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        22742                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        22742                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    930481000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    930481000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       177433                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       177433                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.128172                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.128172                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 40914.651306                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 40914.651306                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        19838                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        19838                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         2904                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         2904                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     29355000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     29355000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.016367                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016367                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10108.471074                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10108.471074                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       137461                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       137461                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        20977                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        20977                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    180464500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    180464500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       158438                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       158438                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.132399                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.132399                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8602.969919                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8602.969919                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        20844                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        20844                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    159647500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    159647500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.131559                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.131559                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7659.158511                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7659.158511                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       768000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       768000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       741000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       741000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        73204                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          73204                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        32685                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        32685                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    504203996                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    504203996                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       105889                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       105889                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.308672                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.308672                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 15426.158666                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 15426.158666                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        32684                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        32684                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    471503496                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    471503496                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.308663                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.308663                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 14426.125811                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 14426.125811                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 230652757500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.569471                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9735776                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1486044                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.551472                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.569471                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.986546                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.986546                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         26126950                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        26126950                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 230652757500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              388060                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              315753                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              441746                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              249303                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1394862                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             388060                       # number of overall hits
system.l2.overall_hits::.cpu0.data             315753                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             441746                       # number of overall hits
system.l2.overall_hits::.cpu1.data             249303                       # number of overall hits
system.l2.overall_hits::total                 1394862                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            899140                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1066745                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           1684397                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            733752                       # number of demand (read+write) misses
system.l2.demand_misses::total                4384034                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           899140                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1066745                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          1684397                       # number of overall misses
system.l2.overall_misses::.cpu1.data           733752                       # number of overall misses
system.l2.overall_misses::total               4384034                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  74671617493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 104725512995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 134925950990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  68406784470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     382729865948                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  74671617493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 104725512995                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 134925950990                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  68406784470                       # number of overall miss cycles
system.l2.overall_miss_latency::total    382729865948                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1287200                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1382498                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         2126143                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          983055                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5778896                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1287200                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1382498                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        2126143                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         983055                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5778896                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.698524                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.771607                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.792231                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.746400                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.758628                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.698524                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.771607                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.792231                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.746400                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.758628                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83047.820688                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98172.958856                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80103.414450                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 93228.753680                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87300.843458                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83047.820688                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98172.958856                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80103.414450                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 93228.753680                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87300.843458                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             240861                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4509                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      53.417831                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    345000                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1058228                       # number of writebacks
system.l2.writebacks::total                   1058228                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           2006                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          47909                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            762                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          49431                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              100108                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          2006                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         47909                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           762                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         49431                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             100108                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       897134                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1018836                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      1683635                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       684321                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4283926                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       897134                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1018836                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      1683635                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       684321                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       497196                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4781122                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  65577607029                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  90643017165                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 118043523523                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  57596299113                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 331860446830                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  65577607029                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  90643017165                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 118043523523                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  57596299113                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  67134252373                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 398994699203                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.696966                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.736953                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.791873                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.696117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.741305                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.696966                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.736953                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.791873                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.696117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.827342                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73096.780446                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88967.230413                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70112.300780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 84165.616886                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77466.428419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73096.780446                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88967.230413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70112.300780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 84165.616886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 135025.729034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83452.105845                       # average overall mshr miss latency
system.l2.replacements                        8795569                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1285255                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1285255                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1285256                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1285256                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      3989877                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3989877                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           10                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             10                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      3989887                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3989887                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           10                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           10                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       497196                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         497196                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  67134252373                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  67134252373                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 135025.729034                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 135025.729034                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            2876                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1363                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 4239                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         14704                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          6267                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              20971                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     42866000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     24198000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     67064000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        17580                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         7630                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            25210                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.836405                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.821363                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.831852                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2915.261153                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3861.177597                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3197.940012                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            9                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              11                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        14695                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         6265                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         20960                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    297292498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    125393494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    422685992                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.835893                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.821101                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.831416                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20230.860701                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20014.923224                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20166.316412                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           422                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          1139                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1561                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         3199                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         5309                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             8508                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1518500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      9413500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     10932000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         3621                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         6448                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          10069                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.883458                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.823356                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.844970                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data   474.679587                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1773.121115                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1284.908322                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           12                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            12                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         3187                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         5309                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         8496                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     65335989                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    108347475                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    173683464                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.880144                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.823356                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.843778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20500.780985                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20408.264268                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20442.968927                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           106702                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           130761                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                237463                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         292732                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         276864                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              569596                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  31700725028                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  29321385024                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   61022110052                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       399434                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       407625                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            807059                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.732867                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.679213                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.705767                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 108292.653444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 105905.372399                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107132.265767                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        44780                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        44061                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            88841                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       247952                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       232803                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         480755                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  25533915137                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  23361551639                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  48895466776                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.620758                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.571121                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.595688                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 102979.266701                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 100349.014570                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101705.581379                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        388060                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        441746                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             829806                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       899140                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      1684397                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2583537                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  74671617493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 134925950990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 209597568483                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1287200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      2126143                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3413343                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.698524                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.792231                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.756893                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83047.820688                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80103.414450                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81128.146600                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         2006                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          762                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2768                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       897134                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      1683635                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2580769                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  65577607029                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 118043523523                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 183621130552                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.696966                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.791873                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.756083                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73096.780446                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70112.300780                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71149.773789                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       209051                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       118542                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            327593                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       774013                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       456888                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1230901                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  73024787967                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  39085399446                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 112110187413                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       983064                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       575430                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1558494                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.787348                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.793994                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.789802                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94345.686658                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85547.003743                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91079.776045                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         3129                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         5370                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         8499                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       770884                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       451518                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1222402                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  65109102028                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  34234747474                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  99343849502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.784165                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.784662                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.784348                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84460.310537                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 75821.445599                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81269.377424                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1220                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          182                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1402                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1760                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          373                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2133                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2262481                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2046479                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4308960                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2980                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          555                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3535                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.590604                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.672072                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.603395                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  1285.500568                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  5486.538874                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  2020.140647                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           31                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           33                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           64                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1729                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          340                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2069                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     33596938                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      7112412                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     40709350                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.580201                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.612613                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.585290                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19431.427415                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20918.858824                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19675.857902                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 230652757500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 230652757500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.997571                       # Cycle average of tags in use
system.l2.tags.total_refs                    11457876                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8797099                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.302461                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      45.885631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        6.732010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.141753                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        4.763375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.741691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     3.733110                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.716963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.105188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.033465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.074428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.011589                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.058330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999962                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.046875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  97539963                       # Number of tag accesses
system.l2.tags.data_accesses                 97539963                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 230652757500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      57416640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      65234880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     107752640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      43842496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     31524032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          305770688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     57416640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    107752640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     165169280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     67726656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        67726656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         897135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1019295                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        1683635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         685039                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       492563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4777667                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1058229                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1058229                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        248931080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        282827228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        467163892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        190080086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    136673120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1325675406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    248931080                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    467163892                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        716094972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      293630376                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            293630376                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      293630376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       248931080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       282827228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       467163892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       190080086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    136673120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1619305783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    994060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    897128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    923053.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   1683634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    581577.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    491439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000454024500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        61236                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        61236                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8851880                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             938156                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4777664                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1058239                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4777664                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1058239                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 200833                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 64179                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             91978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             73883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            460655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            236262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            293912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            971483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            213502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            416857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            144630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            263660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           171443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           420826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           231967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           269152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           176347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           140276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             52420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             38587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             58703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             54573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             61970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             70132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             45017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             46760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             57955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            49606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           142574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           122356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            39423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            54141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            53446                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.88                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 121731171538                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22884165000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            207546790288                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26597.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45347.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        42                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3141605                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  796064                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4777664                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1058239                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2505510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  972653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  326392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  133154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   64535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   46982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   40684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   39354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   36587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   39534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  72730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 112237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  52265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  33994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  30313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  26884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  22654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  15166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  27442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  35350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  36630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  37776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  39248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  41018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  43102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  45919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  49979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  49138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  49944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  50672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  51826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  53024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  54488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  14582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  14531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  13666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  13282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  13344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  12992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  13115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  12675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  12399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  12618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  12141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  12109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     92                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1633213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    218.303430                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   134.015055                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   265.125060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       809331     49.55%     49.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       415888     25.46%     75.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       124726      7.64%     82.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        77479      4.74%     87.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        45709      2.80%     90.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        28731      1.76%     91.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14288      0.87%     92.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10723      0.66%     93.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       106338      6.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1633213                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        61236                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      74.739271                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     44.722660                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     77.464367                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          25014     40.85%     40.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         13134     21.45%     62.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          7220     11.79%     74.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         4114      6.72%     80.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         2423      3.96%     84.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         2448      4.00%     88.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         2522      4.12%     92.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         1950      3.18%     96.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         1094      1.79%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          582      0.95%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          373      0.61%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          206      0.34%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          106      0.17%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           25      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            6      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            3      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            3      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            3      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         61236                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        61236                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.233115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.218110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.732626                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            54583     89.14%     89.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1361      2.22%     91.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3654      5.97%     97.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1162      1.90%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              322      0.53%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              111      0.18%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               32      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         61236                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              292917312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                12853312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                63619264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               305770496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             67727296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1269.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       275.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1325.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    293.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  230652712500                       # Total gap between requests
system.mem_ctrls.avgGap                      39523.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     57416192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     59075456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    107752576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     37220928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     31452160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     63619264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 248929137.558652430773                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 256122912.382697194815                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 467163614.985179603100                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 161372135.340718835592                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 136361517.377480298281                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 275822689.871808707714                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       897135                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1019294                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      1683635                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       685039                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       492561                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1058239                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  28470901796                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  49228226766                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst  48579853506                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  30167133865                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  51100674355                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5796139696938                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31735.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48296.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     28854.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     44037.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher    103744.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5477155.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5222503020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2775829980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12982676280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2955887640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     18207480720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     102063801000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2622194880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       146830373520                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        636.586248                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5943266512                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7701980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 217007510988                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6438659220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3422217150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19695918480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2233063800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     18207480720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     103900210470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1075744800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       154973294640                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        671.890058                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1902257571                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7701980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 221048519929                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              23936                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        11969                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6332157.114212                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   11859684.902711                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        11969    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    635038000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          11969                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   154863169000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  75789588500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 230652757500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3250639                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3250639                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3250639                       # number of overall hits
system.cpu1.icache.overall_hits::total        3250639                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      2216370                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       2216370                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      2216370                       # number of overall misses
system.cpu1.icache.overall_misses::total      2216370                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 151361593451                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 151361593451                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 151361593451                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 151361593451                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5467009                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5467009                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5467009                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5467009                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.405408                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.405408                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.405408                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.405408                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68292.565524                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68292.565524                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68292.565524                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68292.565524                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       271802                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             2442                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   111.303030                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      2126138                       # number of writebacks
system.cpu1.icache.writebacks::total          2126138                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        90211                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        90211                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        90211                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        90211                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      2126159                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      2126159                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      2126159                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      2126159                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 143362776451                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 143362776451                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 143362776451                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 143362776451                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.388907                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.388907                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.388907                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.388907                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 67428.059920                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67428.059920                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 67428.059920                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67428.059920                       # average overall mshr miss latency
system.cpu1.icache.replacements               2126138                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3250639                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3250639                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      2216370                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      2216370                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 151361593451                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 151361593451                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5467009                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5467009                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.405408                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.405408                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68292.565524                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68292.565524                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        90211                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        90211                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      2126159                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      2126159                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 143362776451                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 143362776451                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.388907                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.388907                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 67428.059920                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67428.059920                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 230652757500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.999723                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5861143                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          2126191                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.756640                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.999723                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999991                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         13060177                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        13060177                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 230652757500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8708809                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8708809                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8708809                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8708809                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3560568                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3560568                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3560568                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3560568                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 245994604883                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 245994604883                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 245994604883                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 245994604883                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12269377                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12269377                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12269377                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12269377                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.290200                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.290200                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.290200                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.290200                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 69088.584991                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 69088.584991                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 69088.584991                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 69088.584991                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     10365073                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          245                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           144915                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.525191                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    81.666667                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1006865                       # number of writebacks
system.cpu1.dcache.writebacks::total          1006865                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2452056                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2452056                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2452056                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2452056                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1108512                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1108512                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1108512                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1108512                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  73773415301                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  73773415301                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  73773415301                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  73773415301                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.090348                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.090348                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.090348                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.090348                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 66551.751628                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 66551.751628                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 66551.751628                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 66551.751628                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1006865                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5179934                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5179934                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1234122                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1234122                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  73392065500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  73392065500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      6414056                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6414056                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.192409                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.192409                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 59469.052087                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 59469.052087                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       572959                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       572959                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       661163                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       661163                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  41635188000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  41635188000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.103080                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.103080                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 62972.652735                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 62972.652735                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3528875                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3528875                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2326446                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2326446                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 172602539383                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 172602539383                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5855321                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5855321                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.397322                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.397322                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 74191.509015                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74191.509015                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1879097                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1879097                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       447349                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       447349                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  32138227301                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  32138227301                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.076400                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.076400                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 71841.509204                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71841.509204                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        81750                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        81750                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        28155                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        28155                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    690224000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    690224000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       109905                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       109905                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.256176                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.256176                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24515.148286                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24515.148286                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        24839                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        24839                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3316                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3316                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     53523500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     53523500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.030172                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.030172                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 16140.983112                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16140.983112                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        60741                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        60741                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        26912                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        26912                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    272249500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    272249500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        87653                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        87653                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.307029                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.307029                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10116.286415                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10116.286415                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        26896                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        26896                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    245494500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    245494500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.306846                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.306846                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9127.546847                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9127.546847                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3242500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3242500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      3101500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3101500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data        52987                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total          52987                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        28841                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        28841                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    151403000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    151403000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        81828                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        81828                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.352459                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.352459                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5249.575257                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5249.575257                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        28838                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        28838                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    122490000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    122490000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.352422                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.352422                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4247.520632                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4247.520632                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 230652757500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.517638                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10087420                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1098805                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.180355                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.517638                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.984926                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.984926                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26196300                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26196300                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 230652757500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5147863                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2343484                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4526612                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7737341                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           899695                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          100020                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         47572                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         147592                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          168                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          168                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           846603                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          846605                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3413381                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1734481                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3535                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3535                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3861588                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4363186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      6378440                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3172127                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17775341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    164759424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    177549056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    272145984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    127354624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              741809088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10023314                       # Total snoops (count)
system.tol2bus.snoopTraffic                  81533760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15842325                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.358562                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.526849                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10538721     66.52%     66.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4926756     31.10%     97.62% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 376848      2.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15842325                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11793234488                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2266935034                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1932471713                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1683265157                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        3190159154                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
