Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov 26 14:14:32 2019
| Host         : DESKTOP-U1OB0E7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_Pipelined_SoC_timing_summary_routed.rpt -pb fpga_Pipelined_SoC_timing_summary_routed.pb -rpx fpga_Pipelined_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_Pipelined_SoC
| Device       : 7a35t-cpg236
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: Pipelined_SoC/mips/DE_EX_State_Reg/alu_ctrlE_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Pipelined_SoC/mips/DE_EX_State_Reg/alu_ctrlE_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Pipelined_SoC/mips/DE_EX_State_Reg/alu_ctrlE_reg[2]/Q (HIGH)

 There are 3118 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6956 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.504        0.000                      0                   33        0.097        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.504        0.000                      0                   33        0.097        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 1.879ns (42.744%)  route 2.517ns (57.256%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 14.245 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.369     4.528    clk_gen/CLK
    SLICE_X29Y49         FDRE                                         r  clk_gen/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.379     4.907 r  clk_gen/count2_reg[19]/Q
                         net (fo=2, routed)           0.699     5.606    clk_gen/count2[19]
    SLICE_X28Y49         LUT4 (Prop_lut4_I0_O)        0.105     5.711 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.667     6.379    clk_gen/count20_carry_i_9_n_1
    SLICE_X28Y51         LUT5 (Prop_lut5_I4_O)        0.105     6.484 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.150     7.633    clk_gen/count20_carry_i_5_n_1
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.105     7.738 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.738    clk_gen/count2_0[4]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.070 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.070    clk_gen/count20_carry_n_1
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.168 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.168    clk_gen/count20_carry__0_n_1
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.266 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.266    clk_gen/count20_carry__1_n_1
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.364 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.364    clk_gen/count20_carry__2_n_1
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.462 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.463    clk_gen/count20_carry__3_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.561 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.561    clk_gen/count20_carry__4_n_1
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.659 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.659    clk_gen/count20_carry__5_n_1
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.924 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000     8.924    clk_gen/p_0_in[30]
    SLICE_X29Y52         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.245    14.245    clk_gen/CLK
    SLICE_X29Y52         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.159    14.404    
                         clock uncertainty           -0.035    14.369    
    SLICE_X29Y52         FDRE (Setup_fdre_C_D)        0.059    14.428    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  5.504    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 1.814ns (41.885%)  route 2.517ns (58.115%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 14.245 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.369     4.528    clk_gen/CLK
    SLICE_X29Y49         FDRE                                         r  clk_gen/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.379     4.907 r  clk_gen/count2_reg[19]/Q
                         net (fo=2, routed)           0.699     5.606    clk_gen/count2[19]
    SLICE_X28Y49         LUT4 (Prop_lut4_I0_O)        0.105     5.711 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.667     6.379    clk_gen/count20_carry_i_9_n_1
    SLICE_X28Y51         LUT5 (Prop_lut5_I4_O)        0.105     6.484 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.150     7.633    clk_gen/count20_carry_i_5_n_1
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.105     7.738 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.738    clk_gen/count2_0[4]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.070 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.070    clk_gen/count20_carry_n_1
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.168 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.168    clk_gen/count20_carry__0_n_1
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.266 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.266    clk_gen/count20_carry__1_n_1
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.364 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.364    clk_gen/count20_carry__2_n_1
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.462 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.463    clk_gen/count20_carry__3_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.561 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.561    clk_gen/count20_carry__4_n_1
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.659 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.659    clk_gen/count20_carry__5_n_1
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.859 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     8.859    clk_gen/p_0_in[31]
    SLICE_X29Y52         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.245    14.245    clk_gen/CLK
    SLICE_X29Y52         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.159    14.404    
                         clock uncertainty           -0.035    14.369    
    SLICE_X29Y52         FDRE (Setup_fdre_C_D)        0.059    14.428    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 1.795ns (41.629%)  route 2.517ns (58.371%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 14.245 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.369     4.528    clk_gen/CLK
    SLICE_X29Y49         FDRE                                         r  clk_gen/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.379     4.907 r  clk_gen/count2_reg[19]/Q
                         net (fo=2, routed)           0.699     5.606    clk_gen/count2[19]
    SLICE_X28Y49         LUT4 (Prop_lut4_I0_O)        0.105     5.711 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.667     6.379    clk_gen/count20_carry_i_9_n_1
    SLICE_X28Y51         LUT5 (Prop_lut5_I4_O)        0.105     6.484 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.150     7.633    clk_gen/count20_carry_i_5_n_1
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.105     7.738 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.738    clk_gen/count2_0[4]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.070 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.070    clk_gen/count20_carry_n_1
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.168 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.168    clk_gen/count20_carry__0_n_1
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.266 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.266    clk_gen/count20_carry__1_n_1
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.364 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.364    clk_gen/count20_carry__2_n_1
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.462 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.463    clk_gen/count20_carry__3_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.561 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.561    clk_gen/count20_carry__4_n_1
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.659 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.659    clk_gen/count20_carry__5_n_1
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.840 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     8.840    clk_gen/p_0_in[29]
    SLICE_X29Y52         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.245    14.245    clk_gen/CLK
    SLICE_X29Y52         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.159    14.404    
                         clock uncertainty           -0.035    14.369    
    SLICE_X29Y52         FDRE (Setup_fdre_C_D)        0.059    14.428    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.298ns  (logic 1.781ns (41.439%)  route 2.517ns (58.562%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 14.245 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.369     4.528    clk_gen/CLK
    SLICE_X29Y49         FDRE                                         r  clk_gen/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.379     4.907 r  clk_gen/count2_reg[19]/Q
                         net (fo=2, routed)           0.699     5.606    clk_gen/count2[19]
    SLICE_X28Y49         LUT4 (Prop_lut4_I0_O)        0.105     5.711 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.667     6.379    clk_gen/count20_carry_i_9_n_1
    SLICE_X28Y51         LUT5 (Prop_lut5_I4_O)        0.105     6.484 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.150     7.633    clk_gen/count20_carry_i_5_n_1
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.105     7.738 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.738    clk_gen/count2_0[4]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.070 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.070    clk_gen/count20_carry_n_1
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.168 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.168    clk_gen/count20_carry__0_n_1
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.266 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.266    clk_gen/count20_carry__1_n_1
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.364 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.364    clk_gen/count20_carry__2_n_1
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.462 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.463    clk_gen/count20_carry__3_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.561 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.561    clk_gen/count20_carry__4_n_1
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.826 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     8.826    clk_gen/p_0_in[26]
    SLICE_X29Y51         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.245    14.245    clk_gen/CLK
    SLICE_X29Y51         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.159    14.404    
                         clock uncertainty           -0.035    14.369    
    SLICE_X29Y51         FDRE (Setup_fdre_C_D)        0.059    14.428    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.607ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 1.776ns (41.370%)  route 2.517ns (58.630%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 14.245 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.369     4.528    clk_gen/CLK
    SLICE_X29Y49         FDRE                                         r  clk_gen/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.379     4.907 r  clk_gen/count2_reg[19]/Q
                         net (fo=2, routed)           0.699     5.606    clk_gen/count2[19]
    SLICE_X28Y49         LUT4 (Prop_lut4_I0_O)        0.105     5.711 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.667     6.379    clk_gen/count20_carry_i_9_n_1
    SLICE_X28Y51         LUT5 (Prop_lut5_I4_O)        0.105     6.484 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.150     7.633    clk_gen/count20_carry_i_5_n_1
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.105     7.738 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.738    clk_gen/count2_0[4]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.070 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.070    clk_gen/count20_carry_n_1
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.168 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.168    clk_gen/count20_carry__0_n_1
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.266 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.266    clk_gen/count20_carry__1_n_1
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.364 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.364    clk_gen/count20_carry__2_n_1
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.462 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.463    clk_gen/count20_carry__3_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.561 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.561    clk_gen/count20_carry__4_n_1
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.821 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     8.821    clk_gen/p_0_in[28]
    SLICE_X29Y51         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.245    14.245    clk_gen/CLK
    SLICE_X29Y51         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.159    14.404    
                         clock uncertainty           -0.035    14.369    
    SLICE_X29Y51         FDRE (Setup_fdre_C_D)        0.059    14.428    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  5.607    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 1.716ns (40.539%)  route 2.517ns (59.461%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 14.245 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.369     4.528    clk_gen/CLK
    SLICE_X29Y49         FDRE                                         r  clk_gen/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.379     4.907 r  clk_gen/count2_reg[19]/Q
                         net (fo=2, routed)           0.699     5.606    clk_gen/count2[19]
    SLICE_X28Y49         LUT4 (Prop_lut4_I0_O)        0.105     5.711 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.667     6.379    clk_gen/count20_carry_i_9_n_1
    SLICE_X28Y51         LUT5 (Prop_lut5_I4_O)        0.105     6.484 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.150     7.633    clk_gen/count20_carry_i_5_n_1
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.105     7.738 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.738    clk_gen/count2_0[4]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.070 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.070    clk_gen/count20_carry_n_1
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.168 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.168    clk_gen/count20_carry__0_n_1
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.266 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.266    clk_gen/count20_carry__1_n_1
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.364 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.364    clk_gen/count20_carry__2_n_1
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.462 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.463    clk_gen/count20_carry__3_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.561 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.561    clk_gen/count20_carry__4_n_1
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.761 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     8.761    clk_gen/p_0_in[27]
    SLICE_X29Y51         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.245    14.245    clk_gen/CLK
    SLICE_X29Y51         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.159    14.404    
                         clock uncertainty           -0.035    14.369    
    SLICE_X29Y51         FDRE (Setup_fdre_C_D)        0.059    14.428    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                          -8.761    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.686ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 1.697ns (40.271%)  route 2.517ns (59.729%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 14.245 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.369     4.528    clk_gen/CLK
    SLICE_X29Y49         FDRE                                         r  clk_gen/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.379     4.907 r  clk_gen/count2_reg[19]/Q
                         net (fo=2, routed)           0.699     5.606    clk_gen/count2[19]
    SLICE_X28Y49         LUT4 (Prop_lut4_I0_O)        0.105     5.711 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.667     6.379    clk_gen/count20_carry_i_9_n_1
    SLICE_X28Y51         LUT5 (Prop_lut5_I4_O)        0.105     6.484 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.150     7.633    clk_gen/count20_carry_i_5_n_1
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.105     7.738 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.738    clk_gen/count2_0[4]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.070 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.070    clk_gen/count20_carry_n_1
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.168 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.168    clk_gen/count20_carry__0_n_1
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.266 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.266    clk_gen/count20_carry__1_n_1
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.364 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.364    clk_gen/count20_carry__2_n_1
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.462 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.463    clk_gen/count20_carry__3_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.561 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.561    clk_gen/count20_carry__4_n_1
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.742 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     8.742    clk_gen/p_0_in[25]
    SLICE_X29Y51         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.245    14.245    clk_gen/CLK
    SLICE_X29Y51         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.159    14.404    
                         clock uncertainty           -0.035    14.369    
    SLICE_X29Y51         FDRE (Setup_fdre_C_D)        0.059    14.428    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  5.686    

Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 1.683ns (40.072%)  route 2.517ns (59.928%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 14.245 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.369     4.528    clk_gen/CLK
    SLICE_X29Y49         FDRE                                         r  clk_gen/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.379     4.907 r  clk_gen/count2_reg[19]/Q
                         net (fo=2, routed)           0.699     5.606    clk_gen/count2[19]
    SLICE_X28Y49         LUT4 (Prop_lut4_I0_O)        0.105     5.711 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.667     6.379    clk_gen/count20_carry_i_9_n_1
    SLICE_X28Y51         LUT5 (Prop_lut5_I4_O)        0.105     6.484 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.150     7.633    clk_gen/count20_carry_i_5_n_1
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.105     7.738 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.738    clk_gen/count2_0[4]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.070 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.070    clk_gen/count20_carry_n_1
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.168 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.168    clk_gen/count20_carry__0_n_1
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.266 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.266    clk_gen/count20_carry__1_n_1
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.364 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.364    clk_gen/count20_carry__2_n_1
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.462 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.463    clk_gen/count20_carry__3_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.728 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     8.728    clk_gen/p_0_in[22]
    SLICE_X29Y50         FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.245    14.245    clk_gen/CLK
    SLICE_X29Y50         FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.159    14.404    
                         clock uncertainty           -0.035    14.369    
    SLICE_X29Y50         FDRE (Setup_fdre_C_D)        0.059    14.428    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                          -8.728    
  -------------------------------------------------------------------
                         slack                                  5.700    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 1.678ns (40.001%)  route 2.517ns (59.999%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 14.245 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.369     4.528    clk_gen/CLK
    SLICE_X29Y49         FDRE                                         r  clk_gen/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.379     4.907 r  clk_gen/count2_reg[19]/Q
                         net (fo=2, routed)           0.699     5.606    clk_gen/count2[19]
    SLICE_X28Y49         LUT4 (Prop_lut4_I0_O)        0.105     5.711 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.667     6.379    clk_gen/count20_carry_i_9_n_1
    SLICE_X28Y51         LUT5 (Prop_lut5_I4_O)        0.105     6.484 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.150     7.633    clk_gen/count20_carry_i_5_n_1
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.105     7.738 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.738    clk_gen/count2_0[4]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.070 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.070    clk_gen/count20_carry_n_1
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.168 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.168    clk_gen/count20_carry__0_n_1
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.266 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.266    clk_gen/count20_carry__1_n_1
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.364 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.364    clk_gen/count20_carry__2_n_1
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.462 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.463    clk_gen/count20_carry__3_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.723 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     8.723    clk_gen/p_0_in[24]
    SLICE_X29Y50         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.245    14.245    clk_gen/CLK
    SLICE_X29Y50         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.159    14.404    
                         clock uncertainty           -0.035    14.369    
    SLICE_X29Y50         FDRE (Setup_fdre_C_D)        0.059    14.428    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                          -8.723    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 1.618ns (39.130%)  route 2.517ns (60.870%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 14.245 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.369     4.528    clk_gen/CLK
    SLICE_X29Y49         FDRE                                         r  clk_gen/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.379     4.907 r  clk_gen/count2_reg[19]/Q
                         net (fo=2, routed)           0.699     5.606    clk_gen/count2[19]
    SLICE_X28Y49         LUT4 (Prop_lut4_I0_O)        0.105     5.711 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.667     6.379    clk_gen/count20_carry_i_9_n_1
    SLICE_X28Y51         LUT5 (Prop_lut5_I4_O)        0.105     6.484 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.150     7.633    clk_gen/count20_carry_i_5_n_1
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.105     7.738 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.738    clk_gen/count2_0[4]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.070 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.070    clk_gen/count20_carry_n_1
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.168 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.168    clk_gen/count20_carry__0_n_1
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.266 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.266    clk_gen/count20_carry__1_n_1
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.364 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.364    clk_gen/count20_carry__2_n_1
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.462 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.463    clk_gen/count20_carry__3_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.663 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     8.663    clk_gen/p_0_in[23]
    SLICE_X29Y50         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.245    14.245    clk_gen/CLK
    SLICE_X29Y50         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.159    14.404    
                         clock uncertainty           -0.035    14.369    
    SLICE_X29Y50         FDRE (Setup_fdre_C_D)        0.059    14.428    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                  5.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.355ns (75.493%)  route 0.115ns (24.507%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_gen/CLK
    SLICE_X29Y49         FDRE                                         r  clk_gen/count2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[20]/Q
                         net (fo=2, routed)           0.115     1.703    clk_gen/count2[20]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.863 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.863    clk_gen/count20_carry__3_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.917 r  clk_gen/count20_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.917    clk_gen/p_0_in[21]
    SLICE_X29Y50         FDRE                                         r  clk_gen/count2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_gen/CLK
    SLICE_X29Y50         FDRE                                         r  clk_gen/count2_reg[21]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk_gen/count2_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.366ns (76.053%)  route 0.115ns (23.947%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_gen/CLK
    SLICE_X29Y49         FDRE                                         r  clk_gen/count2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[20]/Q
                         net (fo=2, routed)           0.115     1.703    clk_gen/count2[20]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.863 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.863    clk_gen/count20_carry__3_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.928 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.928    clk_gen/p_0_in[23]
    SLICE_X29Y50         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_gen/CLK
    SLICE_X29Y50         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.391ns (77.235%)  route 0.115ns (22.765%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_gen/CLK
    SLICE_X29Y49         FDRE                                         r  clk_gen/count2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[20]/Q
                         net (fo=2, routed)           0.115     1.703    clk_gen/count2[20]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.863 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.863    clk_gen/count20_carry__3_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.953 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.953    clk_gen/p_0_in[22]
    SLICE_X29Y50         FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_gen/CLK
    SLICE_X29Y50         FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.391ns (77.235%)  route 0.115ns (22.765%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_gen/CLK
    SLICE_X29Y49         FDRE                                         r  clk_gen/count2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[20]/Q
                         net (fo=2, routed)           0.115     1.703    clk_gen/count2[20]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.863 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.863    clk_gen/count20_carry__3_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.953 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.953    clk_gen/p_0_in[24]
    SLICE_X29Y50         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_gen/CLK
    SLICE_X29Y50         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.394ns (77.370%)  route 0.115ns (22.631%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_gen/CLK
    SLICE_X29Y49         FDRE                                         r  clk_gen/count2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[20]/Q
                         net (fo=2, routed)           0.115     1.703    clk_gen/count2[20]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.863 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.863    clk_gen/count20_carry__3_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.902 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.902    clk_gen/count20_carry__4_n_1
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.956 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.956    clk_gen/p_0_in[25]
    SLICE_X29Y51         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_gen/CLK
    SLICE_X29Y51         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.405ns (77.848%)  route 0.115ns (22.152%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_gen/CLK
    SLICE_X29Y49         FDRE                                         r  clk_gen/count2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[20]/Q
                         net (fo=2, routed)           0.115     1.703    clk_gen/count2[20]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.863 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.863    clk_gen/count20_carry__3_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.902 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.902    clk_gen/count20_carry__4_n_1
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.967 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.967    clk_gen/p_0_in[27]
    SLICE_X29Y51         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_gen/CLK
    SLICE_X29Y51         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.430ns (78.864%)  route 0.115ns (21.136%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_gen/CLK
    SLICE_X29Y49         FDRE                                         r  clk_gen/count2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[20]/Q
                         net (fo=2, routed)           0.115     1.703    clk_gen/count2[20]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.863 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.863    clk_gen/count20_carry__3_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.902 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.902    clk_gen/count20_carry__4_n_1
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.992 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.992    clk_gen/p_0_in[26]
    SLICE_X29Y51         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_gen/CLK
    SLICE_X29Y51         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.430ns (78.864%)  route 0.115ns (21.136%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_gen/CLK
    SLICE_X29Y49         FDRE                                         r  clk_gen/count2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[20]/Q
                         net (fo=2, routed)           0.115     1.703    clk_gen/count2[20]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.863 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.863    clk_gen/count20_carry__3_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.902 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.902    clk_gen/count20_carry__4_n_1
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.992 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.992    clk_gen/p_0_in[28]
    SLICE_X29Y51         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_gen/CLK
    SLICE_X29Y51         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.433ns (78.979%)  route 0.115ns (21.021%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_gen/CLK
    SLICE_X29Y49         FDRE                                         r  clk_gen/count2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[20]/Q
                         net (fo=2, routed)           0.115     1.703    clk_gen/count2[20]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.863 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.863    clk_gen/count20_carry__3_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.902 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.902    clk_gen/count20_carry__4_n_1
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.941 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.941    clk_gen/count20_carry__5_n_1
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.995 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.995    clk_gen/p_0_in[29]
    SLICE_X29Y52         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_gen/CLK
    SLICE_X29Y52         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y52         FDRE (Hold_fdre_C_D)         0.105     1.820    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.444ns (79.393%)  route 0.115ns (20.607%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_gen/CLK
    SLICE_X29Y49         FDRE                                         r  clk_gen/count2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[20]/Q
                         net (fo=2, routed)           0.115     1.703    clk_gen/count2[20]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.863 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.863    clk_gen/count20_carry__3_n_1
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.902 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.902    clk_gen/count20_carry__4_n_1
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.941 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.941    clk_gen/count20_carry__5_n_1
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.006 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.006    clk_gen/p_0_in[31]
    SLICE_X29Y52         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_gen/CLK
    SLICE_X29Y52         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y52         FDRE (Hold_fdre_C_D)         0.105     1.820    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y46   clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y46   clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y47   clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y47   clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y47   clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y48   clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y48   clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y48   clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y48   clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   clk_gen/clk_5KHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   clk_gen/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y47   clk_gen/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y47   clk_gen/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y47   clk_gen/count2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   clk_gen/count2_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   clk_gen/count2_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   clk_gen/count2_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y49   clk_gen/count2_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y47   clk_gen/count2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y47   clk_gen/count2_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y47   clk_gen/count2_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   clk_gen/count2_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   clk_gen/count2_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   clk_gen/count2_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   clk_gen/count2_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y49   clk_gen/count2_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y49   clk_gen/count2_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y49   clk_gen/count2_reg[19]/C



