"use strict";(globalThis.webpackChunkcomputer_architecture=globalThis.webpackChunkcomputer_architecture||[]).push([[3823],{7801:e=>{e.exports=JSON.parse('{"title":"Memorie","slug":"/Laboratoare/5 Verilog Secven\u021bial/Memorie/","permalink":"/computer-architecture/Laboratoare/5 Verilog Secven\u021bial/Memorie/","navigation":{"previous":{"title":"Automate de st\u0103ri","permalink":"/computer-architecture/Laboratoare/5 Verilog Secven\u021bial/Automate finite/Teorie/"},"next":{"title":"Memorie","permalink":"/computer-architecture/Laboratoare/5 Verilog Secven\u021bial/Memorie/Teorie/"}}}')}}]);