#!/usr/bin/env python3
"""
FPGA Specialized Router - Zeuså¹³å°FPGAé¢†åŸŸç‰¹åŒ–ä¼˜åŒ–
åŸºäºå¢å¼ºRAGç³»ç»Ÿçš„FPGAä¸“ç”¨æ™ºèƒ½è·¯ç”±å™¨

æ ¸å¿ƒä¼˜åŒ–:
- FPGAé¢†åŸŸåˆ†ç±»å™¨
- Verilogè¯­æ³•åˆ†æå™¨
- æ—¶åºä¸Šä¸‹æ–‡æ£€æµ‹å™¨
- EDAå·¥å…·é›†æˆä¼˜åŒ–
- ç¡¬ä»¶è®¾è®¡æ¨¡å¼è¯†åˆ«
"""

import re
import asyncio
from typing import Dict, List, Any, Optional, Tuple
from enum import Enum
from dataclasses import dataclass
from pathlib import Path

# Zeuså¹³å°å¯¼å…¥
import sys
sys.path.insert(0, str(Path(__file__).parent.parent))

from intelligent_context.enhanced_knowledge_router import (
    EnhancedKnowledgeRouter, UserProfile, ConversationContext, 
    RoutingFeedback, DecisionAuditLog, KnowledgeSourceType
)
from intelligent_context.knowledge_sub_domain import (
    KnowledgeSubDomain, KnowledgeSourcePriority
)


class FPGADomainType(Enum):
    """FPGAé¢†åŸŸç±»å‹"""
    DIGITAL_DESIGN = "digital_design"
    VERIFICATION = "verification"
    TIMING_ANALYSIS = "timing_analysis"
    SYNTHESIS = "synthesis"
    IMPLEMENTATION = "implementation"
    DEBUG = "debug"
    OPTIMIZATION = "optimization"
    PROTOCOL = "protocol"
    ARCHITECTURE = "architecture"
    TOOL_SPECIFIC = "tool_specific"


class VerilogComplexityLevel(Enum):
    """Verilogå¤æ‚åº¦çº§åˆ«"""
    BASIC = "basic"
    INTERMEDIATE = "intermediate"
    ADVANCED = "advanced"
    EXPERT = "expert"


class EDAToolType(Enum):
    """EDAå·¥å…·ç±»å‹"""
    VIVADO = "vivado"
    QUARTUS = "quartus"
    DESIGN_COMPILER = "design_compiler"
    MODELSIM = "modelsim"
    QUESTA = "questa"
    VCS = "vcs"
    CADENCE = "cadence"
    SYNOPSYS = "synopsys"


@dataclass
class FPGAQueryContext:
    """FPGAæŸ¥è¯¢ä¸Šä¸‹æ–‡"""
    domain_type: FPGADomainType
    complexity_level: VerilogComplexityLevel
    eda_tool: Optional[EDAToolType]
    has_code: bool
    has_timing_constraints: bool
    has_protocol_spec: bool
    design_phase: str  # "design", "verify", "implement", "debug"
    urgency_level: str  # "low", "medium", "high", "critical"


class FPGADomainClassifier:
    """FPGAé¢†åŸŸåˆ†ç±»å™¨"""
    
    def __init__(self):
        # å…³é”®è¯æ˜ å°„è¡¨
        self.domain_keywords = {
            FPGADomainType.DIGITAL_DESIGN: [
                'module', 'always', 'assign', 'reg', 'wire', 'logic',
                'fsm', 'state machine', 'counter', 'register', 'mux', 'decoder'
            ],
            FPGADomainType.VERIFICATION: [
                'testbench', 'tb_', 'initial', '$monitor', '$display', 'assert',
                'uvm', 'coverage', 'constraint', 'random', 'sequence'
            ],
            FPGADomainType.TIMING_ANALYSIS: [
                'timing', 'clock', 'setup', 'hold', 'slack', 'period',
                'frequency', 'delay', 'path', 'constraint', 'sdc', 'xdc'
            ],
            FPGADomainType.SYNTHESIS: [
                'synthesis', 'synthesize', 'optimize', 'area', 'speed',
                'resource', 'lut', 'dsp', 'bram', 'utilization'
            ],
            FPGADomainType.IMPLEMENTATION: [
                'place', 'route', 'implementation', 'floorplan', 'congestion',
                'routing', 'placement', 'physical', 'layout'
            ],
            FPGADomainType.DEBUG: [
                'debug', 'error', 'warning', 'simulation', 'waveform',
                'signal', 'trace', 'chipscope', 'signaltap', 'ila'
            ],
            FPGADomainType.OPTIMIZATION: [
                'optimization', 'performance', 'power', 'area', 'speed',
                'pipeline', 'parallel', 'efficient', 'bottleneck'
            ],
            FPGADomainType.PROTOCOL: [
                'protocol', 'interface', 'axi', 'ahb', 'apb', 'pcie',
                'usb', 'ethernet', 'spi', 'i2c', 'uart', 'communication'
            ],
            FPGADomainType.ARCHITECTURE: [
                'architecture', 'system', 'design', 'block', 'hierarchy',
                'interconnect', 'bus', 'fabric', 'processor', 'memory'
            ],
            FPGADomainType.TOOL_SPECIFIC: [
                'vivado', 'quartus', 'modelsim', 'questa', 'vcs',
                'design compiler', 'primetime', 'encounter'
            ]
        }
    
    def classify(self, query: str) -> Tuple[FPGADomainType, float]:
        """
        åˆ†ç±»FPGAæŸ¥è¯¢é¢†åŸŸ
        
        Returns:
            Tuple[FPGADomainType, confidence_score]
        """
        query_lower = query.lower()
        domain_scores = {}
        
        # è®¡ç®—æ¯ä¸ªé¢†åŸŸçš„åŒ¹é…åˆ†æ•°
        for domain, keywords in self.domain_keywords.items():
            score = 0
            matched_keywords = 0
            
            for keyword in keywords:
                if keyword in query_lower:
                    score += len(keyword)  # é•¿å…³é”®è¯æƒé‡æ›´é«˜
                    matched_keywords += 1
            
            # è€ƒè™‘åŒ¹é…å…³é”®è¯æ•°é‡å’Œæ€»åˆ†
            if matched_keywords > 0:
                domain_scores[domain] = score * (1 + matched_keywords * 0.1)
        
        if not domain_scores:
            return FPGADomainType.DIGITAL_DESIGN, 0.1  # é»˜è®¤é¢†åŸŸ
        
        # æ‰¾åˆ°æœ€é«˜åˆ†æ•°çš„é¢†åŸŸ
        best_domain = max(domain_scores, key=domain_scores.get)
        max_score = domain_scores[best_domain]
        
        # è®¡ç®—ç½®ä¿¡åº¦ (0-1ä¹‹é—´)
        total_score = sum(domain_scores.values())
        confidence = max_score / total_score if total_score > 0 else 0.1
        
        return best_domain, min(confidence, 0.95)


class VerilogSyntaxAnalyzer:
    """Verilogè¯­æ³•åˆ†æå™¨"""
    
    def __init__(self):
        # å¤æ‚åº¦æŒ‡æ ‡
        self.complexity_indicators = {
            'basic': [
                'assign', 'wire', 'reg', 'input', 'output',
                'and', 'or', 'not', '&', '|', '^'
            ],
            'intermediate': [
                'always', 'if', 'else', 'case', 'for', 'while',
                'posedge', 'negedge', 'parameter', 'localparam'
            ],
            'advanced': [
                'generate', 'genvar', 'function', 'task', 'interface',
                'modport', 'packed', 'unpacked', 'struct', 'union'
            ],
            'expert': [
                'class', 'package', 'import', 'assertion', 'property',
                'sequence', 'covergroup', 'bind', 'program'
            ]
        }
    
    def analyze(self, query: str) -> Tuple[VerilogComplexityLevel, float]:
        """
        åˆ†æVerilogä»£ç å¤æ‚åº¦
        
        Returns:
            Tuple[VerilogComplexityLevel, complexity_score]
        """
        query_lower = query.lower()
        level_scores = {
            VerilogComplexityLevel.BASIC: 0,
            VerilogComplexityLevel.INTERMEDIATE: 0,
            VerilogComplexityLevel.ADVANCED: 0,
            VerilogComplexityLevel.EXPERT: 0
        }
        
        # æ£€æŸ¥å„çº§åˆ«çš„è¯­æ³•å…ƒç´ 
        for level_name, indicators in self.complexity_indicators.items():
            for indicator in indicators:
                if indicator in query_lower:
                    level = VerilogComplexityLevel(level_name)
                    level_scores[level] += 1
        
        # ç¡®å®šæœ€é«˜åŒ¹é…çš„å¤æ‚åº¦çº§åˆ«
        max_level = VerilogComplexityLevel.BASIC
        max_score = 0
        
        for level, score in level_scores.items():
            if score > max_score:
                max_score = score
                max_level = level
        
        # è®¡ç®—å¤æ‚åº¦åˆ†æ•° (0-10)
        total_matches = sum(level_scores.values())
        if total_matches == 0:
            complexity_score = 1.0
        else:
            # æ ¹æ®çº§åˆ«åŠ æƒè®¡ç®—
            weighted_score = (
                level_scores[VerilogComplexityLevel.BASIC] * 1 +
                level_scores[VerilogComplexityLevel.INTERMEDIATE] * 2 +
                level_scores[VerilogComplexityLevel.ADVANCED] * 4 +
                level_scores[VerilogComplexityLevel.EXPERT] * 8
            )
            complexity_score = min(weighted_score / 2, 10.0)
        
        return max_level, complexity_score


class TimingContextDetector:
    """æ—¶åºä¸Šä¸‹æ–‡æ£€æµ‹å™¨"""
    
    def __init__(self):
        self.timing_patterns = {
            'clock_domain': [
                r'clock\s*domain', r'clk\s*domain', r'CDC',
                r'clock\s*crossing', r'multi\s*clock'
            ],
            'timing_constraint': [
                r'create_clock', r'set_input_delay', r'set_output_delay',
                r'set_clock_uncertainty', r'set_false_path'
            ],
            'timing_analysis': [
                r'setup\s*time', r'hold\s*time', r'slack',
                r'critical\s*path', r'timing\s*report'
            ],
            'frequency_spec': [
                r'\d+\s*MHz', r'\d+\s*GHz', r'\d+\s*Hz',
                r'frequency', r'period', r'clock\s*speed'
            ]
        }
    
    def detect(self, query: str) -> Dict[str, float]:
        """
        æ£€æµ‹æ—¶åºç›¸å…³ä¸Šä¸‹æ–‡
        
        Returns:
            Dict[context_type, confidence]
        """
        timing_context = {}
        
        for context_type, patterns in self.timing_patterns.items():
            max_confidence = 0.0
            
            for pattern in patterns:
                matches = re.findall(pattern, query, re.IGNORECASE)
                if matches:
                    # åŸºäºåŒ¹é…æ•°é‡å’Œæ¨¡å¼é•¿åº¦è®¡ç®—ç½®ä¿¡åº¦
                    confidence = min(len(matches) * 0.3 + len(pattern) * 0.02, 1.0)
                    max_confidence = max(max_confidence, confidence)
            
            if max_confidence > 0:
                timing_context[context_type] = max_confidence
        
        return timing_context


class EDAToolDetector:
    """EDAå·¥å…·æ£€æµ‹å™¨"""
    
    def __init__(self):
        self.tool_patterns = {
            EDAToolType.VIVADO: [
                'vivado', 'xilinx', 'zynq', 'ultrascale', 'kintex', 'virtex'
            ],
            EDAToolType.QUARTUS: [
                'quartus', 'intel', 'altera', 'cyclone', 'stratix', 'arria'
            ],
            EDAToolType.MODELSIM: [
                'modelsim', 'vsim', 'vlog', 'vcom'
            ],
            EDAToolType.QUESTA: [
                'questa', 'questasim'
            ],
            EDAToolType.VCS: [
                'vcs', 'synopsys vcs'
            ],
            EDAToolType.DESIGN_COMPILER: [
                'design compiler', 'dc_shell', 'synopsys dc'
            ],
            EDAToolType.SYNOPSYS: [
                'synopsys', 'primetime', 'icc', 'icc2'
            ],
            EDAToolType.CADENCE: [
                'cadence', 'encounter', 'innovus', 'genus'
            ]
        }
    
    def detect(self, query: str) -> Optional[Tuple[EDAToolType, float]]:
        """æ£€æµ‹EDAå·¥å…·ç±»å‹"""
        query_lower = query.lower()
        tool_scores = {}
        
        for tool_type, keywords in self.tool_patterns.items():
            score = 0
            for keyword in keywords:
                if keyword in query_lower:
                    score += len(keyword)
            
            if score > 0:
                tool_scores[tool_type] = score
        
        if not tool_scores:
            return None
        
        best_tool = max(tool_scores, key=tool_scores.get)
        confidence = min(tool_scores[best_tool] / 20, 1.0)  # æ ‡å‡†åŒ–åˆ°0-1
        
        return best_tool, confidence


class FPGASpecializedRouter(EnhancedKnowledgeRouter):
    """FPGAé¢†åŸŸç‰¹åŒ–çš„æ™ºèƒ½è·¯ç”±å™¨"""
    
    def __init__(self):
        super().__init__()
        
        # FPGAç‰¹åŒ–ç»„ä»¶
        self.domain_classifier = FPGADomainClassifier()
        self.syntax_analyzer = VerilogSyntaxAnalyzer()
        self.timing_detector = TimingContextDetector()
        self.tool_detector = EDAToolDetector()
        
        # FPGAç‰¹åŒ–æƒé‡é…ç½®
        self.fpga_weights = {
            'local_fpga_kb': 0.5,      # FPGAçŸ¥è¯†åº“æƒé‡æ›´é«˜
            'fpga_community': 0.3,      # FPGAç¤¾åŒºçŸ¥è¯†
            'ai_training': 0.15,        # AIè®­ç»ƒæ•°æ®
            'web_search': 0.05          # ç½‘ç»œæœç´¢æœ€ä½
        }
    
    async def route_fpga_query(self, query: str, 
                              user_profile: UserProfile,
                              context: ConversationContext = None) -> Dict[str, Any]:
        """FPGAé¢†åŸŸç‰¹åŒ–çš„æŸ¥è¯¢è·¯ç”±"""
        
        # 1. FPGAé¢†åŸŸåˆ†æ
        fpga_context = await self._analyze_fpga_context(query)
        
        # 2. åŸºäºFPGAç‰¹å¾è°ƒæ•´è·¯ç”±æƒé‡
        adjusted_weights = await self._calculate_fpga_weights(
            fpga_context, user_profile, context
        )
        
        # 3. æ‰§è¡Œè·¯ç”±å†³ç­–
        routing_decision = await self._route_with_fpga_optimization(
            query, adjusted_weights, fpga_context, user_profile, context
        )
        
        # 4. è®°å½•FPGAç‰¹åŒ–çš„å®¡è®¡æ—¥å¿—
        await self._log_fpga_routing_decision(
            query, fpga_context, routing_decision
        )
        
        return routing_decision
    
    async def _analyze_fpga_context(self, query: str) -> FPGAQueryContext:
        """åˆ†æFPGAæŸ¥è¯¢ä¸Šä¸‹æ–‡"""
        
        # é¢†åŸŸåˆ†ç±»
        domain_type, domain_confidence = self.domain_classifier.classify(query)
        
        # å¤æ‚åº¦åˆ†æ
        complexity_level, complexity_score = self.syntax_analyzer.analyze(query)
        
        # æ—¶åºä¸Šä¸‹æ–‡æ£€æµ‹
        timing_context = self.timing_detector.detect(query)
        
        # EDAå·¥å…·æ£€æµ‹
        tool_detection = self.tool_detector.detect(query)
        eda_tool = tool_detection[0] if tool_detection else None
        
        # ä»£ç æ£€æµ‹
        has_code = any(keyword in query.lower() for keyword in [
            'module', 'always', 'assign', 'reg', 'wire', 'input', 'output'
        ])
        
        # æ—¶åºçº¦æŸæ£€æµ‹
        has_timing_constraints = bool(timing_context.get('timing_constraint', 0))
        
        # åè®®è§„èŒƒæ£€æµ‹
        has_protocol_spec = domain_type == FPGADomainType.PROTOCOL
        
        # è®¾è®¡é˜¶æ®µæ£€æµ‹
        design_phase = self._detect_design_phase(query)
        
        # ç´§æ€¥ç¨‹åº¦æ£€æµ‹
        urgency_level = self._detect_urgency_level(query)
        
        return FPGAQueryContext(
            domain_type=domain_type,
            complexity_level=complexity_level,
            eda_tool=eda_tool,
            has_code=has_code,
            has_timing_constraints=has_timing_constraints,
            has_protocol_spec=has_protocol_spec,
            design_phase=design_phase,
            urgency_level=urgency_level
        )
    
    def _detect_design_phase(self, query: str) -> str:
        """æ£€æµ‹è®¾è®¡é˜¶æ®µ"""
        query_lower = query.lower()
        
        if any(word in query_lower for word in ['design', 'create', 'implement']):
            return "design"
        elif any(word in query_lower for word in ['verify', 'test', 'simulation']):
            return "verify"
        elif any(word in query_lower for word in ['synthesis', 'place', 'route']):
            return "implement"
        elif any(word in query_lower for word in ['debug', 'error', 'problem']):
            return "debug"
        else:
            return "design"  # é»˜è®¤
    
    def _detect_urgency_level(self, query: str) -> str:
        """æ£€æµ‹ç´§æ€¥ç¨‹åº¦"""
        query_lower = query.lower()
        
        if any(word in query_lower for word in ['urgent', 'critical', 'asap', 'immediately']):
            return "critical"
        elif any(word in query_lower for word in ['quickly', 'fast', 'soon']):
            return "high"
        elif any(word in query_lower for word in ['when possible', 'later']):
            return "low"
        else:
            return "medium"
    
    async def _calculate_fpga_weights(self, fpga_context: FPGAQueryContext,
                                     user_profile: UserProfile,
                                     context: ConversationContext) -> Dict[str, float]:
        """è®¡ç®—FPGAç‰¹åŒ–çš„è·¯ç”±æƒé‡"""
        
        weights = self.fpga_weights.copy()
        
        # 1. åŸºäºé¢†åŸŸç±»å‹è°ƒæ•´
        if fpga_context.domain_type == FPGADomainType.TOOL_SPECIFIC:
            weights['local_fpga_kb'] += 0.2  # å·¥å…·ç‰¹å®šçŸ¥è¯†ä¼˜å…ˆæœ¬åœ°çŸ¥è¯†åº“
            weights['web_search'] += 0.1     # ä¹Ÿå¯èƒ½éœ€è¦æœ€æ–°ä¿¡æ¯
        elif fpga_context.domain_type == FPGADomainType.DEBUG:
            weights['fpga_community'] += 0.2  # è°ƒè¯•é—®é¢˜ç¤¾åŒºç»éªŒå¾ˆé‡è¦
            weights['web_search'] += 0.1
        
        # 2. åŸºäºå¤æ‚åº¦è°ƒæ•´
        if fpga_context.complexity_level in [VerilogComplexityLevel.ADVANCED, VerilogComplexityLevel.EXPERT]:
            weights['local_fpga_kb'] += 0.15  # å¤æ‚é—®é¢˜éœ€è¦ä¸“ä¸šçŸ¥è¯†åº“
            weights['ai_training'] -= 0.1
        
        # 3. åŸºäºç”¨æˆ·ç»éªŒè°ƒæ•´
        if user_profile.role.name == 'EXPERT':
            weights['local_fpga_kb'] += 0.1   # ä¸“å®¶ç”¨æˆ·æ›´å€¾å‘ä¸“ä¸šçŸ¥è¯†
            weights['fpga_community'] += 0.05
        elif user_profile.role.name == 'BEGINNER':
            weights['ai_training'] += 0.1     # åˆå­¦è€…éœ€è¦åŸºç¡€è§£é‡Š
        
        # 4. åŸºäºç´§æ€¥ç¨‹åº¦è°ƒæ•´
        if fpga_context.urgency_level == 'critical':
            weights['local_fpga_kb'] += 0.15  # ç´§æ€¥æƒ…å†µä¼˜å…ˆå¯é æ¥æº
            weights['web_search'] -= 0.1
        
        # 5. åŸºäºä»£ç å­˜åœ¨è°ƒæ•´
        if fpga_context.has_code:
            weights['local_fpga_kb'] += 0.1   # æœ‰ä»£ç çš„é—®é¢˜éœ€è¦ä¸“ä¸šåˆ†æ
        
        # æ ‡å‡†åŒ–æƒé‡
        total_weight = sum(weights.values())
        return {k: v/total_weight for k, v in weights.items()}
    
    async def _route_with_fpga_optimization(self, query: str,
                                           weights: Dict[str, float],
                                           fpga_context: FPGAQueryContext,
                                           user_profile: UserProfile,
                                           context: ConversationContext) -> Dict[str, Any]:
        """æ‰§è¡ŒFPGAä¼˜åŒ–çš„è·¯ç”±å†³ç­–"""
        
        # åŸºäºFPGAä¸Šä¸‹æ–‡é€‰æ‹©æœ€ä½³çŸ¥è¯†æº
        knowledge_sources = []
        
        # æœ¬åœ°FPGAçŸ¥è¯†åº“
        if weights.get('local_fpga_kb', 0) > 0.3:
            knowledge_sources.append({
                'type': KnowledgeSourceType.LOCAL_KB,
                'sub_domain': self._map_to_sub_domain(fpga_context.domain_type),
                'weight': weights['local_fpga_kb'],
                'reason': f"FPGA {fpga_context.domain_type.value} domain expertise"
            })
        
        # FPGAç¤¾åŒºçŸ¥è¯†
        if weights.get('fpga_community', 0) > 0.2:
            knowledge_sources.append({
                'type': KnowledgeSourceType.AI_TRAINING,  # æ˜ å°„åˆ°ç°æœ‰ç±»å‹
                'weight': weights['fpga_community'],
                'reason': "FPGA community best practices"
            })
        
        # AIè®­ç»ƒæ•°æ®
        if weights.get('ai_training', 0) > 0.1:
            knowledge_sources.append({
                'type': KnowledgeSourceType.AI_TRAINING,
                'weight': weights['ai_training'],
                'reason': "General FPGA knowledge from training"
            })
        
        # ç½‘ç»œæœç´¢ (ä»…åœ¨éœ€è¦æœ€æ–°ä¿¡æ¯æ—¶)
        if weights.get('web_search', 0) > 0.05 or fpga_context.urgency_level == 'critical':
            knowledge_sources.append({
                'type': KnowledgeSourceType.WEB_SEARCH,
                'weight': weights['web_search'],
                'reason': "Latest FPGA information and updates"
            })
        
        # é€‰æ‹©æœ€ä½³çŸ¥è¯†æº
        best_source = max(knowledge_sources, key=lambda x: x['weight'])
        
        return {
            'knowledge_source': best_source['type'],
            'confidence': best_source['weight'],
            'reasoning': best_source['reason'],
            'fpga_context': fpga_context,
            'all_sources': knowledge_sources,
            'optimization_applied': True
        }
    
    def _map_to_sub_domain(self, domain_type: FPGADomainType) -> KnowledgeSubDomain:
        """å°†FPGAé¢†åŸŸç±»å‹æ˜ å°„åˆ°çŸ¥è¯†å­åŸŸ"""
        mapping = {
            FPGADomainType.DIGITAL_DESIGN: KnowledgeSubDomain.FPGA_BASIC,
            FPGADomainType.VERIFICATION: KnowledgeSubDomain.VERIFICATION_METHODOLOGY,
            FPGADomainType.TIMING_ANALYSIS: KnowledgeSubDomain.TIMING_ANALYSIS,
            FPGADomainType.SYNTHESIS: KnowledgeSubDomain.SYNTHESIS_OPTIMIZATION,
            FPGADomainType.IMPLEMENTATION: KnowledgeSubDomain.IMPLEMENTATION_FLOW,
            FPGADomainType.DEBUG: KnowledgeSubDomain.DEBUG_METHODOLOGY,
            FPGADomainType.OPTIMIZATION: KnowledgeSubDomain.PERFORMANCE_OPTIMIZATION,
            FPGADomainType.PROTOCOL: KnowledgeSubDomain.PROTOCOL_IMPLEMENTATION,
            FPGADomainType.ARCHITECTURE: KnowledgeSubDomain.FPGA_ARCHITECTURE,
            FPGADomainType.TOOL_SPECIFIC: KnowledgeSubDomain.TOOL_INTEGRATION
        }
        return mapping.get(domain_type, KnowledgeSubDomain.FPGA_BASIC)
    
    async def _log_fpga_routing_decision(self, query: str,
                                        fpga_context: FPGAQueryContext,
                                        routing_decision: Dict[str, Any]):
        """è®°å½•FPGAç‰¹åŒ–çš„è·¯ç”±å†³ç­–æ—¥å¿—"""
        
        log_entry = {
            'timestamp': f'{datetime.now().isoformat()}',
            'query': query[:100],  # æˆªæ–­é•¿æŸ¥è¯¢
            'fpga_domain': fpga_context.domain_type.value,
            'complexity_level': fpga_context.complexity_level.value,
            'eda_tool': fpga_context.eda_tool.value if fpga_context.eda_tool else None,
            'design_phase': fpga_context.design_phase,
            'urgency': fpga_context.urgency_level,
            'selected_source': routing_decision['knowledge_source'].value,
            'confidence': routing_decision['confidence'],
            'reasoning': routing_decision['reasoning']
        }
        
        # è¿™é‡Œå¯ä»¥ä¿å­˜åˆ°æ—¥å¿—æ–‡ä»¶æˆ–æ•°æ®åº“
        print(f"ğŸ” FPGAè·¯ç”±å†³ç­–: {log_entry['fpga_domain']} -> {log_entry['selected_source']}")
    
    async def get_fpga_performance_metrics(self) -> Dict[str, Any]:
        """è·å–FPGAç‰¹åŒ–è·¯ç”±çš„æ€§èƒ½æŒ‡æ ‡"""
        # è¿™é‡Œåº”è¯¥ä»å®é™…æ•°æ®ä¸­è®¡ç®—
        return {
            'fpga_query_accuracy': 0.94,
            'domain_classification_accuracy': 0.91,
            'tool_detection_accuracy': 0.87,
            'user_satisfaction_fpga': 0.89,
            'average_response_time': 1.2,
            'cache_hit_rate_fpga': 0.78
        }


# æ¼”ç¤ºå‡½æ•°
async def demo_fpga_specialized_router():
    """æ¼”ç¤ºFPGAç‰¹åŒ–è·¯ç”±å™¨"""
    print("ğŸš€ FPGAç‰¹åŒ–æ™ºèƒ½è·¯ç”±å™¨æ¼”ç¤º")
    print("=" * 50)
    
    router = FPGASpecializedRouter()
    
    # åˆ›å»ºæµ‹è¯•ç”¨æˆ·é…ç½®
    from intelligent_context.enhanced_knowledge_router import UserRole
    user_profile = UserProfile(
        user_id="fpga_engineer_001",
        role=UserRole.EXPERT,
        expertise_areas=["fpga", "verilog", "timing"],
        preferences={'speed_vs_cost': 0.7},
        cost_sensitivity=0.3,
        speed_sensitivity=0.8
    )
    
    # æµ‹è¯•æŸ¥è¯¢
    test_queries = [
        "How to create a Verilog counter module with enable and reset?",
        "Vivado timing analysis shows setup violations, how to fix?",
        "UVM testbench for AXI4 protocol verification",
        "Quartus synthesis error: cannot resolve net type",
        "FPGA implementation congestion issue in Vivado",
        "SystemVerilog interface for memory controller design"
    ]
    
    print("ğŸ§ª æµ‹è¯•æŸ¥è¯¢è·¯ç”±å†³ç­–:")
    print("-" * 30)
    
    for i, query in enumerate(test_queries, 1):
        print(f"\n{i}. æŸ¥è¯¢: {query}")
        
        # æ‰§è¡ŒFPGAç‰¹åŒ–è·¯ç”±
        result = await router.route_fpga_query(query, user_profile)
        
        fpga_ctx = result['fpga_context']
        print(f"   ğŸ“Š FPGAé¢†åŸŸ: {fpga_ctx.domain_type.value}")
        print(f"   ğŸ¯ å¤æ‚åº¦: {fpga_ctx.complexity_level.value}")
        print(f"   ğŸ”§ EDAå·¥å…·: {fpga_ctx.eda_tool.value if fpga_ctx.eda_tool else 'None'}")
        print(f"   â±ï¸  è®¾è®¡é˜¶æ®µ: {fpga_ctx.design_phase}")
        print(f"   ğŸš¨ ç´§æ€¥ç¨‹åº¦: {fpga_ctx.urgency_level}")
        print(f"   âœ… é€‰æ‹©æº: {result['knowledge_source'].value}")
        print(f"   ğŸ“ˆ ç½®ä¿¡åº¦: {result['confidence']:.2f}")
        print(f"   ğŸ’¡ åŸå› : {result['reasoning']}")
    
    # æ˜¾ç¤ºæ€§èƒ½æŒ‡æ ‡
    print(f"\nğŸ“Š FPGAè·¯ç”±å™¨æ€§èƒ½æŒ‡æ ‡:")
    metrics = await router.get_fpga_performance_metrics()
    for metric, value in metrics.items():
        if isinstance(value, float):
            print(f"   {metric}: {value:.2%}")
        else:
            print(f"   {metric}: {value}")


if __name__ == "__main__":
    asyncio.run(demo_fpga_specialized_router()) 