
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 324692                       # Simulator instruction rate (inst/s)
host_mem_usage                              201485948                       # Number of bytes of host memory used
host_op_rate                                   376251                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8596.68                       # Real time elapsed on the host
host_tick_rate                              120198068                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2791274006                       # Number of instructions simulated
sim_ops                                    3234510920                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.033305                       # Number of seconds simulated
sim_ticks                                1033304676515                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    44                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1141309                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2282602                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 147737904                       # Number of branches fetched
system.switch_cpus.committedInsts           791274005                       # Number of instructions committed
system.switch_cpus.committedOps             916501971                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2477948863                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2477948863                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    260045064                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    254274374                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    112443431                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            26015980                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     769087368                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            769087368                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1275142983                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    662278831                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           171956661                       # Number of load instructions
system.switch_cpus.num_mem_refs             299507625                       # number of memory refs
system.switch_cpus.num_store_insts          127550964                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     107328000                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            107328000                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    133725175                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     78634620                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         528703536     57.69%     57.69% # Class of executed instruction
system.switch_cpus.op_class::IntMult         27376274      2.99%     60.67% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     60.67% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        11993185      1.31%     61.98% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         7934558      0.87%     62.85% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         3264807      0.36%     63.20% # Class of executed instruction
system.switch_cpus.op_class::FloatMult       10819774      1.18%     64.39% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     13019986      1.42%     65.81% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         1821584      0.20%     66.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       11294310      1.23%     67.24% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     67.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     67.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     67.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           721296      0.08%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           45080      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::MemRead        171956661     18.76%     86.08% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       127550964     13.92%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          916502015                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2822383                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2414                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5644766                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2414                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1129951                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       580094                       # Transaction distribution
system.membus.trans_dist::CleanEvict           561197                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11360                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11360                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1129951                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1713979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1709934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3423913                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3423913                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    110130432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    110209408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    220339840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               220339840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1141311                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1141311    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1141311                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3980328172                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3991190226                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        10881641628                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2804403                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1678160                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2286710                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            17980                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           17980                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2804403                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8467149                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8467149                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    501817472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              501817472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1142487                       # Total snoops (count)
system.tol2bus.snoopTraffic                  74252032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3964870                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000613                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024759                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3962438     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2432      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3964870                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4185441510                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5884668555                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data     73129856                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          73129856                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     37000576                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       37000576                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       571327                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             571327                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       289067                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            289067                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     70772791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             70772791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      35808002                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            35808002                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      35808002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     70772791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           106580793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    578134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1139246.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000592036084                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        32646                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        32646                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            2257500                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            545873                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     571327                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    289067                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1142654                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  578134                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  3408                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            67851                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            54110                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            51604                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            51220                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            49995                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            56036                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            50769                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            46162                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            56472                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            88119                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          102861                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          113231                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          102599                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           80106                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           79947                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           88164                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            30829                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            30628                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            28650                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            29728                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            29824                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            33672                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            30862                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            31126                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            29338                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            53420                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           53904                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           45400                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           47426                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           31170                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           32682                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           39460                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.15                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 26434182493                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                5696230000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            47795044993                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    23203.23                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               41953.23                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  582065                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 281599                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                51.09                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               48.71                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1142654                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              578134                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 569692                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 569554                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 27763                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 27834                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 32640                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 32653                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 32652                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 32649                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 32650                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 32649                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 32647                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 32646                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 32647                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 32654                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 32663                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 32682                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 32672                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 32646                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 32646                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 32646                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    80                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       853697                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   128.746907                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   125.457860                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    32.777622                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127        56377      6.60%      6.60% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191       766462     89.78%     96.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255         3514      0.41%     96.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319        23636      2.77%     99.57% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383          669      0.08%     99.64% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447         2416      0.28%     99.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::448-511          104      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575          401      0.05%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::576-639           26      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-703           74      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::704-767            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-831           11      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-959            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::960-1023            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       853697                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        32646                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     34.896894                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    33.115628                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    11.188124                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7              4      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11            60      0.18%      0.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          388      1.19%      1.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         1313      4.02%      5.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         2591      7.94%     13.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         3968     12.15%     25.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         4667     14.30%     39.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         4813     14.74%     54.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         4335     13.28%     67.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         3446     10.56%     78.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         2531      7.75%     86.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         1757      5.38%     91.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         1164      3.57%     95.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          631      1.93%     97.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          431      1.32%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          240      0.74%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          155      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75           81      0.25%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79           34      0.10%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83           25      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87            8      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-107            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        32646                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        32646                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.708724                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.693346                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.718810                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            4815     14.75%     14.75% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              68      0.21%     14.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           27634     84.65%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              69      0.21%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              60      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        32646                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              72911744                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 218112                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               36999616                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               73129856                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            37000576                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       70.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       35.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    70.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    35.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.83                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.55                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1033299786129                       # Total gap between requests
system.mem_ctrls0.avgGap                   1200961.17                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     72911744                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     36999616                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 70561709.103947490454                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 35807073.016244977713                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1142654                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       578134                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  47795044993                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23932573750820                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     41828.10                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  41396239.89                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   50.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3622036320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1925154165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         5080102860                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1737216000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    294616222620                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    148688134080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      537236511165                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       519.920720                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 383659992487                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 615140604028                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2473388820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1314625950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         3054113580                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1280565180                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    248772288840                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    187295026080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      525757653570                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       508.811840                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 484383993225                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 514416603290                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data     72957952                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          72957952                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     37251456                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       37251456                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       569984                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             569984                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       291027                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            291027                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     70606428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             70606428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      36050796                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            36050796                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      36050796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     70606428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           106657224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    582054.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1136405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000540217190                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        32880                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        32880                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            2255042                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            549583                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     569984                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    291027                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1139968                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  582054                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  3563                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            67054                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            53422                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            54097                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            54324                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            49981                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            54539                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            52009                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            44756                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            54660                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            89394                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          102354                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          114402                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           98805                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           79502                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           77974                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           89132                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            32512                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            28776                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            31580                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            32204                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            30826                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            33162                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            31686                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            28426                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            29260                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            53656                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           55660                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           43473                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           42058                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           31488                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           33750                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           43520                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.15                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 26428755533                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                5682025000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            47736349283                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    23256.46                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               42006.46                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  580643                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 283233                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                51.09                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               48.66                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1139968                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              582054                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 568280                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 568125                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 27837                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 27918                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 32852                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 32874                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 32889                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 32882                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 32882                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 32882                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 32883                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 32883                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 32886                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 32893                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 32901                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 32927                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 32914                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 32880                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 32880                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 32880                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    96                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       854564                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   128.697244                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   125.406722                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    32.695222                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        56843      6.65%      6.65% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       770414     90.15%     96.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        24239      2.84%     99.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         2607      0.31%     99.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639          393      0.05%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           58      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       854564                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        32880                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     34.561953                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    32.787754                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    11.111790                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7              6      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11            65      0.20%      0.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          443      1.35%      1.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         1364      4.15%      5.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         2683      8.16%     13.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         4094     12.45%     26.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         4803     14.61%     40.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         4988     15.17%     56.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         4192     12.75%     68.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         3425     10.42%     79.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         2461      7.48%     86.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         1715      5.22%     91.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         1076      3.27%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          654      1.99%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          423      1.29%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          223      0.68%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          132      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75           69      0.21%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79           37      0.11%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83           14      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87            6      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::108-111            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        32880                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        32880                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.701855                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.686164                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.726179                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            4964     15.10%     15.10% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              78      0.24%     15.33% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           27697     84.24%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              79      0.24%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              62      0.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        32880                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              72729920                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 228032                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               37250368                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               72957952                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            37251456                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       70.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       36.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    70.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    36.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.83                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.55                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1033300517130                       # Total gap between requests
system.mem_ctrls1.avgGap                   1200101.41                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     72729920                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     37250368                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 70385745.514376580715                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 36049742.971872881055                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1139968                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       582054                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  47736349283                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23941180655344                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     41875.17                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  41132232.84                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   50.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3606778140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1917048045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         5042432220                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1737555300                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    293974070880                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    149230613280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      537076142985                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       519.765520                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 385075416960                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 613725179555                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2494823100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1326022335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         3071499480                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1300677840                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    249273348480                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    186872388000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      525906404355                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       508.955796                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 483281784301                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 515518812214                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1681072                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1681072                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1681072                       # number of overall hits
system.l2.overall_hits::total                 1681072                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1141311                       # number of demand (read+write) misses
system.l2.demand_misses::total                1141311                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1141311                       # number of overall misses
system.l2.overall_misses::total               1141311                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 105809426127                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     105809426127                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 105809426127                       # number of overall miss cycles
system.l2.overall_miss_latency::total    105809426127                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2822383                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2822383                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2822383                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2822383                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.404378                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.404378                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.404378                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.404378                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 92708.671105                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92708.671105                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 92708.671105                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92708.671105                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              580094                       # number of writebacks
system.l2.writebacks::total                    580094                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1141311                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1141311                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1141311                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1141311                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data  96047480759                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  96047480759                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  96047480759                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  96047480759                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.404378                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.404378                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.404378                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.404378                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 84155.397397                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84155.397397                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 84155.397397                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84155.397397                       # average overall mshr miss latency
system.l2.replacements                        1142487                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1098066                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1098066                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1098066                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1098066                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1218                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1218                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         6620                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6620                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        11360                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11360                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1056757230                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1056757230                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        17980                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             17980                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.631813                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.631813                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 93024.404049                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93024.404049                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        11360                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11360                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    959612560                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    959612560                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.631813                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.631813                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 84472.936620                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84472.936620                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1674452                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1674452                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1129951                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1129951                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 104752668897                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 104752668897                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2804403                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2804403                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.402920                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.402920                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 92705.496873                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92705.496873                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1129951                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1129951                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  95087868199                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  95087868199                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.402920                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.402920                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 84152.205006                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84152.205006                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     7811487                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1144535                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.825031                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.714507                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       130.464377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1907.821116                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.063703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.931553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          973                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          741                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          209                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  91458455                       # Number of tag accesses
system.l2.tags.data_accesses                 91458455                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    966695323485                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1033304676515                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204394                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    791274050                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2791478444                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204394                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    791274050                       # number of overall hits
system.cpu.icache.overall_hits::total      2791478444                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          864                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            864                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          864                       # number of overall misses
system.cpu.icache.overall_misses::total           864                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205258                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    791274050                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2791479308                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205258                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    791274050                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2791479308                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          240                       # number of writebacks
system.cpu.icache.writebacks::total               240                       # number of writebacks
system.cpu.icache.replacements                    240                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204394                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    791274050                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2791478444                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          864                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           864                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205258                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    791274050                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2791479308                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.943781                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2791479308                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               864                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3230878.828704                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.943781                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      108867693876                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     108867693876                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    716478634                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    284514024                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1000992658                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    716478634                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    284514024                       # number of overall hits
system.cpu.dcache.overall_hits::total      1000992658                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7227019                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2822350                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10049369                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7227019                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2822350                       # number of overall misses
system.cpu.dcache.overall_misses::total      10049369                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 126462452424                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 126462452424                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 126462452424                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 126462452424                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    723705653                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    287336374                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1011042027                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    723705653                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    287336374                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1011042027                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009986                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.009822                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009940                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009986                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.009822                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009940                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 44807.501700                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12584.118707                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 44807.501700                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12584.118707                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4331585                       # number of writebacks
system.cpu.dcache.writebacks::total           4331585                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2822350                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2822350                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2822350                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2822350                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 124108612524                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 124108612524                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 124108612524                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 124108612524                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009822                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002792                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009822                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002792                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 43973.501700                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43973.501700                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 43973.501700                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43973.501700                       # average overall mshr miss latency
system.cpu.dcache.replacements               10049245                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    410224979                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    163472974                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       573697953                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6782974                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2804370                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9587344                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 125309871513                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 125309871513                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    417007953                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    166277344                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    583285297                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016266                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.016866                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016437                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 44683.786916                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13070.342684                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2804370                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2804370                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 122971026933                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 122971026933                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.016866                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004808                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 43849.786916                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43849.786916                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    306253655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    121041050                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      427294705                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       444045                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        17980                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       462025                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1152580911                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1152580911                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    306697700                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    121059030                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    427756730                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001448                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000149                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001080                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 64103.498943                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  2494.628886                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        17980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        17980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1137585591                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1137585591                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000149                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 63269.498943                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63269.498943                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     16027681                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      6491901                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     22519582                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           33                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          132                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       430344                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       430344                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     16027780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      6491934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     22519714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 13040.727273                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  3260.181818                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           33                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           33                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       402822                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       402822                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 12206.727273                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12206.727273                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     16027780                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      6491934                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     22519714                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     16027780                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      6491934                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     22519714                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999320                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1056081455                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10049501                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.087950                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   143.321968                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   112.677352                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.559851                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.440146                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       33804656061                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      33804656061                       # Number of data accesses

---------- End Simulation Statistics   ----------
