/********************************************************************
 * Copyright (C) 2023 Texas Instruments Incorporated.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *  Name        : cslr_hts.h
*/
#ifndef CSLR_HTS_H_
#define CSLR_HTS_H_

#ifdef __cplusplus
extern "C"
{
#endif
#include <drivers/hw_include/cslr.h>
#include <stdint.h>

/**************************************************************************
* Hardware Region  : MMR Registers
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t PIPELINE_CONTROL[7];       /* HTS pipeline control */
    volatile uint8_t  Resv_64[36];
    volatile uint32_t PID;                       /* PID */
    volatile uint8_t  Resv_72[4];
    volatile uint32_t PIPE_DBG_CNTL;             /* pipeline Debug control */
    volatile uint32_t DBG_CAP;                   /* Debug capability */
    volatile uint32_t DBG_CNTL;                  /* Debug control */
    volatile uint32_t HTS_EVENT_GEN0;            /* HTS event0 select MMR */
    volatile uint32_t HTS_EVENT_GEN1;            /* HTS event1 select MMR */
    volatile uint32_t HTS_EVENT_GEN2;            /* HTS event2 select MMR */
    volatile uint32_t HTS_EVENT_GEN3;            /* HTS event3 select MMR */
    volatile uint32_t HTS_EVENT_GEN4;            /* HTS event4 select MMR */
    volatile uint32_t HTS_EVENT_GEN5;            /* HTS event5 select MMR */
    volatile uint32_t HTS_EVENT_GEN6;            /* HTS event6 select MMR */
    volatile uint32_t HTS_EVENT_GEN7;            /* HTS event7 select MMR */
    volatile uint8_t  Resv_256[140];
    volatile uint32_t HWA0_SCHEDULER_CONTROL;    /* HWA0 control */
    volatile uint32_t HWA0_HOP;                  /* HWA0 HOP control */
    volatile uint32_t HWA0_WDTIMER;              /* HWA0 WD timer control */
    volatile uint32_t HWA0_BW_LIMITER;           /* HWA0 BW control */
    volatile uint32_t HWA0_SKIP_CONTROL;         /* HWA0 skip control */
    volatile uint8_t  Resv_288[12];
    volatile uint32_t HWA0_CONS0_CONTROL;        /* HWA0 cons socket 0 control */
    volatile uint8_t  Resv_296[4];
    volatile uint32_t HWA0_CONS1_CONTROL;        /* HWA0 cons socket 1 control */
    volatile uint8_t  Resv_304[4];
    volatile uint32_t HWA0_CONS2_CONTROL;        /* HWA0 cons socket 2 control */
    volatile uint8_t  Resv_312[4];
    volatile uint32_t HWA0_CONS3_CONTROL;        /* HWA0 cons socket 3 control */
    volatile uint8_t  Resv_320[4];
    volatile uint32_t HWA0_CONS4_CONTROL;        /* HWA0 cons socket 4 control */
    volatile uint8_t  Resv_328[4];
    volatile uint32_t HWA0_CONS5_CONTROL;        /* HWA0 cons socket 5 control */
    volatile uint8_t  Resv_352[20];
    volatile uint32_t HWA0_PROD0_CONTROL;        /* HWA0 prod0 control */
    volatile uint32_t HWA0_PROD0_BUF_CONTROL;    /* HWA0 prod0 buf control */
    volatile uint32_t HWA0_PROD0_COUNT;          /* HWA0 prod0 count  */
    volatile uint32_t HWA0_PA0_CONTROL;          /* HWA0 prod0 pattern adapter control  */
    volatile uint32_t HWA0_PA0_PRODCOUNT;        /* HWA0 prod0 pattern adapter count  */
    volatile uint8_t  Resv_384[12];
    volatile uint32_t HWA0_PROD1_CONTROL;        /* HWA0 prod1 control */
    volatile uint32_t HWA0_PROD1_BUF_CONTROL;    /* HWA0 prod1 buf control */
    volatile uint32_t HWA0_PROD1_COUNT;          /* HWA0 prod1 count  */
    volatile uint32_t HWA0_PA1_CONTROL;          /* HWA0 prod1 pattern adapter control  */
    volatile uint32_t HWA0_PA1_PRODCOUNT;        /* HWA0 prod1 pattern adapter count  */
    volatile uint8_t  Resv_416[12];
    volatile uint32_t HWA0_PROD2_CONTROL;        /* HWA0 prod2 control */
    volatile uint32_t HWA0_PROD2_BUF_CONTROL;    /* HWA0 prod2 buf control */
    volatile uint32_t HWA0_PROD2_COUNT;          /* HWA0 prod2 count  */
    volatile uint32_t HWA0_PA2_CONTROL;          /* HWA0 prod2 pattern adapter control  */
    volatile uint32_t HWA0_PA2_PRODCOUNT;        /* HWA0 prod2 pattern adapter count  */
    volatile uint8_t  Resv_448[12];
    volatile uint32_t HWA0_PROD3_CONTROL;        /* HWA0 prod3 control */
    volatile uint32_t HWA0_PROD3_BUF_CONTROL;    /* HWA0 prod3 buf control */
    volatile uint32_t HWA0_PROD3_COUNT;          /* HWA0 prod3 count  */
    volatile uint32_t HWA0_PA3_CONTROL;          /* HWA0 prod3 pattern adapter control  */
    volatile uint32_t HWA0_PA3_PRODCOUNT;        /* HWA0 prod3 pattern adapter count  */
    volatile uint8_t  Resv_480[12];
    volatile uint32_t HWA0_PROD4_CONTROL;        /* HWA0 prod4 control */
    volatile uint32_t HWA0_PROD4_BUF_CONTROL;    /* HWA0 prod4 buf control */
    volatile uint32_t HWA0_PROD4_COUNT;          /* HWA0 prod4 count  */
    volatile uint8_t  Resv_512[20];
    volatile uint32_t HWA0_PROD5_CONTROL;        /* HWA0 prod5 control */
    volatile uint32_t HWA0_PROD5_BUF_CONTROL;    /* HWA0 prod5 buf control */
    volatile uint32_t HWA0_PROD5_COUNT;          /* HWA0 prod5 count  */
    volatile uint8_t  Resv_544[20];
    volatile uint32_t HWA0_PROD6_CONTROL;        /* HWA0 prod6 control */
    volatile uint32_t HWA0_PROD6_BUF_CONTROL;    /* HWA0 prod6 buf control */
    volatile uint32_t HWA0_PROD6_COUNT;          /* HWA0 prod6 count  */
    volatile uint8_t  Resv_864[308];
    volatile uint32_t HWA1_SCHEDULER_CONTROL;    /* HWA1 control */
    volatile uint32_t HWA1_HOP;                  /* HWA1 HOP control */
    volatile uint32_t HWA1_WDTIMER;              /* HWA1 WD timer control */
    volatile uint32_t HWA1_BW_LIMITER;           /* HWA1 BW control */
    volatile uint32_t HWA1_SKIP_CONTROL;         /* HWA1 skip control */
    volatile uint8_t  Resv_896[12];
    volatile uint32_t HWA1_CONS0_CONTROL;        /* HWA1 cons socket 0 control */
    volatile uint8_t  Resv_904[4];
    volatile uint32_t HWA1_CONS1_CONTROL;        /* HWA1 cons socket 1 control */
    volatile uint8_t  Resv_912[4];
    volatile uint32_t HWA1_CONS2_CONTROL;        /* HWA1 cons socket 2 control */
    volatile uint8_t  Resv_920[4];
    volatile uint32_t HWA1_CONS3_CONTROL;        /* HWA1 cons socket 3 control */
    volatile uint8_t  Resv_928[4];
    volatile uint32_t HWA1_CONS4_CONTROL;        /* HWA1 cons socket 4 control */
    volatile uint8_t  Resv_936[4];
    volatile uint32_t HWA1_CONS5_CONTROL;        /* HWA1 cons socket 5 control */
    volatile uint8_t  Resv_960[20];
    volatile uint32_t HWA1_PROD0_CONTROL;        /* HWA1 prod0 control */
    volatile uint32_t HWA1_PROD0_BUF_CONTROL;    /* HWA1 prod0 buf control */
    volatile uint32_t HWA1_PROD0_COUNT;          /* HWA1 prod0 count  */
    volatile uint32_t HWA1_PA0_CONTROL;          /* HWA1 prod0 pattern adapter control  */
    volatile uint32_t HWA1_PA0_PRODCOUNT;        /* HWA1 prod0 pattern adapter count  */
    volatile uint8_t  Resv_992[12];
    volatile uint32_t HWA1_PROD1_CONTROL;        /* HWA1 prod1 control */
    volatile uint32_t HWA1_PROD1_BUF_CONTROL;    /* HWA1 prod1 buf control */
    volatile uint32_t HWA1_PROD1_COUNT;          /* HWA1 prod1 count  */
    volatile uint32_t HWA1_PA1_CONTROL;          /* HWA1 prod1 pattern adapter control  */
    volatile uint32_t HWA1_PA1_PRODCOUNT;        /* HWA1 prod1 pattern adapter count  */
    volatile uint8_t  Resv_1024[12];
    volatile uint32_t HWA1_PROD2_CONTROL;        /* HWA1 prod2 control */
    volatile uint32_t HWA1_PROD2_BUF_CONTROL;    /* HWA1 prod2 buf control */
    volatile uint32_t HWA1_PROD2_COUNT;          /* HWA1 prod2 count  */
    volatile uint32_t HWA1_PA2_CONTROL;          /* HWA1 prod2 pattern adapter control  */
    volatile uint32_t HWA1_PA2_PRODCOUNT;        /* HWA1 prod2 pattern adapter count  */
    volatile uint8_t  Resv_1056[12];
    volatile uint32_t HWA1_PROD3_CONTROL;        /* HWA1 prod3 control */
    volatile uint32_t HWA1_PROD3_BUF_CONTROL;    /* HWA1 prod3 buf control */
    volatile uint32_t HWA1_PROD3_COUNT;          /* HWA1 prod3 count  */
    volatile uint32_t HWA1_PA3_CONTROL;          /* HWA1 prod3 pattern adapter control  */
    volatile uint32_t HWA1_PA3_PRODCOUNT;        /* HWA1 prod3 pattern adapter count  */
    volatile uint8_t  Resv_1088[12];
    volatile uint32_t HWA1_PROD4_CONTROL;        /* HWA1 prod4 control */
    volatile uint32_t HWA1_PROD4_BUF_CONTROL;    /* HWA1 prod4 buf control */
    volatile uint32_t HWA1_PROD4_COUNT;          /* HWA1 prod4 count  */
    volatile uint8_t  Resv_1120[20];
    volatile uint32_t HWA1_PROD5_CONTROL;        /* HWA1 prod5 control */
    volatile uint32_t HWA1_PROD5_BUF_CONTROL;    /* HWA1 prod5 buf control */
    volatile uint32_t HWA1_PROD5_COUNT;          /* HWA1 prod5 count  */
    volatile uint8_t  Resv_1152[20];
    volatile uint32_t HWA1_PROD6_CONTROL;        /* HWA1 prod6 control */
    volatile uint32_t HWA1_PROD6_BUF_CONTROL;    /* HWA1 prod6 buf control */
    volatile uint32_t HWA1_PROD6_COUNT;          /* HWA1 prod6 count  */
    volatile uint8_t  Resv_1472[308];
    volatile uint32_t HWA2_SCHEDULER_CONTROL;    /* HWA2 control */
    volatile uint32_t HWA2_HOP;                  /* HWA2 HOP control */
    volatile uint32_t HWA2_WDTIMER;              /* HWA2 WD timer control */
    volatile uint32_t HWA2_BW_LIMITER;           /* HWA2 BW control */
    volatile uint8_t  Resv_1504[16];
    volatile uint32_t HWA2_CONS0_CONTROL;        /* HWA2 cons socket 0 control */
    volatile uint8_t  Resv_1512[4];
    volatile uint32_t HWA2_CONS1_CONTROL;        /* HWA2 cons socket 1 control */
    volatile uint8_t  Resv_1520[4];
    volatile uint32_t HWA2_CONS2_CONTROL;        /* HWA2 cons socket 2 control */
    volatile uint8_t  Resv_1568[44];
    volatile uint32_t HWA2_PROD0_CONTROL;        /* HWA2 prod0 control */
    volatile uint32_t HWA2_PROD0_BUF_CONTROL;    /* HWA2 prod0 buf control */
    volatile uint32_t HWA2_PROD0_COUNT;          /* HWA2 prod0 count  */
    volatile uint32_t HWA2_PA0_CONTROL;          /* HWA2 prod0 pattern adapter control  */
    volatile uint32_t HWA2_PA0_PRODCOUNT;        /* HWA2 prod0 pattern adapter count  */
    volatile uint8_t  Resv_1600[12];
    volatile uint32_t HWA2_PROD1_CONTROL;        /* HWA2 prod1 control */
    volatile uint32_t HWA2_PROD1_BUF_CONTROL;    /* HWA2 prod1 buf control */
    volatile uint32_t HWA2_PROD1_COUNT;          /* HWA2 prod1 count  */
    volatile uint32_t HWA2_PA1_CONTROL;          /* HWA2 prod1 pattern adapter control  */
    volatile uint32_t HWA2_PA1_PRODCOUNT;        /* HWA2 prod1 pattern adapter count  */
    volatile uint8_t  Resv_1632[12];
    volatile uint32_t HWA2_PROD2_CONTROL;        /* HWA2 prod2 control */
    volatile uint32_t HWA2_PROD2_BUF_CONTROL;    /* HWA2 prod2 buf control */
    volatile uint32_t HWA2_PROD2_COUNT;          /* HWA2 prod2 count  */
    volatile uint32_t HWA2_PA2_CONTROL;          /* HWA2 prod2 pattern adapter control  */
    volatile uint32_t HWA2_PA2_PRODCOUNT;        /* HWA2 prod2 pattern adapter count  */
    volatile uint8_t  Resv_1664[12];
    volatile uint32_t HWA2_PROD3_CONTROL;        /* HWA2 prod3 control */
    volatile uint32_t HWA2_PROD3_BUF_CONTROL;    /* HWA2 prod3 buf control */
    volatile uint32_t HWA2_PROD3_COUNT;          /* HWA2 prod3 count  */
    volatile uint32_t HWA2_PA3_CONTROL;          /* HWA2 prod3 pattern adapter control  */
    volatile uint32_t HWA2_PA3_PRODCOUNT;        /* HWA2 prod3 pattern adapter count  */
    volatile uint8_t  Resv_1696[12];
    volatile uint32_t HWA2_PROD4_CONTROL;        /* HWA2 prod4 control */
    volatile uint32_t HWA2_PROD4_BUF_CONTROL;    /* HWA2 prod4 buf control */
    volatile uint32_t HWA2_PROD4_COUNT;          /* HWA2 prod4 count  */
    volatile uint32_t HWA2_PA4_CONTROL;          /* HWA2 prod4 pattern adapter control  */
    volatile uint32_t HWA2_PA4_PRODCOUNT;        /* HWA2 prod4 pattern adapter count  */
    volatile uint8_t  Resv_1728[12];
    volatile uint32_t HWA2_PROD5_CONTROL;        /* HWA2 prod5 control */
    volatile uint32_t HWA2_PROD5_BUF_CONTROL;    /* HWA2 prod5 buf control */
    volatile uint32_t HWA2_PROD5_COUNT;          /* HWA2 prod5 count  */
    volatile uint32_t HWA2_PA5_CONTROL;          /* HWA2 prod5 pattern adapter control  */
    volatile uint32_t HWA2_PA5_PRODCOUNT;        /* HWA2 prod5 pattern adapter count  */
    volatile uint8_t  Resv_1760[12];
    volatile uint32_t HWA2_PROD6_CONTROL;        /* HWA2 prod6 control */
    volatile uint32_t HWA2_PROD6_BUF_CONTROL;    /* HWA2 prod6 buf control */
    volatile uint32_t HWA2_PROD6_COUNT;          /* HWA2 prod6 count  */
    volatile uint32_t HWA2_PA6_CONTROL;          /* HWA2 prod6 pattern adapter control  */
    volatile uint32_t HWA2_PA6_PRODCOUNT;        /* HWA2 prod6 pattern adapter count  */
    volatile uint8_t  Resv_1792[12];
    volatile uint32_t HWA2_PROD7_CONTROL;        /* HWA2 prod7 control */
    volatile uint32_t HWA2_PROD7_BUF_CONTROL;    /* HWA2 prod7 buf control */
    volatile uint32_t HWA2_PROD7_COUNT;          /* HWA2 prod7 count  */
    volatile uint8_t  Resv_2080[276];
    volatile uint32_t HWA3_SCHEDULER_CONTROL;    /* HWA3 control */
    volatile uint32_t HWA3_HOP;                  /* HWA3 HOP control */
    volatile uint32_t HWA3_WDTIMER;              /* HWA3 WD timer control */
    volatile uint32_t HWA3_BW_LIMITER;           /* HWA3 BW control */
    volatile uint8_t  Resv_2112[16];
    volatile uint32_t HWA3_CONS0_CONTROL;        /* HWA3 cons socket 0 control */
    volatile uint8_t  Resv_2120[4];
    volatile uint32_t HWA3_CONS1_CONTROL;        /* HWA3 cons socket 1 control */
    volatile uint8_t  Resv_2128[4];
    volatile uint32_t HWA3_CONS2_CONTROL;        /* HWA3 cons socket 2 control */
    volatile uint8_t  Resv_2176[44];
    volatile uint32_t HWA3_PROD0_CONTROL;        /* HWA3 prod0 control */
    volatile uint32_t HWA3_PROD0_BUF_CONTROL;    /* HWA3 prod0 buf control */
    volatile uint32_t HWA3_PROD0_COUNT;          /* HWA3 prod0 count  */
    volatile uint32_t HWA3_PA0_CONTROL;          /* HWA3 prod0 pattern adapter control  */
    volatile uint32_t HWA3_PA0_PRODCOUNT;        /* HWA3 prod0 pattern adapter count  */
    volatile uint8_t  Resv_2208[12];
    volatile uint32_t HWA3_PROD1_CONTROL;        /* HWA3 prod1 control */
    volatile uint32_t HWA3_PROD1_BUF_CONTROL;    /* HWA3 prod1 buf control */
    volatile uint32_t HWA3_PROD1_COUNT;          /* HWA3 prod1 count  */
    volatile uint32_t HWA3_PA1_CONTROL;          /* HWA3 prod1 pattern adapter control  */
    volatile uint32_t HWA3_PA1_PRODCOUNT;        /* HWA3 prod1 pattern adapter count  */
    volatile uint8_t  Resv_2240[12];
    volatile uint32_t HWA3_PROD2_CONTROL;        /* HWA3 prod2 control */
    volatile uint32_t HWA3_PROD2_BUF_CONTROL;    /* HWA3 prod2 buf control */
    volatile uint32_t HWA3_PROD2_COUNT;          /* HWA3 prod2 count  */
    volatile uint32_t HWA3_PA2_CONTROL;          /* HWA3 prod2 pattern adapter control  */
    volatile uint32_t HWA3_PA2_PRODCOUNT;        /* HWA3 prod2 pattern adapter count  */
    volatile uint8_t  Resv_2272[12];
    volatile uint32_t HWA3_PROD3_CONTROL;        /* HWA3 prod3 control */
    volatile uint32_t HWA3_PROD3_BUF_CONTROL;    /* HWA3 prod3 buf control */
    volatile uint32_t HWA3_PROD3_COUNT;          /* HWA3 prod3 count  */
    volatile uint32_t HWA3_PA3_CONTROL;          /* HWA3 prod3 pattern adapter control  */
    volatile uint32_t HWA3_PA3_PRODCOUNT;        /* HWA3 prod3 pattern adapter count  */
    volatile uint8_t  Resv_2304[12];
    volatile uint32_t HWA3_PROD4_CONTROL;        /* HWA3 prod4 control */
    volatile uint32_t HWA3_PROD4_BUF_CONTROL;    /* HWA3 prod4 buf control */
    volatile uint32_t HWA3_PROD4_COUNT;          /* HWA3 prod4 count  */
    volatile uint32_t HWA3_PA4_CONTROL;          /* HWA3 prod4 pattern adapter control  */
    volatile uint32_t HWA3_PA4_PRODCOUNT;        /* HWA3 prod4 pattern adapter count  */
    volatile uint8_t  Resv_2336[12];
    volatile uint32_t HWA3_PROD5_CONTROL;        /* HWA3 prod5 control */
    volatile uint32_t HWA3_PROD5_BUF_CONTROL;    /* HWA3 prod5 buf control */
    volatile uint32_t HWA3_PROD5_COUNT;          /* HWA3 prod5 count  */
    volatile uint32_t HWA3_PA5_CONTROL;          /* HWA3 prod5 pattern adapter control  */
    volatile uint32_t HWA3_PA5_PRODCOUNT;        /* HWA3 prod5 pattern adapter count  */
    volatile uint8_t  Resv_2368[12];
    volatile uint32_t HWA3_PROD6_CONTROL;        /* HWA3 prod6 control */
    volatile uint32_t HWA3_PROD6_BUF_CONTROL;    /* HWA3 prod6 buf control */
    volatile uint32_t HWA3_PROD6_COUNT;          /* HWA3 prod6 count  */
    volatile uint32_t HWA3_PA6_CONTROL;          /* HWA3 prod6 pattern adapter control  */
    volatile uint32_t HWA3_PA6_PRODCOUNT;        /* HWA3 prod6 pattern adapter count  */
    volatile uint8_t  Resv_2400[12];
    volatile uint32_t HWA3_PROD7_CONTROL;        /* HWA3 prod7 control */
    volatile uint32_t HWA3_PROD7_BUF_CONTROL;    /* HWA3 prod7 buf control */
    volatile uint32_t HWA3_PROD7_COUNT;          /* HWA3 prod7 count  */
    volatile uint8_t  Resv_2688[276];
    volatile uint32_t HWA4_SCHEDULER_CONTROL;    /* HWA4 control */
    volatile uint32_t HWA4_HOP;                  /* HWA4 HOP control */
    volatile uint32_t HWA4_WDTIMER;              /* HWA4 WD timer control */
    volatile uint32_t HWA4_BW_LIMITER;           /* HWA4 BW control */
    volatile uint8_t  Resv_2720[16];
    volatile uint32_t HWA4_CONS0_CONTROL;        /* HWA4 cons socket 0 control */
    volatile uint8_t  Resv_2728[4];
    volatile uint32_t HWA4_CONS1_CONTROL;        /* HWA4 cons socket 1 control */
    volatile uint8_t  Resv_2736[4];
    volatile uint32_t HWA4_CONS2_CONTROL;        /* HWA4 cons socket 2 control */
    volatile uint8_t  Resv_2784[44];
    volatile uint32_t HWA4_PROD0_CONTROL;        /* HWA4 prod0 control */
    volatile uint32_t HWA4_PROD0_BUF_CONTROL;    /* HWA4 prod0 buf control */
    volatile uint32_t HWA4_PROD0_COUNT;          /* HWA4 prod0 count  */
    volatile uint32_t HWA4_PA0_CONTROL;          /* HWA4 prod0 pattern adapter control  */
    volatile uint32_t HWA4_PA0_PRODCOUNT;        /* HWA4 prod0 pattern adapter count  */
    volatile uint8_t  Resv_2816[12];
    volatile uint32_t HWA4_PROD1_CONTROL;        /* HWA4 prod1 control */
    volatile uint32_t HWA4_PROD1_BUF_CONTROL;    /* HWA4 prod1 buf control */
    volatile uint32_t HWA4_PROD1_COUNT;          /* HWA4 prod1 count  */
    volatile uint32_t HWA4_PA1_CONTROL;          /* HWA4 prod1 pattern adapter control  */
    volatile uint32_t HWA4_PA1_PRODCOUNT;        /* HWA4 prod1 pattern adapter count  */
    volatile uint8_t  Resv_2848[12];
    volatile uint32_t HWA4_PROD2_CONTROL;        /* HWA4 prod2 control */
    volatile uint32_t HWA4_PROD2_BUF_CONTROL;    /* HWA4 prod2 buf control */
    volatile uint32_t HWA4_PROD2_COUNT;          /* HWA4 prod2 count  */
    volatile uint8_t  Resv_2880[20];
    volatile uint32_t HWA4_PROD3_CONTROL;        /* HWA4 prod3 control */
    volatile uint32_t HWA4_PROD3_BUF_CONTROL;    /* HWA4 prod3 buf control */
    volatile uint32_t HWA4_PROD3_COUNT;          /* HWA4 prod3 count  */
    volatile uint8_t  Resv_2912[20];
    volatile uint32_t HWA4_PROD4_CONTROL;        /* HWA4 prod4 control */
    volatile uint32_t HWA4_PROD4_BUF_CONTROL;    /* HWA4 prod4 buf control */
    volatile uint32_t HWA4_PROD4_COUNT;          /* HWA4 prod4 count  */
    volatile uint8_t  Resv_2944[20];
    volatile uint32_t HWA4_PROD5_CONTROL;        /* HWA4 prod5 control */
    volatile uint32_t HWA4_PROD5_BUF_CONTROL;    /* HWA4 prod5 buf control */
    volatile uint32_t HWA4_PROD5_COUNT;          /* HWA4 prod5 count  */
    volatile uint8_t  Resv_2976[20];
    volatile uint32_t HWA4_PROD6_CONTROL;        /* HWA4 prod6 control */
    volatile uint32_t HWA4_PROD6_BUF_CONTROL;    /* HWA4 prod6 buf control */
    volatile uint32_t HWA4_PROD6_COUNT;          /* HWA4 prod6 count  */
    volatile uint8_t  Resv_3008[20];
    volatile uint32_t HWA4_PROD7_CONTROL;        /* HWA4 prod7 control */
    volatile uint32_t HWA4_PROD7_BUF_CONTROL;    /* HWA4 prod7 buf control */
    volatile uint32_t HWA4_PROD7_COUNT;          /* HWA4 prod7 count  */
    volatile uint8_t  Resv_3040[20];
    volatile uint32_t HWA4_PROD8_CONTROL;        /* HWA4 prod8 control */
    volatile uint32_t HWA4_PROD8_BUF_CONTROL;    /* HWA4 prod8 buf control */
    volatile uint32_t HWA4_PROD8_COUNT;          /* HWA4 prod8 count  */
    volatile uint8_t  Resv_3072[20];
    volatile uint32_t HWA4_PROD9_CONTROL;        /* HWA4 prod9 control */
    volatile uint32_t HWA4_PROD9_BUF_CONTROL;    /* HWA4 prod9 buf control */
    volatile uint32_t HWA4_PROD9_COUNT;          /* HWA4 prod9 count  */
    volatile uint8_t  Resv_3104[20];
    volatile uint32_t HWA4_PROD10_CONTROL;       /* HWA4 prod10 control */
    volatile uint32_t HWA4_PROD10_BUF_CONTROL;   /* HWA4 prod10 buf control */
    volatile uint32_t HWA4_PROD10_COUNT;         /* HWA4 prod10 count  */
    volatile uint8_t  Resv_3296[180];
    volatile uint32_t HWA5_SCHEDULER_CONTROL;    /* HWA5 control */
    volatile uint32_t HWA5_HOP;                  /* HWA5 HOP control */
    volatile uint32_t HWA5_WDTIMER;              /* HWA5 WD timer control */
    volatile uint32_t HWA5_BW_LIMITER;           /* HWA5 BW control */
    volatile uint8_t  Resv_3328[16];
    volatile uint32_t HWA5_CONS0_CONTROL;        /* HWA5 cons socket 0 control */
    volatile uint8_t  Resv_3336[4];
    volatile uint32_t HWA5_CONS1_CONTROL;        /* HWA5 cons socket 1 control */
    volatile uint8_t  Resv_3344[4];
    volatile uint32_t HWA5_CONS2_CONTROL;        /* HWA5 cons socket 2 control */
    volatile uint8_t  Resv_3392[44];
    volatile uint32_t HWA5_PROD0_CONTROL;        /* HWA5 prod0 control */
    volatile uint32_t HWA5_PROD0_BUF_CONTROL;    /* HWA5 prod0 buf control */
    volatile uint32_t HWA5_PROD0_COUNT;          /* HWA5 prod0 count  */
    volatile uint32_t HWA5_PA0_CONTROL;          /* HWA5 prod0 pattern adapter control  */
    volatile uint32_t HWA5_PA0_PRODCOUNT;        /* HWA5 prod0 pattern adapter count  */
    volatile uint8_t  Resv_3424[12];
    volatile uint32_t HWA5_PROD1_CONTROL;        /* HWA5 prod1 control */
    volatile uint32_t HWA5_PROD1_BUF_CONTROL;    /* HWA5 prod1 buf control */
    volatile uint32_t HWA5_PROD1_COUNT;          /* HWA5 prod1 count  */
    volatile uint32_t HWA5_PA1_CONTROL;          /* HWA5 prod1 pattern adapter control  */
    volatile uint32_t HWA5_PA1_PRODCOUNT;        /* HWA5 prod1 pattern adapter count  */
    volatile uint8_t  Resv_3456[12];
    volatile uint32_t HWA5_PROD2_CONTROL;        /* HWA5 prod2 control */
    volatile uint32_t HWA5_PROD2_BUF_CONTROL;    /* HWA5 prod2 buf control */
    volatile uint32_t HWA5_PROD2_COUNT;          /* HWA5 prod2 count  */
    volatile uint8_t  Resv_3488[20];
    volatile uint32_t HWA5_PROD3_CONTROL;        /* HWA5 prod3 control */
    volatile uint32_t HWA5_PROD3_BUF_CONTROL;    /* HWA5 prod3 buf control */
    volatile uint32_t HWA5_PROD3_COUNT;          /* HWA5 prod3 count  */
    volatile uint8_t  Resv_3520[20];
    volatile uint32_t HWA5_PROD4_CONTROL;        /* HWA5 prod4 control */
    volatile uint32_t HWA5_PROD4_BUF_CONTROL;    /* HWA5 prod4 buf control */
    volatile uint32_t HWA5_PROD4_COUNT;          /* HWA5 prod4 count  */
    volatile uint8_t  Resv_3552[20];
    volatile uint32_t HWA5_PROD5_CONTROL;        /* HWA5 prod5 control */
    volatile uint32_t HWA5_PROD5_BUF_CONTROL;    /* HWA5 prod5 buf control */
    volatile uint32_t HWA5_PROD5_COUNT;          /* HWA5 prod5 count  */
    volatile uint8_t  Resv_3584[20];
    volatile uint32_t HWA5_PROD6_CONTROL;        /* HWA5 prod6 control */
    volatile uint32_t HWA5_PROD6_BUF_CONTROL;    /* HWA5 prod6 buf control */
    volatile uint32_t HWA5_PROD6_COUNT;          /* HWA5 prod6 count  */
    volatile uint8_t  Resv_3616[20];
    volatile uint32_t HWA5_PROD7_CONTROL;        /* HWA5 prod7 control */
    volatile uint32_t HWA5_PROD7_BUF_CONTROL;    /* HWA5 prod7 buf control */
    volatile uint32_t HWA5_PROD7_COUNT;          /* HWA5 prod7 count  */
    volatile uint8_t  Resv_3648[20];
    volatile uint32_t HWA5_PROD8_CONTROL;        /* HWA5 prod8 control */
    volatile uint32_t HWA5_PROD8_BUF_CONTROL;    /* HWA5 prod8 buf control */
    volatile uint32_t HWA5_PROD8_COUNT;          /* HWA5 prod8 count  */
    volatile uint8_t  Resv_3680[20];
    volatile uint32_t HWA5_PROD9_CONTROL;        /* HWA5 prod9 control */
    volatile uint32_t HWA5_PROD9_BUF_CONTROL;    /* HWA5 prod9 buf control */
    volatile uint32_t HWA5_PROD9_COUNT;          /* HWA5 prod9 count  */
    volatile uint8_t  Resv_3712[20];
    volatile uint32_t HWA5_PROD10_CONTROL;       /* HWA5 prod10 control */
    volatile uint32_t HWA5_PROD10_BUF_CONTROL;   /* HWA5 prod10 buf control */
    volatile uint32_t HWA5_PROD10_COUNT;         /* HWA5 prod10 count  */
    volatile uint8_t  Resv_3904[180];
    volatile uint32_t HWA6_SCHEDULER_CONTROL;    /* HWA6 control */
    volatile uint32_t HWA6_HOP;                  /* HWA6 HOP control */
    volatile uint32_t HWA6_WDTIMER;              /* HWA6 WD timer control */
    volatile uint32_t HWA6_BW_LIMITER;           /* HWA6 BW control */
    volatile uint8_t  Resv_3936[16];
    volatile uint32_t HWA6_CONS0_CONTROL;        /* HWA6 cons socket 0 control */
    volatile uint8_t  Resv_3944[4];
    volatile uint32_t HWA6_CONS1_CONTROL;        /* HWA6 cons socket 1 control */
    volatile uint8_t  Resv_4000[52];
    volatile uint32_t HWA6_PROD0_CONTROL;        /* HWA6 prod0 control */
    volatile uint32_t HWA6_PROD0_BUF_CONTROL;    /* HWA6 prod0 buf control */
    volatile uint32_t HWA6_PROD0_COUNT;          /* HWA6 prod0 count  */
    volatile uint32_t HWA6_PA0_CONTROL;          /* HWA6 prod0 pattern adapter control  */
    volatile uint32_t HWA6_PA0_PRODCOUNT;        /* HWA6 prod0 pattern adapter count  */
    volatile uint8_t  Resv_4032[12];
    volatile uint32_t HWA6_PROD1_CONTROL;        /* HWA6 prod1 control */
    volatile uint32_t HWA6_PROD1_BUF_CONTROL;    /* HWA6 prod1 buf control */
    volatile uint32_t HWA6_PROD1_COUNT;          /* HWA6 prod1 count  */
    volatile uint8_t  Resv_4512[468];
    volatile uint32_t HWA7_SCHEDULER_CONTROL;    /* HWA7 control */
    volatile uint32_t HWA7_HOP;                  /* HWA7 HOP control */
    volatile uint32_t HWA7_WDTIMER;              /* HWA7 WD timer control */
    volatile uint32_t HWA7_BW_LIMITER;           /* HWA7 BW control */
    volatile uint8_t  Resv_4544[16];
    volatile uint32_t HWA7_CONS0_CONTROL;        /* HWA7 cons socket 0 control */
    volatile uint8_t  Resv_4552[4];
    volatile uint32_t HWA7_CONS1_CONTROL;        /* HWA7 cons socket 1 control */
    volatile uint8_t  Resv_4560[4];
    volatile uint32_t HWA7_CONS2_CONTROL;        /* HWA7 cons socket 2 control */
    volatile uint8_t  Resv_4568[4];
    volatile uint32_t HWA7_CONS3_CONTROL;        /* HWA7 cons socket 3 control */
    volatile uint8_t  Resv_4576[4];
    volatile uint32_t HWA7_CONS4_CONTROL;        /* HWA7 cons socket 4 control */
    volatile uint8_t  Resv_4608[28];
    volatile uint32_t HWA7_PROD0_CONTROL;        /* HWA7 prod0 control */
    volatile uint32_t HWA7_PROD0_BUF_CONTROL;    /* HWA7 prod0 buf control */
    volatile uint32_t HWA7_PROD0_COUNT;          /* HWA7 prod0 count  */
    volatile uint32_t HWA7_PA0_CONTROL;          /* HWA7 prod0 pattern adapter control  */
    volatile uint32_t HWA7_PA0_PRODCOUNT;        /* HWA7 prod0 pattern adapter count  */
    volatile uint8_t  Resv_4640[12];
    volatile uint32_t HWA7_PROD1_CONTROL;        /* HWA7 prod1 control */
    volatile uint32_t HWA7_PROD1_BUF_CONTROL;    /* HWA7 prod1 buf control */
    volatile uint32_t HWA7_PROD1_COUNT;          /* HWA7 prod1 count  */
    volatile uint32_t HWA7_PA1_CONTROL;          /* HWA7 prod1 pattern adapter control  */
    volatile uint32_t HWA7_PA1_PRODCOUNT;        /* HWA7 prod1 pattern adapter count  */
    volatile uint8_t  Resv_4672[12];
    volatile uint32_t HWA7_PROD2_CONTROL;        /* HWA7 prod2 control */
    volatile uint32_t HWA7_PROD2_BUF_CONTROL;    /* HWA7 prod2 buf control */
    volatile uint32_t HWA7_PROD2_COUNT;          /* HWA7 prod2 count  */
    volatile uint32_t HWA7_PA2_CONTROL;          /* HWA7 prod2 pattern adapter control  */
    volatile uint32_t HWA7_PA2_PRODCOUNT;        /* HWA7 prod2 pattern adapter count  */
    volatile uint8_t  Resv_4704[12];
    volatile uint32_t HWA7_PROD3_CONTROL;        /* HWA7 prod3 control */
    volatile uint32_t HWA7_PROD3_BUF_CONTROL;    /* HWA7 prod3 buf control */
    volatile uint32_t HWA7_PROD3_COUNT;          /* HWA7 prod3 count  */
    volatile uint32_t HWA7_PA3_CONTROL;          /* HWA7 prod3 pattern adapter control  */
    volatile uint32_t HWA7_PA3_PRODCOUNT;        /* HWA7 prod3 pattern adapter count  */
    volatile uint8_t  Resv_4736[12];
    volatile uint32_t HWA7_PROD4_CONTROL;        /* HWA7 prod4 control */
    volatile uint32_t HWA7_PROD4_BUF_CONTROL;    /* HWA7 prod4 buf control */
    volatile uint32_t HWA7_PROD4_COUNT;          /* HWA7 prod4 count  */
    volatile uint8_t  Resv_5120[372];
    volatile uint32_t HWA8_SCHEDULER_CONTROL;    /* HWA8 control */
    volatile uint32_t HWA8_HOP;                  /* HWA8 HOP control */
    volatile uint32_t HWA8_WDTIMER;              /* HWA8 WD timer control */
    volatile uint32_t HWA8_BW_LIMITER;           /* HWA8 BW control */
    volatile uint8_t  Resv_5152[16];
    volatile uint32_t HWA8_CONS0_CONTROL;        /* HWA8 cons socket 0 control */
    volatile uint8_t  Resv_5160[4];
    volatile uint32_t HWA8_CONS1_CONTROL;        /* HWA8 cons socket 1 control */
    volatile uint8_t  Resv_5168[4];
    volatile uint32_t HWA8_CONS2_CONTROL;        /* HWA8 cons socket 2 control */
    volatile uint8_t  Resv_5176[4];
    volatile uint32_t HWA8_CONS3_CONTROL;        /* HWA8 cons socket 3 control */
    volatile uint8_t  Resv_5184[4];
    volatile uint32_t HWA8_CONS4_CONTROL;        /* HWA8 cons socket 4 control */
    volatile uint8_t  Resv_5216[28];
    volatile uint32_t HWA8_PROD0_CONTROL;        /* HWA8 prod0 control */
    volatile uint32_t HWA8_PROD0_BUF_CONTROL;    /* HWA8 prod0 buf control */
    volatile uint32_t HWA8_PROD0_COUNT;          /* HWA8 prod0 count  */
    volatile uint32_t HWA8_PA0_CONTROL;          /* HWA8 prod0 pattern adapter control  */
    volatile uint32_t HWA8_PA0_PRODCOUNT;        /* HWA8 prod0 pattern adapter count  */
    volatile uint8_t  Resv_5248[12];
    volatile uint32_t HWA8_PROD1_CONTROL;        /* HWA8 prod1 control */
    volatile uint32_t HWA8_PROD1_BUF_CONTROL;    /* HWA8 prod1 buf control */
    volatile uint32_t HWA8_PROD1_COUNT;          /* HWA8 prod1 count  */
    volatile uint32_t HWA8_PA1_CONTROL;          /* HWA8 prod1 pattern adapter control  */
    volatile uint32_t HWA8_PA1_PRODCOUNT;        /* HWA8 prod1 pattern adapter count  */
    volatile uint8_t  Resv_5280[12];
    volatile uint32_t HWA8_PROD2_CONTROL;        /* HWA8 prod2 control */
    volatile uint32_t HWA8_PROD2_BUF_CONTROL;    /* HWA8 prod2 buf control */
    volatile uint32_t HWA8_PROD2_COUNT;          /* HWA8 prod2 count  */
    volatile uint32_t HWA8_PA2_CONTROL;          /* HWA8 prod2 pattern adapter control  */
    volatile uint32_t HWA8_PA2_PRODCOUNT;        /* HWA8 prod2 pattern adapter count  */
    volatile uint8_t  Resv_5312[12];
    volatile uint32_t HWA8_PROD3_CONTROL;        /* HWA8 prod3 control */
    volatile uint32_t HWA8_PROD3_BUF_CONTROL;    /* HWA8 prod3 buf control */
    volatile uint32_t HWA8_PROD3_COUNT;          /* HWA8 prod3 count  */
    volatile uint32_t HWA8_PA3_CONTROL;          /* HWA8 prod3 pattern adapter control  */
    volatile uint32_t HWA8_PA3_PRODCOUNT;        /* HWA8 prod3 pattern adapter count  */
    volatile uint8_t  Resv_5344[12];
    volatile uint32_t HWA8_PROD4_CONTROL;        /* HWA8 prod4 control */
    volatile uint32_t HWA8_PROD4_BUF_CONTROL;    /* HWA8 prod4 buf control */
    volatile uint32_t HWA8_PROD4_COUNT;          /* HWA8 prod4 count  */
    volatile uint8_t  Resv_7552[2196];
    volatile uint32_t HWA12_SCHEDULER_CONTROL;   /* HWA12 control */
    volatile uint32_t HWA12_HOP;                 /* HWA12 HOP control */
    volatile uint8_t  Resv_7568[8];
    volatile uint32_t HWA12_SKIP_CONTROL;        /* HWA12 skip control */
    volatile uint8_t  Resv_7584[12];
    volatile uint32_t HWA12_CHANNEL_COUNT_SET0;   /* HWA12 channel count set0 */
    volatile uint32_t HWA12_CHANNEL_COUNT_SET1;   /* HWA12 channel count set1 */
    volatile uint32_t HWA12_CHANNEL_COUNT_SET2;   /* HWA12 channel count set2 */
    volatile uint32_t HWA12_CHANNEL_COUNT_SET3;   /* HWA12 channel count set3 */
    volatile uint32_t HWA12_CHANNEL_COUNT_SET4;   /* HWA12 channel count set4 */
    volatile uint32_t HWA12_CHANNEL_COUNT_SET5;   /* HWA12 channel count set5 */
    volatile uint8_t  Resv_7648[40];
    volatile uint32_t HWA12_CONS0_CONTROL;       /* HWA12 cons socket 0 control */
    volatile uint8_t  Resv_7656[4];
    volatile uint32_t HWA12_CONS1_CONTROL;       /* HWA12 cons socket 1 control */
    volatile uint8_t  Resv_7712[52];
    volatile uint32_t HWA12_PROD0_CONTROL;       /* HWA12 prod0 control */
    volatile uint32_t HWA12_PROD0_BUF_CONTROL;   /* HWA12 prod0 buf control */
    volatile uint32_t HWA12_PROD0_COUNT;         /* HWA12 prod0 count  */
    volatile uint32_t HWA12_PA0_CONTROL;         /* HWA12 prod0 pattern adapter control  */
    volatile uint32_t HWA12_PA0_PRODCOUNT;       /* HWA12 prod0 pattern adapter count  */
    volatile uint8_t  Resv_7744[12];
    volatile uint32_t HWA12_PROD1_CONTROL;       /* HWA12 prod1 control */
    volatile uint32_t HWA12_PROD1_BUF_CONTROL;   /* HWA12 prod1 buf control */
    volatile uint32_t HWA12_PROD1_COUNT;         /* HWA12 prod1 count  */
    volatile uint32_t HWA12_PA1_CONTROL;         /* HWA12 prod1 pattern adapter control  */
    volatile uint32_t HWA12_PA1_PRODCOUNT;       /* HWA12 prod1 pattern adapter count  */
    volatile uint8_t  Resv_7776[12];
    volatile uint32_t HWA12_PROD2_CONTROL;       /* HWA12 prod2 control */
    volatile uint32_t HWA12_PROD2_BUF_CONTROL;   /* HWA12 prod2 buf control */
    volatile uint32_t HWA12_PROD2_COUNT;         /* HWA12 prod2 count  */
    volatile uint32_t HWA12_PA2_CONTROL;         /* HWA12 prod2 pattern adapter control  */
    volatile uint32_t HWA12_PA2_PRODCOUNT;       /* HWA12 prod2 pattern adapter count  */
    volatile uint8_t  Resv_7808[12];
    volatile uint32_t HWA12_PROD3_CONTROL;       /* HWA12 prod3 control */
    volatile uint32_t HWA12_PROD3_BUF_CONTROL;   /* HWA12 prod3 buf control */
    volatile uint32_t HWA12_PROD3_COUNT;         /* HWA12 prod3 count  */
    volatile uint8_t  Resv_8224[404];
    volatile uint32_t HWA13_SCHEDULER_CONTROL;   /* HWA13 control */
    volatile uint32_t HWA13_HOP;                 /* HWA13 HOP control */
    volatile uint8_t  Resv_8240[8];
    volatile uint32_t HWA13_SKIP_CONTROL;        /* HWA13 skip control */
    volatile uint8_t  Resv_8256[12];
    volatile uint32_t HWA13_CHANNEL_COUNT_SET0;   /* HWA13 channel count set0 */
    volatile uint32_t HWA13_CHANNEL_COUNT_SET1;   /* HWA13 channel count set1 */
    volatile uint32_t HWA13_CHANNEL_COUNT_SET2;   /* HWA13 channel count set2 */
    volatile uint32_t HWA13_CHANNEL_COUNT_SET3;   /* HWA13 channel count set3 */
    volatile uint32_t HWA13_CHANNEL_COUNT_SET4;   /* HWA13 channel count set4 */
    volatile uint32_t HWA13_CHANNEL_COUNT_SET5;   /* HWA13 channel count set5 */
    volatile uint8_t  Resv_8320[40];
    volatile uint32_t HWA13_CONS0_CONTROL;       /* HWA13 cons socket 0 control */
    volatile uint8_t  Resv_8328[4];
    volatile uint32_t HWA13_CONS1_CONTROL;       /* HWA13 cons socket 1 control */
    volatile uint8_t  Resv_8384[52];
    volatile uint32_t HWA13_PROD0_CONTROL;       /* HWA13 prod0 control */
    volatile uint32_t HWA13_PROD0_BUF_CONTROL;   /* HWA13 prod0 buf control */
    volatile uint32_t HWA13_PROD0_COUNT;         /* HWA13 prod0 count  */
    volatile uint32_t HWA13_PA0_CONTROL;         /* HWA13 prod0 pattern adapter control  */
    volatile uint32_t HWA13_PA0_PRODCOUNT;       /* HWA13 prod0 pattern adapter count  */
    volatile uint8_t  Resv_8416[12];
    volatile uint32_t HWA13_PROD1_CONTROL;       /* HWA13 prod1 control */
    volatile uint32_t HWA13_PROD1_BUF_CONTROL;   /* HWA13 prod1 buf control */
    volatile uint32_t HWA13_PROD1_COUNT;         /* HWA13 prod1 count  */
    volatile uint32_t HWA13_PA1_CONTROL;         /* HWA13 prod1 pattern adapter control  */
    volatile uint32_t HWA13_PA1_PRODCOUNT;       /* HWA13 prod1 pattern adapter count  */
    volatile uint8_t  Resv_8448[12];
    volatile uint32_t HWA13_PROD2_CONTROL;       /* HWA13 prod2 control */
    volatile uint32_t HWA13_PROD2_BUF_CONTROL;   /* HWA13 prod2 buf control */
    volatile uint32_t HWA13_PROD2_COUNT;         /* HWA13 prod2 count  */
    volatile uint32_t HWA13_PA2_CONTROL;         /* HWA13 prod2 pattern adapter control  */
    volatile uint32_t HWA13_PA2_PRODCOUNT;       /* HWA13 prod2 pattern adapter count  */
    volatile uint8_t  Resv_8480[12];
    volatile uint32_t HWA13_PROD3_CONTROL;       /* HWA13 prod3 control */
    volatile uint32_t HWA13_PROD3_BUF_CONTROL;   /* HWA13 prod3 buf control */
    volatile uint32_t HWA13_PROD3_COUNT;         /* HWA13 prod3 count  */
    volatile uint8_t  Resv_8896[404];
    volatile uint32_t HWA14_SCHEDULER_CONTROL;   /* HWA14 control */
    volatile uint32_t HWA14_HOP;                 /* HWA14 HOP control */
    volatile uint8_t  Resv_8912[8];
    volatile uint32_t HWA14_SKIP_CONTROL;        /* HWA14 skip control */
    volatile uint8_t  Resv_8928[12];
    volatile uint32_t HWA14_CHANNEL_COUNT_SET0;   /* HWA14 channel count set0 */
    volatile uint32_t HWA14_CHANNEL_COUNT_SET1;   /* HWA14 channel count set1 */
    volatile uint32_t HWA14_CHANNEL_COUNT_SET2;   /* HWA14 channel count set2 */
    volatile uint32_t HWA14_CHANNEL_COUNT_SET3;   /* HWA14 channel count set3 */
    volatile uint32_t HWA14_CHANNEL_COUNT_SET4;   /* HWA14 channel count set4 */
    volatile uint32_t HWA14_CHANNEL_COUNT_SET5;   /* HWA14 channel count set5 */
    volatile uint8_t  Resv_8992[40];
    volatile uint32_t HWA14_CONS0_CONTROL;       /* HWA14 cons socket 0 control */
    volatile uint8_t  Resv_9000[4];
    volatile uint32_t HWA14_CONS1_CONTROL;       /* HWA14 cons socket 1 control */
    volatile uint8_t  Resv_9056[52];
    volatile uint32_t HWA14_PROD0_CONTROL;       /* HWA14 prod0 control */
    volatile uint32_t HWA14_PROD0_BUF_CONTROL;   /* HWA14 prod0 buf control */
    volatile uint32_t HWA14_PROD0_COUNT;         /* HWA14 prod0 count  */
    volatile uint32_t HWA14_PA0_CONTROL;         /* HWA14 prod0 pattern adapter control  */
    volatile uint32_t HWA14_PA0_PRODCOUNT;       /* HWA14 prod0 pattern adapter count  */
    volatile uint8_t  Resv_9088[12];
    volatile uint32_t HWA14_PROD1_CONTROL;       /* HWA14 prod1 control */
    volatile uint32_t HWA14_PROD1_BUF_CONTROL;   /* HWA14 prod1 buf control */
    volatile uint32_t HWA14_PROD1_COUNT;         /* HWA14 prod1 count  */
    volatile uint32_t HWA14_PA1_CONTROL;         /* HWA14 prod1 pattern adapter control  */
    volatile uint32_t HWA14_PA1_PRODCOUNT;       /* HWA14 prod1 pattern adapter count  */
    volatile uint8_t  Resv_9120[12];
    volatile uint32_t HWA14_PROD2_CONTROL;       /* HWA14 prod2 control */
    volatile uint32_t HWA14_PROD2_BUF_CONTROL;   /* HWA14 prod2 buf control */
    volatile uint32_t HWA14_PROD2_COUNT;         /* HWA14 prod2 count  */
    volatile uint32_t HWA14_PA2_CONTROL;         /* HWA14 prod2 pattern adapter control  */
    volatile uint32_t HWA14_PA2_PRODCOUNT;       /* HWA14 prod2 pattern adapter count  */
    volatile uint8_t  Resv_9152[12];
    volatile uint32_t HWA14_PROD3_CONTROL;       /* HWA14 prod3 control */
    volatile uint32_t HWA14_PROD3_BUF_CONTROL;   /* HWA14 prod3 buf control */
    volatile uint32_t HWA14_PROD3_COUNT;         /* HWA14 prod3 count  */
    volatile uint8_t  Resv_9568[404];
    volatile uint32_t HWA15_SCHEDULER_CONTROL;   /* HWA15 control */
    volatile uint32_t HWA15_HOP;                 /* HWA15 HOP control */
    volatile uint8_t  Resv_9584[8];
    volatile uint32_t HWA15_SKIP_CONTROL;        /* HWA15 skip control */
    volatile uint8_t  Resv_9600[12];
    volatile uint32_t HWA15_CHANNEL_COUNT_SET0;   /* HWA15 channel count set0 */
    volatile uint32_t HWA15_CHANNEL_COUNT_SET1;   /* HWA15 channel count set1 */
    volatile uint32_t HWA15_CHANNEL_COUNT_SET2;   /* HWA15 channel count set2 */
    volatile uint32_t HWA15_CHANNEL_COUNT_SET3;   /* HWA15 channel count set3 */
    volatile uint32_t HWA15_CHANNEL_COUNT_SET4;   /* HWA15 channel count set4 */
    volatile uint32_t HWA15_CHANNEL_COUNT_SET5;   /* HWA15 channel count set5 */
    volatile uint8_t  Resv_9664[40];
    volatile uint32_t HWA15_CONS0_CONTROL;       /* HWA15 cons socket 0 control */
    volatile uint8_t  Resv_9672[4];
    volatile uint32_t HWA15_CONS1_CONTROL;       /* HWA15 cons socket 1 control */
    volatile uint8_t  Resv_9728[52];
    volatile uint32_t HWA15_PROD0_CONTROL;       /* HWA15 prod0 control */
    volatile uint32_t HWA15_PROD0_BUF_CONTROL;   /* HWA15 prod0 buf control */
    volatile uint32_t HWA15_PROD0_COUNT;         /* HWA15 prod0 count  */
    volatile uint32_t HWA15_PA0_CONTROL;         /* HWA15 prod0 pattern adapter control  */
    volatile uint32_t HWA15_PA0_PRODCOUNT;       /* HWA15 prod0 pattern adapter count  */
    volatile uint8_t  Resv_9760[12];
    volatile uint32_t HWA15_PROD1_CONTROL;       /* HWA15 prod1 control */
    volatile uint32_t HWA15_PROD1_BUF_CONTROL;   /* HWA15 prod1 buf control */
    volatile uint32_t HWA15_PROD1_COUNT;         /* HWA15 prod1 count  */
    volatile uint32_t HWA15_PA1_CONTROL;         /* HWA15 prod1 pattern adapter control  */
    volatile uint32_t HWA15_PA1_PRODCOUNT;       /* HWA15 prod1 pattern adapter count  */
    volatile uint8_t  Resv_9792[12];
    volatile uint32_t HWA15_PROD2_CONTROL;       /* HWA15 prod2 control */
    volatile uint32_t HWA15_PROD2_BUF_CONTROL;   /* HWA15 prod2 buf control */
    volatile uint32_t HWA15_PROD2_COUNT;         /* HWA15 prod2 count  */
    volatile uint32_t HWA15_PA2_CONTROL;         /* HWA15 prod2 pattern adapter control  */
    volatile uint32_t HWA15_PA2_PRODCOUNT;       /* HWA15 prod2 pattern adapter count  */
    volatile uint8_t  Resv_9824[12];
    volatile uint32_t HWA15_PROD3_CONTROL;       /* HWA15 prod3 control */
    volatile uint32_t HWA15_PROD3_BUF_CONTROL;   /* HWA15 prod3 buf control */
    volatile uint32_t HWA15_PROD3_COUNT;         /* HWA15 prod3 count  */
    volatile uint8_t  Resv_10240[404];
    volatile uint32_t HWA16_SCHEDULER_CONTROL;   /* HWA16 control */
    volatile uint32_t HWA16_HOP;                 /* HWA16 HOP control */
    volatile uint8_t  Resv_10256[8];
    volatile uint32_t HWA16_SKIP_CONTROL;        /* HWA16 skip control */
    volatile uint8_t  Resv_10336[76];
    volatile uint32_t HWA16_CONS0_CONTROL;       /* HWA16 cons socket 0 control */
    volatile uint8_t  Resv_10344[4];
    volatile uint32_t HWA16_CONS1_CONTROL;       /* HWA16 cons socket 1 control */
    volatile uint8_t  Resv_10400[52];
    volatile uint32_t HWA16_PROD0_CONTROL;       /* HWA16 prod0 control */
    volatile uint32_t HWA16_PROD0_BUF_CONTROL;   /* HWA16 prod0 buf control */
    volatile uint32_t HWA16_PROD0_COUNT;         /* HWA16 prod0 count  */
    volatile uint32_t HWA16_PA0_CONTROL;         /* HWA16 prod0 pattern adapter control  */
    volatile uint32_t HWA16_PA0_PRODCOUNT;       /* HWA16 prod0 pattern adapter count  */
    volatile uint8_t  Resv_10432[12];
    volatile uint32_t HWA16_PROD1_CONTROL;       /* HWA16 prod1 control */
    volatile uint32_t HWA16_PROD1_BUF_CONTROL;   /* HWA16 prod1 buf control */
    volatile uint32_t HWA16_PROD1_COUNT;         /* HWA16 prod1 count  */
    volatile uint32_t HWA16_PA1_CONTROL;         /* HWA16 prod1 pattern adapter control  */
    volatile uint32_t HWA16_PA1_PRODCOUNT;       /* HWA16 prod1 pattern adapter count  */
    volatile uint8_t  Resv_10464[12];
    volatile uint32_t HWA16_PROD2_CONTROL;       /* HWA16 prod2 control */
    volatile uint32_t HWA16_PROD2_BUF_CONTROL;   /* HWA16 prod2 buf control */
    volatile uint32_t HWA16_PROD2_COUNT;         /* HWA16 prod2 count  */
    volatile uint32_t HWA16_PA2_CONTROL;         /* HWA16 prod2 pattern adapter control  */
    volatile uint32_t HWA16_PA2_PRODCOUNT;       /* HWA16 prod2 pattern adapter count  */
    volatile uint8_t  Resv_10496[12];
    volatile uint32_t HWA16_PROD3_CONTROL;       /* HWA16 prod3 control */
    volatile uint32_t HWA16_PROD3_BUF_CONTROL;   /* HWA16 prod3 buf control */
    volatile uint32_t HWA16_PROD3_COUNT;         /* HWA16 prod3 count  */
    volatile uint8_t  Resv_10912[404];
    volatile uint32_t HWA17_SCHEDULER_CONTROL;   /* HWA17 control */
    volatile uint32_t HWA17_HOP;                 /* HWA17 HOP control */
    volatile uint8_t  Resv_10928[8];
    volatile uint32_t HWA17_SKIP_CONTROL;        /* HWA17 skip control */
    volatile uint8_t  Resv_11008[76];
    volatile uint32_t HWA17_CONS0_CONTROL;       /* HWA17 cons socket 0 control */
    volatile uint8_t  Resv_11016[4];
    volatile uint32_t HWA17_CONS1_CONTROL;       /* HWA17 cons socket 1 control */
    volatile uint8_t  Resv_11072[52];
    volatile uint32_t HWA17_PROD0_CONTROL;       /* HWA17 prod0 control */
    volatile uint32_t HWA17_PROD0_BUF_CONTROL;   /* HWA17 prod0 buf control */
    volatile uint32_t HWA17_PROD0_COUNT;         /* HWA17 prod0 count  */
    volatile uint32_t HWA17_PA0_CONTROL;         /* HWA17 prod0 pattern adapter control  */
    volatile uint32_t HWA17_PA0_PRODCOUNT;       /* HWA17 prod0 pattern adapter count  */
    volatile uint8_t  Resv_11104[12];
    volatile uint32_t HWA17_PROD1_CONTROL;       /* HWA17 prod1 control */
    volatile uint32_t HWA17_PROD1_BUF_CONTROL;   /* HWA17 prod1 buf control */
    volatile uint32_t HWA17_PROD1_COUNT;         /* HWA17 prod1 count  */
    volatile uint32_t HWA17_PA1_CONTROL;         /* HWA17 prod1 pattern adapter control  */
    volatile uint32_t HWA17_PA1_PRODCOUNT;       /* HWA17 prod1 pattern adapter count  */
    volatile uint8_t  Resv_11136[12];
    volatile uint32_t HWA17_PROD2_CONTROL;       /* HWA17 prod2 control */
    volatile uint32_t HWA17_PROD2_BUF_CONTROL;   /* HWA17 prod2 buf control */
    volatile uint32_t HWA17_PROD2_COUNT;         /* HWA17 prod2 count  */
    volatile uint32_t HWA17_PA2_CONTROL;         /* HWA17 prod2 pattern adapter control  */
    volatile uint32_t HWA17_PA2_PRODCOUNT;       /* HWA17 prod2 pattern adapter count  */
    volatile uint8_t  Resv_11168[12];
    volatile uint32_t HWA17_PROD3_CONTROL;       /* HWA17 prod3 control */
    volatile uint32_t HWA17_PROD3_BUF_CONTROL;   /* HWA17 prod3 buf control */
    volatile uint32_t HWA17_PROD3_COUNT;         /* HWA17 prod3 count  */
    volatile uint8_t  Resv_11584[404];
    volatile uint32_t HWA18_SCHEDULER_CONTROL;   /* HWA18 control */
    volatile uint32_t HWA18_HOP;                 /* HWA18 HOP control */
    volatile uint8_t  Resv_11600[8];
    volatile uint32_t HWA18_SKIP_CONTROL;        /* HWA18 skip control */
    volatile uint8_t  Resv_11680[76];
    volatile uint32_t HWA18_CONS0_CONTROL;       /* HWA18 cons socket 0 control */
    volatile uint8_t  Resv_11688[4];
    volatile uint32_t HWA18_CONS1_CONTROL;       /* HWA18 cons socket 1 control */
    volatile uint8_t  Resv_11744[52];
    volatile uint32_t HWA18_PROD0_CONTROL;       /* HWA18 prod0 control */
    volatile uint32_t HWA18_PROD0_BUF_CONTROL;   /* HWA18 prod0 buf control */
    volatile uint32_t HWA18_PROD0_COUNT;         /* HWA18 prod0 count  */
    volatile uint32_t HWA18_PA0_CONTROL;         /* HWA18 prod0 pattern adapter control  */
    volatile uint32_t HWA18_PA0_PRODCOUNT;       /* HWA18 prod0 pattern adapter count  */
    volatile uint8_t  Resv_11776[12];
    volatile uint32_t HWA18_PROD1_CONTROL;       /* HWA18 prod1 control */
    volatile uint32_t HWA18_PROD1_BUF_CONTROL;   /* HWA18 prod1 buf control */
    volatile uint32_t HWA18_PROD1_COUNT;         /* HWA18 prod1 count  */
    volatile uint32_t HWA18_PA1_CONTROL;         /* HWA18 prod1 pattern adapter control  */
    volatile uint32_t HWA18_PA1_PRODCOUNT;       /* HWA18 prod1 pattern adapter count  */
    volatile uint8_t  Resv_11808[12];
    volatile uint32_t HWA18_PROD2_CONTROL;       /* HWA18 prod2 control */
    volatile uint32_t HWA18_PROD2_BUF_CONTROL;   /* HWA18 prod2 buf control */
    volatile uint32_t HWA18_PROD2_COUNT;         /* HWA18 prod2 count  */
    volatile uint32_t HWA18_PA2_CONTROL;         /* HWA18 prod2 pattern adapter control  */
    volatile uint32_t HWA18_PA2_PRODCOUNT;       /* HWA18 prod2 pattern adapter count  */
    volatile uint8_t  Resv_11840[12];
    volatile uint32_t HWA18_PROD3_CONTROL;       /* HWA18 prod3 control */
    volatile uint32_t HWA18_PROD3_BUF_CONTROL;   /* HWA18 prod3 buf control */
    volatile uint32_t HWA18_PROD3_COUNT;         /* HWA18 prod3 count  */
    volatile uint8_t  Resv_12256[404];
    volatile uint32_t HWA19_SCHEDULER_CONTROL;   /* HWA19 control */
    volatile uint32_t HWA19_HOP;                 /* HWA19 HOP control */
    volatile uint8_t  Resv_12272[8];
    volatile uint32_t HWA19_SKIP_CONTROL;        /* HWA19 skip control */
    volatile uint8_t  Resv_12352[76];
    volatile uint32_t HWA19_CONS0_CONTROL;       /* HWA19 cons socket 0 control */
    volatile uint8_t  Resv_12360[4];
    volatile uint32_t HWA19_CONS1_CONTROL;       /* HWA19 cons socket 1 control */
    volatile uint8_t  Resv_12416[52];
    volatile uint32_t HWA19_PROD0_CONTROL;       /* HWA19 prod0 control */
    volatile uint32_t HWA19_PROD0_BUF_CONTROL;   /* HWA19 prod0 buf control */
    volatile uint32_t HWA19_PROD0_COUNT;         /* HWA19 prod0 count  */
    volatile uint32_t HWA19_PA0_CONTROL;         /* HWA19 prod0 pattern adapter control  */
    volatile uint32_t HWA19_PA0_PRODCOUNT;       /* HWA19 prod0 pattern adapter count  */
    volatile uint8_t  Resv_12448[12];
    volatile uint32_t HWA19_PROD1_CONTROL;       /* HWA19 prod1 control */
    volatile uint32_t HWA19_PROD1_BUF_CONTROL;   /* HWA19 prod1 buf control */
    volatile uint32_t HWA19_PROD1_COUNT;         /* HWA19 prod1 count  */
    volatile uint32_t HWA19_PA1_CONTROL;         /* HWA19 prod1 pattern adapter control  */
    volatile uint32_t HWA19_PA1_PRODCOUNT;       /* HWA19 prod1 pattern adapter count  */
    volatile uint8_t  Resv_12480[12];
    volatile uint32_t HWA19_PROD2_CONTROL;       /* HWA19 prod2 control */
    volatile uint32_t HWA19_PROD2_BUF_CONTROL;   /* HWA19 prod2 buf control */
    volatile uint32_t HWA19_PROD2_COUNT;         /* HWA19 prod2 count  */
    volatile uint32_t HWA19_PA2_CONTROL;         /* HWA19 prod2 pattern adapter control  */
    volatile uint32_t HWA19_PA2_PRODCOUNT;       /* HWA19 prod2 pattern adapter count  */
    volatile uint8_t  Resv_12512[12];
    volatile uint32_t HWA19_PROD3_CONTROL;       /* HWA19 prod3 control */
    volatile uint32_t HWA19_PROD3_BUF_CONTROL;   /* HWA19 prod3 buf control */
    volatile uint32_t HWA19_PROD3_COUNT;         /* HWA19 prod3 count  */
    volatile uint8_t  Resv_12928[404];
    volatile uint32_t HWA20_SCHEDULER_CONTROL;   /* HWA20 control */
    volatile uint32_t HWA20_HOP;                 /* HWA20 HOP control */
    volatile uint8_t  Resv_12944[8];
    volatile uint32_t HWA20_SKIP_CONTROL;        /* HWA20 skip control */
    volatile uint8_t  Resv_13024[76];
    volatile uint32_t HWA20_CONS0_CONTROL;       /* HWA20 cons socket 0 control */
    volatile uint8_t  Resv_13032[4];
    volatile uint32_t HWA20_CONS1_CONTROL;       /* HWA20 cons socket 1 control */
    volatile uint8_t  Resv_13088[52];
    volatile uint32_t HWA20_PROD0_CONTROL;       /* HWA20 prod0 control */
    volatile uint32_t HWA20_PROD0_BUF_CONTROL;   /* HWA20 prod0 buf control */
    volatile uint32_t HWA20_PROD0_COUNT;         /* HWA20 prod0 count  */
    volatile uint32_t HWA20_PA0_CONTROL;         /* HWA20 prod0 pattern adapter control  */
    volatile uint32_t HWA20_PA0_PRODCOUNT;       /* HWA20 prod0 pattern adapter count  */
    volatile uint8_t  Resv_13120[12];
    volatile uint32_t HWA20_PROD1_CONTROL;       /* HWA20 prod1 control */
    volatile uint32_t HWA20_PROD1_BUF_CONTROL;   /* HWA20 prod1 buf control */
    volatile uint32_t HWA20_PROD1_COUNT;         /* HWA20 prod1 count  */
    volatile uint32_t HWA20_PA1_CONTROL;         /* HWA20 prod1 pattern adapter control  */
    volatile uint32_t HWA20_PA1_PRODCOUNT;       /* HWA20 prod1 pattern adapter count  */
    volatile uint8_t  Resv_13152[12];
    volatile uint32_t HWA20_PROD2_CONTROL;       /* HWA20 prod2 control */
    volatile uint32_t HWA20_PROD2_BUF_CONTROL;   /* HWA20 prod2 buf control */
    volatile uint32_t HWA20_PROD2_COUNT;         /* HWA20 prod2 count  */
    volatile uint32_t HWA20_PA2_CONTROL;         /* HWA20 prod2 pattern adapter control  */
    volatile uint32_t HWA20_PA2_PRODCOUNT;       /* HWA20 prod2 pattern adapter count  */
    volatile uint8_t  Resv_13184[12];
    volatile uint32_t HWA20_PROD3_CONTROL;       /* HWA20 prod3 control */
    volatile uint32_t HWA20_PROD3_BUF_CONTROL;   /* HWA20 prod3 buf control */
    volatile uint32_t HWA20_PROD3_COUNT;         /* HWA20 prod3 count  */
    volatile uint8_t  Resv_13600[404];
    volatile uint32_t HWA21_SCHEDULER_CONTROL;   /* HWA21 control */
    volatile uint32_t HWA21_HOP;                 /* HWA21 HOP control */
    volatile uint8_t  Resv_13616[8];
    volatile uint32_t HWA21_SKIP_CONTROL;        /* HWA21 skip control */
    volatile uint8_t  Resv_13696[76];
    volatile uint32_t HWA21_CONS0_CONTROL;       /* HWA21 cons socket 0 control */
    volatile uint8_t  Resv_13704[4];
    volatile uint32_t HWA21_CONS1_CONTROL;       /* HWA21 cons socket 1 control */
    volatile uint8_t  Resv_13760[52];
    volatile uint32_t HWA21_PROD0_CONTROL;       /* HWA21 prod0 control */
    volatile uint32_t HWA21_PROD0_BUF_CONTROL;   /* HWA21 prod0 buf control */
    volatile uint32_t HWA21_PROD0_COUNT;         /* HWA21 prod0 count  */
    volatile uint32_t HWA21_PA0_CONTROL;         /* HWA21 prod0 pattern adapter control  */
    volatile uint32_t HWA21_PA0_PRODCOUNT;       /* HWA21 prod0 pattern adapter count  */
    volatile uint8_t  Resv_13792[12];
    volatile uint32_t HWA21_PROD1_CONTROL;       /* HWA21 prod1 control */
    volatile uint32_t HWA21_PROD1_BUF_CONTROL;   /* HWA21 prod1 buf control */
    volatile uint32_t HWA21_PROD1_COUNT;         /* HWA21 prod1 count  */
    volatile uint32_t HWA21_PA1_CONTROL;         /* HWA21 prod1 pattern adapter control  */
    volatile uint32_t HWA21_PA1_PRODCOUNT;       /* HWA21 prod1 pattern adapter count  */
    volatile uint8_t  Resv_13824[12];
    volatile uint32_t HWA21_PROD2_CONTROL;       /* HWA21 prod2 control */
    volatile uint32_t HWA21_PROD2_BUF_CONTROL;   /* HWA21 prod2 buf control */
    volatile uint32_t HWA21_PROD2_COUNT;         /* HWA21 prod2 count  */
    volatile uint32_t HWA21_PA2_CONTROL;         /* HWA21 prod2 pattern adapter control  */
    volatile uint32_t HWA21_PA2_PRODCOUNT;       /* HWA21 prod2 pattern adapter count  */
    volatile uint8_t  Resv_13856[12];
    volatile uint32_t HWA21_PROD3_CONTROL;       /* HWA21 prod3 control */
    volatile uint32_t HWA21_PROD3_BUF_CONTROL;   /* HWA21 prod3 buf control */
    volatile uint32_t HWA21_PROD3_COUNT;         /* HWA21 prod3 count  */
    volatile uint8_t  Resv_16960[3092];
    volatile uint32_t HWA26_SCHEDULER_CONTROL;   /* HWA26 control */
    volatile uint32_t HWA26_HOP;                 /* HWA26 HOP control */
    volatile uint8_t  Resv_16976[8];
    volatile uint32_t HWA26_SKIP_CONTROL;        /* HWA26 skip control */
    volatile uint8_t  Resv_16992[12];
    volatile uint32_t HWA26_CHANNEL_COUNT_SET0;   /* HWA26 channel count set0 */
    volatile uint32_t HWA26_CHANNEL_COUNT_SET1;   /* HWA26 channel count set1 */
    volatile uint32_t HWA26_CHANNEL_COUNT_SET2;   /* HWA26 channel count set2 */
    volatile uint32_t HWA26_CHANNEL_COUNT_SET3;   /* HWA26 channel count set3 */
    volatile uint32_t HWA26_CHANNEL_COUNT_SET4;   /* HWA26 channel count set4 */
    volatile uint32_t HWA26_CHANNEL_COUNT_SET5;   /* HWA26 channel count set5 */
    volatile uint8_t  Resv_17056[40];
    volatile uint32_t HWA26_CONS0_CONTROL;       /* HWA26 cons socket 0 control */
    volatile uint8_t  Resv_17064[4];
    volatile uint32_t HWA26_CONS1_CONTROL;       /* HWA26 cons socket 1 control */
    volatile uint8_t  Resv_17120[52];
    volatile uint32_t HWA26_PROD0_CONTROL;       /* HWA26 prod0 control */
    volatile uint32_t HWA26_PROD0_BUF_CONTROL;   /* HWA26 prod0 buf control */
    volatile uint32_t HWA26_PROD0_COUNT;         /* HWA26 prod0 count  */
    volatile uint32_t HWA26_PA0_CONTROL;         /* HWA26 prod0 pattern adapter control  */
    volatile uint32_t HWA26_PA0_PRODCOUNT;       /* HWA26 prod0 pattern adapter count  */
    volatile uint8_t  Resv_17152[12];
    volatile uint32_t HWA26_PROD1_CONTROL;       /* HWA26 prod1 control */
    volatile uint32_t HWA26_PROD1_BUF_CONTROL;   /* HWA26 prod1 buf control */
    volatile uint32_t HWA26_PROD1_COUNT;         /* HWA26 prod1 count  */
    volatile uint32_t HWA26_PA1_CONTROL;         /* HWA26 prod1 pattern adapter control  */
    volatile uint32_t HWA26_PA1_PRODCOUNT;       /* HWA26 prod1 pattern adapter count  */
    volatile uint8_t  Resv_17184[12];
    volatile uint32_t HWA26_PROD2_CONTROL;       /* HWA26 prod2 control */
    volatile uint32_t HWA26_PROD2_BUF_CONTROL;   /* HWA26 prod2 buf control */
    volatile uint32_t HWA26_PROD2_COUNT;         /* HWA26 prod2 count  */
    volatile uint32_t HWA26_PA2_CONTROL;         /* HWA26 prod2 pattern adapter control  */
    volatile uint32_t HWA26_PA2_PRODCOUNT;       /* HWA26 prod2 pattern adapter count  */
    volatile uint8_t  Resv_17216[12];
    volatile uint32_t HWA26_PROD3_CONTROL;       /* HWA26 prod3 control */
    volatile uint32_t HWA26_PROD3_BUF_CONTROL;   /* HWA26 prod3 buf control */
    volatile uint32_t HWA26_PROD3_COUNT;         /* HWA26 prod3 count  */
    volatile uint8_t  Resv_17632[404];
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD0;   /* Dynamic Threshold parameter 0 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD1;   /* Dynamic Threshold parameter 1 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD2;   /* Dynamic Threshold parameter 2 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD3;   /* Dynamic Threshold parameter 3 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD4;   /* Dynamic Threshold parameter 4 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD5;   /* Dynamic Threshold parameter 5 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD6;   /* Dynamic Threshold parameter 6 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD7;   /* Dynamic Threshold parameter 7 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD8;   /* Dynamic Threshold parameter 8 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD9;   /* Dynamic Threshold parameter 9 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD10;   /* Dynamic Threshold parameter 10 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD11;   /* Dynamic Threshold parameter 11 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD12;   /* Dynamic Threshold parameter 12 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD13;   /* Dynamic Threshold parameter 13 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD14;   /* Dynamic Threshold parameter 14 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD15;   /* Dynamic Threshold parameter 15 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD16;   /* Dynamic Threshold parameter 16 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD17;   /* Dynamic Threshold parameter 17 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD18;   /* Dynamic Threshold parameter 18 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD19;   /* Dynamic Threshold parameter 19 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD20;   /* Dynamic Threshold parameter 20 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD21;   /* Dynamic Threshold parameter 21 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD22;   /* Dynamic Threshold parameter 22 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD23;   /* Dynamic Threshold parameter 23 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD24;   /* Dynamic Threshold parameter 24 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD25;   /* Dynamic Threshold parameter 25 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD26;   /* Dynamic Threshold parameter 26 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD27;   /* Dynamic Threshold parameter 27 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD28;   /* Dynamic Threshold parameter 28 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD29;   /* Dynamic Threshold parameter 29 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD30;   /* Dynamic Threshold parameter 30 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD31;   /* Dynamic Threshold parameter 31 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD32;   /* Dynamic Threshold parameter 32 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD33;   /* Dynamic Threshold parameter 33 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD34;   /* Dynamic Threshold parameter 34 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD35;   /* Dynamic Threshold parameter 35 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD36;   /* Dynamic Threshold parameter 36 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD37;   /* Dynamic Threshold parameter 37 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD38;   /* Dynamic Threshold parameter 38 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD39;   /* Dynamic Threshold parameter 39 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD40;   /* Dynamic Threshold parameter 40 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD41;   /* Dynamic Threshold parameter 41 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD42;   /* Dynamic Threshold parameter 42 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD43;   /* Dynamic Threshold parameter 43 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD44;   /* Dynamic Threshold parameter 44 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD45;   /* Dynamic Threshold parameter 45 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD46;   /* Dynamic Threshold parameter 46 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD47;   /* Dynamic Threshold parameter 47 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD48;   /* Dynamic Threshold parameter 48 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD49;   /* Dynamic Threshold parameter 49 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD50;   /* Dynamic Threshold parameter 50 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD51;   /* Dynamic Threshold parameter 51 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD52;   /* Dynamic Threshold parameter 52 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD53;   /* Dynamic Threshold parameter 53 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD54;   /* Dynamic Threshold parameter 54 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD55;   /* Dynamic Threshold parameter 55 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD56;   /* Dynamic Threshold parameter 56 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD57;   /* Dynamic Threshold parameter 57 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD58;   /* Dynamic Threshold parameter 58 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD59;   /* Dynamic Threshold parameter 59 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD60;   /* Dynamic Threshold parameter 60 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD61;   /* Dynamic Threshold parameter 61 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD62;   /* Dynamic Threshold parameter 62 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD63;   /* Dynamic Threshold parameter 63 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD64;   /* Dynamic Threshold parameter 64 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD65;   /* Dynamic Threshold parameter 65 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD66;   /* Dynamic Threshold parameter 66 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD67;   /* Dynamic Threshold parameter 67 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD68;   /* Dynamic Threshold parameter 68 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD69;   /* Dynamic Threshold parameter 69 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD70;   /* Dynamic Threshold parameter 70 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD71;   /* Dynamic Threshold parameter 71 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD72;   /* Dynamic Threshold parameter 72 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD73;   /* Dynamic Threshold parameter 73 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD74;   /* Dynamic Threshold parameter 74 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD75;   /* Dynamic Threshold parameter 75 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD76;   /* Dynamic Threshold parameter 76 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD77;   /* Dynamic Threshold parameter 77 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD78;   /* Dynamic Threshold parameter 78 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD79;   /* Dynamic Threshold parameter 79 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD80;   /* Dynamic Threshold parameter 80 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD81;   /* Dynamic Threshold parameter 81 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD82;   /* Dynamic Threshold parameter 82 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD83;   /* Dynamic Threshold parameter 83 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD84;   /* Dynamic Threshold parameter 84 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD85;   /* Dynamic Threshold parameter 85 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD86;   /* Dynamic Threshold parameter 86 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD87;   /* Dynamic Threshold parameter 87 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD88;   /* Dynamic Threshold parameter 88 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD89;   /* Dynamic Threshold parameter 89 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD90;   /* Dynamic Threshold parameter 90 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD91;   /* Dynamic Threshold parameter 91 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD92;   /* Dynamic Threshold parameter 92 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD93;   /* Dynamic Threshold parameter 93 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD94;   /* Dynamic Threshold parameter 94 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD95;   /* Dynamic Threshold parameter 95 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD96;   /* Dynamic Threshold parameter 96 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD97;   /* Dynamic Threshold parameter 97 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD98;   /* Dynamic Threshold parameter 98 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD99;   /* Dynamic Threshold parameter 99 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD100;   /* Dynamic Threshold parameter 100 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD101;   /* Dynamic Threshold parameter 101 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD102;   /* Dynamic Threshold parameter 102 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD103;   /* Dynamic Threshold parameter 103 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD104;   /* Dynamic Threshold parameter 104 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD105;   /* Dynamic Threshold parameter 105 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD106;   /* Dynamic Threshold parameter 106 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD107;   /* Dynamic Threshold parameter 107 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD108;   /* Dynamic Threshold parameter 108 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD109;   /* Dynamic Threshold parameter 109 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD110;   /* Dynamic Threshold parameter 110 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD111;   /* Dynamic Threshold parameter 111 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD112;   /* Dynamic Threshold parameter 112 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD113;   /* Dynamic Threshold parameter 113 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD114;   /* Dynamic Threshold parameter 114 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD115;   /* Dynamic Threshold parameter 115 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD116;   /* Dynamic Threshold parameter 116 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD117;   /* Dynamic Threshold parameter 117 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD118;   /* Dynamic Threshold parameter 118 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD119;   /* Dynamic Threshold parameter 119 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD120;   /* Dynamic Threshold parameter 120 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD121;   /* Dynamic Threshold parameter 121 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD122;   /* Dynamic Threshold parameter 122 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD123;   /* Dynamic Threshold parameter 123 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD124;   /* Dynamic Threshold parameter 124 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD125;   /* Dynamic Threshold parameter 125 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD126;   /* Dynamic Threshold parameter 126 */
    volatile uint32_t HWA26_DYNAMIC_THRESHOLD127;   /* Dynamic Threshold parameter 127 */
    volatile uint8_t  Resv_18304[160];
    volatile uint32_t HWA27_SCHEDULER_CONTROL;   /* HWA27 control */
    volatile uint32_t HWA27_HOP;                 /* HWA27 HOP control */
    volatile uint8_t  Resv_18320[8];
    volatile uint32_t HWA27_SKIP_CONTROL;        /* HWA27 skip control */
    volatile uint8_t  Resv_18336[12];
    volatile uint32_t HWA27_CHANNEL_COUNT_SET0;   /* HWA27 channel count set0 */
    volatile uint32_t HWA27_CHANNEL_COUNT_SET1;   /* HWA27 channel count set1 */
    volatile uint32_t HWA27_CHANNEL_COUNT_SET2;   /* HWA27 channel count set2 */
    volatile uint32_t HWA27_CHANNEL_COUNT_SET3;   /* HWA27 channel count set3 */
    volatile uint32_t HWA27_CHANNEL_COUNT_SET4;   /* HWA27 channel count set4 */
    volatile uint32_t HWA27_CHANNEL_COUNT_SET5;   /* HWA27 channel count set5 */
    volatile uint8_t  Resv_18400[40];
    volatile uint32_t HWA27_CONS0_CONTROL;       /* HWA27 cons socket 0 control */
    volatile uint8_t  Resv_18408[4];
    volatile uint32_t HWA27_CONS1_CONTROL;       /* HWA27 cons socket 1 control */
    volatile uint8_t  Resv_18464[52];
    volatile uint32_t HWA27_PROD0_CONTROL;       /* HWA27 prod0 control */
    volatile uint32_t HWA27_PROD0_BUF_CONTROL;   /* HWA27 prod0 buf control */
    volatile uint32_t HWA27_PROD0_COUNT;         /* HWA27 prod0 count  */
    volatile uint32_t HWA27_PA0_CONTROL;         /* HWA27 prod0 pattern adapter control  */
    volatile uint32_t HWA27_PA0_PRODCOUNT;       /* HWA27 prod0 pattern adapter count  */
    volatile uint8_t  Resv_18496[12];
    volatile uint32_t HWA27_PROD1_CONTROL;       /* HWA27 prod1 control */
    volatile uint32_t HWA27_PROD1_BUF_CONTROL;   /* HWA27 prod1 buf control */
    volatile uint32_t HWA27_PROD1_COUNT;         /* HWA27 prod1 count  */
    volatile uint32_t HWA27_PA1_CONTROL;         /* HWA27 prod1 pattern adapter control  */
    volatile uint32_t HWA27_PA1_PRODCOUNT;       /* HWA27 prod1 pattern adapter count  */
    volatile uint8_t  Resv_18528[12];
    volatile uint32_t HWA27_PROD2_CONTROL;       /* HWA27 prod2 control */
    volatile uint32_t HWA27_PROD2_BUF_CONTROL;   /* HWA27 prod2 buf control */
    volatile uint32_t HWA27_PROD2_COUNT;         /* HWA27 prod2 count  */
    volatile uint32_t HWA27_PA2_CONTROL;         /* HWA27 prod2 pattern adapter control  */
    volatile uint32_t HWA27_PA2_PRODCOUNT;       /* HWA27 prod2 pattern adapter count  */
    volatile uint8_t  Resv_18560[12];
    volatile uint32_t HWA27_PROD3_CONTROL;       /* HWA27 prod3 control */
    volatile uint32_t HWA27_PROD3_BUF_CONTROL;   /* HWA27 prod3 buf control */
    volatile uint32_t HWA27_PROD3_COUNT;         /* HWA27 prod3 count  */
    volatile uint8_t  Resv_18976[404];
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD0;   /* Dynamic Threshold parameter 0 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD1;   /* Dynamic Threshold parameter 1 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD2;   /* Dynamic Threshold parameter 2 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD3;   /* Dynamic Threshold parameter 3 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD4;   /* Dynamic Threshold parameter 4 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD5;   /* Dynamic Threshold parameter 5 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD6;   /* Dynamic Threshold parameter 6 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD7;   /* Dynamic Threshold parameter 7 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD8;   /* Dynamic Threshold parameter 8 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD9;   /* Dynamic Threshold parameter 9 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD10;   /* Dynamic Threshold parameter 10 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD11;   /* Dynamic Threshold parameter 11 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD12;   /* Dynamic Threshold parameter 12 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD13;   /* Dynamic Threshold parameter 13 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD14;   /* Dynamic Threshold parameter 14 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD15;   /* Dynamic Threshold parameter 15 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD16;   /* Dynamic Threshold parameter 16 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD17;   /* Dynamic Threshold parameter 17 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD18;   /* Dynamic Threshold parameter 18 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD19;   /* Dynamic Threshold parameter 19 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD20;   /* Dynamic Threshold parameter 20 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD21;   /* Dynamic Threshold parameter 21 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD22;   /* Dynamic Threshold parameter 22 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD23;   /* Dynamic Threshold parameter 23 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD24;   /* Dynamic Threshold parameter 24 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD25;   /* Dynamic Threshold parameter 25 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD26;   /* Dynamic Threshold parameter 26 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD27;   /* Dynamic Threshold parameter 27 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD28;   /* Dynamic Threshold parameter 28 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD29;   /* Dynamic Threshold parameter 29 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD30;   /* Dynamic Threshold parameter 30 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD31;   /* Dynamic Threshold parameter 31 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD32;   /* Dynamic Threshold parameter 32 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD33;   /* Dynamic Threshold parameter 33 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD34;   /* Dynamic Threshold parameter 34 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD35;   /* Dynamic Threshold parameter 35 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD36;   /* Dynamic Threshold parameter 36 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD37;   /* Dynamic Threshold parameter 37 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD38;   /* Dynamic Threshold parameter 38 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD39;   /* Dynamic Threshold parameter 39 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD40;   /* Dynamic Threshold parameter 40 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD41;   /* Dynamic Threshold parameter 41 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD42;   /* Dynamic Threshold parameter 42 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD43;   /* Dynamic Threshold parameter 43 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD44;   /* Dynamic Threshold parameter 44 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD45;   /* Dynamic Threshold parameter 45 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD46;   /* Dynamic Threshold parameter 46 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD47;   /* Dynamic Threshold parameter 47 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD48;   /* Dynamic Threshold parameter 48 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD49;   /* Dynamic Threshold parameter 49 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD50;   /* Dynamic Threshold parameter 50 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD51;   /* Dynamic Threshold parameter 51 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD52;   /* Dynamic Threshold parameter 52 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD53;   /* Dynamic Threshold parameter 53 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD54;   /* Dynamic Threshold parameter 54 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD55;   /* Dynamic Threshold parameter 55 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD56;   /* Dynamic Threshold parameter 56 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD57;   /* Dynamic Threshold parameter 57 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD58;   /* Dynamic Threshold parameter 58 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD59;   /* Dynamic Threshold parameter 59 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD60;   /* Dynamic Threshold parameter 60 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD61;   /* Dynamic Threshold parameter 61 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD62;   /* Dynamic Threshold parameter 62 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD63;   /* Dynamic Threshold parameter 63 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD64;   /* Dynamic Threshold parameter 64 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD65;   /* Dynamic Threshold parameter 65 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD66;   /* Dynamic Threshold parameter 66 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD67;   /* Dynamic Threshold parameter 67 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD68;   /* Dynamic Threshold parameter 68 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD69;   /* Dynamic Threshold parameter 69 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD70;   /* Dynamic Threshold parameter 70 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD71;   /* Dynamic Threshold parameter 71 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD72;   /* Dynamic Threshold parameter 72 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD73;   /* Dynamic Threshold parameter 73 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD74;   /* Dynamic Threshold parameter 74 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD75;   /* Dynamic Threshold parameter 75 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD76;   /* Dynamic Threshold parameter 76 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD77;   /* Dynamic Threshold parameter 77 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD78;   /* Dynamic Threshold parameter 78 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD79;   /* Dynamic Threshold parameter 79 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD80;   /* Dynamic Threshold parameter 80 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD81;   /* Dynamic Threshold parameter 81 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD82;   /* Dynamic Threshold parameter 82 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD83;   /* Dynamic Threshold parameter 83 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD84;   /* Dynamic Threshold parameter 84 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD85;   /* Dynamic Threshold parameter 85 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD86;   /* Dynamic Threshold parameter 86 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD87;   /* Dynamic Threshold parameter 87 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD88;   /* Dynamic Threshold parameter 88 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD89;   /* Dynamic Threshold parameter 89 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD90;   /* Dynamic Threshold parameter 90 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD91;   /* Dynamic Threshold parameter 91 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD92;   /* Dynamic Threshold parameter 92 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD93;   /* Dynamic Threshold parameter 93 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD94;   /* Dynamic Threshold parameter 94 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD95;   /* Dynamic Threshold parameter 95 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD96;   /* Dynamic Threshold parameter 96 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD97;   /* Dynamic Threshold parameter 97 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD98;   /* Dynamic Threshold parameter 98 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD99;   /* Dynamic Threshold parameter 99 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD100;   /* Dynamic Threshold parameter 100 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD101;   /* Dynamic Threshold parameter 101 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD102;   /* Dynamic Threshold parameter 102 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD103;   /* Dynamic Threshold parameter 103 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD104;   /* Dynamic Threshold parameter 104 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD105;   /* Dynamic Threshold parameter 105 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD106;   /* Dynamic Threshold parameter 106 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD107;   /* Dynamic Threshold parameter 107 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD108;   /* Dynamic Threshold parameter 108 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD109;   /* Dynamic Threshold parameter 109 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD110;   /* Dynamic Threshold parameter 110 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD111;   /* Dynamic Threshold parameter 111 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD112;   /* Dynamic Threshold parameter 112 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD113;   /* Dynamic Threshold parameter 113 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD114;   /* Dynamic Threshold parameter 114 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD115;   /* Dynamic Threshold parameter 115 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD116;   /* Dynamic Threshold parameter 116 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD117;   /* Dynamic Threshold parameter 117 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD118;   /* Dynamic Threshold parameter 118 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD119;   /* Dynamic Threshold parameter 119 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD120;   /* Dynamic Threshold parameter 120 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD121;   /* Dynamic Threshold parameter 121 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD122;   /* Dynamic Threshold parameter 122 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD123;   /* Dynamic Threshold parameter 123 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD124;   /* Dynamic Threshold parameter 124 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD125;   /* Dynamic Threshold parameter 125 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD126;   /* Dynamic Threshold parameter 126 */
    volatile uint32_t HWA27_DYNAMIC_THRESHOLD127;   /* Dynamic Threshold parameter 127 */
    volatile uint8_t  Resv_22336[2848];
    volatile uint32_t DMA0_SCHEDULER_CONTROL;    /* DMA0 control */
    volatile uint32_t DMA0_HOP;                  /* DMA0 HOP control */
    volatile uint8_t  Resv_22368[24];
    volatile uint32_t DMA0_PROD0_CONTROL;        /* DMA0 prod control */
    volatile uint32_t DMA0_PROD0_BUF_CONTROL;    /* DMA0 prod buf control */
    volatile uint32_t DMA0_PROD0_COUNT;          /* DMA0 prod count  */
    volatile uint8_t  Resv_22400[20];
    volatile uint32_t DMA1_SCHEDULER_CONTROL;    /* DMA1 control */
    volatile uint32_t DMA1_HOP;                  /* DMA1 HOP control */
    volatile uint8_t  Resv_22432[24];
    volatile uint32_t DMA1_PROD0_CONTROL;        /* DMA1 prod control */
    volatile uint32_t DMA1_PROD0_BUF_CONTROL;    /* DMA1 prod buf control */
    volatile uint32_t DMA1_PROD0_COUNT;          /* DMA1 prod count  */
    volatile uint8_t  Resv_22464[20];
    volatile uint32_t DMA2_SCHEDULER_CONTROL;    /* DMA2 control */
    volatile uint32_t DMA2_HOP;                  /* DMA2 HOP control */
    volatile uint8_t  Resv_22496[24];
    volatile uint32_t DMA2_PROD0_CONTROL;        /* DMA2 prod control */
    volatile uint32_t DMA2_PROD0_BUF_CONTROL;    /* DMA2 prod buf control */
    volatile uint32_t DMA2_PROD0_COUNT;          /* DMA2 prod count  */
    volatile uint8_t  Resv_22528[20];
    volatile uint32_t DMA3_SCHEDULER_CONTROL;    /* DMA3 control */
    volatile uint32_t DMA3_HOP;                  /* DMA3 HOP control */
    volatile uint8_t  Resv_22560[24];
    volatile uint32_t DMA3_PROD0_CONTROL;        /* DMA3 prod control */
    volatile uint32_t DMA3_PROD0_BUF_CONTROL;    /* DMA3 prod buf control */
    volatile uint32_t DMA3_PROD0_COUNT;          /* DMA3 prod count  */
    volatile uint8_t  Resv_22592[20];
    volatile uint32_t DMA4_SCHEDULER_CONTROL;    /* DMA4 control */
    volatile uint32_t DMA4_HOP;                  /* DMA4 HOP control */
    volatile uint8_t  Resv_22624[24];
    volatile uint32_t DMA4_PROD0_CONTROL;        /* DMA4 prod control */
    volatile uint32_t DMA4_PROD0_BUF_CONTROL;    /* DMA4 prod buf control */
    volatile uint32_t DMA4_PROD0_COUNT;          /* DMA4 prod count  */
    volatile uint8_t  Resv_22848[212];
    volatile uint32_t DMA8_SCHEDULER_CONTROL;    /* DMA8 control */
    volatile uint32_t DMA8_HOP;                  /* DMA8 HOP control */
    volatile uint8_t  Resv_22880[24];
    volatile uint32_t DMA8_PROD0_CONTROL;        /* DMA8 prod control */
    volatile uint32_t DMA8_PROD0_BUF_CONTROL;    /* DMA8 prod buf control */
    volatile uint32_t DMA8_PROD0_COUNT;          /* DMA8 prod count  */
    volatile uint32_t DMA8_PA0_CONTROL;          /* DMA8 prod0 pattern adapter control  */
    volatile uint32_t DMA8_PA0_PRODCOUNT;        /* DMA8 prod0 pattern adapter count  */
    volatile uint8_t  Resv_22912[12];
    volatile uint32_t DMA9_SCHEDULER_CONTROL;    /* DMA9 control */
    volatile uint32_t DMA9_HOP;                  /* DMA9 HOP control */
    volatile uint8_t  Resv_22944[24];
    volatile uint32_t DMA9_PROD0_CONTROL;        /* DMA9 prod control */
    volatile uint32_t DMA9_PROD0_BUF_CONTROL;    /* DMA9 prod buf control */
    volatile uint32_t DMA9_PROD0_COUNT;          /* DMA9 prod count  */
    volatile uint32_t DMA9_PA0_CONTROL;          /* DMA9 prod0 pattern adapter control  */
    volatile uint32_t DMA9_PA0_PRODCOUNT;        /* DMA9 prod0 pattern adapter count  */
    volatile uint8_t  Resv_22976[12];
    volatile uint32_t DMA10_SCHEDULER_CONTROL;   /* DMA10 control */
    volatile uint32_t DMA10_HOP;                 /* DMA10 HOP control */
    volatile uint8_t  Resv_23008[24];
    volatile uint32_t DMA10_PROD0_CONTROL;       /* DMA10 prod control */
    volatile uint32_t DMA10_PROD0_BUF_CONTROL;   /* DMA10 prod buf control */
    volatile uint32_t DMA10_PROD0_COUNT;         /* DMA10 prod count  */
    volatile uint32_t DMA10_PA0_CONTROL;         /* DMA10 prod0 pattern adapter control  */
    volatile uint32_t DMA10_PA0_PRODCOUNT;       /* DMA10 prod0 pattern adapter count  */
    volatile uint8_t  Resv_24384[1356];
    volatile uint32_t DMA32_SCHEDULER_CONTROL;   /* DMA32 control */
    volatile uint32_t DMA32_HOP;                 /* DMA32 HOP control */
    volatile uint8_t  Resv_24416[24];
    volatile uint32_t DMA32_PROD0_CONTROL;       /* DMA32 prod control */
    volatile uint32_t DMA32_PROD0_BUF_CONTROL;   /* DMA32 prod buf control */
    volatile uint32_t DMA32_PROD0_COUNT;         /* DMA32 prod count  */
    volatile uint32_t DMA32_PA0_CONTROL;         /* DMA32 prod0 pattern adapter control  */
    volatile uint32_t DMA32_PA0_PRODCOUNT;       /* DMA32 prod0 pattern adapter count  */
    volatile uint8_t  Resv_24448[12];
    volatile uint32_t DMA33_SCHEDULER_CONTROL;   /* DMA33 control */
    volatile uint32_t DMA33_HOP;                 /* DMA33 HOP control */
    volatile uint8_t  Resv_24480[24];
    volatile uint32_t DMA33_PROD0_CONTROL;       /* DMA33 prod control */
    volatile uint32_t DMA33_PROD0_BUF_CONTROL;   /* DMA33 prod buf control */
    volatile uint32_t DMA33_PROD0_COUNT;         /* DMA33 prod count  */
    volatile uint32_t DMA33_PA0_CONTROL;         /* DMA33 prod0 pattern adapter control  */
    volatile uint32_t DMA33_PA0_PRODCOUNT;       /* DMA33 prod0 pattern adapter count  */
    volatile uint8_t  Resv_24896[396];
    volatile uint32_t DMA40_SCHEDULER_CONTROL;   /* DMA40 control */
    volatile uint32_t DMA40_HOP;                 /* DMA40 HOP control */
    volatile uint8_t  Resv_24928[24];
    volatile uint32_t DMA40_PROD0_CONTROL;       /* DMA40 prod control */
    volatile uint32_t DMA40_PROD0_BUF_CONTROL;   /* DMA40 prod buf control */
    volatile uint32_t DMA40_PROD0_COUNT;         /* DMA40 prod count  */
    volatile uint32_t DMA40_PA0_CONTROL;         /* DMA40 prod0 pattern adapter control  */
    volatile uint32_t DMA40_PA0_PRODCOUNT;       /* DMA40 prod0 pattern adapter count  */
    volatile uint8_t  Resv_24960[12];
    volatile uint32_t DMA41_SCHEDULER_CONTROL;   /* DMA41 control */
    volatile uint32_t DMA41_HOP;                 /* DMA41 HOP control */
    volatile uint8_t  Resv_24992[24];
    volatile uint32_t DMA41_PROD0_CONTROL;       /* DMA41 prod control */
    volatile uint32_t DMA41_PROD0_BUF_CONTROL;   /* DMA41 prod buf control */
    volatile uint32_t DMA41_PROD0_COUNT;         /* DMA41 prod count  */
    volatile uint32_t DMA41_PA0_CONTROL;         /* DMA41 prod0 pattern adapter control  */
    volatile uint32_t DMA41_PA0_PRODCOUNT;       /* DMA41 prod0 pattern adapter count  */
    volatile uint8_t  Resv_25408[396];
    volatile uint32_t DMA48_SCHEDULER_CONTROL;   /* DMA48 control */
    volatile uint32_t DMA48_HOP;                 /* DMA48 HOP control */
    volatile uint8_t  Resv_25440[24];
    volatile uint32_t DMA48_PROD0_CONTROL;       /* DMA48 prod control */
    volatile uint32_t DMA48_PROD0_BUF_CONTROL;   /* DMA48 prod buf control */
    volatile uint32_t DMA48_PROD0_COUNT;         /* DMA48 prod count  */
    volatile uint8_t  Resv_25920[468];
    volatile uint32_t DMA56_SCHEDULER_CONTROL;   /* DMA56 control */
    volatile uint32_t DMA56_HOP;                 /* DMA56 HOP control */
    volatile uint8_t  Resv_25952[24];
    volatile uint32_t DMA56_PROD0_CONTROL;       /* DMA56 prod control */
    volatile uint32_t DMA56_PROD0_BUF_CONTROL;   /* DMA56 prod buf control */
    volatile uint32_t DMA56_PROD0_COUNT;         /* DMA56 prod count  */
    volatile uint8_t  Resv_25984[20];
    volatile uint32_t DMA57_SCHEDULER_CONTROL;   /* DMA57 control */
    volatile uint32_t DMA57_HOP;                 /* DMA57 HOP control */
    volatile uint8_t  Resv_26016[24];
    volatile uint32_t DMA57_PROD0_CONTROL;       /* DMA57 prod control */
    volatile uint32_t DMA57_PROD0_BUF_CONTROL;   /* DMA57 prod buf control */
    volatile uint32_t DMA57_PROD0_COUNT;         /* DMA57 prod count  */
    volatile uint8_t  Resv_26048[20];
    volatile uint32_t DMA58_SCHEDULER_CONTROL;   /* DMA58 control */
    volatile uint32_t DMA58_HOP;                 /* DMA58 HOP control */
    volatile uint8_t  Resv_26080[24];
    volatile uint32_t DMA58_PROD0_CONTROL;       /* DMA58 prod control */
    volatile uint32_t DMA58_PROD0_BUF_CONTROL;   /* DMA58 prod buf control */
    volatile uint32_t DMA58_PROD0_COUNT;         /* DMA58 prod count  */
    volatile uint8_t  Resv_26112[20];
    volatile uint32_t DMA59_SCHEDULER_CONTROL;   /* DMA59 control */
    volatile uint32_t DMA59_HOP;                 /* DMA59 HOP control */
    volatile uint8_t  Resv_26144[24];
    volatile uint32_t DMA59_PROD0_CONTROL;       /* DMA59 prod control */
    volatile uint32_t DMA59_PROD0_BUF_CONTROL;   /* DMA59 prod buf control */
    volatile uint32_t DMA59_PROD0_COUNT;         /* DMA59 prod count  */
    volatile uint8_t  Resv_26432[276];
    volatile uint32_t DMA64_SCHEDULER_CONTROL;   /* DMA64 control */
    volatile uint32_t DMA64_HOP;                 /* DMA64 HOP control */
    volatile uint8_t  Resv_26464[24];
    volatile uint32_t DMA64_PROD0_CONTROL;       /* DMA64 prod control */
    volatile uint32_t DMA64_PROD0_BUF_CONTROL;   /* DMA64 prod buf control */
    volatile uint32_t DMA64_PROD0_COUNT;         /* DMA64 prod count  */
    volatile uint8_t  Resv_26496[20];
    volatile uint32_t DMA65_SCHEDULER_CONTROL;   /* DMA65 control */
    volatile uint32_t DMA65_HOP;                 /* DMA65 HOP control */
    volatile uint8_t  Resv_26528[24];
    volatile uint32_t DMA65_PROD0_CONTROL;       /* DMA65 prod control */
    volatile uint32_t DMA65_PROD0_BUF_CONTROL;   /* DMA65 prod buf control */
    volatile uint32_t DMA65_PROD0_COUNT;         /* DMA65 prod count  */
    volatile uint8_t  Resv_26560[20];
    volatile uint32_t DMA66_SCHEDULER_CONTROL;   /* DMA66 control */
    volatile uint32_t DMA66_HOP;                 /* DMA66 HOP control */
    volatile uint8_t  Resv_26592[24];
    volatile uint32_t DMA66_PROD0_CONTROL;       /* DMA66 prod control */
    volatile uint32_t DMA66_PROD0_BUF_CONTROL;   /* DMA66 prod buf control */
    volatile uint32_t DMA66_PROD0_COUNT;         /* DMA66 prod count  */
    volatile uint8_t  Resv_26624[20];
    volatile uint32_t DMA67_SCHEDULER_CONTROL;   /* DMA67 control */
    volatile uint32_t DMA67_HOP;                 /* DMA67 HOP control */
    volatile uint8_t  Resv_26656[24];
    volatile uint32_t DMA67_PROD0_CONTROL;       /* DMA67 prod control */
    volatile uint32_t DMA67_PROD0_BUF_CONTROL;   /* DMA67 prod buf control */
    volatile uint32_t DMA67_PROD0_COUNT;         /* DMA67 prod count  */
    volatile uint8_t  Resv_37696[11028];
    volatile uint32_t DMA240_SCHEDULER_CONTROL;   /* DMA240 control */
    volatile uint8_t  Resv_37728[28];
    volatile uint32_t DMA240_CONS0_CONTROL;      /* DMA240 cons socket 0 control */
    volatile uint8_t  Resv_37736[4];
    volatile uint32_t DMA241_SCHEDULER_CONTROL;   /* DMA241 control */
    volatile uint8_t  Resv_37768[28];
    volatile uint32_t DMA241_CONS0_CONTROL;      /* DMA241 cons socket 0 control */
    volatile uint8_t  Resv_37776[4];
    volatile uint32_t DMA242_SCHEDULER_CONTROL;   /* DMA242 control */
    volatile uint8_t  Resv_37808[28];
    volatile uint32_t DMA242_CONS0_CONTROL;      /* DMA242 cons socket 0 control */
    volatile uint8_t  Resv_37816[4];
    volatile uint32_t DMA243_SCHEDULER_CONTROL;   /* DMA243 control */
    volatile uint8_t  Resv_37848[28];
    volatile uint32_t DMA243_CONS0_CONTROL;      /* DMA243 cons socket 0 control */
    volatile uint8_t  Resv_37856[4];
    volatile uint32_t DMA244_SCHEDULER_CONTROL;   /* DMA244 control */
    volatile uint8_t  Resv_37888[28];
    volatile uint32_t DMA244_CONS0_CONTROL;      /* DMA244 cons socket 0 control */
    volatile uint8_t  Resv_37896[4];
    volatile uint32_t DMA245_SCHEDULER_CONTROL;   /* DMA245 control */
    volatile uint8_t  Resv_37928[28];
    volatile uint32_t DMA245_CONS0_CONTROL;      /* DMA245 cons socket 0 control */
    volatile uint8_t  Resv_38336[404];
    volatile uint32_t DMA256_SCHEDULER_CONTROL;   /* DMA256 control */
    volatile uint8_t  Resv_38368[28];
    volatile uint32_t DMA256_CONS0_CONTROL;      /* DMA256 cons socket 0 control */
    volatile uint8_t  Resv_38376[4];
    volatile uint32_t DMA257_SCHEDULER_CONTROL;   /* DMA257 control */
    volatile uint8_t  Resv_38408[28];
    volatile uint32_t DMA257_CONS0_CONTROL;      /* DMA257 cons socket 0 control */
    volatile uint8_t  Resv_38416[4];
    volatile uint32_t DMA258_SCHEDULER_CONTROL;   /* DMA258 control */
    volatile uint8_t  Resv_38448[28];
    volatile uint32_t DMA258_CONS0_CONTROL;      /* DMA258 cons socket 0 control */
    volatile uint8_t  Resv_38456[4];
    volatile uint32_t DMA259_SCHEDULER_CONTROL;   /* DMA259 control */
    volatile uint8_t  Resv_38488[28];
    volatile uint32_t DMA259_CONS0_CONTROL;      /* DMA259 cons socket 0 control */
    volatile uint8_t  Resv_38496[4];
    volatile uint32_t DMA260_SCHEDULER_CONTROL;   /* DMA260 control */
    volatile uint8_t  Resv_38528[28];
    volatile uint32_t DMA260_CONS0_CONTROL;      /* DMA260 cons socket 0 control */
    volatile uint8_t  Resv_38536[4];
    volatile uint32_t DMA261_SCHEDULER_CONTROL;   /* DMA261 control */
    volatile uint8_t  Resv_38568[28];
    volatile uint32_t DMA261_CONS0_CONTROL;      /* DMA261 cons socket 0 control */
    volatile uint8_t  Resv_38976[404];
    volatile uint32_t DMA272_SCHEDULER_CONTROL;   /* DMA272 control */
    volatile uint8_t  Resv_39008[28];
    volatile uint32_t DMA272_CONS0_CONTROL;      /* DMA272 cons socket 0 control */
    volatile uint8_t  Resv_39016[4];
    volatile uint32_t DMA273_SCHEDULER_CONTROL;   /* DMA273 control */
    volatile uint8_t  Resv_39048[28];
    volatile uint32_t DMA273_CONS0_CONTROL;      /* DMA273 cons socket 0 control */
    volatile uint8_t  Resv_39056[4];
    volatile uint32_t DMA274_SCHEDULER_CONTROL;   /* DMA274 control */
    volatile uint8_t  Resv_39088[28];
    volatile uint32_t DMA274_CONS0_CONTROL;      /* DMA274 cons socket 0 control */
    volatile uint8_t  Resv_39096[4];
    volatile uint32_t DMA275_SCHEDULER_CONTROL;   /* DMA275 control */
    volatile uint8_t  Resv_39128[28];
    volatile uint32_t DMA275_CONS0_CONTROL;      /* DMA275 cons socket 0 control */
    volatile uint8_t  Resv_39616[484];
    volatile uint32_t DMA288_SCHEDULER_CONTROL;   /* DMA288 control */
    volatile uint8_t  Resv_39648[28];
    volatile uint32_t DMA288_CONS0_CONTROL;      /* DMA288 cons socket 0 control */
    volatile uint8_t  Resv_39656[4];
    volatile uint32_t DMA289_SCHEDULER_CONTROL;   /* DMA289 control */
    volatile uint8_t  Resv_39688[28];
    volatile uint32_t DMA289_CONS0_CONTROL;      /* DMA289 cons socket 0 control */
    volatile uint8_t  Resv_39696[4];
    volatile uint32_t DMA290_SCHEDULER_CONTROL;   /* DMA290 control */
    volatile uint8_t  Resv_39728[28];
    volatile uint32_t DMA290_CONS0_CONTROL;      /* DMA290 cons socket 0 control */
    volatile uint8_t  Resv_39736[4];
    volatile uint32_t DMA291_SCHEDULER_CONTROL;   /* DMA291 control */
    volatile uint8_t  Resv_39768[28];
    volatile uint32_t DMA291_CONS0_CONTROL;      /* DMA291 cons socket 0 control */
    volatile uint8_t  Resv_40256[484];
    volatile uint32_t DMA304_SCHEDULER_CONTROL;   /* DMA304 control */
    volatile uint8_t  Resv_40288[28];
    volatile uint32_t DMA304_CONS0_CONTROL;      /* DMA304 cons socket 0 control */
    volatile uint8_t  Resv_40296[4];
    volatile uint32_t DMA305_SCHEDULER_CONTROL;   /* DMA305 control */
    volatile uint8_t  Resv_40328[28];
    volatile uint32_t DMA305_CONS0_CONTROL;      /* DMA305 cons socket 0 control */
    volatile uint8_t  Resv_40336[4];
    volatile uint32_t DMA306_SCHEDULER_CONTROL;   /* DMA306 control */
    volatile uint8_t  Resv_40368[28];
    volatile uint32_t DMA306_CONS0_CONTROL;      /* DMA306 cons socket 0 control */
    volatile uint8_t  Resv_40376[4];
    volatile uint32_t DMA307_SCHEDULER_CONTROL;   /* DMA307 control */
    volatile uint8_t  Resv_40408[28];
    volatile uint32_t DMA307_CONS0_CONTROL;      /* DMA307 cons socket 0 control */
    volatile uint8_t  Resv_40416[4];
    volatile uint32_t DMA308_SCHEDULER_CONTROL;   /* DMA308 control */
    volatile uint8_t  Resv_40448[28];
    volatile uint32_t DMA308_CONS0_CONTROL;      /* DMA308 cons socket 0 control */
    volatile uint8_t  Resv_40456[4];
    volatile uint32_t DMA309_SCHEDULER_CONTROL;   /* DMA309 control */
    volatile uint8_t  Resv_40488[28];
    volatile uint32_t DMA309_CONS0_CONTROL;      /* DMA309 cons socket 0 control */
    volatile uint8_t  Resv_40496[4];
    volatile uint32_t DMA310_SCHEDULER_CONTROL;   /* DMA310 control */
    volatile uint8_t  Resv_40528[28];
    volatile uint32_t DMA310_CONS0_CONTROL;      /* DMA310 cons socket 0 control */
    volatile uint8_t  Resv_40536[4];
    volatile uint32_t DMA311_SCHEDULER_CONTROL;   /* DMA311 control */
    volatile uint8_t  Resv_40568[28];
    volatile uint32_t DMA311_CONS0_CONTROL;      /* DMA311 cons socket 0 control */
    volatile uint8_t  Resv_40576[4];
    volatile uint32_t DMA312_SCHEDULER_CONTROL;   /* DMA312 control */
    volatile uint8_t  Resv_40608[28];
    volatile uint32_t DMA312_CONS0_CONTROL;      /* DMA312 cons socket 0 control */
    volatile uint8_t  Resv_40616[4];
    volatile uint32_t DMA313_SCHEDULER_CONTROL;   /* DMA313 control */
    volatile uint8_t  Resv_40648[28];
    volatile uint32_t DMA313_CONS0_CONTROL;      /* DMA313 cons socket 0 control */
    volatile uint8_t  Resv_41536[884];
    volatile uint32_t DMA336_SCHEDULER_CONTROL;   /* DMA336 control */
    volatile uint8_t  Resv_41568[28];
    volatile uint32_t DMA336_CONS0_CONTROL;      /* DMA336 cons socket 0 control */
    volatile uint8_t  Resv_42176[604];
    volatile uint32_t DMA352_SCHEDULER_CONTROL;   /* DMA352 control */
    volatile uint8_t  Resv_42208[28];
    volatile uint32_t DMA352_CONS0_CONTROL;      /* DMA352 cons socket 0 control */
    volatile uint8_t  Resv_42216[4];
    volatile uint32_t DMA353_SCHEDULER_CONTROL;   /* DMA353 control */
    volatile uint8_t  Resv_42248[28];
    volatile uint32_t DMA353_CONS0_CONTROL;      /* DMA353 cons socket 0 control */
    volatile uint8_t  Resv_42256[4];
    volatile uint32_t DMA354_SCHEDULER_CONTROL;   /* DMA354 control */
    volatile uint8_t  Resv_42288[28];
    volatile uint32_t DMA354_CONS0_CONTROL;      /* DMA354 cons socket 0 control */
    volatile uint8_t  Resv_42296[4];
    volatile uint32_t DMA355_SCHEDULER_CONTROL;   /* DMA355 control */
    volatile uint8_t  Resv_42328[28];
    volatile uint32_t DMA355_CONS0_CONTROL;      /* DMA355 cons socket 0 control */
    volatile uint8_t  Resv_42816[484];
    volatile uint32_t DMA368_SCHEDULER_CONTROL;   /* DMA368 control */
    volatile uint8_t  Resv_42848[28];
    volatile uint32_t DMA368_CONS0_CONTROL;      /* DMA368 cons socket 0 control */
    volatile uint8_t  Resv_42856[4];
    volatile uint32_t DMA369_SCHEDULER_CONTROL;   /* DMA369 control */
    volatile uint8_t  Resv_42888[28];
    volatile uint32_t DMA369_CONS0_CONTROL;      /* DMA369 cons socket 0 control */
    volatile uint8_t  Resv_42896[4];
    volatile uint32_t DMA370_SCHEDULER_CONTROL;   /* DMA370 control */
    volatile uint8_t  Resv_42928[28];
    volatile uint32_t DMA370_CONS0_CONTROL;      /* DMA370 cons socket 0 control */
    volatile uint8_t  Resv_42936[4];
    volatile uint32_t DMA371_SCHEDULER_CONTROL;   /* DMA371 control */
    volatile uint8_t  Resv_42968[28];
    volatile uint32_t DMA371_CONS0_CONTROL;      /* DMA371 cons socket 0 control */
} CSL_htsRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_HTS_PIPELINE_CONTROL(N)                                            (0x00000000U+((N)*0x4U))
#define CSL_HTS_PID                                                            (0x00000040U)
#define CSL_HTS_PIPE_DBG_CNTL                                                  (0x00000048U)
#define CSL_HTS_DBG_CAP                                                        (0x0000004CU)
#define CSL_HTS_DBG_CNTL                                                       (0x00000050U)
#define CSL_HTS_HTS_EVENT_GEN0                                                 (0x00000054U)
#define CSL_HTS_HTS_EVENT_GEN1                                                 (0x00000058U)
#define CSL_HTS_HTS_EVENT_GEN2                                                 (0x0000005CU)
#define CSL_HTS_HTS_EVENT_GEN3                                                 (0x00000060U)
#define CSL_HTS_HTS_EVENT_GEN4                                                 (0x00000064U)
#define CSL_HTS_HTS_EVENT_GEN5                                                 (0x00000068U)
#define CSL_HTS_HTS_EVENT_GEN6                                                 (0x0000006CU)
#define CSL_HTS_HTS_EVENT_GEN7                                                 (0x00000070U)
#define CSL_HTS_HWA0_SCHEDULER_CONTROL                                         (0x00000100U)
#define CSL_HTS_HWA0_HOP                                                       (0x00000104U)
#define CSL_HTS_HWA0_WDTIMER                                                   (0x00000108U)
#define CSL_HTS_HWA0_BW_LIMITER                                                (0x0000010CU)
#define CSL_HTS_HWA0_SKIP_CONTROL                                              (0x00000110U)
#define CSL_HTS_HWA0_CONS0_CONTROL                                             (0x00000120U)
#define CSL_HTS_HWA0_CONS1_CONTROL                                             (0x00000128U)
#define CSL_HTS_HWA0_CONS2_CONTROL                                             (0x00000130U)
#define CSL_HTS_HWA0_CONS3_CONTROL                                             (0x00000138U)
#define CSL_HTS_HWA0_CONS4_CONTROL                                             (0x00000140U)
#define CSL_HTS_HWA0_CONS5_CONTROL                                             (0x00000148U)
#define CSL_HTS_HWA0_PROD0_CONTROL                                             (0x00000160U)
#define CSL_HTS_HWA0_PROD0_BUF_CONTROL                                         (0x00000164U)
#define CSL_HTS_HWA0_PROD0_COUNT                                               (0x00000168U)
#define CSL_HTS_HWA0_PA0_CONTROL                                               (0x0000016CU)
#define CSL_HTS_HWA0_PA0_PRODCOUNT                                             (0x00000170U)
#define CSL_HTS_HWA0_PROD1_CONTROL                                             (0x00000180U)
#define CSL_HTS_HWA0_PROD1_BUF_CONTROL                                         (0x00000184U)
#define CSL_HTS_HWA0_PROD1_COUNT                                               (0x00000188U)
#define CSL_HTS_HWA0_PA1_CONTROL                                               (0x0000018CU)
#define CSL_HTS_HWA0_PA1_PRODCOUNT                                             (0x00000190U)
#define CSL_HTS_HWA0_PROD2_CONTROL                                             (0x000001A0U)
#define CSL_HTS_HWA0_PROD2_BUF_CONTROL                                         (0x000001A4U)
#define CSL_HTS_HWA0_PROD2_COUNT                                               (0x000001A8U)
#define CSL_HTS_HWA0_PA2_CONTROL                                               (0x000001ACU)
#define CSL_HTS_HWA0_PA2_PRODCOUNT                                             (0x000001B0U)
#define CSL_HTS_HWA0_PROD3_CONTROL                                             (0x000001C0U)
#define CSL_HTS_HWA0_PROD3_BUF_CONTROL                                         (0x000001C4U)
#define CSL_HTS_HWA0_PROD3_COUNT                                               (0x000001C8U)
#define CSL_HTS_HWA0_PA3_CONTROL                                               (0x000001CCU)
#define CSL_HTS_HWA0_PA3_PRODCOUNT                                             (0x000001D0U)
#define CSL_HTS_HWA0_PROD4_CONTROL                                             (0x000001E0U)
#define CSL_HTS_HWA0_PROD4_BUF_CONTROL                                         (0x000001E4U)
#define CSL_HTS_HWA0_PROD4_COUNT                                               (0x000001E8U)
#define CSL_HTS_HWA0_PROD5_CONTROL                                             (0x00000200U)
#define CSL_HTS_HWA0_PROD5_BUF_CONTROL                                         (0x00000204U)
#define CSL_HTS_HWA0_PROD5_COUNT                                               (0x00000208U)
#define CSL_HTS_HWA0_PROD6_CONTROL                                             (0x00000220U)
#define CSL_HTS_HWA0_PROD6_BUF_CONTROL                                         (0x00000224U)
#define CSL_HTS_HWA0_PROD6_COUNT                                               (0x00000228U)
#define CSL_HTS_HWA1_SCHEDULER_CONTROL                                         (0x00000360U)
#define CSL_HTS_HWA1_HOP                                                       (0x00000364U)
#define CSL_HTS_HWA1_WDTIMER                                                   (0x00000368U)
#define CSL_HTS_HWA1_BW_LIMITER                                                (0x0000036CU)
#define CSL_HTS_HWA1_SKIP_CONTROL                                              (0x00000370U)
#define CSL_HTS_HWA1_CONS0_CONTROL                                             (0x00000380U)
#define CSL_HTS_HWA1_CONS1_CONTROL                                             (0x00000388U)
#define CSL_HTS_HWA1_CONS2_CONTROL                                             (0x00000390U)
#define CSL_HTS_HWA1_CONS3_CONTROL                                             (0x00000398U)
#define CSL_HTS_HWA1_CONS4_CONTROL                                             (0x000003A0U)
#define CSL_HTS_HWA1_CONS5_CONTROL                                             (0x000003A8U)
#define CSL_HTS_HWA1_PROD0_CONTROL                                             (0x000003C0U)
#define CSL_HTS_HWA1_PROD0_BUF_CONTROL                                         (0x000003C4U)
#define CSL_HTS_HWA1_PROD0_COUNT                                               (0x000003C8U)
#define CSL_HTS_HWA1_PA0_CONTROL                                               (0x000003CCU)
#define CSL_HTS_HWA1_PA0_PRODCOUNT                                             (0x000003D0U)
#define CSL_HTS_HWA1_PROD1_CONTROL                                             (0x000003E0U)
#define CSL_HTS_HWA1_PROD1_BUF_CONTROL                                         (0x000003E4U)
#define CSL_HTS_HWA1_PROD1_COUNT                                               (0x000003E8U)
#define CSL_HTS_HWA1_PA1_CONTROL                                               (0x000003ECU)
#define CSL_HTS_HWA1_PA1_PRODCOUNT                                             (0x000003F0U)
#define CSL_HTS_HWA1_PROD2_CONTROL                                             (0x00000400U)
#define CSL_HTS_HWA1_PROD2_BUF_CONTROL                                         (0x00000404U)
#define CSL_HTS_HWA1_PROD2_COUNT                                               (0x00000408U)
#define CSL_HTS_HWA1_PA2_CONTROL                                               (0x0000040CU)
#define CSL_HTS_HWA1_PA2_PRODCOUNT                                             (0x00000410U)
#define CSL_HTS_HWA1_PROD3_CONTROL                                             (0x00000420U)
#define CSL_HTS_HWA1_PROD3_BUF_CONTROL                                         (0x00000424U)
#define CSL_HTS_HWA1_PROD3_COUNT                                               (0x00000428U)
#define CSL_HTS_HWA1_PA3_CONTROL                                               (0x0000042CU)
#define CSL_HTS_HWA1_PA3_PRODCOUNT                                             (0x00000430U)
#define CSL_HTS_HWA1_PROD4_CONTROL                                             (0x00000440U)
#define CSL_HTS_HWA1_PROD4_BUF_CONTROL                                         (0x00000444U)
#define CSL_HTS_HWA1_PROD4_COUNT                                               (0x00000448U)
#define CSL_HTS_HWA1_PROD5_CONTROL                                             (0x00000460U)
#define CSL_HTS_HWA1_PROD5_BUF_CONTROL                                         (0x00000464U)
#define CSL_HTS_HWA1_PROD5_COUNT                                               (0x00000468U)
#define CSL_HTS_HWA1_PROD6_CONTROL                                             (0x00000480U)
#define CSL_HTS_HWA1_PROD6_BUF_CONTROL                                         (0x00000484U)
#define CSL_HTS_HWA1_PROD6_COUNT                                               (0x00000488U)
#define CSL_HTS_HWA2_SCHEDULER_CONTROL                                         (0x000005C0U)
#define CSL_HTS_HWA2_HOP                                                       (0x000005C4U)
#define CSL_HTS_HWA2_WDTIMER                                                   (0x000005C8U)
#define CSL_HTS_HWA2_BW_LIMITER                                                (0x000005CCU)
#define CSL_HTS_HWA2_CONS0_CONTROL                                             (0x000005E0U)
#define CSL_HTS_HWA2_CONS1_CONTROL                                             (0x000005E8U)
#define CSL_HTS_HWA2_CONS2_CONTROL                                             (0x000005F0U)
#define CSL_HTS_HWA2_PROD0_CONTROL                                             (0x00000620U)
#define CSL_HTS_HWA2_PROD0_BUF_CONTROL                                         (0x00000624U)
#define CSL_HTS_HWA2_PROD0_COUNT                                               (0x00000628U)
#define CSL_HTS_HWA2_PA0_CONTROL                                               (0x0000062CU)
#define CSL_HTS_HWA2_PA0_PRODCOUNT                                             (0x00000630U)
#define CSL_HTS_HWA2_PROD1_CONTROL                                             (0x00000640U)
#define CSL_HTS_HWA2_PROD1_BUF_CONTROL                                         (0x00000644U)
#define CSL_HTS_HWA2_PROD1_COUNT                                               (0x00000648U)
#define CSL_HTS_HWA2_PA1_CONTROL                                               (0x0000064CU)
#define CSL_HTS_HWA2_PA1_PRODCOUNT                                             (0x00000650U)
#define CSL_HTS_HWA2_PROD2_CONTROL                                             (0x00000660U)
#define CSL_HTS_HWA2_PROD2_BUF_CONTROL                                         (0x00000664U)
#define CSL_HTS_HWA2_PROD2_COUNT                                               (0x00000668U)
#define CSL_HTS_HWA2_PA2_CONTROL                                               (0x0000066CU)
#define CSL_HTS_HWA2_PA2_PRODCOUNT                                             (0x00000670U)
#define CSL_HTS_HWA2_PROD3_CONTROL                                             (0x00000680U)
#define CSL_HTS_HWA2_PROD3_BUF_CONTROL                                         (0x00000684U)
#define CSL_HTS_HWA2_PROD3_COUNT                                               (0x00000688U)
#define CSL_HTS_HWA2_PA3_CONTROL                                               (0x0000068CU)
#define CSL_HTS_HWA2_PA3_PRODCOUNT                                             (0x00000690U)
#define CSL_HTS_HWA2_PROD4_CONTROL                                             (0x000006A0U)
#define CSL_HTS_HWA2_PROD4_BUF_CONTROL                                         (0x000006A4U)
#define CSL_HTS_HWA2_PROD4_COUNT                                               (0x000006A8U)
#define CSL_HTS_HWA2_PA4_CONTROL                                               (0x000006ACU)
#define CSL_HTS_HWA2_PA4_PRODCOUNT                                             (0x000006B0U)
#define CSL_HTS_HWA2_PROD5_CONTROL                                             (0x000006C0U)
#define CSL_HTS_HWA2_PROD5_BUF_CONTROL                                         (0x000006C4U)
#define CSL_HTS_HWA2_PROD5_COUNT                                               (0x000006C8U)
#define CSL_HTS_HWA2_PA5_CONTROL                                               (0x000006CCU)
#define CSL_HTS_HWA2_PA5_PRODCOUNT                                             (0x000006D0U)
#define CSL_HTS_HWA2_PROD6_CONTROL                                             (0x000006E0U)
#define CSL_HTS_HWA2_PROD6_BUF_CONTROL                                         (0x000006E4U)
#define CSL_HTS_HWA2_PROD6_COUNT                                               (0x000006E8U)
#define CSL_HTS_HWA2_PA6_CONTROL                                               (0x000006ECU)
#define CSL_HTS_HWA2_PA6_PRODCOUNT                                             (0x000006F0U)
#define CSL_HTS_HWA2_PROD7_CONTROL                                             (0x00000700U)
#define CSL_HTS_HWA2_PROD7_BUF_CONTROL                                         (0x00000704U)
#define CSL_HTS_HWA2_PROD7_COUNT                                               (0x00000708U)
#define CSL_HTS_HWA3_SCHEDULER_CONTROL                                         (0x00000820U)
#define CSL_HTS_HWA3_HOP                                                       (0x00000824U)
#define CSL_HTS_HWA3_WDTIMER                                                   (0x00000828U)
#define CSL_HTS_HWA3_BW_LIMITER                                                (0x0000082CU)
#define CSL_HTS_HWA3_CONS0_CONTROL                                             (0x00000840U)
#define CSL_HTS_HWA3_CONS1_CONTROL                                             (0x00000848U)
#define CSL_HTS_HWA3_CONS2_CONTROL                                             (0x00000850U)
#define CSL_HTS_HWA3_PROD0_CONTROL                                             (0x00000880U)
#define CSL_HTS_HWA3_PROD0_BUF_CONTROL                                         (0x00000884U)
#define CSL_HTS_HWA3_PROD0_COUNT                                               (0x00000888U)
#define CSL_HTS_HWA3_PA0_CONTROL                                               (0x0000088CU)
#define CSL_HTS_HWA3_PA0_PRODCOUNT                                             (0x00000890U)
#define CSL_HTS_HWA3_PROD1_CONTROL                                             (0x000008A0U)
#define CSL_HTS_HWA3_PROD1_BUF_CONTROL                                         (0x000008A4U)
#define CSL_HTS_HWA3_PROD1_COUNT                                               (0x000008A8U)
#define CSL_HTS_HWA3_PA1_CONTROL                                               (0x000008ACU)
#define CSL_HTS_HWA3_PA1_PRODCOUNT                                             (0x000008B0U)
#define CSL_HTS_HWA3_PROD2_CONTROL                                             (0x000008C0U)
#define CSL_HTS_HWA3_PROD2_BUF_CONTROL                                         (0x000008C4U)
#define CSL_HTS_HWA3_PROD2_COUNT                                               (0x000008C8U)
#define CSL_HTS_HWA3_PA2_CONTROL                                               (0x000008CCU)
#define CSL_HTS_HWA3_PA2_PRODCOUNT                                             (0x000008D0U)
#define CSL_HTS_HWA3_PROD3_CONTROL                                             (0x000008E0U)
#define CSL_HTS_HWA3_PROD3_BUF_CONTROL                                         (0x000008E4U)
#define CSL_HTS_HWA3_PROD3_COUNT                                               (0x000008E8U)
#define CSL_HTS_HWA3_PA3_CONTROL                                               (0x000008ECU)
#define CSL_HTS_HWA3_PA3_PRODCOUNT                                             (0x000008F0U)
#define CSL_HTS_HWA3_PROD4_CONTROL                                             (0x00000900U)
#define CSL_HTS_HWA3_PROD4_BUF_CONTROL                                         (0x00000904U)
#define CSL_HTS_HWA3_PROD4_COUNT                                               (0x00000908U)
#define CSL_HTS_HWA3_PA4_CONTROL                                               (0x0000090CU)
#define CSL_HTS_HWA3_PA4_PRODCOUNT                                             (0x00000910U)
#define CSL_HTS_HWA3_PROD5_CONTROL                                             (0x00000920U)
#define CSL_HTS_HWA3_PROD5_BUF_CONTROL                                         (0x00000924U)
#define CSL_HTS_HWA3_PROD5_COUNT                                               (0x00000928U)
#define CSL_HTS_HWA3_PA5_CONTROL                                               (0x0000092CU)
#define CSL_HTS_HWA3_PA5_PRODCOUNT                                             (0x00000930U)
#define CSL_HTS_HWA3_PROD6_CONTROL                                             (0x00000940U)
#define CSL_HTS_HWA3_PROD6_BUF_CONTROL                                         (0x00000944U)
#define CSL_HTS_HWA3_PROD6_COUNT                                               (0x00000948U)
#define CSL_HTS_HWA3_PA6_CONTROL                                               (0x0000094CU)
#define CSL_HTS_HWA3_PA6_PRODCOUNT                                             (0x00000950U)
#define CSL_HTS_HWA3_PROD7_CONTROL                                             (0x00000960U)
#define CSL_HTS_HWA3_PROD7_BUF_CONTROL                                         (0x00000964U)
#define CSL_HTS_HWA3_PROD7_COUNT                                               (0x00000968U)
#define CSL_HTS_HWA4_SCHEDULER_CONTROL                                         (0x00000A80U)
#define CSL_HTS_HWA4_HOP                                                       (0x00000A84U)
#define CSL_HTS_HWA4_WDTIMER                                                   (0x00000A88U)
#define CSL_HTS_HWA4_BW_LIMITER                                                (0x00000A8CU)
#define CSL_HTS_HWA4_CONS0_CONTROL                                             (0x00000AA0U)
#define CSL_HTS_HWA4_CONS1_CONTROL                                             (0x00000AA8U)
#define CSL_HTS_HWA4_CONS2_CONTROL                                             (0x00000AB0U)
#define CSL_HTS_HWA4_PROD0_CONTROL                                             (0x00000AE0U)
#define CSL_HTS_HWA4_PROD0_BUF_CONTROL                                         (0x00000AE4U)
#define CSL_HTS_HWA4_PROD0_COUNT                                               (0x00000AE8U)
#define CSL_HTS_HWA4_PA0_CONTROL                                               (0x00000AECU)
#define CSL_HTS_HWA4_PA0_PRODCOUNT                                             (0x00000AF0U)
#define CSL_HTS_HWA4_PROD1_CONTROL                                             (0x00000B00U)
#define CSL_HTS_HWA4_PROD1_BUF_CONTROL                                         (0x00000B04U)
#define CSL_HTS_HWA4_PROD1_COUNT                                               (0x00000B08U)
#define CSL_HTS_HWA4_PA1_CONTROL                                               (0x00000B0CU)
#define CSL_HTS_HWA4_PA1_PRODCOUNT                                             (0x00000B10U)
#define CSL_HTS_HWA4_PROD2_CONTROL                                             (0x00000B20U)
#define CSL_HTS_HWA4_PROD2_BUF_CONTROL                                         (0x00000B24U)
#define CSL_HTS_HWA4_PROD2_COUNT                                               (0x00000B28U)
#define CSL_HTS_HWA4_PROD3_CONTROL                                             (0x00000B40U)
#define CSL_HTS_HWA4_PROD3_BUF_CONTROL                                         (0x00000B44U)
#define CSL_HTS_HWA4_PROD3_COUNT                                               (0x00000B48U)
#define CSL_HTS_HWA4_PROD4_CONTROL                                             (0x00000B60U)
#define CSL_HTS_HWA4_PROD4_BUF_CONTROL                                         (0x00000B64U)
#define CSL_HTS_HWA4_PROD4_COUNT                                               (0x00000B68U)
#define CSL_HTS_HWA4_PROD5_CONTROL                                             (0x00000B80U)
#define CSL_HTS_HWA4_PROD5_BUF_CONTROL                                         (0x00000B84U)
#define CSL_HTS_HWA4_PROD5_COUNT                                               (0x00000B88U)
#define CSL_HTS_HWA4_PROD6_CONTROL                                             (0x00000BA0U)
#define CSL_HTS_HWA4_PROD6_BUF_CONTROL                                         (0x00000BA4U)
#define CSL_HTS_HWA4_PROD6_COUNT                                               (0x00000BA8U)
#define CSL_HTS_HWA4_PROD7_CONTROL                                             (0x00000BC0U)
#define CSL_HTS_HWA4_PROD7_BUF_CONTROL                                         (0x00000BC4U)
#define CSL_HTS_HWA4_PROD7_COUNT                                               (0x00000BC8U)
#define CSL_HTS_HWA4_PROD8_CONTROL                                             (0x00000BE0U)
#define CSL_HTS_HWA4_PROD8_BUF_CONTROL                                         (0x00000BE4U)
#define CSL_HTS_HWA4_PROD8_COUNT                                               (0x00000BE8U)
#define CSL_HTS_HWA4_PROD9_CONTROL                                             (0x00000C00U)
#define CSL_HTS_HWA4_PROD9_BUF_CONTROL                                         (0x00000C04U)
#define CSL_HTS_HWA4_PROD9_COUNT                                               (0x00000C08U)
#define CSL_HTS_HWA4_PROD10_CONTROL                                            (0x00000C20U)
#define CSL_HTS_HWA4_PROD10_BUF_CONTROL                                        (0x00000C24U)
#define CSL_HTS_HWA4_PROD10_COUNT                                              (0x00000C28U)
#define CSL_HTS_HWA5_SCHEDULER_CONTROL                                         (0x00000CE0U)
#define CSL_HTS_HWA5_HOP                                                       (0x00000CE4U)
#define CSL_HTS_HWA5_WDTIMER                                                   (0x00000CE8U)
#define CSL_HTS_HWA5_BW_LIMITER                                                (0x00000CECU)
#define CSL_HTS_HWA5_CONS0_CONTROL                                             (0x00000D00U)
#define CSL_HTS_HWA5_CONS1_CONTROL                                             (0x00000D08U)
#define CSL_HTS_HWA5_CONS2_CONTROL                                             (0x00000D10U)
#define CSL_HTS_HWA5_PROD0_CONTROL                                             (0x00000D40U)
#define CSL_HTS_HWA5_PROD0_BUF_CONTROL                                         (0x00000D44U)
#define CSL_HTS_HWA5_PROD0_COUNT                                               (0x00000D48U)
#define CSL_HTS_HWA5_PA0_CONTROL                                               (0x00000D4CU)
#define CSL_HTS_HWA5_PA0_PRODCOUNT                                             (0x00000D50U)
#define CSL_HTS_HWA5_PROD1_CONTROL                                             (0x00000D60U)
#define CSL_HTS_HWA5_PROD1_BUF_CONTROL                                         (0x00000D64U)
#define CSL_HTS_HWA5_PROD1_COUNT                                               (0x00000D68U)
#define CSL_HTS_HWA5_PA1_CONTROL                                               (0x00000D6CU)
#define CSL_HTS_HWA5_PA1_PRODCOUNT                                             (0x00000D70U)
#define CSL_HTS_HWA5_PROD2_CONTROL                                             (0x00000D80U)
#define CSL_HTS_HWA5_PROD2_BUF_CONTROL                                         (0x00000D84U)
#define CSL_HTS_HWA5_PROD2_COUNT                                               (0x00000D88U)
#define CSL_HTS_HWA5_PROD3_CONTROL                                             (0x00000DA0U)
#define CSL_HTS_HWA5_PROD3_BUF_CONTROL                                         (0x00000DA4U)
#define CSL_HTS_HWA5_PROD3_COUNT                                               (0x00000DA8U)
#define CSL_HTS_HWA5_PROD4_CONTROL                                             (0x00000DC0U)
#define CSL_HTS_HWA5_PROD4_BUF_CONTROL                                         (0x00000DC4U)
#define CSL_HTS_HWA5_PROD4_COUNT                                               (0x00000DC8U)
#define CSL_HTS_HWA5_PROD5_CONTROL                                             (0x00000DE0U)
#define CSL_HTS_HWA5_PROD5_BUF_CONTROL                                         (0x00000DE4U)
#define CSL_HTS_HWA5_PROD5_COUNT                                               (0x00000DE8U)
#define CSL_HTS_HWA5_PROD6_CONTROL                                             (0x00000E00U)
#define CSL_HTS_HWA5_PROD6_BUF_CONTROL                                         (0x00000E04U)
#define CSL_HTS_HWA5_PROD6_COUNT                                               (0x00000E08U)
#define CSL_HTS_HWA5_PROD7_CONTROL                                             (0x00000E20U)
#define CSL_HTS_HWA5_PROD7_BUF_CONTROL                                         (0x00000E24U)
#define CSL_HTS_HWA5_PROD7_COUNT                                               (0x00000E28U)
#define CSL_HTS_HWA5_PROD8_CONTROL                                             (0x00000E40U)
#define CSL_HTS_HWA5_PROD8_BUF_CONTROL                                         (0x00000E44U)
#define CSL_HTS_HWA5_PROD8_COUNT                                               (0x00000E48U)
#define CSL_HTS_HWA5_PROD9_CONTROL                                             (0x00000E60U)
#define CSL_HTS_HWA5_PROD9_BUF_CONTROL                                         (0x00000E64U)
#define CSL_HTS_HWA5_PROD9_COUNT                                               (0x00000E68U)
#define CSL_HTS_HWA5_PROD10_CONTROL                                            (0x00000E80U)
#define CSL_HTS_HWA5_PROD10_BUF_CONTROL                                        (0x00000E84U)
#define CSL_HTS_HWA5_PROD10_COUNT                                              (0x00000E88U)
#define CSL_HTS_HWA6_SCHEDULER_CONTROL                                         (0x00000F40U)
#define CSL_HTS_HWA6_HOP                                                       (0x00000F44U)
#define CSL_HTS_HWA6_WDTIMER                                                   (0x00000F48U)
#define CSL_HTS_HWA6_BW_LIMITER                                                (0x00000F4CU)
#define CSL_HTS_HWA6_CONS0_CONTROL                                             (0x00000F60U)
#define CSL_HTS_HWA6_CONS1_CONTROL                                             (0x00000F68U)
#define CSL_HTS_HWA6_PROD0_CONTROL                                             (0x00000FA0U)
#define CSL_HTS_HWA6_PROD0_BUF_CONTROL                                         (0x00000FA4U)
#define CSL_HTS_HWA6_PROD0_COUNT                                               (0x00000FA8U)
#define CSL_HTS_HWA6_PA0_CONTROL                                               (0x00000FACU)
#define CSL_HTS_HWA6_PA0_PRODCOUNT                                             (0x00000FB0U)
#define CSL_HTS_HWA6_PROD1_CONTROL                                             (0x00000FC0U)
#define CSL_HTS_HWA6_PROD1_BUF_CONTROL                                         (0x00000FC4U)
#define CSL_HTS_HWA6_PROD1_COUNT                                               (0x00000FC8U)
#define CSL_HTS_HWA7_SCHEDULER_CONTROL                                         (0x000011A0U)
#define CSL_HTS_HWA7_HOP                                                       (0x000011A4U)
#define CSL_HTS_HWA7_WDTIMER                                                   (0x000011A8U)
#define CSL_HTS_HWA7_BW_LIMITER                                                (0x000011ACU)
#define CSL_HTS_HWA7_CONS0_CONTROL                                             (0x000011C0U)
#define CSL_HTS_HWA7_CONS1_CONTROL                                             (0x000011C8U)
#define CSL_HTS_HWA7_CONS2_CONTROL                                             (0x000011D0U)
#define CSL_HTS_HWA7_CONS3_CONTROL                                             (0x000011D8U)
#define CSL_HTS_HWA7_CONS4_CONTROL                                             (0x000011E0U)
#define CSL_HTS_HWA7_PROD0_CONTROL                                             (0x00001200U)
#define CSL_HTS_HWA7_PROD0_BUF_CONTROL                                         (0x00001204U)
#define CSL_HTS_HWA7_PROD0_COUNT                                               (0x00001208U)
#define CSL_HTS_HWA7_PA0_CONTROL                                               (0x0000120CU)
#define CSL_HTS_HWA7_PA0_PRODCOUNT                                             (0x00001210U)
#define CSL_HTS_HWA7_PROD1_CONTROL                                             (0x00001220U)
#define CSL_HTS_HWA7_PROD1_BUF_CONTROL                                         (0x00001224U)
#define CSL_HTS_HWA7_PROD1_COUNT                                               (0x00001228U)
#define CSL_HTS_HWA7_PA1_CONTROL                                               (0x0000122CU)
#define CSL_HTS_HWA7_PA1_PRODCOUNT                                             (0x00001230U)
#define CSL_HTS_HWA7_PROD2_CONTROL                                             (0x00001240U)
#define CSL_HTS_HWA7_PROD2_BUF_CONTROL                                         (0x00001244U)
#define CSL_HTS_HWA7_PROD2_COUNT                                               (0x00001248U)
#define CSL_HTS_HWA7_PA2_CONTROL                                               (0x0000124CU)
#define CSL_HTS_HWA7_PA2_PRODCOUNT                                             (0x00001250U)
#define CSL_HTS_HWA7_PROD3_CONTROL                                             (0x00001260U)
#define CSL_HTS_HWA7_PROD3_BUF_CONTROL                                         (0x00001264U)
#define CSL_HTS_HWA7_PROD3_COUNT                                               (0x00001268U)
#define CSL_HTS_HWA7_PA3_CONTROL                                               (0x0000126CU)
#define CSL_HTS_HWA7_PA3_PRODCOUNT                                             (0x00001270U)
#define CSL_HTS_HWA7_PROD4_CONTROL                                             (0x00001280U)
#define CSL_HTS_HWA7_PROD4_BUF_CONTROL                                         (0x00001284U)
#define CSL_HTS_HWA7_PROD4_COUNT                                               (0x00001288U)
#define CSL_HTS_HWA8_SCHEDULER_CONTROL                                         (0x00001400U)
#define CSL_HTS_HWA8_HOP                                                       (0x00001404U)
#define CSL_HTS_HWA8_WDTIMER                                                   (0x00001408U)
#define CSL_HTS_HWA8_BW_LIMITER                                                (0x0000140CU)
#define CSL_HTS_HWA8_CONS0_CONTROL                                             (0x00001420U)
#define CSL_HTS_HWA8_CONS1_CONTROL                                             (0x00001428U)
#define CSL_HTS_HWA8_CONS2_CONTROL                                             (0x00001430U)
#define CSL_HTS_HWA8_CONS3_CONTROL                                             (0x00001438U)
#define CSL_HTS_HWA8_CONS4_CONTROL                                             (0x00001440U)
#define CSL_HTS_HWA8_PROD0_CONTROL                                             (0x00001460U)
#define CSL_HTS_HWA8_PROD0_BUF_CONTROL                                         (0x00001464U)
#define CSL_HTS_HWA8_PROD0_COUNT                                               (0x00001468U)
#define CSL_HTS_HWA8_PA0_CONTROL                                               (0x0000146CU)
#define CSL_HTS_HWA8_PA0_PRODCOUNT                                             (0x00001470U)
#define CSL_HTS_HWA8_PROD1_CONTROL                                             (0x00001480U)
#define CSL_HTS_HWA8_PROD1_BUF_CONTROL                                         (0x00001484U)
#define CSL_HTS_HWA8_PROD1_COUNT                                               (0x00001488U)
#define CSL_HTS_HWA8_PA1_CONTROL                                               (0x0000148CU)
#define CSL_HTS_HWA8_PA1_PRODCOUNT                                             (0x00001490U)
#define CSL_HTS_HWA8_PROD2_CONTROL                                             (0x000014A0U)
#define CSL_HTS_HWA8_PROD2_BUF_CONTROL                                         (0x000014A4U)
#define CSL_HTS_HWA8_PROD2_COUNT                                               (0x000014A8U)
#define CSL_HTS_HWA8_PA2_CONTROL                                               (0x000014ACU)
#define CSL_HTS_HWA8_PA2_PRODCOUNT                                             (0x000014B0U)
#define CSL_HTS_HWA8_PROD3_CONTROL                                             (0x000014C0U)
#define CSL_HTS_HWA8_PROD3_BUF_CONTROL                                         (0x000014C4U)
#define CSL_HTS_HWA8_PROD3_COUNT                                               (0x000014C8U)
#define CSL_HTS_HWA8_PA3_CONTROL                                               (0x000014CCU)
#define CSL_HTS_HWA8_PA3_PRODCOUNT                                             (0x000014D0U)
#define CSL_HTS_HWA8_PROD4_CONTROL                                             (0x000014E0U)
#define CSL_HTS_HWA8_PROD4_BUF_CONTROL                                         (0x000014E4U)
#define CSL_HTS_HWA8_PROD4_COUNT                                               (0x000014E8U)
#define CSL_HTS_HWA12_SCHEDULER_CONTROL                                        (0x00001D80U)
#define CSL_HTS_HWA12_HOP                                                      (0x00001D84U)
#define CSL_HTS_HWA12_SKIP_CONTROL                                             (0x00001D90U)
#define CSL_HTS_HWA12_CHANNEL_COUNT_SET0                                       (0x00001DA0U)
#define CSL_HTS_HWA12_CHANNEL_COUNT_SET1                                       (0x00001DA4U)
#define CSL_HTS_HWA12_CHANNEL_COUNT_SET2                                       (0x00001DA8U)
#define CSL_HTS_HWA12_CHANNEL_COUNT_SET3                                       (0x00001DACU)
#define CSL_HTS_HWA12_CHANNEL_COUNT_SET4                                       (0x00001DB0U)
#define CSL_HTS_HWA12_CHANNEL_COUNT_SET5                                       (0x00001DB4U)
#define CSL_HTS_HWA12_CONS0_CONTROL                                            (0x00001DE0U)
#define CSL_HTS_HWA12_CONS1_CONTROL                                            (0x00001DE8U)
#define CSL_HTS_HWA12_PROD0_CONTROL                                            (0x00001E20U)
#define CSL_HTS_HWA12_PROD0_BUF_CONTROL                                        (0x00001E24U)
#define CSL_HTS_HWA12_PROD0_COUNT                                              (0x00001E28U)
#define CSL_HTS_HWA12_PA0_CONTROL                                              (0x00001E2CU)
#define CSL_HTS_HWA12_PA0_PRODCOUNT                                            (0x00001E30U)
#define CSL_HTS_HWA12_PROD1_CONTROL                                            (0x00001E40U)
#define CSL_HTS_HWA12_PROD1_BUF_CONTROL                                        (0x00001E44U)
#define CSL_HTS_HWA12_PROD1_COUNT                                              (0x00001E48U)
#define CSL_HTS_HWA12_PA1_CONTROL                                              (0x00001E4CU)
#define CSL_HTS_HWA12_PA1_PRODCOUNT                                            (0x00001E50U)
#define CSL_HTS_HWA12_PROD2_CONTROL                                            (0x00001E60U)
#define CSL_HTS_HWA12_PROD2_BUF_CONTROL                                        (0x00001E64U)
#define CSL_HTS_HWA12_PROD2_COUNT                                              (0x00001E68U)
#define CSL_HTS_HWA12_PA2_CONTROL                                              (0x00001E6CU)
#define CSL_HTS_HWA12_PA2_PRODCOUNT                                            (0x00001E70U)
#define CSL_HTS_HWA12_PROD3_CONTROL                                            (0x00001E80U)
#define CSL_HTS_HWA12_PROD3_BUF_CONTROL                                        (0x00001E84U)
#define CSL_HTS_HWA12_PROD3_COUNT                                              (0x00001E88U)
#define CSL_HTS_HWA13_SCHEDULER_CONTROL                                        (0x00002020U)
#define CSL_HTS_HWA13_HOP                                                      (0x00002024U)
#define CSL_HTS_HWA13_SKIP_CONTROL                                             (0x00002030U)
#define CSL_HTS_HWA13_CHANNEL_COUNT_SET0                                       (0x00002040U)
#define CSL_HTS_HWA13_CHANNEL_COUNT_SET1                                       (0x00002044U)
#define CSL_HTS_HWA13_CHANNEL_COUNT_SET2                                       (0x00002048U)
#define CSL_HTS_HWA13_CHANNEL_COUNT_SET3                                       (0x0000204CU)
#define CSL_HTS_HWA13_CHANNEL_COUNT_SET4                                       (0x00002050U)
#define CSL_HTS_HWA13_CHANNEL_COUNT_SET5                                       (0x00002054U)
#define CSL_HTS_HWA13_CONS0_CONTROL                                            (0x00002080U)
#define CSL_HTS_HWA13_CONS1_CONTROL                                            (0x00002088U)
#define CSL_HTS_HWA13_PROD0_CONTROL                                            (0x000020C0U)
#define CSL_HTS_HWA13_PROD0_BUF_CONTROL                                        (0x000020C4U)
#define CSL_HTS_HWA13_PROD0_COUNT                                              (0x000020C8U)
#define CSL_HTS_HWA13_PA0_CONTROL                                              (0x000020CCU)
#define CSL_HTS_HWA13_PA0_PRODCOUNT                                            (0x000020D0U)
#define CSL_HTS_HWA13_PROD1_CONTROL                                            (0x000020E0U)
#define CSL_HTS_HWA13_PROD1_BUF_CONTROL                                        (0x000020E4U)
#define CSL_HTS_HWA13_PROD1_COUNT                                              (0x000020E8U)
#define CSL_HTS_HWA13_PA1_CONTROL                                              (0x000020ECU)
#define CSL_HTS_HWA13_PA1_PRODCOUNT                                            (0x000020F0U)
#define CSL_HTS_HWA13_PROD2_CONTROL                                            (0x00002100U)
#define CSL_HTS_HWA13_PROD2_BUF_CONTROL                                        (0x00002104U)
#define CSL_HTS_HWA13_PROD2_COUNT                                              (0x00002108U)
#define CSL_HTS_HWA13_PA2_CONTROL                                              (0x0000210CU)
#define CSL_HTS_HWA13_PA2_PRODCOUNT                                            (0x00002110U)
#define CSL_HTS_HWA13_PROD3_CONTROL                                            (0x00002120U)
#define CSL_HTS_HWA13_PROD3_BUF_CONTROL                                        (0x00002124U)
#define CSL_HTS_HWA13_PROD3_COUNT                                              (0x00002128U)
#define CSL_HTS_HWA14_SCHEDULER_CONTROL                                        (0x000022C0U)
#define CSL_HTS_HWA14_HOP                                                      (0x000022C4U)
#define CSL_HTS_HWA14_SKIP_CONTROL                                             (0x000022D0U)
#define CSL_HTS_HWA14_CHANNEL_COUNT_SET0                                       (0x000022E0U)
#define CSL_HTS_HWA14_CHANNEL_COUNT_SET1                                       (0x000022E4U)
#define CSL_HTS_HWA14_CHANNEL_COUNT_SET2                                       (0x000022E8U)
#define CSL_HTS_HWA14_CHANNEL_COUNT_SET3                                       (0x000022ECU)
#define CSL_HTS_HWA14_CHANNEL_COUNT_SET4                                       (0x000022F0U)
#define CSL_HTS_HWA14_CHANNEL_COUNT_SET5                                       (0x000022F4U)
#define CSL_HTS_HWA14_CONS0_CONTROL                                            (0x00002320U)
#define CSL_HTS_HWA14_CONS1_CONTROL                                            (0x00002328U)
#define CSL_HTS_HWA14_PROD0_CONTROL                                            (0x00002360U)
#define CSL_HTS_HWA14_PROD0_BUF_CONTROL                                        (0x00002364U)
#define CSL_HTS_HWA14_PROD0_COUNT                                              (0x00002368U)
#define CSL_HTS_HWA14_PA0_CONTROL                                              (0x0000236CU)
#define CSL_HTS_HWA14_PA0_PRODCOUNT                                            (0x00002370U)
#define CSL_HTS_HWA14_PROD1_CONTROL                                            (0x00002380U)
#define CSL_HTS_HWA14_PROD1_BUF_CONTROL                                        (0x00002384U)
#define CSL_HTS_HWA14_PROD1_COUNT                                              (0x00002388U)
#define CSL_HTS_HWA14_PA1_CONTROL                                              (0x0000238CU)
#define CSL_HTS_HWA14_PA1_PRODCOUNT                                            (0x00002390U)
#define CSL_HTS_HWA14_PROD2_CONTROL                                            (0x000023A0U)
#define CSL_HTS_HWA14_PROD2_BUF_CONTROL                                        (0x000023A4U)
#define CSL_HTS_HWA14_PROD2_COUNT                                              (0x000023A8U)
#define CSL_HTS_HWA14_PA2_CONTROL                                              (0x000023ACU)
#define CSL_HTS_HWA14_PA2_PRODCOUNT                                            (0x000023B0U)
#define CSL_HTS_HWA14_PROD3_CONTROL                                            (0x000023C0U)
#define CSL_HTS_HWA14_PROD3_BUF_CONTROL                                        (0x000023C4U)
#define CSL_HTS_HWA14_PROD3_COUNT                                              (0x000023C8U)
#define CSL_HTS_HWA15_SCHEDULER_CONTROL                                        (0x00002560U)
#define CSL_HTS_HWA15_HOP                                                      (0x00002564U)
#define CSL_HTS_HWA15_SKIP_CONTROL                                             (0x00002570U)
#define CSL_HTS_HWA15_CHANNEL_COUNT_SET0                                       (0x00002580U)
#define CSL_HTS_HWA15_CHANNEL_COUNT_SET1                                       (0x00002584U)
#define CSL_HTS_HWA15_CHANNEL_COUNT_SET2                                       (0x00002588U)
#define CSL_HTS_HWA15_CHANNEL_COUNT_SET3                                       (0x0000258CU)
#define CSL_HTS_HWA15_CHANNEL_COUNT_SET4                                       (0x00002590U)
#define CSL_HTS_HWA15_CHANNEL_COUNT_SET5                                       (0x00002594U)
#define CSL_HTS_HWA15_CONS0_CONTROL                                            (0x000025C0U)
#define CSL_HTS_HWA15_CONS1_CONTROL                                            (0x000025C8U)
#define CSL_HTS_HWA15_PROD0_CONTROL                                            (0x00002600U)
#define CSL_HTS_HWA15_PROD0_BUF_CONTROL                                        (0x00002604U)
#define CSL_HTS_HWA15_PROD0_COUNT                                              (0x00002608U)
#define CSL_HTS_HWA15_PA0_CONTROL                                              (0x0000260CU)
#define CSL_HTS_HWA15_PA0_PRODCOUNT                                            (0x00002610U)
#define CSL_HTS_HWA15_PROD1_CONTROL                                            (0x00002620U)
#define CSL_HTS_HWA15_PROD1_BUF_CONTROL                                        (0x00002624U)
#define CSL_HTS_HWA15_PROD1_COUNT                                              (0x00002628U)
#define CSL_HTS_HWA15_PA1_CONTROL                                              (0x0000262CU)
#define CSL_HTS_HWA15_PA1_PRODCOUNT                                            (0x00002630U)
#define CSL_HTS_HWA15_PROD2_CONTROL                                            (0x00002640U)
#define CSL_HTS_HWA15_PROD2_BUF_CONTROL                                        (0x00002644U)
#define CSL_HTS_HWA15_PROD2_COUNT                                              (0x00002648U)
#define CSL_HTS_HWA15_PA2_CONTROL                                              (0x0000264CU)
#define CSL_HTS_HWA15_PA2_PRODCOUNT                                            (0x00002650U)
#define CSL_HTS_HWA15_PROD3_CONTROL                                            (0x00002660U)
#define CSL_HTS_HWA15_PROD3_BUF_CONTROL                                        (0x00002664U)
#define CSL_HTS_HWA15_PROD3_COUNT                                              (0x00002668U)
#define CSL_HTS_HWA16_SCHEDULER_CONTROL                                        (0x00002800U)
#define CSL_HTS_HWA16_HOP                                                      (0x00002804U)
#define CSL_HTS_HWA16_SKIP_CONTROL                                             (0x00002810U)
#define CSL_HTS_HWA16_CONS0_CONTROL                                            (0x00002860U)
#define CSL_HTS_HWA16_CONS1_CONTROL                                            (0x00002868U)
#define CSL_HTS_HWA16_PROD0_CONTROL                                            (0x000028A0U)
#define CSL_HTS_HWA16_PROD0_BUF_CONTROL                                        (0x000028A4U)
#define CSL_HTS_HWA16_PROD0_COUNT                                              (0x000028A8U)
#define CSL_HTS_HWA16_PA0_CONTROL                                              (0x000028ACU)
#define CSL_HTS_HWA16_PA0_PRODCOUNT                                            (0x000028B0U)
#define CSL_HTS_HWA16_PROD1_CONTROL                                            (0x000028C0U)
#define CSL_HTS_HWA16_PROD1_BUF_CONTROL                                        (0x000028C4U)
#define CSL_HTS_HWA16_PROD1_COUNT                                              (0x000028C8U)
#define CSL_HTS_HWA16_PA1_CONTROL                                              (0x000028CCU)
#define CSL_HTS_HWA16_PA1_PRODCOUNT                                            (0x000028D0U)
#define CSL_HTS_HWA16_PROD2_CONTROL                                            (0x000028E0U)
#define CSL_HTS_HWA16_PROD2_BUF_CONTROL                                        (0x000028E4U)
#define CSL_HTS_HWA16_PROD2_COUNT                                              (0x000028E8U)
#define CSL_HTS_HWA16_PA2_CONTROL                                              (0x000028ECU)
#define CSL_HTS_HWA16_PA2_PRODCOUNT                                            (0x000028F0U)
#define CSL_HTS_HWA16_PROD3_CONTROL                                            (0x00002900U)
#define CSL_HTS_HWA16_PROD3_BUF_CONTROL                                        (0x00002904U)
#define CSL_HTS_HWA16_PROD3_COUNT                                              (0x00002908U)
#define CSL_HTS_HWA17_SCHEDULER_CONTROL                                        (0x00002AA0U)
#define CSL_HTS_HWA17_HOP                                                      (0x00002AA4U)
#define CSL_HTS_HWA17_SKIP_CONTROL                                             (0x00002AB0U)
#define CSL_HTS_HWA17_CONS0_CONTROL                                            (0x00002B00U)
#define CSL_HTS_HWA17_CONS1_CONTROL                                            (0x00002B08U)
#define CSL_HTS_HWA17_PROD0_CONTROL                                            (0x00002B40U)
#define CSL_HTS_HWA17_PROD0_BUF_CONTROL                                        (0x00002B44U)
#define CSL_HTS_HWA17_PROD0_COUNT                                              (0x00002B48U)
#define CSL_HTS_HWA17_PA0_CONTROL                                              (0x00002B4CU)
#define CSL_HTS_HWA17_PA0_PRODCOUNT                                            (0x00002B50U)
#define CSL_HTS_HWA17_PROD1_CONTROL                                            (0x00002B60U)
#define CSL_HTS_HWA17_PROD1_BUF_CONTROL                                        (0x00002B64U)
#define CSL_HTS_HWA17_PROD1_COUNT                                              (0x00002B68U)
#define CSL_HTS_HWA17_PA1_CONTROL                                              (0x00002B6CU)
#define CSL_HTS_HWA17_PA1_PRODCOUNT                                            (0x00002B70U)
#define CSL_HTS_HWA17_PROD2_CONTROL                                            (0x00002B80U)
#define CSL_HTS_HWA17_PROD2_BUF_CONTROL                                        (0x00002B84U)
#define CSL_HTS_HWA17_PROD2_COUNT                                              (0x00002B88U)
#define CSL_HTS_HWA17_PA2_CONTROL                                              (0x00002B8CU)
#define CSL_HTS_HWA17_PA2_PRODCOUNT                                            (0x00002B90U)
#define CSL_HTS_HWA17_PROD3_CONTROL                                            (0x00002BA0U)
#define CSL_HTS_HWA17_PROD3_BUF_CONTROL                                        (0x00002BA4U)
#define CSL_HTS_HWA17_PROD3_COUNT                                              (0x00002BA8U)
#define CSL_HTS_HWA18_SCHEDULER_CONTROL                                        (0x00002D40U)
#define CSL_HTS_HWA18_HOP                                                      (0x00002D44U)
#define CSL_HTS_HWA18_SKIP_CONTROL                                             (0x00002D50U)
#define CSL_HTS_HWA18_CONS0_CONTROL                                            (0x00002DA0U)
#define CSL_HTS_HWA18_CONS1_CONTROL                                            (0x00002DA8U)
#define CSL_HTS_HWA18_PROD0_CONTROL                                            (0x00002DE0U)
#define CSL_HTS_HWA18_PROD0_BUF_CONTROL                                        (0x00002DE4U)
#define CSL_HTS_HWA18_PROD0_COUNT                                              (0x00002DE8U)
#define CSL_HTS_HWA18_PA0_CONTROL                                              (0x00002DECU)
#define CSL_HTS_HWA18_PA0_PRODCOUNT                                            (0x00002DF0U)
#define CSL_HTS_HWA18_PROD1_CONTROL                                            (0x00002E00U)
#define CSL_HTS_HWA18_PROD1_BUF_CONTROL                                        (0x00002E04U)
#define CSL_HTS_HWA18_PROD1_COUNT                                              (0x00002E08U)
#define CSL_HTS_HWA18_PA1_CONTROL                                              (0x00002E0CU)
#define CSL_HTS_HWA18_PA1_PRODCOUNT                                            (0x00002E10U)
#define CSL_HTS_HWA18_PROD2_CONTROL                                            (0x00002E20U)
#define CSL_HTS_HWA18_PROD2_BUF_CONTROL                                        (0x00002E24U)
#define CSL_HTS_HWA18_PROD2_COUNT                                              (0x00002E28U)
#define CSL_HTS_HWA18_PA2_CONTROL                                              (0x00002E2CU)
#define CSL_HTS_HWA18_PA2_PRODCOUNT                                            (0x00002E30U)
#define CSL_HTS_HWA18_PROD3_CONTROL                                            (0x00002E40U)
#define CSL_HTS_HWA18_PROD3_BUF_CONTROL                                        (0x00002E44U)
#define CSL_HTS_HWA18_PROD3_COUNT                                              (0x00002E48U)
#define CSL_HTS_HWA19_SCHEDULER_CONTROL                                        (0x00002FE0U)
#define CSL_HTS_HWA19_HOP                                                      (0x00002FE4U)
#define CSL_HTS_HWA19_SKIP_CONTROL                                             (0x00002FF0U)
#define CSL_HTS_HWA19_CONS0_CONTROL                                            (0x00003040U)
#define CSL_HTS_HWA19_CONS1_CONTROL                                            (0x00003048U)
#define CSL_HTS_HWA19_PROD0_CONTROL                                            (0x00003080U)
#define CSL_HTS_HWA19_PROD0_BUF_CONTROL                                        (0x00003084U)
#define CSL_HTS_HWA19_PROD0_COUNT                                              (0x00003088U)
#define CSL_HTS_HWA19_PA0_CONTROL                                              (0x0000308CU)
#define CSL_HTS_HWA19_PA0_PRODCOUNT                                            (0x00003090U)
#define CSL_HTS_HWA19_PROD1_CONTROL                                            (0x000030A0U)
#define CSL_HTS_HWA19_PROD1_BUF_CONTROL                                        (0x000030A4U)
#define CSL_HTS_HWA19_PROD1_COUNT                                              (0x000030A8U)
#define CSL_HTS_HWA19_PA1_CONTROL                                              (0x000030ACU)
#define CSL_HTS_HWA19_PA1_PRODCOUNT                                            (0x000030B0U)
#define CSL_HTS_HWA19_PROD2_CONTROL                                            (0x000030C0U)
#define CSL_HTS_HWA19_PROD2_BUF_CONTROL                                        (0x000030C4U)
#define CSL_HTS_HWA19_PROD2_COUNT                                              (0x000030C8U)
#define CSL_HTS_HWA19_PA2_CONTROL                                              (0x000030CCU)
#define CSL_HTS_HWA19_PA2_PRODCOUNT                                            (0x000030D0U)
#define CSL_HTS_HWA19_PROD3_CONTROL                                            (0x000030E0U)
#define CSL_HTS_HWA19_PROD3_BUF_CONTROL                                        (0x000030E4U)
#define CSL_HTS_HWA19_PROD3_COUNT                                              (0x000030E8U)
#define CSL_HTS_HWA20_SCHEDULER_CONTROL                                        (0x00003280U)
#define CSL_HTS_HWA20_HOP                                                      (0x00003284U)
#define CSL_HTS_HWA20_SKIP_CONTROL                                             (0x00003290U)
#define CSL_HTS_HWA20_CONS0_CONTROL                                            (0x000032E0U)
#define CSL_HTS_HWA20_CONS1_CONTROL                                            (0x000032E8U)
#define CSL_HTS_HWA20_PROD0_CONTROL                                            (0x00003320U)
#define CSL_HTS_HWA20_PROD0_BUF_CONTROL                                        (0x00003324U)
#define CSL_HTS_HWA20_PROD0_COUNT                                              (0x00003328U)
#define CSL_HTS_HWA20_PA0_CONTROL                                              (0x0000332CU)
#define CSL_HTS_HWA20_PA0_PRODCOUNT                                            (0x00003330U)
#define CSL_HTS_HWA20_PROD1_CONTROL                                            (0x00003340U)
#define CSL_HTS_HWA20_PROD1_BUF_CONTROL                                        (0x00003344U)
#define CSL_HTS_HWA20_PROD1_COUNT                                              (0x00003348U)
#define CSL_HTS_HWA20_PA1_CONTROL                                              (0x0000334CU)
#define CSL_HTS_HWA20_PA1_PRODCOUNT                                            (0x00003350U)
#define CSL_HTS_HWA20_PROD2_CONTROL                                            (0x00003360U)
#define CSL_HTS_HWA20_PROD2_BUF_CONTROL                                        (0x00003364U)
#define CSL_HTS_HWA20_PROD2_COUNT                                              (0x00003368U)
#define CSL_HTS_HWA20_PA2_CONTROL                                              (0x0000336CU)
#define CSL_HTS_HWA20_PA2_PRODCOUNT                                            (0x00003370U)
#define CSL_HTS_HWA20_PROD3_CONTROL                                            (0x00003380U)
#define CSL_HTS_HWA20_PROD3_BUF_CONTROL                                        (0x00003384U)
#define CSL_HTS_HWA20_PROD3_COUNT                                              (0x00003388U)
#define CSL_HTS_HWA21_SCHEDULER_CONTROL                                        (0x00003520U)
#define CSL_HTS_HWA21_HOP                                                      (0x00003524U)
#define CSL_HTS_HWA21_SKIP_CONTROL                                             (0x00003530U)
#define CSL_HTS_HWA21_CONS0_CONTROL                                            (0x00003580U)
#define CSL_HTS_HWA21_CONS1_CONTROL                                            (0x00003588U)
#define CSL_HTS_HWA21_PROD0_CONTROL                                            (0x000035C0U)
#define CSL_HTS_HWA21_PROD0_BUF_CONTROL                                        (0x000035C4U)
#define CSL_HTS_HWA21_PROD0_COUNT                                              (0x000035C8U)
#define CSL_HTS_HWA21_PA0_CONTROL                                              (0x000035CCU)
#define CSL_HTS_HWA21_PA0_PRODCOUNT                                            (0x000035D0U)
#define CSL_HTS_HWA21_PROD1_CONTROL                                            (0x000035E0U)
#define CSL_HTS_HWA21_PROD1_BUF_CONTROL                                        (0x000035E4U)
#define CSL_HTS_HWA21_PROD1_COUNT                                              (0x000035E8U)
#define CSL_HTS_HWA21_PA1_CONTROL                                              (0x000035ECU)
#define CSL_HTS_HWA21_PA1_PRODCOUNT                                            (0x000035F0U)
#define CSL_HTS_HWA21_PROD2_CONTROL                                            (0x00003600U)
#define CSL_HTS_HWA21_PROD2_BUF_CONTROL                                        (0x00003604U)
#define CSL_HTS_HWA21_PROD2_COUNT                                              (0x00003608U)
#define CSL_HTS_HWA21_PA2_CONTROL                                              (0x0000360CU)
#define CSL_HTS_HWA21_PA2_PRODCOUNT                                            (0x00003610U)
#define CSL_HTS_HWA21_PROD3_CONTROL                                            (0x00003620U)
#define CSL_HTS_HWA21_PROD3_BUF_CONTROL                                        (0x00003624U)
#define CSL_HTS_HWA21_PROD3_COUNT                                              (0x00003628U)
#define CSL_HTS_HWA26_SCHEDULER_CONTROL                                        (0x00004240U)
#define CSL_HTS_HWA26_HOP                                                      (0x00004244U)
#define CSL_HTS_HWA26_SKIP_CONTROL                                             (0x00004250U)
#define CSL_HTS_HWA26_CHANNEL_COUNT_SET0                                       (0x00004260U)
#define CSL_HTS_HWA26_CHANNEL_COUNT_SET1                                       (0x00004264U)
#define CSL_HTS_HWA26_CHANNEL_COUNT_SET2                                       (0x00004268U)
#define CSL_HTS_HWA26_CHANNEL_COUNT_SET3                                       (0x0000426CU)
#define CSL_HTS_HWA26_CHANNEL_COUNT_SET4                                       (0x00004270U)
#define CSL_HTS_HWA26_CHANNEL_COUNT_SET5                                       (0x00004274U)
#define CSL_HTS_HWA26_CONS0_CONTROL                                            (0x000042A0U)
#define CSL_HTS_HWA26_CONS1_CONTROL                                            (0x000042A8U)
#define CSL_HTS_HWA26_PROD0_CONTROL                                            (0x000042E0U)
#define CSL_HTS_HWA26_PROD0_BUF_CONTROL                                        (0x000042E4U)
#define CSL_HTS_HWA26_PROD0_COUNT                                              (0x000042E8U)
#define CSL_HTS_HWA26_PA0_CONTROL                                              (0x000042ECU)
#define CSL_HTS_HWA26_PA0_PRODCOUNT                                            (0x000042F0U)
#define CSL_HTS_HWA26_PROD1_CONTROL                                            (0x00004300U)
#define CSL_HTS_HWA26_PROD1_BUF_CONTROL                                        (0x00004304U)
#define CSL_HTS_HWA26_PROD1_COUNT                                              (0x00004308U)
#define CSL_HTS_HWA26_PA1_CONTROL                                              (0x0000430CU)
#define CSL_HTS_HWA26_PA1_PRODCOUNT                                            (0x00004310U)
#define CSL_HTS_HWA26_PROD2_CONTROL                                            (0x00004320U)
#define CSL_HTS_HWA26_PROD2_BUF_CONTROL                                        (0x00004324U)
#define CSL_HTS_HWA26_PROD2_COUNT                                              (0x00004328U)
#define CSL_HTS_HWA26_PA2_CONTROL                                              (0x0000432CU)
#define CSL_HTS_HWA26_PA2_PRODCOUNT                                            (0x00004330U)
#define CSL_HTS_HWA26_PROD3_CONTROL                                            (0x00004340U)
#define CSL_HTS_HWA26_PROD3_BUF_CONTROL                                        (0x00004344U)
#define CSL_HTS_HWA26_PROD3_COUNT                                              (0x00004348U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD0                                       (0x000044E0U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD1                                       (0x000044E4U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD2                                       (0x000044E8U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD3                                       (0x000044ECU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD4                                       (0x000044F0U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD5                                       (0x000044F4U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD6                                       (0x000044F8U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD7                                       (0x000044FCU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD8                                       (0x00004500U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD9                                       (0x00004504U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD10                                      (0x00004508U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD11                                      (0x0000450CU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD12                                      (0x00004510U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD13                                      (0x00004514U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD14                                      (0x00004518U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD15                                      (0x0000451CU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD16                                      (0x00004520U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD17                                      (0x00004524U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD18                                      (0x00004528U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD19                                      (0x0000452CU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD20                                      (0x00004530U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD21                                      (0x00004534U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD22                                      (0x00004538U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD23                                      (0x0000453CU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD24                                      (0x00004540U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD25                                      (0x00004544U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD26                                      (0x00004548U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD27                                      (0x0000454CU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD28                                      (0x00004550U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD29                                      (0x00004554U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD30                                      (0x00004558U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD31                                      (0x0000455CU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD32                                      (0x00004560U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD33                                      (0x00004564U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD34                                      (0x00004568U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD35                                      (0x0000456CU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD36                                      (0x00004570U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD37                                      (0x00004574U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD38                                      (0x00004578U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD39                                      (0x0000457CU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD40                                      (0x00004580U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD41                                      (0x00004584U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD42                                      (0x00004588U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD43                                      (0x0000458CU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD44                                      (0x00004590U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD45                                      (0x00004594U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD46                                      (0x00004598U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD47                                      (0x0000459CU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD48                                      (0x000045A0U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD49                                      (0x000045A4U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD50                                      (0x000045A8U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD51                                      (0x000045ACU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD52                                      (0x000045B0U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD53                                      (0x000045B4U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD54                                      (0x000045B8U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD55                                      (0x000045BCU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD56                                      (0x000045C0U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD57                                      (0x000045C4U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD58                                      (0x000045C8U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD59                                      (0x000045CCU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD60                                      (0x000045D0U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD61                                      (0x000045D4U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD62                                      (0x000045D8U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD63                                      (0x000045DCU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD64                                      (0x000045E0U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD65                                      (0x000045E4U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD66                                      (0x000045E8U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD67                                      (0x000045ECU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD68                                      (0x000045F0U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD69                                      (0x000045F4U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD70                                      (0x000045F8U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD71                                      (0x000045FCU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD72                                      (0x00004600U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD73                                      (0x00004604U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD74                                      (0x00004608U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD75                                      (0x0000460CU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD76                                      (0x00004610U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD77                                      (0x00004614U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD78                                      (0x00004618U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD79                                      (0x0000461CU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD80                                      (0x00004620U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD81                                      (0x00004624U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD82                                      (0x00004628U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD83                                      (0x0000462CU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD84                                      (0x00004630U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD85                                      (0x00004634U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD86                                      (0x00004638U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD87                                      (0x0000463CU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD88                                      (0x00004640U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD89                                      (0x00004644U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD90                                      (0x00004648U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD91                                      (0x0000464CU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD92                                      (0x00004650U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD93                                      (0x00004654U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD94                                      (0x00004658U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD95                                      (0x0000465CU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD96                                      (0x00004660U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD97                                      (0x00004664U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD98                                      (0x00004668U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD99                                      (0x0000466CU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD100                                     (0x00004670U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD101                                     (0x00004674U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD102                                     (0x00004678U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD103                                     (0x0000467CU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD104                                     (0x00004680U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD105                                     (0x00004684U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD106                                     (0x00004688U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD107                                     (0x0000468CU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD108                                     (0x00004690U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD109                                     (0x00004694U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD110                                     (0x00004698U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD111                                     (0x0000469CU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD112                                     (0x000046A0U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD113                                     (0x000046A4U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD114                                     (0x000046A8U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD115                                     (0x000046ACU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD116                                     (0x000046B0U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD117                                     (0x000046B4U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD118                                     (0x000046B8U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD119                                     (0x000046BCU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD120                                     (0x000046C0U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD121                                     (0x000046C4U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD122                                     (0x000046C8U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD123                                     (0x000046CCU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD124                                     (0x000046D0U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD125                                     (0x000046D4U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD126                                     (0x000046D8U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD127                                     (0x000046DCU)
#define CSL_HTS_HWA27_SCHEDULER_CONTROL                                        (0x00004780U)
#define CSL_HTS_HWA27_HOP                                                      (0x00004784U)
#define CSL_HTS_HWA27_SKIP_CONTROL                                             (0x00004790U)
#define CSL_HTS_HWA27_CHANNEL_COUNT_SET0                                       (0x000047A0U)
#define CSL_HTS_HWA27_CHANNEL_COUNT_SET1                                       (0x000047A4U)
#define CSL_HTS_HWA27_CHANNEL_COUNT_SET2                                       (0x000047A8U)
#define CSL_HTS_HWA27_CHANNEL_COUNT_SET3                                       (0x000047ACU)
#define CSL_HTS_HWA27_CHANNEL_COUNT_SET4                                       (0x000047B0U)
#define CSL_HTS_HWA27_CHANNEL_COUNT_SET5                                       (0x000047B4U)
#define CSL_HTS_HWA27_CONS0_CONTROL                                            (0x000047E0U)
#define CSL_HTS_HWA27_CONS1_CONTROL                                            (0x000047E8U)
#define CSL_HTS_HWA27_PROD0_CONTROL                                            (0x00004820U)
#define CSL_HTS_HWA27_PROD0_BUF_CONTROL                                        (0x00004824U)
#define CSL_HTS_HWA27_PROD0_COUNT                                              (0x00004828U)
#define CSL_HTS_HWA27_PA0_CONTROL                                              (0x0000482CU)
#define CSL_HTS_HWA27_PA0_PRODCOUNT                                            (0x00004830U)
#define CSL_HTS_HWA27_PROD1_CONTROL                                            (0x00004840U)
#define CSL_HTS_HWA27_PROD1_BUF_CONTROL                                        (0x00004844U)
#define CSL_HTS_HWA27_PROD1_COUNT                                              (0x00004848U)
#define CSL_HTS_HWA27_PA1_CONTROL                                              (0x0000484CU)
#define CSL_HTS_HWA27_PA1_PRODCOUNT                                            (0x00004850U)
#define CSL_HTS_HWA27_PROD2_CONTROL                                            (0x00004860U)
#define CSL_HTS_HWA27_PROD2_BUF_CONTROL                                        (0x00004864U)
#define CSL_HTS_HWA27_PROD2_COUNT                                              (0x00004868U)
#define CSL_HTS_HWA27_PA2_CONTROL                                              (0x0000486CU)
#define CSL_HTS_HWA27_PA2_PRODCOUNT                                            (0x00004870U)
#define CSL_HTS_HWA27_PROD3_CONTROL                                            (0x00004880U)
#define CSL_HTS_HWA27_PROD3_BUF_CONTROL                                        (0x00004884U)
#define CSL_HTS_HWA27_PROD3_COUNT                                              (0x00004888U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD0                                       (0x00004A20U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD1                                       (0x00004A24U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD2                                       (0x00004A28U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD3                                       (0x00004A2CU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD4                                       (0x00004A30U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD5                                       (0x00004A34U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD6                                       (0x00004A38U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD7                                       (0x00004A3CU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD8                                       (0x00004A40U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD9                                       (0x00004A44U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD10                                      (0x00004A48U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD11                                      (0x00004A4CU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD12                                      (0x00004A50U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD13                                      (0x00004A54U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD14                                      (0x00004A58U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD15                                      (0x00004A5CU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD16                                      (0x00004A60U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD17                                      (0x00004A64U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD18                                      (0x00004A68U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD19                                      (0x00004A6CU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD20                                      (0x00004A70U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD21                                      (0x00004A74U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD22                                      (0x00004A78U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD23                                      (0x00004A7CU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD24                                      (0x00004A80U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD25                                      (0x00004A84U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD26                                      (0x00004A88U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD27                                      (0x00004A8CU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD28                                      (0x00004A90U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD29                                      (0x00004A94U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD30                                      (0x00004A98U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD31                                      (0x00004A9CU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD32                                      (0x00004AA0U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD33                                      (0x00004AA4U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD34                                      (0x00004AA8U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD35                                      (0x00004AACU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD36                                      (0x00004AB0U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD37                                      (0x00004AB4U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD38                                      (0x00004AB8U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD39                                      (0x00004ABCU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD40                                      (0x00004AC0U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD41                                      (0x00004AC4U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD42                                      (0x00004AC8U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD43                                      (0x00004ACCU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD44                                      (0x00004AD0U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD45                                      (0x00004AD4U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD46                                      (0x00004AD8U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD47                                      (0x00004ADCU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD48                                      (0x00004AE0U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD49                                      (0x00004AE4U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD50                                      (0x00004AE8U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD51                                      (0x00004AECU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD52                                      (0x00004AF0U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD53                                      (0x00004AF4U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD54                                      (0x00004AF8U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD55                                      (0x00004AFCU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD56                                      (0x00004B00U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD57                                      (0x00004B04U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD58                                      (0x00004B08U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD59                                      (0x00004B0CU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD60                                      (0x00004B10U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD61                                      (0x00004B14U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD62                                      (0x00004B18U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD63                                      (0x00004B1CU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD64                                      (0x00004B20U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD65                                      (0x00004B24U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD66                                      (0x00004B28U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD67                                      (0x00004B2CU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD68                                      (0x00004B30U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD69                                      (0x00004B34U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD70                                      (0x00004B38U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD71                                      (0x00004B3CU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD72                                      (0x00004B40U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD73                                      (0x00004B44U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD74                                      (0x00004B48U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD75                                      (0x00004B4CU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD76                                      (0x00004B50U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD77                                      (0x00004B54U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD78                                      (0x00004B58U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD79                                      (0x00004B5CU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD80                                      (0x00004B60U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD81                                      (0x00004B64U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD82                                      (0x00004B68U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD83                                      (0x00004B6CU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD84                                      (0x00004B70U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD85                                      (0x00004B74U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD86                                      (0x00004B78U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD87                                      (0x00004B7CU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD88                                      (0x00004B80U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD89                                      (0x00004B84U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD90                                      (0x00004B88U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD91                                      (0x00004B8CU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD92                                      (0x00004B90U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD93                                      (0x00004B94U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD94                                      (0x00004B98U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD95                                      (0x00004B9CU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD96                                      (0x00004BA0U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD97                                      (0x00004BA4U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD98                                      (0x00004BA8U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD99                                      (0x00004BACU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD100                                     (0x00004BB0U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD101                                     (0x00004BB4U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD102                                     (0x00004BB8U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD103                                     (0x00004BBCU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD104                                     (0x00004BC0U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD105                                     (0x00004BC4U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD106                                     (0x00004BC8U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD107                                     (0x00004BCCU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD108                                     (0x00004BD0U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD109                                     (0x00004BD4U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD110                                     (0x00004BD8U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD111                                     (0x00004BDCU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD112                                     (0x00004BE0U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD113                                     (0x00004BE4U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD114                                     (0x00004BE8U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD115                                     (0x00004BECU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD116                                     (0x00004BF0U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD117                                     (0x00004BF4U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD118                                     (0x00004BF8U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD119                                     (0x00004BFCU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD120                                     (0x00004C00U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD121                                     (0x00004C04U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD122                                     (0x00004C08U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD123                                     (0x00004C0CU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD124                                     (0x00004C10U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD125                                     (0x00004C14U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD126                                     (0x00004C18U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD127                                     (0x00004C1CU)
#define CSL_HTS_DMA0_SCHEDULER_CONTROL                                         (0x00005740U)
#define CSL_HTS_DMA0_HOP                                                       (0x00005744U)
#define CSL_HTS_DMA0_PROD0_CONTROL                                             (0x00005760U)
#define CSL_HTS_DMA0_PROD0_BUF_CONTROL                                         (0x00005764U)
#define CSL_HTS_DMA0_PROD0_COUNT                                               (0x00005768U)
#define CSL_HTS_DMA1_SCHEDULER_CONTROL                                         (0x00005780U)
#define CSL_HTS_DMA1_HOP                                                       (0x00005784U)
#define CSL_HTS_DMA1_PROD0_CONTROL                                             (0x000057A0U)
#define CSL_HTS_DMA1_PROD0_BUF_CONTROL                                         (0x000057A4U)
#define CSL_HTS_DMA1_PROD0_COUNT                                               (0x000057A8U)
#define CSL_HTS_DMA2_SCHEDULER_CONTROL                                         (0x000057C0U)
#define CSL_HTS_DMA2_HOP                                                       (0x000057C4U)
#define CSL_HTS_DMA2_PROD0_CONTROL                                             (0x000057E0U)
#define CSL_HTS_DMA2_PROD0_BUF_CONTROL                                         (0x000057E4U)
#define CSL_HTS_DMA2_PROD0_COUNT                                               (0x000057E8U)
#define CSL_HTS_DMA3_SCHEDULER_CONTROL                                         (0x00005800U)
#define CSL_HTS_DMA3_HOP                                                       (0x00005804U)
#define CSL_HTS_DMA3_PROD0_CONTROL                                             (0x00005820U)
#define CSL_HTS_DMA3_PROD0_BUF_CONTROL                                         (0x00005824U)
#define CSL_HTS_DMA3_PROD0_COUNT                                               (0x00005828U)
#define CSL_HTS_DMA4_SCHEDULER_CONTROL                                         (0x00005840U)
#define CSL_HTS_DMA4_HOP                                                       (0x00005844U)
#define CSL_HTS_DMA4_PROD0_CONTROL                                             (0x00005860U)
#define CSL_HTS_DMA4_PROD0_BUF_CONTROL                                         (0x00005864U)
#define CSL_HTS_DMA4_PROD0_COUNT                                               (0x00005868U)
#define CSL_HTS_DMA8_SCHEDULER_CONTROL                                         (0x00005940U)
#define CSL_HTS_DMA8_HOP                                                       (0x00005944U)
#define CSL_HTS_DMA8_PROD0_CONTROL                                             (0x00005960U)
#define CSL_HTS_DMA8_PROD0_BUF_CONTROL                                         (0x00005964U)
#define CSL_HTS_DMA8_PROD0_COUNT                                               (0x00005968U)
#define CSL_HTS_DMA8_PA0_CONTROL                                               (0x0000596CU)
#define CSL_HTS_DMA8_PA0_PRODCOUNT                                             (0x00005970U)
#define CSL_HTS_DMA9_SCHEDULER_CONTROL                                         (0x00005980U)
#define CSL_HTS_DMA9_HOP                                                       (0x00005984U)
#define CSL_HTS_DMA9_PROD0_CONTROL                                             (0x000059A0U)
#define CSL_HTS_DMA9_PROD0_BUF_CONTROL                                         (0x000059A4U)
#define CSL_HTS_DMA9_PROD0_COUNT                                               (0x000059A8U)
#define CSL_HTS_DMA9_PA0_CONTROL                                               (0x000059ACU)
#define CSL_HTS_DMA9_PA0_PRODCOUNT                                             (0x000059B0U)
#define CSL_HTS_DMA10_SCHEDULER_CONTROL                                        (0x000059C0U)
#define CSL_HTS_DMA10_HOP                                                      (0x000059C4U)
#define CSL_HTS_DMA10_PROD0_CONTROL                                            (0x000059E0U)
#define CSL_HTS_DMA10_PROD0_BUF_CONTROL                                        (0x000059E4U)
#define CSL_HTS_DMA10_PROD0_COUNT                                              (0x000059E8U)
#define CSL_HTS_DMA10_PA0_CONTROL                                              (0x000059ECU)
#define CSL_HTS_DMA10_PA0_PRODCOUNT                                            (0x000059F0U)
#define CSL_HTS_DMA32_SCHEDULER_CONTROL                                        (0x00005F40U)
#define CSL_HTS_DMA32_HOP                                                      (0x00005F44U)
#define CSL_HTS_DMA32_PROD0_CONTROL                                            (0x00005F60U)
#define CSL_HTS_DMA32_PROD0_BUF_CONTROL                                        (0x00005F64U)
#define CSL_HTS_DMA32_PROD0_COUNT                                              (0x00005F68U)
#define CSL_HTS_DMA32_PA0_CONTROL                                              (0x00005F6CU)
#define CSL_HTS_DMA32_PA0_PRODCOUNT                                            (0x00005F70U)
#define CSL_HTS_DMA33_SCHEDULER_CONTROL                                        (0x00005F80U)
#define CSL_HTS_DMA33_HOP                                                      (0x00005F84U)
#define CSL_HTS_DMA33_PROD0_CONTROL                                            (0x00005FA0U)
#define CSL_HTS_DMA33_PROD0_BUF_CONTROL                                        (0x00005FA4U)
#define CSL_HTS_DMA33_PROD0_COUNT                                              (0x00005FA8U)
#define CSL_HTS_DMA33_PA0_CONTROL                                              (0x00005FACU)
#define CSL_HTS_DMA33_PA0_PRODCOUNT                                            (0x00005FB0U)
#define CSL_HTS_DMA40_SCHEDULER_CONTROL                                        (0x00006140U)
#define CSL_HTS_DMA40_HOP                                                      (0x00006144U)
#define CSL_HTS_DMA40_PROD0_CONTROL                                            (0x00006160U)
#define CSL_HTS_DMA40_PROD0_BUF_CONTROL                                        (0x00006164U)
#define CSL_HTS_DMA40_PROD0_COUNT                                              (0x00006168U)
#define CSL_HTS_DMA40_PA0_CONTROL                                              (0x0000616CU)
#define CSL_HTS_DMA40_PA0_PRODCOUNT                                            (0x00006170U)
#define CSL_HTS_DMA41_SCHEDULER_CONTROL                                        (0x00006180U)
#define CSL_HTS_DMA41_HOP                                                      (0x00006184U)
#define CSL_HTS_DMA41_PROD0_CONTROL                                            (0x000061A0U)
#define CSL_HTS_DMA41_PROD0_BUF_CONTROL                                        (0x000061A4U)
#define CSL_HTS_DMA41_PROD0_COUNT                                              (0x000061A8U)
#define CSL_HTS_DMA41_PA0_CONTROL                                              (0x000061ACU)
#define CSL_HTS_DMA41_PA0_PRODCOUNT                                            (0x000061B0U)
#define CSL_HTS_DMA48_SCHEDULER_CONTROL                                        (0x00006340U)
#define CSL_HTS_DMA48_HOP                                                      (0x00006344U)
#define CSL_HTS_DMA48_PROD0_CONTROL                                            (0x00006360U)
#define CSL_HTS_DMA48_PROD0_BUF_CONTROL                                        (0x00006364U)
#define CSL_HTS_DMA48_PROD0_COUNT                                              (0x00006368U)
#define CSL_HTS_DMA56_SCHEDULER_CONTROL                                        (0x00006540U)
#define CSL_HTS_DMA56_HOP                                                      (0x00006544U)
#define CSL_HTS_DMA56_PROD0_CONTROL                                            (0x00006560U)
#define CSL_HTS_DMA56_PROD0_BUF_CONTROL                                        (0x00006564U)
#define CSL_HTS_DMA56_PROD0_COUNT                                              (0x00006568U)
#define CSL_HTS_DMA57_SCHEDULER_CONTROL                                        (0x00006580U)
#define CSL_HTS_DMA57_HOP                                                      (0x00006584U)
#define CSL_HTS_DMA57_PROD0_CONTROL                                            (0x000065A0U)
#define CSL_HTS_DMA57_PROD0_BUF_CONTROL                                        (0x000065A4U)
#define CSL_HTS_DMA57_PROD0_COUNT                                              (0x000065A8U)
#define CSL_HTS_DMA58_SCHEDULER_CONTROL                                        (0x000065C0U)
#define CSL_HTS_DMA58_HOP                                                      (0x000065C4U)
#define CSL_HTS_DMA58_PROD0_CONTROL                                            (0x000065E0U)
#define CSL_HTS_DMA58_PROD0_BUF_CONTROL                                        (0x000065E4U)
#define CSL_HTS_DMA58_PROD0_COUNT                                              (0x000065E8U)
#define CSL_HTS_DMA59_SCHEDULER_CONTROL                                        (0x00006600U)
#define CSL_HTS_DMA59_HOP                                                      (0x00006604U)
#define CSL_HTS_DMA59_PROD0_CONTROL                                            (0x00006620U)
#define CSL_HTS_DMA59_PROD0_BUF_CONTROL                                        (0x00006624U)
#define CSL_HTS_DMA59_PROD0_COUNT                                              (0x00006628U)
#define CSL_HTS_DMA64_SCHEDULER_CONTROL                                        (0x00006740U)
#define CSL_HTS_DMA64_HOP                                                      (0x00006744U)
#define CSL_HTS_DMA64_PROD0_CONTROL                                            (0x00006760U)
#define CSL_HTS_DMA64_PROD0_BUF_CONTROL                                        (0x00006764U)
#define CSL_HTS_DMA64_PROD0_COUNT                                              (0x00006768U)
#define CSL_HTS_DMA65_SCHEDULER_CONTROL                                        (0x00006780U)
#define CSL_HTS_DMA65_HOP                                                      (0x00006784U)
#define CSL_HTS_DMA65_PROD0_CONTROL                                            (0x000067A0U)
#define CSL_HTS_DMA65_PROD0_BUF_CONTROL                                        (0x000067A4U)
#define CSL_HTS_DMA65_PROD0_COUNT                                              (0x000067A8U)
#define CSL_HTS_DMA66_SCHEDULER_CONTROL                                        (0x000067C0U)
#define CSL_HTS_DMA66_HOP                                                      (0x000067C4U)
#define CSL_HTS_DMA66_PROD0_CONTROL                                            (0x000067E0U)
#define CSL_HTS_DMA66_PROD0_BUF_CONTROL                                        (0x000067E4U)
#define CSL_HTS_DMA66_PROD0_COUNT                                              (0x000067E8U)
#define CSL_HTS_DMA67_SCHEDULER_CONTROL                                        (0x00006800U)
#define CSL_HTS_DMA67_HOP                                                      (0x00006804U)
#define CSL_HTS_DMA67_PROD0_CONTROL                                            (0x00006820U)
#define CSL_HTS_DMA67_PROD0_BUF_CONTROL                                        (0x00006824U)
#define CSL_HTS_DMA67_PROD0_COUNT                                              (0x00006828U)
#define CSL_HTS_DMA240_SCHEDULER_CONTROL                                       (0x00009340U)
#define CSL_HTS_DMA240_CONS0_CONTROL                                           (0x00009360U)
#define CSL_HTS_DMA241_SCHEDULER_CONTROL                                       (0x00009368U)
#define CSL_HTS_DMA241_CONS0_CONTROL                                           (0x00009388U)
#define CSL_HTS_DMA242_SCHEDULER_CONTROL                                       (0x00009390U)
#define CSL_HTS_DMA242_CONS0_CONTROL                                           (0x000093B0U)
#define CSL_HTS_DMA243_SCHEDULER_CONTROL                                       (0x000093B8U)
#define CSL_HTS_DMA243_CONS0_CONTROL                                           (0x000093D8U)
#define CSL_HTS_DMA244_SCHEDULER_CONTROL                                       (0x000093E0U)
#define CSL_HTS_DMA244_CONS0_CONTROL                                           (0x00009400U)
#define CSL_HTS_DMA245_SCHEDULER_CONTROL                                       (0x00009408U)
#define CSL_HTS_DMA245_CONS0_CONTROL                                           (0x00009428U)
#define CSL_HTS_DMA256_SCHEDULER_CONTROL                                       (0x000095C0U)
#define CSL_HTS_DMA256_CONS0_CONTROL                                           (0x000095E0U)
#define CSL_HTS_DMA257_SCHEDULER_CONTROL                                       (0x000095E8U)
#define CSL_HTS_DMA257_CONS0_CONTROL                                           (0x00009608U)
#define CSL_HTS_DMA258_SCHEDULER_CONTROL                                       (0x00009610U)
#define CSL_HTS_DMA258_CONS0_CONTROL                                           (0x00009630U)
#define CSL_HTS_DMA259_SCHEDULER_CONTROL                                       (0x00009638U)
#define CSL_HTS_DMA259_CONS0_CONTROL                                           (0x00009658U)
#define CSL_HTS_DMA260_SCHEDULER_CONTROL                                       (0x00009660U)
#define CSL_HTS_DMA260_CONS0_CONTROL                                           (0x00009680U)
#define CSL_HTS_DMA261_SCHEDULER_CONTROL                                       (0x00009688U)
#define CSL_HTS_DMA261_CONS0_CONTROL                                           (0x000096A8U)
#define CSL_HTS_DMA272_SCHEDULER_CONTROL                                       (0x00009840U)
#define CSL_HTS_DMA272_CONS0_CONTROL                                           (0x00009860U)
#define CSL_HTS_DMA273_SCHEDULER_CONTROL                                       (0x00009868U)
#define CSL_HTS_DMA273_CONS0_CONTROL                                           (0x00009888U)
#define CSL_HTS_DMA274_SCHEDULER_CONTROL                                       (0x00009890U)
#define CSL_HTS_DMA274_CONS0_CONTROL                                           (0x000098B0U)
#define CSL_HTS_DMA275_SCHEDULER_CONTROL                                       (0x000098B8U)
#define CSL_HTS_DMA275_CONS0_CONTROL                                           (0x000098D8U)
#define CSL_HTS_DMA288_SCHEDULER_CONTROL                                       (0x00009AC0U)
#define CSL_HTS_DMA288_CONS0_CONTROL                                           (0x00009AE0U)
#define CSL_HTS_DMA289_SCHEDULER_CONTROL                                       (0x00009AE8U)
#define CSL_HTS_DMA289_CONS0_CONTROL                                           (0x00009B08U)
#define CSL_HTS_DMA290_SCHEDULER_CONTROL                                       (0x00009B10U)
#define CSL_HTS_DMA290_CONS0_CONTROL                                           (0x00009B30U)
#define CSL_HTS_DMA291_SCHEDULER_CONTROL                                       (0x00009B38U)
#define CSL_HTS_DMA291_CONS0_CONTROL                                           (0x00009B58U)
#define CSL_HTS_DMA304_SCHEDULER_CONTROL                                       (0x00009D40U)
#define CSL_HTS_DMA304_CONS0_CONTROL                                           (0x00009D60U)
#define CSL_HTS_DMA305_SCHEDULER_CONTROL                                       (0x00009D68U)
#define CSL_HTS_DMA305_CONS0_CONTROL                                           (0x00009D88U)
#define CSL_HTS_DMA306_SCHEDULER_CONTROL                                       (0x00009D90U)
#define CSL_HTS_DMA306_CONS0_CONTROL                                           (0x00009DB0U)
#define CSL_HTS_DMA307_SCHEDULER_CONTROL                                       (0x00009DB8U)
#define CSL_HTS_DMA307_CONS0_CONTROL                                           (0x00009DD8U)
#define CSL_HTS_DMA308_SCHEDULER_CONTROL                                       (0x00009DE0U)
#define CSL_HTS_DMA308_CONS0_CONTROL                                           (0x00009E00U)
#define CSL_HTS_DMA309_SCHEDULER_CONTROL                                       (0x00009E08U)
#define CSL_HTS_DMA309_CONS0_CONTROL                                           (0x00009E28U)
#define CSL_HTS_DMA310_SCHEDULER_CONTROL                                       (0x00009E30U)
#define CSL_HTS_DMA310_CONS0_CONTROL                                           (0x00009E50U)
#define CSL_HTS_DMA311_SCHEDULER_CONTROL                                       (0x00009E58U)
#define CSL_HTS_DMA311_CONS0_CONTROL                                           (0x00009E78U)
#define CSL_HTS_DMA312_SCHEDULER_CONTROL                                       (0x00009E80U)
#define CSL_HTS_DMA312_CONS0_CONTROL                                           (0x00009EA0U)
#define CSL_HTS_DMA313_SCHEDULER_CONTROL                                       (0x00009EA8U)
#define CSL_HTS_DMA313_CONS0_CONTROL                                           (0x00009EC8U)
#define CSL_HTS_DMA336_SCHEDULER_CONTROL                                       (0x0000A240U)
#define CSL_HTS_DMA336_CONS0_CONTROL                                           (0x0000A260U)
#define CSL_HTS_DMA352_SCHEDULER_CONTROL                                       (0x0000A4C0U)
#define CSL_HTS_DMA352_CONS0_CONTROL                                           (0x0000A4E0U)
#define CSL_HTS_DMA353_SCHEDULER_CONTROL                                       (0x0000A4E8U)
#define CSL_HTS_DMA353_CONS0_CONTROL                                           (0x0000A508U)
#define CSL_HTS_DMA354_SCHEDULER_CONTROL                                       (0x0000A510U)
#define CSL_HTS_DMA354_CONS0_CONTROL                                           (0x0000A530U)
#define CSL_HTS_DMA355_SCHEDULER_CONTROL                                       (0x0000A538U)
#define CSL_HTS_DMA355_CONS0_CONTROL                                           (0x0000A558U)
#define CSL_HTS_DMA368_SCHEDULER_CONTROL                                       (0x0000A740U)
#define CSL_HTS_DMA368_CONS0_CONTROL                                           (0x0000A760U)
#define CSL_HTS_DMA369_SCHEDULER_CONTROL                                       (0x0000A768U)
#define CSL_HTS_DMA369_CONS0_CONTROL                                           (0x0000A788U)
#define CSL_HTS_DMA370_SCHEDULER_CONTROL                                       (0x0000A790U)
#define CSL_HTS_DMA370_CONS0_CONTROL                                           (0x0000A7B0U)
#define CSL_HTS_DMA371_SCHEDULER_CONTROL                                       (0x0000A7B8U)
#define CSL_HTS_DMA371_CONS0_CONTROL                                           (0x0000A7D8U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* PIPELINE_CONTROL */

#define CSL_HTS_PIPELINE_CONTROL_HW_EN_EVTSELECT_MASK                        (0x0000001CU)
#define CSL_HTS_PIPELINE_CONTROL_HW_EN_EVTSELECT_SHIFT                       (0x00000002U)
#define CSL_HTS_PIPELINE_CONTROL_HW_EN_EVTSELECT_MAX                         (0x00000007U)

#define CSL_HTS_PIPELINE_CONTROL_HW_EN_MASK                                  (0x00000002U)
#define CSL_HTS_PIPELINE_CONTROL_HW_EN_SHIFT                                 (0x00000001U)
#define CSL_HTS_PIPELINE_CONTROL_HW_EN_MAX                                   (0x00000001U)

#define CSL_HTS_PIPELINE_CONTROL_PIPE_EN_MASK                                (0x00000001U)
#define CSL_HTS_PIPELINE_CONTROL_PIPE_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_PIPELINE_CONTROL_PIPE_EN_MAX                                 (0x00000001U)

/* HWA0_SCHEDULER_CONTROL */

#define CSL_HTS_HWA0_SCHEDULER_CONTROL_DEBUG_RDY_MASK                          (0x00001000U)
#define CSL_HTS_HWA0_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                         (0x0000000CU)
#define CSL_HTS_HWA0_SCHEDULER_CONTROL_DEBUG_RDY_MAX                           (0x00000001U)

#define CSL_HTS_HWA0_SCHEDULER_CONTROL_STATE_MASK                              (0x00000780U)
#define CSL_HTS_HWA0_SCHEDULER_CONTROL_STATE_SHIFT                             (0x00000007U)
#define CSL_HTS_HWA0_SCHEDULER_CONTROL_STATE_MAX                               (0x0000000FU)

#define CSL_HTS_HWA0_SCHEDULER_CONTROL_PAUSE_MASK                              (0x00000040U)
#define CSL_HTS_HWA0_SCHEDULER_CONTROL_PAUSE_SHIFT                             (0x00000006U)
#define CSL_HTS_HWA0_SCHEDULER_CONTROL_PAUSE_MAX                               (0x00000001U)

#define CSL_HTS_HWA0_SCHEDULER_CONTROL_STRM_EN_MASK                            (0x00000020U)
#define CSL_HTS_HWA0_SCHEDULER_CONTROL_STRM_EN_SHIFT                           (0x00000005U)
#define CSL_HTS_HWA0_SCHEDULER_CONTROL_STRM_EN_MAX                             (0x00000001U)

#define CSL_HTS_HWA0_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                       (0x0000000EU)
#define CSL_HTS_HWA0_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                      (0x00000001U)
#define CSL_HTS_HWA0_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                        (0x00000007U)

#define CSL_HTS_HWA0_SCHEDULER_CONTROL_SCH_EN_MASK                             (0x00000001U)
#define CSL_HTS_HWA0_SCHEDULER_CONTROL_SCH_EN_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA0_SCHEDULER_CONTROL_SCH_EN_MAX                              (0x00000001U)

/* HWA0_HOP */

#define CSL_HTS_HWA0_HOP_TDONE_COUNT_MASK                                      (0x3FFE0000U)
#define CSL_HTS_HWA0_HOP_TDONE_COUNT_SHIFT                                     (0x00000011U)
#define CSL_HTS_HWA0_HOP_TDONE_COUNT_MAX                                       (0x00001FFFU)

#define CSL_HTS_HWA0_HOP_TDONE_COUNT_EN_MASK                                   (0x00010000U)
#define CSL_HTS_HWA0_HOP_TDONE_COUNT_EN_SHIFT                                  (0x00000010U)
#define CSL_HTS_HWA0_HOP_TDONE_COUNT_EN_MAX                                    (0x00000001U)

#define CSL_HTS_HWA0_HOP_HOP_THREAD_COUNT_MASK                                 (0x00003FFEU)
#define CSL_HTS_HWA0_HOP_HOP_THREAD_COUNT_SHIFT                                (0x00000001U)
#define CSL_HTS_HWA0_HOP_HOP_THREAD_COUNT_MAX                                  (0x00001FFFU)

#define CSL_HTS_HWA0_HOP_HOP_MASK                                              (0x00000001U)
#define CSL_HTS_HWA0_HOP_HOP_SHIFT                                             (0x00000000U)
#define CSL_HTS_HWA0_HOP_HOP_MAX                                               (0x00000001U)

/* HWA0_WDTIMER */

#define CSL_HTS_HWA0_WDTIMER_WDTIMER_COUNT_MASK                                (0x01FFFF00U)
#define CSL_HTS_HWA0_WDTIMER_WDTIMER_COUNT_SHIFT                               (0x00000008U)
#define CSL_HTS_HWA0_WDTIMER_WDTIMER_COUNT_MAX                                 (0x0001FFFFU)

#define CSL_HTS_HWA0_WDTIMER_WDTIMER_MODE_MASK                                 (0x00000004U)
#define CSL_HTS_HWA0_WDTIMER_WDTIMER_MODE_SHIFT                                (0x00000002U)
#define CSL_HTS_HWA0_WDTIMER_WDTIMER_MODE_MAX                                  (0x00000001U)

#define CSL_HTS_HWA0_WDTIMER_WDTIMER_STATUS_MASK                               (0x00000002U)
#define CSL_HTS_HWA0_WDTIMER_WDTIMER_STATUS_SHIFT                              (0x00000001U)
#define CSL_HTS_HWA0_WDTIMER_WDTIMER_STATUS_MAX                                (0x00000001U)

#define CSL_HTS_HWA0_WDTIMER_WDTIMER_EN_MASK                                   (0x00000001U)
#define CSL_HTS_HWA0_WDTIMER_WDTIMER_EN_SHIFT                                  (0x00000000U)
#define CSL_HTS_HWA0_WDTIMER_WDTIMER_EN_MAX                                    (0x00000001U)

/* HWA0_BW_LIMITER */

#define CSL_HTS_HWA0_BW_LIMITER_BW_CYCLE_COUNT_MASK                            (0x007FFF00U)
#define CSL_HTS_HWA0_BW_LIMITER_BW_CYCLE_COUNT_SHIFT                           (0x00000008U)
#define CSL_HTS_HWA0_BW_LIMITER_BW_CYCLE_COUNT_MAX                             (0x00007FFFU)

#define CSL_HTS_HWA0_BW_LIMITER_BW_TOKEN_COUNT_MASK                            (0x0000001EU)
#define CSL_HTS_HWA0_BW_LIMITER_BW_TOKEN_COUNT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA0_BW_LIMITER_BW_TOKEN_COUNT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA0_BW_LIMITER_BW_LIMITER_EN_MASK                             (0x00000001U)
#define CSL_HTS_HWA0_BW_LIMITER_BW_LIMITER_EN_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA0_BW_LIMITER_BW_LIMITER_EN_MAX                              (0x00000001U)

/* HWA0_SKIP_CONTROL */

#define CSL_HTS_HWA0_SKIP_CONTROL_SKIP_BOT_MASK                                (0x1FFF0000U)
#define CSL_HTS_HWA0_SKIP_CONTROL_SKIP_BOT_SHIFT                               (0x00000010U)
#define CSL_HTS_HWA0_SKIP_CONTROL_SKIP_BOT_MAX                                 (0x00001FFFU)

#define CSL_HTS_HWA0_SKIP_CONTROL_SKIP_TOP_MASK                                (0x00001FFFU)
#define CSL_HTS_HWA0_SKIP_CONTROL_SKIP_TOP_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA0_SKIP_CONTROL_SKIP_TOP_MAX                                 (0x00001FFFU)

/* HWA0_CONS0_CONTROL */

#define CSL_HTS_HWA0_CONS0_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA0_CONS0_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA0_CONS0_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA0_CONS0_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA0_CONS0_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA0_CONS0_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA0_CONS1_CONTROL */

#define CSL_HTS_HWA0_CONS1_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA0_CONS1_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA0_CONS1_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA0_CONS1_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA0_CONS1_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA0_CONS1_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA0_CONS2_CONTROL */

#define CSL_HTS_HWA0_CONS2_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA0_CONS2_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA0_CONS2_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA0_CONS2_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA0_CONS2_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA0_CONS2_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA0_CONS3_CONTROL */

#define CSL_HTS_HWA0_CONS3_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA0_CONS3_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA0_CONS3_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA0_CONS3_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA0_CONS3_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA0_CONS3_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA0_CONS4_CONTROL */

#define CSL_HTS_HWA0_CONS4_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA0_CONS4_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA0_CONS4_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA0_CONS4_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA0_CONS4_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA0_CONS4_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA0_CONS5_CONTROL */

#define CSL_HTS_HWA0_CONS5_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA0_CONS5_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA0_CONS5_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA0_CONS5_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA0_CONS5_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA0_CONS5_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA0_PROD0_CONTROL */

#define CSL_HTS_HWA0_PROD0_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA0_PROD0_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA0_PROD0_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA0_PROD0_CONTROL_SKIP_PEND_EN_MASK                           (0x00020000U)
#define CSL_HTS_HWA0_PROD0_CONTROL_SKIP_PEND_EN_SHIFT                          (0x00000011U)
#define CSL_HTS_HWA0_PROD0_CONTROL_SKIP_PEND_EN_MAX                            (0x00000001U)

#define CSL_HTS_HWA0_PROD0_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA0_PROD0_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA0_PROD0_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA0_PROD0_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA0_PROD0_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA0_PROD0_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA0_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA0_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA0_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA0_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA0_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA0_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA0_PROD0_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA0_PROD0_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA0_PROD0_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA0_PROD0_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA0_PROD0_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA0_PROD0_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* HWA0_PROD0_BUF_CONTROL */

#define CSL_HTS_HWA0_PROD0_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA0_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA0_PROD0_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA0_PROD0_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA0_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA0_PROD0_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA0_PROD0_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA0_PROD0_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA0_PROD0_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA0_PROD0_COUNT */

#define CSL_HTS_HWA0_PROD0_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA0_PROD0_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA0_PROD0_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA0_PROD0_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA0_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA0_PROD0_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA0_PROD0_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA0_PROD0_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA0_PROD0_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA0_PA0_CONTROL */

#define CSL_HTS_HWA0_PA0_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA0_PA0_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA0_PA0_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA0_PA0_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA0_PA0_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA0_PA0_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA0_PA0_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA0_PA0_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA0_PA0_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA0_PA0_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA0_PA0_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA0_PA0_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA0_PA0_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA0_PA0_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA0_PA0_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA0_PA0_PRODCOUNT */

#define CSL_HTS_HWA0_PA0_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA0_PA0_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA0_PA0_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA0_PA0_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA0_PA0_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA0_PA0_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA0_PROD1_CONTROL */

#define CSL_HTS_HWA0_PROD1_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA0_PROD1_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA0_PROD1_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA0_PROD1_CONTROL_SKIP_PEND_EN_MASK                           (0x00020000U)
#define CSL_HTS_HWA0_PROD1_CONTROL_SKIP_PEND_EN_SHIFT                          (0x00000011U)
#define CSL_HTS_HWA0_PROD1_CONTROL_SKIP_PEND_EN_MAX                            (0x00000001U)

#define CSL_HTS_HWA0_PROD1_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA0_PROD1_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA0_PROD1_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA0_PROD1_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA0_PROD1_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA0_PROD1_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA0_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA0_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA0_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA0_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA0_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA0_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA0_PROD1_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA0_PROD1_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA0_PROD1_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA0_PROD1_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA0_PROD1_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA0_PROD1_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* HWA0_PROD1_BUF_CONTROL */

#define CSL_HTS_HWA0_PROD1_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA0_PROD1_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA0_PROD1_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA0_PROD1_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA0_PROD1_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA0_PROD1_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA0_PROD1_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA0_PROD1_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA0_PROD1_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA0_PROD1_COUNT */

#define CSL_HTS_HWA0_PROD1_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA0_PROD1_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA0_PROD1_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA0_PROD1_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA0_PROD1_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA0_PROD1_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA0_PROD1_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA0_PROD1_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA0_PROD1_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA0_PA1_CONTROL */

#define CSL_HTS_HWA0_PA1_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA0_PA1_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA0_PA1_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA0_PA1_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA0_PA1_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA0_PA1_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA0_PA1_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA0_PA1_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA0_PA1_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA0_PA1_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA0_PA1_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA0_PA1_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA0_PA1_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA0_PA1_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA0_PA1_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA0_PA1_PRODCOUNT */

#define CSL_HTS_HWA0_PA1_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA0_PA1_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA0_PA1_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA0_PA1_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA0_PA1_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA0_PA1_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA0_PROD2_CONTROL */

#define CSL_HTS_HWA0_PROD2_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA0_PROD2_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA0_PROD2_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA0_PROD2_CONTROL_SKIP_PEND_EN_MASK                           (0x00020000U)
#define CSL_HTS_HWA0_PROD2_CONTROL_SKIP_PEND_EN_SHIFT                          (0x00000011U)
#define CSL_HTS_HWA0_PROD2_CONTROL_SKIP_PEND_EN_MAX                            (0x00000001U)

#define CSL_HTS_HWA0_PROD2_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA0_PROD2_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA0_PROD2_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA0_PROD2_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA0_PROD2_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA0_PROD2_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA0_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA0_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA0_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA0_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA0_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA0_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA0_PROD2_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA0_PROD2_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA0_PROD2_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA0_PROD2_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA0_PROD2_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA0_PROD2_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* HWA0_PROD2_BUF_CONTROL */

#define CSL_HTS_HWA0_PROD2_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA0_PROD2_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA0_PROD2_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA0_PROD2_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA0_PROD2_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA0_PROD2_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA0_PROD2_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA0_PROD2_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA0_PROD2_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA0_PROD2_COUNT */

#define CSL_HTS_HWA0_PROD2_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA0_PROD2_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA0_PROD2_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA0_PROD2_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA0_PROD2_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA0_PROD2_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA0_PROD2_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA0_PROD2_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA0_PROD2_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA0_PA2_CONTROL */

#define CSL_HTS_HWA0_PA2_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA0_PA2_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA0_PA2_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA0_PA2_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA0_PA2_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA0_PA2_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA0_PA2_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA0_PA2_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA0_PA2_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA0_PA2_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA0_PA2_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA0_PA2_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA0_PA2_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA0_PA2_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA0_PA2_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA0_PA2_PRODCOUNT */

#define CSL_HTS_HWA0_PA2_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA0_PA2_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA0_PA2_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA0_PA2_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA0_PA2_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA0_PA2_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA0_PROD3_CONTROL */

#define CSL_HTS_HWA0_PROD3_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA0_PROD3_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA0_PROD3_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA0_PROD3_CONTROL_SKIP_PEND_EN_MASK                           (0x00020000U)
#define CSL_HTS_HWA0_PROD3_CONTROL_SKIP_PEND_EN_SHIFT                          (0x00000011U)
#define CSL_HTS_HWA0_PROD3_CONTROL_SKIP_PEND_EN_MAX                            (0x00000001U)

#define CSL_HTS_HWA0_PROD3_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA0_PROD3_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA0_PROD3_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA0_PROD3_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA0_PROD3_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA0_PROD3_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA0_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA0_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA0_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA0_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA0_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA0_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA0_PROD3_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA0_PROD3_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA0_PROD3_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA0_PROD3_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA0_PROD3_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA0_PROD3_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* HWA0_PROD3_BUF_CONTROL */

#define CSL_HTS_HWA0_PROD3_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA0_PROD3_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA0_PROD3_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA0_PROD3_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA0_PROD3_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA0_PROD3_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA0_PROD3_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA0_PROD3_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA0_PROD3_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA0_PROD3_COUNT */

#define CSL_HTS_HWA0_PROD3_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA0_PROD3_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA0_PROD3_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA0_PROD3_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA0_PROD3_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA0_PROD3_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA0_PROD3_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA0_PROD3_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA0_PROD3_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA0_PA3_CONTROL */

#define CSL_HTS_HWA0_PA3_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA0_PA3_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA0_PA3_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA0_PA3_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA0_PA3_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA0_PA3_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA0_PA3_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA0_PA3_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA0_PA3_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA0_PA3_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA0_PA3_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA0_PA3_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA0_PA3_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA0_PA3_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA0_PA3_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA0_PA3_PRODCOUNT */

#define CSL_HTS_HWA0_PA3_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA0_PA3_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA0_PA3_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA0_PA3_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA0_PA3_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA0_PA3_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA0_PROD4_CONTROL */

#define CSL_HTS_HWA0_PROD4_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA0_PROD4_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA0_PROD4_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA0_PROD4_CONTROL_SKIP_PEND_EN_MASK                           (0x00020000U)
#define CSL_HTS_HWA0_PROD4_CONTROL_SKIP_PEND_EN_SHIFT                          (0x00000011U)
#define CSL_HTS_HWA0_PROD4_CONTROL_SKIP_PEND_EN_MAX                            (0x00000001U)

#define CSL_HTS_HWA0_PROD4_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA0_PROD4_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA0_PROD4_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA0_PROD4_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA0_PROD4_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA0_PROD4_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA0_PROD4_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA0_PROD4_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA0_PROD4_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA0_PROD4_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA0_PROD4_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA0_PROD4_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA0_PROD4_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA0_PROD4_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA0_PROD4_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA0_PROD4_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA0_PROD4_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA0_PROD4_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* HWA0_PROD4_BUF_CONTROL */

#define CSL_HTS_HWA0_PROD4_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA0_PROD4_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA0_PROD4_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA0_PROD4_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA0_PROD4_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA0_PROD4_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA0_PROD4_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA0_PROD4_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA0_PROD4_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA0_PROD4_COUNT */

#define CSL_HTS_HWA0_PROD4_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA0_PROD4_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA0_PROD4_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA0_PROD4_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA0_PROD4_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA0_PROD4_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA0_PROD4_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA0_PROD4_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA0_PROD4_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA0_PROD5_CONTROL */

#define CSL_HTS_HWA0_PROD5_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA0_PROD5_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA0_PROD5_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA0_PROD5_CONTROL_SKIP_PEND_EN_MASK                           (0x00020000U)
#define CSL_HTS_HWA0_PROD5_CONTROL_SKIP_PEND_EN_SHIFT                          (0x00000011U)
#define CSL_HTS_HWA0_PROD5_CONTROL_SKIP_PEND_EN_MAX                            (0x00000001U)

#define CSL_HTS_HWA0_PROD5_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA0_PROD5_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA0_PROD5_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA0_PROD5_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA0_PROD5_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA0_PROD5_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA0_PROD5_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA0_PROD5_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA0_PROD5_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA0_PROD5_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA0_PROD5_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA0_PROD5_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA0_PROD5_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA0_PROD5_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA0_PROD5_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA0_PROD5_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA0_PROD5_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA0_PROD5_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* HWA0_PROD5_BUF_CONTROL */

#define CSL_HTS_HWA0_PROD5_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA0_PROD5_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA0_PROD5_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA0_PROD5_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA0_PROD5_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA0_PROD5_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA0_PROD5_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA0_PROD5_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA0_PROD5_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA0_PROD5_COUNT */

#define CSL_HTS_HWA0_PROD5_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA0_PROD5_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA0_PROD5_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA0_PROD5_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA0_PROD5_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA0_PROD5_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA0_PROD5_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA0_PROD5_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA0_PROD5_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA0_PROD6_CONTROL */

#define CSL_HTS_HWA0_PROD6_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA0_PROD6_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA0_PROD6_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA0_PROD6_CONTROL_SKIP_PEND_EN_MASK                           (0x00020000U)
#define CSL_HTS_HWA0_PROD6_CONTROL_SKIP_PEND_EN_SHIFT                          (0x00000011U)
#define CSL_HTS_HWA0_PROD6_CONTROL_SKIP_PEND_EN_MAX                            (0x00000001U)

#define CSL_HTS_HWA0_PROD6_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA0_PROD6_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA0_PROD6_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA0_PROD6_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA0_PROD6_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA0_PROD6_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA0_PROD6_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA0_PROD6_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA0_PROD6_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA0_PROD6_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA0_PROD6_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA0_PROD6_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA0_PROD6_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA0_PROD6_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA0_PROD6_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA0_PROD6_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA0_PROD6_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA0_PROD6_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* HWA0_PROD6_BUF_CONTROL */

#define CSL_HTS_HWA0_PROD6_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA0_PROD6_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA0_PROD6_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA0_PROD6_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA0_PROD6_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA0_PROD6_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA0_PROD6_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA0_PROD6_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA0_PROD6_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA0_PROD6_COUNT */

#define CSL_HTS_HWA0_PROD6_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA0_PROD6_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA0_PROD6_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA0_PROD6_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA0_PROD6_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA0_PROD6_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA0_PROD6_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA0_PROD6_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA0_PROD6_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA1_SCHEDULER_CONTROL */

#define CSL_HTS_HWA1_SCHEDULER_CONTROL_DEBUG_RDY_MASK                          (0x00001000U)
#define CSL_HTS_HWA1_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                         (0x0000000CU)
#define CSL_HTS_HWA1_SCHEDULER_CONTROL_DEBUG_RDY_MAX                           (0x00000001U)

#define CSL_HTS_HWA1_SCHEDULER_CONTROL_STATE_MASK                              (0x00000780U)
#define CSL_HTS_HWA1_SCHEDULER_CONTROL_STATE_SHIFT                             (0x00000007U)
#define CSL_HTS_HWA1_SCHEDULER_CONTROL_STATE_MAX                               (0x0000000FU)

#define CSL_HTS_HWA1_SCHEDULER_CONTROL_PAUSE_MASK                              (0x00000040U)
#define CSL_HTS_HWA1_SCHEDULER_CONTROL_PAUSE_SHIFT                             (0x00000006U)
#define CSL_HTS_HWA1_SCHEDULER_CONTROL_PAUSE_MAX                               (0x00000001U)

#define CSL_HTS_HWA1_SCHEDULER_CONTROL_STRM_EN_MASK                            (0x00000020U)
#define CSL_HTS_HWA1_SCHEDULER_CONTROL_STRM_EN_SHIFT                           (0x00000005U)
#define CSL_HTS_HWA1_SCHEDULER_CONTROL_STRM_EN_MAX                             (0x00000001U)

#define CSL_HTS_HWA1_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                       (0x0000000EU)
#define CSL_HTS_HWA1_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                      (0x00000001U)
#define CSL_HTS_HWA1_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                        (0x00000007U)

#define CSL_HTS_HWA1_SCHEDULER_CONTROL_SCH_EN_MASK                             (0x00000001U)
#define CSL_HTS_HWA1_SCHEDULER_CONTROL_SCH_EN_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA1_SCHEDULER_CONTROL_SCH_EN_MAX                              (0x00000001U)

/* HWA1_HOP */

#define CSL_HTS_HWA1_HOP_TDONE_COUNT_MASK                                      (0x3FFE0000U)
#define CSL_HTS_HWA1_HOP_TDONE_COUNT_SHIFT                                     (0x00000011U)
#define CSL_HTS_HWA1_HOP_TDONE_COUNT_MAX                                       (0x00001FFFU)

#define CSL_HTS_HWA1_HOP_TDONE_COUNT_EN_MASK                                   (0x00010000U)
#define CSL_HTS_HWA1_HOP_TDONE_COUNT_EN_SHIFT                                  (0x00000010U)
#define CSL_HTS_HWA1_HOP_TDONE_COUNT_EN_MAX                                    (0x00000001U)

#define CSL_HTS_HWA1_HOP_HOP_THREAD_COUNT_MASK                                 (0x00003FFEU)
#define CSL_HTS_HWA1_HOP_HOP_THREAD_COUNT_SHIFT                                (0x00000001U)
#define CSL_HTS_HWA1_HOP_HOP_THREAD_COUNT_MAX                                  (0x00001FFFU)

#define CSL_HTS_HWA1_HOP_HOP_MASK                                              (0x00000001U)
#define CSL_HTS_HWA1_HOP_HOP_SHIFT                                             (0x00000000U)
#define CSL_HTS_HWA1_HOP_HOP_MAX                                               (0x00000001U)

/* HWA1_WDTIMER */

#define CSL_HTS_HWA1_WDTIMER_WDTIMER_COUNT_MASK                                (0x01FFFF00U)
#define CSL_HTS_HWA1_WDTIMER_WDTIMER_COUNT_SHIFT                               (0x00000008U)
#define CSL_HTS_HWA1_WDTIMER_WDTIMER_COUNT_MAX                                 (0x0001FFFFU)

#define CSL_HTS_HWA1_WDTIMER_WDTIMER_MODE_MASK                                 (0x00000004U)
#define CSL_HTS_HWA1_WDTIMER_WDTIMER_MODE_SHIFT                                (0x00000002U)
#define CSL_HTS_HWA1_WDTIMER_WDTIMER_MODE_MAX                                  (0x00000001U)

#define CSL_HTS_HWA1_WDTIMER_WDTIMER_STATUS_MASK                               (0x00000002U)
#define CSL_HTS_HWA1_WDTIMER_WDTIMER_STATUS_SHIFT                              (0x00000001U)
#define CSL_HTS_HWA1_WDTIMER_WDTIMER_STATUS_MAX                                (0x00000001U)

#define CSL_HTS_HWA1_WDTIMER_WDTIMER_EN_MASK                                   (0x00000001U)
#define CSL_HTS_HWA1_WDTIMER_WDTIMER_EN_SHIFT                                  (0x00000000U)
#define CSL_HTS_HWA1_WDTIMER_WDTIMER_EN_MAX                                    (0x00000001U)

/* HWA1_BW_LIMITER */

#define CSL_HTS_HWA1_BW_LIMITER_BW_CYCLE_COUNT_MASK                            (0x007FFF00U)
#define CSL_HTS_HWA1_BW_LIMITER_BW_CYCLE_COUNT_SHIFT                           (0x00000008U)
#define CSL_HTS_HWA1_BW_LIMITER_BW_CYCLE_COUNT_MAX                             (0x00007FFFU)

#define CSL_HTS_HWA1_BW_LIMITER_BW_TOKEN_COUNT_MASK                            (0x0000001EU)
#define CSL_HTS_HWA1_BW_LIMITER_BW_TOKEN_COUNT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA1_BW_LIMITER_BW_TOKEN_COUNT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA1_BW_LIMITER_BW_LIMITER_EN_MASK                             (0x00000001U)
#define CSL_HTS_HWA1_BW_LIMITER_BW_LIMITER_EN_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA1_BW_LIMITER_BW_LIMITER_EN_MAX                              (0x00000001U)

/* HWA1_SKIP_CONTROL */

#define CSL_HTS_HWA1_SKIP_CONTROL_SKIP_BOT_MASK                                (0x1FFF0000U)
#define CSL_HTS_HWA1_SKIP_CONTROL_SKIP_BOT_SHIFT                               (0x00000010U)
#define CSL_HTS_HWA1_SKIP_CONTROL_SKIP_BOT_MAX                                 (0x00001FFFU)

#define CSL_HTS_HWA1_SKIP_CONTROL_SKIP_TOP_MASK                                (0x00001FFFU)
#define CSL_HTS_HWA1_SKIP_CONTROL_SKIP_TOP_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA1_SKIP_CONTROL_SKIP_TOP_MAX                                 (0x00001FFFU)

/* HWA1_CONS0_CONTROL */

#define CSL_HTS_HWA1_CONS0_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA1_CONS0_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA1_CONS0_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA1_CONS0_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA1_CONS0_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA1_CONS0_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA1_CONS1_CONTROL */

#define CSL_HTS_HWA1_CONS1_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA1_CONS1_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA1_CONS1_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA1_CONS1_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA1_CONS1_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA1_CONS1_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA1_CONS2_CONTROL */

#define CSL_HTS_HWA1_CONS2_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA1_CONS2_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA1_CONS2_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA1_CONS2_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA1_CONS2_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA1_CONS2_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA1_CONS3_CONTROL */

#define CSL_HTS_HWA1_CONS3_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA1_CONS3_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA1_CONS3_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA1_CONS3_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA1_CONS3_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA1_CONS3_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA1_CONS4_CONTROL */

#define CSL_HTS_HWA1_CONS4_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA1_CONS4_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA1_CONS4_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA1_CONS4_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA1_CONS4_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA1_CONS4_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA1_CONS5_CONTROL */

#define CSL_HTS_HWA1_CONS5_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA1_CONS5_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA1_CONS5_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA1_CONS5_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA1_CONS5_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA1_CONS5_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA1_PROD0_CONTROL */

#define CSL_HTS_HWA1_PROD0_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA1_PROD0_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA1_PROD0_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA1_PROD0_CONTROL_SKIP_PEND_EN_MASK                           (0x00020000U)
#define CSL_HTS_HWA1_PROD0_CONTROL_SKIP_PEND_EN_SHIFT                          (0x00000011U)
#define CSL_HTS_HWA1_PROD0_CONTROL_SKIP_PEND_EN_MAX                            (0x00000001U)

#define CSL_HTS_HWA1_PROD0_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA1_PROD0_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA1_PROD0_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA1_PROD0_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA1_PROD0_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA1_PROD0_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA1_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA1_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA1_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA1_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA1_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA1_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA1_PROD0_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA1_PROD0_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA1_PROD0_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA1_PROD0_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA1_PROD0_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA1_PROD0_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* HWA1_PROD0_BUF_CONTROL */

#define CSL_HTS_HWA1_PROD0_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA1_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA1_PROD0_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA1_PROD0_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA1_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA1_PROD0_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA1_PROD0_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA1_PROD0_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA1_PROD0_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA1_PROD0_COUNT */

#define CSL_HTS_HWA1_PROD0_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA1_PROD0_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA1_PROD0_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA1_PROD0_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA1_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA1_PROD0_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA1_PROD0_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA1_PROD0_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA1_PROD0_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA1_PA0_CONTROL */

#define CSL_HTS_HWA1_PA0_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA1_PA0_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA1_PA0_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA1_PA0_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA1_PA0_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA1_PA0_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA1_PA0_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA1_PA0_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA1_PA0_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA1_PA0_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA1_PA0_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA1_PA0_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA1_PA0_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA1_PA0_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA1_PA0_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA1_PA0_PRODCOUNT */

#define CSL_HTS_HWA1_PA0_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA1_PA0_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA1_PA0_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA1_PA0_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA1_PA0_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA1_PA0_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA1_PROD1_CONTROL */

#define CSL_HTS_HWA1_PROD1_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA1_PROD1_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA1_PROD1_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA1_PROD1_CONTROL_SKIP_PEND_EN_MASK                           (0x00020000U)
#define CSL_HTS_HWA1_PROD1_CONTROL_SKIP_PEND_EN_SHIFT                          (0x00000011U)
#define CSL_HTS_HWA1_PROD1_CONTROL_SKIP_PEND_EN_MAX                            (0x00000001U)

#define CSL_HTS_HWA1_PROD1_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA1_PROD1_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA1_PROD1_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA1_PROD1_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA1_PROD1_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA1_PROD1_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA1_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA1_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA1_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA1_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA1_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA1_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA1_PROD1_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA1_PROD1_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA1_PROD1_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA1_PROD1_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA1_PROD1_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA1_PROD1_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* HWA1_PROD1_BUF_CONTROL */

#define CSL_HTS_HWA1_PROD1_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA1_PROD1_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA1_PROD1_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA1_PROD1_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA1_PROD1_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA1_PROD1_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA1_PROD1_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA1_PROD1_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA1_PROD1_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA1_PROD1_COUNT */

#define CSL_HTS_HWA1_PROD1_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA1_PROD1_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA1_PROD1_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA1_PROD1_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA1_PROD1_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA1_PROD1_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA1_PROD1_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA1_PROD1_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA1_PROD1_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA1_PA1_CONTROL */

#define CSL_HTS_HWA1_PA1_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA1_PA1_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA1_PA1_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA1_PA1_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA1_PA1_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA1_PA1_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA1_PA1_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA1_PA1_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA1_PA1_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA1_PA1_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA1_PA1_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA1_PA1_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA1_PA1_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA1_PA1_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA1_PA1_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA1_PA1_PRODCOUNT */

#define CSL_HTS_HWA1_PA1_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA1_PA1_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA1_PA1_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA1_PA1_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA1_PA1_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA1_PA1_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA1_PROD2_CONTROL */

#define CSL_HTS_HWA1_PROD2_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA1_PROD2_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA1_PROD2_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA1_PROD2_CONTROL_SKIP_PEND_EN_MASK                           (0x00020000U)
#define CSL_HTS_HWA1_PROD2_CONTROL_SKIP_PEND_EN_SHIFT                          (0x00000011U)
#define CSL_HTS_HWA1_PROD2_CONTROL_SKIP_PEND_EN_MAX                            (0x00000001U)

#define CSL_HTS_HWA1_PROD2_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA1_PROD2_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA1_PROD2_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA1_PROD2_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA1_PROD2_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA1_PROD2_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA1_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA1_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA1_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA1_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA1_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA1_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA1_PROD2_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA1_PROD2_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA1_PROD2_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA1_PROD2_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA1_PROD2_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA1_PROD2_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* HWA1_PROD2_BUF_CONTROL */

#define CSL_HTS_HWA1_PROD2_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA1_PROD2_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA1_PROD2_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA1_PROD2_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA1_PROD2_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA1_PROD2_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA1_PROD2_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA1_PROD2_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA1_PROD2_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA1_PROD2_COUNT */

#define CSL_HTS_HWA1_PROD2_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA1_PROD2_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA1_PROD2_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA1_PROD2_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA1_PROD2_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA1_PROD2_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA1_PROD2_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA1_PROD2_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA1_PROD2_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA1_PA2_CONTROL */

#define CSL_HTS_HWA1_PA2_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA1_PA2_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA1_PA2_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA1_PA2_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA1_PA2_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA1_PA2_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA1_PA2_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA1_PA2_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA1_PA2_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA1_PA2_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA1_PA2_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA1_PA2_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA1_PA2_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA1_PA2_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA1_PA2_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA1_PA2_PRODCOUNT */

#define CSL_HTS_HWA1_PA2_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA1_PA2_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA1_PA2_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA1_PA2_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA1_PA2_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA1_PA2_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA1_PROD3_CONTROL */

#define CSL_HTS_HWA1_PROD3_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA1_PROD3_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA1_PROD3_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA1_PROD3_CONTROL_SKIP_PEND_EN_MASK                           (0x00020000U)
#define CSL_HTS_HWA1_PROD3_CONTROL_SKIP_PEND_EN_SHIFT                          (0x00000011U)
#define CSL_HTS_HWA1_PROD3_CONTROL_SKIP_PEND_EN_MAX                            (0x00000001U)

#define CSL_HTS_HWA1_PROD3_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA1_PROD3_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA1_PROD3_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA1_PROD3_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA1_PROD3_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA1_PROD3_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA1_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA1_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA1_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA1_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA1_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA1_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA1_PROD3_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA1_PROD3_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA1_PROD3_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA1_PROD3_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA1_PROD3_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA1_PROD3_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* HWA1_PROD3_BUF_CONTROL */

#define CSL_HTS_HWA1_PROD3_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA1_PROD3_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA1_PROD3_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA1_PROD3_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA1_PROD3_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA1_PROD3_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA1_PROD3_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA1_PROD3_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA1_PROD3_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA1_PROD3_COUNT */

#define CSL_HTS_HWA1_PROD3_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA1_PROD3_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA1_PROD3_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA1_PROD3_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA1_PROD3_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA1_PROD3_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA1_PROD3_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA1_PROD3_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA1_PROD3_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA1_PA3_CONTROL */

#define CSL_HTS_HWA1_PA3_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA1_PA3_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA1_PA3_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA1_PA3_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA1_PA3_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA1_PA3_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA1_PA3_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA1_PA3_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA1_PA3_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA1_PA3_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA1_PA3_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA1_PA3_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA1_PA3_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA1_PA3_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA1_PA3_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA1_PA3_PRODCOUNT */

#define CSL_HTS_HWA1_PA3_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA1_PA3_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA1_PA3_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA1_PA3_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA1_PA3_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA1_PA3_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA1_PROD4_CONTROL */

#define CSL_HTS_HWA1_PROD4_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA1_PROD4_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA1_PROD4_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA1_PROD4_CONTROL_SKIP_PEND_EN_MASK                           (0x00020000U)
#define CSL_HTS_HWA1_PROD4_CONTROL_SKIP_PEND_EN_SHIFT                          (0x00000011U)
#define CSL_HTS_HWA1_PROD4_CONTROL_SKIP_PEND_EN_MAX                            (0x00000001U)

#define CSL_HTS_HWA1_PROD4_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA1_PROD4_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA1_PROD4_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA1_PROD4_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA1_PROD4_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA1_PROD4_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA1_PROD4_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA1_PROD4_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA1_PROD4_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA1_PROD4_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA1_PROD4_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA1_PROD4_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA1_PROD4_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA1_PROD4_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA1_PROD4_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA1_PROD4_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA1_PROD4_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA1_PROD4_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* HWA1_PROD4_BUF_CONTROL */

#define CSL_HTS_HWA1_PROD4_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA1_PROD4_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA1_PROD4_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA1_PROD4_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA1_PROD4_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA1_PROD4_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA1_PROD4_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA1_PROD4_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA1_PROD4_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA1_PROD4_COUNT */

#define CSL_HTS_HWA1_PROD4_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA1_PROD4_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA1_PROD4_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA1_PROD4_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA1_PROD4_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA1_PROD4_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA1_PROD4_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA1_PROD4_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA1_PROD4_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA1_PROD5_CONTROL */

#define CSL_HTS_HWA1_PROD5_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA1_PROD5_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA1_PROD5_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA1_PROD5_CONTROL_SKIP_PEND_EN_MASK                           (0x00020000U)
#define CSL_HTS_HWA1_PROD5_CONTROL_SKIP_PEND_EN_SHIFT                          (0x00000011U)
#define CSL_HTS_HWA1_PROD5_CONTROL_SKIP_PEND_EN_MAX                            (0x00000001U)

#define CSL_HTS_HWA1_PROD5_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA1_PROD5_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA1_PROD5_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA1_PROD5_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA1_PROD5_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA1_PROD5_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA1_PROD5_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA1_PROD5_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA1_PROD5_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA1_PROD5_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA1_PROD5_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA1_PROD5_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA1_PROD5_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA1_PROD5_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA1_PROD5_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA1_PROD5_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA1_PROD5_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA1_PROD5_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* HWA1_PROD5_BUF_CONTROL */

#define CSL_HTS_HWA1_PROD5_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA1_PROD5_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA1_PROD5_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA1_PROD5_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA1_PROD5_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA1_PROD5_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA1_PROD5_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA1_PROD5_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA1_PROD5_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA1_PROD5_COUNT */

#define CSL_HTS_HWA1_PROD5_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA1_PROD5_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA1_PROD5_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA1_PROD5_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA1_PROD5_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA1_PROD5_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA1_PROD5_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA1_PROD5_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA1_PROD5_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA1_PROD6_CONTROL */

#define CSL_HTS_HWA1_PROD6_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA1_PROD6_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA1_PROD6_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA1_PROD6_CONTROL_SKIP_PEND_EN_MASK                           (0x00020000U)
#define CSL_HTS_HWA1_PROD6_CONTROL_SKIP_PEND_EN_SHIFT                          (0x00000011U)
#define CSL_HTS_HWA1_PROD6_CONTROL_SKIP_PEND_EN_MAX                            (0x00000001U)

#define CSL_HTS_HWA1_PROD6_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA1_PROD6_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA1_PROD6_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA1_PROD6_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA1_PROD6_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA1_PROD6_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA1_PROD6_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA1_PROD6_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA1_PROD6_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA1_PROD6_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA1_PROD6_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA1_PROD6_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA1_PROD6_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA1_PROD6_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA1_PROD6_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA1_PROD6_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA1_PROD6_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA1_PROD6_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* HWA1_PROD6_BUF_CONTROL */

#define CSL_HTS_HWA1_PROD6_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA1_PROD6_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA1_PROD6_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA1_PROD6_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA1_PROD6_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA1_PROD6_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA1_PROD6_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA1_PROD6_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA1_PROD6_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA1_PROD6_COUNT */

#define CSL_HTS_HWA1_PROD6_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA1_PROD6_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA1_PROD6_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA1_PROD6_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA1_PROD6_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA1_PROD6_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA1_PROD6_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA1_PROD6_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA1_PROD6_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA2_SCHEDULER_CONTROL */

#define CSL_HTS_HWA2_SCHEDULER_CONTROL_EOR_EN_MASK                             (0x00400000U)
#define CSL_HTS_HWA2_SCHEDULER_CONTROL_EOR_EN_SHIFT                            (0x00000016U)
#define CSL_HTS_HWA2_SCHEDULER_CONTROL_EOR_EN_MAX                              (0x00000001U)

#define CSL_HTS_HWA2_SCHEDULER_CONTROL_DEBUG_RDY_MASK                          (0x00001000U)
#define CSL_HTS_HWA2_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                         (0x0000000CU)
#define CSL_HTS_HWA2_SCHEDULER_CONTROL_DEBUG_RDY_MAX                           (0x00000001U)

#define CSL_HTS_HWA2_SCHEDULER_CONTROL_STATE_MASK                              (0x00000780U)
#define CSL_HTS_HWA2_SCHEDULER_CONTROL_STATE_SHIFT                             (0x00000007U)
#define CSL_HTS_HWA2_SCHEDULER_CONTROL_STATE_MAX                               (0x0000000FU)

#define CSL_HTS_HWA2_SCHEDULER_CONTROL_PAUSE_MASK                              (0x00000040U)
#define CSL_HTS_HWA2_SCHEDULER_CONTROL_PAUSE_SHIFT                             (0x00000006U)
#define CSL_HTS_HWA2_SCHEDULER_CONTROL_PAUSE_MAX                               (0x00000001U)

#define CSL_HTS_HWA2_SCHEDULER_CONTROL_STRM_EN_MASK                            (0x00000020U)
#define CSL_HTS_HWA2_SCHEDULER_CONTROL_STRM_EN_SHIFT                           (0x00000005U)
#define CSL_HTS_HWA2_SCHEDULER_CONTROL_STRM_EN_MAX                             (0x00000001U)

#define CSL_HTS_HWA2_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                       (0x0000000EU)
#define CSL_HTS_HWA2_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                      (0x00000001U)
#define CSL_HTS_HWA2_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                        (0x00000007U)

#define CSL_HTS_HWA2_SCHEDULER_CONTROL_SCH_EN_MASK                             (0x00000001U)
#define CSL_HTS_HWA2_SCHEDULER_CONTROL_SCH_EN_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA2_SCHEDULER_CONTROL_SCH_EN_MAX                              (0x00000001U)

/* HWA2_HOP */

#define CSL_HTS_HWA2_HOP_TDONE_COUNT_MASK                                      (0x3FFE0000U)
#define CSL_HTS_HWA2_HOP_TDONE_COUNT_SHIFT                                     (0x00000011U)
#define CSL_HTS_HWA2_HOP_TDONE_COUNT_MAX                                       (0x00001FFFU)

#define CSL_HTS_HWA2_HOP_TDONE_COUNT_EN_MASK                                   (0x00010000U)
#define CSL_HTS_HWA2_HOP_TDONE_COUNT_EN_SHIFT                                  (0x00000010U)
#define CSL_HTS_HWA2_HOP_TDONE_COUNT_EN_MAX                                    (0x00000001U)

#define CSL_HTS_HWA2_HOP_HOP_THREAD_COUNT_MASK                                 (0x00003FFEU)
#define CSL_HTS_HWA2_HOP_HOP_THREAD_COUNT_SHIFT                                (0x00000001U)
#define CSL_HTS_HWA2_HOP_HOP_THREAD_COUNT_MAX                                  (0x00001FFFU)

#define CSL_HTS_HWA2_HOP_HOP_MASK                                              (0x00000001U)
#define CSL_HTS_HWA2_HOP_HOP_SHIFT                                             (0x00000000U)
#define CSL_HTS_HWA2_HOP_HOP_MAX                                               (0x00000001U)

/* HWA2_WDTIMER */

#define CSL_HTS_HWA2_WDTIMER_WDTIMER_COUNT_MASK                                (0x01FFFF00U)
#define CSL_HTS_HWA2_WDTIMER_WDTIMER_COUNT_SHIFT                               (0x00000008U)
#define CSL_HTS_HWA2_WDTIMER_WDTIMER_COUNT_MAX                                 (0x0001FFFFU)

#define CSL_HTS_HWA2_WDTIMER_WDTIMER_MODE_MASK                                 (0x00000004U)
#define CSL_HTS_HWA2_WDTIMER_WDTIMER_MODE_SHIFT                                (0x00000002U)
#define CSL_HTS_HWA2_WDTIMER_WDTIMER_MODE_MAX                                  (0x00000001U)

#define CSL_HTS_HWA2_WDTIMER_WDTIMER_STATUS_MASK                               (0x00000002U)
#define CSL_HTS_HWA2_WDTIMER_WDTIMER_STATUS_SHIFT                              (0x00000001U)
#define CSL_HTS_HWA2_WDTIMER_WDTIMER_STATUS_MAX                                (0x00000001U)

#define CSL_HTS_HWA2_WDTIMER_WDTIMER_EN_MASK                                   (0x00000001U)
#define CSL_HTS_HWA2_WDTIMER_WDTIMER_EN_SHIFT                                  (0x00000000U)
#define CSL_HTS_HWA2_WDTIMER_WDTIMER_EN_MAX                                    (0x00000001U)

/* HWA2_BW_LIMITER */

#define CSL_HTS_HWA2_BW_LIMITER_BW_CYCLE_COUNT_MASK                            (0x007FFF00U)
#define CSL_HTS_HWA2_BW_LIMITER_BW_CYCLE_COUNT_SHIFT                           (0x00000008U)
#define CSL_HTS_HWA2_BW_LIMITER_BW_CYCLE_COUNT_MAX                             (0x00007FFFU)

#define CSL_HTS_HWA2_BW_LIMITER_BW_TOKEN_COUNT_MASK                            (0x0000001EU)
#define CSL_HTS_HWA2_BW_LIMITER_BW_TOKEN_COUNT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA2_BW_LIMITER_BW_TOKEN_COUNT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA2_BW_LIMITER_BW_LIMITER_EN_MASK                             (0x00000001U)
#define CSL_HTS_HWA2_BW_LIMITER_BW_LIMITER_EN_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA2_BW_LIMITER_BW_LIMITER_EN_MAX                              (0x00000001U)

/* HWA2_CONS0_CONTROL */

#define CSL_HTS_HWA2_CONS0_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA2_CONS0_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA2_CONS0_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA2_CONS0_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA2_CONS0_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA2_CONS0_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA2_CONS1_CONTROL */

#define CSL_HTS_HWA2_CONS1_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA2_CONS1_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA2_CONS1_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA2_CONS1_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA2_CONS1_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA2_CONS1_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA2_CONS2_CONTROL */

#define CSL_HTS_HWA2_CONS2_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA2_CONS2_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA2_CONS2_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA2_CONS2_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA2_CONS2_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA2_CONS2_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA2_PROD0_CONTROL */

#define CSL_HTS_HWA2_PROD0_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA2_PROD0_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA2_PROD0_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA2_PROD0_CONTROL_PARTIAL_BPR_COUNT_MASK                      (0x003C0000U)
#define CSL_HTS_HWA2_PROD0_CONTROL_PARTIAL_BPR_COUNT_SHIFT                     (0x00000012U)
#define CSL_HTS_HWA2_PROD0_CONTROL_PARTIAL_BPR_COUNT_MAX                       (0x0000000FU)

#define CSL_HTS_HWA2_PROD0_CONTROL_PARTIAL_BPR_TRIGMODE_MASK                   (0x00C00000U)
#define CSL_HTS_HWA2_PROD0_CONTROL_PARTIAL_BPR_TRIGMODE_SHIFT                  (0x00000016U)
#define CSL_HTS_HWA2_PROD0_CONTROL_PARTIAL_BPR_TRIGMODE_MAX                    (0x00000003U)

#define CSL_HTS_HWA2_PROD0_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA2_PROD0_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA2_PROD0_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA2_PROD0_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA2_PROD0_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA2_PROD0_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA2_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA2_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA2_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA2_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA2_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA2_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA2_PROD0_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA2_PROD0_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA2_PROD0_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA2_PROD0_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA2_PROD0_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA2_PROD0_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* HWA2_PROD0_BUF_CONTROL */

#define CSL_HTS_HWA2_PROD0_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA2_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA2_PROD0_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA2_PROD0_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA2_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA2_PROD0_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA2_PROD0_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA2_PROD0_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA2_PROD0_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA2_PROD0_COUNT */

#define CSL_HTS_HWA2_PROD0_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA2_PROD0_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA2_PROD0_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA2_PROD0_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA2_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA2_PROD0_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA2_PROD0_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA2_PROD0_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA2_PROD0_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA2_PA0_CONTROL */

#define CSL_HTS_HWA2_PA0_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA2_PA0_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA2_PA0_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA2_PA0_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA2_PA0_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA2_PA0_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA2_PA0_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA2_PA0_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA2_PA0_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA2_PA0_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA2_PA0_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA2_PA0_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA2_PA0_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA2_PA0_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA2_PA0_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA2_PA0_PRODCOUNT */

#define CSL_HTS_HWA2_PA0_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA2_PA0_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA2_PA0_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA2_PA0_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA2_PA0_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA2_PA0_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA2_PROD1_CONTROL */

#define CSL_HTS_HWA2_PROD1_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA2_PROD1_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA2_PROD1_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA2_PROD1_CONTROL_PARTIAL_BPR_COUNT_MASK                      (0x003C0000U)
#define CSL_HTS_HWA2_PROD1_CONTROL_PARTIAL_BPR_COUNT_SHIFT                     (0x00000012U)
#define CSL_HTS_HWA2_PROD1_CONTROL_PARTIAL_BPR_COUNT_MAX                       (0x0000000FU)

#define CSL_HTS_HWA2_PROD1_CONTROL_PARTIAL_BPR_TRIGMODE_MASK                   (0x00C00000U)
#define CSL_HTS_HWA2_PROD1_CONTROL_PARTIAL_BPR_TRIGMODE_SHIFT                  (0x00000016U)
#define CSL_HTS_HWA2_PROD1_CONTROL_PARTIAL_BPR_TRIGMODE_MAX                    (0x00000003U)

#define CSL_HTS_HWA2_PROD1_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA2_PROD1_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA2_PROD1_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA2_PROD1_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA2_PROD1_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA2_PROD1_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA2_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA2_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA2_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA2_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA2_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA2_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA2_PROD1_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA2_PROD1_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA2_PROD1_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA2_PROD1_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA2_PROD1_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA2_PROD1_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* HWA2_PROD1_BUF_CONTROL */

#define CSL_HTS_HWA2_PROD1_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA2_PROD1_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA2_PROD1_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA2_PROD1_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA2_PROD1_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA2_PROD1_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA2_PROD1_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA2_PROD1_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA2_PROD1_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA2_PROD1_COUNT */

#define CSL_HTS_HWA2_PROD1_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA2_PROD1_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA2_PROD1_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA2_PROD1_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA2_PROD1_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA2_PROD1_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA2_PROD1_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA2_PROD1_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA2_PROD1_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA2_PA1_CONTROL */

#define CSL_HTS_HWA2_PA1_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA2_PA1_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA2_PA1_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA2_PA1_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA2_PA1_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA2_PA1_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA2_PA1_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA2_PA1_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA2_PA1_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA2_PA1_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA2_PA1_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA2_PA1_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA2_PA1_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA2_PA1_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA2_PA1_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA2_PA1_PRODCOUNT */

#define CSL_HTS_HWA2_PA1_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA2_PA1_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA2_PA1_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA2_PA1_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA2_PA1_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA2_PA1_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA2_PROD2_CONTROL */

#define CSL_HTS_HWA2_PROD2_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA2_PROD2_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA2_PROD2_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA2_PROD2_CONTROL_PARTIAL_BPR_COUNT_MASK                      (0x003C0000U)
#define CSL_HTS_HWA2_PROD2_CONTROL_PARTIAL_BPR_COUNT_SHIFT                     (0x00000012U)
#define CSL_HTS_HWA2_PROD2_CONTROL_PARTIAL_BPR_COUNT_MAX                       (0x0000000FU)

#define CSL_HTS_HWA2_PROD2_CONTROL_PARTIAL_BPR_TRIGMODE_MASK                   (0x00C00000U)
#define CSL_HTS_HWA2_PROD2_CONTROL_PARTIAL_BPR_TRIGMODE_SHIFT                  (0x00000016U)
#define CSL_HTS_HWA2_PROD2_CONTROL_PARTIAL_BPR_TRIGMODE_MAX                    (0x00000003U)

#define CSL_HTS_HWA2_PROD2_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA2_PROD2_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA2_PROD2_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA2_PROD2_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA2_PROD2_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA2_PROD2_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA2_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA2_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA2_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA2_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA2_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA2_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA2_PROD2_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA2_PROD2_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA2_PROD2_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA2_PROD2_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA2_PROD2_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA2_PROD2_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* HWA2_PROD2_BUF_CONTROL */

#define CSL_HTS_HWA2_PROD2_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA2_PROD2_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA2_PROD2_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA2_PROD2_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA2_PROD2_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA2_PROD2_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA2_PROD2_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA2_PROD2_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA2_PROD2_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA2_PROD2_COUNT */

#define CSL_HTS_HWA2_PROD2_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA2_PROD2_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA2_PROD2_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA2_PROD2_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA2_PROD2_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA2_PROD2_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA2_PROD2_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA2_PROD2_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA2_PROD2_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA2_PA2_CONTROL */

#define CSL_HTS_HWA2_PA2_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA2_PA2_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA2_PA2_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA2_PA2_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA2_PA2_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA2_PA2_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA2_PA2_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA2_PA2_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA2_PA2_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA2_PA2_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA2_PA2_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA2_PA2_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA2_PA2_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA2_PA2_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA2_PA2_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA2_PA2_PRODCOUNT */

#define CSL_HTS_HWA2_PA2_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA2_PA2_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA2_PA2_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA2_PA2_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA2_PA2_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA2_PA2_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA2_PROD3_CONTROL */

#define CSL_HTS_HWA2_PROD3_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA2_PROD3_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA2_PROD3_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA2_PROD3_CONTROL_PARTIAL_BPR_COUNT_MASK                      (0x003C0000U)
#define CSL_HTS_HWA2_PROD3_CONTROL_PARTIAL_BPR_COUNT_SHIFT                     (0x00000012U)
#define CSL_HTS_HWA2_PROD3_CONTROL_PARTIAL_BPR_COUNT_MAX                       (0x0000000FU)

#define CSL_HTS_HWA2_PROD3_CONTROL_PARTIAL_BPR_TRIGMODE_MASK                   (0x00C00000U)
#define CSL_HTS_HWA2_PROD3_CONTROL_PARTIAL_BPR_TRIGMODE_SHIFT                  (0x00000016U)
#define CSL_HTS_HWA2_PROD3_CONTROL_PARTIAL_BPR_TRIGMODE_MAX                    (0x00000003U)

#define CSL_HTS_HWA2_PROD3_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA2_PROD3_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA2_PROD3_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA2_PROD3_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA2_PROD3_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA2_PROD3_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA2_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA2_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA2_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA2_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA2_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA2_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA2_PROD3_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA2_PROD3_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA2_PROD3_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA2_PROD3_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA2_PROD3_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA2_PROD3_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* HWA2_PROD3_BUF_CONTROL */

#define CSL_HTS_HWA2_PROD3_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA2_PROD3_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA2_PROD3_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA2_PROD3_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA2_PROD3_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA2_PROD3_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA2_PROD3_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA2_PROD3_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA2_PROD3_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA2_PROD3_COUNT */

#define CSL_HTS_HWA2_PROD3_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA2_PROD3_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA2_PROD3_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA2_PROD3_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA2_PROD3_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA2_PROD3_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA2_PROD3_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA2_PROD3_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA2_PROD3_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA2_PA3_CONTROL */

#define CSL_HTS_HWA2_PA3_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA2_PA3_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA2_PA3_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA2_PA3_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA2_PA3_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA2_PA3_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA2_PA3_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA2_PA3_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA2_PA3_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA2_PA3_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA2_PA3_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA2_PA3_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA2_PA3_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA2_PA3_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA2_PA3_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA2_PA3_PRODCOUNT */

#define CSL_HTS_HWA2_PA3_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA2_PA3_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA2_PA3_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA2_PA3_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA2_PA3_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA2_PA3_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA2_PROD4_CONTROL */

#define CSL_HTS_HWA2_PROD4_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA2_PROD4_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA2_PROD4_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA2_PROD4_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA2_PROD4_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA2_PROD4_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA2_PROD4_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA2_PROD4_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA2_PROD4_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA2_PROD4_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA2_PROD4_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA2_PROD4_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA2_PROD4_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA2_PROD4_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA2_PROD4_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA2_PROD4_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA2_PROD4_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA2_PROD4_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA2_PROD4_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA2_PROD4_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA2_PROD4_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* HWA2_PROD4_BUF_CONTROL */

#define CSL_HTS_HWA2_PROD4_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA2_PROD4_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA2_PROD4_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA2_PROD4_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA2_PROD4_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA2_PROD4_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA2_PROD4_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA2_PROD4_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA2_PROD4_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA2_PROD4_COUNT */

#define CSL_HTS_HWA2_PROD4_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA2_PROD4_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA2_PROD4_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA2_PROD4_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA2_PROD4_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA2_PROD4_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA2_PROD4_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA2_PROD4_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA2_PROD4_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA2_PA4_CONTROL */

#define CSL_HTS_HWA2_PA4_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA2_PA4_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA2_PA4_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA2_PA4_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA2_PA4_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA2_PA4_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA2_PA4_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA2_PA4_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA2_PA4_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA2_PA4_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA2_PA4_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA2_PA4_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA2_PA4_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA2_PA4_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA2_PA4_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA2_PA4_PRODCOUNT */

#define CSL_HTS_HWA2_PA4_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA2_PA4_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA2_PA4_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA2_PA4_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA2_PA4_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA2_PA4_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA2_PROD5_CONTROL */

#define CSL_HTS_HWA2_PROD5_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA2_PROD5_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA2_PROD5_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA2_PROD5_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA2_PROD5_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA2_PROD5_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA2_PROD5_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA2_PROD5_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA2_PROD5_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA2_PROD5_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA2_PROD5_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA2_PROD5_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA2_PROD5_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA2_PROD5_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA2_PROD5_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA2_PROD5_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA2_PROD5_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA2_PROD5_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA2_PROD5_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA2_PROD5_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA2_PROD5_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* HWA2_PROD5_BUF_CONTROL */

#define CSL_HTS_HWA2_PROD5_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA2_PROD5_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA2_PROD5_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA2_PROD5_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA2_PROD5_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA2_PROD5_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA2_PROD5_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA2_PROD5_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA2_PROD5_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA2_PROD5_COUNT */

#define CSL_HTS_HWA2_PROD5_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA2_PROD5_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA2_PROD5_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA2_PROD5_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA2_PROD5_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA2_PROD5_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA2_PROD5_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA2_PROD5_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA2_PROD5_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA2_PA5_CONTROL */

#define CSL_HTS_HWA2_PA5_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA2_PA5_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA2_PA5_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA2_PA5_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA2_PA5_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA2_PA5_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA2_PA5_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA2_PA5_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA2_PA5_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA2_PA5_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA2_PA5_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA2_PA5_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA2_PA5_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA2_PA5_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA2_PA5_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA2_PA5_PRODCOUNT */

#define CSL_HTS_HWA2_PA5_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA2_PA5_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA2_PA5_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA2_PA5_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA2_PA5_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA2_PA5_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA2_PROD6_CONTROL */

#define CSL_HTS_HWA2_PROD6_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA2_PROD6_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA2_PROD6_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA2_PROD6_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA2_PROD6_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA2_PROD6_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA2_PROD6_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA2_PROD6_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA2_PROD6_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA2_PROD6_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA2_PROD6_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA2_PROD6_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA2_PROD6_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA2_PROD6_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA2_PROD6_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA2_PROD6_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA2_PROD6_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA2_PROD6_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA2_PROD6_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA2_PROD6_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA2_PROD6_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* HWA2_PROD6_BUF_CONTROL */

#define CSL_HTS_HWA2_PROD6_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA2_PROD6_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA2_PROD6_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA2_PROD6_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA2_PROD6_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA2_PROD6_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA2_PROD6_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA2_PROD6_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA2_PROD6_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA2_PROD6_COUNT */

#define CSL_HTS_HWA2_PROD6_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA2_PROD6_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA2_PROD6_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA2_PROD6_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA2_PROD6_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA2_PROD6_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA2_PROD6_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA2_PROD6_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA2_PROD6_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA2_PA6_CONTROL */

#define CSL_HTS_HWA2_PA6_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA2_PA6_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA2_PA6_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA2_PA6_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA2_PA6_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA2_PA6_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA2_PA6_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA2_PA6_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA2_PA6_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA2_PA6_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA2_PA6_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA2_PA6_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA2_PA6_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA2_PA6_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA2_PA6_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA2_PA6_PRODCOUNT */

#define CSL_HTS_HWA2_PA6_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA2_PA6_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA2_PA6_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA2_PA6_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA2_PA6_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA2_PA6_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA2_PROD7_CONTROL */

#define CSL_HTS_HWA2_PROD7_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA2_PROD7_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA2_PROD7_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA2_PROD7_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA2_PROD7_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA2_PROD7_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA2_PROD7_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA2_PROD7_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA2_PROD7_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA2_PROD7_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA2_PROD7_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA2_PROD7_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA2_PROD7_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA2_PROD7_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA2_PROD7_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA2_PROD7_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA2_PROD7_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA2_PROD7_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA2_PROD7_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA2_PROD7_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA2_PROD7_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* HWA2_PROD7_BUF_CONTROL */

#define CSL_HTS_HWA2_PROD7_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA2_PROD7_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA2_PROD7_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA2_PROD7_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA2_PROD7_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA2_PROD7_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA2_PROD7_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA2_PROD7_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA2_PROD7_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA2_PROD7_COUNT */

#define CSL_HTS_HWA2_PROD7_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA2_PROD7_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA2_PROD7_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA2_PROD7_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA2_PROD7_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA2_PROD7_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA2_PROD7_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA2_PROD7_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA2_PROD7_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA3_SCHEDULER_CONTROL */

#define CSL_HTS_HWA3_SCHEDULER_CONTROL_EOR_EN_MASK                             (0x00400000U)
#define CSL_HTS_HWA3_SCHEDULER_CONTROL_EOR_EN_SHIFT                            (0x00000016U)
#define CSL_HTS_HWA3_SCHEDULER_CONTROL_EOR_EN_MAX                              (0x00000001U)

#define CSL_HTS_HWA3_SCHEDULER_CONTROL_DEBUG_RDY_MASK                          (0x00001000U)
#define CSL_HTS_HWA3_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                         (0x0000000CU)
#define CSL_HTS_HWA3_SCHEDULER_CONTROL_DEBUG_RDY_MAX                           (0x00000001U)

#define CSL_HTS_HWA3_SCHEDULER_CONTROL_STATE_MASK                              (0x00000780U)
#define CSL_HTS_HWA3_SCHEDULER_CONTROL_STATE_SHIFT                             (0x00000007U)
#define CSL_HTS_HWA3_SCHEDULER_CONTROL_STATE_MAX                               (0x0000000FU)

#define CSL_HTS_HWA3_SCHEDULER_CONTROL_PAUSE_MASK                              (0x00000040U)
#define CSL_HTS_HWA3_SCHEDULER_CONTROL_PAUSE_SHIFT                             (0x00000006U)
#define CSL_HTS_HWA3_SCHEDULER_CONTROL_PAUSE_MAX                               (0x00000001U)

#define CSL_HTS_HWA3_SCHEDULER_CONTROL_STRM_EN_MASK                            (0x00000020U)
#define CSL_HTS_HWA3_SCHEDULER_CONTROL_STRM_EN_SHIFT                           (0x00000005U)
#define CSL_HTS_HWA3_SCHEDULER_CONTROL_STRM_EN_MAX                             (0x00000001U)

#define CSL_HTS_HWA3_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                       (0x0000000EU)
#define CSL_HTS_HWA3_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                      (0x00000001U)
#define CSL_HTS_HWA3_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                        (0x00000007U)

#define CSL_HTS_HWA3_SCHEDULER_CONTROL_SCH_EN_MASK                             (0x00000001U)
#define CSL_HTS_HWA3_SCHEDULER_CONTROL_SCH_EN_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA3_SCHEDULER_CONTROL_SCH_EN_MAX                              (0x00000001U)

/* HWA3_HOP */

#define CSL_HTS_HWA3_HOP_TDONE_COUNT_MASK                                      (0x3FFE0000U)
#define CSL_HTS_HWA3_HOP_TDONE_COUNT_SHIFT                                     (0x00000011U)
#define CSL_HTS_HWA3_HOP_TDONE_COUNT_MAX                                       (0x00001FFFU)

#define CSL_HTS_HWA3_HOP_TDONE_COUNT_EN_MASK                                   (0x00010000U)
#define CSL_HTS_HWA3_HOP_TDONE_COUNT_EN_SHIFT                                  (0x00000010U)
#define CSL_HTS_HWA3_HOP_TDONE_COUNT_EN_MAX                                    (0x00000001U)

#define CSL_HTS_HWA3_HOP_HOP_THREAD_COUNT_MASK                                 (0x00003FFEU)
#define CSL_HTS_HWA3_HOP_HOP_THREAD_COUNT_SHIFT                                (0x00000001U)
#define CSL_HTS_HWA3_HOP_HOP_THREAD_COUNT_MAX                                  (0x00001FFFU)

#define CSL_HTS_HWA3_HOP_HOP_MASK                                              (0x00000001U)
#define CSL_HTS_HWA3_HOP_HOP_SHIFT                                             (0x00000000U)
#define CSL_HTS_HWA3_HOP_HOP_MAX                                               (0x00000001U)

/* HWA3_WDTIMER */

#define CSL_HTS_HWA3_WDTIMER_WDTIMER_COUNT_MASK                                (0x01FFFF00U)
#define CSL_HTS_HWA3_WDTIMER_WDTIMER_COUNT_SHIFT                               (0x00000008U)
#define CSL_HTS_HWA3_WDTIMER_WDTIMER_COUNT_MAX                                 (0x0001FFFFU)

#define CSL_HTS_HWA3_WDTIMER_WDTIMER_MODE_MASK                                 (0x00000004U)
#define CSL_HTS_HWA3_WDTIMER_WDTIMER_MODE_SHIFT                                (0x00000002U)
#define CSL_HTS_HWA3_WDTIMER_WDTIMER_MODE_MAX                                  (0x00000001U)

#define CSL_HTS_HWA3_WDTIMER_WDTIMER_STATUS_MASK                               (0x00000002U)
#define CSL_HTS_HWA3_WDTIMER_WDTIMER_STATUS_SHIFT                              (0x00000001U)
#define CSL_HTS_HWA3_WDTIMER_WDTIMER_STATUS_MAX                                (0x00000001U)

#define CSL_HTS_HWA3_WDTIMER_WDTIMER_EN_MASK                                   (0x00000001U)
#define CSL_HTS_HWA3_WDTIMER_WDTIMER_EN_SHIFT                                  (0x00000000U)
#define CSL_HTS_HWA3_WDTIMER_WDTIMER_EN_MAX                                    (0x00000001U)

/* HWA3_BW_LIMITER */

#define CSL_HTS_HWA3_BW_LIMITER_BW_CYCLE_COUNT_MASK                            (0x007FFF00U)
#define CSL_HTS_HWA3_BW_LIMITER_BW_CYCLE_COUNT_SHIFT                           (0x00000008U)
#define CSL_HTS_HWA3_BW_LIMITER_BW_CYCLE_COUNT_MAX                             (0x00007FFFU)

#define CSL_HTS_HWA3_BW_LIMITER_BW_TOKEN_COUNT_MASK                            (0x0000001EU)
#define CSL_HTS_HWA3_BW_LIMITER_BW_TOKEN_COUNT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA3_BW_LIMITER_BW_TOKEN_COUNT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA3_BW_LIMITER_BW_LIMITER_EN_MASK                             (0x00000001U)
#define CSL_HTS_HWA3_BW_LIMITER_BW_LIMITER_EN_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA3_BW_LIMITER_BW_LIMITER_EN_MAX                              (0x00000001U)

/* HWA3_CONS0_CONTROL */

#define CSL_HTS_HWA3_CONS0_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA3_CONS0_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA3_CONS0_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA3_CONS0_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA3_CONS0_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA3_CONS0_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA3_CONS1_CONTROL */

#define CSL_HTS_HWA3_CONS1_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA3_CONS1_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA3_CONS1_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA3_CONS1_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA3_CONS1_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA3_CONS1_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA3_CONS2_CONTROL */

#define CSL_HTS_HWA3_CONS2_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA3_CONS2_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA3_CONS2_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA3_CONS2_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA3_CONS2_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA3_CONS2_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA3_PROD0_CONTROL */

#define CSL_HTS_HWA3_PROD0_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA3_PROD0_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA3_PROD0_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA3_PROD0_CONTROL_PARTIAL_BPR_COUNT_MASK                      (0x003C0000U)
#define CSL_HTS_HWA3_PROD0_CONTROL_PARTIAL_BPR_COUNT_SHIFT                     (0x00000012U)
#define CSL_HTS_HWA3_PROD0_CONTROL_PARTIAL_BPR_COUNT_MAX                       (0x0000000FU)

#define CSL_HTS_HWA3_PROD0_CONTROL_PARTIAL_BPR_TRIGMODE_MASK                   (0x00C00000U)
#define CSL_HTS_HWA3_PROD0_CONTROL_PARTIAL_BPR_TRIGMODE_SHIFT                  (0x00000016U)
#define CSL_HTS_HWA3_PROD0_CONTROL_PARTIAL_BPR_TRIGMODE_MAX                    (0x00000003U)

#define CSL_HTS_HWA3_PROD0_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA3_PROD0_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA3_PROD0_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA3_PROD0_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA3_PROD0_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA3_PROD0_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA3_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA3_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA3_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA3_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA3_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA3_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA3_PROD0_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA3_PROD0_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA3_PROD0_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA3_PROD0_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA3_PROD0_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA3_PROD0_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* HWA3_PROD0_BUF_CONTROL */

#define CSL_HTS_HWA3_PROD0_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA3_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA3_PROD0_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA3_PROD0_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA3_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA3_PROD0_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA3_PROD0_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA3_PROD0_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA3_PROD0_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA3_PROD0_COUNT */

#define CSL_HTS_HWA3_PROD0_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA3_PROD0_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA3_PROD0_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA3_PROD0_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA3_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA3_PROD0_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA3_PROD0_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA3_PROD0_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA3_PROD0_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA3_PA0_CONTROL */

#define CSL_HTS_HWA3_PA0_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA3_PA0_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA3_PA0_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA3_PA0_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA3_PA0_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA3_PA0_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA3_PA0_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA3_PA0_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA3_PA0_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA3_PA0_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA3_PA0_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA3_PA0_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA3_PA0_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA3_PA0_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA3_PA0_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA3_PA0_PRODCOUNT */

#define CSL_HTS_HWA3_PA0_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA3_PA0_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA3_PA0_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA3_PA0_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA3_PA0_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA3_PA0_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA3_PROD1_CONTROL */

#define CSL_HTS_HWA3_PROD1_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA3_PROD1_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA3_PROD1_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA3_PROD1_CONTROL_PARTIAL_BPR_COUNT_MASK                      (0x003C0000U)
#define CSL_HTS_HWA3_PROD1_CONTROL_PARTIAL_BPR_COUNT_SHIFT                     (0x00000012U)
#define CSL_HTS_HWA3_PROD1_CONTROL_PARTIAL_BPR_COUNT_MAX                       (0x0000000FU)

#define CSL_HTS_HWA3_PROD1_CONTROL_PARTIAL_BPR_TRIGMODE_MASK                   (0x00C00000U)
#define CSL_HTS_HWA3_PROD1_CONTROL_PARTIAL_BPR_TRIGMODE_SHIFT                  (0x00000016U)
#define CSL_HTS_HWA3_PROD1_CONTROL_PARTIAL_BPR_TRIGMODE_MAX                    (0x00000003U)

#define CSL_HTS_HWA3_PROD1_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA3_PROD1_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA3_PROD1_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA3_PROD1_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA3_PROD1_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA3_PROD1_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA3_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA3_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA3_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA3_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA3_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA3_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA3_PROD1_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA3_PROD1_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA3_PROD1_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA3_PROD1_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA3_PROD1_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA3_PROD1_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* HWA3_PROD1_BUF_CONTROL */

#define CSL_HTS_HWA3_PROD1_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA3_PROD1_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA3_PROD1_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA3_PROD1_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA3_PROD1_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA3_PROD1_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA3_PROD1_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA3_PROD1_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA3_PROD1_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA3_PROD1_COUNT */

#define CSL_HTS_HWA3_PROD1_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA3_PROD1_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA3_PROD1_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA3_PROD1_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA3_PROD1_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA3_PROD1_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA3_PROD1_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA3_PROD1_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA3_PROD1_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA3_PA1_CONTROL */

#define CSL_HTS_HWA3_PA1_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA3_PA1_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA3_PA1_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA3_PA1_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA3_PA1_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA3_PA1_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA3_PA1_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA3_PA1_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA3_PA1_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA3_PA1_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA3_PA1_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA3_PA1_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA3_PA1_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA3_PA1_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA3_PA1_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA3_PA1_PRODCOUNT */

#define CSL_HTS_HWA3_PA1_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA3_PA1_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA3_PA1_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA3_PA1_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA3_PA1_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA3_PA1_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA3_PROD2_CONTROL */

#define CSL_HTS_HWA3_PROD2_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA3_PROD2_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA3_PROD2_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA3_PROD2_CONTROL_PARTIAL_BPR_COUNT_MASK                      (0x003C0000U)
#define CSL_HTS_HWA3_PROD2_CONTROL_PARTIAL_BPR_COUNT_SHIFT                     (0x00000012U)
#define CSL_HTS_HWA3_PROD2_CONTROL_PARTIAL_BPR_COUNT_MAX                       (0x0000000FU)

#define CSL_HTS_HWA3_PROD2_CONTROL_PARTIAL_BPR_TRIGMODE_MASK                   (0x00C00000U)
#define CSL_HTS_HWA3_PROD2_CONTROL_PARTIAL_BPR_TRIGMODE_SHIFT                  (0x00000016U)
#define CSL_HTS_HWA3_PROD2_CONTROL_PARTIAL_BPR_TRIGMODE_MAX                    (0x00000003U)

#define CSL_HTS_HWA3_PROD2_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA3_PROD2_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA3_PROD2_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA3_PROD2_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA3_PROD2_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA3_PROD2_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA3_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA3_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA3_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA3_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA3_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA3_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA3_PROD2_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA3_PROD2_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA3_PROD2_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA3_PROD2_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA3_PROD2_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA3_PROD2_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* HWA3_PROD2_BUF_CONTROL */

#define CSL_HTS_HWA3_PROD2_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA3_PROD2_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA3_PROD2_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA3_PROD2_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA3_PROD2_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA3_PROD2_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA3_PROD2_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA3_PROD2_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA3_PROD2_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA3_PROD2_COUNT */

#define CSL_HTS_HWA3_PROD2_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA3_PROD2_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA3_PROD2_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA3_PROD2_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA3_PROD2_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA3_PROD2_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA3_PROD2_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA3_PROD2_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA3_PROD2_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA3_PA2_CONTROL */

#define CSL_HTS_HWA3_PA2_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA3_PA2_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA3_PA2_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA3_PA2_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA3_PA2_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA3_PA2_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA3_PA2_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA3_PA2_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA3_PA2_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA3_PA2_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA3_PA2_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA3_PA2_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA3_PA2_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA3_PA2_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA3_PA2_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA3_PA2_PRODCOUNT */

#define CSL_HTS_HWA3_PA2_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA3_PA2_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA3_PA2_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA3_PA2_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA3_PA2_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA3_PA2_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA3_PROD3_CONTROL */

#define CSL_HTS_HWA3_PROD3_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA3_PROD3_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA3_PROD3_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA3_PROD3_CONTROL_PARTIAL_BPR_COUNT_MASK                      (0x003C0000U)
#define CSL_HTS_HWA3_PROD3_CONTROL_PARTIAL_BPR_COUNT_SHIFT                     (0x00000012U)
#define CSL_HTS_HWA3_PROD3_CONTROL_PARTIAL_BPR_COUNT_MAX                       (0x0000000FU)

#define CSL_HTS_HWA3_PROD3_CONTROL_PARTIAL_BPR_TRIGMODE_MASK                   (0x00C00000U)
#define CSL_HTS_HWA3_PROD3_CONTROL_PARTIAL_BPR_TRIGMODE_SHIFT                  (0x00000016U)
#define CSL_HTS_HWA3_PROD3_CONTROL_PARTIAL_BPR_TRIGMODE_MAX                    (0x00000003U)

#define CSL_HTS_HWA3_PROD3_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA3_PROD3_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA3_PROD3_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA3_PROD3_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA3_PROD3_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA3_PROD3_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA3_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA3_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA3_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA3_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA3_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA3_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA3_PROD3_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA3_PROD3_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA3_PROD3_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA3_PROD3_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA3_PROD3_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA3_PROD3_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* HWA3_PROD3_BUF_CONTROL */

#define CSL_HTS_HWA3_PROD3_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA3_PROD3_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA3_PROD3_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA3_PROD3_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA3_PROD3_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA3_PROD3_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA3_PROD3_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA3_PROD3_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA3_PROD3_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA3_PROD3_COUNT */

#define CSL_HTS_HWA3_PROD3_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA3_PROD3_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA3_PROD3_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA3_PROD3_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA3_PROD3_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA3_PROD3_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA3_PROD3_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA3_PROD3_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA3_PROD3_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA3_PA3_CONTROL */

#define CSL_HTS_HWA3_PA3_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA3_PA3_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA3_PA3_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA3_PA3_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA3_PA3_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA3_PA3_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA3_PA3_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA3_PA3_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA3_PA3_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA3_PA3_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA3_PA3_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA3_PA3_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA3_PA3_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA3_PA3_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA3_PA3_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA3_PA3_PRODCOUNT */

#define CSL_HTS_HWA3_PA3_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA3_PA3_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA3_PA3_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA3_PA3_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA3_PA3_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA3_PA3_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA3_PROD4_CONTROL */

#define CSL_HTS_HWA3_PROD4_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA3_PROD4_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA3_PROD4_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA3_PROD4_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA3_PROD4_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA3_PROD4_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA3_PROD4_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA3_PROD4_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA3_PROD4_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA3_PROD4_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA3_PROD4_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA3_PROD4_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA3_PROD4_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA3_PROD4_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA3_PROD4_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA3_PROD4_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA3_PROD4_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA3_PROD4_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA3_PROD4_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA3_PROD4_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA3_PROD4_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* HWA3_PROD4_BUF_CONTROL */

#define CSL_HTS_HWA3_PROD4_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA3_PROD4_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA3_PROD4_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA3_PROD4_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA3_PROD4_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA3_PROD4_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA3_PROD4_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA3_PROD4_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA3_PROD4_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA3_PROD4_COUNT */

#define CSL_HTS_HWA3_PROD4_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA3_PROD4_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA3_PROD4_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA3_PROD4_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA3_PROD4_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA3_PROD4_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA3_PROD4_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA3_PROD4_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA3_PROD4_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA3_PA4_CONTROL */

#define CSL_HTS_HWA3_PA4_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA3_PA4_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA3_PA4_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA3_PA4_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA3_PA4_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA3_PA4_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA3_PA4_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA3_PA4_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA3_PA4_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA3_PA4_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA3_PA4_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA3_PA4_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA3_PA4_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA3_PA4_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA3_PA4_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA3_PA4_PRODCOUNT */

#define CSL_HTS_HWA3_PA4_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA3_PA4_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA3_PA4_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA3_PA4_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA3_PA4_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA3_PA4_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA3_PROD5_CONTROL */

#define CSL_HTS_HWA3_PROD5_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA3_PROD5_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA3_PROD5_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA3_PROD5_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA3_PROD5_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA3_PROD5_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA3_PROD5_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA3_PROD5_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA3_PROD5_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA3_PROD5_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA3_PROD5_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA3_PROD5_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA3_PROD5_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA3_PROD5_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA3_PROD5_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA3_PROD5_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA3_PROD5_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA3_PROD5_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA3_PROD5_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA3_PROD5_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA3_PROD5_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* HWA3_PROD5_BUF_CONTROL */

#define CSL_HTS_HWA3_PROD5_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA3_PROD5_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA3_PROD5_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA3_PROD5_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA3_PROD5_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA3_PROD5_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA3_PROD5_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA3_PROD5_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA3_PROD5_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA3_PROD5_COUNT */

#define CSL_HTS_HWA3_PROD5_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA3_PROD5_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA3_PROD5_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA3_PROD5_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA3_PROD5_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA3_PROD5_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA3_PROD5_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA3_PROD5_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA3_PROD5_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA3_PA5_CONTROL */

#define CSL_HTS_HWA3_PA5_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA3_PA5_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA3_PA5_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA3_PA5_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA3_PA5_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA3_PA5_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA3_PA5_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA3_PA5_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA3_PA5_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA3_PA5_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA3_PA5_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA3_PA5_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA3_PA5_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA3_PA5_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA3_PA5_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA3_PA5_PRODCOUNT */

#define CSL_HTS_HWA3_PA5_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA3_PA5_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA3_PA5_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA3_PA5_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA3_PA5_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA3_PA5_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA3_PROD6_CONTROL */

#define CSL_HTS_HWA3_PROD6_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA3_PROD6_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA3_PROD6_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA3_PROD6_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA3_PROD6_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA3_PROD6_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA3_PROD6_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA3_PROD6_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA3_PROD6_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA3_PROD6_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA3_PROD6_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA3_PROD6_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA3_PROD6_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA3_PROD6_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA3_PROD6_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA3_PROD6_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA3_PROD6_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA3_PROD6_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA3_PROD6_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA3_PROD6_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA3_PROD6_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* HWA3_PROD6_BUF_CONTROL */

#define CSL_HTS_HWA3_PROD6_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA3_PROD6_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA3_PROD6_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA3_PROD6_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA3_PROD6_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA3_PROD6_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA3_PROD6_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA3_PROD6_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA3_PROD6_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA3_PROD6_COUNT */

#define CSL_HTS_HWA3_PROD6_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA3_PROD6_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA3_PROD6_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA3_PROD6_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA3_PROD6_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA3_PROD6_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA3_PROD6_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA3_PROD6_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA3_PROD6_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA3_PA6_CONTROL */

#define CSL_HTS_HWA3_PA6_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA3_PA6_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA3_PA6_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA3_PA6_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA3_PA6_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA3_PA6_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA3_PA6_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA3_PA6_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA3_PA6_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA3_PA6_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA3_PA6_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA3_PA6_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA3_PA6_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA3_PA6_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA3_PA6_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA3_PA6_PRODCOUNT */

#define CSL_HTS_HWA3_PA6_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA3_PA6_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA3_PA6_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA3_PA6_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA3_PA6_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA3_PA6_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA3_PROD7_CONTROL */

#define CSL_HTS_HWA3_PROD7_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA3_PROD7_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA3_PROD7_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA3_PROD7_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA3_PROD7_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA3_PROD7_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA3_PROD7_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA3_PROD7_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA3_PROD7_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA3_PROD7_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA3_PROD7_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA3_PROD7_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA3_PROD7_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA3_PROD7_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA3_PROD7_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA3_PROD7_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA3_PROD7_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA3_PROD7_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA3_PROD7_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA3_PROD7_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA3_PROD7_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* HWA3_PROD7_BUF_CONTROL */

#define CSL_HTS_HWA3_PROD7_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA3_PROD7_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA3_PROD7_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA3_PROD7_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA3_PROD7_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA3_PROD7_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA3_PROD7_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA3_PROD7_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA3_PROD7_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA3_PROD7_COUNT */

#define CSL_HTS_HWA3_PROD7_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA3_PROD7_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA3_PROD7_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA3_PROD7_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA3_PROD7_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA3_PROD7_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA3_PROD7_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA3_PROD7_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA3_PROD7_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA4_SCHEDULER_CONTROL */

#define CSL_HTS_HWA4_SCHEDULER_CONTROL_DEBUG_RDY_MASK                          (0x00001000U)
#define CSL_HTS_HWA4_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                         (0x0000000CU)
#define CSL_HTS_HWA4_SCHEDULER_CONTROL_DEBUG_RDY_MAX                           (0x00000001U)

#define CSL_HTS_HWA4_SCHEDULER_CONTROL_STATE_MASK                              (0x00000780U)
#define CSL_HTS_HWA4_SCHEDULER_CONTROL_STATE_SHIFT                             (0x00000007U)
#define CSL_HTS_HWA4_SCHEDULER_CONTROL_STATE_MAX                               (0x0000000FU)

#define CSL_HTS_HWA4_SCHEDULER_CONTROL_PAUSE_MASK                              (0x00000040U)
#define CSL_HTS_HWA4_SCHEDULER_CONTROL_PAUSE_SHIFT                             (0x00000006U)
#define CSL_HTS_HWA4_SCHEDULER_CONTROL_PAUSE_MAX                               (0x00000001U)

#define CSL_HTS_HWA4_SCHEDULER_CONTROL_STRM_EN_MASK                            (0x00000020U)
#define CSL_HTS_HWA4_SCHEDULER_CONTROL_STRM_EN_SHIFT                           (0x00000005U)
#define CSL_HTS_HWA4_SCHEDULER_CONTROL_STRM_EN_MAX                             (0x00000001U)

#define CSL_HTS_HWA4_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                       (0x0000000EU)
#define CSL_HTS_HWA4_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                      (0x00000001U)
#define CSL_HTS_HWA4_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                        (0x00000007U)

#define CSL_HTS_HWA4_SCHEDULER_CONTROL_SCH_EN_MASK                             (0x00000001U)
#define CSL_HTS_HWA4_SCHEDULER_CONTROL_SCH_EN_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA4_SCHEDULER_CONTROL_SCH_EN_MAX                              (0x00000001U)

/* HWA4_HOP */

#define CSL_HTS_HWA4_HOP_TDONE_COUNT_MASK                                      (0x3FFE0000U)
#define CSL_HTS_HWA4_HOP_TDONE_COUNT_SHIFT                                     (0x00000011U)
#define CSL_HTS_HWA4_HOP_TDONE_COUNT_MAX                                       (0x00001FFFU)

#define CSL_HTS_HWA4_HOP_TDONE_COUNT_EN_MASK                                   (0x00010000U)
#define CSL_HTS_HWA4_HOP_TDONE_COUNT_EN_SHIFT                                  (0x00000010U)
#define CSL_HTS_HWA4_HOP_TDONE_COUNT_EN_MAX                                    (0x00000001U)

#define CSL_HTS_HWA4_HOP_HOP_THREAD_COUNT_MASK                                 (0x00003FFEU)
#define CSL_HTS_HWA4_HOP_HOP_THREAD_COUNT_SHIFT                                (0x00000001U)
#define CSL_HTS_HWA4_HOP_HOP_THREAD_COUNT_MAX                                  (0x00001FFFU)

#define CSL_HTS_HWA4_HOP_HOP_MASK                                              (0x00000001U)
#define CSL_HTS_HWA4_HOP_HOP_SHIFT                                             (0x00000000U)
#define CSL_HTS_HWA4_HOP_HOP_MAX                                               (0x00000001U)

/* HWA4_WDTIMER */

#define CSL_HTS_HWA4_WDTIMER_WDTIMER_COUNT_MASK                                (0x01FFFF00U)
#define CSL_HTS_HWA4_WDTIMER_WDTIMER_COUNT_SHIFT                               (0x00000008U)
#define CSL_HTS_HWA4_WDTIMER_WDTIMER_COUNT_MAX                                 (0x0001FFFFU)

#define CSL_HTS_HWA4_WDTIMER_WDTIMER_MODE_MASK                                 (0x00000004U)
#define CSL_HTS_HWA4_WDTIMER_WDTIMER_MODE_SHIFT                                (0x00000002U)
#define CSL_HTS_HWA4_WDTIMER_WDTIMER_MODE_MAX                                  (0x00000001U)

#define CSL_HTS_HWA4_WDTIMER_WDTIMER_STATUS_MASK                               (0x00000002U)
#define CSL_HTS_HWA4_WDTIMER_WDTIMER_STATUS_SHIFT                              (0x00000001U)
#define CSL_HTS_HWA4_WDTIMER_WDTIMER_STATUS_MAX                                (0x00000001U)

#define CSL_HTS_HWA4_WDTIMER_WDTIMER_EN_MASK                                   (0x00000001U)
#define CSL_HTS_HWA4_WDTIMER_WDTIMER_EN_SHIFT                                  (0x00000000U)
#define CSL_HTS_HWA4_WDTIMER_WDTIMER_EN_MAX                                    (0x00000001U)

/* HWA4_BW_LIMITER */

#define CSL_HTS_HWA4_BW_LIMITER_BW_CYCLE_COUNT_MASK                            (0x007FFF00U)
#define CSL_HTS_HWA4_BW_LIMITER_BW_CYCLE_COUNT_SHIFT                           (0x00000008U)
#define CSL_HTS_HWA4_BW_LIMITER_BW_CYCLE_COUNT_MAX                             (0x00007FFFU)

#define CSL_HTS_HWA4_BW_LIMITER_BW_TOKEN_COUNT_MASK                            (0x0000001EU)
#define CSL_HTS_HWA4_BW_LIMITER_BW_TOKEN_COUNT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA4_BW_LIMITER_BW_TOKEN_COUNT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA4_BW_LIMITER_BW_LIMITER_EN_MASK                             (0x00000001U)
#define CSL_HTS_HWA4_BW_LIMITER_BW_LIMITER_EN_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA4_BW_LIMITER_BW_LIMITER_EN_MAX                              (0x00000001U)

/* HWA4_CONS0_CONTROL */

#define CSL_HTS_HWA4_CONS0_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA4_CONS0_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA4_CONS0_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA4_CONS0_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA4_CONS0_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA4_CONS0_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA4_CONS1_CONTROL */

#define CSL_HTS_HWA4_CONS1_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA4_CONS1_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA4_CONS1_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA4_CONS1_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA4_CONS1_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA4_CONS1_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA4_CONS2_CONTROL */

#define CSL_HTS_HWA4_CONS2_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA4_CONS2_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA4_CONS2_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA4_CONS2_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA4_CONS2_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA4_CONS2_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA4_PROD0_CONTROL */

#define CSL_HTS_HWA4_PROD0_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA4_PROD0_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA4_PROD0_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA4_PROD0_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA4_PROD0_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA4_PROD0_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA4_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA4_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA4_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA4_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA4_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA4_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA4_PROD0_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA4_PROD0_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA4_PROD0_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA4_PROD0_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA4_PROD0_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA4_PROD0_CONTROL_PROD_EN_MAX                                 (0x00000001U)

#define CSL_HTS_HWA4_PROD0_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA4_PROD0_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA4_PROD0_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

/* HWA4_PROD0_BUF_CONTROL */

#define CSL_HTS_HWA4_PROD0_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA4_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA4_PROD0_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA4_PROD0_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA4_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA4_PROD0_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA4_PROD0_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA4_PROD0_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA4_PROD0_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA4_PROD0_COUNT */

#define CSL_HTS_HWA4_PROD0_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA4_PROD0_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA4_PROD0_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA4_PROD0_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA4_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA4_PROD0_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA4_PROD0_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA4_PROD0_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA4_PROD0_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA4_PA0_CONTROL */

#define CSL_HTS_HWA4_PA0_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA4_PA0_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA4_PA0_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA4_PA0_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA4_PA0_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA4_PA0_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA4_PA0_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA4_PA0_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA4_PA0_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA4_PA0_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA4_PA0_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA4_PA0_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA4_PA0_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA4_PA0_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA4_PA0_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA4_PA0_PRODCOUNT */

#define CSL_HTS_HWA4_PA0_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA4_PA0_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA4_PA0_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA4_PA0_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA4_PA0_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA4_PA0_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA4_PROD1_CONTROL */

#define CSL_HTS_HWA4_PROD1_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA4_PROD1_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA4_PROD1_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA4_PROD1_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA4_PROD1_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA4_PROD1_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA4_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA4_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA4_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA4_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA4_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA4_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA4_PROD1_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA4_PROD1_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA4_PROD1_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA4_PROD1_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA4_PROD1_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA4_PROD1_CONTROL_PROD_EN_MAX                                 (0x00000001U)

#define CSL_HTS_HWA4_PROD1_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA4_PROD1_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA4_PROD1_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

/* HWA4_PROD1_BUF_CONTROL */

#define CSL_HTS_HWA4_PROD1_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA4_PROD1_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA4_PROD1_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA4_PROD1_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA4_PROD1_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA4_PROD1_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA4_PROD1_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA4_PROD1_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA4_PROD1_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA4_PROD1_COUNT */

#define CSL_HTS_HWA4_PROD1_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA4_PROD1_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA4_PROD1_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA4_PROD1_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA4_PROD1_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA4_PROD1_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA4_PROD1_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA4_PROD1_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA4_PROD1_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA4_PA1_CONTROL */

#define CSL_HTS_HWA4_PA1_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA4_PA1_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA4_PA1_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA4_PA1_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA4_PA1_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA4_PA1_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA4_PA1_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA4_PA1_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA4_PA1_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA4_PA1_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA4_PA1_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA4_PA1_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA4_PA1_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA4_PA1_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA4_PA1_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA4_PA1_PRODCOUNT */

#define CSL_HTS_HWA4_PA1_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA4_PA1_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA4_PA1_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA4_PA1_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA4_PA1_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA4_PA1_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA4_PROD2_CONTROL */

#define CSL_HTS_HWA4_PROD2_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA4_PROD2_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA4_PROD2_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA4_PROD2_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA4_PROD2_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA4_PROD2_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA4_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA4_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA4_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA4_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA4_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA4_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA4_PROD2_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA4_PROD2_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA4_PROD2_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA4_PROD2_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA4_PROD2_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA4_PROD2_CONTROL_PROD_EN_MAX                                 (0x00000001U)

#define CSL_HTS_HWA4_PROD2_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA4_PROD2_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA4_PROD2_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

/* HWA4_PROD2_BUF_CONTROL */

#define CSL_HTS_HWA4_PROD2_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA4_PROD2_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA4_PROD2_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA4_PROD2_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA4_PROD2_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA4_PROD2_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA4_PROD2_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA4_PROD2_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA4_PROD2_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA4_PROD2_COUNT */

#define CSL_HTS_HWA4_PROD2_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA4_PROD2_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA4_PROD2_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA4_PROD2_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA4_PROD2_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA4_PROD2_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA4_PROD2_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA4_PROD2_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA4_PROD2_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA4_PROD3_CONTROL */

#define CSL_HTS_HWA4_PROD3_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA4_PROD3_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA4_PROD3_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA4_PROD3_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA4_PROD3_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA4_PROD3_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA4_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA4_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA4_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA4_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA4_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA4_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA4_PROD3_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA4_PROD3_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA4_PROD3_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA4_PROD3_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA4_PROD3_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA4_PROD3_CONTROL_PROD_EN_MAX                                 (0x00000001U)

#define CSL_HTS_HWA4_PROD3_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA4_PROD3_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA4_PROD3_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

/* HWA4_PROD3_BUF_CONTROL */

#define CSL_HTS_HWA4_PROD3_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA4_PROD3_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA4_PROD3_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA4_PROD3_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA4_PROD3_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA4_PROD3_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA4_PROD3_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA4_PROD3_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA4_PROD3_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA4_PROD3_COUNT */

#define CSL_HTS_HWA4_PROD3_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA4_PROD3_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA4_PROD3_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA4_PROD3_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA4_PROD3_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA4_PROD3_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA4_PROD3_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA4_PROD3_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA4_PROD3_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA4_PROD4_CONTROL */

#define CSL_HTS_HWA4_PROD4_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA4_PROD4_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA4_PROD4_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA4_PROD4_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA4_PROD4_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA4_PROD4_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA4_PROD4_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA4_PROD4_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA4_PROD4_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA4_PROD4_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA4_PROD4_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA4_PROD4_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA4_PROD4_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA4_PROD4_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA4_PROD4_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA4_PROD4_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA4_PROD4_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA4_PROD4_CONTROL_PROD_EN_MAX                                 (0x00000001U)

#define CSL_HTS_HWA4_PROD4_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA4_PROD4_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA4_PROD4_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

/* HWA4_PROD4_BUF_CONTROL */

#define CSL_HTS_HWA4_PROD4_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA4_PROD4_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA4_PROD4_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA4_PROD4_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA4_PROD4_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA4_PROD4_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA4_PROD4_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA4_PROD4_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA4_PROD4_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA4_PROD4_COUNT */

#define CSL_HTS_HWA4_PROD4_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA4_PROD4_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA4_PROD4_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA4_PROD4_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA4_PROD4_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA4_PROD4_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA4_PROD4_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA4_PROD4_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA4_PROD4_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA4_PROD5_CONTROL */

#define CSL_HTS_HWA4_PROD5_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA4_PROD5_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA4_PROD5_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA4_PROD5_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA4_PROD5_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA4_PROD5_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA4_PROD5_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA4_PROD5_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA4_PROD5_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA4_PROD5_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA4_PROD5_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA4_PROD5_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA4_PROD5_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA4_PROD5_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA4_PROD5_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA4_PROD5_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA4_PROD5_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA4_PROD5_CONTROL_PROD_EN_MAX                                 (0x00000001U)

#define CSL_HTS_HWA4_PROD5_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA4_PROD5_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA4_PROD5_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

/* HWA4_PROD5_BUF_CONTROL */

#define CSL_HTS_HWA4_PROD5_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA4_PROD5_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA4_PROD5_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA4_PROD5_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA4_PROD5_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA4_PROD5_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA4_PROD5_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA4_PROD5_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA4_PROD5_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA4_PROD5_COUNT */

#define CSL_HTS_HWA4_PROD5_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA4_PROD5_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA4_PROD5_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA4_PROD5_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA4_PROD5_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA4_PROD5_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA4_PROD5_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA4_PROD5_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA4_PROD5_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA4_PROD6_CONTROL */

#define CSL_HTS_HWA4_PROD6_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA4_PROD6_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA4_PROD6_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA4_PROD6_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA4_PROD6_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA4_PROD6_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA4_PROD6_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA4_PROD6_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA4_PROD6_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA4_PROD6_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA4_PROD6_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA4_PROD6_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA4_PROD6_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA4_PROD6_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA4_PROD6_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA4_PROD6_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA4_PROD6_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA4_PROD6_CONTROL_PROD_EN_MAX                                 (0x00000001U)

#define CSL_HTS_HWA4_PROD6_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA4_PROD6_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA4_PROD6_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

/* HWA4_PROD6_BUF_CONTROL */

#define CSL_HTS_HWA4_PROD6_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA4_PROD6_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA4_PROD6_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA4_PROD6_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA4_PROD6_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA4_PROD6_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA4_PROD6_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA4_PROD6_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA4_PROD6_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA4_PROD6_COUNT */

#define CSL_HTS_HWA4_PROD6_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA4_PROD6_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA4_PROD6_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA4_PROD6_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA4_PROD6_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA4_PROD6_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA4_PROD6_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA4_PROD6_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA4_PROD6_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA4_PROD7_CONTROL */

#define CSL_HTS_HWA4_PROD7_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA4_PROD7_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA4_PROD7_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA4_PROD7_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA4_PROD7_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA4_PROD7_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA4_PROD7_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA4_PROD7_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA4_PROD7_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA4_PROD7_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA4_PROD7_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA4_PROD7_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA4_PROD7_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA4_PROD7_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA4_PROD7_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA4_PROD7_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA4_PROD7_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA4_PROD7_CONTROL_PROD_EN_MAX                                 (0x00000001U)

#define CSL_HTS_HWA4_PROD7_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA4_PROD7_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA4_PROD7_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

/* HWA4_PROD7_BUF_CONTROL */

#define CSL_HTS_HWA4_PROD7_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA4_PROD7_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA4_PROD7_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA4_PROD7_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA4_PROD7_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA4_PROD7_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA4_PROD7_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA4_PROD7_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA4_PROD7_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA4_PROD7_COUNT */

#define CSL_HTS_HWA4_PROD7_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA4_PROD7_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA4_PROD7_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA4_PROD7_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA4_PROD7_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA4_PROD7_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA4_PROD7_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA4_PROD7_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA4_PROD7_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA4_PROD8_CONTROL */

#define CSL_HTS_HWA4_PROD8_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA4_PROD8_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA4_PROD8_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA4_PROD8_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA4_PROD8_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA4_PROD8_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA4_PROD8_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA4_PROD8_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA4_PROD8_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA4_PROD8_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA4_PROD8_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA4_PROD8_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA4_PROD8_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA4_PROD8_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA4_PROD8_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA4_PROD8_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA4_PROD8_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA4_PROD8_CONTROL_PROD_EN_MAX                                 (0x00000001U)

#define CSL_HTS_HWA4_PROD8_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA4_PROD8_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA4_PROD8_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

/* HWA4_PROD8_BUF_CONTROL */

#define CSL_HTS_HWA4_PROD8_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA4_PROD8_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA4_PROD8_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA4_PROD8_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA4_PROD8_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA4_PROD8_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA4_PROD8_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA4_PROD8_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA4_PROD8_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA4_PROD8_COUNT */

#define CSL_HTS_HWA4_PROD8_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA4_PROD8_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA4_PROD8_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA4_PROD8_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA4_PROD8_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA4_PROD8_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA4_PROD8_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA4_PROD8_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA4_PROD8_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA4_PROD9_CONTROL */

#define CSL_HTS_HWA4_PROD9_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA4_PROD9_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA4_PROD9_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA4_PROD9_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA4_PROD9_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA4_PROD9_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA4_PROD9_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA4_PROD9_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA4_PROD9_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA4_PROD9_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA4_PROD9_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA4_PROD9_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA4_PROD9_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA4_PROD9_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA4_PROD9_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA4_PROD9_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA4_PROD9_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA4_PROD9_CONTROL_PROD_EN_MAX                                 (0x00000001U)

#define CSL_HTS_HWA4_PROD9_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA4_PROD9_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA4_PROD9_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

/* HWA4_PROD9_BUF_CONTROL */

#define CSL_HTS_HWA4_PROD9_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA4_PROD9_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA4_PROD9_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA4_PROD9_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA4_PROD9_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA4_PROD9_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA4_PROD9_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA4_PROD9_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA4_PROD9_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA4_PROD9_COUNT */

#define CSL_HTS_HWA4_PROD9_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA4_PROD9_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA4_PROD9_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA4_PROD9_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA4_PROD9_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA4_PROD9_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA4_PROD9_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA4_PROD9_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA4_PROD9_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA4_PROD10_CONTROL */

#define CSL_HTS_HWA4_PROD10_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA4_PROD10_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA4_PROD10_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA4_PROD10_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA4_PROD10_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA4_PROD10_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA4_PROD10_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA4_PROD10_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA4_PROD10_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA4_PROD10_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA4_PROD10_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA4_PROD10_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA4_PROD10_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA4_PROD10_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA4_PROD10_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA4_PROD10_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA4_PROD10_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA4_PROD10_CONTROL_PROD_EN_MAX                                (0x00000001U)

#define CSL_HTS_HWA4_PROD10_CONTROL_MASK_SELECT_MASK                           (0x0F000000U)
#define CSL_HTS_HWA4_PROD10_CONTROL_MASK_SELECT_SHIFT                          (0x00000018U)
#define CSL_HTS_HWA4_PROD10_CONTROL_MASK_SELECT_MAX                            (0x0000000FU)

/* HWA4_PROD10_BUF_CONTROL */

#define CSL_HTS_HWA4_PROD10_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA4_PROD10_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA4_PROD10_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA4_PROD10_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA4_PROD10_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA4_PROD10_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA4_PROD10_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA4_PROD10_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA4_PROD10_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA4_PROD10_COUNT */

#define CSL_HTS_HWA4_PROD10_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA4_PROD10_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA4_PROD10_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA4_PROD10_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA4_PROD10_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA4_PROD10_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA4_PROD10_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA4_PROD10_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA4_PROD10_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA5_SCHEDULER_CONTROL */

#define CSL_HTS_HWA5_SCHEDULER_CONTROL_DEBUG_RDY_MASK                          (0x00001000U)
#define CSL_HTS_HWA5_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                         (0x0000000CU)
#define CSL_HTS_HWA5_SCHEDULER_CONTROL_DEBUG_RDY_MAX                           (0x00000001U)

#define CSL_HTS_HWA5_SCHEDULER_CONTROL_STATE_MASK                              (0x00000780U)
#define CSL_HTS_HWA5_SCHEDULER_CONTROL_STATE_SHIFT                             (0x00000007U)
#define CSL_HTS_HWA5_SCHEDULER_CONTROL_STATE_MAX                               (0x0000000FU)

#define CSL_HTS_HWA5_SCHEDULER_CONTROL_PAUSE_MASK                              (0x00000040U)
#define CSL_HTS_HWA5_SCHEDULER_CONTROL_PAUSE_SHIFT                             (0x00000006U)
#define CSL_HTS_HWA5_SCHEDULER_CONTROL_PAUSE_MAX                               (0x00000001U)

#define CSL_HTS_HWA5_SCHEDULER_CONTROL_STRM_EN_MASK                            (0x00000020U)
#define CSL_HTS_HWA5_SCHEDULER_CONTROL_STRM_EN_SHIFT                           (0x00000005U)
#define CSL_HTS_HWA5_SCHEDULER_CONTROL_STRM_EN_MAX                             (0x00000001U)

#define CSL_HTS_HWA5_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                       (0x0000000EU)
#define CSL_HTS_HWA5_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                      (0x00000001U)
#define CSL_HTS_HWA5_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                        (0x00000007U)

#define CSL_HTS_HWA5_SCHEDULER_CONTROL_SCH_EN_MASK                             (0x00000001U)
#define CSL_HTS_HWA5_SCHEDULER_CONTROL_SCH_EN_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA5_SCHEDULER_CONTROL_SCH_EN_MAX                              (0x00000001U)

/* HWA5_HOP */

#define CSL_HTS_HWA5_HOP_TDONE_COUNT_MASK                                      (0x3FFE0000U)
#define CSL_HTS_HWA5_HOP_TDONE_COUNT_SHIFT                                     (0x00000011U)
#define CSL_HTS_HWA5_HOP_TDONE_COUNT_MAX                                       (0x00001FFFU)

#define CSL_HTS_HWA5_HOP_TDONE_COUNT_EN_MASK                                   (0x00010000U)
#define CSL_HTS_HWA5_HOP_TDONE_COUNT_EN_SHIFT                                  (0x00000010U)
#define CSL_HTS_HWA5_HOP_TDONE_COUNT_EN_MAX                                    (0x00000001U)

#define CSL_HTS_HWA5_HOP_HOP_THREAD_COUNT_MASK                                 (0x00003FFEU)
#define CSL_HTS_HWA5_HOP_HOP_THREAD_COUNT_SHIFT                                (0x00000001U)
#define CSL_HTS_HWA5_HOP_HOP_THREAD_COUNT_MAX                                  (0x00001FFFU)

#define CSL_HTS_HWA5_HOP_HOP_MASK                                              (0x00000001U)
#define CSL_HTS_HWA5_HOP_HOP_SHIFT                                             (0x00000000U)
#define CSL_HTS_HWA5_HOP_HOP_MAX                                               (0x00000001U)

/* HWA5_WDTIMER */

#define CSL_HTS_HWA5_WDTIMER_WDTIMER_COUNT_MASK                                (0x01FFFF00U)
#define CSL_HTS_HWA5_WDTIMER_WDTIMER_COUNT_SHIFT                               (0x00000008U)
#define CSL_HTS_HWA5_WDTIMER_WDTIMER_COUNT_MAX                                 (0x0001FFFFU)

#define CSL_HTS_HWA5_WDTIMER_WDTIMER_MODE_MASK                                 (0x00000004U)
#define CSL_HTS_HWA5_WDTIMER_WDTIMER_MODE_SHIFT                                (0x00000002U)
#define CSL_HTS_HWA5_WDTIMER_WDTIMER_MODE_MAX                                  (0x00000001U)

#define CSL_HTS_HWA5_WDTIMER_WDTIMER_STATUS_MASK                               (0x00000002U)
#define CSL_HTS_HWA5_WDTIMER_WDTIMER_STATUS_SHIFT                              (0x00000001U)
#define CSL_HTS_HWA5_WDTIMER_WDTIMER_STATUS_MAX                                (0x00000001U)

#define CSL_HTS_HWA5_WDTIMER_WDTIMER_EN_MASK                                   (0x00000001U)
#define CSL_HTS_HWA5_WDTIMER_WDTIMER_EN_SHIFT                                  (0x00000000U)
#define CSL_HTS_HWA5_WDTIMER_WDTIMER_EN_MAX                                    (0x00000001U)

/* HWA5_BW_LIMITER */

#define CSL_HTS_HWA5_BW_LIMITER_BW_CYCLE_COUNT_MASK                            (0x007FFF00U)
#define CSL_HTS_HWA5_BW_LIMITER_BW_CYCLE_COUNT_SHIFT                           (0x00000008U)
#define CSL_HTS_HWA5_BW_LIMITER_BW_CYCLE_COUNT_MAX                             (0x00007FFFU)

#define CSL_HTS_HWA5_BW_LIMITER_BW_TOKEN_COUNT_MASK                            (0x0000001EU)
#define CSL_HTS_HWA5_BW_LIMITER_BW_TOKEN_COUNT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA5_BW_LIMITER_BW_TOKEN_COUNT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA5_BW_LIMITER_BW_LIMITER_EN_MASK                             (0x00000001U)
#define CSL_HTS_HWA5_BW_LIMITER_BW_LIMITER_EN_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA5_BW_LIMITER_BW_LIMITER_EN_MAX                              (0x00000001U)

/* HWA5_CONS0_CONTROL */

#define CSL_HTS_HWA5_CONS0_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA5_CONS0_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA5_CONS0_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA5_CONS0_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA5_CONS0_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA5_CONS0_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA5_CONS1_CONTROL */

#define CSL_HTS_HWA5_CONS1_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA5_CONS1_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA5_CONS1_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA5_CONS1_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA5_CONS1_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA5_CONS1_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA5_CONS2_CONTROL */

#define CSL_HTS_HWA5_CONS2_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA5_CONS2_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA5_CONS2_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA5_CONS2_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA5_CONS2_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA5_CONS2_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA5_PROD0_CONTROL */

#define CSL_HTS_HWA5_PROD0_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA5_PROD0_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA5_PROD0_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA5_PROD0_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA5_PROD0_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA5_PROD0_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA5_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA5_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA5_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA5_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA5_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA5_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA5_PROD0_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA5_PROD0_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA5_PROD0_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA5_PROD0_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA5_PROD0_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA5_PROD0_CONTROL_PROD_EN_MAX                                 (0x00000001U)

#define CSL_HTS_HWA5_PROD0_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA5_PROD0_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA5_PROD0_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

/* HWA5_PROD0_BUF_CONTROL */

#define CSL_HTS_HWA5_PROD0_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA5_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA5_PROD0_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA5_PROD0_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA5_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA5_PROD0_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA5_PROD0_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA5_PROD0_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA5_PROD0_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA5_PROD0_COUNT */

#define CSL_HTS_HWA5_PROD0_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA5_PROD0_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA5_PROD0_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA5_PROD0_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA5_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA5_PROD0_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA5_PROD0_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA5_PROD0_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA5_PROD0_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA5_PA0_CONTROL */

#define CSL_HTS_HWA5_PA0_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA5_PA0_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA5_PA0_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA5_PA0_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA5_PA0_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA5_PA0_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA5_PA0_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA5_PA0_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA5_PA0_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA5_PA0_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA5_PA0_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA5_PA0_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA5_PA0_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA5_PA0_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA5_PA0_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA5_PA0_PRODCOUNT */

#define CSL_HTS_HWA5_PA0_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA5_PA0_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA5_PA0_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA5_PA0_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA5_PA0_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA5_PA0_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA5_PROD1_CONTROL */

#define CSL_HTS_HWA5_PROD1_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA5_PROD1_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA5_PROD1_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA5_PROD1_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA5_PROD1_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA5_PROD1_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA5_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA5_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA5_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA5_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA5_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA5_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA5_PROD1_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA5_PROD1_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA5_PROD1_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA5_PROD1_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA5_PROD1_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA5_PROD1_CONTROL_PROD_EN_MAX                                 (0x00000001U)

#define CSL_HTS_HWA5_PROD1_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA5_PROD1_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA5_PROD1_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

/* HWA5_PROD1_BUF_CONTROL */

#define CSL_HTS_HWA5_PROD1_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA5_PROD1_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA5_PROD1_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA5_PROD1_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA5_PROD1_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA5_PROD1_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA5_PROD1_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA5_PROD1_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA5_PROD1_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA5_PROD1_COUNT */

#define CSL_HTS_HWA5_PROD1_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA5_PROD1_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA5_PROD1_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA5_PROD1_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA5_PROD1_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA5_PROD1_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA5_PROD1_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA5_PROD1_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA5_PROD1_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA5_PA1_CONTROL */

#define CSL_HTS_HWA5_PA1_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA5_PA1_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA5_PA1_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA5_PA1_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA5_PA1_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA5_PA1_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA5_PA1_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA5_PA1_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA5_PA1_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA5_PA1_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA5_PA1_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA5_PA1_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA5_PA1_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA5_PA1_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA5_PA1_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA5_PA1_PRODCOUNT */

#define CSL_HTS_HWA5_PA1_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA5_PA1_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA5_PA1_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA5_PA1_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA5_PA1_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA5_PA1_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA5_PROD2_CONTROL */

#define CSL_HTS_HWA5_PROD2_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA5_PROD2_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA5_PROD2_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA5_PROD2_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA5_PROD2_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA5_PROD2_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA5_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA5_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA5_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA5_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA5_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA5_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA5_PROD2_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA5_PROD2_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA5_PROD2_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA5_PROD2_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA5_PROD2_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA5_PROD2_CONTROL_PROD_EN_MAX                                 (0x00000001U)

#define CSL_HTS_HWA5_PROD2_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA5_PROD2_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA5_PROD2_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

/* HWA5_PROD2_BUF_CONTROL */

#define CSL_HTS_HWA5_PROD2_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA5_PROD2_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA5_PROD2_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA5_PROD2_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA5_PROD2_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA5_PROD2_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA5_PROD2_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA5_PROD2_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA5_PROD2_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA5_PROD2_COUNT */

#define CSL_HTS_HWA5_PROD2_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA5_PROD2_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA5_PROD2_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA5_PROD2_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA5_PROD2_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA5_PROD2_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA5_PROD2_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA5_PROD2_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA5_PROD2_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA5_PROD3_CONTROL */

#define CSL_HTS_HWA5_PROD3_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA5_PROD3_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA5_PROD3_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA5_PROD3_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA5_PROD3_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA5_PROD3_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA5_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA5_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA5_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA5_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA5_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA5_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA5_PROD3_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA5_PROD3_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA5_PROD3_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA5_PROD3_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA5_PROD3_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA5_PROD3_CONTROL_PROD_EN_MAX                                 (0x00000001U)

#define CSL_HTS_HWA5_PROD3_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA5_PROD3_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA5_PROD3_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

/* HWA5_PROD3_BUF_CONTROL */

#define CSL_HTS_HWA5_PROD3_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA5_PROD3_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA5_PROD3_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA5_PROD3_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA5_PROD3_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA5_PROD3_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA5_PROD3_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA5_PROD3_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA5_PROD3_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA5_PROD3_COUNT */

#define CSL_HTS_HWA5_PROD3_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA5_PROD3_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA5_PROD3_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA5_PROD3_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA5_PROD3_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA5_PROD3_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA5_PROD3_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA5_PROD3_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA5_PROD3_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA5_PROD4_CONTROL */

#define CSL_HTS_HWA5_PROD4_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA5_PROD4_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA5_PROD4_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA5_PROD4_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA5_PROD4_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA5_PROD4_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA5_PROD4_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA5_PROD4_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA5_PROD4_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA5_PROD4_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA5_PROD4_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA5_PROD4_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA5_PROD4_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA5_PROD4_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA5_PROD4_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA5_PROD4_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA5_PROD4_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA5_PROD4_CONTROL_PROD_EN_MAX                                 (0x00000001U)

#define CSL_HTS_HWA5_PROD4_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA5_PROD4_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA5_PROD4_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

/* HWA5_PROD4_BUF_CONTROL */

#define CSL_HTS_HWA5_PROD4_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA5_PROD4_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA5_PROD4_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA5_PROD4_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA5_PROD4_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA5_PROD4_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA5_PROD4_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA5_PROD4_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA5_PROD4_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA5_PROD4_COUNT */

#define CSL_HTS_HWA5_PROD4_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA5_PROD4_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA5_PROD4_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA5_PROD4_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA5_PROD4_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA5_PROD4_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA5_PROD4_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA5_PROD4_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA5_PROD4_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA5_PROD5_CONTROL */

#define CSL_HTS_HWA5_PROD5_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA5_PROD5_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA5_PROD5_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA5_PROD5_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA5_PROD5_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA5_PROD5_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA5_PROD5_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA5_PROD5_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA5_PROD5_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA5_PROD5_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA5_PROD5_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA5_PROD5_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA5_PROD5_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA5_PROD5_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA5_PROD5_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA5_PROD5_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA5_PROD5_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA5_PROD5_CONTROL_PROD_EN_MAX                                 (0x00000001U)

#define CSL_HTS_HWA5_PROD5_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA5_PROD5_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA5_PROD5_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

/* HWA5_PROD5_BUF_CONTROL */

#define CSL_HTS_HWA5_PROD5_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA5_PROD5_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA5_PROD5_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA5_PROD5_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA5_PROD5_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA5_PROD5_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA5_PROD5_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA5_PROD5_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA5_PROD5_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA5_PROD5_COUNT */

#define CSL_HTS_HWA5_PROD5_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA5_PROD5_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA5_PROD5_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA5_PROD5_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA5_PROD5_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA5_PROD5_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA5_PROD5_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA5_PROD5_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA5_PROD5_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA5_PROD6_CONTROL */

#define CSL_HTS_HWA5_PROD6_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA5_PROD6_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA5_PROD6_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA5_PROD6_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA5_PROD6_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA5_PROD6_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA5_PROD6_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA5_PROD6_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA5_PROD6_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA5_PROD6_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA5_PROD6_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA5_PROD6_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA5_PROD6_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA5_PROD6_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA5_PROD6_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA5_PROD6_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA5_PROD6_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA5_PROD6_CONTROL_PROD_EN_MAX                                 (0x00000001U)

#define CSL_HTS_HWA5_PROD6_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA5_PROD6_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA5_PROD6_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

/* HWA5_PROD6_BUF_CONTROL */

#define CSL_HTS_HWA5_PROD6_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA5_PROD6_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA5_PROD6_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA5_PROD6_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA5_PROD6_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA5_PROD6_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA5_PROD6_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA5_PROD6_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA5_PROD6_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA5_PROD6_COUNT */

#define CSL_HTS_HWA5_PROD6_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA5_PROD6_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA5_PROD6_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA5_PROD6_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA5_PROD6_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA5_PROD6_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA5_PROD6_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA5_PROD6_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA5_PROD6_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA5_PROD7_CONTROL */

#define CSL_HTS_HWA5_PROD7_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA5_PROD7_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA5_PROD7_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA5_PROD7_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA5_PROD7_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA5_PROD7_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA5_PROD7_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA5_PROD7_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA5_PROD7_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA5_PROD7_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA5_PROD7_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA5_PROD7_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA5_PROD7_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA5_PROD7_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA5_PROD7_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA5_PROD7_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA5_PROD7_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA5_PROD7_CONTROL_PROD_EN_MAX                                 (0x00000001U)

#define CSL_HTS_HWA5_PROD7_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA5_PROD7_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA5_PROD7_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

/* HWA5_PROD7_BUF_CONTROL */

#define CSL_HTS_HWA5_PROD7_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA5_PROD7_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA5_PROD7_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA5_PROD7_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA5_PROD7_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA5_PROD7_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA5_PROD7_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA5_PROD7_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA5_PROD7_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA5_PROD7_COUNT */

#define CSL_HTS_HWA5_PROD7_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA5_PROD7_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA5_PROD7_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA5_PROD7_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA5_PROD7_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA5_PROD7_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA5_PROD7_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA5_PROD7_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA5_PROD7_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA5_PROD8_CONTROL */

#define CSL_HTS_HWA5_PROD8_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA5_PROD8_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA5_PROD8_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA5_PROD8_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA5_PROD8_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA5_PROD8_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA5_PROD8_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA5_PROD8_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA5_PROD8_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA5_PROD8_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA5_PROD8_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA5_PROD8_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA5_PROD8_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA5_PROD8_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA5_PROD8_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA5_PROD8_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA5_PROD8_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA5_PROD8_CONTROL_PROD_EN_MAX                                 (0x00000001U)

#define CSL_HTS_HWA5_PROD8_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA5_PROD8_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA5_PROD8_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

/* HWA5_PROD8_BUF_CONTROL */

#define CSL_HTS_HWA5_PROD8_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA5_PROD8_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA5_PROD8_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA5_PROD8_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA5_PROD8_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA5_PROD8_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA5_PROD8_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA5_PROD8_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA5_PROD8_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA5_PROD8_COUNT */

#define CSL_HTS_HWA5_PROD8_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA5_PROD8_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA5_PROD8_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA5_PROD8_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA5_PROD8_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA5_PROD8_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA5_PROD8_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA5_PROD8_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA5_PROD8_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA5_PROD9_CONTROL */

#define CSL_HTS_HWA5_PROD9_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA5_PROD9_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA5_PROD9_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA5_PROD9_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA5_PROD9_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA5_PROD9_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA5_PROD9_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA5_PROD9_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA5_PROD9_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA5_PROD9_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA5_PROD9_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA5_PROD9_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA5_PROD9_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA5_PROD9_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA5_PROD9_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA5_PROD9_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA5_PROD9_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA5_PROD9_CONTROL_PROD_EN_MAX                                 (0x00000001U)

#define CSL_HTS_HWA5_PROD9_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA5_PROD9_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA5_PROD9_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

/* HWA5_PROD9_BUF_CONTROL */

#define CSL_HTS_HWA5_PROD9_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA5_PROD9_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA5_PROD9_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA5_PROD9_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA5_PROD9_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA5_PROD9_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA5_PROD9_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA5_PROD9_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA5_PROD9_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA5_PROD9_COUNT */

#define CSL_HTS_HWA5_PROD9_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA5_PROD9_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA5_PROD9_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA5_PROD9_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA5_PROD9_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA5_PROD9_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA5_PROD9_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA5_PROD9_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA5_PROD9_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA5_PROD10_CONTROL */

#define CSL_HTS_HWA5_PROD10_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA5_PROD10_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA5_PROD10_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA5_PROD10_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA5_PROD10_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA5_PROD10_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA5_PROD10_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA5_PROD10_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA5_PROD10_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA5_PROD10_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA5_PROD10_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA5_PROD10_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA5_PROD10_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA5_PROD10_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA5_PROD10_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA5_PROD10_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA5_PROD10_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA5_PROD10_CONTROL_PROD_EN_MAX                                (0x00000001U)

#define CSL_HTS_HWA5_PROD10_CONTROL_MASK_SELECT_MASK                           (0x0F000000U)
#define CSL_HTS_HWA5_PROD10_CONTROL_MASK_SELECT_SHIFT                          (0x00000018U)
#define CSL_HTS_HWA5_PROD10_CONTROL_MASK_SELECT_MAX                            (0x0000000FU)

/* HWA5_PROD10_BUF_CONTROL */

#define CSL_HTS_HWA5_PROD10_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA5_PROD10_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA5_PROD10_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA5_PROD10_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA5_PROD10_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA5_PROD10_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA5_PROD10_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA5_PROD10_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA5_PROD10_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA5_PROD10_COUNT */

#define CSL_HTS_HWA5_PROD10_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA5_PROD10_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA5_PROD10_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA5_PROD10_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA5_PROD10_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA5_PROD10_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA5_PROD10_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA5_PROD10_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA5_PROD10_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA6_SCHEDULER_CONTROL */

#define CSL_HTS_HWA6_SCHEDULER_CONTROL_DEBUG_RDY_MASK                          (0x00001000U)
#define CSL_HTS_HWA6_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                         (0x0000000CU)
#define CSL_HTS_HWA6_SCHEDULER_CONTROL_DEBUG_RDY_MAX                           (0x00000001U)

#define CSL_HTS_HWA6_SCHEDULER_CONTROL_STATE_MASK                              (0x00000780U)
#define CSL_HTS_HWA6_SCHEDULER_CONTROL_STATE_SHIFT                             (0x00000007U)
#define CSL_HTS_HWA6_SCHEDULER_CONTROL_STATE_MAX                               (0x0000000FU)

#define CSL_HTS_HWA6_SCHEDULER_CONTROL_PAUSE_MASK                              (0x00000040U)
#define CSL_HTS_HWA6_SCHEDULER_CONTROL_PAUSE_SHIFT                             (0x00000006U)
#define CSL_HTS_HWA6_SCHEDULER_CONTROL_PAUSE_MAX                               (0x00000001U)

#define CSL_HTS_HWA6_SCHEDULER_CONTROL_STRM_EN_MASK                            (0x00000020U)
#define CSL_HTS_HWA6_SCHEDULER_CONTROL_STRM_EN_SHIFT                           (0x00000005U)
#define CSL_HTS_HWA6_SCHEDULER_CONTROL_STRM_EN_MAX                             (0x00000001U)

#define CSL_HTS_HWA6_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                       (0x0000000EU)
#define CSL_HTS_HWA6_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                      (0x00000001U)
#define CSL_HTS_HWA6_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                        (0x00000007U)

#define CSL_HTS_HWA6_SCHEDULER_CONTROL_SCH_EN_MASK                             (0x00000001U)
#define CSL_HTS_HWA6_SCHEDULER_CONTROL_SCH_EN_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA6_SCHEDULER_CONTROL_SCH_EN_MAX                              (0x00000001U)

/* HWA6_HOP */

#define CSL_HTS_HWA6_HOP_TDONE_COUNT_MASK                                      (0x3FFE0000U)
#define CSL_HTS_HWA6_HOP_TDONE_COUNT_SHIFT                                     (0x00000011U)
#define CSL_HTS_HWA6_HOP_TDONE_COUNT_MAX                                       (0x00001FFFU)

#define CSL_HTS_HWA6_HOP_TDONE_COUNT_EN_MASK                                   (0x00010000U)
#define CSL_HTS_HWA6_HOP_TDONE_COUNT_EN_SHIFT                                  (0x00000010U)
#define CSL_HTS_HWA6_HOP_TDONE_COUNT_EN_MAX                                    (0x00000001U)

#define CSL_HTS_HWA6_HOP_HOP_THREAD_COUNT_MASK                                 (0x00003FFEU)
#define CSL_HTS_HWA6_HOP_HOP_THREAD_COUNT_SHIFT                                (0x00000001U)
#define CSL_HTS_HWA6_HOP_HOP_THREAD_COUNT_MAX                                  (0x00001FFFU)

#define CSL_HTS_HWA6_HOP_HOP_MASK                                              (0x00000001U)
#define CSL_HTS_HWA6_HOP_HOP_SHIFT                                             (0x00000000U)
#define CSL_HTS_HWA6_HOP_HOP_MAX                                               (0x00000001U)

/* HWA6_WDTIMER */

#define CSL_HTS_HWA6_WDTIMER_WDTIMER_COUNT_MASK                                (0x01FFFF00U)
#define CSL_HTS_HWA6_WDTIMER_WDTIMER_COUNT_SHIFT                               (0x00000008U)
#define CSL_HTS_HWA6_WDTIMER_WDTIMER_COUNT_MAX                                 (0x0001FFFFU)

#define CSL_HTS_HWA6_WDTIMER_WDTIMER_MODE_MASK                                 (0x00000004U)
#define CSL_HTS_HWA6_WDTIMER_WDTIMER_MODE_SHIFT                                (0x00000002U)
#define CSL_HTS_HWA6_WDTIMER_WDTIMER_MODE_MAX                                  (0x00000001U)

#define CSL_HTS_HWA6_WDTIMER_WDTIMER_STATUS_MASK                               (0x00000002U)
#define CSL_HTS_HWA6_WDTIMER_WDTIMER_STATUS_SHIFT                              (0x00000001U)
#define CSL_HTS_HWA6_WDTIMER_WDTIMER_STATUS_MAX                                (0x00000001U)

#define CSL_HTS_HWA6_WDTIMER_WDTIMER_EN_MASK                                   (0x00000001U)
#define CSL_HTS_HWA6_WDTIMER_WDTIMER_EN_SHIFT                                  (0x00000000U)
#define CSL_HTS_HWA6_WDTIMER_WDTIMER_EN_MAX                                    (0x00000001U)

/* HWA6_BW_LIMITER */

#define CSL_HTS_HWA6_BW_LIMITER_BW_CYCLE_COUNT_MASK                            (0x007FFF00U)
#define CSL_HTS_HWA6_BW_LIMITER_BW_CYCLE_COUNT_SHIFT                           (0x00000008U)
#define CSL_HTS_HWA6_BW_LIMITER_BW_CYCLE_COUNT_MAX                             (0x00007FFFU)

#define CSL_HTS_HWA6_BW_LIMITER_BW_TOKEN_COUNT_MASK                            (0x0000001EU)
#define CSL_HTS_HWA6_BW_LIMITER_BW_TOKEN_COUNT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA6_BW_LIMITER_BW_TOKEN_COUNT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA6_BW_LIMITER_BW_LIMITER_EN_MASK                             (0x00000001U)
#define CSL_HTS_HWA6_BW_LIMITER_BW_LIMITER_EN_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA6_BW_LIMITER_BW_LIMITER_EN_MAX                              (0x00000001U)

/* HWA6_CONS0_CONTROL */

#define CSL_HTS_HWA6_CONS0_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA6_CONS0_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA6_CONS0_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA6_CONS0_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA6_CONS0_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA6_CONS0_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA6_CONS1_CONTROL */

#define CSL_HTS_HWA6_CONS1_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA6_CONS1_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA6_CONS1_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA6_CONS1_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA6_CONS1_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA6_CONS1_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA6_PROD0_CONTROL */

#define CSL_HTS_HWA6_PROD0_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA6_PROD0_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA6_PROD0_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA6_PROD0_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA6_PROD0_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA6_PROD0_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA6_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA6_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA6_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA6_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA6_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA6_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA6_PROD0_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA6_PROD0_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA6_PROD0_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA6_PROD0_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA6_PROD0_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA6_PROD0_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* HWA6_PROD0_BUF_CONTROL */

#define CSL_HTS_HWA6_PROD0_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA6_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA6_PROD0_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA6_PROD0_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA6_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA6_PROD0_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA6_PROD0_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA6_PROD0_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA6_PROD0_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA6_PROD0_COUNT */

#define CSL_HTS_HWA6_PROD0_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA6_PROD0_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA6_PROD0_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA6_PROD0_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA6_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA6_PROD0_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA6_PROD0_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA6_PROD0_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA6_PROD0_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA6_PA0_CONTROL */

#define CSL_HTS_HWA6_PA0_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA6_PA0_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA6_PA0_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA6_PA0_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA6_PA0_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA6_PA0_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA6_PA0_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA6_PA0_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA6_PA0_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA6_PA0_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA6_PA0_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA6_PA0_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA6_PA0_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA6_PA0_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA6_PA0_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA6_PA0_PRODCOUNT */

#define CSL_HTS_HWA6_PA0_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA6_PA0_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA6_PA0_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA6_PA0_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA6_PA0_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA6_PA0_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA6_PROD1_CONTROL */

#define CSL_HTS_HWA6_PROD1_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA6_PROD1_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA6_PROD1_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA6_PROD1_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA6_PROD1_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA6_PROD1_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA6_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA6_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA6_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA6_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA6_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA6_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA6_PROD1_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA6_PROD1_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA6_PROD1_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA6_PROD1_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA6_PROD1_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA6_PROD1_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* HWA6_PROD1_BUF_CONTROL */

#define CSL_HTS_HWA6_PROD1_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA6_PROD1_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA6_PROD1_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA6_PROD1_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA6_PROD1_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA6_PROD1_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA6_PROD1_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA6_PROD1_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA6_PROD1_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA6_PROD1_COUNT */

#define CSL_HTS_HWA6_PROD1_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA6_PROD1_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA6_PROD1_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA6_PROD1_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA6_PROD1_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA6_PROD1_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA6_PROD1_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA6_PROD1_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA6_PROD1_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA7_SCHEDULER_CONTROL */

#define CSL_HTS_HWA7_SCHEDULER_CONTROL_DEBUG_RDY_MASK                          (0x00001000U)
#define CSL_HTS_HWA7_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                         (0x0000000CU)
#define CSL_HTS_HWA7_SCHEDULER_CONTROL_DEBUG_RDY_MAX                           (0x00000001U)

#define CSL_HTS_HWA7_SCHEDULER_CONTROL_STATE_MASK                              (0x00000780U)
#define CSL_HTS_HWA7_SCHEDULER_CONTROL_STATE_SHIFT                             (0x00000007U)
#define CSL_HTS_HWA7_SCHEDULER_CONTROL_STATE_MAX                               (0x0000000FU)

#define CSL_HTS_HWA7_SCHEDULER_CONTROL_PAUSE_MASK                              (0x00000040U)
#define CSL_HTS_HWA7_SCHEDULER_CONTROL_PAUSE_SHIFT                             (0x00000006U)
#define CSL_HTS_HWA7_SCHEDULER_CONTROL_PAUSE_MAX                               (0x00000001U)

#define CSL_HTS_HWA7_SCHEDULER_CONTROL_STRM_EN_MASK                            (0x00000020U)
#define CSL_HTS_HWA7_SCHEDULER_CONTROL_STRM_EN_SHIFT                           (0x00000005U)
#define CSL_HTS_HWA7_SCHEDULER_CONTROL_STRM_EN_MAX                             (0x00000001U)

#define CSL_HTS_HWA7_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                       (0x0000000EU)
#define CSL_HTS_HWA7_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                      (0x00000001U)
#define CSL_HTS_HWA7_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                        (0x00000007U)

#define CSL_HTS_HWA7_SCHEDULER_CONTROL_SCH_EN_MASK                             (0x00000001U)
#define CSL_HTS_HWA7_SCHEDULER_CONTROL_SCH_EN_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA7_SCHEDULER_CONTROL_SCH_EN_MAX                              (0x00000001U)

/* HWA7_HOP */

#define CSL_HTS_HWA7_HOP_TDONE_COUNT_MASK                                      (0x3FFE0000U)
#define CSL_HTS_HWA7_HOP_TDONE_COUNT_SHIFT                                     (0x00000011U)
#define CSL_HTS_HWA7_HOP_TDONE_COUNT_MAX                                       (0x00001FFFU)

#define CSL_HTS_HWA7_HOP_TDONE_COUNT_EN_MASK                                   (0x00010000U)
#define CSL_HTS_HWA7_HOP_TDONE_COUNT_EN_SHIFT                                  (0x00000010U)
#define CSL_HTS_HWA7_HOP_TDONE_COUNT_EN_MAX                                    (0x00000001U)

#define CSL_HTS_HWA7_HOP_HOP_THREAD_COUNT_MASK                                 (0x00003FFEU)
#define CSL_HTS_HWA7_HOP_HOP_THREAD_COUNT_SHIFT                                (0x00000001U)
#define CSL_HTS_HWA7_HOP_HOP_THREAD_COUNT_MAX                                  (0x00001FFFU)

#define CSL_HTS_HWA7_HOP_HOP_MASK                                              (0x00000001U)
#define CSL_HTS_HWA7_HOP_HOP_SHIFT                                             (0x00000000U)
#define CSL_HTS_HWA7_HOP_HOP_MAX                                               (0x00000001U)

/* HWA7_WDTIMER */

#define CSL_HTS_HWA7_WDTIMER_WDTIMER_COUNT_MASK                                (0x01FFFF00U)
#define CSL_HTS_HWA7_WDTIMER_WDTIMER_COUNT_SHIFT                               (0x00000008U)
#define CSL_HTS_HWA7_WDTIMER_WDTIMER_COUNT_MAX                                 (0x0001FFFFU)

#define CSL_HTS_HWA7_WDTIMER_WDTIMER_MODE_MASK                                 (0x00000004U)
#define CSL_HTS_HWA7_WDTIMER_WDTIMER_MODE_SHIFT                                (0x00000002U)
#define CSL_HTS_HWA7_WDTIMER_WDTIMER_MODE_MAX                                  (0x00000001U)

#define CSL_HTS_HWA7_WDTIMER_WDTIMER_STATUS_MASK                               (0x00000002U)
#define CSL_HTS_HWA7_WDTIMER_WDTIMER_STATUS_SHIFT                              (0x00000001U)
#define CSL_HTS_HWA7_WDTIMER_WDTIMER_STATUS_MAX                                (0x00000001U)

#define CSL_HTS_HWA7_WDTIMER_WDTIMER_EN_MASK                                   (0x00000001U)
#define CSL_HTS_HWA7_WDTIMER_WDTIMER_EN_SHIFT                                  (0x00000000U)
#define CSL_HTS_HWA7_WDTIMER_WDTIMER_EN_MAX                                    (0x00000001U)

/* HWA7_BW_LIMITER */

#define CSL_HTS_HWA7_BW_LIMITER_BW_CYCLE_COUNT_MASK                            (0x007FFF00U)
#define CSL_HTS_HWA7_BW_LIMITER_BW_CYCLE_COUNT_SHIFT                           (0x00000008U)
#define CSL_HTS_HWA7_BW_LIMITER_BW_CYCLE_COUNT_MAX                             (0x00007FFFU)

#define CSL_HTS_HWA7_BW_LIMITER_BW_TOKEN_COUNT_MASK                            (0x0000001EU)
#define CSL_HTS_HWA7_BW_LIMITER_BW_TOKEN_COUNT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA7_BW_LIMITER_BW_TOKEN_COUNT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA7_BW_LIMITER_BW_LIMITER_EN_MASK                             (0x00000001U)
#define CSL_HTS_HWA7_BW_LIMITER_BW_LIMITER_EN_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA7_BW_LIMITER_BW_LIMITER_EN_MAX                              (0x00000001U)

/* HWA7_CONS0_CONTROL */

#define CSL_HTS_HWA7_CONS0_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA7_CONS0_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA7_CONS0_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA7_CONS0_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA7_CONS0_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA7_CONS0_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA7_CONS1_CONTROL */

#define CSL_HTS_HWA7_CONS1_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA7_CONS1_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA7_CONS1_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA7_CONS1_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA7_CONS1_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA7_CONS1_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA7_CONS2_CONTROL */

#define CSL_HTS_HWA7_CONS2_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA7_CONS2_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA7_CONS2_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA7_CONS2_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA7_CONS2_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA7_CONS2_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA7_CONS3_CONTROL */

#define CSL_HTS_HWA7_CONS3_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA7_CONS3_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA7_CONS3_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA7_CONS3_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA7_CONS3_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA7_CONS3_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA7_CONS4_CONTROL */

#define CSL_HTS_HWA7_CONS4_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA7_CONS4_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA7_CONS4_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA7_CONS4_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA7_CONS4_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA7_CONS4_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA7_PROD0_CONTROL */

#define CSL_HTS_HWA7_PROD0_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA7_PROD0_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA7_PROD0_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA7_PROD0_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA7_PROD0_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA7_PROD0_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA7_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA7_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA7_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA7_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA7_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA7_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA7_PROD0_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA7_PROD0_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA7_PROD0_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA7_PROD0_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA7_PROD0_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA7_PROD0_CONTROL_PROD_EN_MAX                                 (0x00000001U)

#define CSL_HTS_HWA7_PROD0_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA7_PROD0_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA7_PROD0_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

/* HWA7_PROD0_BUF_CONTROL */

#define CSL_HTS_HWA7_PROD0_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA7_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA7_PROD0_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA7_PROD0_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA7_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA7_PROD0_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA7_PROD0_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA7_PROD0_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA7_PROD0_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA7_PROD0_COUNT */

#define CSL_HTS_HWA7_PROD0_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA7_PROD0_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA7_PROD0_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA7_PROD0_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA7_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA7_PROD0_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA7_PROD0_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA7_PROD0_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA7_PROD0_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA7_PA0_CONTROL */

#define CSL_HTS_HWA7_PA0_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA7_PA0_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA7_PA0_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA7_PA0_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA7_PA0_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA7_PA0_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA7_PA0_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA7_PA0_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA7_PA0_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA7_PA0_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA7_PA0_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA7_PA0_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA7_PA0_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA7_PA0_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA7_PA0_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA7_PA0_PRODCOUNT */

#define CSL_HTS_HWA7_PA0_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA7_PA0_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA7_PA0_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA7_PA0_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA7_PA0_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA7_PA0_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA7_PROD1_CONTROL */

#define CSL_HTS_HWA7_PROD1_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA7_PROD1_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA7_PROD1_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA7_PROD1_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA7_PROD1_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA7_PROD1_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA7_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA7_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA7_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA7_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA7_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA7_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA7_PROD1_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA7_PROD1_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA7_PROD1_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA7_PROD1_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA7_PROD1_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA7_PROD1_CONTROL_PROD_EN_MAX                                 (0x00000001U)

#define CSL_HTS_HWA7_PROD1_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA7_PROD1_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA7_PROD1_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

/* HWA7_PROD1_BUF_CONTROL */

#define CSL_HTS_HWA7_PROD1_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA7_PROD1_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA7_PROD1_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA7_PROD1_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA7_PROD1_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA7_PROD1_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA7_PROD1_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA7_PROD1_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA7_PROD1_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA7_PROD1_COUNT */

#define CSL_HTS_HWA7_PROD1_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA7_PROD1_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA7_PROD1_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA7_PROD1_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA7_PROD1_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA7_PROD1_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA7_PROD1_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA7_PROD1_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA7_PROD1_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA7_PA1_CONTROL */

#define CSL_HTS_HWA7_PA1_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA7_PA1_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA7_PA1_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA7_PA1_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA7_PA1_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA7_PA1_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA7_PA1_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA7_PA1_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA7_PA1_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA7_PA1_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA7_PA1_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA7_PA1_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA7_PA1_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA7_PA1_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA7_PA1_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA7_PA1_PRODCOUNT */

#define CSL_HTS_HWA7_PA1_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA7_PA1_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA7_PA1_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA7_PA1_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA7_PA1_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA7_PA1_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA7_PROD2_CONTROL */

#define CSL_HTS_HWA7_PROD2_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA7_PROD2_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA7_PROD2_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA7_PROD2_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA7_PROD2_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA7_PROD2_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA7_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA7_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA7_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA7_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA7_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA7_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA7_PROD2_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA7_PROD2_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA7_PROD2_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA7_PROD2_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA7_PROD2_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA7_PROD2_CONTROL_PROD_EN_MAX                                 (0x00000001U)

#define CSL_HTS_HWA7_PROD2_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA7_PROD2_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA7_PROD2_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

/* HWA7_PROD2_BUF_CONTROL */

#define CSL_HTS_HWA7_PROD2_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA7_PROD2_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA7_PROD2_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA7_PROD2_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA7_PROD2_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA7_PROD2_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA7_PROD2_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA7_PROD2_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA7_PROD2_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA7_PROD2_COUNT */

#define CSL_HTS_HWA7_PROD2_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA7_PROD2_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA7_PROD2_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA7_PROD2_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA7_PROD2_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA7_PROD2_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA7_PROD2_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA7_PROD2_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA7_PROD2_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA7_PA2_CONTROL */

#define CSL_HTS_HWA7_PA2_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA7_PA2_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA7_PA2_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA7_PA2_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA7_PA2_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA7_PA2_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA7_PA2_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA7_PA2_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA7_PA2_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA7_PA2_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA7_PA2_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA7_PA2_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA7_PA2_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA7_PA2_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA7_PA2_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA7_PA2_PRODCOUNT */

#define CSL_HTS_HWA7_PA2_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA7_PA2_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA7_PA2_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA7_PA2_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA7_PA2_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA7_PA2_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA7_PROD3_CONTROL */

#define CSL_HTS_HWA7_PROD3_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA7_PROD3_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA7_PROD3_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA7_PROD3_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA7_PROD3_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA7_PROD3_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA7_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA7_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA7_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA7_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA7_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA7_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA7_PROD3_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA7_PROD3_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA7_PROD3_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA7_PROD3_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA7_PROD3_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA7_PROD3_CONTROL_PROD_EN_MAX                                 (0x00000001U)

#define CSL_HTS_HWA7_PROD3_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA7_PROD3_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA7_PROD3_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

/* HWA7_PROD3_BUF_CONTROL */

#define CSL_HTS_HWA7_PROD3_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA7_PROD3_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA7_PROD3_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA7_PROD3_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA7_PROD3_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA7_PROD3_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA7_PROD3_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA7_PROD3_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA7_PROD3_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA7_PROD3_COUNT */

#define CSL_HTS_HWA7_PROD3_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA7_PROD3_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA7_PROD3_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA7_PROD3_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA7_PROD3_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA7_PROD3_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA7_PROD3_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA7_PROD3_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA7_PROD3_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA7_PA3_CONTROL */

#define CSL_HTS_HWA7_PA3_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA7_PA3_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA7_PA3_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA7_PA3_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA7_PA3_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA7_PA3_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA7_PA3_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA7_PA3_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA7_PA3_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA7_PA3_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA7_PA3_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA7_PA3_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA7_PA3_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA7_PA3_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA7_PA3_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA7_PA3_PRODCOUNT */

#define CSL_HTS_HWA7_PA3_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA7_PA3_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA7_PA3_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA7_PA3_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA7_PA3_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA7_PA3_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA7_PROD4_CONTROL */

#define CSL_HTS_HWA7_PROD4_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA7_PROD4_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA7_PROD4_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA7_PROD4_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA7_PROD4_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA7_PROD4_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA7_PROD4_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA7_PROD4_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA7_PROD4_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA7_PROD4_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA7_PROD4_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA7_PROD4_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA7_PROD4_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA7_PROD4_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA7_PROD4_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA7_PROD4_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA7_PROD4_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA7_PROD4_CONTROL_PROD_EN_MAX                                 (0x00000001U)

#define CSL_HTS_HWA7_PROD4_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA7_PROD4_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA7_PROD4_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

/* HWA7_PROD4_BUF_CONTROL */

#define CSL_HTS_HWA7_PROD4_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA7_PROD4_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA7_PROD4_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA7_PROD4_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA7_PROD4_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA7_PROD4_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA7_PROD4_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA7_PROD4_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA7_PROD4_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA7_PROD4_COUNT */

#define CSL_HTS_HWA7_PROD4_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA7_PROD4_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA7_PROD4_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA7_PROD4_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA7_PROD4_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA7_PROD4_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA7_PROD4_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA7_PROD4_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA7_PROD4_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA8_SCHEDULER_CONTROL */

#define CSL_HTS_HWA8_SCHEDULER_CONTROL_DEBUG_RDY_MASK                          (0x00001000U)
#define CSL_HTS_HWA8_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                         (0x0000000CU)
#define CSL_HTS_HWA8_SCHEDULER_CONTROL_DEBUG_RDY_MAX                           (0x00000001U)

#define CSL_HTS_HWA8_SCHEDULER_CONTROL_STATE_MASK                              (0x00000780U)
#define CSL_HTS_HWA8_SCHEDULER_CONTROL_STATE_SHIFT                             (0x00000007U)
#define CSL_HTS_HWA8_SCHEDULER_CONTROL_STATE_MAX                               (0x0000000FU)

#define CSL_HTS_HWA8_SCHEDULER_CONTROL_PAUSE_MASK                              (0x00000040U)
#define CSL_HTS_HWA8_SCHEDULER_CONTROL_PAUSE_SHIFT                             (0x00000006U)
#define CSL_HTS_HWA8_SCHEDULER_CONTROL_PAUSE_MAX                               (0x00000001U)

#define CSL_HTS_HWA8_SCHEDULER_CONTROL_STRM_EN_MASK                            (0x00000020U)
#define CSL_HTS_HWA8_SCHEDULER_CONTROL_STRM_EN_SHIFT                           (0x00000005U)
#define CSL_HTS_HWA8_SCHEDULER_CONTROL_STRM_EN_MAX                             (0x00000001U)

#define CSL_HTS_HWA8_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                       (0x0000000EU)
#define CSL_HTS_HWA8_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                      (0x00000001U)
#define CSL_HTS_HWA8_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                        (0x00000007U)

#define CSL_HTS_HWA8_SCHEDULER_CONTROL_SCH_EN_MASK                             (0x00000001U)
#define CSL_HTS_HWA8_SCHEDULER_CONTROL_SCH_EN_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA8_SCHEDULER_CONTROL_SCH_EN_MAX                              (0x00000001U)

/* HWA8_HOP */

#define CSL_HTS_HWA8_HOP_TDONE_COUNT_MASK                                      (0x3FFE0000U)
#define CSL_HTS_HWA8_HOP_TDONE_COUNT_SHIFT                                     (0x00000011U)
#define CSL_HTS_HWA8_HOP_TDONE_COUNT_MAX                                       (0x00001FFFU)

#define CSL_HTS_HWA8_HOP_TDONE_COUNT_EN_MASK                                   (0x00010000U)
#define CSL_HTS_HWA8_HOP_TDONE_COUNT_EN_SHIFT                                  (0x00000010U)
#define CSL_HTS_HWA8_HOP_TDONE_COUNT_EN_MAX                                    (0x00000001U)

#define CSL_HTS_HWA8_HOP_HOP_THREAD_COUNT_MASK                                 (0x00003FFEU)
#define CSL_HTS_HWA8_HOP_HOP_THREAD_COUNT_SHIFT                                (0x00000001U)
#define CSL_HTS_HWA8_HOP_HOP_THREAD_COUNT_MAX                                  (0x00001FFFU)

#define CSL_HTS_HWA8_HOP_HOP_MASK                                              (0x00000001U)
#define CSL_HTS_HWA8_HOP_HOP_SHIFT                                             (0x00000000U)
#define CSL_HTS_HWA8_HOP_HOP_MAX                                               (0x00000001U)

/* HWA8_WDTIMER */

#define CSL_HTS_HWA8_WDTIMER_WDTIMER_COUNT_MASK                                (0x01FFFF00U)
#define CSL_HTS_HWA8_WDTIMER_WDTIMER_COUNT_SHIFT                               (0x00000008U)
#define CSL_HTS_HWA8_WDTIMER_WDTIMER_COUNT_MAX                                 (0x0001FFFFU)

#define CSL_HTS_HWA8_WDTIMER_WDTIMER_MODE_MASK                                 (0x00000004U)
#define CSL_HTS_HWA8_WDTIMER_WDTIMER_MODE_SHIFT                                (0x00000002U)
#define CSL_HTS_HWA8_WDTIMER_WDTIMER_MODE_MAX                                  (0x00000001U)

#define CSL_HTS_HWA8_WDTIMER_WDTIMER_STATUS_MASK                               (0x00000002U)
#define CSL_HTS_HWA8_WDTIMER_WDTIMER_STATUS_SHIFT                              (0x00000001U)
#define CSL_HTS_HWA8_WDTIMER_WDTIMER_STATUS_MAX                                (0x00000001U)

#define CSL_HTS_HWA8_WDTIMER_WDTIMER_EN_MASK                                   (0x00000001U)
#define CSL_HTS_HWA8_WDTIMER_WDTIMER_EN_SHIFT                                  (0x00000000U)
#define CSL_HTS_HWA8_WDTIMER_WDTIMER_EN_MAX                                    (0x00000001U)

/* HWA8_BW_LIMITER */

#define CSL_HTS_HWA8_BW_LIMITER_BW_CYCLE_COUNT_MASK                            (0x007FFF00U)
#define CSL_HTS_HWA8_BW_LIMITER_BW_CYCLE_COUNT_SHIFT                           (0x00000008U)
#define CSL_HTS_HWA8_BW_LIMITER_BW_CYCLE_COUNT_MAX                             (0x00007FFFU)

#define CSL_HTS_HWA8_BW_LIMITER_BW_TOKEN_COUNT_MASK                            (0x0000001EU)
#define CSL_HTS_HWA8_BW_LIMITER_BW_TOKEN_COUNT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA8_BW_LIMITER_BW_TOKEN_COUNT_MAX                             (0x0000000FU)

#define CSL_HTS_HWA8_BW_LIMITER_BW_LIMITER_EN_MASK                             (0x00000001U)
#define CSL_HTS_HWA8_BW_LIMITER_BW_LIMITER_EN_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA8_BW_LIMITER_BW_LIMITER_EN_MAX                              (0x00000001U)

/* HWA8_CONS0_CONTROL */

#define CSL_HTS_HWA8_CONS0_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA8_CONS0_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA8_CONS0_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA8_CONS0_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA8_CONS0_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA8_CONS0_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA8_CONS1_CONTROL */

#define CSL_HTS_HWA8_CONS1_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA8_CONS1_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA8_CONS1_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA8_CONS1_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA8_CONS1_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA8_CONS1_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA8_CONS2_CONTROL */

#define CSL_HTS_HWA8_CONS2_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA8_CONS2_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA8_CONS2_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA8_CONS2_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA8_CONS2_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA8_CONS2_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA8_CONS3_CONTROL */

#define CSL_HTS_HWA8_CONS3_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA8_CONS3_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA8_CONS3_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA8_CONS3_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA8_CONS3_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA8_CONS3_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA8_CONS4_CONTROL */

#define CSL_HTS_HWA8_CONS4_CONTROL_PROD_SELECT_MASK                            (0x000003FEU)
#define CSL_HTS_HWA8_CONS4_CONTROL_PROD_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA8_CONS4_CONTROL_PROD_SELECT_MAX                             (0x000001FFU)

#define CSL_HTS_HWA8_CONS4_CONTROL_CONS_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA8_CONS4_CONTROL_CONS_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA8_CONS4_CONTROL_CONS_EN_MAX                                 (0x00000001U)

/* HWA8_PROD0_CONTROL */

#define CSL_HTS_HWA8_PROD0_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA8_PROD0_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA8_PROD0_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA8_PROD0_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA8_PROD0_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA8_PROD0_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA8_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA8_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA8_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA8_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA8_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA8_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA8_PROD0_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA8_PROD0_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA8_PROD0_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA8_PROD0_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA8_PROD0_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA8_PROD0_CONTROL_PROD_EN_MAX                                 (0x00000001U)

#define CSL_HTS_HWA8_PROD0_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA8_PROD0_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA8_PROD0_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

/* HWA8_PROD0_BUF_CONTROL */

#define CSL_HTS_HWA8_PROD0_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA8_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA8_PROD0_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA8_PROD0_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA8_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA8_PROD0_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA8_PROD0_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA8_PROD0_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA8_PROD0_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA8_PROD0_COUNT */

#define CSL_HTS_HWA8_PROD0_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA8_PROD0_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA8_PROD0_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA8_PROD0_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA8_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA8_PROD0_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA8_PROD0_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA8_PROD0_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA8_PROD0_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA8_PA0_CONTROL */

#define CSL_HTS_HWA8_PA0_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA8_PA0_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA8_PA0_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA8_PA0_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA8_PA0_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA8_PA0_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA8_PA0_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA8_PA0_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA8_PA0_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA8_PA0_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA8_PA0_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA8_PA0_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA8_PA0_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA8_PA0_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA8_PA0_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA8_PA0_PRODCOUNT */

#define CSL_HTS_HWA8_PA0_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA8_PA0_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA8_PA0_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA8_PA0_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA8_PA0_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA8_PA0_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA8_PROD1_CONTROL */

#define CSL_HTS_HWA8_PROD1_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA8_PROD1_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA8_PROD1_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA8_PROD1_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA8_PROD1_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA8_PROD1_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA8_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA8_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA8_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA8_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA8_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA8_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA8_PROD1_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA8_PROD1_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA8_PROD1_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA8_PROD1_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA8_PROD1_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA8_PROD1_CONTROL_PROD_EN_MAX                                 (0x00000001U)

#define CSL_HTS_HWA8_PROD1_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA8_PROD1_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA8_PROD1_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

/* HWA8_PROD1_BUF_CONTROL */

#define CSL_HTS_HWA8_PROD1_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA8_PROD1_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA8_PROD1_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA8_PROD1_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA8_PROD1_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA8_PROD1_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA8_PROD1_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA8_PROD1_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA8_PROD1_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA8_PROD1_COUNT */

#define CSL_HTS_HWA8_PROD1_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA8_PROD1_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA8_PROD1_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA8_PROD1_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA8_PROD1_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA8_PROD1_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA8_PROD1_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA8_PROD1_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA8_PROD1_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA8_PA1_CONTROL */

#define CSL_HTS_HWA8_PA1_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA8_PA1_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA8_PA1_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA8_PA1_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA8_PA1_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA8_PA1_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA8_PA1_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA8_PA1_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA8_PA1_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA8_PA1_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA8_PA1_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA8_PA1_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA8_PA1_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA8_PA1_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA8_PA1_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA8_PA1_PRODCOUNT */

#define CSL_HTS_HWA8_PA1_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA8_PA1_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA8_PA1_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA8_PA1_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA8_PA1_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA8_PA1_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA8_PROD2_CONTROL */

#define CSL_HTS_HWA8_PROD2_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA8_PROD2_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA8_PROD2_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA8_PROD2_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA8_PROD2_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA8_PROD2_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA8_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA8_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA8_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA8_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA8_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA8_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA8_PROD2_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA8_PROD2_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA8_PROD2_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA8_PROD2_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA8_PROD2_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA8_PROD2_CONTROL_PROD_EN_MAX                                 (0x00000001U)

#define CSL_HTS_HWA8_PROD2_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA8_PROD2_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA8_PROD2_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

/* HWA8_PROD2_BUF_CONTROL */

#define CSL_HTS_HWA8_PROD2_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA8_PROD2_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA8_PROD2_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA8_PROD2_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA8_PROD2_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA8_PROD2_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA8_PROD2_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA8_PROD2_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA8_PROD2_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA8_PROD2_COUNT */

#define CSL_HTS_HWA8_PROD2_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA8_PROD2_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA8_PROD2_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA8_PROD2_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA8_PROD2_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA8_PROD2_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA8_PROD2_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA8_PROD2_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA8_PROD2_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA8_PA2_CONTROL */

#define CSL_HTS_HWA8_PA2_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA8_PA2_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA8_PA2_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA8_PA2_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA8_PA2_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA8_PA2_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA8_PA2_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA8_PA2_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA8_PA2_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA8_PA2_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA8_PA2_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA8_PA2_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA8_PA2_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA8_PA2_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA8_PA2_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA8_PA2_PRODCOUNT */

#define CSL_HTS_HWA8_PA2_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA8_PA2_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA8_PA2_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA8_PA2_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA8_PA2_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA8_PA2_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA8_PROD3_CONTROL */

#define CSL_HTS_HWA8_PROD3_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA8_PROD3_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA8_PROD3_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA8_PROD3_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA8_PROD3_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA8_PROD3_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA8_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA8_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA8_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA8_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA8_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA8_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA8_PROD3_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA8_PROD3_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA8_PROD3_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA8_PROD3_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA8_PROD3_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA8_PROD3_CONTROL_PROD_EN_MAX                                 (0x00000001U)

#define CSL_HTS_HWA8_PROD3_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA8_PROD3_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA8_PROD3_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

/* HWA8_PROD3_BUF_CONTROL */

#define CSL_HTS_HWA8_PROD3_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA8_PROD3_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA8_PROD3_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA8_PROD3_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA8_PROD3_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA8_PROD3_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA8_PROD3_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA8_PROD3_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA8_PROD3_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA8_PROD3_COUNT */

#define CSL_HTS_HWA8_PROD3_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA8_PROD3_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA8_PROD3_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA8_PROD3_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA8_PROD3_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA8_PROD3_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA8_PROD3_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA8_PROD3_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA8_PROD3_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA8_PA3_CONTROL */

#define CSL_HTS_HWA8_PA3_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_HWA8_PA3_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_HWA8_PA3_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA8_PA3_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_HWA8_PA3_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_HWA8_PA3_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_HWA8_PA3_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_HWA8_PA3_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_HWA8_PA3_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA8_PA3_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_HWA8_PA3_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_HWA8_PA3_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_HWA8_PA3_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_HWA8_PA3_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA8_PA3_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* HWA8_PA3_PRODCOUNT */

#define CSL_HTS_HWA8_PA3_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_HWA8_PA3_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA8_PA3_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_HWA8_PA3_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_HWA8_PA3_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA8_PA3_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* HWA8_PROD4_CONTROL */

#define CSL_HTS_HWA8_PROD4_CONTROL_BLOCK_PEND_EN_MASK                          (0x00008000U)
#define CSL_HTS_HWA8_PROD4_CONTROL_BLOCK_PEND_EN_SHIFT                         (0x0000000FU)
#define CSL_HTS_HWA8_PROD4_CONTROL_BLOCK_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA8_PROD4_CONTROL_BLOCK_PEND_STATUS_MASK                      (0x00004000U)
#define CSL_HTS_HWA8_PROD4_CONTROL_BLOCK_PEND_STATUS_SHIFT                     (0x0000000EU)
#define CSL_HTS_HWA8_PROD4_CONTROL_BLOCK_PEND_STATUS_MAX                       (0x00000001U)

#define CSL_HTS_HWA8_PROD4_CONTROL_BLOCK_PEND_CLRSELECT_MASK                   (0x00003800U)
#define CSL_HTS_HWA8_PROD4_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                  (0x0000000BU)
#define CSL_HTS_HWA8_PROD4_CONTROL_BLOCK_PEND_CLRSELECT_MAX                    (0x00000007U)

#define CSL_HTS_HWA8_PROD4_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                  (0x00000400U)
#define CSL_HTS_HWA8_PROD4_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                 (0x0000000AU)
#define CSL_HTS_HWA8_PROD4_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                   (0x00000001U)

#define CSL_HTS_HWA8_PROD4_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_HWA8_PROD4_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_HWA8_PROD4_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_HWA8_PROD4_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_HWA8_PROD4_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_HWA8_PROD4_CONTROL_PROD_EN_MAX                                 (0x00000001U)

#define CSL_HTS_HWA8_PROD4_CONTROL_MASK_SELECT_MASK                            (0x0F000000U)
#define CSL_HTS_HWA8_PROD4_CONTROL_MASK_SELECT_SHIFT                           (0x00000018U)
#define CSL_HTS_HWA8_PROD4_CONTROL_MASK_SELECT_MAX                             (0x0000000FU)

/* HWA8_PROD4_BUF_CONTROL */

#define CSL_HTS_HWA8_PROD4_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_HWA8_PROD4_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_HWA8_PROD4_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_HWA8_PROD4_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_HWA8_PROD4_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA8_PROD4_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_HWA8_PROD4_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_HWA8_PROD4_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_HWA8_PROD4_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* HWA8_PROD4_COUNT */

#define CSL_HTS_HWA8_PROD4_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_HWA8_PROD4_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_HWA8_PROD4_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_HWA8_PROD4_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_HWA8_PROD4_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_HWA8_PROD4_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_HWA8_PROD4_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_HWA8_PROD4_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA8_PROD4_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* HWA12_SCHEDULER_CONTROL */

#define CSL_HTS_HWA12_SCHEDULER_CONTROL_CHANNEL_LINK_EN_MASK                   (0x02000000U)
#define CSL_HTS_HWA12_SCHEDULER_CONTROL_CHANNEL_LINK_EN_SHIFT                  (0x00000019U)
#define CSL_HTS_HWA12_SCHEDULER_CONTROL_CHANNEL_LINK_EN_MAX                    (0x00000001U)

#define CSL_HTS_HWA12_SCHEDULER_CONTROL_SKIP_TASK_EN_MASK                      (0x01000000U)
#define CSL_HTS_HWA12_SCHEDULER_CONTROL_SKIP_TASK_EN_SHIFT                     (0x00000018U)
#define CSL_HTS_HWA12_SCHEDULER_CONTROL_SKIP_TASK_EN_MAX                       (0x00000001U)

#define CSL_HTS_HWA12_SCHEDULER_CONTROL_START_LOOP_BACK_MASK                   (0x00800000U)
#define CSL_HTS_HWA12_SCHEDULER_CONTROL_START_LOOP_BACK_SHIFT                  (0x00000017U)
#define CSL_HTS_HWA12_SCHEDULER_CONTROL_START_LOOP_BACK_MAX                    (0x00000001U)

#define CSL_HTS_HWA12_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                    (0x001FE000U)
#define CSL_HTS_HWA12_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                   (0x0000000DU)
#define CSL_HTS_HWA12_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                     (0x000000FFU)

#define CSL_HTS_HWA12_SCHEDULER_CONTROL_DEBUG_RDY_MASK                         (0x00001000U)
#define CSL_HTS_HWA12_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                        (0x0000000CU)
#define CSL_HTS_HWA12_SCHEDULER_CONTROL_DEBUG_RDY_MAX                          (0x00000001U)

#define CSL_HTS_HWA12_SCHEDULER_CONTROL_STATE_MASK                             (0x00000780U)
#define CSL_HTS_HWA12_SCHEDULER_CONTROL_STATE_SHIFT                            (0x00000007U)
#define CSL_HTS_HWA12_SCHEDULER_CONTROL_STATE_MAX                              (0x0000000FU)

#define CSL_HTS_HWA12_SCHEDULER_CONTROL_PAUSE_MASK                             (0x00000040U)
#define CSL_HTS_HWA12_SCHEDULER_CONTROL_PAUSE_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA12_SCHEDULER_CONTROL_PAUSE_MAX                              (0x00000001U)

#define CSL_HTS_HWA12_SCHEDULER_CONTROL_STRM_EN_MASK                           (0x00000020U)
#define CSL_HTS_HWA12_SCHEDULER_CONTROL_STRM_EN_SHIFT                          (0x00000005U)
#define CSL_HTS_HWA12_SCHEDULER_CONTROL_STRM_EN_MAX                            (0x00000001U)

#define CSL_HTS_HWA12_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                      (0x0000000EU)
#define CSL_HTS_HWA12_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                     (0x00000001U)
#define CSL_HTS_HWA12_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                       (0x00000007U)

#define CSL_HTS_HWA12_SCHEDULER_CONTROL_SCH_EN_MASK                            (0x00000001U)
#define CSL_HTS_HWA12_SCHEDULER_CONTROL_SCH_EN_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA12_SCHEDULER_CONTROL_SCH_EN_MAX                             (0x00000001U)

/* HWA12_HOP */

#define CSL_HTS_HWA12_HOP_TDONE_COUNT_MASK                                     (0x3FFE0000U)
#define CSL_HTS_HWA12_HOP_TDONE_COUNT_SHIFT                                    (0x00000011U)
#define CSL_HTS_HWA12_HOP_TDONE_COUNT_MAX                                      (0x00001FFFU)

#define CSL_HTS_HWA12_HOP_TDONE_COUNT_EN_MASK                                  (0x00010000U)
#define CSL_HTS_HWA12_HOP_TDONE_COUNT_EN_SHIFT                                 (0x00000010U)
#define CSL_HTS_HWA12_HOP_TDONE_COUNT_EN_MAX                                   (0x00000001U)

#define CSL_HTS_HWA12_HOP_HOP_THREAD_COUNT_MASK                                (0x00003FFEU)
#define CSL_HTS_HWA12_HOP_HOP_THREAD_COUNT_SHIFT                               (0x00000001U)
#define CSL_HTS_HWA12_HOP_HOP_THREAD_COUNT_MAX                                 (0x00001FFFU)

#define CSL_HTS_HWA12_HOP_HOP_MASK                                             (0x00000001U)
#define CSL_HTS_HWA12_HOP_HOP_SHIFT                                            (0x00000000U)
#define CSL_HTS_HWA12_HOP_HOP_MAX                                              (0x00000001U)

/* HWA12_SKIP_CONTROL */

#define CSL_HTS_HWA12_SKIP_CONTROL_SKIP_BOT_MASK                               (0x1FFF0000U)
#define CSL_HTS_HWA12_SKIP_CONTROL_SKIP_BOT_SHIFT                              (0x00000010U)
#define CSL_HTS_HWA12_SKIP_CONTROL_SKIP_BOT_MAX                                (0x00001FFFU)

#define CSL_HTS_HWA12_SKIP_CONTROL_SKIP_TOP_MASK                               (0x00001FFFU)
#define CSL_HTS_HWA12_SKIP_CONTROL_SKIP_TOP_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA12_SKIP_CONTROL_SKIP_TOP_MAX                                (0x00001FFFU)

/* HWA12_CHANNEL_COUNT_SET0 */

#define CSL_HTS_HWA12_CHANNEL_COUNT_SET0_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA12_CHANNEL_COUNT_SET0_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA12_CHANNEL_COUNT_SET0_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA12_CHANNEL_COUNT_SET0_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA12_CHANNEL_COUNT_SET0_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA12_CHANNEL_COUNT_SET0_COUNT0_MAX                            (0x00001FFFU)

/* HWA12_CHANNEL_COUNT_SET1 */

#define CSL_HTS_HWA12_CHANNEL_COUNT_SET1_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA12_CHANNEL_COUNT_SET1_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA12_CHANNEL_COUNT_SET1_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA12_CHANNEL_COUNT_SET1_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA12_CHANNEL_COUNT_SET1_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA12_CHANNEL_COUNT_SET1_COUNT0_MAX                            (0x00001FFFU)

/* HWA12_CHANNEL_COUNT_SET2 */

#define CSL_HTS_HWA12_CHANNEL_COUNT_SET2_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA12_CHANNEL_COUNT_SET2_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA12_CHANNEL_COUNT_SET2_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA12_CHANNEL_COUNT_SET2_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA12_CHANNEL_COUNT_SET2_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA12_CHANNEL_COUNT_SET2_COUNT0_MAX                            (0x00001FFFU)

/* HWA12_CHANNEL_COUNT_SET3 */

#define CSL_HTS_HWA12_CHANNEL_COUNT_SET3_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA12_CHANNEL_COUNT_SET3_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA12_CHANNEL_COUNT_SET3_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA12_CHANNEL_COUNT_SET3_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA12_CHANNEL_COUNT_SET3_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA12_CHANNEL_COUNT_SET3_COUNT0_MAX                            (0x00001FFFU)

/* HWA12_CHANNEL_COUNT_SET4 */

#define CSL_HTS_HWA12_CHANNEL_COUNT_SET4_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA12_CHANNEL_COUNT_SET4_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA12_CHANNEL_COUNT_SET4_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA12_CHANNEL_COUNT_SET4_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA12_CHANNEL_COUNT_SET4_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA12_CHANNEL_COUNT_SET4_COUNT0_MAX                            (0x00001FFFU)

/* HWA12_CHANNEL_COUNT_SET5 */

#define CSL_HTS_HWA12_CHANNEL_COUNT_SET5_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA12_CHANNEL_COUNT_SET5_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA12_CHANNEL_COUNT_SET5_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA12_CHANNEL_COUNT_SET5_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA12_CHANNEL_COUNT_SET5_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA12_CHANNEL_COUNT_SET5_COUNT0_MAX                            (0x00001FFFU)

/* HWA12_CONS0_CONTROL */

#define CSL_HTS_HWA12_CONS0_CONTROL_EHWA_PROD_MASK                             (0x80000000U)
#define CSL_HTS_HWA12_CONS0_CONTROL_EHWA_PROD_SHIFT                            (0x0000001FU)
#define CSL_HTS_HWA12_CONS0_CONTROL_EHWA_PROD_MAX                              (0x00000001U)

#define CSL_HTS_HWA12_CONS0_CONTROL_SET_PEND_MASK                              (0x40000000U)
#define CSL_HTS_HWA12_CONS0_CONTROL_SET_PEND_SHIFT                             (0x0000001EU)
#define CSL_HTS_HWA12_CONS0_CONTROL_SET_PEND_MAX                               (0x00000001U)

#define CSL_HTS_HWA12_CONS0_CONTROL_PROD_SELECT_MASK                           (0x000003FEU)
#define CSL_HTS_HWA12_CONS0_CONTROL_PROD_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA12_CONS0_CONTROL_PROD_SELECT_MAX                            (0x000001FFU)

#define CSL_HTS_HWA12_CONS0_CONTROL_CONS_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA12_CONS0_CONTROL_CONS_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA12_CONS0_CONTROL_CONS_EN_MAX                                (0x00000001U)

/* HWA12_CONS1_CONTROL */

#define CSL_HTS_HWA12_CONS1_CONTROL_PROD_SELECT_MASK                           (0x000003FEU)
#define CSL_HTS_HWA12_CONS1_CONTROL_PROD_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA12_CONS1_CONTROL_PROD_SELECT_MAX                            (0x000001FFU)

#define CSL_HTS_HWA12_CONS1_CONTROL_CONS_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA12_CONS1_CONTROL_CONS_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA12_CONS1_CONTROL_CONS_EN_MAX                                (0x00000001U)

/* HWA12_PROD0_CONTROL */

#define CSL_HTS_HWA12_PROD0_CONTROL_EHWA_CONS_MASK                             (0x80000000U)
#define CSL_HTS_HWA12_PROD0_CONTROL_EHWA_CONS_SHIFT                            (0x0000001FU)
#define CSL_HTS_HWA12_PROD0_CONTROL_EHWA_CONS_MAX                              (0x00000001U)

#define CSL_HTS_HWA12_PROD0_CONTROL_PROD_DEC_MASK                              (0x40000000U)
#define CSL_HTS_HWA12_PROD0_CONTROL_PROD_DEC_SHIFT                             (0x0000001EU)
#define CSL_HTS_HWA12_PROD0_CONTROL_PROD_DEC_MAX                               (0x00000001U)

#define CSL_HTS_HWA12_PROD0_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA12_PROD0_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA12_PROD0_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA12_PROD0_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA12_PROD0_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA12_PROD0_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA12_PROD0_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA12_PROD0_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA12_PROD0_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA12_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA12_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA12_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA12_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA12_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA12_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA12_PROD0_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA12_PROD0_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA12_PROD0_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA12_PROD0_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA12_PROD0_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA12_PROD0_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA12_PROD0_BUF_CONTROL */

#define CSL_HTS_HWA12_PROD0_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA12_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA12_PROD0_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA12_PROD0_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA12_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA12_PROD0_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA12_PROD0_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA12_PROD0_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA12_PROD0_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA12_PROD0_COUNT */

#define CSL_HTS_HWA12_PROD0_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA12_PROD0_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA12_PROD0_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA12_PROD0_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA12_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA12_PROD0_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA12_PROD0_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA12_PROD0_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA12_PROD0_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA12_PA0_CONTROL */

#define CSL_HTS_HWA12_PA0_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA12_PA0_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA12_PA0_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA12_PA0_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA12_PA0_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA12_PA0_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA12_PA0_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA12_PA0_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA12_PA0_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA12_PA0_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA12_PA0_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA12_PA0_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA12_PA0_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA12_PA0_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA12_PA0_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA12_PA0_PRODCOUNT */

#define CSL_HTS_HWA12_PA0_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA12_PA0_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA12_PA0_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA12_PA0_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA12_PA0_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA12_PA0_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA12_PROD1_CONTROL */

#define CSL_HTS_HWA12_PROD1_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA12_PROD1_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA12_PROD1_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA12_PROD1_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA12_PROD1_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA12_PROD1_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA12_PROD1_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA12_PROD1_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA12_PROD1_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA12_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA12_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA12_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA12_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA12_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA12_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA12_PROD1_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA12_PROD1_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA12_PROD1_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA12_PROD1_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA12_PROD1_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA12_PROD1_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA12_PROD1_BUF_CONTROL */

#define CSL_HTS_HWA12_PROD1_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA12_PROD1_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA12_PROD1_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA12_PROD1_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA12_PROD1_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA12_PROD1_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA12_PROD1_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA12_PROD1_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA12_PROD1_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA12_PROD1_COUNT */

#define CSL_HTS_HWA12_PROD1_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA12_PROD1_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA12_PROD1_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA12_PROD1_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA12_PROD1_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA12_PROD1_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA12_PROD1_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA12_PROD1_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA12_PROD1_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA12_PA1_CONTROL */

#define CSL_HTS_HWA12_PA1_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA12_PA1_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA12_PA1_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA12_PA1_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA12_PA1_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA12_PA1_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA12_PA1_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA12_PA1_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA12_PA1_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA12_PA1_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA12_PA1_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA12_PA1_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA12_PA1_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA12_PA1_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA12_PA1_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA12_PA1_PRODCOUNT */

#define CSL_HTS_HWA12_PA1_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA12_PA1_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA12_PA1_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA12_PA1_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA12_PA1_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA12_PA1_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA12_PROD2_CONTROL */

#define CSL_HTS_HWA12_PROD2_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA12_PROD2_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA12_PROD2_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA12_PROD2_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA12_PROD2_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA12_PROD2_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA12_PROD2_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA12_PROD2_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA12_PROD2_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA12_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA12_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA12_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA12_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA12_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA12_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA12_PROD2_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA12_PROD2_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA12_PROD2_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA12_PROD2_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA12_PROD2_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA12_PROD2_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA12_PROD2_BUF_CONTROL */

#define CSL_HTS_HWA12_PROD2_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA12_PROD2_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA12_PROD2_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA12_PROD2_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA12_PROD2_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA12_PROD2_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA12_PROD2_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA12_PROD2_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA12_PROD2_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA12_PROD2_COUNT */

#define CSL_HTS_HWA12_PROD2_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA12_PROD2_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA12_PROD2_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA12_PROD2_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA12_PROD2_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA12_PROD2_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA12_PROD2_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA12_PROD2_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA12_PROD2_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA12_PA2_CONTROL */

#define CSL_HTS_HWA12_PA2_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA12_PA2_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA12_PA2_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA12_PA2_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA12_PA2_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA12_PA2_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA12_PA2_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA12_PA2_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA12_PA2_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA12_PA2_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA12_PA2_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA12_PA2_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA12_PA2_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA12_PA2_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA12_PA2_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA12_PA2_PRODCOUNT */

#define CSL_HTS_HWA12_PA2_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA12_PA2_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA12_PA2_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA12_PA2_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA12_PA2_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA12_PA2_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA12_PROD3_CONTROL */

#define CSL_HTS_HWA12_PROD3_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA12_PROD3_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA12_PROD3_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA12_PROD3_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA12_PROD3_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA12_PROD3_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA12_PROD3_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA12_PROD3_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA12_PROD3_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA12_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA12_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA12_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA12_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA12_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA12_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA12_PROD3_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA12_PROD3_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA12_PROD3_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA12_PROD3_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA12_PROD3_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA12_PROD3_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA12_PROD3_BUF_CONTROL */

#define CSL_HTS_HWA12_PROD3_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA12_PROD3_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA12_PROD3_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA12_PROD3_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA12_PROD3_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA12_PROD3_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA12_PROD3_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA12_PROD3_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA12_PROD3_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA12_PROD3_COUNT */

#define CSL_HTS_HWA12_PROD3_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA12_PROD3_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA12_PROD3_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA12_PROD3_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA12_PROD3_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA12_PROD3_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA12_PROD3_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA12_PROD3_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA12_PROD3_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA13_SCHEDULER_CONTROL */

#define CSL_HTS_HWA13_SCHEDULER_CONTROL_CHANNEL_LINK_EN_MASK                   (0x02000000U)
#define CSL_HTS_HWA13_SCHEDULER_CONTROL_CHANNEL_LINK_EN_SHIFT                  (0x00000019U)
#define CSL_HTS_HWA13_SCHEDULER_CONTROL_CHANNEL_LINK_EN_MAX                    (0x00000001U)

#define CSL_HTS_HWA13_SCHEDULER_CONTROL_SKIP_TASK_EN_MASK                      (0x01000000U)
#define CSL_HTS_HWA13_SCHEDULER_CONTROL_SKIP_TASK_EN_SHIFT                     (0x00000018U)
#define CSL_HTS_HWA13_SCHEDULER_CONTROL_SKIP_TASK_EN_MAX                       (0x00000001U)

#define CSL_HTS_HWA13_SCHEDULER_CONTROL_START_LOOP_BACK_MASK                   (0x00800000U)
#define CSL_HTS_HWA13_SCHEDULER_CONTROL_START_LOOP_BACK_SHIFT                  (0x00000017U)
#define CSL_HTS_HWA13_SCHEDULER_CONTROL_START_LOOP_BACK_MAX                    (0x00000001U)

#define CSL_HTS_HWA13_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                    (0x001FE000U)
#define CSL_HTS_HWA13_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                   (0x0000000DU)
#define CSL_HTS_HWA13_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                     (0x000000FFU)

#define CSL_HTS_HWA13_SCHEDULER_CONTROL_DEBUG_RDY_MASK                         (0x00001000U)
#define CSL_HTS_HWA13_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                        (0x0000000CU)
#define CSL_HTS_HWA13_SCHEDULER_CONTROL_DEBUG_RDY_MAX                          (0x00000001U)

#define CSL_HTS_HWA13_SCHEDULER_CONTROL_STATE_MASK                             (0x00000780U)
#define CSL_HTS_HWA13_SCHEDULER_CONTROL_STATE_SHIFT                            (0x00000007U)
#define CSL_HTS_HWA13_SCHEDULER_CONTROL_STATE_MAX                              (0x0000000FU)

#define CSL_HTS_HWA13_SCHEDULER_CONTROL_PAUSE_MASK                             (0x00000040U)
#define CSL_HTS_HWA13_SCHEDULER_CONTROL_PAUSE_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA13_SCHEDULER_CONTROL_PAUSE_MAX                              (0x00000001U)

#define CSL_HTS_HWA13_SCHEDULER_CONTROL_STRM_EN_MASK                           (0x00000020U)
#define CSL_HTS_HWA13_SCHEDULER_CONTROL_STRM_EN_SHIFT                          (0x00000005U)
#define CSL_HTS_HWA13_SCHEDULER_CONTROL_STRM_EN_MAX                            (0x00000001U)

#define CSL_HTS_HWA13_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                      (0x0000000EU)
#define CSL_HTS_HWA13_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                     (0x00000001U)
#define CSL_HTS_HWA13_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                       (0x00000007U)

#define CSL_HTS_HWA13_SCHEDULER_CONTROL_SCH_EN_MASK                            (0x00000001U)
#define CSL_HTS_HWA13_SCHEDULER_CONTROL_SCH_EN_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA13_SCHEDULER_CONTROL_SCH_EN_MAX                             (0x00000001U)

/* HWA13_HOP */

#define CSL_HTS_HWA13_HOP_TDONE_COUNT_MASK                                     (0x3FFE0000U)
#define CSL_HTS_HWA13_HOP_TDONE_COUNT_SHIFT                                    (0x00000011U)
#define CSL_HTS_HWA13_HOP_TDONE_COUNT_MAX                                      (0x00001FFFU)

#define CSL_HTS_HWA13_HOP_TDONE_COUNT_EN_MASK                                  (0x00010000U)
#define CSL_HTS_HWA13_HOP_TDONE_COUNT_EN_SHIFT                                 (0x00000010U)
#define CSL_HTS_HWA13_HOP_TDONE_COUNT_EN_MAX                                   (0x00000001U)

#define CSL_HTS_HWA13_HOP_HOP_THREAD_COUNT_MASK                                (0x00003FFEU)
#define CSL_HTS_HWA13_HOP_HOP_THREAD_COUNT_SHIFT                               (0x00000001U)
#define CSL_HTS_HWA13_HOP_HOP_THREAD_COUNT_MAX                                 (0x00001FFFU)

#define CSL_HTS_HWA13_HOP_HOP_MASK                                             (0x00000001U)
#define CSL_HTS_HWA13_HOP_HOP_SHIFT                                            (0x00000000U)
#define CSL_HTS_HWA13_HOP_HOP_MAX                                              (0x00000001U)

/* HWA13_SKIP_CONTROL */

#define CSL_HTS_HWA13_SKIP_CONTROL_SKIP_BOT_MASK                               (0x1FFF0000U)
#define CSL_HTS_HWA13_SKIP_CONTROL_SKIP_BOT_SHIFT                              (0x00000010U)
#define CSL_HTS_HWA13_SKIP_CONTROL_SKIP_BOT_MAX                                (0x00001FFFU)

#define CSL_HTS_HWA13_SKIP_CONTROL_SKIP_TOP_MASK                               (0x00001FFFU)
#define CSL_HTS_HWA13_SKIP_CONTROL_SKIP_TOP_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA13_SKIP_CONTROL_SKIP_TOP_MAX                                (0x00001FFFU)

/* HWA13_CHANNEL_COUNT_SET0 */

#define CSL_HTS_HWA13_CHANNEL_COUNT_SET0_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA13_CHANNEL_COUNT_SET0_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA13_CHANNEL_COUNT_SET0_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA13_CHANNEL_COUNT_SET0_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA13_CHANNEL_COUNT_SET0_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA13_CHANNEL_COUNT_SET0_COUNT0_MAX                            (0x00001FFFU)

/* HWA13_CHANNEL_COUNT_SET1 */

#define CSL_HTS_HWA13_CHANNEL_COUNT_SET1_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA13_CHANNEL_COUNT_SET1_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA13_CHANNEL_COUNT_SET1_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA13_CHANNEL_COUNT_SET1_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA13_CHANNEL_COUNT_SET1_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA13_CHANNEL_COUNT_SET1_COUNT0_MAX                            (0x00001FFFU)

/* HWA13_CHANNEL_COUNT_SET2 */

#define CSL_HTS_HWA13_CHANNEL_COUNT_SET2_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA13_CHANNEL_COUNT_SET2_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA13_CHANNEL_COUNT_SET2_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA13_CHANNEL_COUNT_SET2_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA13_CHANNEL_COUNT_SET2_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA13_CHANNEL_COUNT_SET2_COUNT0_MAX                            (0x00001FFFU)

/* HWA13_CHANNEL_COUNT_SET3 */

#define CSL_HTS_HWA13_CHANNEL_COUNT_SET3_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA13_CHANNEL_COUNT_SET3_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA13_CHANNEL_COUNT_SET3_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA13_CHANNEL_COUNT_SET3_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA13_CHANNEL_COUNT_SET3_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA13_CHANNEL_COUNT_SET3_COUNT0_MAX                            (0x00001FFFU)

/* HWA13_CHANNEL_COUNT_SET4 */

#define CSL_HTS_HWA13_CHANNEL_COUNT_SET4_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA13_CHANNEL_COUNT_SET4_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA13_CHANNEL_COUNT_SET4_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA13_CHANNEL_COUNT_SET4_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA13_CHANNEL_COUNT_SET4_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA13_CHANNEL_COUNT_SET4_COUNT0_MAX                            (0x00001FFFU)

/* HWA13_CHANNEL_COUNT_SET5 */

#define CSL_HTS_HWA13_CHANNEL_COUNT_SET5_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA13_CHANNEL_COUNT_SET5_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA13_CHANNEL_COUNT_SET5_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA13_CHANNEL_COUNT_SET5_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA13_CHANNEL_COUNT_SET5_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA13_CHANNEL_COUNT_SET5_COUNT0_MAX                            (0x00001FFFU)

/* HWA13_CONS0_CONTROL */

#define CSL_HTS_HWA13_CONS0_CONTROL_EHWA_PROD_MASK                             (0x80000000U)
#define CSL_HTS_HWA13_CONS0_CONTROL_EHWA_PROD_SHIFT                            (0x0000001FU)
#define CSL_HTS_HWA13_CONS0_CONTROL_EHWA_PROD_MAX                              (0x00000001U)

#define CSL_HTS_HWA13_CONS0_CONTROL_SET_PEND_MASK                              (0x40000000U)
#define CSL_HTS_HWA13_CONS0_CONTROL_SET_PEND_SHIFT                             (0x0000001EU)
#define CSL_HTS_HWA13_CONS0_CONTROL_SET_PEND_MAX                               (0x00000001U)

#define CSL_HTS_HWA13_CONS0_CONTROL_PROD_SELECT_MASK                           (0x000003FEU)
#define CSL_HTS_HWA13_CONS0_CONTROL_PROD_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA13_CONS0_CONTROL_PROD_SELECT_MAX                            (0x000001FFU)

#define CSL_HTS_HWA13_CONS0_CONTROL_CONS_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA13_CONS0_CONTROL_CONS_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA13_CONS0_CONTROL_CONS_EN_MAX                                (0x00000001U)

/* HWA13_CONS1_CONTROL */

#define CSL_HTS_HWA13_CONS1_CONTROL_PROD_SELECT_MASK                           (0x000003FEU)
#define CSL_HTS_HWA13_CONS1_CONTROL_PROD_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA13_CONS1_CONTROL_PROD_SELECT_MAX                            (0x000001FFU)

#define CSL_HTS_HWA13_CONS1_CONTROL_CONS_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA13_CONS1_CONTROL_CONS_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA13_CONS1_CONTROL_CONS_EN_MAX                                (0x00000001U)

/* HWA13_PROD0_CONTROL */

#define CSL_HTS_HWA13_PROD0_CONTROL_EHWA_CONS_MASK                             (0x80000000U)
#define CSL_HTS_HWA13_PROD0_CONTROL_EHWA_CONS_SHIFT                            (0x0000001FU)
#define CSL_HTS_HWA13_PROD0_CONTROL_EHWA_CONS_MAX                              (0x00000001U)

#define CSL_HTS_HWA13_PROD0_CONTROL_PROD_DEC_MASK                              (0x40000000U)
#define CSL_HTS_HWA13_PROD0_CONTROL_PROD_DEC_SHIFT                             (0x0000001EU)
#define CSL_HTS_HWA13_PROD0_CONTROL_PROD_DEC_MAX                               (0x00000001U)

#define CSL_HTS_HWA13_PROD0_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA13_PROD0_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA13_PROD0_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA13_PROD0_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA13_PROD0_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA13_PROD0_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA13_PROD0_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA13_PROD0_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA13_PROD0_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA13_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA13_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA13_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA13_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA13_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA13_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA13_PROD0_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA13_PROD0_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA13_PROD0_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA13_PROD0_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA13_PROD0_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA13_PROD0_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA13_PROD0_BUF_CONTROL */

#define CSL_HTS_HWA13_PROD0_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA13_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA13_PROD0_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA13_PROD0_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA13_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA13_PROD0_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA13_PROD0_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA13_PROD0_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA13_PROD0_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA13_PROD0_COUNT */

#define CSL_HTS_HWA13_PROD0_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA13_PROD0_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA13_PROD0_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA13_PROD0_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA13_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA13_PROD0_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA13_PROD0_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA13_PROD0_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA13_PROD0_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA13_PA0_CONTROL */

#define CSL_HTS_HWA13_PA0_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA13_PA0_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA13_PA0_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA13_PA0_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA13_PA0_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA13_PA0_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA13_PA0_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA13_PA0_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA13_PA0_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA13_PA0_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA13_PA0_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA13_PA0_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA13_PA0_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA13_PA0_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA13_PA0_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA13_PA0_PRODCOUNT */

#define CSL_HTS_HWA13_PA0_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA13_PA0_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA13_PA0_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA13_PA0_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA13_PA0_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA13_PA0_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA13_PROD1_CONTROL */

#define CSL_HTS_HWA13_PROD1_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA13_PROD1_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA13_PROD1_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA13_PROD1_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA13_PROD1_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA13_PROD1_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA13_PROD1_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA13_PROD1_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA13_PROD1_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA13_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA13_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA13_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA13_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA13_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA13_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA13_PROD1_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA13_PROD1_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA13_PROD1_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA13_PROD1_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA13_PROD1_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA13_PROD1_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA13_PROD1_BUF_CONTROL */

#define CSL_HTS_HWA13_PROD1_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA13_PROD1_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA13_PROD1_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA13_PROD1_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA13_PROD1_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA13_PROD1_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA13_PROD1_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA13_PROD1_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA13_PROD1_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA13_PROD1_COUNT */

#define CSL_HTS_HWA13_PROD1_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA13_PROD1_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA13_PROD1_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA13_PROD1_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA13_PROD1_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA13_PROD1_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA13_PROD1_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA13_PROD1_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA13_PROD1_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA13_PA1_CONTROL */

#define CSL_HTS_HWA13_PA1_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA13_PA1_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA13_PA1_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA13_PA1_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA13_PA1_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA13_PA1_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA13_PA1_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA13_PA1_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA13_PA1_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA13_PA1_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA13_PA1_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA13_PA1_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA13_PA1_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA13_PA1_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA13_PA1_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA13_PA1_PRODCOUNT */

#define CSL_HTS_HWA13_PA1_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA13_PA1_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA13_PA1_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA13_PA1_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA13_PA1_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA13_PA1_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA13_PROD2_CONTROL */

#define CSL_HTS_HWA13_PROD2_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA13_PROD2_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA13_PROD2_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA13_PROD2_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA13_PROD2_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA13_PROD2_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA13_PROD2_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA13_PROD2_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA13_PROD2_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA13_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA13_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA13_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA13_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA13_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA13_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA13_PROD2_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA13_PROD2_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA13_PROD2_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA13_PROD2_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA13_PROD2_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA13_PROD2_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA13_PROD2_BUF_CONTROL */

#define CSL_HTS_HWA13_PROD2_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA13_PROD2_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA13_PROD2_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA13_PROD2_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA13_PROD2_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA13_PROD2_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA13_PROD2_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA13_PROD2_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA13_PROD2_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA13_PROD2_COUNT */

#define CSL_HTS_HWA13_PROD2_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA13_PROD2_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA13_PROD2_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA13_PROD2_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA13_PROD2_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA13_PROD2_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA13_PROD2_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA13_PROD2_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA13_PROD2_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA13_PA2_CONTROL */

#define CSL_HTS_HWA13_PA2_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA13_PA2_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA13_PA2_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA13_PA2_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA13_PA2_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA13_PA2_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA13_PA2_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA13_PA2_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA13_PA2_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA13_PA2_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA13_PA2_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA13_PA2_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA13_PA2_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA13_PA2_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA13_PA2_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA13_PA2_PRODCOUNT */

#define CSL_HTS_HWA13_PA2_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA13_PA2_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA13_PA2_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA13_PA2_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA13_PA2_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA13_PA2_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA13_PROD3_CONTROL */

#define CSL_HTS_HWA13_PROD3_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA13_PROD3_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA13_PROD3_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA13_PROD3_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA13_PROD3_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA13_PROD3_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA13_PROD3_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA13_PROD3_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA13_PROD3_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA13_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA13_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA13_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA13_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA13_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA13_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA13_PROD3_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA13_PROD3_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA13_PROD3_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA13_PROD3_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA13_PROD3_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA13_PROD3_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA13_PROD3_BUF_CONTROL */

#define CSL_HTS_HWA13_PROD3_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA13_PROD3_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA13_PROD3_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA13_PROD3_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA13_PROD3_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA13_PROD3_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA13_PROD3_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA13_PROD3_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA13_PROD3_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA13_PROD3_COUNT */

#define CSL_HTS_HWA13_PROD3_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA13_PROD3_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA13_PROD3_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA13_PROD3_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA13_PROD3_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA13_PROD3_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA13_PROD3_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA13_PROD3_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA13_PROD3_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA14_SCHEDULER_CONTROL */

#define CSL_HTS_HWA14_SCHEDULER_CONTROL_CHANNEL_LINK_EN_MASK                   (0x02000000U)
#define CSL_HTS_HWA14_SCHEDULER_CONTROL_CHANNEL_LINK_EN_SHIFT                  (0x00000019U)
#define CSL_HTS_HWA14_SCHEDULER_CONTROL_CHANNEL_LINK_EN_MAX                    (0x00000001U)

#define CSL_HTS_HWA14_SCHEDULER_CONTROL_SKIP_TASK_EN_MASK                      (0x01000000U)
#define CSL_HTS_HWA14_SCHEDULER_CONTROL_SKIP_TASK_EN_SHIFT                     (0x00000018U)
#define CSL_HTS_HWA14_SCHEDULER_CONTROL_SKIP_TASK_EN_MAX                       (0x00000001U)

#define CSL_HTS_HWA14_SCHEDULER_CONTROL_START_LOOP_BACK_MASK                   (0x00800000U)
#define CSL_HTS_HWA14_SCHEDULER_CONTROL_START_LOOP_BACK_SHIFT                  (0x00000017U)
#define CSL_HTS_HWA14_SCHEDULER_CONTROL_START_LOOP_BACK_MAX                    (0x00000001U)

#define CSL_HTS_HWA14_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                    (0x001FE000U)
#define CSL_HTS_HWA14_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                   (0x0000000DU)
#define CSL_HTS_HWA14_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                     (0x000000FFU)

#define CSL_HTS_HWA14_SCHEDULER_CONTROL_DEBUG_RDY_MASK                         (0x00001000U)
#define CSL_HTS_HWA14_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                        (0x0000000CU)
#define CSL_HTS_HWA14_SCHEDULER_CONTROL_DEBUG_RDY_MAX                          (0x00000001U)

#define CSL_HTS_HWA14_SCHEDULER_CONTROL_STATE_MASK                             (0x00000780U)
#define CSL_HTS_HWA14_SCHEDULER_CONTROL_STATE_SHIFT                            (0x00000007U)
#define CSL_HTS_HWA14_SCHEDULER_CONTROL_STATE_MAX                              (0x0000000FU)

#define CSL_HTS_HWA14_SCHEDULER_CONTROL_PAUSE_MASK                             (0x00000040U)
#define CSL_HTS_HWA14_SCHEDULER_CONTROL_PAUSE_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA14_SCHEDULER_CONTROL_PAUSE_MAX                              (0x00000001U)

#define CSL_HTS_HWA14_SCHEDULER_CONTROL_STRM_EN_MASK                           (0x00000020U)
#define CSL_HTS_HWA14_SCHEDULER_CONTROL_STRM_EN_SHIFT                          (0x00000005U)
#define CSL_HTS_HWA14_SCHEDULER_CONTROL_STRM_EN_MAX                            (0x00000001U)

#define CSL_HTS_HWA14_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                      (0x0000000EU)
#define CSL_HTS_HWA14_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                     (0x00000001U)
#define CSL_HTS_HWA14_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                       (0x00000007U)

#define CSL_HTS_HWA14_SCHEDULER_CONTROL_SCH_EN_MASK                            (0x00000001U)
#define CSL_HTS_HWA14_SCHEDULER_CONTROL_SCH_EN_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA14_SCHEDULER_CONTROL_SCH_EN_MAX                             (0x00000001U)

/* HWA14_HOP */

#define CSL_HTS_HWA14_HOP_TDONE_COUNT_MASK                                     (0x3FFE0000U)
#define CSL_HTS_HWA14_HOP_TDONE_COUNT_SHIFT                                    (0x00000011U)
#define CSL_HTS_HWA14_HOP_TDONE_COUNT_MAX                                      (0x00001FFFU)

#define CSL_HTS_HWA14_HOP_TDONE_COUNT_EN_MASK                                  (0x00010000U)
#define CSL_HTS_HWA14_HOP_TDONE_COUNT_EN_SHIFT                                 (0x00000010U)
#define CSL_HTS_HWA14_HOP_TDONE_COUNT_EN_MAX                                   (0x00000001U)

#define CSL_HTS_HWA14_HOP_HOP_THREAD_COUNT_MASK                                (0x00003FFEU)
#define CSL_HTS_HWA14_HOP_HOP_THREAD_COUNT_SHIFT                               (0x00000001U)
#define CSL_HTS_HWA14_HOP_HOP_THREAD_COUNT_MAX                                 (0x00001FFFU)

#define CSL_HTS_HWA14_HOP_HOP_MASK                                             (0x00000001U)
#define CSL_HTS_HWA14_HOP_HOP_SHIFT                                            (0x00000000U)
#define CSL_HTS_HWA14_HOP_HOP_MAX                                              (0x00000001U)

/* HWA14_SKIP_CONTROL */

#define CSL_HTS_HWA14_SKIP_CONTROL_SKIP_BOT_MASK                               (0x1FFF0000U)
#define CSL_HTS_HWA14_SKIP_CONTROL_SKIP_BOT_SHIFT                              (0x00000010U)
#define CSL_HTS_HWA14_SKIP_CONTROL_SKIP_BOT_MAX                                (0x00001FFFU)

#define CSL_HTS_HWA14_SKIP_CONTROL_SKIP_TOP_MASK                               (0x00001FFFU)
#define CSL_HTS_HWA14_SKIP_CONTROL_SKIP_TOP_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA14_SKIP_CONTROL_SKIP_TOP_MAX                                (0x00001FFFU)

/* HWA14_CHANNEL_COUNT_SET0 */

#define CSL_HTS_HWA14_CHANNEL_COUNT_SET0_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA14_CHANNEL_COUNT_SET0_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA14_CHANNEL_COUNT_SET0_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA14_CHANNEL_COUNT_SET0_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA14_CHANNEL_COUNT_SET0_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA14_CHANNEL_COUNT_SET0_COUNT0_MAX                            (0x00001FFFU)

/* HWA14_CHANNEL_COUNT_SET1 */

#define CSL_HTS_HWA14_CHANNEL_COUNT_SET1_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA14_CHANNEL_COUNT_SET1_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA14_CHANNEL_COUNT_SET1_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA14_CHANNEL_COUNT_SET1_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA14_CHANNEL_COUNT_SET1_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA14_CHANNEL_COUNT_SET1_COUNT0_MAX                            (0x00001FFFU)

/* HWA14_CHANNEL_COUNT_SET2 */

#define CSL_HTS_HWA14_CHANNEL_COUNT_SET2_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA14_CHANNEL_COUNT_SET2_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA14_CHANNEL_COUNT_SET2_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA14_CHANNEL_COUNT_SET2_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA14_CHANNEL_COUNT_SET2_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA14_CHANNEL_COUNT_SET2_COUNT0_MAX                            (0x00001FFFU)

/* HWA14_CHANNEL_COUNT_SET3 */

#define CSL_HTS_HWA14_CHANNEL_COUNT_SET3_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA14_CHANNEL_COUNT_SET3_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA14_CHANNEL_COUNT_SET3_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA14_CHANNEL_COUNT_SET3_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA14_CHANNEL_COUNT_SET3_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA14_CHANNEL_COUNT_SET3_COUNT0_MAX                            (0x00001FFFU)

/* HWA14_CHANNEL_COUNT_SET4 */

#define CSL_HTS_HWA14_CHANNEL_COUNT_SET4_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA14_CHANNEL_COUNT_SET4_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA14_CHANNEL_COUNT_SET4_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA14_CHANNEL_COUNT_SET4_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA14_CHANNEL_COUNT_SET4_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA14_CHANNEL_COUNT_SET4_COUNT0_MAX                            (0x00001FFFU)

/* HWA14_CHANNEL_COUNT_SET5 */

#define CSL_HTS_HWA14_CHANNEL_COUNT_SET5_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA14_CHANNEL_COUNT_SET5_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA14_CHANNEL_COUNT_SET5_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA14_CHANNEL_COUNT_SET5_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA14_CHANNEL_COUNT_SET5_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA14_CHANNEL_COUNT_SET5_COUNT0_MAX                            (0x00001FFFU)

/* HWA14_CONS0_CONTROL */

#define CSL_HTS_HWA14_CONS0_CONTROL_PROD_SELECT_MASK                           (0x000003FEU)
#define CSL_HTS_HWA14_CONS0_CONTROL_PROD_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA14_CONS0_CONTROL_PROD_SELECT_MAX                            (0x000001FFU)

#define CSL_HTS_HWA14_CONS0_CONTROL_CONS_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA14_CONS0_CONTROL_CONS_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA14_CONS0_CONTROL_CONS_EN_MAX                                (0x00000001U)

/* HWA14_CONS1_CONTROL */

#define CSL_HTS_HWA14_CONS1_CONTROL_PROD_SELECT_MASK                           (0x000003FEU)
#define CSL_HTS_HWA14_CONS1_CONTROL_PROD_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA14_CONS1_CONTROL_PROD_SELECT_MAX                            (0x000001FFU)

#define CSL_HTS_HWA14_CONS1_CONTROL_CONS_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA14_CONS1_CONTROL_CONS_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA14_CONS1_CONTROL_CONS_EN_MAX                                (0x00000001U)

/* HWA14_PROD0_CONTROL */

#define CSL_HTS_HWA14_PROD0_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA14_PROD0_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA14_PROD0_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA14_PROD0_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA14_PROD0_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA14_PROD0_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA14_PROD0_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA14_PROD0_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA14_PROD0_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA14_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA14_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA14_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA14_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA14_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA14_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA14_PROD0_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA14_PROD0_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA14_PROD0_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA14_PROD0_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA14_PROD0_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA14_PROD0_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA14_PROD0_BUF_CONTROL */

#define CSL_HTS_HWA14_PROD0_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA14_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA14_PROD0_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA14_PROD0_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA14_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA14_PROD0_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA14_PROD0_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA14_PROD0_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA14_PROD0_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA14_PROD0_COUNT */

#define CSL_HTS_HWA14_PROD0_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA14_PROD0_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA14_PROD0_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA14_PROD0_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA14_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA14_PROD0_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA14_PROD0_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA14_PROD0_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA14_PROD0_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA14_PA0_CONTROL */

#define CSL_HTS_HWA14_PA0_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA14_PA0_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA14_PA0_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA14_PA0_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA14_PA0_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA14_PA0_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA14_PA0_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA14_PA0_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA14_PA0_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA14_PA0_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA14_PA0_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA14_PA0_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA14_PA0_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA14_PA0_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA14_PA0_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA14_PA0_PRODCOUNT */

#define CSL_HTS_HWA14_PA0_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA14_PA0_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA14_PA0_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA14_PA0_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA14_PA0_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA14_PA0_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA14_PROD1_CONTROL */

#define CSL_HTS_HWA14_PROD1_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA14_PROD1_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA14_PROD1_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA14_PROD1_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA14_PROD1_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA14_PROD1_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA14_PROD1_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA14_PROD1_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA14_PROD1_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA14_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA14_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA14_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA14_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA14_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA14_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA14_PROD1_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA14_PROD1_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA14_PROD1_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA14_PROD1_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA14_PROD1_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA14_PROD1_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA14_PROD1_BUF_CONTROL */

#define CSL_HTS_HWA14_PROD1_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA14_PROD1_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA14_PROD1_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA14_PROD1_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA14_PROD1_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA14_PROD1_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA14_PROD1_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA14_PROD1_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA14_PROD1_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA14_PROD1_COUNT */

#define CSL_HTS_HWA14_PROD1_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA14_PROD1_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA14_PROD1_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA14_PROD1_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA14_PROD1_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA14_PROD1_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA14_PROD1_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA14_PROD1_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA14_PROD1_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA14_PA1_CONTROL */

#define CSL_HTS_HWA14_PA1_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA14_PA1_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA14_PA1_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA14_PA1_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA14_PA1_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA14_PA1_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA14_PA1_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA14_PA1_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA14_PA1_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA14_PA1_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA14_PA1_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA14_PA1_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA14_PA1_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA14_PA1_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA14_PA1_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA14_PA1_PRODCOUNT */

#define CSL_HTS_HWA14_PA1_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA14_PA1_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA14_PA1_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA14_PA1_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA14_PA1_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA14_PA1_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA14_PROD2_CONTROL */

#define CSL_HTS_HWA14_PROD2_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA14_PROD2_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA14_PROD2_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA14_PROD2_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA14_PROD2_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA14_PROD2_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA14_PROD2_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA14_PROD2_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA14_PROD2_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA14_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA14_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA14_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA14_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA14_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA14_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA14_PROD2_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA14_PROD2_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA14_PROD2_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA14_PROD2_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA14_PROD2_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA14_PROD2_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA14_PROD2_BUF_CONTROL */

#define CSL_HTS_HWA14_PROD2_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA14_PROD2_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA14_PROD2_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA14_PROD2_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA14_PROD2_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA14_PROD2_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA14_PROD2_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA14_PROD2_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA14_PROD2_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA14_PROD2_COUNT */

#define CSL_HTS_HWA14_PROD2_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA14_PROD2_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA14_PROD2_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA14_PROD2_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA14_PROD2_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA14_PROD2_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA14_PROD2_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA14_PROD2_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA14_PROD2_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA14_PA2_CONTROL */

#define CSL_HTS_HWA14_PA2_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA14_PA2_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA14_PA2_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA14_PA2_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA14_PA2_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA14_PA2_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA14_PA2_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA14_PA2_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA14_PA2_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA14_PA2_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA14_PA2_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA14_PA2_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA14_PA2_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA14_PA2_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA14_PA2_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA14_PA2_PRODCOUNT */

#define CSL_HTS_HWA14_PA2_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA14_PA2_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA14_PA2_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA14_PA2_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA14_PA2_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA14_PA2_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA14_PROD3_CONTROL */

#define CSL_HTS_HWA14_PROD3_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA14_PROD3_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA14_PROD3_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA14_PROD3_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA14_PROD3_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA14_PROD3_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA14_PROD3_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA14_PROD3_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA14_PROD3_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA14_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA14_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA14_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA14_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA14_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA14_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA14_PROD3_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA14_PROD3_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA14_PROD3_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA14_PROD3_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA14_PROD3_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA14_PROD3_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA14_PROD3_BUF_CONTROL */

#define CSL_HTS_HWA14_PROD3_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA14_PROD3_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA14_PROD3_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA14_PROD3_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA14_PROD3_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA14_PROD3_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA14_PROD3_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA14_PROD3_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA14_PROD3_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA14_PROD3_COUNT */

#define CSL_HTS_HWA14_PROD3_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA14_PROD3_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA14_PROD3_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA14_PROD3_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA14_PROD3_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA14_PROD3_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA14_PROD3_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA14_PROD3_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA14_PROD3_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA15_SCHEDULER_CONTROL */

#define CSL_HTS_HWA15_SCHEDULER_CONTROL_CHANNEL_LINK_EN_MASK                   (0x02000000U)
#define CSL_HTS_HWA15_SCHEDULER_CONTROL_CHANNEL_LINK_EN_SHIFT                  (0x00000019U)
#define CSL_HTS_HWA15_SCHEDULER_CONTROL_CHANNEL_LINK_EN_MAX                    (0x00000001U)

#define CSL_HTS_HWA15_SCHEDULER_CONTROL_SKIP_TASK_EN_MASK                      (0x01000000U)
#define CSL_HTS_HWA15_SCHEDULER_CONTROL_SKIP_TASK_EN_SHIFT                     (0x00000018U)
#define CSL_HTS_HWA15_SCHEDULER_CONTROL_SKIP_TASK_EN_MAX                       (0x00000001U)

#define CSL_HTS_HWA15_SCHEDULER_CONTROL_START_LOOP_BACK_MASK                   (0x00800000U)
#define CSL_HTS_HWA15_SCHEDULER_CONTROL_START_LOOP_BACK_SHIFT                  (0x00000017U)
#define CSL_HTS_HWA15_SCHEDULER_CONTROL_START_LOOP_BACK_MAX                    (0x00000001U)

#define CSL_HTS_HWA15_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                    (0x001FE000U)
#define CSL_HTS_HWA15_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                   (0x0000000DU)
#define CSL_HTS_HWA15_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                     (0x000000FFU)

#define CSL_HTS_HWA15_SCHEDULER_CONTROL_DEBUG_RDY_MASK                         (0x00001000U)
#define CSL_HTS_HWA15_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                        (0x0000000CU)
#define CSL_HTS_HWA15_SCHEDULER_CONTROL_DEBUG_RDY_MAX                          (0x00000001U)

#define CSL_HTS_HWA15_SCHEDULER_CONTROL_STATE_MASK                             (0x00000780U)
#define CSL_HTS_HWA15_SCHEDULER_CONTROL_STATE_SHIFT                            (0x00000007U)
#define CSL_HTS_HWA15_SCHEDULER_CONTROL_STATE_MAX                              (0x0000000FU)

#define CSL_HTS_HWA15_SCHEDULER_CONTROL_PAUSE_MASK                             (0x00000040U)
#define CSL_HTS_HWA15_SCHEDULER_CONTROL_PAUSE_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA15_SCHEDULER_CONTROL_PAUSE_MAX                              (0x00000001U)

#define CSL_HTS_HWA15_SCHEDULER_CONTROL_STRM_EN_MASK                           (0x00000020U)
#define CSL_HTS_HWA15_SCHEDULER_CONTROL_STRM_EN_SHIFT                          (0x00000005U)
#define CSL_HTS_HWA15_SCHEDULER_CONTROL_STRM_EN_MAX                            (0x00000001U)

#define CSL_HTS_HWA15_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                      (0x0000000EU)
#define CSL_HTS_HWA15_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                     (0x00000001U)
#define CSL_HTS_HWA15_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                       (0x00000007U)

#define CSL_HTS_HWA15_SCHEDULER_CONTROL_SCH_EN_MASK                            (0x00000001U)
#define CSL_HTS_HWA15_SCHEDULER_CONTROL_SCH_EN_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA15_SCHEDULER_CONTROL_SCH_EN_MAX                             (0x00000001U)

/* HWA15_HOP */

#define CSL_HTS_HWA15_HOP_TDONE_COUNT_MASK                                     (0x3FFE0000U)
#define CSL_HTS_HWA15_HOP_TDONE_COUNT_SHIFT                                    (0x00000011U)
#define CSL_HTS_HWA15_HOP_TDONE_COUNT_MAX                                      (0x00001FFFU)

#define CSL_HTS_HWA15_HOP_TDONE_COUNT_EN_MASK                                  (0x00010000U)
#define CSL_HTS_HWA15_HOP_TDONE_COUNT_EN_SHIFT                                 (0x00000010U)
#define CSL_HTS_HWA15_HOP_TDONE_COUNT_EN_MAX                                   (0x00000001U)

#define CSL_HTS_HWA15_HOP_HOP_THREAD_COUNT_MASK                                (0x00003FFEU)
#define CSL_HTS_HWA15_HOP_HOP_THREAD_COUNT_SHIFT                               (0x00000001U)
#define CSL_HTS_HWA15_HOP_HOP_THREAD_COUNT_MAX                                 (0x00001FFFU)

#define CSL_HTS_HWA15_HOP_HOP_MASK                                             (0x00000001U)
#define CSL_HTS_HWA15_HOP_HOP_SHIFT                                            (0x00000000U)
#define CSL_HTS_HWA15_HOP_HOP_MAX                                              (0x00000001U)

/* HWA15_SKIP_CONTROL */

#define CSL_HTS_HWA15_SKIP_CONTROL_SKIP_BOT_MASK                               (0x1FFF0000U)
#define CSL_HTS_HWA15_SKIP_CONTROL_SKIP_BOT_SHIFT                              (0x00000010U)
#define CSL_HTS_HWA15_SKIP_CONTROL_SKIP_BOT_MAX                                (0x00001FFFU)

#define CSL_HTS_HWA15_SKIP_CONTROL_SKIP_TOP_MASK                               (0x00001FFFU)
#define CSL_HTS_HWA15_SKIP_CONTROL_SKIP_TOP_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA15_SKIP_CONTROL_SKIP_TOP_MAX                                (0x00001FFFU)

/* HWA15_CHANNEL_COUNT_SET0 */

#define CSL_HTS_HWA15_CHANNEL_COUNT_SET0_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA15_CHANNEL_COUNT_SET0_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA15_CHANNEL_COUNT_SET0_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA15_CHANNEL_COUNT_SET0_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA15_CHANNEL_COUNT_SET0_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA15_CHANNEL_COUNT_SET0_COUNT0_MAX                            (0x00001FFFU)

/* HWA15_CHANNEL_COUNT_SET1 */

#define CSL_HTS_HWA15_CHANNEL_COUNT_SET1_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA15_CHANNEL_COUNT_SET1_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA15_CHANNEL_COUNT_SET1_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA15_CHANNEL_COUNT_SET1_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA15_CHANNEL_COUNT_SET1_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA15_CHANNEL_COUNT_SET1_COUNT0_MAX                            (0x00001FFFU)

/* HWA15_CHANNEL_COUNT_SET2 */

#define CSL_HTS_HWA15_CHANNEL_COUNT_SET2_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA15_CHANNEL_COUNT_SET2_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA15_CHANNEL_COUNT_SET2_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA15_CHANNEL_COUNT_SET2_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA15_CHANNEL_COUNT_SET2_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA15_CHANNEL_COUNT_SET2_COUNT0_MAX                            (0x00001FFFU)

/* HWA15_CHANNEL_COUNT_SET3 */

#define CSL_HTS_HWA15_CHANNEL_COUNT_SET3_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA15_CHANNEL_COUNT_SET3_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA15_CHANNEL_COUNT_SET3_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA15_CHANNEL_COUNT_SET3_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA15_CHANNEL_COUNT_SET3_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA15_CHANNEL_COUNT_SET3_COUNT0_MAX                            (0x00001FFFU)

/* HWA15_CHANNEL_COUNT_SET4 */

#define CSL_HTS_HWA15_CHANNEL_COUNT_SET4_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA15_CHANNEL_COUNT_SET4_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA15_CHANNEL_COUNT_SET4_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA15_CHANNEL_COUNT_SET4_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA15_CHANNEL_COUNT_SET4_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA15_CHANNEL_COUNT_SET4_COUNT0_MAX                            (0x00001FFFU)

/* HWA15_CHANNEL_COUNT_SET5 */

#define CSL_HTS_HWA15_CHANNEL_COUNT_SET5_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA15_CHANNEL_COUNT_SET5_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA15_CHANNEL_COUNT_SET5_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA15_CHANNEL_COUNT_SET5_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA15_CHANNEL_COUNT_SET5_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA15_CHANNEL_COUNT_SET5_COUNT0_MAX                            (0x00001FFFU)

/* HWA15_CONS0_CONTROL */

#define CSL_HTS_HWA15_CONS0_CONTROL_PROD_SELECT_MASK                           (0x000003FEU)
#define CSL_HTS_HWA15_CONS0_CONTROL_PROD_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA15_CONS0_CONTROL_PROD_SELECT_MAX                            (0x000001FFU)

#define CSL_HTS_HWA15_CONS0_CONTROL_CONS_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA15_CONS0_CONTROL_CONS_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA15_CONS0_CONTROL_CONS_EN_MAX                                (0x00000001U)

/* HWA15_CONS1_CONTROL */

#define CSL_HTS_HWA15_CONS1_CONTROL_PROD_SELECT_MASK                           (0x000003FEU)
#define CSL_HTS_HWA15_CONS1_CONTROL_PROD_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA15_CONS1_CONTROL_PROD_SELECT_MAX                            (0x000001FFU)

#define CSL_HTS_HWA15_CONS1_CONTROL_CONS_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA15_CONS1_CONTROL_CONS_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA15_CONS1_CONTROL_CONS_EN_MAX                                (0x00000001U)

/* HWA15_PROD0_CONTROL */

#define CSL_HTS_HWA15_PROD0_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA15_PROD0_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA15_PROD0_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA15_PROD0_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA15_PROD0_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA15_PROD0_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA15_PROD0_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA15_PROD0_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA15_PROD0_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA15_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA15_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA15_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA15_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA15_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA15_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA15_PROD0_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA15_PROD0_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA15_PROD0_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA15_PROD0_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA15_PROD0_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA15_PROD0_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA15_PROD0_BUF_CONTROL */

#define CSL_HTS_HWA15_PROD0_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA15_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA15_PROD0_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA15_PROD0_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA15_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA15_PROD0_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA15_PROD0_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA15_PROD0_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA15_PROD0_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA15_PROD0_COUNT */

#define CSL_HTS_HWA15_PROD0_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA15_PROD0_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA15_PROD0_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA15_PROD0_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA15_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA15_PROD0_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA15_PROD0_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA15_PROD0_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA15_PROD0_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA15_PA0_CONTROL */

#define CSL_HTS_HWA15_PA0_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA15_PA0_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA15_PA0_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA15_PA0_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA15_PA0_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA15_PA0_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA15_PA0_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA15_PA0_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA15_PA0_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA15_PA0_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA15_PA0_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA15_PA0_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA15_PA0_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA15_PA0_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA15_PA0_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA15_PA0_PRODCOUNT */

#define CSL_HTS_HWA15_PA0_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA15_PA0_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA15_PA0_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA15_PA0_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA15_PA0_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA15_PA0_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA15_PROD1_CONTROL */

#define CSL_HTS_HWA15_PROD1_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA15_PROD1_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA15_PROD1_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA15_PROD1_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA15_PROD1_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA15_PROD1_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA15_PROD1_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA15_PROD1_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA15_PROD1_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA15_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA15_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA15_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA15_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA15_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA15_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA15_PROD1_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA15_PROD1_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA15_PROD1_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA15_PROD1_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA15_PROD1_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA15_PROD1_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA15_PROD1_BUF_CONTROL */

#define CSL_HTS_HWA15_PROD1_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA15_PROD1_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA15_PROD1_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA15_PROD1_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA15_PROD1_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA15_PROD1_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA15_PROD1_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA15_PROD1_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA15_PROD1_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA15_PROD1_COUNT */

#define CSL_HTS_HWA15_PROD1_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA15_PROD1_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA15_PROD1_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA15_PROD1_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA15_PROD1_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA15_PROD1_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA15_PROD1_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA15_PROD1_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA15_PROD1_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA15_PA1_CONTROL */

#define CSL_HTS_HWA15_PA1_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA15_PA1_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA15_PA1_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA15_PA1_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA15_PA1_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA15_PA1_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA15_PA1_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA15_PA1_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA15_PA1_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA15_PA1_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA15_PA1_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA15_PA1_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA15_PA1_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA15_PA1_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA15_PA1_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA15_PA1_PRODCOUNT */

#define CSL_HTS_HWA15_PA1_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA15_PA1_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA15_PA1_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA15_PA1_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA15_PA1_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA15_PA1_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA15_PROD2_CONTROL */

#define CSL_HTS_HWA15_PROD2_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA15_PROD2_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA15_PROD2_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA15_PROD2_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA15_PROD2_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA15_PROD2_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA15_PROD2_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA15_PROD2_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA15_PROD2_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA15_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA15_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA15_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA15_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA15_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA15_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA15_PROD2_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA15_PROD2_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA15_PROD2_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA15_PROD2_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA15_PROD2_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA15_PROD2_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA15_PROD2_BUF_CONTROL */

#define CSL_HTS_HWA15_PROD2_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA15_PROD2_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA15_PROD2_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA15_PROD2_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA15_PROD2_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA15_PROD2_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA15_PROD2_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA15_PROD2_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA15_PROD2_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA15_PROD2_COUNT */

#define CSL_HTS_HWA15_PROD2_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA15_PROD2_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA15_PROD2_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA15_PROD2_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA15_PROD2_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA15_PROD2_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA15_PROD2_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA15_PROD2_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA15_PROD2_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA15_PA2_CONTROL */

#define CSL_HTS_HWA15_PA2_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA15_PA2_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA15_PA2_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA15_PA2_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA15_PA2_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA15_PA2_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA15_PA2_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA15_PA2_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA15_PA2_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA15_PA2_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA15_PA2_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA15_PA2_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA15_PA2_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA15_PA2_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA15_PA2_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA15_PA2_PRODCOUNT */

#define CSL_HTS_HWA15_PA2_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA15_PA2_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA15_PA2_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA15_PA2_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA15_PA2_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA15_PA2_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA15_PROD3_CONTROL */

#define CSL_HTS_HWA15_PROD3_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA15_PROD3_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA15_PROD3_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA15_PROD3_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA15_PROD3_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA15_PROD3_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA15_PROD3_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA15_PROD3_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA15_PROD3_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA15_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA15_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA15_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA15_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA15_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA15_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA15_PROD3_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA15_PROD3_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA15_PROD3_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA15_PROD3_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA15_PROD3_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA15_PROD3_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA15_PROD3_BUF_CONTROL */

#define CSL_HTS_HWA15_PROD3_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA15_PROD3_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA15_PROD3_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA15_PROD3_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA15_PROD3_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA15_PROD3_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA15_PROD3_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA15_PROD3_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA15_PROD3_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA15_PROD3_COUNT */

#define CSL_HTS_HWA15_PROD3_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA15_PROD3_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA15_PROD3_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA15_PROD3_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA15_PROD3_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA15_PROD3_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA15_PROD3_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA15_PROD3_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA15_PROD3_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA16_SCHEDULER_CONTROL */

#define CSL_HTS_HWA16_SCHEDULER_CONTROL_SKIP_TASK_EN_MASK                      (0x01000000U)
#define CSL_HTS_HWA16_SCHEDULER_CONTROL_SKIP_TASK_EN_SHIFT                     (0x00000018U)
#define CSL_HTS_HWA16_SCHEDULER_CONTROL_SKIP_TASK_EN_MAX                       (0x00000001U)

#define CSL_HTS_HWA16_SCHEDULER_CONTROL_START_LOOP_BACK_MASK                   (0x00800000U)
#define CSL_HTS_HWA16_SCHEDULER_CONTROL_START_LOOP_BACK_SHIFT                  (0x00000017U)
#define CSL_HTS_HWA16_SCHEDULER_CONTROL_START_LOOP_BACK_MAX                    (0x00000001U)

#define CSL_HTS_HWA16_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                    (0x001FE000U)
#define CSL_HTS_HWA16_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                   (0x0000000DU)
#define CSL_HTS_HWA16_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                     (0x000000FFU)

#define CSL_HTS_HWA16_SCHEDULER_CONTROL_DEBUG_RDY_MASK                         (0x00001000U)
#define CSL_HTS_HWA16_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                        (0x0000000CU)
#define CSL_HTS_HWA16_SCHEDULER_CONTROL_DEBUG_RDY_MAX                          (0x00000001U)

#define CSL_HTS_HWA16_SCHEDULER_CONTROL_STATE_MASK                             (0x00000780U)
#define CSL_HTS_HWA16_SCHEDULER_CONTROL_STATE_SHIFT                            (0x00000007U)
#define CSL_HTS_HWA16_SCHEDULER_CONTROL_STATE_MAX                              (0x0000000FU)

#define CSL_HTS_HWA16_SCHEDULER_CONTROL_PAUSE_MASK                             (0x00000040U)
#define CSL_HTS_HWA16_SCHEDULER_CONTROL_PAUSE_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA16_SCHEDULER_CONTROL_PAUSE_MAX                              (0x00000001U)

#define CSL_HTS_HWA16_SCHEDULER_CONTROL_STRM_EN_MASK                           (0x00000020U)
#define CSL_HTS_HWA16_SCHEDULER_CONTROL_STRM_EN_SHIFT                          (0x00000005U)
#define CSL_HTS_HWA16_SCHEDULER_CONTROL_STRM_EN_MAX                            (0x00000001U)

#define CSL_HTS_HWA16_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                      (0x0000000EU)
#define CSL_HTS_HWA16_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                     (0x00000001U)
#define CSL_HTS_HWA16_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                       (0x00000007U)

#define CSL_HTS_HWA16_SCHEDULER_CONTROL_SCH_EN_MASK                            (0x00000001U)
#define CSL_HTS_HWA16_SCHEDULER_CONTROL_SCH_EN_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA16_SCHEDULER_CONTROL_SCH_EN_MAX                             (0x00000001U)

/* HWA16_HOP */

#define CSL_HTS_HWA16_HOP_TDONE_COUNT_MASK                                     (0x3FFE0000U)
#define CSL_HTS_HWA16_HOP_TDONE_COUNT_SHIFT                                    (0x00000011U)
#define CSL_HTS_HWA16_HOP_TDONE_COUNT_MAX                                      (0x00001FFFU)

#define CSL_HTS_HWA16_HOP_TDONE_COUNT_EN_MASK                                  (0x00010000U)
#define CSL_HTS_HWA16_HOP_TDONE_COUNT_EN_SHIFT                                 (0x00000010U)
#define CSL_HTS_HWA16_HOP_TDONE_COUNT_EN_MAX                                   (0x00000001U)

#define CSL_HTS_HWA16_HOP_HOP_THREAD_COUNT_MASK                                (0x00003FFEU)
#define CSL_HTS_HWA16_HOP_HOP_THREAD_COUNT_SHIFT                               (0x00000001U)
#define CSL_HTS_HWA16_HOP_HOP_THREAD_COUNT_MAX                                 (0x00001FFFU)

#define CSL_HTS_HWA16_HOP_HOP_MASK                                             (0x00000001U)
#define CSL_HTS_HWA16_HOP_HOP_SHIFT                                            (0x00000000U)
#define CSL_HTS_HWA16_HOP_HOP_MAX                                              (0x00000001U)

/* HWA16_SKIP_CONTROL */

#define CSL_HTS_HWA16_SKIP_CONTROL_SKIP_BOT_MASK                               (0x1FFF0000U)
#define CSL_HTS_HWA16_SKIP_CONTROL_SKIP_BOT_SHIFT                              (0x00000010U)
#define CSL_HTS_HWA16_SKIP_CONTROL_SKIP_BOT_MAX                                (0x00001FFFU)

#define CSL_HTS_HWA16_SKIP_CONTROL_SKIP_TOP_MASK                               (0x00001FFFU)
#define CSL_HTS_HWA16_SKIP_CONTROL_SKIP_TOP_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA16_SKIP_CONTROL_SKIP_TOP_MAX                                (0x00001FFFU)

/* HWA16_CONS0_CONTROL */

#define CSL_HTS_HWA16_CONS0_CONTROL_PROD_SELECT_MASK                           (0x000003FEU)
#define CSL_HTS_HWA16_CONS0_CONTROL_PROD_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA16_CONS0_CONTROL_PROD_SELECT_MAX                            (0x000001FFU)

#define CSL_HTS_HWA16_CONS0_CONTROL_CONS_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA16_CONS0_CONTROL_CONS_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA16_CONS0_CONTROL_CONS_EN_MAX                                (0x00000001U)

/* HWA16_CONS1_CONTROL */

#define CSL_HTS_HWA16_CONS1_CONTROL_PROD_SELECT_MASK                           (0x000003FEU)
#define CSL_HTS_HWA16_CONS1_CONTROL_PROD_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA16_CONS1_CONTROL_PROD_SELECT_MAX                            (0x000001FFU)

#define CSL_HTS_HWA16_CONS1_CONTROL_CONS_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA16_CONS1_CONTROL_CONS_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA16_CONS1_CONTROL_CONS_EN_MAX                                (0x00000001U)

/* HWA16_PROD0_CONTROL */

#define CSL_HTS_HWA16_PROD0_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA16_PROD0_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA16_PROD0_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA16_PROD0_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA16_PROD0_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA16_PROD0_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA16_PROD0_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA16_PROD0_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA16_PROD0_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA16_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA16_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA16_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA16_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA16_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA16_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA16_PROD0_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA16_PROD0_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA16_PROD0_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA16_PROD0_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA16_PROD0_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA16_PROD0_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA16_PROD0_BUF_CONTROL */

#define CSL_HTS_HWA16_PROD0_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA16_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA16_PROD0_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA16_PROD0_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA16_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA16_PROD0_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA16_PROD0_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA16_PROD0_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA16_PROD0_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA16_PROD0_COUNT */

#define CSL_HTS_HWA16_PROD0_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA16_PROD0_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA16_PROD0_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA16_PROD0_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA16_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA16_PROD0_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA16_PROD0_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA16_PROD0_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA16_PROD0_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA16_PA0_CONTROL */

#define CSL_HTS_HWA16_PA0_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA16_PA0_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA16_PA0_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA16_PA0_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA16_PA0_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA16_PA0_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA16_PA0_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA16_PA0_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA16_PA0_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA16_PA0_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA16_PA0_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA16_PA0_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA16_PA0_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA16_PA0_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA16_PA0_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA16_PA0_PRODCOUNT */

#define CSL_HTS_HWA16_PA0_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA16_PA0_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA16_PA0_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA16_PA0_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA16_PA0_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA16_PA0_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA16_PROD1_CONTROL */

#define CSL_HTS_HWA16_PROD1_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA16_PROD1_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA16_PROD1_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA16_PROD1_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA16_PROD1_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA16_PROD1_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA16_PROD1_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA16_PROD1_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA16_PROD1_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA16_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA16_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA16_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA16_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA16_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA16_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA16_PROD1_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA16_PROD1_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA16_PROD1_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA16_PROD1_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA16_PROD1_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA16_PROD1_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA16_PROD1_BUF_CONTROL */

#define CSL_HTS_HWA16_PROD1_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA16_PROD1_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA16_PROD1_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA16_PROD1_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA16_PROD1_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA16_PROD1_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA16_PROD1_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA16_PROD1_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA16_PROD1_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA16_PROD1_COUNT */

#define CSL_HTS_HWA16_PROD1_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA16_PROD1_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA16_PROD1_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA16_PROD1_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA16_PROD1_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA16_PROD1_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA16_PROD1_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA16_PROD1_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA16_PROD1_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA16_PA1_CONTROL */

#define CSL_HTS_HWA16_PA1_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA16_PA1_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA16_PA1_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA16_PA1_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA16_PA1_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA16_PA1_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA16_PA1_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA16_PA1_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA16_PA1_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA16_PA1_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA16_PA1_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA16_PA1_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA16_PA1_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA16_PA1_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA16_PA1_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA16_PA1_PRODCOUNT */

#define CSL_HTS_HWA16_PA1_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA16_PA1_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA16_PA1_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA16_PA1_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA16_PA1_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA16_PA1_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA16_PROD2_CONTROL */

#define CSL_HTS_HWA16_PROD2_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA16_PROD2_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA16_PROD2_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA16_PROD2_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA16_PROD2_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA16_PROD2_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA16_PROD2_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA16_PROD2_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA16_PROD2_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA16_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA16_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA16_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA16_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA16_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA16_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA16_PROD2_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA16_PROD2_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA16_PROD2_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA16_PROD2_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA16_PROD2_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA16_PROD2_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA16_PROD2_BUF_CONTROL */

#define CSL_HTS_HWA16_PROD2_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA16_PROD2_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA16_PROD2_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA16_PROD2_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA16_PROD2_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA16_PROD2_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA16_PROD2_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA16_PROD2_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA16_PROD2_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA16_PROD2_COUNT */

#define CSL_HTS_HWA16_PROD2_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA16_PROD2_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA16_PROD2_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA16_PROD2_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA16_PROD2_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA16_PROD2_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA16_PROD2_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA16_PROD2_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA16_PROD2_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA16_PA2_CONTROL */

#define CSL_HTS_HWA16_PA2_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA16_PA2_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA16_PA2_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA16_PA2_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA16_PA2_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA16_PA2_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA16_PA2_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA16_PA2_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA16_PA2_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA16_PA2_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA16_PA2_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA16_PA2_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA16_PA2_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA16_PA2_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA16_PA2_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA16_PA2_PRODCOUNT */

#define CSL_HTS_HWA16_PA2_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA16_PA2_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA16_PA2_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA16_PA2_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA16_PA2_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA16_PA2_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA16_PROD3_CONTROL */

#define CSL_HTS_HWA16_PROD3_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA16_PROD3_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA16_PROD3_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA16_PROD3_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA16_PROD3_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA16_PROD3_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA16_PROD3_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA16_PROD3_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA16_PROD3_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA16_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA16_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA16_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA16_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA16_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA16_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA16_PROD3_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA16_PROD3_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA16_PROD3_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA16_PROD3_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA16_PROD3_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA16_PROD3_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA16_PROD3_BUF_CONTROL */

#define CSL_HTS_HWA16_PROD3_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA16_PROD3_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA16_PROD3_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA16_PROD3_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA16_PROD3_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA16_PROD3_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA16_PROD3_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA16_PROD3_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA16_PROD3_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA16_PROD3_COUNT */

#define CSL_HTS_HWA16_PROD3_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA16_PROD3_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA16_PROD3_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA16_PROD3_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA16_PROD3_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA16_PROD3_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA16_PROD3_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA16_PROD3_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA16_PROD3_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA17_SCHEDULER_CONTROL */

#define CSL_HTS_HWA17_SCHEDULER_CONTROL_SKIP_TASK_EN_MASK                      (0x01000000U)
#define CSL_HTS_HWA17_SCHEDULER_CONTROL_SKIP_TASK_EN_SHIFT                     (0x00000018U)
#define CSL_HTS_HWA17_SCHEDULER_CONTROL_SKIP_TASK_EN_MAX                       (0x00000001U)

#define CSL_HTS_HWA17_SCHEDULER_CONTROL_START_LOOP_BACK_MASK                   (0x00800000U)
#define CSL_HTS_HWA17_SCHEDULER_CONTROL_START_LOOP_BACK_SHIFT                  (0x00000017U)
#define CSL_HTS_HWA17_SCHEDULER_CONTROL_START_LOOP_BACK_MAX                    (0x00000001U)

#define CSL_HTS_HWA17_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                    (0x001FE000U)
#define CSL_HTS_HWA17_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                   (0x0000000DU)
#define CSL_HTS_HWA17_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                     (0x000000FFU)

#define CSL_HTS_HWA17_SCHEDULER_CONTROL_DEBUG_RDY_MASK                         (0x00001000U)
#define CSL_HTS_HWA17_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                        (0x0000000CU)
#define CSL_HTS_HWA17_SCHEDULER_CONTROL_DEBUG_RDY_MAX                          (0x00000001U)

#define CSL_HTS_HWA17_SCHEDULER_CONTROL_STATE_MASK                             (0x00000780U)
#define CSL_HTS_HWA17_SCHEDULER_CONTROL_STATE_SHIFT                            (0x00000007U)
#define CSL_HTS_HWA17_SCHEDULER_CONTROL_STATE_MAX                              (0x0000000FU)

#define CSL_HTS_HWA17_SCHEDULER_CONTROL_PAUSE_MASK                             (0x00000040U)
#define CSL_HTS_HWA17_SCHEDULER_CONTROL_PAUSE_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA17_SCHEDULER_CONTROL_PAUSE_MAX                              (0x00000001U)

#define CSL_HTS_HWA17_SCHEDULER_CONTROL_STRM_EN_MASK                           (0x00000020U)
#define CSL_HTS_HWA17_SCHEDULER_CONTROL_STRM_EN_SHIFT                          (0x00000005U)
#define CSL_HTS_HWA17_SCHEDULER_CONTROL_STRM_EN_MAX                            (0x00000001U)

#define CSL_HTS_HWA17_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                      (0x0000000EU)
#define CSL_HTS_HWA17_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                     (0x00000001U)
#define CSL_HTS_HWA17_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                       (0x00000007U)

#define CSL_HTS_HWA17_SCHEDULER_CONTROL_SCH_EN_MASK                            (0x00000001U)
#define CSL_HTS_HWA17_SCHEDULER_CONTROL_SCH_EN_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA17_SCHEDULER_CONTROL_SCH_EN_MAX                             (0x00000001U)

/* HWA17_HOP */

#define CSL_HTS_HWA17_HOP_TDONE_COUNT_MASK                                     (0x3FFE0000U)
#define CSL_HTS_HWA17_HOP_TDONE_COUNT_SHIFT                                    (0x00000011U)
#define CSL_HTS_HWA17_HOP_TDONE_COUNT_MAX                                      (0x00001FFFU)

#define CSL_HTS_HWA17_HOP_TDONE_COUNT_EN_MASK                                  (0x00010000U)
#define CSL_HTS_HWA17_HOP_TDONE_COUNT_EN_SHIFT                                 (0x00000010U)
#define CSL_HTS_HWA17_HOP_TDONE_COUNT_EN_MAX                                   (0x00000001U)

#define CSL_HTS_HWA17_HOP_HOP_THREAD_COUNT_MASK                                (0x00003FFEU)
#define CSL_HTS_HWA17_HOP_HOP_THREAD_COUNT_SHIFT                               (0x00000001U)
#define CSL_HTS_HWA17_HOP_HOP_THREAD_COUNT_MAX                                 (0x00001FFFU)

#define CSL_HTS_HWA17_HOP_HOP_MASK                                             (0x00000001U)
#define CSL_HTS_HWA17_HOP_HOP_SHIFT                                            (0x00000000U)
#define CSL_HTS_HWA17_HOP_HOP_MAX                                              (0x00000001U)

/* HWA17_SKIP_CONTROL */

#define CSL_HTS_HWA17_SKIP_CONTROL_SKIP_BOT_MASK                               (0x1FFF0000U)
#define CSL_HTS_HWA17_SKIP_CONTROL_SKIP_BOT_SHIFT                              (0x00000010U)
#define CSL_HTS_HWA17_SKIP_CONTROL_SKIP_BOT_MAX                                (0x00001FFFU)

#define CSL_HTS_HWA17_SKIP_CONTROL_SKIP_TOP_MASK                               (0x00001FFFU)
#define CSL_HTS_HWA17_SKIP_CONTROL_SKIP_TOP_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA17_SKIP_CONTROL_SKIP_TOP_MAX                                (0x00001FFFU)

/* HWA17_CONS0_CONTROL */

#define CSL_HTS_HWA17_CONS0_CONTROL_PROD_SELECT_MASK                           (0x000003FEU)
#define CSL_HTS_HWA17_CONS0_CONTROL_PROD_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA17_CONS0_CONTROL_PROD_SELECT_MAX                            (0x000001FFU)

#define CSL_HTS_HWA17_CONS0_CONTROL_CONS_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA17_CONS0_CONTROL_CONS_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA17_CONS0_CONTROL_CONS_EN_MAX                                (0x00000001U)

/* HWA17_CONS1_CONTROL */

#define CSL_HTS_HWA17_CONS1_CONTROL_PROD_SELECT_MASK                           (0x000003FEU)
#define CSL_HTS_HWA17_CONS1_CONTROL_PROD_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA17_CONS1_CONTROL_PROD_SELECT_MAX                            (0x000001FFU)

#define CSL_HTS_HWA17_CONS1_CONTROL_CONS_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA17_CONS1_CONTROL_CONS_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA17_CONS1_CONTROL_CONS_EN_MAX                                (0x00000001U)

/* HWA17_PROD0_CONTROL */

#define CSL_HTS_HWA17_PROD0_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA17_PROD0_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA17_PROD0_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA17_PROD0_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA17_PROD0_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA17_PROD0_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA17_PROD0_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA17_PROD0_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA17_PROD0_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA17_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA17_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA17_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA17_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA17_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA17_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA17_PROD0_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA17_PROD0_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA17_PROD0_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA17_PROD0_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA17_PROD0_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA17_PROD0_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA17_PROD0_BUF_CONTROL */

#define CSL_HTS_HWA17_PROD0_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA17_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA17_PROD0_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA17_PROD0_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA17_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA17_PROD0_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA17_PROD0_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA17_PROD0_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA17_PROD0_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA17_PROD0_COUNT */

#define CSL_HTS_HWA17_PROD0_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA17_PROD0_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA17_PROD0_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA17_PROD0_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA17_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA17_PROD0_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA17_PROD0_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA17_PROD0_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA17_PROD0_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA17_PA0_CONTROL */

#define CSL_HTS_HWA17_PA0_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA17_PA0_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA17_PA0_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA17_PA0_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA17_PA0_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA17_PA0_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA17_PA0_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA17_PA0_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA17_PA0_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA17_PA0_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA17_PA0_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA17_PA0_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA17_PA0_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA17_PA0_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA17_PA0_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA17_PA0_PRODCOUNT */

#define CSL_HTS_HWA17_PA0_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA17_PA0_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA17_PA0_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA17_PA0_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA17_PA0_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA17_PA0_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA17_PROD1_CONTROL */

#define CSL_HTS_HWA17_PROD1_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA17_PROD1_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA17_PROD1_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA17_PROD1_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA17_PROD1_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA17_PROD1_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA17_PROD1_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA17_PROD1_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA17_PROD1_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA17_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA17_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA17_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA17_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA17_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA17_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA17_PROD1_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA17_PROD1_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA17_PROD1_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA17_PROD1_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA17_PROD1_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA17_PROD1_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA17_PROD1_BUF_CONTROL */

#define CSL_HTS_HWA17_PROD1_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA17_PROD1_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA17_PROD1_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA17_PROD1_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA17_PROD1_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA17_PROD1_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA17_PROD1_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA17_PROD1_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA17_PROD1_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA17_PROD1_COUNT */

#define CSL_HTS_HWA17_PROD1_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA17_PROD1_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA17_PROD1_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA17_PROD1_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA17_PROD1_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA17_PROD1_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA17_PROD1_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA17_PROD1_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA17_PROD1_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA17_PA1_CONTROL */

#define CSL_HTS_HWA17_PA1_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA17_PA1_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA17_PA1_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA17_PA1_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA17_PA1_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA17_PA1_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA17_PA1_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA17_PA1_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA17_PA1_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA17_PA1_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA17_PA1_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA17_PA1_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA17_PA1_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA17_PA1_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA17_PA1_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA17_PA1_PRODCOUNT */

#define CSL_HTS_HWA17_PA1_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA17_PA1_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA17_PA1_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA17_PA1_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA17_PA1_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA17_PA1_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA17_PROD2_CONTROL */

#define CSL_HTS_HWA17_PROD2_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA17_PROD2_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA17_PROD2_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA17_PROD2_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA17_PROD2_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA17_PROD2_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA17_PROD2_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA17_PROD2_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA17_PROD2_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA17_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA17_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA17_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA17_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA17_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA17_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA17_PROD2_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA17_PROD2_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA17_PROD2_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA17_PROD2_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA17_PROD2_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA17_PROD2_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA17_PROD2_BUF_CONTROL */

#define CSL_HTS_HWA17_PROD2_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA17_PROD2_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA17_PROD2_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA17_PROD2_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA17_PROD2_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA17_PROD2_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA17_PROD2_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA17_PROD2_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA17_PROD2_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA17_PROD2_COUNT */

#define CSL_HTS_HWA17_PROD2_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA17_PROD2_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA17_PROD2_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA17_PROD2_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA17_PROD2_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA17_PROD2_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA17_PROD2_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA17_PROD2_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA17_PROD2_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA17_PA2_CONTROL */

#define CSL_HTS_HWA17_PA2_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA17_PA2_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA17_PA2_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA17_PA2_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA17_PA2_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA17_PA2_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA17_PA2_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA17_PA2_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA17_PA2_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA17_PA2_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA17_PA2_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA17_PA2_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA17_PA2_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA17_PA2_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA17_PA2_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA17_PA2_PRODCOUNT */

#define CSL_HTS_HWA17_PA2_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA17_PA2_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA17_PA2_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA17_PA2_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA17_PA2_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA17_PA2_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA17_PROD3_CONTROL */

#define CSL_HTS_HWA17_PROD3_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA17_PROD3_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA17_PROD3_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA17_PROD3_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA17_PROD3_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA17_PROD3_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA17_PROD3_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA17_PROD3_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA17_PROD3_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA17_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA17_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA17_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA17_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA17_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA17_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA17_PROD3_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA17_PROD3_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA17_PROD3_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA17_PROD3_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA17_PROD3_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA17_PROD3_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA17_PROD3_BUF_CONTROL */

#define CSL_HTS_HWA17_PROD3_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA17_PROD3_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA17_PROD3_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA17_PROD3_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA17_PROD3_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA17_PROD3_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA17_PROD3_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA17_PROD3_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA17_PROD3_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA17_PROD3_COUNT */

#define CSL_HTS_HWA17_PROD3_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA17_PROD3_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA17_PROD3_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA17_PROD3_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA17_PROD3_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA17_PROD3_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA17_PROD3_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA17_PROD3_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA17_PROD3_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA18_SCHEDULER_CONTROL */

#define CSL_HTS_HWA18_SCHEDULER_CONTROL_SKIP_TASK_EN_MASK                      (0x01000000U)
#define CSL_HTS_HWA18_SCHEDULER_CONTROL_SKIP_TASK_EN_SHIFT                     (0x00000018U)
#define CSL_HTS_HWA18_SCHEDULER_CONTROL_SKIP_TASK_EN_MAX                       (0x00000001U)

#define CSL_HTS_HWA18_SCHEDULER_CONTROL_START_LOOP_BACK_MASK                   (0x00800000U)
#define CSL_HTS_HWA18_SCHEDULER_CONTROL_START_LOOP_BACK_SHIFT                  (0x00000017U)
#define CSL_HTS_HWA18_SCHEDULER_CONTROL_START_LOOP_BACK_MAX                    (0x00000001U)

#define CSL_HTS_HWA18_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                    (0x001FE000U)
#define CSL_HTS_HWA18_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                   (0x0000000DU)
#define CSL_HTS_HWA18_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                     (0x000000FFU)

#define CSL_HTS_HWA18_SCHEDULER_CONTROL_DEBUG_RDY_MASK                         (0x00001000U)
#define CSL_HTS_HWA18_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                        (0x0000000CU)
#define CSL_HTS_HWA18_SCHEDULER_CONTROL_DEBUG_RDY_MAX                          (0x00000001U)

#define CSL_HTS_HWA18_SCHEDULER_CONTROL_STATE_MASK                             (0x00000780U)
#define CSL_HTS_HWA18_SCHEDULER_CONTROL_STATE_SHIFT                            (0x00000007U)
#define CSL_HTS_HWA18_SCHEDULER_CONTROL_STATE_MAX                              (0x0000000FU)

#define CSL_HTS_HWA18_SCHEDULER_CONTROL_PAUSE_MASK                             (0x00000040U)
#define CSL_HTS_HWA18_SCHEDULER_CONTROL_PAUSE_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA18_SCHEDULER_CONTROL_PAUSE_MAX                              (0x00000001U)

#define CSL_HTS_HWA18_SCHEDULER_CONTROL_STRM_EN_MASK                           (0x00000020U)
#define CSL_HTS_HWA18_SCHEDULER_CONTROL_STRM_EN_SHIFT                          (0x00000005U)
#define CSL_HTS_HWA18_SCHEDULER_CONTROL_STRM_EN_MAX                            (0x00000001U)

#define CSL_HTS_HWA18_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                      (0x0000000EU)
#define CSL_HTS_HWA18_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                     (0x00000001U)
#define CSL_HTS_HWA18_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                       (0x00000007U)

#define CSL_HTS_HWA18_SCHEDULER_CONTROL_SCH_EN_MASK                            (0x00000001U)
#define CSL_HTS_HWA18_SCHEDULER_CONTROL_SCH_EN_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA18_SCHEDULER_CONTROL_SCH_EN_MAX                             (0x00000001U)

/* HWA18_HOP */

#define CSL_HTS_HWA18_HOP_TDONE_COUNT_MASK                                     (0x3FFE0000U)
#define CSL_HTS_HWA18_HOP_TDONE_COUNT_SHIFT                                    (0x00000011U)
#define CSL_HTS_HWA18_HOP_TDONE_COUNT_MAX                                      (0x00001FFFU)

#define CSL_HTS_HWA18_HOP_TDONE_COUNT_EN_MASK                                  (0x00010000U)
#define CSL_HTS_HWA18_HOP_TDONE_COUNT_EN_SHIFT                                 (0x00000010U)
#define CSL_HTS_HWA18_HOP_TDONE_COUNT_EN_MAX                                   (0x00000001U)

#define CSL_HTS_HWA18_HOP_HOP_THREAD_COUNT_MASK                                (0x00003FFEU)
#define CSL_HTS_HWA18_HOP_HOP_THREAD_COUNT_SHIFT                               (0x00000001U)
#define CSL_HTS_HWA18_HOP_HOP_THREAD_COUNT_MAX                                 (0x00001FFFU)

#define CSL_HTS_HWA18_HOP_HOP_MASK                                             (0x00000001U)
#define CSL_HTS_HWA18_HOP_HOP_SHIFT                                            (0x00000000U)
#define CSL_HTS_HWA18_HOP_HOP_MAX                                              (0x00000001U)

/* HWA18_SKIP_CONTROL */

#define CSL_HTS_HWA18_SKIP_CONTROL_SKIP_BOT_MASK                               (0x1FFF0000U)
#define CSL_HTS_HWA18_SKIP_CONTROL_SKIP_BOT_SHIFT                              (0x00000010U)
#define CSL_HTS_HWA18_SKIP_CONTROL_SKIP_BOT_MAX                                (0x00001FFFU)

#define CSL_HTS_HWA18_SKIP_CONTROL_SKIP_TOP_MASK                               (0x00001FFFU)
#define CSL_HTS_HWA18_SKIP_CONTROL_SKIP_TOP_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA18_SKIP_CONTROL_SKIP_TOP_MAX                                (0x00001FFFU)

/* HWA18_CONS0_CONTROL */

#define CSL_HTS_HWA18_CONS0_CONTROL_PROD_SELECT_MASK                           (0x000003FEU)
#define CSL_HTS_HWA18_CONS0_CONTROL_PROD_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA18_CONS0_CONTROL_PROD_SELECT_MAX                            (0x000001FFU)

#define CSL_HTS_HWA18_CONS0_CONTROL_CONS_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA18_CONS0_CONTROL_CONS_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA18_CONS0_CONTROL_CONS_EN_MAX                                (0x00000001U)

/* HWA18_CONS1_CONTROL */

#define CSL_HTS_HWA18_CONS1_CONTROL_PROD_SELECT_MASK                           (0x000003FEU)
#define CSL_HTS_HWA18_CONS1_CONTROL_PROD_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA18_CONS1_CONTROL_PROD_SELECT_MAX                            (0x000001FFU)

#define CSL_HTS_HWA18_CONS1_CONTROL_CONS_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA18_CONS1_CONTROL_CONS_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA18_CONS1_CONTROL_CONS_EN_MAX                                (0x00000001U)

/* HWA18_PROD0_CONTROL */

#define CSL_HTS_HWA18_PROD0_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA18_PROD0_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA18_PROD0_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA18_PROD0_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA18_PROD0_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA18_PROD0_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA18_PROD0_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA18_PROD0_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA18_PROD0_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA18_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA18_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA18_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA18_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA18_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA18_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA18_PROD0_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA18_PROD0_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA18_PROD0_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA18_PROD0_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA18_PROD0_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA18_PROD0_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA18_PROD0_BUF_CONTROL */

#define CSL_HTS_HWA18_PROD0_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA18_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA18_PROD0_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA18_PROD0_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA18_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA18_PROD0_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA18_PROD0_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA18_PROD0_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA18_PROD0_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA18_PROD0_COUNT */

#define CSL_HTS_HWA18_PROD0_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA18_PROD0_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA18_PROD0_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA18_PROD0_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA18_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA18_PROD0_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA18_PROD0_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA18_PROD0_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA18_PROD0_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA18_PA0_CONTROL */

#define CSL_HTS_HWA18_PA0_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA18_PA0_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA18_PA0_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA18_PA0_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA18_PA0_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA18_PA0_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA18_PA0_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA18_PA0_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA18_PA0_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA18_PA0_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA18_PA0_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA18_PA0_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA18_PA0_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA18_PA0_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA18_PA0_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA18_PA0_PRODCOUNT */

#define CSL_HTS_HWA18_PA0_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA18_PA0_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA18_PA0_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA18_PA0_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA18_PA0_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA18_PA0_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA18_PROD1_CONTROL */

#define CSL_HTS_HWA18_PROD1_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA18_PROD1_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA18_PROD1_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA18_PROD1_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA18_PROD1_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA18_PROD1_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA18_PROD1_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA18_PROD1_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA18_PROD1_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA18_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA18_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA18_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA18_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA18_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA18_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA18_PROD1_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA18_PROD1_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA18_PROD1_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA18_PROD1_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA18_PROD1_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA18_PROD1_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA18_PROD1_BUF_CONTROL */

#define CSL_HTS_HWA18_PROD1_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA18_PROD1_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA18_PROD1_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA18_PROD1_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA18_PROD1_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA18_PROD1_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA18_PROD1_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA18_PROD1_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA18_PROD1_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA18_PROD1_COUNT */

#define CSL_HTS_HWA18_PROD1_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA18_PROD1_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA18_PROD1_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA18_PROD1_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA18_PROD1_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA18_PROD1_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA18_PROD1_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA18_PROD1_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA18_PROD1_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA18_PA1_CONTROL */

#define CSL_HTS_HWA18_PA1_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA18_PA1_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA18_PA1_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA18_PA1_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA18_PA1_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA18_PA1_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA18_PA1_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA18_PA1_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA18_PA1_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA18_PA1_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA18_PA1_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA18_PA1_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA18_PA1_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA18_PA1_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA18_PA1_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA18_PA1_PRODCOUNT */

#define CSL_HTS_HWA18_PA1_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA18_PA1_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA18_PA1_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA18_PA1_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA18_PA1_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA18_PA1_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA18_PROD2_CONTROL */

#define CSL_HTS_HWA18_PROD2_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA18_PROD2_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA18_PROD2_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA18_PROD2_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA18_PROD2_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA18_PROD2_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA18_PROD2_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA18_PROD2_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA18_PROD2_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA18_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA18_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA18_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA18_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA18_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA18_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA18_PROD2_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA18_PROD2_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA18_PROD2_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA18_PROD2_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA18_PROD2_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA18_PROD2_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA18_PROD2_BUF_CONTROL */

#define CSL_HTS_HWA18_PROD2_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA18_PROD2_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA18_PROD2_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA18_PROD2_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA18_PROD2_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA18_PROD2_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA18_PROD2_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA18_PROD2_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA18_PROD2_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA18_PROD2_COUNT */

#define CSL_HTS_HWA18_PROD2_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA18_PROD2_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA18_PROD2_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA18_PROD2_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA18_PROD2_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA18_PROD2_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA18_PROD2_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA18_PROD2_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA18_PROD2_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA18_PA2_CONTROL */

#define CSL_HTS_HWA18_PA2_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA18_PA2_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA18_PA2_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA18_PA2_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA18_PA2_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA18_PA2_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA18_PA2_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA18_PA2_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA18_PA2_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA18_PA2_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA18_PA2_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA18_PA2_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA18_PA2_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA18_PA2_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA18_PA2_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA18_PA2_PRODCOUNT */

#define CSL_HTS_HWA18_PA2_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA18_PA2_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA18_PA2_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA18_PA2_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA18_PA2_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA18_PA2_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA18_PROD3_CONTROL */

#define CSL_HTS_HWA18_PROD3_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA18_PROD3_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA18_PROD3_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA18_PROD3_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA18_PROD3_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA18_PROD3_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA18_PROD3_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA18_PROD3_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA18_PROD3_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA18_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA18_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA18_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA18_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA18_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA18_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA18_PROD3_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA18_PROD3_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA18_PROD3_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA18_PROD3_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA18_PROD3_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA18_PROD3_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA18_PROD3_BUF_CONTROL */

#define CSL_HTS_HWA18_PROD3_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA18_PROD3_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA18_PROD3_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA18_PROD3_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA18_PROD3_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA18_PROD3_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA18_PROD3_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA18_PROD3_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA18_PROD3_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA18_PROD3_COUNT */

#define CSL_HTS_HWA18_PROD3_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA18_PROD3_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA18_PROD3_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA18_PROD3_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA18_PROD3_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA18_PROD3_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA18_PROD3_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA18_PROD3_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA18_PROD3_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA19_SCHEDULER_CONTROL */

#define CSL_HTS_HWA19_SCHEDULER_CONTROL_SKIP_TASK_EN_MASK                      (0x01000000U)
#define CSL_HTS_HWA19_SCHEDULER_CONTROL_SKIP_TASK_EN_SHIFT                     (0x00000018U)
#define CSL_HTS_HWA19_SCHEDULER_CONTROL_SKIP_TASK_EN_MAX                       (0x00000001U)

#define CSL_HTS_HWA19_SCHEDULER_CONTROL_START_LOOP_BACK_MASK                   (0x00800000U)
#define CSL_HTS_HWA19_SCHEDULER_CONTROL_START_LOOP_BACK_SHIFT                  (0x00000017U)
#define CSL_HTS_HWA19_SCHEDULER_CONTROL_START_LOOP_BACK_MAX                    (0x00000001U)

#define CSL_HTS_HWA19_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                    (0x001FE000U)
#define CSL_HTS_HWA19_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                   (0x0000000DU)
#define CSL_HTS_HWA19_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                     (0x000000FFU)

#define CSL_HTS_HWA19_SCHEDULER_CONTROL_DEBUG_RDY_MASK                         (0x00001000U)
#define CSL_HTS_HWA19_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                        (0x0000000CU)
#define CSL_HTS_HWA19_SCHEDULER_CONTROL_DEBUG_RDY_MAX                          (0x00000001U)

#define CSL_HTS_HWA19_SCHEDULER_CONTROL_STATE_MASK                             (0x00000780U)
#define CSL_HTS_HWA19_SCHEDULER_CONTROL_STATE_SHIFT                            (0x00000007U)
#define CSL_HTS_HWA19_SCHEDULER_CONTROL_STATE_MAX                              (0x0000000FU)

#define CSL_HTS_HWA19_SCHEDULER_CONTROL_PAUSE_MASK                             (0x00000040U)
#define CSL_HTS_HWA19_SCHEDULER_CONTROL_PAUSE_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA19_SCHEDULER_CONTROL_PAUSE_MAX                              (0x00000001U)

#define CSL_HTS_HWA19_SCHEDULER_CONTROL_STRM_EN_MASK                           (0x00000020U)
#define CSL_HTS_HWA19_SCHEDULER_CONTROL_STRM_EN_SHIFT                          (0x00000005U)
#define CSL_HTS_HWA19_SCHEDULER_CONTROL_STRM_EN_MAX                            (0x00000001U)

#define CSL_HTS_HWA19_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                      (0x0000000EU)
#define CSL_HTS_HWA19_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                     (0x00000001U)
#define CSL_HTS_HWA19_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                       (0x00000007U)

#define CSL_HTS_HWA19_SCHEDULER_CONTROL_SCH_EN_MASK                            (0x00000001U)
#define CSL_HTS_HWA19_SCHEDULER_CONTROL_SCH_EN_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA19_SCHEDULER_CONTROL_SCH_EN_MAX                             (0x00000001U)

/* HWA19_HOP */

#define CSL_HTS_HWA19_HOP_TDONE_COUNT_MASK                                     (0x3FFE0000U)
#define CSL_HTS_HWA19_HOP_TDONE_COUNT_SHIFT                                    (0x00000011U)
#define CSL_HTS_HWA19_HOP_TDONE_COUNT_MAX                                      (0x00001FFFU)

#define CSL_HTS_HWA19_HOP_TDONE_COUNT_EN_MASK                                  (0x00010000U)
#define CSL_HTS_HWA19_HOP_TDONE_COUNT_EN_SHIFT                                 (0x00000010U)
#define CSL_HTS_HWA19_HOP_TDONE_COUNT_EN_MAX                                   (0x00000001U)

#define CSL_HTS_HWA19_HOP_HOP_THREAD_COUNT_MASK                                (0x00003FFEU)
#define CSL_HTS_HWA19_HOP_HOP_THREAD_COUNT_SHIFT                               (0x00000001U)
#define CSL_HTS_HWA19_HOP_HOP_THREAD_COUNT_MAX                                 (0x00001FFFU)

#define CSL_HTS_HWA19_HOP_HOP_MASK                                             (0x00000001U)
#define CSL_HTS_HWA19_HOP_HOP_SHIFT                                            (0x00000000U)
#define CSL_HTS_HWA19_HOP_HOP_MAX                                              (0x00000001U)

/* HWA19_SKIP_CONTROL */

#define CSL_HTS_HWA19_SKIP_CONTROL_SKIP_BOT_MASK                               (0x1FFF0000U)
#define CSL_HTS_HWA19_SKIP_CONTROL_SKIP_BOT_SHIFT                              (0x00000010U)
#define CSL_HTS_HWA19_SKIP_CONTROL_SKIP_BOT_MAX                                (0x00001FFFU)

#define CSL_HTS_HWA19_SKIP_CONTROL_SKIP_TOP_MASK                               (0x00001FFFU)
#define CSL_HTS_HWA19_SKIP_CONTROL_SKIP_TOP_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA19_SKIP_CONTROL_SKIP_TOP_MAX                                (0x00001FFFU)

/* HWA19_CONS0_CONTROL */

#define CSL_HTS_HWA19_CONS0_CONTROL_PROD_SELECT_MASK                           (0x000003FEU)
#define CSL_HTS_HWA19_CONS0_CONTROL_PROD_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA19_CONS0_CONTROL_PROD_SELECT_MAX                            (0x000001FFU)

#define CSL_HTS_HWA19_CONS0_CONTROL_CONS_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA19_CONS0_CONTROL_CONS_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA19_CONS0_CONTROL_CONS_EN_MAX                                (0x00000001U)

/* HWA19_CONS1_CONTROL */

#define CSL_HTS_HWA19_CONS1_CONTROL_PROD_SELECT_MASK                           (0x000003FEU)
#define CSL_HTS_HWA19_CONS1_CONTROL_PROD_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA19_CONS1_CONTROL_PROD_SELECT_MAX                            (0x000001FFU)

#define CSL_HTS_HWA19_CONS1_CONTROL_CONS_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA19_CONS1_CONTROL_CONS_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA19_CONS1_CONTROL_CONS_EN_MAX                                (0x00000001U)

/* HWA19_PROD0_CONTROL */

#define CSL_HTS_HWA19_PROD0_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA19_PROD0_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA19_PROD0_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA19_PROD0_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA19_PROD0_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA19_PROD0_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA19_PROD0_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA19_PROD0_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA19_PROD0_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA19_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA19_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA19_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA19_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA19_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA19_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA19_PROD0_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA19_PROD0_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA19_PROD0_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA19_PROD0_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA19_PROD0_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA19_PROD0_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA19_PROD0_BUF_CONTROL */

#define CSL_HTS_HWA19_PROD0_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA19_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA19_PROD0_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA19_PROD0_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA19_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA19_PROD0_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA19_PROD0_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA19_PROD0_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA19_PROD0_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA19_PROD0_COUNT */

#define CSL_HTS_HWA19_PROD0_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA19_PROD0_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA19_PROD0_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA19_PROD0_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA19_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA19_PROD0_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA19_PROD0_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA19_PROD0_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA19_PROD0_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA19_PA0_CONTROL */

#define CSL_HTS_HWA19_PA0_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA19_PA0_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA19_PA0_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA19_PA0_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA19_PA0_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA19_PA0_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA19_PA0_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA19_PA0_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA19_PA0_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA19_PA0_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA19_PA0_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA19_PA0_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA19_PA0_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA19_PA0_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA19_PA0_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA19_PA0_PRODCOUNT */

#define CSL_HTS_HWA19_PA0_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA19_PA0_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA19_PA0_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA19_PA0_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA19_PA0_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA19_PA0_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA19_PROD1_CONTROL */

#define CSL_HTS_HWA19_PROD1_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA19_PROD1_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA19_PROD1_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA19_PROD1_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA19_PROD1_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA19_PROD1_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA19_PROD1_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA19_PROD1_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA19_PROD1_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA19_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA19_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA19_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA19_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA19_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA19_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA19_PROD1_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA19_PROD1_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA19_PROD1_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA19_PROD1_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA19_PROD1_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA19_PROD1_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA19_PROD1_BUF_CONTROL */

#define CSL_HTS_HWA19_PROD1_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA19_PROD1_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA19_PROD1_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA19_PROD1_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA19_PROD1_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA19_PROD1_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA19_PROD1_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA19_PROD1_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA19_PROD1_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA19_PROD1_COUNT */

#define CSL_HTS_HWA19_PROD1_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA19_PROD1_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA19_PROD1_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA19_PROD1_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA19_PROD1_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA19_PROD1_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA19_PROD1_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA19_PROD1_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA19_PROD1_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA19_PA1_CONTROL */

#define CSL_HTS_HWA19_PA1_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA19_PA1_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA19_PA1_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA19_PA1_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA19_PA1_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA19_PA1_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA19_PA1_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA19_PA1_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA19_PA1_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA19_PA1_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA19_PA1_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA19_PA1_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA19_PA1_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA19_PA1_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA19_PA1_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA19_PA1_PRODCOUNT */

#define CSL_HTS_HWA19_PA1_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA19_PA1_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA19_PA1_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA19_PA1_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA19_PA1_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA19_PA1_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA19_PROD2_CONTROL */

#define CSL_HTS_HWA19_PROD2_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA19_PROD2_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA19_PROD2_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA19_PROD2_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA19_PROD2_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA19_PROD2_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA19_PROD2_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA19_PROD2_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA19_PROD2_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA19_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA19_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA19_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA19_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA19_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA19_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA19_PROD2_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA19_PROD2_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA19_PROD2_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA19_PROD2_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA19_PROD2_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA19_PROD2_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA19_PROD2_BUF_CONTROL */

#define CSL_HTS_HWA19_PROD2_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA19_PROD2_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA19_PROD2_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA19_PROD2_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA19_PROD2_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA19_PROD2_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA19_PROD2_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA19_PROD2_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA19_PROD2_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA19_PROD2_COUNT */

#define CSL_HTS_HWA19_PROD2_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA19_PROD2_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA19_PROD2_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA19_PROD2_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA19_PROD2_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA19_PROD2_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA19_PROD2_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA19_PROD2_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA19_PROD2_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA19_PA2_CONTROL */

#define CSL_HTS_HWA19_PA2_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA19_PA2_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA19_PA2_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA19_PA2_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA19_PA2_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA19_PA2_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA19_PA2_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA19_PA2_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA19_PA2_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA19_PA2_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA19_PA2_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA19_PA2_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA19_PA2_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA19_PA2_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA19_PA2_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA19_PA2_PRODCOUNT */

#define CSL_HTS_HWA19_PA2_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA19_PA2_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA19_PA2_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA19_PA2_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA19_PA2_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA19_PA2_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA19_PROD3_CONTROL */

#define CSL_HTS_HWA19_PROD3_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA19_PROD3_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA19_PROD3_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA19_PROD3_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA19_PROD3_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA19_PROD3_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA19_PROD3_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA19_PROD3_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA19_PROD3_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA19_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA19_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA19_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA19_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA19_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA19_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA19_PROD3_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA19_PROD3_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA19_PROD3_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA19_PROD3_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA19_PROD3_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA19_PROD3_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA19_PROD3_BUF_CONTROL */

#define CSL_HTS_HWA19_PROD3_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA19_PROD3_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA19_PROD3_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA19_PROD3_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA19_PROD3_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA19_PROD3_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA19_PROD3_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA19_PROD3_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA19_PROD3_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA19_PROD3_COUNT */

#define CSL_HTS_HWA19_PROD3_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA19_PROD3_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA19_PROD3_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA19_PROD3_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA19_PROD3_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA19_PROD3_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA19_PROD3_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA19_PROD3_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA19_PROD3_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA20_SCHEDULER_CONTROL */

#define CSL_HTS_HWA20_SCHEDULER_CONTROL_SKIP_TASK_EN_MASK                      (0x01000000U)
#define CSL_HTS_HWA20_SCHEDULER_CONTROL_SKIP_TASK_EN_SHIFT                     (0x00000018U)
#define CSL_HTS_HWA20_SCHEDULER_CONTROL_SKIP_TASK_EN_MAX                       (0x00000001U)

#define CSL_HTS_HWA20_SCHEDULER_CONTROL_START_LOOP_BACK_MASK                   (0x00800000U)
#define CSL_HTS_HWA20_SCHEDULER_CONTROL_START_LOOP_BACK_SHIFT                  (0x00000017U)
#define CSL_HTS_HWA20_SCHEDULER_CONTROL_START_LOOP_BACK_MAX                    (0x00000001U)

#define CSL_HTS_HWA20_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                    (0x001FE000U)
#define CSL_HTS_HWA20_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                   (0x0000000DU)
#define CSL_HTS_HWA20_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                     (0x000000FFU)

#define CSL_HTS_HWA20_SCHEDULER_CONTROL_DEBUG_RDY_MASK                         (0x00001000U)
#define CSL_HTS_HWA20_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                        (0x0000000CU)
#define CSL_HTS_HWA20_SCHEDULER_CONTROL_DEBUG_RDY_MAX                          (0x00000001U)

#define CSL_HTS_HWA20_SCHEDULER_CONTROL_STATE_MASK                             (0x00000780U)
#define CSL_HTS_HWA20_SCHEDULER_CONTROL_STATE_SHIFT                            (0x00000007U)
#define CSL_HTS_HWA20_SCHEDULER_CONTROL_STATE_MAX                              (0x0000000FU)

#define CSL_HTS_HWA20_SCHEDULER_CONTROL_PAUSE_MASK                             (0x00000040U)
#define CSL_HTS_HWA20_SCHEDULER_CONTROL_PAUSE_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA20_SCHEDULER_CONTROL_PAUSE_MAX                              (0x00000001U)

#define CSL_HTS_HWA20_SCHEDULER_CONTROL_STRM_EN_MASK                           (0x00000020U)
#define CSL_HTS_HWA20_SCHEDULER_CONTROL_STRM_EN_SHIFT                          (0x00000005U)
#define CSL_HTS_HWA20_SCHEDULER_CONTROL_STRM_EN_MAX                            (0x00000001U)

#define CSL_HTS_HWA20_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                      (0x0000000EU)
#define CSL_HTS_HWA20_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                     (0x00000001U)
#define CSL_HTS_HWA20_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                       (0x00000007U)

#define CSL_HTS_HWA20_SCHEDULER_CONTROL_SCH_EN_MASK                            (0x00000001U)
#define CSL_HTS_HWA20_SCHEDULER_CONTROL_SCH_EN_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA20_SCHEDULER_CONTROL_SCH_EN_MAX                             (0x00000001U)

/* HWA20_HOP */

#define CSL_HTS_HWA20_HOP_TDONE_COUNT_MASK                                     (0x3FFE0000U)
#define CSL_HTS_HWA20_HOP_TDONE_COUNT_SHIFT                                    (0x00000011U)
#define CSL_HTS_HWA20_HOP_TDONE_COUNT_MAX                                      (0x00001FFFU)

#define CSL_HTS_HWA20_HOP_TDONE_COUNT_EN_MASK                                  (0x00010000U)
#define CSL_HTS_HWA20_HOP_TDONE_COUNT_EN_SHIFT                                 (0x00000010U)
#define CSL_HTS_HWA20_HOP_TDONE_COUNT_EN_MAX                                   (0x00000001U)

#define CSL_HTS_HWA20_HOP_HOP_THREAD_COUNT_MASK                                (0x00003FFEU)
#define CSL_HTS_HWA20_HOP_HOP_THREAD_COUNT_SHIFT                               (0x00000001U)
#define CSL_HTS_HWA20_HOP_HOP_THREAD_COUNT_MAX                                 (0x00001FFFU)

#define CSL_HTS_HWA20_HOP_HOP_MASK                                             (0x00000001U)
#define CSL_HTS_HWA20_HOP_HOP_SHIFT                                            (0x00000000U)
#define CSL_HTS_HWA20_HOP_HOP_MAX                                              (0x00000001U)

/* HWA20_SKIP_CONTROL */

#define CSL_HTS_HWA20_SKIP_CONTROL_SKIP_BOT_MASK                               (0x1FFF0000U)
#define CSL_HTS_HWA20_SKIP_CONTROL_SKIP_BOT_SHIFT                              (0x00000010U)
#define CSL_HTS_HWA20_SKIP_CONTROL_SKIP_BOT_MAX                                (0x00001FFFU)

#define CSL_HTS_HWA20_SKIP_CONTROL_SKIP_TOP_MASK                               (0x00001FFFU)
#define CSL_HTS_HWA20_SKIP_CONTROL_SKIP_TOP_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA20_SKIP_CONTROL_SKIP_TOP_MAX                                (0x00001FFFU)

/* HWA20_CONS0_CONTROL */

#define CSL_HTS_HWA20_CONS0_CONTROL_PROD_SELECT_MASK                           (0x000003FEU)
#define CSL_HTS_HWA20_CONS0_CONTROL_PROD_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA20_CONS0_CONTROL_PROD_SELECT_MAX                            (0x000001FFU)

#define CSL_HTS_HWA20_CONS0_CONTROL_CONS_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA20_CONS0_CONTROL_CONS_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA20_CONS0_CONTROL_CONS_EN_MAX                                (0x00000001U)

/* HWA20_CONS1_CONTROL */

#define CSL_HTS_HWA20_CONS1_CONTROL_PROD_SELECT_MASK                           (0x000003FEU)
#define CSL_HTS_HWA20_CONS1_CONTROL_PROD_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA20_CONS1_CONTROL_PROD_SELECT_MAX                            (0x000001FFU)

#define CSL_HTS_HWA20_CONS1_CONTROL_CONS_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA20_CONS1_CONTROL_CONS_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA20_CONS1_CONTROL_CONS_EN_MAX                                (0x00000001U)

/* HWA20_PROD0_CONTROL */

#define CSL_HTS_HWA20_PROD0_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA20_PROD0_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA20_PROD0_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA20_PROD0_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA20_PROD0_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA20_PROD0_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA20_PROD0_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA20_PROD0_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA20_PROD0_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA20_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA20_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA20_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA20_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA20_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA20_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA20_PROD0_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA20_PROD0_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA20_PROD0_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA20_PROD0_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA20_PROD0_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA20_PROD0_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA20_PROD0_BUF_CONTROL */

#define CSL_HTS_HWA20_PROD0_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA20_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA20_PROD0_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA20_PROD0_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA20_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA20_PROD0_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA20_PROD0_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA20_PROD0_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA20_PROD0_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA20_PROD0_COUNT */

#define CSL_HTS_HWA20_PROD0_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA20_PROD0_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA20_PROD0_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA20_PROD0_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA20_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA20_PROD0_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA20_PROD0_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA20_PROD0_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA20_PROD0_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA20_PA0_CONTROL */

#define CSL_HTS_HWA20_PA0_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA20_PA0_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA20_PA0_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA20_PA0_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA20_PA0_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA20_PA0_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA20_PA0_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA20_PA0_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA20_PA0_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA20_PA0_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA20_PA0_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA20_PA0_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA20_PA0_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA20_PA0_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA20_PA0_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA20_PA0_PRODCOUNT */

#define CSL_HTS_HWA20_PA0_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA20_PA0_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA20_PA0_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA20_PA0_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA20_PA0_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA20_PA0_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA20_PROD1_CONTROL */

#define CSL_HTS_HWA20_PROD1_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA20_PROD1_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA20_PROD1_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA20_PROD1_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA20_PROD1_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA20_PROD1_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA20_PROD1_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA20_PROD1_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA20_PROD1_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA20_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA20_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA20_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA20_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA20_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA20_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA20_PROD1_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA20_PROD1_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA20_PROD1_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA20_PROD1_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA20_PROD1_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA20_PROD1_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA20_PROD1_BUF_CONTROL */

#define CSL_HTS_HWA20_PROD1_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA20_PROD1_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA20_PROD1_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA20_PROD1_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA20_PROD1_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA20_PROD1_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA20_PROD1_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA20_PROD1_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA20_PROD1_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA20_PROD1_COUNT */

#define CSL_HTS_HWA20_PROD1_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA20_PROD1_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA20_PROD1_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA20_PROD1_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA20_PROD1_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA20_PROD1_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA20_PROD1_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA20_PROD1_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA20_PROD1_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA20_PA1_CONTROL */

#define CSL_HTS_HWA20_PA1_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA20_PA1_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA20_PA1_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA20_PA1_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA20_PA1_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA20_PA1_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA20_PA1_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA20_PA1_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA20_PA1_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA20_PA1_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA20_PA1_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA20_PA1_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA20_PA1_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA20_PA1_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA20_PA1_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA20_PA1_PRODCOUNT */

#define CSL_HTS_HWA20_PA1_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA20_PA1_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA20_PA1_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA20_PA1_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA20_PA1_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA20_PA1_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA20_PROD2_CONTROL */

#define CSL_HTS_HWA20_PROD2_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA20_PROD2_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA20_PROD2_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA20_PROD2_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA20_PROD2_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA20_PROD2_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA20_PROD2_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA20_PROD2_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA20_PROD2_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA20_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA20_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA20_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA20_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA20_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA20_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA20_PROD2_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA20_PROD2_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA20_PROD2_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA20_PROD2_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA20_PROD2_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA20_PROD2_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA20_PROD2_BUF_CONTROL */

#define CSL_HTS_HWA20_PROD2_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA20_PROD2_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA20_PROD2_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA20_PROD2_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA20_PROD2_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA20_PROD2_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA20_PROD2_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA20_PROD2_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA20_PROD2_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA20_PROD2_COUNT */

#define CSL_HTS_HWA20_PROD2_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA20_PROD2_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA20_PROD2_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA20_PROD2_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA20_PROD2_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA20_PROD2_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA20_PROD2_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA20_PROD2_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA20_PROD2_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA20_PA2_CONTROL */

#define CSL_HTS_HWA20_PA2_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA20_PA2_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA20_PA2_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA20_PA2_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA20_PA2_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA20_PA2_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA20_PA2_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA20_PA2_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA20_PA2_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA20_PA2_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA20_PA2_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA20_PA2_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA20_PA2_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA20_PA2_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA20_PA2_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA20_PA2_PRODCOUNT */

#define CSL_HTS_HWA20_PA2_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA20_PA2_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA20_PA2_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA20_PA2_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA20_PA2_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA20_PA2_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA20_PROD3_CONTROL */

#define CSL_HTS_HWA20_PROD3_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA20_PROD3_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA20_PROD3_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA20_PROD3_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA20_PROD3_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA20_PROD3_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA20_PROD3_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA20_PROD3_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA20_PROD3_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA20_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA20_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA20_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA20_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA20_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA20_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA20_PROD3_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA20_PROD3_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA20_PROD3_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA20_PROD3_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA20_PROD3_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA20_PROD3_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA20_PROD3_BUF_CONTROL */

#define CSL_HTS_HWA20_PROD3_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA20_PROD3_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA20_PROD3_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA20_PROD3_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA20_PROD3_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA20_PROD3_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA20_PROD3_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA20_PROD3_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA20_PROD3_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA20_PROD3_COUNT */

#define CSL_HTS_HWA20_PROD3_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA20_PROD3_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA20_PROD3_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA20_PROD3_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA20_PROD3_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA20_PROD3_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA20_PROD3_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA20_PROD3_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA20_PROD3_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA21_SCHEDULER_CONTROL */

#define CSL_HTS_HWA21_SCHEDULER_CONTROL_SKIP_TASK_EN_MASK                      (0x01000000U)
#define CSL_HTS_HWA21_SCHEDULER_CONTROL_SKIP_TASK_EN_SHIFT                     (0x00000018U)
#define CSL_HTS_HWA21_SCHEDULER_CONTROL_SKIP_TASK_EN_MAX                       (0x00000001U)

#define CSL_HTS_HWA21_SCHEDULER_CONTROL_START_LOOP_BACK_MASK                   (0x00800000U)
#define CSL_HTS_HWA21_SCHEDULER_CONTROL_START_LOOP_BACK_SHIFT                  (0x00000017U)
#define CSL_HTS_HWA21_SCHEDULER_CONTROL_START_LOOP_BACK_MAX                    (0x00000001U)

#define CSL_HTS_HWA21_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                    (0x001FE000U)
#define CSL_HTS_HWA21_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                   (0x0000000DU)
#define CSL_HTS_HWA21_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                     (0x000000FFU)

#define CSL_HTS_HWA21_SCHEDULER_CONTROL_DEBUG_RDY_MASK                         (0x00001000U)
#define CSL_HTS_HWA21_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                        (0x0000000CU)
#define CSL_HTS_HWA21_SCHEDULER_CONTROL_DEBUG_RDY_MAX                          (0x00000001U)

#define CSL_HTS_HWA21_SCHEDULER_CONTROL_STATE_MASK                             (0x00000780U)
#define CSL_HTS_HWA21_SCHEDULER_CONTROL_STATE_SHIFT                            (0x00000007U)
#define CSL_HTS_HWA21_SCHEDULER_CONTROL_STATE_MAX                              (0x0000000FU)

#define CSL_HTS_HWA21_SCHEDULER_CONTROL_PAUSE_MASK                             (0x00000040U)
#define CSL_HTS_HWA21_SCHEDULER_CONTROL_PAUSE_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA21_SCHEDULER_CONTROL_PAUSE_MAX                              (0x00000001U)

#define CSL_HTS_HWA21_SCHEDULER_CONTROL_STRM_EN_MASK                           (0x00000020U)
#define CSL_HTS_HWA21_SCHEDULER_CONTROL_STRM_EN_SHIFT                          (0x00000005U)
#define CSL_HTS_HWA21_SCHEDULER_CONTROL_STRM_EN_MAX                            (0x00000001U)

#define CSL_HTS_HWA21_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                      (0x0000000EU)
#define CSL_HTS_HWA21_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                     (0x00000001U)
#define CSL_HTS_HWA21_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                       (0x00000007U)

#define CSL_HTS_HWA21_SCHEDULER_CONTROL_SCH_EN_MASK                            (0x00000001U)
#define CSL_HTS_HWA21_SCHEDULER_CONTROL_SCH_EN_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA21_SCHEDULER_CONTROL_SCH_EN_MAX                             (0x00000001U)

/* HWA21_HOP */

#define CSL_HTS_HWA21_HOP_TDONE_COUNT_MASK                                     (0x3FFE0000U)
#define CSL_HTS_HWA21_HOP_TDONE_COUNT_SHIFT                                    (0x00000011U)
#define CSL_HTS_HWA21_HOP_TDONE_COUNT_MAX                                      (0x00001FFFU)

#define CSL_HTS_HWA21_HOP_TDONE_COUNT_EN_MASK                                  (0x00010000U)
#define CSL_HTS_HWA21_HOP_TDONE_COUNT_EN_SHIFT                                 (0x00000010U)
#define CSL_HTS_HWA21_HOP_TDONE_COUNT_EN_MAX                                   (0x00000001U)

#define CSL_HTS_HWA21_HOP_HOP_THREAD_COUNT_MASK                                (0x00003FFEU)
#define CSL_HTS_HWA21_HOP_HOP_THREAD_COUNT_SHIFT                               (0x00000001U)
#define CSL_HTS_HWA21_HOP_HOP_THREAD_COUNT_MAX                                 (0x00001FFFU)

#define CSL_HTS_HWA21_HOP_HOP_MASK                                             (0x00000001U)
#define CSL_HTS_HWA21_HOP_HOP_SHIFT                                            (0x00000000U)
#define CSL_HTS_HWA21_HOP_HOP_MAX                                              (0x00000001U)

/* HWA21_SKIP_CONTROL */

#define CSL_HTS_HWA21_SKIP_CONTROL_SKIP_BOT_MASK                               (0x1FFF0000U)
#define CSL_HTS_HWA21_SKIP_CONTROL_SKIP_BOT_SHIFT                              (0x00000010U)
#define CSL_HTS_HWA21_SKIP_CONTROL_SKIP_BOT_MAX                                (0x00001FFFU)

#define CSL_HTS_HWA21_SKIP_CONTROL_SKIP_TOP_MASK                               (0x00001FFFU)
#define CSL_HTS_HWA21_SKIP_CONTROL_SKIP_TOP_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA21_SKIP_CONTROL_SKIP_TOP_MAX                                (0x00001FFFU)

/* HWA21_CONS0_CONTROL */

#define CSL_HTS_HWA21_CONS0_CONTROL_PROD_SELECT_MASK                           (0x000003FEU)
#define CSL_HTS_HWA21_CONS0_CONTROL_PROD_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA21_CONS0_CONTROL_PROD_SELECT_MAX                            (0x000001FFU)

#define CSL_HTS_HWA21_CONS0_CONTROL_CONS_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA21_CONS0_CONTROL_CONS_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA21_CONS0_CONTROL_CONS_EN_MAX                                (0x00000001U)

/* HWA21_CONS1_CONTROL */

#define CSL_HTS_HWA21_CONS1_CONTROL_PROD_SELECT_MASK                           (0x000003FEU)
#define CSL_HTS_HWA21_CONS1_CONTROL_PROD_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA21_CONS1_CONTROL_PROD_SELECT_MAX                            (0x000001FFU)

#define CSL_HTS_HWA21_CONS1_CONTROL_CONS_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA21_CONS1_CONTROL_CONS_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA21_CONS1_CONTROL_CONS_EN_MAX                                (0x00000001U)

/* HWA21_PROD0_CONTROL */

#define CSL_HTS_HWA21_PROD0_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA21_PROD0_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA21_PROD0_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA21_PROD0_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA21_PROD0_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA21_PROD0_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA21_PROD0_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA21_PROD0_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA21_PROD0_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA21_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA21_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA21_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA21_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA21_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA21_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA21_PROD0_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA21_PROD0_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA21_PROD0_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA21_PROD0_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA21_PROD0_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA21_PROD0_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA21_PROD0_BUF_CONTROL */

#define CSL_HTS_HWA21_PROD0_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA21_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA21_PROD0_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA21_PROD0_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA21_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA21_PROD0_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA21_PROD0_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA21_PROD0_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA21_PROD0_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA21_PROD0_COUNT */

#define CSL_HTS_HWA21_PROD0_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA21_PROD0_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA21_PROD0_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA21_PROD0_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA21_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA21_PROD0_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA21_PROD0_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA21_PROD0_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA21_PROD0_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA21_PA0_CONTROL */

#define CSL_HTS_HWA21_PA0_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA21_PA0_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA21_PA0_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA21_PA0_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA21_PA0_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA21_PA0_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA21_PA0_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA21_PA0_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA21_PA0_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA21_PA0_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA21_PA0_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA21_PA0_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA21_PA0_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA21_PA0_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA21_PA0_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA21_PA0_PRODCOUNT */

#define CSL_HTS_HWA21_PA0_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA21_PA0_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA21_PA0_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA21_PA0_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA21_PA0_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA21_PA0_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA21_PROD1_CONTROL */

#define CSL_HTS_HWA21_PROD1_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA21_PROD1_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA21_PROD1_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA21_PROD1_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA21_PROD1_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA21_PROD1_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA21_PROD1_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA21_PROD1_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA21_PROD1_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA21_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA21_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA21_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA21_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA21_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA21_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA21_PROD1_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA21_PROD1_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA21_PROD1_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA21_PROD1_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA21_PROD1_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA21_PROD1_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA21_PROD1_BUF_CONTROL */

#define CSL_HTS_HWA21_PROD1_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA21_PROD1_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA21_PROD1_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA21_PROD1_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA21_PROD1_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA21_PROD1_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA21_PROD1_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA21_PROD1_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA21_PROD1_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA21_PROD1_COUNT */

#define CSL_HTS_HWA21_PROD1_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA21_PROD1_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA21_PROD1_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA21_PROD1_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA21_PROD1_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA21_PROD1_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA21_PROD1_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA21_PROD1_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA21_PROD1_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA21_PA1_CONTROL */

#define CSL_HTS_HWA21_PA1_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA21_PA1_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA21_PA1_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA21_PA1_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA21_PA1_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA21_PA1_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA21_PA1_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA21_PA1_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA21_PA1_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA21_PA1_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA21_PA1_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA21_PA1_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA21_PA1_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA21_PA1_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA21_PA1_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA21_PA1_PRODCOUNT */

#define CSL_HTS_HWA21_PA1_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA21_PA1_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA21_PA1_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA21_PA1_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA21_PA1_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA21_PA1_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA21_PROD2_CONTROL */

#define CSL_HTS_HWA21_PROD2_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA21_PROD2_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA21_PROD2_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA21_PROD2_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA21_PROD2_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA21_PROD2_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA21_PROD2_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA21_PROD2_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA21_PROD2_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA21_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA21_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA21_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA21_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA21_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA21_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA21_PROD2_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA21_PROD2_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA21_PROD2_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA21_PROD2_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA21_PROD2_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA21_PROD2_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA21_PROD2_BUF_CONTROL */

#define CSL_HTS_HWA21_PROD2_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA21_PROD2_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA21_PROD2_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA21_PROD2_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA21_PROD2_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA21_PROD2_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA21_PROD2_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA21_PROD2_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA21_PROD2_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA21_PROD2_COUNT */

#define CSL_HTS_HWA21_PROD2_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA21_PROD2_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA21_PROD2_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA21_PROD2_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA21_PROD2_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA21_PROD2_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA21_PROD2_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA21_PROD2_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA21_PROD2_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA21_PA2_CONTROL */

#define CSL_HTS_HWA21_PA2_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA21_PA2_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA21_PA2_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA21_PA2_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA21_PA2_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA21_PA2_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA21_PA2_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA21_PA2_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA21_PA2_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA21_PA2_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA21_PA2_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA21_PA2_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA21_PA2_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA21_PA2_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA21_PA2_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA21_PA2_PRODCOUNT */

#define CSL_HTS_HWA21_PA2_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA21_PA2_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA21_PA2_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA21_PA2_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA21_PA2_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA21_PA2_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA21_PROD3_CONTROL */

#define CSL_HTS_HWA21_PROD3_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA21_PROD3_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA21_PROD3_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA21_PROD3_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA21_PROD3_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA21_PROD3_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA21_PROD3_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA21_PROD3_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA21_PROD3_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA21_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA21_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA21_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA21_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA21_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA21_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA21_PROD3_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA21_PROD3_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA21_PROD3_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA21_PROD3_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA21_PROD3_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA21_PROD3_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA21_PROD3_BUF_CONTROL */

#define CSL_HTS_HWA21_PROD3_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA21_PROD3_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA21_PROD3_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA21_PROD3_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA21_PROD3_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA21_PROD3_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA21_PROD3_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA21_PROD3_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA21_PROD3_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA21_PROD3_COUNT */

#define CSL_HTS_HWA21_PROD3_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA21_PROD3_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA21_PROD3_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA21_PROD3_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA21_PROD3_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA21_PROD3_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA21_PROD3_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA21_PROD3_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA21_PROD3_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA26_SCHEDULER_CONTROL */

#define CSL_HTS_HWA26_SCHEDULER_CONTROL_CHANNEL_LINK_EN_MASK                   (0x02000000U)
#define CSL_HTS_HWA26_SCHEDULER_CONTROL_CHANNEL_LINK_EN_SHIFT                  (0x00000019U)
#define CSL_HTS_HWA26_SCHEDULER_CONTROL_CHANNEL_LINK_EN_MAX                    (0x00000001U)

#define CSL_HTS_HWA26_SCHEDULER_CONTROL_SKIP_TASK_EN_MASK                      (0x01000000U)
#define CSL_HTS_HWA26_SCHEDULER_CONTROL_SKIP_TASK_EN_SHIFT                     (0x00000018U)
#define CSL_HTS_HWA26_SCHEDULER_CONTROL_SKIP_TASK_EN_MAX                       (0x00000001U)

#define CSL_HTS_HWA26_SCHEDULER_CONTROL_START_LOOP_BACK_MASK                   (0x00800000U)
#define CSL_HTS_HWA26_SCHEDULER_CONTROL_START_LOOP_BACK_SHIFT                  (0x00000017U)
#define CSL_HTS_HWA26_SCHEDULER_CONTROL_START_LOOP_BACK_MAX                    (0x00000001U)

#define CSL_HTS_HWA26_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                    (0x001FE000U)
#define CSL_HTS_HWA26_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                   (0x0000000DU)
#define CSL_HTS_HWA26_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                     (0x000000FFU)

#define CSL_HTS_HWA26_SCHEDULER_CONTROL_DEBUG_RDY_MASK                         (0x00001000U)
#define CSL_HTS_HWA26_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                        (0x0000000CU)
#define CSL_HTS_HWA26_SCHEDULER_CONTROL_DEBUG_RDY_MAX                          (0x00000001U)

#define CSL_HTS_HWA26_SCHEDULER_CONTROL_STATE_MASK                             (0x00000780U)
#define CSL_HTS_HWA26_SCHEDULER_CONTROL_STATE_SHIFT                            (0x00000007U)
#define CSL_HTS_HWA26_SCHEDULER_CONTROL_STATE_MAX                              (0x0000000FU)

#define CSL_HTS_HWA26_SCHEDULER_CONTROL_PAUSE_MASK                             (0x00000040U)
#define CSL_HTS_HWA26_SCHEDULER_CONTROL_PAUSE_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA26_SCHEDULER_CONTROL_PAUSE_MAX                              (0x00000001U)

#define CSL_HTS_HWA26_SCHEDULER_CONTROL_STRM_EN_MASK                           (0x00000020U)
#define CSL_HTS_HWA26_SCHEDULER_CONTROL_STRM_EN_SHIFT                          (0x00000005U)
#define CSL_HTS_HWA26_SCHEDULER_CONTROL_STRM_EN_MAX                            (0x00000001U)

#define CSL_HTS_HWA26_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                      (0x0000000EU)
#define CSL_HTS_HWA26_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                     (0x00000001U)
#define CSL_HTS_HWA26_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                       (0x00000007U)

#define CSL_HTS_HWA26_SCHEDULER_CONTROL_SCH_EN_MASK                            (0x00000001U)
#define CSL_HTS_HWA26_SCHEDULER_CONTROL_SCH_EN_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA26_SCHEDULER_CONTROL_SCH_EN_MAX                             (0x00000001U)

/* HWA26_HOP */

#define CSL_HTS_HWA26_HOP_TDONE_COUNT_MASK                                     (0x3FFE0000U)
#define CSL_HTS_HWA26_HOP_TDONE_COUNT_SHIFT                                    (0x00000011U)
#define CSL_HTS_HWA26_HOP_TDONE_COUNT_MAX                                      (0x00001FFFU)

#define CSL_HTS_HWA26_HOP_TDONE_COUNT_EN_MASK                                  (0x00010000U)
#define CSL_HTS_HWA26_HOP_TDONE_COUNT_EN_SHIFT                                 (0x00000010U)
#define CSL_HTS_HWA26_HOP_TDONE_COUNT_EN_MAX                                   (0x00000001U)

#define CSL_HTS_HWA26_HOP_HOP_THREAD_COUNT_MASK                                (0x00003FFEU)
#define CSL_HTS_HWA26_HOP_HOP_THREAD_COUNT_SHIFT                               (0x00000001U)
#define CSL_HTS_HWA26_HOP_HOP_THREAD_COUNT_MAX                                 (0x00001FFFU)

#define CSL_HTS_HWA26_HOP_HOP_MASK                                             (0x00000001U)
#define CSL_HTS_HWA26_HOP_HOP_SHIFT                                            (0x00000000U)
#define CSL_HTS_HWA26_HOP_HOP_MAX                                              (0x00000001U)

/* HWA26_SKIP_CONTROL */

#define CSL_HTS_HWA26_SKIP_CONTROL_SKIP_BOT_MASK                               (0x1FFF0000U)
#define CSL_HTS_HWA26_SKIP_CONTROL_SKIP_BOT_SHIFT                              (0x00000010U)
#define CSL_HTS_HWA26_SKIP_CONTROL_SKIP_BOT_MAX                                (0x00001FFFU)

#define CSL_HTS_HWA26_SKIP_CONTROL_SKIP_TOP_MASK                               (0x00001FFFU)
#define CSL_HTS_HWA26_SKIP_CONTROL_SKIP_TOP_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA26_SKIP_CONTROL_SKIP_TOP_MAX                                (0x00001FFFU)

/* HWA26_CHANNEL_COUNT_SET0 */

#define CSL_HTS_HWA26_CHANNEL_COUNT_SET0_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA26_CHANNEL_COUNT_SET0_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA26_CHANNEL_COUNT_SET0_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA26_CHANNEL_COUNT_SET0_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA26_CHANNEL_COUNT_SET0_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA26_CHANNEL_COUNT_SET0_COUNT0_MAX                            (0x00001FFFU)

/* HWA26_CHANNEL_COUNT_SET1 */

#define CSL_HTS_HWA26_CHANNEL_COUNT_SET1_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA26_CHANNEL_COUNT_SET1_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA26_CHANNEL_COUNT_SET1_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA26_CHANNEL_COUNT_SET1_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA26_CHANNEL_COUNT_SET1_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA26_CHANNEL_COUNT_SET1_COUNT0_MAX                            (0x00001FFFU)

/* HWA26_CHANNEL_COUNT_SET2 */

#define CSL_HTS_HWA26_CHANNEL_COUNT_SET2_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA26_CHANNEL_COUNT_SET2_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA26_CHANNEL_COUNT_SET2_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA26_CHANNEL_COUNT_SET2_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA26_CHANNEL_COUNT_SET2_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA26_CHANNEL_COUNT_SET2_COUNT0_MAX                            (0x00001FFFU)

/* HWA26_CHANNEL_COUNT_SET3 */

#define CSL_HTS_HWA26_CHANNEL_COUNT_SET3_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA26_CHANNEL_COUNT_SET3_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA26_CHANNEL_COUNT_SET3_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA26_CHANNEL_COUNT_SET3_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA26_CHANNEL_COUNT_SET3_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA26_CHANNEL_COUNT_SET3_COUNT0_MAX                            (0x00001FFFU)

/* HWA26_CHANNEL_COUNT_SET4 */

#define CSL_HTS_HWA26_CHANNEL_COUNT_SET4_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA26_CHANNEL_COUNT_SET4_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA26_CHANNEL_COUNT_SET4_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA26_CHANNEL_COUNT_SET4_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA26_CHANNEL_COUNT_SET4_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA26_CHANNEL_COUNT_SET4_COUNT0_MAX                            (0x00001FFFU)

/* HWA26_CHANNEL_COUNT_SET5 */

#define CSL_HTS_HWA26_CHANNEL_COUNT_SET5_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA26_CHANNEL_COUNT_SET5_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA26_CHANNEL_COUNT_SET5_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA26_CHANNEL_COUNT_SET5_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA26_CHANNEL_COUNT_SET5_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA26_CHANNEL_COUNT_SET5_COUNT0_MAX                            (0x00001FFFU)

/* HWA26_CONS0_CONTROL */

#define CSL_HTS_HWA26_CONS0_CONTROL_PROD_SELECT_MASK                           (0x000003FEU)
#define CSL_HTS_HWA26_CONS0_CONTROL_PROD_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA26_CONS0_CONTROL_PROD_SELECT_MAX                            (0x000001FFU)

#define CSL_HTS_HWA26_CONS0_CONTROL_CONS_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA26_CONS0_CONTROL_CONS_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA26_CONS0_CONTROL_CONS_EN_MAX                                (0x00000001U)

/* HWA26_CONS1_CONTROL */

#define CSL_HTS_HWA26_CONS1_CONTROL_PROD_SELECT_MASK                           (0x000003FEU)
#define CSL_HTS_HWA26_CONS1_CONTROL_PROD_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA26_CONS1_CONTROL_PROD_SELECT_MAX                            (0x000001FFU)

#define CSL_HTS_HWA26_CONS1_CONTROL_CONS_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA26_CONS1_CONTROL_CONS_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA26_CONS1_CONTROL_CONS_EN_MAX                                (0x00000001U)

/* HWA26_PROD0_CONTROL */

#define CSL_HTS_HWA26_PROD0_CONTROL_DYNAMIC_TH_EN_MASK                         (0x00010000U)
#define CSL_HTS_HWA26_PROD0_CONTROL_DYNAMIC_TH_EN_SHIFT                        (0x00000010U)
#define CSL_HTS_HWA26_PROD0_CONTROL_DYNAMIC_TH_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA26_PROD0_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA26_PROD0_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA26_PROD0_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA26_PROD0_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA26_PROD0_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA26_PROD0_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA26_PROD0_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA26_PROD0_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA26_PROD0_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA26_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA26_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA26_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA26_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA26_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA26_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA26_PROD0_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA26_PROD0_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA26_PROD0_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA26_PROD0_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA26_PROD0_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA26_PROD0_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA26_PROD0_BUF_CONTROL */

#define CSL_HTS_HWA26_PROD0_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA26_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA26_PROD0_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA26_PROD0_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA26_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA26_PROD0_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA26_PROD0_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA26_PROD0_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA26_PROD0_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA26_PROD0_COUNT */

#define CSL_HTS_HWA26_PROD0_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA26_PROD0_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA26_PROD0_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA26_PROD0_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA26_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA26_PROD0_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA26_PROD0_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA26_PROD0_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA26_PROD0_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA26_PA0_CONTROL */

#define CSL_HTS_HWA26_PA0_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA26_PA0_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA26_PA0_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA26_PA0_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA26_PA0_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA26_PA0_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA26_PA0_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA26_PA0_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA26_PA0_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA26_PA0_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA26_PA0_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA26_PA0_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA26_PA0_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA26_PA0_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA26_PA0_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA26_PA0_PRODCOUNT */

#define CSL_HTS_HWA26_PA0_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA26_PA0_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA26_PA0_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA26_PA0_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA26_PA0_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA26_PA0_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA26_PROD1_CONTROL */

#define CSL_HTS_HWA26_PROD1_CONTROL_DYNAMIC_TH_EN_MASK                         (0x00010000U)
#define CSL_HTS_HWA26_PROD1_CONTROL_DYNAMIC_TH_EN_SHIFT                        (0x00000010U)
#define CSL_HTS_HWA26_PROD1_CONTROL_DYNAMIC_TH_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA26_PROD1_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA26_PROD1_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA26_PROD1_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA26_PROD1_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA26_PROD1_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA26_PROD1_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA26_PROD1_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA26_PROD1_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA26_PROD1_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA26_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA26_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA26_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA26_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA26_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA26_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA26_PROD1_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA26_PROD1_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA26_PROD1_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA26_PROD1_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA26_PROD1_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA26_PROD1_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA26_PROD1_BUF_CONTROL */

#define CSL_HTS_HWA26_PROD1_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA26_PROD1_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA26_PROD1_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA26_PROD1_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA26_PROD1_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA26_PROD1_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA26_PROD1_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA26_PROD1_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA26_PROD1_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA26_PROD1_COUNT */

#define CSL_HTS_HWA26_PROD1_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA26_PROD1_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA26_PROD1_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA26_PROD1_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA26_PROD1_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA26_PROD1_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA26_PROD1_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA26_PROD1_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA26_PROD1_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA26_PA1_CONTROL */

#define CSL_HTS_HWA26_PA1_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA26_PA1_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA26_PA1_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA26_PA1_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA26_PA1_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA26_PA1_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA26_PA1_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA26_PA1_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA26_PA1_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA26_PA1_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA26_PA1_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA26_PA1_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA26_PA1_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA26_PA1_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA26_PA1_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA26_PA1_PRODCOUNT */

#define CSL_HTS_HWA26_PA1_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA26_PA1_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA26_PA1_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA26_PA1_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA26_PA1_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA26_PA1_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA26_PROD2_CONTROL */

#define CSL_HTS_HWA26_PROD2_CONTROL_DYNAMIC_TH_EN_MASK                         (0x00010000U)
#define CSL_HTS_HWA26_PROD2_CONTROL_DYNAMIC_TH_EN_SHIFT                        (0x00000010U)
#define CSL_HTS_HWA26_PROD2_CONTROL_DYNAMIC_TH_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA26_PROD2_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA26_PROD2_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA26_PROD2_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA26_PROD2_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA26_PROD2_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA26_PROD2_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA26_PROD2_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA26_PROD2_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA26_PROD2_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA26_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA26_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA26_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA26_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA26_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA26_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA26_PROD2_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA26_PROD2_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA26_PROD2_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA26_PROD2_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA26_PROD2_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA26_PROD2_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA26_PROD2_BUF_CONTROL */

#define CSL_HTS_HWA26_PROD2_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA26_PROD2_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA26_PROD2_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA26_PROD2_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA26_PROD2_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA26_PROD2_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA26_PROD2_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA26_PROD2_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA26_PROD2_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA26_PROD2_COUNT */

#define CSL_HTS_HWA26_PROD2_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA26_PROD2_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA26_PROD2_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA26_PROD2_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA26_PROD2_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA26_PROD2_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA26_PROD2_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA26_PROD2_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA26_PROD2_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA26_PA2_CONTROL */

#define CSL_HTS_HWA26_PA2_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA26_PA2_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA26_PA2_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA26_PA2_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA26_PA2_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA26_PA2_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA26_PA2_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA26_PA2_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA26_PA2_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA26_PA2_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA26_PA2_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA26_PA2_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA26_PA2_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA26_PA2_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA26_PA2_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA26_PA2_PRODCOUNT */

#define CSL_HTS_HWA26_PA2_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA26_PA2_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA26_PA2_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA26_PA2_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA26_PA2_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA26_PA2_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA26_PROD3_CONTROL */

#define CSL_HTS_HWA26_PROD3_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA26_PROD3_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA26_PROD3_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA26_PROD3_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA26_PROD3_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA26_PROD3_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA26_PROD3_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA26_PROD3_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA26_PROD3_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA26_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA26_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA26_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA26_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA26_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA26_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA26_PROD3_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA26_PROD3_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA26_PROD3_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA26_PROD3_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA26_PROD3_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA26_PROD3_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA26_PROD3_BUF_CONTROL */

#define CSL_HTS_HWA26_PROD3_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA26_PROD3_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA26_PROD3_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA26_PROD3_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA26_PROD3_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA26_PROD3_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA26_PROD3_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA26_PROD3_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA26_PROD3_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA26_PROD3_COUNT */

#define CSL_HTS_HWA26_PROD3_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA26_PROD3_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA26_PROD3_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA26_PROD3_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA26_PROD3_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA26_PROD3_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA26_PROD3_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA26_PROD3_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA26_PROD3_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA26_DYNAMIC_THRESHOLD0 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD0_DYN_COUNT_DEC_MASK                    (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD0_DYN_COUNT_DEC_SHIFT                   (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD0_DYN_COUNT_DEC_MAX                     (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD0_DYN_CS_MAXCOUNT_MASK                  (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD0_DYN_CS_MAXCOUNT_SHIFT                 (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD0_DYN_CS_MAXCOUNT_MAX                   (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD1 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD1_DYN_COUNT_DEC_MASK                    (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD1_DYN_COUNT_DEC_SHIFT                   (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD1_DYN_COUNT_DEC_MAX                     (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD1_DYN_CS_MAXCOUNT_MASK                  (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD1_DYN_CS_MAXCOUNT_SHIFT                 (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD1_DYN_CS_MAXCOUNT_MAX                   (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD2 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD2_DYN_COUNT_DEC_MASK                    (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD2_DYN_COUNT_DEC_SHIFT                   (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD2_DYN_COUNT_DEC_MAX                     (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD2_DYN_CS_MAXCOUNT_MASK                  (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD2_DYN_CS_MAXCOUNT_SHIFT                 (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD2_DYN_CS_MAXCOUNT_MAX                   (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD3 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD3_DYN_COUNT_DEC_MASK                    (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD3_DYN_COUNT_DEC_SHIFT                   (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD3_DYN_COUNT_DEC_MAX                     (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD3_DYN_CS_MAXCOUNT_MASK                  (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD3_DYN_CS_MAXCOUNT_SHIFT                 (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD3_DYN_CS_MAXCOUNT_MAX                   (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD4 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD4_DYN_COUNT_DEC_MASK                    (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD4_DYN_COUNT_DEC_SHIFT                   (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD4_DYN_COUNT_DEC_MAX                     (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD4_DYN_CS_MAXCOUNT_MASK                  (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD4_DYN_CS_MAXCOUNT_SHIFT                 (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD4_DYN_CS_MAXCOUNT_MAX                   (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD5 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD5_DYN_COUNT_DEC_MASK                    (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD5_DYN_COUNT_DEC_SHIFT                   (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD5_DYN_COUNT_DEC_MAX                     (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD5_DYN_CS_MAXCOUNT_MASK                  (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD5_DYN_CS_MAXCOUNT_SHIFT                 (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD5_DYN_CS_MAXCOUNT_MAX                   (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD6 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD6_DYN_COUNT_DEC_MASK                    (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD6_DYN_COUNT_DEC_SHIFT                   (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD6_DYN_COUNT_DEC_MAX                     (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD6_DYN_CS_MAXCOUNT_MASK                  (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD6_DYN_CS_MAXCOUNT_SHIFT                 (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD6_DYN_CS_MAXCOUNT_MAX                   (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD7 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD7_DYN_COUNT_DEC_MASK                    (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD7_DYN_COUNT_DEC_SHIFT                   (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD7_DYN_COUNT_DEC_MAX                     (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD7_DYN_CS_MAXCOUNT_MASK                  (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD7_DYN_CS_MAXCOUNT_SHIFT                 (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD7_DYN_CS_MAXCOUNT_MAX                   (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD8 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD8_DYN_COUNT_DEC_MASK                    (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD8_DYN_COUNT_DEC_SHIFT                   (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD8_DYN_COUNT_DEC_MAX                     (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD8_DYN_CS_MAXCOUNT_MASK                  (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD8_DYN_CS_MAXCOUNT_SHIFT                 (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD8_DYN_CS_MAXCOUNT_MAX                   (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD9 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD9_DYN_COUNT_DEC_MASK                    (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD9_DYN_COUNT_DEC_SHIFT                   (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD9_DYN_COUNT_DEC_MAX                     (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD9_DYN_CS_MAXCOUNT_MASK                  (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD9_DYN_CS_MAXCOUNT_SHIFT                 (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD9_DYN_CS_MAXCOUNT_MAX                   (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD10 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD10_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD10_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD10_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD10_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD10_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD10_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD11 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD11_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD11_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD11_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD11_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD11_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD11_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD12 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD12_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD12_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD12_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD12_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD12_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD12_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD13 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD13_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD13_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD13_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD13_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD13_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD13_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD14 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD14_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD14_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD14_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD14_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD14_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD14_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD15 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD15_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD15_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD15_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD15_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD15_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD15_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD16 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD16_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD16_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD16_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD16_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD16_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD16_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD17 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD17_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD17_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD17_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD17_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD17_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD17_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD18 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD18_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD18_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD18_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD18_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD18_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD18_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD19 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD19_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD19_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD19_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD19_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD19_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD19_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD20 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD20_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD20_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD20_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD20_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD20_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD20_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD21 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD21_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD21_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD21_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD21_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD21_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD21_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD22 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD22_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD22_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD22_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD22_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD22_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD22_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD23 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD23_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD23_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD23_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD23_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD23_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD23_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD24 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD24_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD24_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD24_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD24_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD24_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD24_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD25 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD25_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD25_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD25_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD25_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD25_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD25_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD26 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD26_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD26_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD26_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD26_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD26_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD26_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD27 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD27_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD27_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD27_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD27_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD27_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD27_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD28 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD28_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD28_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD28_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD28_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD28_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD28_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD29 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD29_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD29_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD29_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD29_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD29_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD29_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD30 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD30_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD30_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD30_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD30_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD30_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD30_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD31 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD31_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD31_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD31_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD31_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD31_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD31_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD32 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD32_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD32_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD32_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD32_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD32_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD32_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD33 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD33_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD33_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD33_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD33_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD33_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD33_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD34 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD34_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD34_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD34_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD34_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD34_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD34_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD35 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD35_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD35_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD35_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD35_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD35_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD35_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD36 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD36_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD36_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD36_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD36_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD36_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD36_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD37 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD37_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD37_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD37_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD37_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD37_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD37_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD38 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD38_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD38_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD38_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD38_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD38_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD38_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD39 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD39_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD39_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD39_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD39_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD39_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD39_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD40 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD40_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD40_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD40_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD40_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD40_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD40_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD41 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD41_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD41_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD41_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD41_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD41_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD41_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD42 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD42_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD42_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD42_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD42_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD42_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD42_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD43 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD43_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD43_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD43_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD43_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD43_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD43_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD44 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD44_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD44_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD44_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD44_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD44_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD44_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD45 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD45_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD45_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD45_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD45_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD45_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD45_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD46 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD46_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD46_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD46_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD46_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD46_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD46_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD47 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD47_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD47_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD47_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD47_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD47_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD47_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD48 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD48_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD48_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD48_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD48_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD48_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD48_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD49 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD49_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD49_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD49_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD49_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD49_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD49_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD50 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD50_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD50_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD50_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD50_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD50_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD50_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD51 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD51_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD51_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD51_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD51_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD51_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD51_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD52 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD52_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD52_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD52_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD52_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD52_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD52_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD53 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD53_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD53_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD53_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD53_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD53_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD53_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD54 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD54_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD54_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD54_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD54_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD54_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD54_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD55 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD55_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD55_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD55_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD55_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD55_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD55_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD56 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD56_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD56_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD56_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD56_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD56_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD56_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD57 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD57_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD57_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD57_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD57_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD57_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD57_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD58 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD58_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD58_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD58_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD58_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD58_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD58_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD59 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD59_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD59_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD59_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD59_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD59_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD59_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD60 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD60_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD60_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD60_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD60_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD60_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD60_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD61 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD61_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD61_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD61_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD61_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD61_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD61_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD62 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD62_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD62_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD62_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD62_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD62_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD62_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD63 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD63_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD63_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD63_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD63_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD63_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD63_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD64 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD64_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD64_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD64_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD64_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD64_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD64_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD65 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD65_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD65_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD65_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD65_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD65_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD65_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD66 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD66_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD66_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD66_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD66_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD66_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD66_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD67 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD67_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD67_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD67_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD67_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD67_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD67_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD68 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD68_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD68_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD68_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD68_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD68_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD68_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD69 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD69_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD69_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD69_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD69_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD69_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD69_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD70 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD70_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD70_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD70_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD70_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD70_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD70_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD71 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD71_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD71_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD71_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD71_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD71_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD71_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD72 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD72_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD72_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD72_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD72_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD72_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD72_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD73 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD73_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD73_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD73_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD73_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD73_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD73_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD74 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD74_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD74_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD74_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD74_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD74_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD74_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD75 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD75_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD75_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD75_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD75_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD75_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD75_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD76 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD76_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD76_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD76_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD76_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD76_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD76_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD77 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD77_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD77_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD77_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD77_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD77_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD77_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD78 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD78_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD78_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD78_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD78_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD78_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD78_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD79 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD79_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD79_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD79_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD79_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD79_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD79_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD80 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD80_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD80_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD80_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD80_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD80_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD80_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD81 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD81_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD81_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD81_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD81_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD81_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD81_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD82 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD82_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD82_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD82_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD82_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD82_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD82_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD83 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD83_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD83_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD83_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD83_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD83_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD83_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD84 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD84_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD84_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD84_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD84_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD84_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD84_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD85 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD85_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD85_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD85_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD85_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD85_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD85_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD86 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD86_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD86_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD86_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD86_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD86_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD86_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD87 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD87_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD87_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD87_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD87_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD87_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD87_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD88 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD88_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD88_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD88_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD88_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD88_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD88_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD89 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD89_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD89_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD89_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD89_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD89_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD89_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD90 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD90_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD90_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD90_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD90_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD90_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD90_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD91 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD91_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD91_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD91_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD91_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD91_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD91_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD92 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD92_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD92_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD92_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD92_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD92_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD92_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD93 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD93_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD93_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD93_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD93_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD93_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD93_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD94 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD94_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD94_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD94_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD94_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD94_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD94_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD95 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD95_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD95_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD95_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD95_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD95_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD95_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD96 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD96_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD96_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD96_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD96_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD96_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD96_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD97 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD97_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD97_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD97_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD97_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD97_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD97_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD98 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD98_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD98_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD98_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD98_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD98_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD98_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD99 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD99_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD99_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD99_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD99_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD99_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD99_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD100 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD100_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD100_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD100_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD100_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD100_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD100_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD101 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD101_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD101_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD101_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD101_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD101_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD101_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD102 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD102_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD102_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD102_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD102_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD102_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD102_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD103 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD103_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD103_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD103_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD103_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD103_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD103_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD104 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD104_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD104_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD104_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD104_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD104_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD104_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD105 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD105_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD105_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD105_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD105_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD105_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD105_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD106 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD106_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD106_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD106_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD106_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD106_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD106_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD107 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD107_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD107_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD107_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD107_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD107_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD107_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD108 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD108_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD108_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD108_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD108_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD108_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD108_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD109 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD109_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD109_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD109_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD109_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD109_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD109_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD110 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD110_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD110_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD110_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD110_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD110_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD110_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD111 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD111_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD111_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD111_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD111_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD111_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD111_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD112 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD112_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD112_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD112_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD112_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD112_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD112_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD113 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD113_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD113_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD113_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD113_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD113_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD113_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD114 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD114_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD114_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD114_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD114_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD114_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD114_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD115 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD115_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD115_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD115_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD115_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD115_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD115_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD116 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD116_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD116_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD116_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD116_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD116_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD116_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD117 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD117_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD117_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD117_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD117_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD117_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD117_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD118 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD118_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD118_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD118_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD118_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD118_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD118_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD119 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD119_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD119_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD119_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD119_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD119_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD119_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD120 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD120_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD120_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD120_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD120_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD120_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD120_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD121 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD121_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD121_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD121_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD121_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD121_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD121_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD122 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD122_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD122_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD122_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD122_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD122_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD122_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD123 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD123_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD123_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD123_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD123_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD123_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD123_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD124 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD124_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD124_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD124_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD124_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD124_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD124_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD125 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD125_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD125_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD125_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD125_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD125_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD125_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD126 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD126_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD126_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD126_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD126_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD126_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD126_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA26_DYNAMIC_THRESHOLD127 */

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD127_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD127_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD127_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD127_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD127_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA26_DYNAMIC_THRESHOLD127_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA27_SCHEDULER_CONTROL */

#define CSL_HTS_HWA27_SCHEDULER_CONTROL_CHANNEL_LINK_EN_MASK                   (0x02000000U)
#define CSL_HTS_HWA27_SCHEDULER_CONTROL_CHANNEL_LINK_EN_SHIFT                  (0x00000019U)
#define CSL_HTS_HWA27_SCHEDULER_CONTROL_CHANNEL_LINK_EN_MAX                    (0x00000001U)

#define CSL_HTS_HWA27_SCHEDULER_CONTROL_SKIP_TASK_EN_MASK                      (0x01000000U)
#define CSL_HTS_HWA27_SCHEDULER_CONTROL_SKIP_TASK_EN_SHIFT                     (0x00000018U)
#define CSL_HTS_HWA27_SCHEDULER_CONTROL_SKIP_TASK_EN_MAX                       (0x00000001U)

#define CSL_HTS_HWA27_SCHEDULER_CONTROL_START_LOOP_BACK_MASK                   (0x00800000U)
#define CSL_HTS_HWA27_SCHEDULER_CONTROL_START_LOOP_BACK_SHIFT                  (0x00000017U)
#define CSL_HTS_HWA27_SCHEDULER_CONTROL_START_LOOP_BACK_MAX                    (0x00000001U)

#define CSL_HTS_HWA27_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                    (0x001FE000U)
#define CSL_HTS_HWA27_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                   (0x0000000DU)
#define CSL_HTS_HWA27_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                     (0x000000FFU)

#define CSL_HTS_HWA27_SCHEDULER_CONTROL_DEBUG_RDY_MASK                         (0x00001000U)
#define CSL_HTS_HWA27_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                        (0x0000000CU)
#define CSL_HTS_HWA27_SCHEDULER_CONTROL_DEBUG_RDY_MAX                          (0x00000001U)

#define CSL_HTS_HWA27_SCHEDULER_CONTROL_STATE_MASK                             (0x00000780U)
#define CSL_HTS_HWA27_SCHEDULER_CONTROL_STATE_SHIFT                            (0x00000007U)
#define CSL_HTS_HWA27_SCHEDULER_CONTROL_STATE_MAX                              (0x0000000FU)

#define CSL_HTS_HWA27_SCHEDULER_CONTROL_PAUSE_MASK                             (0x00000040U)
#define CSL_HTS_HWA27_SCHEDULER_CONTROL_PAUSE_SHIFT                            (0x00000006U)
#define CSL_HTS_HWA27_SCHEDULER_CONTROL_PAUSE_MAX                              (0x00000001U)

#define CSL_HTS_HWA27_SCHEDULER_CONTROL_STRM_EN_MASK                           (0x00000020U)
#define CSL_HTS_HWA27_SCHEDULER_CONTROL_STRM_EN_SHIFT                          (0x00000005U)
#define CSL_HTS_HWA27_SCHEDULER_CONTROL_STRM_EN_MAX                            (0x00000001U)

#define CSL_HTS_HWA27_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                      (0x0000000EU)
#define CSL_HTS_HWA27_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                     (0x00000001U)
#define CSL_HTS_HWA27_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                       (0x00000007U)

#define CSL_HTS_HWA27_SCHEDULER_CONTROL_SCH_EN_MASK                            (0x00000001U)
#define CSL_HTS_HWA27_SCHEDULER_CONTROL_SCH_EN_SHIFT                           (0x00000000U)
#define CSL_HTS_HWA27_SCHEDULER_CONTROL_SCH_EN_MAX                             (0x00000001U)

/* HWA27_HOP */

#define CSL_HTS_HWA27_HOP_TDONE_COUNT_MASK                                     (0x3FFE0000U)
#define CSL_HTS_HWA27_HOP_TDONE_COUNT_SHIFT                                    (0x00000011U)
#define CSL_HTS_HWA27_HOP_TDONE_COUNT_MAX                                      (0x00001FFFU)

#define CSL_HTS_HWA27_HOP_TDONE_COUNT_EN_MASK                                  (0x00010000U)
#define CSL_HTS_HWA27_HOP_TDONE_COUNT_EN_SHIFT                                 (0x00000010U)
#define CSL_HTS_HWA27_HOP_TDONE_COUNT_EN_MAX                                   (0x00000001U)

#define CSL_HTS_HWA27_HOP_HOP_THREAD_COUNT_MASK                                (0x00003FFEU)
#define CSL_HTS_HWA27_HOP_HOP_THREAD_COUNT_SHIFT                               (0x00000001U)
#define CSL_HTS_HWA27_HOP_HOP_THREAD_COUNT_MAX                                 (0x00001FFFU)

#define CSL_HTS_HWA27_HOP_HOP_MASK                                             (0x00000001U)
#define CSL_HTS_HWA27_HOP_HOP_SHIFT                                            (0x00000000U)
#define CSL_HTS_HWA27_HOP_HOP_MAX                                              (0x00000001U)

/* HWA27_SKIP_CONTROL */

#define CSL_HTS_HWA27_SKIP_CONTROL_SKIP_BOT_MASK                               (0x1FFF0000U)
#define CSL_HTS_HWA27_SKIP_CONTROL_SKIP_BOT_SHIFT                              (0x00000010U)
#define CSL_HTS_HWA27_SKIP_CONTROL_SKIP_BOT_MAX                                (0x00001FFFU)

#define CSL_HTS_HWA27_SKIP_CONTROL_SKIP_TOP_MASK                               (0x00001FFFU)
#define CSL_HTS_HWA27_SKIP_CONTROL_SKIP_TOP_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA27_SKIP_CONTROL_SKIP_TOP_MAX                                (0x00001FFFU)

/* HWA27_CHANNEL_COUNT_SET0 */

#define CSL_HTS_HWA27_CHANNEL_COUNT_SET0_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA27_CHANNEL_COUNT_SET0_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA27_CHANNEL_COUNT_SET0_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA27_CHANNEL_COUNT_SET0_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA27_CHANNEL_COUNT_SET0_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA27_CHANNEL_COUNT_SET0_COUNT0_MAX                            (0x00001FFFU)

/* HWA27_CHANNEL_COUNT_SET1 */

#define CSL_HTS_HWA27_CHANNEL_COUNT_SET1_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA27_CHANNEL_COUNT_SET1_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA27_CHANNEL_COUNT_SET1_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA27_CHANNEL_COUNT_SET1_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA27_CHANNEL_COUNT_SET1_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA27_CHANNEL_COUNT_SET1_COUNT0_MAX                            (0x00001FFFU)

/* HWA27_CHANNEL_COUNT_SET2 */

#define CSL_HTS_HWA27_CHANNEL_COUNT_SET2_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA27_CHANNEL_COUNT_SET2_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA27_CHANNEL_COUNT_SET2_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA27_CHANNEL_COUNT_SET2_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA27_CHANNEL_COUNT_SET2_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA27_CHANNEL_COUNT_SET2_COUNT0_MAX                            (0x00001FFFU)

/* HWA27_CHANNEL_COUNT_SET3 */

#define CSL_HTS_HWA27_CHANNEL_COUNT_SET3_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA27_CHANNEL_COUNT_SET3_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA27_CHANNEL_COUNT_SET3_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA27_CHANNEL_COUNT_SET3_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA27_CHANNEL_COUNT_SET3_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA27_CHANNEL_COUNT_SET3_COUNT0_MAX                            (0x00001FFFU)

/* HWA27_CHANNEL_COUNT_SET4 */

#define CSL_HTS_HWA27_CHANNEL_COUNT_SET4_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA27_CHANNEL_COUNT_SET4_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA27_CHANNEL_COUNT_SET4_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA27_CHANNEL_COUNT_SET4_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA27_CHANNEL_COUNT_SET4_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA27_CHANNEL_COUNT_SET4_COUNT0_MAX                            (0x00001FFFU)

/* HWA27_CHANNEL_COUNT_SET5 */

#define CSL_HTS_HWA27_CHANNEL_COUNT_SET5_COUNT1_MASK                           (0x1FFF0000U)
#define CSL_HTS_HWA27_CHANNEL_COUNT_SET5_COUNT1_SHIFT                          (0x00000010U)
#define CSL_HTS_HWA27_CHANNEL_COUNT_SET5_COUNT1_MAX                            (0x00001FFFU)

#define CSL_HTS_HWA27_CHANNEL_COUNT_SET5_COUNT0_MASK                           (0x00001FFFU)
#define CSL_HTS_HWA27_CHANNEL_COUNT_SET5_COUNT0_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA27_CHANNEL_COUNT_SET5_COUNT0_MAX                            (0x00001FFFU)

/* HWA27_CONS0_CONTROL */

#define CSL_HTS_HWA27_CONS0_CONTROL_PROD_SELECT_MASK                           (0x000003FEU)
#define CSL_HTS_HWA27_CONS0_CONTROL_PROD_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA27_CONS0_CONTROL_PROD_SELECT_MAX                            (0x000001FFU)

#define CSL_HTS_HWA27_CONS0_CONTROL_CONS_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA27_CONS0_CONTROL_CONS_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA27_CONS0_CONTROL_CONS_EN_MAX                                (0x00000001U)

/* HWA27_CONS1_CONTROL */

#define CSL_HTS_HWA27_CONS1_CONTROL_PROD_SELECT_MASK                           (0x000003FEU)
#define CSL_HTS_HWA27_CONS1_CONTROL_PROD_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA27_CONS1_CONTROL_PROD_SELECT_MAX                            (0x000001FFU)

#define CSL_HTS_HWA27_CONS1_CONTROL_CONS_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA27_CONS1_CONTROL_CONS_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA27_CONS1_CONTROL_CONS_EN_MAX                                (0x00000001U)

/* HWA27_PROD0_CONTROL */

#define CSL_HTS_HWA27_PROD0_CONTROL_DYNAMIC_TH_EN_MASK                         (0x00010000U)
#define CSL_HTS_HWA27_PROD0_CONTROL_DYNAMIC_TH_EN_SHIFT                        (0x00000010U)
#define CSL_HTS_HWA27_PROD0_CONTROL_DYNAMIC_TH_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA27_PROD0_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA27_PROD0_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA27_PROD0_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA27_PROD0_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA27_PROD0_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA27_PROD0_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA27_PROD0_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA27_PROD0_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA27_PROD0_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA27_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA27_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA27_PROD0_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA27_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA27_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA27_PROD0_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA27_PROD0_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA27_PROD0_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA27_PROD0_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA27_PROD0_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA27_PROD0_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA27_PROD0_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA27_PROD0_BUF_CONTROL */

#define CSL_HTS_HWA27_PROD0_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA27_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA27_PROD0_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA27_PROD0_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA27_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA27_PROD0_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA27_PROD0_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA27_PROD0_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA27_PROD0_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA27_PROD0_COUNT */

#define CSL_HTS_HWA27_PROD0_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA27_PROD0_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA27_PROD0_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA27_PROD0_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA27_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA27_PROD0_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA27_PROD0_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA27_PROD0_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA27_PROD0_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA27_PA0_CONTROL */

#define CSL_HTS_HWA27_PA0_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA27_PA0_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA27_PA0_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA27_PA0_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA27_PA0_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA27_PA0_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA27_PA0_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA27_PA0_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA27_PA0_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA27_PA0_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA27_PA0_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA27_PA0_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA27_PA0_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA27_PA0_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA27_PA0_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA27_PA0_PRODCOUNT */

#define CSL_HTS_HWA27_PA0_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA27_PA0_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA27_PA0_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA27_PA0_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA27_PA0_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA27_PA0_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA27_PROD1_CONTROL */

#define CSL_HTS_HWA27_PROD1_CONTROL_DYNAMIC_TH_EN_MASK                         (0x00010000U)
#define CSL_HTS_HWA27_PROD1_CONTROL_DYNAMIC_TH_EN_SHIFT                        (0x00000010U)
#define CSL_HTS_HWA27_PROD1_CONTROL_DYNAMIC_TH_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA27_PROD1_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA27_PROD1_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA27_PROD1_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA27_PROD1_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA27_PROD1_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA27_PROD1_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA27_PROD1_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA27_PROD1_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA27_PROD1_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA27_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA27_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA27_PROD1_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA27_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA27_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA27_PROD1_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA27_PROD1_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA27_PROD1_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA27_PROD1_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA27_PROD1_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA27_PROD1_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA27_PROD1_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA27_PROD1_BUF_CONTROL */

#define CSL_HTS_HWA27_PROD1_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA27_PROD1_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA27_PROD1_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA27_PROD1_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA27_PROD1_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA27_PROD1_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA27_PROD1_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA27_PROD1_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA27_PROD1_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA27_PROD1_COUNT */

#define CSL_HTS_HWA27_PROD1_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA27_PROD1_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA27_PROD1_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA27_PROD1_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA27_PROD1_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA27_PROD1_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA27_PROD1_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA27_PROD1_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA27_PROD1_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA27_PA1_CONTROL */

#define CSL_HTS_HWA27_PA1_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA27_PA1_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA27_PA1_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA27_PA1_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA27_PA1_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA27_PA1_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA27_PA1_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA27_PA1_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA27_PA1_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA27_PA1_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA27_PA1_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA27_PA1_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA27_PA1_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA27_PA1_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA27_PA1_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA27_PA1_PRODCOUNT */

#define CSL_HTS_HWA27_PA1_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA27_PA1_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA27_PA1_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA27_PA1_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA27_PA1_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA27_PA1_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA27_PROD2_CONTROL */

#define CSL_HTS_HWA27_PROD2_CONTROL_DYNAMIC_TH_EN_MASK                         (0x00010000U)
#define CSL_HTS_HWA27_PROD2_CONTROL_DYNAMIC_TH_EN_SHIFT                        (0x00000010U)
#define CSL_HTS_HWA27_PROD2_CONTROL_DYNAMIC_TH_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA27_PROD2_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA27_PROD2_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA27_PROD2_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA27_PROD2_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA27_PROD2_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA27_PROD2_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA27_PROD2_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA27_PROD2_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA27_PROD2_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA27_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA27_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA27_PROD2_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA27_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA27_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA27_PROD2_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA27_PROD2_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA27_PROD2_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA27_PROD2_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA27_PROD2_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA27_PROD2_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA27_PROD2_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA27_PROD2_BUF_CONTROL */

#define CSL_HTS_HWA27_PROD2_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA27_PROD2_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA27_PROD2_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA27_PROD2_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA27_PROD2_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA27_PROD2_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA27_PROD2_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA27_PROD2_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA27_PROD2_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA27_PROD2_COUNT */

#define CSL_HTS_HWA27_PROD2_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA27_PROD2_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA27_PROD2_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA27_PROD2_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA27_PROD2_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA27_PROD2_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA27_PROD2_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA27_PROD2_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA27_PROD2_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA27_PA2_CONTROL */

#define CSL_HTS_HWA27_PA2_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_HWA27_PA2_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_HWA27_PA2_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA27_PA2_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_HWA27_PA2_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_HWA27_PA2_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_HWA27_PA2_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_HWA27_PA2_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_HWA27_PA2_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA27_PA2_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_HWA27_PA2_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_HWA27_PA2_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_HWA27_PA2_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_HWA27_PA2_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA27_PA2_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* HWA27_PA2_PRODCOUNT */

#define CSL_HTS_HWA27_PA2_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_HWA27_PA2_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_HWA27_PA2_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_HWA27_PA2_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_HWA27_PA2_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_HWA27_PA2_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* HWA27_PROD3_CONTROL */

#define CSL_HTS_HWA27_PROD3_CONTROL_SKIP_PEND_EN_MASK                          (0x00020000U)
#define CSL_HTS_HWA27_PROD3_CONTROL_SKIP_PEND_EN_SHIFT                         (0x00000011U)
#define CSL_HTS_HWA27_PROD3_CONTROL_SKIP_PEND_EN_MAX                           (0x00000001U)

#define CSL_HTS_HWA27_PROD3_CONTROL_BLOCK_PEND_EN_MASK                         (0x00008000U)
#define CSL_HTS_HWA27_PROD3_CONTROL_BLOCK_PEND_EN_SHIFT                        (0x0000000FU)
#define CSL_HTS_HWA27_PROD3_CONTROL_BLOCK_PEND_EN_MAX                          (0x00000001U)

#define CSL_HTS_HWA27_PROD3_CONTROL_BLOCK_PEND_STATUS_MASK                     (0x00004000U)
#define CSL_HTS_HWA27_PROD3_CONTROL_BLOCK_PEND_STATUS_SHIFT                    (0x0000000EU)
#define CSL_HTS_HWA27_PROD3_CONTROL_BLOCK_PEND_STATUS_MAX                      (0x00000001U)

#define CSL_HTS_HWA27_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MASK                  (0x00003800U)
#define CSL_HTS_HWA27_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_SHIFT                 (0x0000000BU)
#define CSL_HTS_HWA27_PROD3_CONTROL_BLOCK_PEND_CLRSELECT_MAX                   (0x00000007U)

#define CSL_HTS_HWA27_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MASK                 (0x00000400U)
#define CSL_HTS_HWA27_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_SHIFT                (0x0000000AU)
#define CSL_HTS_HWA27_PROD3_CONTROL_BLOCK_PEND_AUTOCLR_EN_MAX                  (0x00000001U)

#define CSL_HTS_HWA27_PROD3_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_HWA27_PROD3_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_HWA27_PROD3_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_HWA27_PROD3_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_HWA27_PROD3_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_HWA27_PROD3_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* HWA27_PROD3_BUF_CONTROL */

#define CSL_HTS_HWA27_PROD3_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_HWA27_PROD3_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_HWA27_PROD3_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_HWA27_PROD3_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_HWA27_PROD3_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_HWA27_PROD3_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_HWA27_PROD3_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_HWA27_PROD3_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_HWA27_PROD3_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* HWA27_PROD3_COUNT */

#define CSL_HTS_HWA27_PROD3_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_HWA27_PROD3_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_HWA27_PROD3_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_HWA27_PROD3_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_HWA27_PROD3_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_HWA27_PROD3_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_HWA27_PROD3_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_HWA27_PROD3_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_HWA27_PROD3_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* HWA27_DYNAMIC_THRESHOLD0 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD0_DYN_COUNT_DEC_MASK                    (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD0_DYN_COUNT_DEC_SHIFT                   (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD0_DYN_COUNT_DEC_MAX                     (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD0_DYN_CS_MAXCOUNT_MASK                  (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD0_DYN_CS_MAXCOUNT_SHIFT                 (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD0_DYN_CS_MAXCOUNT_MAX                   (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD1 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD1_DYN_COUNT_DEC_MASK                    (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD1_DYN_COUNT_DEC_SHIFT                   (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD1_DYN_COUNT_DEC_MAX                     (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD1_DYN_CS_MAXCOUNT_MASK                  (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD1_DYN_CS_MAXCOUNT_SHIFT                 (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD1_DYN_CS_MAXCOUNT_MAX                   (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD2 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD2_DYN_COUNT_DEC_MASK                    (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD2_DYN_COUNT_DEC_SHIFT                   (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD2_DYN_COUNT_DEC_MAX                     (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD2_DYN_CS_MAXCOUNT_MASK                  (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD2_DYN_CS_MAXCOUNT_SHIFT                 (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD2_DYN_CS_MAXCOUNT_MAX                   (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD3 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD3_DYN_COUNT_DEC_MASK                    (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD3_DYN_COUNT_DEC_SHIFT                   (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD3_DYN_COUNT_DEC_MAX                     (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD3_DYN_CS_MAXCOUNT_MASK                  (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD3_DYN_CS_MAXCOUNT_SHIFT                 (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD3_DYN_CS_MAXCOUNT_MAX                   (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD4 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD4_DYN_COUNT_DEC_MASK                    (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD4_DYN_COUNT_DEC_SHIFT                   (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD4_DYN_COUNT_DEC_MAX                     (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD4_DYN_CS_MAXCOUNT_MASK                  (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD4_DYN_CS_MAXCOUNT_SHIFT                 (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD4_DYN_CS_MAXCOUNT_MAX                   (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD5 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD5_DYN_COUNT_DEC_MASK                    (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD5_DYN_COUNT_DEC_SHIFT                   (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD5_DYN_COUNT_DEC_MAX                     (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD5_DYN_CS_MAXCOUNT_MASK                  (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD5_DYN_CS_MAXCOUNT_SHIFT                 (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD5_DYN_CS_MAXCOUNT_MAX                   (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD6 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD6_DYN_COUNT_DEC_MASK                    (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD6_DYN_COUNT_DEC_SHIFT                   (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD6_DYN_COUNT_DEC_MAX                     (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD6_DYN_CS_MAXCOUNT_MASK                  (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD6_DYN_CS_MAXCOUNT_SHIFT                 (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD6_DYN_CS_MAXCOUNT_MAX                   (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD7 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD7_DYN_COUNT_DEC_MASK                    (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD7_DYN_COUNT_DEC_SHIFT                   (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD7_DYN_COUNT_DEC_MAX                     (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD7_DYN_CS_MAXCOUNT_MASK                  (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD7_DYN_CS_MAXCOUNT_SHIFT                 (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD7_DYN_CS_MAXCOUNT_MAX                   (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD8 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD8_DYN_COUNT_DEC_MASK                    (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD8_DYN_COUNT_DEC_SHIFT                   (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD8_DYN_COUNT_DEC_MAX                     (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD8_DYN_CS_MAXCOUNT_MASK                  (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD8_DYN_CS_MAXCOUNT_SHIFT                 (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD8_DYN_CS_MAXCOUNT_MAX                   (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD9 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD9_DYN_COUNT_DEC_MASK                    (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD9_DYN_COUNT_DEC_SHIFT                   (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD9_DYN_COUNT_DEC_MAX                     (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD9_DYN_CS_MAXCOUNT_MASK                  (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD9_DYN_CS_MAXCOUNT_SHIFT                 (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD9_DYN_CS_MAXCOUNT_MAX                   (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD10 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD10_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD10_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD10_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD10_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD10_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD10_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD11 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD11_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD11_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD11_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD11_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD11_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD11_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD12 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD12_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD12_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD12_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD12_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD12_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD12_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD13 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD13_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD13_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD13_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD13_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD13_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD13_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD14 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD14_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD14_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD14_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD14_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD14_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD14_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD15 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD15_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD15_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD15_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD15_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD15_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD15_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD16 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD16_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD16_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD16_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD16_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD16_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD16_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD17 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD17_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD17_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD17_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD17_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD17_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD17_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD18 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD18_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD18_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD18_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD18_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD18_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD18_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD19 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD19_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD19_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD19_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD19_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD19_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD19_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD20 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD20_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD20_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD20_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD20_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD20_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD20_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD21 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD21_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD21_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD21_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD21_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD21_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD21_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD22 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD22_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD22_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD22_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD22_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD22_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD22_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD23 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD23_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD23_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD23_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD23_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD23_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD23_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD24 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD24_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD24_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD24_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD24_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD24_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD24_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD25 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD25_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD25_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD25_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD25_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD25_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD25_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD26 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD26_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD26_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD26_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD26_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD26_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD26_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD27 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD27_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD27_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD27_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD27_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD27_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD27_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD28 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD28_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD28_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD28_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD28_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD28_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD28_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD29 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD29_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD29_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD29_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD29_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD29_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD29_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD30 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD30_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD30_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD30_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD30_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD30_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD30_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD31 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD31_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD31_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD31_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD31_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD31_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD31_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD32 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD32_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD32_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD32_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD32_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD32_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD32_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD33 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD33_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD33_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD33_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD33_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD33_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD33_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD34 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD34_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD34_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD34_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD34_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD34_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD34_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD35 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD35_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD35_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD35_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD35_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD35_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD35_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD36 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD36_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD36_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD36_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD36_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD36_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD36_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD37 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD37_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD37_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD37_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD37_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD37_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD37_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD38 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD38_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD38_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD38_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD38_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD38_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD38_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD39 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD39_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD39_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD39_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD39_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD39_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD39_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD40 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD40_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD40_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD40_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD40_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD40_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD40_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD41 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD41_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD41_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD41_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD41_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD41_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD41_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD42 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD42_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD42_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD42_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD42_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD42_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD42_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD43 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD43_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD43_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD43_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD43_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD43_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD43_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD44 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD44_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD44_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD44_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD44_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD44_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD44_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD45 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD45_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD45_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD45_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD45_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD45_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD45_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD46 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD46_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD46_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD46_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD46_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD46_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD46_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD47 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD47_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD47_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD47_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD47_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD47_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD47_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD48 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD48_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD48_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD48_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD48_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD48_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD48_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD49 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD49_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD49_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD49_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD49_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD49_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD49_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD50 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD50_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD50_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD50_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD50_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD50_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD50_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD51 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD51_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD51_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD51_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD51_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD51_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD51_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD52 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD52_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD52_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD52_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD52_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD52_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD52_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD53 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD53_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD53_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD53_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD53_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD53_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD53_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD54 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD54_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD54_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD54_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD54_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD54_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD54_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD55 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD55_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD55_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD55_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD55_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD55_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD55_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD56 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD56_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD56_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD56_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD56_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD56_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD56_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD57 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD57_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD57_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD57_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD57_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD57_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD57_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD58 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD58_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD58_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD58_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD58_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD58_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD58_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD59 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD59_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD59_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD59_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD59_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD59_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD59_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD60 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD60_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD60_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD60_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD60_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD60_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD60_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD61 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD61_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD61_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD61_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD61_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD61_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD61_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD62 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD62_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD62_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD62_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD62_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD62_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD62_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD63 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD63_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD63_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD63_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD63_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD63_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD63_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD64 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD64_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD64_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD64_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD64_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD64_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD64_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD65 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD65_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD65_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD65_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD65_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD65_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD65_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD66 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD66_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD66_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD66_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD66_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD66_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD66_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD67 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD67_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD67_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD67_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD67_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD67_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD67_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD68 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD68_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD68_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD68_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD68_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD68_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD68_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD69 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD69_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD69_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD69_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD69_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD69_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD69_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD70 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD70_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD70_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD70_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD70_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD70_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD70_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD71 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD71_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD71_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD71_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD71_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD71_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD71_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD72 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD72_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD72_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD72_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD72_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD72_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD72_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD73 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD73_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD73_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD73_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD73_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD73_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD73_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD74 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD74_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD74_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD74_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD74_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD74_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD74_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD75 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD75_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD75_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD75_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD75_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD75_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD75_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD76 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD76_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD76_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD76_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD76_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD76_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD76_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD77 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD77_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD77_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD77_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD77_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD77_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD77_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD78 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD78_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD78_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD78_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD78_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD78_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD78_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD79 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD79_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD79_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD79_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD79_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD79_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD79_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD80 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD80_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD80_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD80_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD80_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD80_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD80_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD81 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD81_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD81_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD81_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD81_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD81_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD81_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD82 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD82_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD82_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD82_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD82_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD82_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD82_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD83 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD83_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD83_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD83_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD83_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD83_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD83_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD84 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD84_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD84_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD84_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD84_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD84_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD84_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD85 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD85_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD85_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD85_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD85_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD85_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD85_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD86 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD86_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD86_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD86_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD86_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD86_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD86_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD87 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD87_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD87_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD87_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD87_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD87_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD87_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD88 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD88_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD88_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD88_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD88_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD88_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD88_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD89 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD89_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD89_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD89_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD89_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD89_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD89_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD90 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD90_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD90_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD90_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD90_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD90_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD90_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD91 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD91_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD91_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD91_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD91_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD91_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD91_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD92 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD92_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD92_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD92_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD92_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD92_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD92_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD93 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD93_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD93_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD93_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD93_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD93_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD93_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD94 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD94_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD94_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD94_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD94_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD94_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD94_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD95 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD95_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD95_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD95_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD95_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD95_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD95_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD96 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD96_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD96_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD96_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD96_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD96_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD96_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD97 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD97_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD97_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD97_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD97_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD97_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD97_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD98 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD98_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD98_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD98_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD98_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD98_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD98_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD99 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD99_DYN_COUNT_DEC_MASK                   (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD99_DYN_COUNT_DEC_SHIFT                  (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD99_DYN_COUNT_DEC_MAX                    (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD99_DYN_CS_MAXCOUNT_MASK                 (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD99_DYN_CS_MAXCOUNT_SHIFT                (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD99_DYN_CS_MAXCOUNT_MAX                  (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD100 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD100_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD100_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD100_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD100_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD100_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD100_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD101 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD101_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD101_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD101_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD101_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD101_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD101_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD102 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD102_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD102_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD102_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD102_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD102_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD102_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD103 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD103_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD103_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD103_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD103_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD103_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD103_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD104 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD104_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD104_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD104_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD104_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD104_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD104_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD105 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD105_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD105_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD105_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD105_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD105_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD105_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD106 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD106_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD106_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD106_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD106_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD106_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD106_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD107 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD107_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD107_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD107_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD107_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD107_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD107_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD108 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD108_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD108_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD108_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD108_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD108_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD108_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD109 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD109_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD109_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD109_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD109_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD109_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD109_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD110 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD110_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD110_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD110_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD110_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD110_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD110_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD111 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD111_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD111_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD111_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD111_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD111_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD111_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD112 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD112_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD112_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD112_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD112_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD112_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD112_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD113 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD113_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD113_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD113_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD113_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD113_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD113_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD114 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD114_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD114_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD114_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD114_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD114_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD114_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD115 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD115_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD115_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD115_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD115_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD115_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD115_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD116 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD116_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD116_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD116_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD116_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD116_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD116_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD117 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD117_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD117_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD117_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD117_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD117_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD117_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD118 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD118_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD118_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD118_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD118_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD118_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD118_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD119 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD119_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD119_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD119_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD119_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD119_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD119_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD120 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD120_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD120_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD120_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD120_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD120_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD120_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD121 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD121_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD121_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD121_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD121_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD121_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD121_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD122 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD122_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD122_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD122_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD122_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD122_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD122_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD123 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD123_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD123_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD123_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD123_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD123_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD123_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD124 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD124_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD124_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD124_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD124_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD124_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD124_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD125 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD125_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD125_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD125_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD125_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD125_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD125_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD126 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD126_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD126_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD126_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD126_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD126_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD126_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* HWA27_DYNAMIC_THRESHOLD127 */

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD127_DYN_COUNT_DEC_MASK                  (0x00FF0000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD127_DYN_COUNT_DEC_SHIFT                 (0x00000010U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD127_DYN_COUNT_DEC_MAX                   (0x000000FFU)

#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD127_DYN_CS_MAXCOUNT_MASK                (0x000003FFU)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD127_DYN_CS_MAXCOUNT_SHIFT               (0x00000000U)
#define CSL_HTS_HWA27_DYNAMIC_THRESHOLD127_DYN_CS_MAXCOUNT_MAX                 (0x000003FFU)

/* DMA0_SCHEDULER_CONTROL */

#define CSL_HTS_DMA0_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                     (0x001FE000U)
#define CSL_HTS_DMA0_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                    (0x0000000DU)
#define CSL_HTS_DMA0_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                      (0x000000FFU)

#define CSL_HTS_DMA0_SCHEDULER_CONTROL_DEBUG_RDY_MASK                          (0x00001000U)
#define CSL_HTS_DMA0_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                         (0x0000000CU)
#define CSL_HTS_DMA0_SCHEDULER_CONTROL_DEBUG_RDY_MAX                           (0x00000001U)

#define CSL_HTS_DMA0_SCHEDULER_CONTROL_STATE_MASK                              (0x00000780U)
#define CSL_HTS_DMA0_SCHEDULER_CONTROL_STATE_SHIFT                             (0x00000007U)
#define CSL_HTS_DMA0_SCHEDULER_CONTROL_STATE_MAX                               (0x0000000FU)

#define CSL_HTS_DMA0_SCHEDULER_CONTROL_PAUSE_MASK                              (0x00000040U)
#define CSL_HTS_DMA0_SCHEDULER_CONTROL_PAUSE_SHIFT                             (0x00000006U)
#define CSL_HTS_DMA0_SCHEDULER_CONTROL_PAUSE_MAX                               (0x00000001U)

#define CSL_HTS_DMA0_SCHEDULER_CONTROL_STRM_EN_MASK                            (0x00000020U)
#define CSL_HTS_DMA0_SCHEDULER_CONTROL_STRM_EN_SHIFT                           (0x00000005U)
#define CSL_HTS_DMA0_SCHEDULER_CONTROL_STRM_EN_MAX                             (0x00000001U)

#define CSL_HTS_DMA0_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                       (0x0000000EU)
#define CSL_HTS_DMA0_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                      (0x00000001U)
#define CSL_HTS_DMA0_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                        (0x00000007U)

#define CSL_HTS_DMA0_SCHEDULER_CONTROL_SCH_EN_MASK                             (0x00000001U)
#define CSL_HTS_DMA0_SCHEDULER_CONTROL_SCH_EN_SHIFT                            (0x00000000U)
#define CSL_HTS_DMA0_SCHEDULER_CONTROL_SCH_EN_MAX                              (0x00000001U)

/* DMA0_HOP */

#define CSL_HTS_DMA0_HOP_TDONE_COUNT_MASK                                      (0x3FFE0000U)
#define CSL_HTS_DMA0_HOP_TDONE_COUNT_SHIFT                                     (0x00000011U)
#define CSL_HTS_DMA0_HOP_TDONE_COUNT_MAX                                       (0x00001FFFU)

#define CSL_HTS_DMA0_HOP_TDONE_COUNT_EN_MASK                                   (0x00010000U)
#define CSL_HTS_DMA0_HOP_TDONE_COUNT_EN_SHIFT                                  (0x00000010U)
#define CSL_HTS_DMA0_HOP_TDONE_COUNT_EN_MAX                                    (0x00000001U)

#define CSL_HTS_DMA0_HOP_HOP_THREAD_COUNT_MASK                                 (0x00003FFEU)
#define CSL_HTS_DMA0_HOP_HOP_THREAD_COUNT_SHIFT                                (0x00000001U)
#define CSL_HTS_DMA0_HOP_HOP_THREAD_COUNT_MAX                                  (0x00001FFFU)

#define CSL_HTS_DMA0_HOP_HOP_MASK                                              (0x00000001U)
#define CSL_HTS_DMA0_HOP_HOP_SHIFT                                             (0x00000000U)
#define CSL_HTS_DMA0_HOP_HOP_MAX                                               (0x00000001U)

/* DMA0_PROD0_CONTROL */

#define CSL_HTS_DMA0_PROD0_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_DMA0_PROD0_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_DMA0_PROD0_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_DMA0_PROD0_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_DMA0_PROD0_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_DMA0_PROD0_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* DMA0_PROD0_BUF_CONTROL */

#define CSL_HTS_DMA0_PROD0_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_DMA0_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_DMA0_PROD0_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_DMA0_PROD0_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_DMA0_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_DMA0_PROD0_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_DMA0_PROD0_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_DMA0_PROD0_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA0_PROD0_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* DMA0_PROD0_COUNT */

#define CSL_HTS_DMA0_PROD0_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_DMA0_PROD0_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_DMA0_PROD0_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_DMA0_PROD0_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_DMA0_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_DMA0_PROD0_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_DMA0_PROD0_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_DMA0_PROD0_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_DMA0_PROD0_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* DMA1_SCHEDULER_CONTROL */

#define CSL_HTS_DMA1_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                     (0x001FE000U)
#define CSL_HTS_DMA1_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                    (0x0000000DU)
#define CSL_HTS_DMA1_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                      (0x000000FFU)

#define CSL_HTS_DMA1_SCHEDULER_CONTROL_DEBUG_RDY_MASK                          (0x00001000U)
#define CSL_HTS_DMA1_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                         (0x0000000CU)
#define CSL_HTS_DMA1_SCHEDULER_CONTROL_DEBUG_RDY_MAX                           (0x00000001U)

#define CSL_HTS_DMA1_SCHEDULER_CONTROL_STATE_MASK                              (0x00000780U)
#define CSL_HTS_DMA1_SCHEDULER_CONTROL_STATE_SHIFT                             (0x00000007U)
#define CSL_HTS_DMA1_SCHEDULER_CONTROL_STATE_MAX                               (0x0000000FU)

#define CSL_HTS_DMA1_SCHEDULER_CONTROL_PAUSE_MASK                              (0x00000040U)
#define CSL_HTS_DMA1_SCHEDULER_CONTROL_PAUSE_SHIFT                             (0x00000006U)
#define CSL_HTS_DMA1_SCHEDULER_CONTROL_PAUSE_MAX                               (0x00000001U)

#define CSL_HTS_DMA1_SCHEDULER_CONTROL_STRM_EN_MASK                            (0x00000020U)
#define CSL_HTS_DMA1_SCHEDULER_CONTROL_STRM_EN_SHIFT                           (0x00000005U)
#define CSL_HTS_DMA1_SCHEDULER_CONTROL_STRM_EN_MAX                             (0x00000001U)

#define CSL_HTS_DMA1_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                       (0x0000000EU)
#define CSL_HTS_DMA1_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                      (0x00000001U)
#define CSL_HTS_DMA1_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                        (0x00000007U)

#define CSL_HTS_DMA1_SCHEDULER_CONTROL_SCH_EN_MASK                             (0x00000001U)
#define CSL_HTS_DMA1_SCHEDULER_CONTROL_SCH_EN_SHIFT                            (0x00000000U)
#define CSL_HTS_DMA1_SCHEDULER_CONTROL_SCH_EN_MAX                              (0x00000001U)

/* DMA1_HOP */

#define CSL_HTS_DMA1_HOP_TDONE_COUNT_MASK                                      (0x3FFE0000U)
#define CSL_HTS_DMA1_HOP_TDONE_COUNT_SHIFT                                     (0x00000011U)
#define CSL_HTS_DMA1_HOP_TDONE_COUNT_MAX                                       (0x00001FFFU)

#define CSL_HTS_DMA1_HOP_TDONE_COUNT_EN_MASK                                   (0x00010000U)
#define CSL_HTS_DMA1_HOP_TDONE_COUNT_EN_SHIFT                                  (0x00000010U)
#define CSL_HTS_DMA1_HOP_TDONE_COUNT_EN_MAX                                    (0x00000001U)

#define CSL_HTS_DMA1_HOP_HOP_THREAD_COUNT_MASK                                 (0x00003FFEU)
#define CSL_HTS_DMA1_HOP_HOP_THREAD_COUNT_SHIFT                                (0x00000001U)
#define CSL_HTS_DMA1_HOP_HOP_THREAD_COUNT_MAX                                  (0x00001FFFU)

#define CSL_HTS_DMA1_HOP_HOP_MASK                                              (0x00000001U)
#define CSL_HTS_DMA1_HOP_HOP_SHIFT                                             (0x00000000U)
#define CSL_HTS_DMA1_HOP_HOP_MAX                                               (0x00000001U)

/* DMA1_PROD0_CONTROL */

#define CSL_HTS_DMA1_PROD0_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_DMA1_PROD0_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_DMA1_PROD0_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_DMA1_PROD0_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_DMA1_PROD0_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_DMA1_PROD0_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* DMA1_PROD0_BUF_CONTROL */

#define CSL_HTS_DMA1_PROD0_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_DMA1_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_DMA1_PROD0_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_DMA1_PROD0_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_DMA1_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_DMA1_PROD0_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_DMA1_PROD0_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_DMA1_PROD0_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA1_PROD0_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* DMA1_PROD0_COUNT */

#define CSL_HTS_DMA1_PROD0_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_DMA1_PROD0_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_DMA1_PROD0_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_DMA1_PROD0_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_DMA1_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_DMA1_PROD0_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_DMA1_PROD0_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_DMA1_PROD0_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_DMA1_PROD0_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* DMA2_SCHEDULER_CONTROL */

#define CSL_HTS_DMA2_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                     (0x001FE000U)
#define CSL_HTS_DMA2_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                    (0x0000000DU)
#define CSL_HTS_DMA2_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                      (0x000000FFU)

#define CSL_HTS_DMA2_SCHEDULER_CONTROL_DEBUG_RDY_MASK                          (0x00001000U)
#define CSL_HTS_DMA2_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                         (0x0000000CU)
#define CSL_HTS_DMA2_SCHEDULER_CONTROL_DEBUG_RDY_MAX                           (0x00000001U)

#define CSL_HTS_DMA2_SCHEDULER_CONTROL_STATE_MASK                              (0x00000780U)
#define CSL_HTS_DMA2_SCHEDULER_CONTROL_STATE_SHIFT                             (0x00000007U)
#define CSL_HTS_DMA2_SCHEDULER_CONTROL_STATE_MAX                               (0x0000000FU)

#define CSL_HTS_DMA2_SCHEDULER_CONTROL_PAUSE_MASK                              (0x00000040U)
#define CSL_HTS_DMA2_SCHEDULER_CONTROL_PAUSE_SHIFT                             (0x00000006U)
#define CSL_HTS_DMA2_SCHEDULER_CONTROL_PAUSE_MAX                               (0x00000001U)

#define CSL_HTS_DMA2_SCHEDULER_CONTROL_STRM_EN_MASK                            (0x00000020U)
#define CSL_HTS_DMA2_SCHEDULER_CONTROL_STRM_EN_SHIFT                           (0x00000005U)
#define CSL_HTS_DMA2_SCHEDULER_CONTROL_STRM_EN_MAX                             (0x00000001U)

#define CSL_HTS_DMA2_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                       (0x0000000EU)
#define CSL_HTS_DMA2_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                      (0x00000001U)
#define CSL_HTS_DMA2_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                        (0x00000007U)

#define CSL_HTS_DMA2_SCHEDULER_CONTROL_SCH_EN_MASK                             (0x00000001U)
#define CSL_HTS_DMA2_SCHEDULER_CONTROL_SCH_EN_SHIFT                            (0x00000000U)
#define CSL_HTS_DMA2_SCHEDULER_CONTROL_SCH_EN_MAX                              (0x00000001U)

/* DMA2_HOP */

#define CSL_HTS_DMA2_HOP_TDONE_COUNT_MASK                                      (0x3FFE0000U)
#define CSL_HTS_DMA2_HOP_TDONE_COUNT_SHIFT                                     (0x00000011U)
#define CSL_HTS_DMA2_HOP_TDONE_COUNT_MAX                                       (0x00001FFFU)

#define CSL_HTS_DMA2_HOP_TDONE_COUNT_EN_MASK                                   (0x00010000U)
#define CSL_HTS_DMA2_HOP_TDONE_COUNT_EN_SHIFT                                  (0x00000010U)
#define CSL_HTS_DMA2_HOP_TDONE_COUNT_EN_MAX                                    (0x00000001U)

#define CSL_HTS_DMA2_HOP_HOP_THREAD_COUNT_MASK                                 (0x00003FFEU)
#define CSL_HTS_DMA2_HOP_HOP_THREAD_COUNT_SHIFT                                (0x00000001U)
#define CSL_HTS_DMA2_HOP_HOP_THREAD_COUNT_MAX                                  (0x00001FFFU)

#define CSL_HTS_DMA2_HOP_HOP_MASK                                              (0x00000001U)
#define CSL_HTS_DMA2_HOP_HOP_SHIFT                                             (0x00000000U)
#define CSL_HTS_DMA2_HOP_HOP_MAX                                               (0x00000001U)

/* DMA2_PROD0_CONTROL */

#define CSL_HTS_DMA2_PROD0_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_DMA2_PROD0_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_DMA2_PROD0_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_DMA2_PROD0_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_DMA2_PROD0_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_DMA2_PROD0_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* DMA2_PROD0_BUF_CONTROL */

#define CSL_HTS_DMA2_PROD0_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_DMA2_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_DMA2_PROD0_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_DMA2_PROD0_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_DMA2_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_DMA2_PROD0_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_DMA2_PROD0_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_DMA2_PROD0_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA2_PROD0_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* DMA2_PROD0_COUNT */

#define CSL_HTS_DMA2_PROD0_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_DMA2_PROD0_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_DMA2_PROD0_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_DMA2_PROD0_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_DMA2_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_DMA2_PROD0_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_DMA2_PROD0_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_DMA2_PROD0_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_DMA2_PROD0_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* DMA3_SCHEDULER_CONTROL */

#define CSL_HTS_DMA3_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                     (0x001FE000U)
#define CSL_HTS_DMA3_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                    (0x0000000DU)
#define CSL_HTS_DMA3_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                      (0x000000FFU)

#define CSL_HTS_DMA3_SCHEDULER_CONTROL_DEBUG_RDY_MASK                          (0x00001000U)
#define CSL_HTS_DMA3_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                         (0x0000000CU)
#define CSL_HTS_DMA3_SCHEDULER_CONTROL_DEBUG_RDY_MAX                           (0x00000001U)

#define CSL_HTS_DMA3_SCHEDULER_CONTROL_STATE_MASK                              (0x00000780U)
#define CSL_HTS_DMA3_SCHEDULER_CONTROL_STATE_SHIFT                             (0x00000007U)
#define CSL_HTS_DMA3_SCHEDULER_CONTROL_STATE_MAX                               (0x0000000FU)

#define CSL_HTS_DMA3_SCHEDULER_CONTROL_PAUSE_MASK                              (0x00000040U)
#define CSL_HTS_DMA3_SCHEDULER_CONTROL_PAUSE_SHIFT                             (0x00000006U)
#define CSL_HTS_DMA3_SCHEDULER_CONTROL_PAUSE_MAX                               (0x00000001U)

#define CSL_HTS_DMA3_SCHEDULER_CONTROL_STRM_EN_MASK                            (0x00000020U)
#define CSL_HTS_DMA3_SCHEDULER_CONTROL_STRM_EN_SHIFT                           (0x00000005U)
#define CSL_HTS_DMA3_SCHEDULER_CONTROL_STRM_EN_MAX                             (0x00000001U)

#define CSL_HTS_DMA3_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                       (0x0000000EU)
#define CSL_HTS_DMA3_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                      (0x00000001U)
#define CSL_HTS_DMA3_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                        (0x00000007U)

#define CSL_HTS_DMA3_SCHEDULER_CONTROL_SCH_EN_MASK                             (0x00000001U)
#define CSL_HTS_DMA3_SCHEDULER_CONTROL_SCH_EN_SHIFT                            (0x00000000U)
#define CSL_HTS_DMA3_SCHEDULER_CONTROL_SCH_EN_MAX                              (0x00000001U)

/* DMA3_HOP */

#define CSL_HTS_DMA3_HOP_TDONE_COUNT_MASK                                      (0x3FFE0000U)
#define CSL_HTS_DMA3_HOP_TDONE_COUNT_SHIFT                                     (0x00000011U)
#define CSL_HTS_DMA3_HOP_TDONE_COUNT_MAX                                       (0x00001FFFU)

#define CSL_HTS_DMA3_HOP_TDONE_COUNT_EN_MASK                                   (0x00010000U)
#define CSL_HTS_DMA3_HOP_TDONE_COUNT_EN_SHIFT                                  (0x00000010U)
#define CSL_HTS_DMA3_HOP_TDONE_COUNT_EN_MAX                                    (0x00000001U)

#define CSL_HTS_DMA3_HOP_HOP_THREAD_COUNT_MASK                                 (0x00003FFEU)
#define CSL_HTS_DMA3_HOP_HOP_THREAD_COUNT_SHIFT                                (0x00000001U)
#define CSL_HTS_DMA3_HOP_HOP_THREAD_COUNT_MAX                                  (0x00001FFFU)

#define CSL_HTS_DMA3_HOP_HOP_MASK                                              (0x00000001U)
#define CSL_HTS_DMA3_HOP_HOP_SHIFT                                             (0x00000000U)
#define CSL_HTS_DMA3_HOP_HOP_MAX                                               (0x00000001U)

/* DMA3_PROD0_CONTROL */

#define CSL_HTS_DMA3_PROD0_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_DMA3_PROD0_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_DMA3_PROD0_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_DMA3_PROD0_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_DMA3_PROD0_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_DMA3_PROD0_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* DMA3_PROD0_BUF_CONTROL */

#define CSL_HTS_DMA3_PROD0_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_DMA3_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_DMA3_PROD0_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_DMA3_PROD0_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_DMA3_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_DMA3_PROD0_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_DMA3_PROD0_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_DMA3_PROD0_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA3_PROD0_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* DMA3_PROD0_COUNT */

#define CSL_HTS_DMA3_PROD0_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_DMA3_PROD0_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_DMA3_PROD0_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_DMA3_PROD0_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_DMA3_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_DMA3_PROD0_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_DMA3_PROD0_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_DMA3_PROD0_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_DMA3_PROD0_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* DMA4_SCHEDULER_CONTROL */

#define CSL_HTS_DMA4_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                     (0x001FE000U)
#define CSL_HTS_DMA4_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                    (0x0000000DU)
#define CSL_HTS_DMA4_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                      (0x000000FFU)

#define CSL_HTS_DMA4_SCHEDULER_CONTROL_DEBUG_RDY_MASK                          (0x00001000U)
#define CSL_HTS_DMA4_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                         (0x0000000CU)
#define CSL_HTS_DMA4_SCHEDULER_CONTROL_DEBUG_RDY_MAX                           (0x00000001U)

#define CSL_HTS_DMA4_SCHEDULER_CONTROL_STATE_MASK                              (0x00000780U)
#define CSL_HTS_DMA4_SCHEDULER_CONTROL_STATE_SHIFT                             (0x00000007U)
#define CSL_HTS_DMA4_SCHEDULER_CONTROL_STATE_MAX                               (0x0000000FU)

#define CSL_HTS_DMA4_SCHEDULER_CONTROL_PAUSE_MASK                              (0x00000040U)
#define CSL_HTS_DMA4_SCHEDULER_CONTROL_PAUSE_SHIFT                             (0x00000006U)
#define CSL_HTS_DMA4_SCHEDULER_CONTROL_PAUSE_MAX                               (0x00000001U)

#define CSL_HTS_DMA4_SCHEDULER_CONTROL_STRM_EN_MASK                            (0x00000020U)
#define CSL_HTS_DMA4_SCHEDULER_CONTROL_STRM_EN_SHIFT                           (0x00000005U)
#define CSL_HTS_DMA4_SCHEDULER_CONTROL_STRM_EN_MAX                             (0x00000001U)

#define CSL_HTS_DMA4_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                       (0x0000000EU)
#define CSL_HTS_DMA4_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                      (0x00000001U)
#define CSL_HTS_DMA4_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                        (0x00000007U)

#define CSL_HTS_DMA4_SCHEDULER_CONTROL_SCH_EN_MASK                             (0x00000001U)
#define CSL_HTS_DMA4_SCHEDULER_CONTROL_SCH_EN_SHIFT                            (0x00000000U)
#define CSL_HTS_DMA4_SCHEDULER_CONTROL_SCH_EN_MAX                              (0x00000001U)

/* DMA4_HOP */

#define CSL_HTS_DMA4_HOP_TDONE_COUNT_MASK                                      (0x3FFE0000U)
#define CSL_HTS_DMA4_HOP_TDONE_COUNT_SHIFT                                     (0x00000011U)
#define CSL_HTS_DMA4_HOP_TDONE_COUNT_MAX                                       (0x00001FFFU)

#define CSL_HTS_DMA4_HOP_TDONE_COUNT_EN_MASK                                   (0x00010000U)
#define CSL_HTS_DMA4_HOP_TDONE_COUNT_EN_SHIFT                                  (0x00000010U)
#define CSL_HTS_DMA4_HOP_TDONE_COUNT_EN_MAX                                    (0x00000001U)

#define CSL_HTS_DMA4_HOP_HOP_THREAD_COUNT_MASK                                 (0x00003FFEU)
#define CSL_HTS_DMA4_HOP_HOP_THREAD_COUNT_SHIFT                                (0x00000001U)
#define CSL_HTS_DMA4_HOP_HOP_THREAD_COUNT_MAX                                  (0x00001FFFU)

#define CSL_HTS_DMA4_HOP_HOP_MASK                                              (0x00000001U)
#define CSL_HTS_DMA4_HOP_HOP_SHIFT                                             (0x00000000U)
#define CSL_HTS_DMA4_HOP_HOP_MAX                                               (0x00000001U)

/* DMA4_PROD0_CONTROL */

#define CSL_HTS_DMA4_PROD0_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_DMA4_PROD0_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_DMA4_PROD0_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_DMA4_PROD0_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_DMA4_PROD0_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_DMA4_PROD0_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* DMA4_PROD0_BUF_CONTROL */

#define CSL_HTS_DMA4_PROD0_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_DMA4_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_DMA4_PROD0_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_DMA4_PROD0_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_DMA4_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_DMA4_PROD0_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_DMA4_PROD0_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_DMA4_PROD0_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA4_PROD0_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* DMA4_PROD0_COUNT */

#define CSL_HTS_DMA4_PROD0_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_DMA4_PROD0_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_DMA4_PROD0_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_DMA4_PROD0_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_DMA4_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_DMA4_PROD0_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_DMA4_PROD0_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_DMA4_PROD0_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_DMA4_PROD0_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* DMA8_SCHEDULER_CONTROL */

#define CSL_HTS_DMA8_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                     (0x001FE000U)
#define CSL_HTS_DMA8_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                    (0x0000000DU)
#define CSL_HTS_DMA8_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                      (0x000000FFU)

#define CSL_HTS_DMA8_SCHEDULER_CONTROL_DEBUG_RDY_MASK                          (0x00001000U)
#define CSL_HTS_DMA8_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                         (0x0000000CU)
#define CSL_HTS_DMA8_SCHEDULER_CONTROL_DEBUG_RDY_MAX                           (0x00000001U)

#define CSL_HTS_DMA8_SCHEDULER_CONTROL_STATE_MASK                              (0x00000780U)
#define CSL_HTS_DMA8_SCHEDULER_CONTROL_STATE_SHIFT                             (0x00000007U)
#define CSL_HTS_DMA8_SCHEDULER_CONTROL_STATE_MAX                               (0x0000000FU)

#define CSL_HTS_DMA8_SCHEDULER_CONTROL_PAUSE_MASK                              (0x00000040U)
#define CSL_HTS_DMA8_SCHEDULER_CONTROL_PAUSE_SHIFT                             (0x00000006U)
#define CSL_HTS_DMA8_SCHEDULER_CONTROL_PAUSE_MAX                               (0x00000001U)

#define CSL_HTS_DMA8_SCHEDULER_CONTROL_STRM_EN_MASK                            (0x00000020U)
#define CSL_HTS_DMA8_SCHEDULER_CONTROL_STRM_EN_SHIFT                           (0x00000005U)
#define CSL_HTS_DMA8_SCHEDULER_CONTROL_STRM_EN_MAX                             (0x00000001U)

#define CSL_HTS_DMA8_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                       (0x0000000EU)
#define CSL_HTS_DMA8_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                      (0x00000001U)
#define CSL_HTS_DMA8_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                        (0x00000007U)

#define CSL_HTS_DMA8_SCHEDULER_CONTROL_SCH_EN_MASK                             (0x00000001U)
#define CSL_HTS_DMA8_SCHEDULER_CONTROL_SCH_EN_SHIFT                            (0x00000000U)
#define CSL_HTS_DMA8_SCHEDULER_CONTROL_SCH_EN_MAX                              (0x00000001U)

/* DMA8_HOP */

#define CSL_HTS_DMA8_HOP_TDONE_COUNT_MASK                                      (0x3FFE0000U)
#define CSL_HTS_DMA8_HOP_TDONE_COUNT_SHIFT                                     (0x00000011U)
#define CSL_HTS_DMA8_HOP_TDONE_COUNT_MAX                                       (0x00001FFFU)

#define CSL_HTS_DMA8_HOP_TDONE_COUNT_EN_MASK                                   (0x00010000U)
#define CSL_HTS_DMA8_HOP_TDONE_COUNT_EN_SHIFT                                  (0x00000010U)
#define CSL_HTS_DMA8_HOP_TDONE_COUNT_EN_MAX                                    (0x00000001U)

#define CSL_HTS_DMA8_HOP_HOP_THREAD_COUNT_MASK                                 (0x00003FFEU)
#define CSL_HTS_DMA8_HOP_HOP_THREAD_COUNT_SHIFT                                (0x00000001U)
#define CSL_HTS_DMA8_HOP_HOP_THREAD_COUNT_MAX                                  (0x00001FFFU)

#define CSL_HTS_DMA8_HOP_HOP_MASK                                              (0x00000001U)
#define CSL_HTS_DMA8_HOP_HOP_SHIFT                                             (0x00000000U)
#define CSL_HTS_DMA8_HOP_HOP_MAX                                               (0x00000001U)

/* DMA8_PROD0_CONTROL */

#define CSL_HTS_DMA8_PROD0_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_DMA8_PROD0_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_DMA8_PROD0_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_DMA8_PROD0_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_DMA8_PROD0_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_DMA8_PROD0_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* DMA8_PROD0_BUF_CONTROL */

#define CSL_HTS_DMA8_PROD0_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_DMA8_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_DMA8_PROD0_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_DMA8_PROD0_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_DMA8_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_DMA8_PROD0_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_DMA8_PROD0_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_DMA8_PROD0_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA8_PROD0_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* DMA8_PROD0_COUNT */

#define CSL_HTS_DMA8_PROD0_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_DMA8_PROD0_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_DMA8_PROD0_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_DMA8_PROD0_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_DMA8_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_DMA8_PROD0_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_DMA8_PROD0_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_DMA8_PROD0_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_DMA8_PROD0_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* DMA8_PA0_CONTROL */

#define CSL_HTS_DMA8_PA0_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_DMA8_PA0_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_DMA8_PA0_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_DMA8_PA0_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_DMA8_PA0_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_DMA8_PA0_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_DMA8_PA0_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_DMA8_PA0_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_DMA8_PA0_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_DMA8_PA0_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_DMA8_PA0_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_DMA8_PA0_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_DMA8_PA0_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_DMA8_PA0_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_DMA8_PA0_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* DMA8_PA0_PRODCOUNT */

#define CSL_HTS_DMA8_PA0_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_DMA8_PA0_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_DMA8_PA0_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_DMA8_PA0_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_DMA8_PA0_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA8_PA0_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* DMA9_SCHEDULER_CONTROL */

#define CSL_HTS_DMA9_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                     (0x001FE000U)
#define CSL_HTS_DMA9_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                    (0x0000000DU)
#define CSL_HTS_DMA9_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                      (0x000000FFU)

#define CSL_HTS_DMA9_SCHEDULER_CONTROL_DEBUG_RDY_MASK                          (0x00001000U)
#define CSL_HTS_DMA9_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                         (0x0000000CU)
#define CSL_HTS_DMA9_SCHEDULER_CONTROL_DEBUG_RDY_MAX                           (0x00000001U)

#define CSL_HTS_DMA9_SCHEDULER_CONTROL_STATE_MASK                              (0x00000780U)
#define CSL_HTS_DMA9_SCHEDULER_CONTROL_STATE_SHIFT                             (0x00000007U)
#define CSL_HTS_DMA9_SCHEDULER_CONTROL_STATE_MAX                               (0x0000000FU)

#define CSL_HTS_DMA9_SCHEDULER_CONTROL_PAUSE_MASK                              (0x00000040U)
#define CSL_HTS_DMA9_SCHEDULER_CONTROL_PAUSE_SHIFT                             (0x00000006U)
#define CSL_HTS_DMA9_SCHEDULER_CONTROL_PAUSE_MAX                               (0x00000001U)

#define CSL_HTS_DMA9_SCHEDULER_CONTROL_STRM_EN_MASK                            (0x00000020U)
#define CSL_HTS_DMA9_SCHEDULER_CONTROL_STRM_EN_SHIFT                           (0x00000005U)
#define CSL_HTS_DMA9_SCHEDULER_CONTROL_STRM_EN_MAX                             (0x00000001U)

#define CSL_HTS_DMA9_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                       (0x0000000EU)
#define CSL_HTS_DMA9_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                      (0x00000001U)
#define CSL_HTS_DMA9_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                        (0x00000007U)

#define CSL_HTS_DMA9_SCHEDULER_CONTROL_SCH_EN_MASK                             (0x00000001U)
#define CSL_HTS_DMA9_SCHEDULER_CONTROL_SCH_EN_SHIFT                            (0x00000000U)
#define CSL_HTS_DMA9_SCHEDULER_CONTROL_SCH_EN_MAX                              (0x00000001U)

/* DMA9_HOP */

#define CSL_HTS_DMA9_HOP_TDONE_COUNT_MASK                                      (0x3FFE0000U)
#define CSL_HTS_DMA9_HOP_TDONE_COUNT_SHIFT                                     (0x00000011U)
#define CSL_HTS_DMA9_HOP_TDONE_COUNT_MAX                                       (0x00001FFFU)

#define CSL_HTS_DMA9_HOP_TDONE_COUNT_EN_MASK                                   (0x00010000U)
#define CSL_HTS_DMA9_HOP_TDONE_COUNT_EN_SHIFT                                  (0x00000010U)
#define CSL_HTS_DMA9_HOP_TDONE_COUNT_EN_MAX                                    (0x00000001U)

#define CSL_HTS_DMA9_HOP_HOP_THREAD_COUNT_MASK                                 (0x00003FFEU)
#define CSL_HTS_DMA9_HOP_HOP_THREAD_COUNT_SHIFT                                (0x00000001U)
#define CSL_HTS_DMA9_HOP_HOP_THREAD_COUNT_MAX                                  (0x00001FFFU)

#define CSL_HTS_DMA9_HOP_HOP_MASK                                              (0x00000001U)
#define CSL_HTS_DMA9_HOP_HOP_SHIFT                                             (0x00000000U)
#define CSL_HTS_DMA9_HOP_HOP_MAX                                               (0x00000001U)

/* DMA9_PROD0_CONTROL */

#define CSL_HTS_DMA9_PROD0_CONTROL_CONS_SELECT_MASK                            (0x000001FEU)
#define CSL_HTS_DMA9_PROD0_CONTROL_CONS_SELECT_SHIFT                           (0x00000001U)
#define CSL_HTS_DMA9_PROD0_CONTROL_CONS_SELECT_MAX                             (0x000000FFU)

#define CSL_HTS_DMA9_PROD0_CONTROL_PROD_EN_MASK                                (0x00000001U)
#define CSL_HTS_DMA9_PROD0_CONTROL_PROD_EN_SHIFT                               (0x00000000U)
#define CSL_HTS_DMA9_PROD0_CONTROL_PROD_EN_MAX                                 (0x00000001U)

/* DMA9_PROD0_BUF_CONTROL */

#define CSL_HTS_DMA9_PROD0_BUF_CONTROL_COUNT_DEC_MASK                          (0x7F800000U)
#define CSL_HTS_DMA9_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                         (0x00000017U)
#define CSL_HTS_DMA9_PROD0_BUF_CONTROL_COUNT_DEC_MAX                           (0x000000FFU)

#define CSL_HTS_DMA9_PROD0_BUF_CONTROL_THRESHOLD_MASK                          (0x007FE000U)
#define CSL_HTS_DMA9_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                         (0x0000000DU)
#define CSL_HTS_DMA9_PROD0_BUF_CONTROL_THRESHOLD_MAX                           (0x000003FFU)

#define CSL_HTS_DMA9_PROD0_BUF_CONTROL_DEPTH_MASK                              (0x00001FFFU)
#define CSL_HTS_DMA9_PROD0_BUF_CONTROL_DEPTH_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA9_PROD0_BUF_CONTROL_DEPTH_MAX                               (0x00001FFFU)

/* DMA9_PROD0_COUNT */

#define CSL_HTS_DMA9_PROD0_COUNT_COUNT_MASK                                    (0xFFF80000U)
#define CSL_HTS_DMA9_PROD0_COUNT_COUNT_SHIFT                                   (0x00000013U)
#define CSL_HTS_DMA9_PROD0_COUNT_COUNT_MAX                                     (0x00001FFFU)

#define CSL_HTS_DMA9_PROD0_COUNT_COUNT_POSTLOAD_MASK                           (0x0007FC00U)
#define CSL_HTS_DMA9_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                          (0x0000000AU)
#define CSL_HTS_DMA9_PROD0_COUNT_COUNT_POSTLOAD_MAX                            (0x000001FFU)

#define CSL_HTS_DMA9_PROD0_COUNT_COUNT_PRELOAD_MASK                            (0x000001FFU)
#define CSL_HTS_DMA9_PROD0_COUNT_COUNT_PRELOAD_SHIFT                           (0x00000000U)
#define CSL_HTS_DMA9_PROD0_COUNT_COUNT_PRELOAD_MAX                             (0x000001FFU)

/* DMA9_PA0_CONTROL */

#define CSL_HTS_DMA9_PA0_CONTROL_PA_PS_MAXCOUNT_MASK                           (0x007FE000U)
#define CSL_HTS_DMA9_PA0_CONTROL_PA_PS_MAXCOUNT_SHIFT                          (0x0000000DU)
#define CSL_HTS_DMA9_PA0_CONTROL_PA_PS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_DMA9_PA0_CONTROL_PA_CS_MAXCOUNT_MASK                           (0x00001FF8U)
#define CSL_HTS_DMA9_PA0_CONTROL_PA_CS_MAXCOUNT_SHIFT                          (0x00000003U)
#define CSL_HTS_DMA9_PA0_CONTROL_PA_CS_MAXCOUNT_MAX                            (0x000003FFU)

#define CSL_HTS_DMA9_PA0_CONTROL_PA_BUF_CNTL_MASK                              (0x00000004U)
#define CSL_HTS_DMA9_PA0_CONTROL_PA_BUF_CNTL_SHIFT                             (0x00000002U)
#define CSL_HTS_DMA9_PA0_CONTROL_PA_BUF_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_DMA9_PA0_CONTROL_PA_DEC_CNTL_MASK                              (0x00000002U)
#define CSL_HTS_DMA9_PA0_CONTROL_PA_DEC_CNTL_SHIFT                             (0x00000001U)
#define CSL_HTS_DMA9_PA0_CONTROL_PA_DEC_CNTL_MAX                               (0x00000001U)

#define CSL_HTS_DMA9_PA0_CONTROL_PA_ENABLE_MASK                                (0x00000001U)
#define CSL_HTS_DMA9_PA0_CONTROL_PA_ENABLE_SHIFT                               (0x00000000U)
#define CSL_HTS_DMA9_PA0_CONTROL_PA_ENABLE_MAX                                 (0x00000001U)

/* DMA9_PA0_PRODCOUNT */

#define CSL_HTS_DMA9_PA0_PRODCOUNT_PA_PSCOUNT_MASK                             (0x0000FFC0U)
#define CSL_HTS_DMA9_PA0_PRODCOUNT_PA_PSCOUNT_SHIFT                            (0x00000006U)
#define CSL_HTS_DMA9_PA0_PRODCOUNT_PA_PSCOUNT_MAX                              (0x000003FFU)

#define CSL_HTS_DMA9_PA0_PRODCOUNT_PA_COUNT_DEC_MASK                           (0x0000003FU)
#define CSL_HTS_DMA9_PA0_PRODCOUNT_PA_COUNT_DEC_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA9_PA0_PRODCOUNT_PA_COUNT_DEC_MAX                            (0x0000003FU)

/* DMA10_SCHEDULER_CONTROL */

#define CSL_HTS_DMA10_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                    (0x001FE000U)
#define CSL_HTS_DMA10_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                   (0x0000000DU)
#define CSL_HTS_DMA10_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                     (0x000000FFU)

#define CSL_HTS_DMA10_SCHEDULER_CONTROL_DEBUG_RDY_MASK                         (0x00001000U)
#define CSL_HTS_DMA10_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                        (0x0000000CU)
#define CSL_HTS_DMA10_SCHEDULER_CONTROL_DEBUG_RDY_MAX                          (0x00000001U)

#define CSL_HTS_DMA10_SCHEDULER_CONTROL_STATE_MASK                             (0x00000780U)
#define CSL_HTS_DMA10_SCHEDULER_CONTROL_STATE_SHIFT                            (0x00000007U)
#define CSL_HTS_DMA10_SCHEDULER_CONTROL_STATE_MAX                              (0x0000000FU)

#define CSL_HTS_DMA10_SCHEDULER_CONTROL_PAUSE_MASK                             (0x00000040U)
#define CSL_HTS_DMA10_SCHEDULER_CONTROL_PAUSE_SHIFT                            (0x00000006U)
#define CSL_HTS_DMA10_SCHEDULER_CONTROL_PAUSE_MAX                              (0x00000001U)

#define CSL_HTS_DMA10_SCHEDULER_CONTROL_STRM_EN_MASK                           (0x00000020U)
#define CSL_HTS_DMA10_SCHEDULER_CONTROL_STRM_EN_SHIFT                          (0x00000005U)
#define CSL_HTS_DMA10_SCHEDULER_CONTROL_STRM_EN_MAX                            (0x00000001U)

#define CSL_HTS_DMA10_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                      (0x0000000EU)
#define CSL_HTS_DMA10_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                     (0x00000001U)
#define CSL_HTS_DMA10_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                       (0x00000007U)

#define CSL_HTS_DMA10_SCHEDULER_CONTROL_SCH_EN_MASK                            (0x00000001U)
#define CSL_HTS_DMA10_SCHEDULER_CONTROL_SCH_EN_SHIFT                           (0x00000000U)
#define CSL_HTS_DMA10_SCHEDULER_CONTROL_SCH_EN_MAX                             (0x00000001U)

/* DMA10_HOP */

#define CSL_HTS_DMA10_HOP_TDONE_COUNT_MASK                                     (0x3FFE0000U)
#define CSL_HTS_DMA10_HOP_TDONE_COUNT_SHIFT                                    (0x00000011U)
#define CSL_HTS_DMA10_HOP_TDONE_COUNT_MAX                                      (0x00001FFFU)

#define CSL_HTS_DMA10_HOP_TDONE_COUNT_EN_MASK                                  (0x00010000U)
#define CSL_HTS_DMA10_HOP_TDONE_COUNT_EN_SHIFT                                 (0x00000010U)
#define CSL_HTS_DMA10_HOP_TDONE_COUNT_EN_MAX                                   (0x00000001U)

#define CSL_HTS_DMA10_HOP_HOP_THREAD_COUNT_MASK                                (0x00003FFEU)
#define CSL_HTS_DMA10_HOP_HOP_THREAD_COUNT_SHIFT                               (0x00000001U)
#define CSL_HTS_DMA10_HOP_HOP_THREAD_COUNT_MAX                                 (0x00001FFFU)

#define CSL_HTS_DMA10_HOP_HOP_MASK                                             (0x00000001U)
#define CSL_HTS_DMA10_HOP_HOP_SHIFT                                            (0x00000000U)
#define CSL_HTS_DMA10_HOP_HOP_MAX                                              (0x00000001U)

/* DMA10_PROD0_CONTROL */

#define CSL_HTS_DMA10_PROD0_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_DMA10_PROD0_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_DMA10_PROD0_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_DMA10_PROD0_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_DMA10_PROD0_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_DMA10_PROD0_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* DMA10_PROD0_BUF_CONTROL */

#define CSL_HTS_DMA10_PROD0_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_DMA10_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_DMA10_PROD0_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_DMA10_PROD0_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_DMA10_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_DMA10_PROD0_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_DMA10_PROD0_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_DMA10_PROD0_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_DMA10_PROD0_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* DMA10_PROD0_COUNT */

#define CSL_HTS_DMA10_PROD0_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_DMA10_PROD0_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_DMA10_PROD0_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_DMA10_PROD0_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_DMA10_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_DMA10_PROD0_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_DMA10_PROD0_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_DMA10_PROD0_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA10_PROD0_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* DMA10_PA0_CONTROL */

#define CSL_HTS_DMA10_PA0_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_DMA10_PA0_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_DMA10_PA0_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_DMA10_PA0_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_DMA10_PA0_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_DMA10_PA0_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_DMA10_PA0_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_DMA10_PA0_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_DMA10_PA0_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_DMA10_PA0_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_DMA10_PA0_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_DMA10_PA0_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_DMA10_PA0_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_DMA10_PA0_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_DMA10_PA0_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* DMA10_PA0_PRODCOUNT */

#define CSL_HTS_DMA10_PA0_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_DMA10_PA0_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA10_PA0_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_DMA10_PA0_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_DMA10_PA0_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_DMA10_PA0_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* DMA32_SCHEDULER_CONTROL */

#define CSL_HTS_DMA32_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                    (0x001FE000U)
#define CSL_HTS_DMA32_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                   (0x0000000DU)
#define CSL_HTS_DMA32_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                     (0x000000FFU)

#define CSL_HTS_DMA32_SCHEDULER_CONTROL_DEBUG_RDY_MASK                         (0x00001000U)
#define CSL_HTS_DMA32_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                        (0x0000000CU)
#define CSL_HTS_DMA32_SCHEDULER_CONTROL_DEBUG_RDY_MAX                          (0x00000001U)

#define CSL_HTS_DMA32_SCHEDULER_CONTROL_STATE_MASK                             (0x00000780U)
#define CSL_HTS_DMA32_SCHEDULER_CONTROL_STATE_SHIFT                            (0x00000007U)
#define CSL_HTS_DMA32_SCHEDULER_CONTROL_STATE_MAX                              (0x0000000FU)

#define CSL_HTS_DMA32_SCHEDULER_CONTROL_PAUSE_MASK                             (0x00000040U)
#define CSL_HTS_DMA32_SCHEDULER_CONTROL_PAUSE_SHIFT                            (0x00000006U)
#define CSL_HTS_DMA32_SCHEDULER_CONTROL_PAUSE_MAX                              (0x00000001U)

#define CSL_HTS_DMA32_SCHEDULER_CONTROL_STRM_EN_MASK                           (0x00000020U)
#define CSL_HTS_DMA32_SCHEDULER_CONTROL_STRM_EN_SHIFT                          (0x00000005U)
#define CSL_HTS_DMA32_SCHEDULER_CONTROL_STRM_EN_MAX                            (0x00000001U)

#define CSL_HTS_DMA32_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                      (0x0000000EU)
#define CSL_HTS_DMA32_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                     (0x00000001U)
#define CSL_HTS_DMA32_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                       (0x00000007U)

#define CSL_HTS_DMA32_SCHEDULER_CONTROL_SCH_EN_MASK                            (0x00000001U)
#define CSL_HTS_DMA32_SCHEDULER_CONTROL_SCH_EN_SHIFT                           (0x00000000U)
#define CSL_HTS_DMA32_SCHEDULER_CONTROL_SCH_EN_MAX                             (0x00000001U)

/* DMA32_HOP */

#define CSL_HTS_DMA32_HOP_TDONE_COUNT_MASK                                     (0x3FFE0000U)
#define CSL_HTS_DMA32_HOP_TDONE_COUNT_SHIFT                                    (0x00000011U)
#define CSL_HTS_DMA32_HOP_TDONE_COUNT_MAX                                      (0x00001FFFU)

#define CSL_HTS_DMA32_HOP_TDONE_COUNT_EN_MASK                                  (0x00010000U)
#define CSL_HTS_DMA32_HOP_TDONE_COUNT_EN_SHIFT                                 (0x00000010U)
#define CSL_HTS_DMA32_HOP_TDONE_COUNT_EN_MAX                                   (0x00000001U)

#define CSL_HTS_DMA32_HOP_HOP_THREAD_COUNT_MASK                                (0x00003FFEU)
#define CSL_HTS_DMA32_HOP_HOP_THREAD_COUNT_SHIFT                               (0x00000001U)
#define CSL_HTS_DMA32_HOP_HOP_THREAD_COUNT_MAX                                 (0x00001FFFU)

#define CSL_HTS_DMA32_HOP_HOP_MASK                                             (0x00000001U)
#define CSL_HTS_DMA32_HOP_HOP_SHIFT                                            (0x00000000U)
#define CSL_HTS_DMA32_HOP_HOP_MAX                                              (0x00000001U)

/* DMA32_PROD0_CONTROL */

#define CSL_HTS_DMA32_PROD0_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_DMA32_PROD0_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_DMA32_PROD0_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_DMA32_PROD0_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_DMA32_PROD0_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_DMA32_PROD0_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* DMA32_PROD0_BUF_CONTROL */

#define CSL_HTS_DMA32_PROD0_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_DMA32_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_DMA32_PROD0_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_DMA32_PROD0_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_DMA32_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_DMA32_PROD0_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_DMA32_PROD0_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_DMA32_PROD0_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_DMA32_PROD0_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* DMA32_PROD0_COUNT */

#define CSL_HTS_DMA32_PROD0_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_DMA32_PROD0_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_DMA32_PROD0_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_DMA32_PROD0_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_DMA32_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_DMA32_PROD0_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_DMA32_PROD0_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_DMA32_PROD0_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA32_PROD0_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* DMA32_PA0_CONTROL */

#define CSL_HTS_DMA32_PA0_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_DMA32_PA0_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_DMA32_PA0_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_DMA32_PA0_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_DMA32_PA0_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_DMA32_PA0_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_DMA32_PA0_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_DMA32_PA0_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_DMA32_PA0_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_DMA32_PA0_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_DMA32_PA0_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_DMA32_PA0_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_DMA32_PA0_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_DMA32_PA0_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_DMA32_PA0_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* DMA32_PA0_PRODCOUNT */

#define CSL_HTS_DMA32_PA0_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_DMA32_PA0_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA32_PA0_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_DMA32_PA0_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_DMA32_PA0_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_DMA32_PA0_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* DMA33_SCHEDULER_CONTROL */

#define CSL_HTS_DMA33_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                    (0x001FE000U)
#define CSL_HTS_DMA33_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                   (0x0000000DU)
#define CSL_HTS_DMA33_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                     (0x000000FFU)

#define CSL_HTS_DMA33_SCHEDULER_CONTROL_DEBUG_RDY_MASK                         (0x00001000U)
#define CSL_HTS_DMA33_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                        (0x0000000CU)
#define CSL_HTS_DMA33_SCHEDULER_CONTROL_DEBUG_RDY_MAX                          (0x00000001U)

#define CSL_HTS_DMA33_SCHEDULER_CONTROL_STATE_MASK                             (0x00000780U)
#define CSL_HTS_DMA33_SCHEDULER_CONTROL_STATE_SHIFT                            (0x00000007U)
#define CSL_HTS_DMA33_SCHEDULER_CONTROL_STATE_MAX                              (0x0000000FU)

#define CSL_HTS_DMA33_SCHEDULER_CONTROL_PAUSE_MASK                             (0x00000040U)
#define CSL_HTS_DMA33_SCHEDULER_CONTROL_PAUSE_SHIFT                            (0x00000006U)
#define CSL_HTS_DMA33_SCHEDULER_CONTROL_PAUSE_MAX                              (0x00000001U)

#define CSL_HTS_DMA33_SCHEDULER_CONTROL_STRM_EN_MASK                           (0x00000020U)
#define CSL_HTS_DMA33_SCHEDULER_CONTROL_STRM_EN_SHIFT                          (0x00000005U)
#define CSL_HTS_DMA33_SCHEDULER_CONTROL_STRM_EN_MAX                            (0x00000001U)

#define CSL_HTS_DMA33_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                      (0x0000000EU)
#define CSL_HTS_DMA33_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                     (0x00000001U)
#define CSL_HTS_DMA33_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                       (0x00000007U)

#define CSL_HTS_DMA33_SCHEDULER_CONTROL_SCH_EN_MASK                            (0x00000001U)
#define CSL_HTS_DMA33_SCHEDULER_CONTROL_SCH_EN_SHIFT                           (0x00000000U)
#define CSL_HTS_DMA33_SCHEDULER_CONTROL_SCH_EN_MAX                             (0x00000001U)

/* DMA33_HOP */

#define CSL_HTS_DMA33_HOP_TDONE_COUNT_MASK                                     (0x3FFE0000U)
#define CSL_HTS_DMA33_HOP_TDONE_COUNT_SHIFT                                    (0x00000011U)
#define CSL_HTS_DMA33_HOP_TDONE_COUNT_MAX                                      (0x00001FFFU)

#define CSL_HTS_DMA33_HOP_TDONE_COUNT_EN_MASK                                  (0x00010000U)
#define CSL_HTS_DMA33_HOP_TDONE_COUNT_EN_SHIFT                                 (0x00000010U)
#define CSL_HTS_DMA33_HOP_TDONE_COUNT_EN_MAX                                   (0x00000001U)

#define CSL_HTS_DMA33_HOP_HOP_THREAD_COUNT_MASK                                (0x00003FFEU)
#define CSL_HTS_DMA33_HOP_HOP_THREAD_COUNT_SHIFT                               (0x00000001U)
#define CSL_HTS_DMA33_HOP_HOP_THREAD_COUNT_MAX                                 (0x00001FFFU)

#define CSL_HTS_DMA33_HOP_HOP_MASK                                             (0x00000001U)
#define CSL_HTS_DMA33_HOP_HOP_SHIFT                                            (0x00000000U)
#define CSL_HTS_DMA33_HOP_HOP_MAX                                              (0x00000001U)

/* DMA33_PROD0_CONTROL */

#define CSL_HTS_DMA33_PROD0_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_DMA33_PROD0_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_DMA33_PROD0_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_DMA33_PROD0_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_DMA33_PROD0_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_DMA33_PROD0_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* DMA33_PROD0_BUF_CONTROL */

#define CSL_HTS_DMA33_PROD0_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_DMA33_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_DMA33_PROD0_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_DMA33_PROD0_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_DMA33_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_DMA33_PROD0_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_DMA33_PROD0_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_DMA33_PROD0_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_DMA33_PROD0_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* DMA33_PROD0_COUNT */

#define CSL_HTS_DMA33_PROD0_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_DMA33_PROD0_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_DMA33_PROD0_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_DMA33_PROD0_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_DMA33_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_DMA33_PROD0_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_DMA33_PROD0_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_DMA33_PROD0_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA33_PROD0_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* DMA33_PA0_CONTROL */

#define CSL_HTS_DMA33_PA0_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_DMA33_PA0_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_DMA33_PA0_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_DMA33_PA0_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_DMA33_PA0_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_DMA33_PA0_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_DMA33_PA0_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_DMA33_PA0_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_DMA33_PA0_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_DMA33_PA0_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_DMA33_PA0_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_DMA33_PA0_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_DMA33_PA0_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_DMA33_PA0_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_DMA33_PA0_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* DMA33_PA0_PRODCOUNT */

#define CSL_HTS_DMA33_PA0_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_DMA33_PA0_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA33_PA0_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_DMA33_PA0_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_DMA33_PA0_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_DMA33_PA0_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* DMA40_SCHEDULER_CONTROL */

#define CSL_HTS_DMA40_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                    (0x001FE000U)
#define CSL_HTS_DMA40_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                   (0x0000000DU)
#define CSL_HTS_DMA40_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                     (0x000000FFU)

#define CSL_HTS_DMA40_SCHEDULER_CONTROL_DEBUG_RDY_MASK                         (0x00001000U)
#define CSL_HTS_DMA40_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                        (0x0000000CU)
#define CSL_HTS_DMA40_SCHEDULER_CONTROL_DEBUG_RDY_MAX                          (0x00000001U)

#define CSL_HTS_DMA40_SCHEDULER_CONTROL_STATE_MASK                             (0x00000780U)
#define CSL_HTS_DMA40_SCHEDULER_CONTROL_STATE_SHIFT                            (0x00000007U)
#define CSL_HTS_DMA40_SCHEDULER_CONTROL_STATE_MAX                              (0x0000000FU)

#define CSL_HTS_DMA40_SCHEDULER_CONTROL_PAUSE_MASK                             (0x00000040U)
#define CSL_HTS_DMA40_SCHEDULER_CONTROL_PAUSE_SHIFT                            (0x00000006U)
#define CSL_HTS_DMA40_SCHEDULER_CONTROL_PAUSE_MAX                              (0x00000001U)

#define CSL_HTS_DMA40_SCHEDULER_CONTROL_STRM_EN_MASK                           (0x00000020U)
#define CSL_HTS_DMA40_SCHEDULER_CONTROL_STRM_EN_SHIFT                          (0x00000005U)
#define CSL_HTS_DMA40_SCHEDULER_CONTROL_STRM_EN_MAX                            (0x00000001U)

#define CSL_HTS_DMA40_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                      (0x0000000EU)
#define CSL_HTS_DMA40_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                     (0x00000001U)
#define CSL_HTS_DMA40_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                       (0x00000007U)

#define CSL_HTS_DMA40_SCHEDULER_CONTROL_SCH_EN_MASK                            (0x00000001U)
#define CSL_HTS_DMA40_SCHEDULER_CONTROL_SCH_EN_SHIFT                           (0x00000000U)
#define CSL_HTS_DMA40_SCHEDULER_CONTROL_SCH_EN_MAX                             (0x00000001U)

/* DMA40_HOP */

#define CSL_HTS_DMA40_HOP_TDONE_COUNT_MASK                                     (0x3FFE0000U)
#define CSL_HTS_DMA40_HOP_TDONE_COUNT_SHIFT                                    (0x00000011U)
#define CSL_HTS_DMA40_HOP_TDONE_COUNT_MAX                                      (0x00001FFFU)

#define CSL_HTS_DMA40_HOP_TDONE_COUNT_EN_MASK                                  (0x00010000U)
#define CSL_HTS_DMA40_HOP_TDONE_COUNT_EN_SHIFT                                 (0x00000010U)
#define CSL_HTS_DMA40_HOP_TDONE_COUNT_EN_MAX                                   (0x00000001U)

#define CSL_HTS_DMA40_HOP_HOP_THREAD_COUNT_MASK                                (0x00003FFEU)
#define CSL_HTS_DMA40_HOP_HOP_THREAD_COUNT_SHIFT                               (0x00000001U)
#define CSL_HTS_DMA40_HOP_HOP_THREAD_COUNT_MAX                                 (0x00001FFFU)

#define CSL_HTS_DMA40_HOP_HOP_MASK                                             (0x00000001U)
#define CSL_HTS_DMA40_HOP_HOP_SHIFT                                            (0x00000000U)
#define CSL_HTS_DMA40_HOP_HOP_MAX                                              (0x00000001U)

/* DMA40_PROD0_CONTROL */

#define CSL_HTS_DMA40_PROD0_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_DMA40_PROD0_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_DMA40_PROD0_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_DMA40_PROD0_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_DMA40_PROD0_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_DMA40_PROD0_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* DMA40_PROD0_BUF_CONTROL */

#define CSL_HTS_DMA40_PROD0_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_DMA40_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_DMA40_PROD0_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_DMA40_PROD0_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_DMA40_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_DMA40_PROD0_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_DMA40_PROD0_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_DMA40_PROD0_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_DMA40_PROD0_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* DMA40_PROD0_COUNT */

#define CSL_HTS_DMA40_PROD0_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_DMA40_PROD0_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_DMA40_PROD0_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_DMA40_PROD0_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_DMA40_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_DMA40_PROD0_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_DMA40_PROD0_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_DMA40_PROD0_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA40_PROD0_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* DMA40_PA0_CONTROL */

#define CSL_HTS_DMA40_PA0_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_DMA40_PA0_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_DMA40_PA0_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_DMA40_PA0_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_DMA40_PA0_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_DMA40_PA0_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_DMA40_PA0_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_DMA40_PA0_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_DMA40_PA0_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_DMA40_PA0_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_DMA40_PA0_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_DMA40_PA0_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_DMA40_PA0_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_DMA40_PA0_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_DMA40_PA0_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* DMA40_PA0_PRODCOUNT */

#define CSL_HTS_DMA40_PA0_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_DMA40_PA0_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA40_PA0_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_DMA40_PA0_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_DMA40_PA0_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_DMA40_PA0_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* DMA41_SCHEDULER_CONTROL */

#define CSL_HTS_DMA41_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                    (0x001FE000U)
#define CSL_HTS_DMA41_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                   (0x0000000DU)
#define CSL_HTS_DMA41_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                     (0x000000FFU)

#define CSL_HTS_DMA41_SCHEDULER_CONTROL_DEBUG_RDY_MASK                         (0x00001000U)
#define CSL_HTS_DMA41_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                        (0x0000000CU)
#define CSL_HTS_DMA41_SCHEDULER_CONTROL_DEBUG_RDY_MAX                          (0x00000001U)

#define CSL_HTS_DMA41_SCHEDULER_CONTROL_STATE_MASK                             (0x00000780U)
#define CSL_HTS_DMA41_SCHEDULER_CONTROL_STATE_SHIFT                            (0x00000007U)
#define CSL_HTS_DMA41_SCHEDULER_CONTROL_STATE_MAX                              (0x0000000FU)

#define CSL_HTS_DMA41_SCHEDULER_CONTROL_PAUSE_MASK                             (0x00000040U)
#define CSL_HTS_DMA41_SCHEDULER_CONTROL_PAUSE_SHIFT                            (0x00000006U)
#define CSL_HTS_DMA41_SCHEDULER_CONTROL_PAUSE_MAX                              (0x00000001U)

#define CSL_HTS_DMA41_SCHEDULER_CONTROL_STRM_EN_MASK                           (0x00000020U)
#define CSL_HTS_DMA41_SCHEDULER_CONTROL_STRM_EN_SHIFT                          (0x00000005U)
#define CSL_HTS_DMA41_SCHEDULER_CONTROL_STRM_EN_MAX                            (0x00000001U)

#define CSL_HTS_DMA41_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                      (0x0000000EU)
#define CSL_HTS_DMA41_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                     (0x00000001U)
#define CSL_HTS_DMA41_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                       (0x00000007U)

#define CSL_HTS_DMA41_SCHEDULER_CONTROL_SCH_EN_MASK                            (0x00000001U)
#define CSL_HTS_DMA41_SCHEDULER_CONTROL_SCH_EN_SHIFT                           (0x00000000U)
#define CSL_HTS_DMA41_SCHEDULER_CONTROL_SCH_EN_MAX                             (0x00000001U)

/* DMA41_HOP */

#define CSL_HTS_DMA41_HOP_TDONE_COUNT_MASK                                     (0x3FFE0000U)
#define CSL_HTS_DMA41_HOP_TDONE_COUNT_SHIFT                                    (0x00000011U)
#define CSL_HTS_DMA41_HOP_TDONE_COUNT_MAX                                      (0x00001FFFU)

#define CSL_HTS_DMA41_HOP_TDONE_COUNT_EN_MASK                                  (0x00010000U)
#define CSL_HTS_DMA41_HOP_TDONE_COUNT_EN_SHIFT                                 (0x00000010U)
#define CSL_HTS_DMA41_HOP_TDONE_COUNT_EN_MAX                                   (0x00000001U)

#define CSL_HTS_DMA41_HOP_HOP_THREAD_COUNT_MASK                                (0x00003FFEU)
#define CSL_HTS_DMA41_HOP_HOP_THREAD_COUNT_SHIFT                               (0x00000001U)
#define CSL_HTS_DMA41_HOP_HOP_THREAD_COUNT_MAX                                 (0x00001FFFU)

#define CSL_HTS_DMA41_HOP_HOP_MASK                                             (0x00000001U)
#define CSL_HTS_DMA41_HOP_HOP_SHIFT                                            (0x00000000U)
#define CSL_HTS_DMA41_HOP_HOP_MAX                                              (0x00000001U)

/* DMA41_PROD0_CONTROL */

#define CSL_HTS_DMA41_PROD0_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_DMA41_PROD0_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_DMA41_PROD0_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_DMA41_PROD0_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_DMA41_PROD0_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_DMA41_PROD0_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* DMA41_PROD0_BUF_CONTROL */

#define CSL_HTS_DMA41_PROD0_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_DMA41_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_DMA41_PROD0_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_DMA41_PROD0_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_DMA41_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_DMA41_PROD0_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_DMA41_PROD0_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_DMA41_PROD0_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_DMA41_PROD0_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* DMA41_PROD0_COUNT */

#define CSL_HTS_DMA41_PROD0_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_DMA41_PROD0_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_DMA41_PROD0_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_DMA41_PROD0_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_DMA41_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_DMA41_PROD0_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_DMA41_PROD0_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_DMA41_PROD0_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA41_PROD0_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* DMA41_PA0_CONTROL */

#define CSL_HTS_DMA41_PA0_CONTROL_PA_PS_MAXCOUNT_MASK                          (0x007FE000U)
#define CSL_HTS_DMA41_PA0_CONTROL_PA_PS_MAXCOUNT_SHIFT                         (0x0000000DU)
#define CSL_HTS_DMA41_PA0_CONTROL_PA_PS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_DMA41_PA0_CONTROL_PA_CS_MAXCOUNT_MASK                          (0x00001FF8U)
#define CSL_HTS_DMA41_PA0_CONTROL_PA_CS_MAXCOUNT_SHIFT                         (0x00000003U)
#define CSL_HTS_DMA41_PA0_CONTROL_PA_CS_MAXCOUNT_MAX                           (0x000003FFU)

#define CSL_HTS_DMA41_PA0_CONTROL_PA_BUF_CNTL_MASK                             (0x00000004U)
#define CSL_HTS_DMA41_PA0_CONTROL_PA_BUF_CNTL_SHIFT                            (0x00000002U)
#define CSL_HTS_DMA41_PA0_CONTROL_PA_BUF_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_DMA41_PA0_CONTROL_PA_DEC_CNTL_MASK                             (0x00000002U)
#define CSL_HTS_DMA41_PA0_CONTROL_PA_DEC_CNTL_SHIFT                            (0x00000001U)
#define CSL_HTS_DMA41_PA0_CONTROL_PA_DEC_CNTL_MAX                              (0x00000001U)

#define CSL_HTS_DMA41_PA0_CONTROL_PA_ENABLE_MASK                               (0x00000001U)
#define CSL_HTS_DMA41_PA0_CONTROL_PA_ENABLE_SHIFT                              (0x00000000U)
#define CSL_HTS_DMA41_PA0_CONTROL_PA_ENABLE_MAX                                (0x00000001U)

/* DMA41_PA0_PRODCOUNT */

#define CSL_HTS_DMA41_PA0_PRODCOUNT_PA_PSCOUNT_MASK                            (0x0000FFC0U)
#define CSL_HTS_DMA41_PA0_PRODCOUNT_PA_PSCOUNT_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA41_PA0_PRODCOUNT_PA_PSCOUNT_MAX                             (0x000003FFU)

#define CSL_HTS_DMA41_PA0_PRODCOUNT_PA_COUNT_DEC_MASK                          (0x0000003FU)
#define CSL_HTS_DMA41_PA0_PRODCOUNT_PA_COUNT_DEC_SHIFT                         (0x00000000U)
#define CSL_HTS_DMA41_PA0_PRODCOUNT_PA_COUNT_DEC_MAX                           (0x0000003FU)

/* DMA48_SCHEDULER_CONTROL */

#define CSL_HTS_DMA48_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                    (0x001FE000U)
#define CSL_HTS_DMA48_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                   (0x0000000DU)
#define CSL_HTS_DMA48_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                     (0x000000FFU)

#define CSL_HTS_DMA48_SCHEDULER_CONTROL_DEBUG_RDY_MASK                         (0x00001000U)
#define CSL_HTS_DMA48_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                        (0x0000000CU)
#define CSL_HTS_DMA48_SCHEDULER_CONTROL_DEBUG_RDY_MAX                          (0x00000001U)

#define CSL_HTS_DMA48_SCHEDULER_CONTROL_STATE_MASK                             (0x00000780U)
#define CSL_HTS_DMA48_SCHEDULER_CONTROL_STATE_SHIFT                            (0x00000007U)
#define CSL_HTS_DMA48_SCHEDULER_CONTROL_STATE_MAX                              (0x0000000FU)

#define CSL_HTS_DMA48_SCHEDULER_CONTROL_PAUSE_MASK                             (0x00000040U)
#define CSL_HTS_DMA48_SCHEDULER_CONTROL_PAUSE_SHIFT                            (0x00000006U)
#define CSL_HTS_DMA48_SCHEDULER_CONTROL_PAUSE_MAX                              (0x00000001U)

#define CSL_HTS_DMA48_SCHEDULER_CONTROL_STRM_EN_MASK                           (0x00000020U)
#define CSL_HTS_DMA48_SCHEDULER_CONTROL_STRM_EN_SHIFT                          (0x00000005U)
#define CSL_HTS_DMA48_SCHEDULER_CONTROL_STRM_EN_MAX                            (0x00000001U)

#define CSL_HTS_DMA48_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                      (0x0000000EU)
#define CSL_HTS_DMA48_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                     (0x00000001U)
#define CSL_HTS_DMA48_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                       (0x00000007U)

#define CSL_HTS_DMA48_SCHEDULER_CONTROL_SCH_EN_MASK                            (0x00000001U)
#define CSL_HTS_DMA48_SCHEDULER_CONTROL_SCH_EN_SHIFT                           (0x00000000U)
#define CSL_HTS_DMA48_SCHEDULER_CONTROL_SCH_EN_MAX                             (0x00000001U)

/* DMA48_HOP */

#define CSL_HTS_DMA48_HOP_TDONE_COUNT_MASK                                     (0x3FFE0000U)
#define CSL_HTS_DMA48_HOP_TDONE_COUNT_SHIFT                                    (0x00000011U)
#define CSL_HTS_DMA48_HOP_TDONE_COUNT_MAX                                      (0x00001FFFU)

#define CSL_HTS_DMA48_HOP_TDONE_COUNT_EN_MASK                                  (0x00010000U)
#define CSL_HTS_DMA48_HOP_TDONE_COUNT_EN_SHIFT                                 (0x00000010U)
#define CSL_HTS_DMA48_HOP_TDONE_COUNT_EN_MAX                                   (0x00000001U)

#define CSL_HTS_DMA48_HOP_HOP_THREAD_COUNT_MASK                                (0x00003FFEU)
#define CSL_HTS_DMA48_HOP_HOP_THREAD_COUNT_SHIFT                               (0x00000001U)
#define CSL_HTS_DMA48_HOP_HOP_THREAD_COUNT_MAX                                 (0x00001FFFU)

#define CSL_HTS_DMA48_HOP_HOP_MASK                                             (0x00000001U)
#define CSL_HTS_DMA48_HOP_HOP_SHIFT                                            (0x00000000U)
#define CSL_HTS_DMA48_HOP_HOP_MAX                                              (0x00000001U)

/* DMA48_PROD0_CONTROL */

#define CSL_HTS_DMA48_PROD0_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_DMA48_PROD0_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_DMA48_PROD0_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_DMA48_PROD0_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_DMA48_PROD0_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_DMA48_PROD0_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* DMA48_PROD0_BUF_CONTROL */

#define CSL_HTS_DMA48_PROD0_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_DMA48_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_DMA48_PROD0_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_DMA48_PROD0_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_DMA48_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_DMA48_PROD0_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_DMA48_PROD0_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_DMA48_PROD0_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_DMA48_PROD0_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* DMA48_PROD0_COUNT */

#define CSL_HTS_DMA48_PROD0_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_DMA48_PROD0_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_DMA48_PROD0_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_DMA48_PROD0_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_DMA48_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_DMA48_PROD0_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_DMA48_PROD0_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_DMA48_PROD0_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA48_PROD0_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* DMA56_SCHEDULER_CONTROL */

#define CSL_HTS_DMA56_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                    (0x001FE000U)
#define CSL_HTS_DMA56_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                   (0x0000000DU)
#define CSL_HTS_DMA56_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                     (0x000000FFU)

#define CSL_HTS_DMA56_SCHEDULER_CONTROL_DEBUG_RDY_MASK                         (0x00001000U)
#define CSL_HTS_DMA56_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                        (0x0000000CU)
#define CSL_HTS_DMA56_SCHEDULER_CONTROL_DEBUG_RDY_MAX                          (0x00000001U)

#define CSL_HTS_DMA56_SCHEDULER_CONTROL_STATE_MASK                             (0x00000780U)
#define CSL_HTS_DMA56_SCHEDULER_CONTROL_STATE_SHIFT                            (0x00000007U)
#define CSL_HTS_DMA56_SCHEDULER_CONTROL_STATE_MAX                              (0x0000000FU)

#define CSL_HTS_DMA56_SCHEDULER_CONTROL_PAUSE_MASK                             (0x00000040U)
#define CSL_HTS_DMA56_SCHEDULER_CONTROL_PAUSE_SHIFT                            (0x00000006U)
#define CSL_HTS_DMA56_SCHEDULER_CONTROL_PAUSE_MAX                              (0x00000001U)

#define CSL_HTS_DMA56_SCHEDULER_CONTROL_STRM_EN_MASK                           (0x00000020U)
#define CSL_HTS_DMA56_SCHEDULER_CONTROL_STRM_EN_SHIFT                          (0x00000005U)
#define CSL_HTS_DMA56_SCHEDULER_CONTROL_STRM_EN_MAX                            (0x00000001U)

#define CSL_HTS_DMA56_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                      (0x0000000EU)
#define CSL_HTS_DMA56_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                     (0x00000001U)
#define CSL_HTS_DMA56_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                       (0x00000007U)

#define CSL_HTS_DMA56_SCHEDULER_CONTROL_SCH_EN_MASK                            (0x00000001U)
#define CSL_HTS_DMA56_SCHEDULER_CONTROL_SCH_EN_SHIFT                           (0x00000000U)
#define CSL_HTS_DMA56_SCHEDULER_CONTROL_SCH_EN_MAX                             (0x00000001U)

/* DMA56_HOP */

#define CSL_HTS_DMA56_HOP_TDONE_COUNT_MASK                                     (0x3FFE0000U)
#define CSL_HTS_DMA56_HOP_TDONE_COUNT_SHIFT                                    (0x00000011U)
#define CSL_HTS_DMA56_HOP_TDONE_COUNT_MAX                                      (0x00001FFFU)

#define CSL_HTS_DMA56_HOP_TDONE_COUNT_EN_MASK                                  (0x00010000U)
#define CSL_HTS_DMA56_HOP_TDONE_COUNT_EN_SHIFT                                 (0x00000010U)
#define CSL_HTS_DMA56_HOP_TDONE_COUNT_EN_MAX                                   (0x00000001U)

#define CSL_HTS_DMA56_HOP_HOP_THREAD_COUNT_MASK                                (0x00003FFEU)
#define CSL_HTS_DMA56_HOP_HOP_THREAD_COUNT_SHIFT                               (0x00000001U)
#define CSL_HTS_DMA56_HOP_HOP_THREAD_COUNT_MAX                                 (0x00001FFFU)

#define CSL_HTS_DMA56_HOP_HOP_MASK                                             (0x00000001U)
#define CSL_HTS_DMA56_HOP_HOP_SHIFT                                            (0x00000000U)
#define CSL_HTS_DMA56_HOP_HOP_MAX                                              (0x00000001U)

/* DMA56_PROD0_CONTROL */

#define CSL_HTS_DMA56_PROD0_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_DMA56_PROD0_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_DMA56_PROD0_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_DMA56_PROD0_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_DMA56_PROD0_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_DMA56_PROD0_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* DMA56_PROD0_BUF_CONTROL */

#define CSL_HTS_DMA56_PROD0_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_DMA56_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_DMA56_PROD0_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_DMA56_PROD0_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_DMA56_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_DMA56_PROD0_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_DMA56_PROD0_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_DMA56_PROD0_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_DMA56_PROD0_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* DMA56_PROD0_COUNT */

#define CSL_HTS_DMA56_PROD0_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_DMA56_PROD0_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_DMA56_PROD0_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_DMA56_PROD0_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_DMA56_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_DMA56_PROD0_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_DMA56_PROD0_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_DMA56_PROD0_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA56_PROD0_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* DMA57_SCHEDULER_CONTROL */

#define CSL_HTS_DMA57_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                    (0x001FE000U)
#define CSL_HTS_DMA57_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                   (0x0000000DU)
#define CSL_HTS_DMA57_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                     (0x000000FFU)

#define CSL_HTS_DMA57_SCHEDULER_CONTROL_DEBUG_RDY_MASK                         (0x00001000U)
#define CSL_HTS_DMA57_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                        (0x0000000CU)
#define CSL_HTS_DMA57_SCHEDULER_CONTROL_DEBUG_RDY_MAX                          (0x00000001U)

#define CSL_HTS_DMA57_SCHEDULER_CONTROL_STATE_MASK                             (0x00000780U)
#define CSL_HTS_DMA57_SCHEDULER_CONTROL_STATE_SHIFT                            (0x00000007U)
#define CSL_HTS_DMA57_SCHEDULER_CONTROL_STATE_MAX                              (0x0000000FU)

#define CSL_HTS_DMA57_SCHEDULER_CONTROL_PAUSE_MASK                             (0x00000040U)
#define CSL_HTS_DMA57_SCHEDULER_CONTROL_PAUSE_SHIFT                            (0x00000006U)
#define CSL_HTS_DMA57_SCHEDULER_CONTROL_PAUSE_MAX                              (0x00000001U)

#define CSL_HTS_DMA57_SCHEDULER_CONTROL_STRM_EN_MASK                           (0x00000020U)
#define CSL_HTS_DMA57_SCHEDULER_CONTROL_STRM_EN_SHIFT                          (0x00000005U)
#define CSL_HTS_DMA57_SCHEDULER_CONTROL_STRM_EN_MAX                            (0x00000001U)

#define CSL_HTS_DMA57_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                      (0x0000000EU)
#define CSL_HTS_DMA57_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                     (0x00000001U)
#define CSL_HTS_DMA57_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                       (0x00000007U)

#define CSL_HTS_DMA57_SCHEDULER_CONTROL_SCH_EN_MASK                            (0x00000001U)
#define CSL_HTS_DMA57_SCHEDULER_CONTROL_SCH_EN_SHIFT                           (0x00000000U)
#define CSL_HTS_DMA57_SCHEDULER_CONTROL_SCH_EN_MAX                             (0x00000001U)

/* DMA57_HOP */

#define CSL_HTS_DMA57_HOP_TDONE_COUNT_MASK                                     (0x3FFE0000U)
#define CSL_HTS_DMA57_HOP_TDONE_COUNT_SHIFT                                    (0x00000011U)
#define CSL_HTS_DMA57_HOP_TDONE_COUNT_MAX                                      (0x00001FFFU)

#define CSL_HTS_DMA57_HOP_TDONE_COUNT_EN_MASK                                  (0x00010000U)
#define CSL_HTS_DMA57_HOP_TDONE_COUNT_EN_SHIFT                                 (0x00000010U)
#define CSL_HTS_DMA57_HOP_TDONE_COUNT_EN_MAX                                   (0x00000001U)

#define CSL_HTS_DMA57_HOP_HOP_THREAD_COUNT_MASK                                (0x00003FFEU)
#define CSL_HTS_DMA57_HOP_HOP_THREAD_COUNT_SHIFT                               (0x00000001U)
#define CSL_HTS_DMA57_HOP_HOP_THREAD_COUNT_MAX                                 (0x00001FFFU)

#define CSL_HTS_DMA57_HOP_HOP_MASK                                             (0x00000001U)
#define CSL_HTS_DMA57_HOP_HOP_SHIFT                                            (0x00000000U)
#define CSL_HTS_DMA57_HOP_HOP_MAX                                              (0x00000001U)

/* DMA57_PROD0_CONTROL */

#define CSL_HTS_DMA57_PROD0_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_DMA57_PROD0_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_DMA57_PROD0_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_DMA57_PROD0_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_DMA57_PROD0_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_DMA57_PROD0_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* DMA57_PROD0_BUF_CONTROL */

#define CSL_HTS_DMA57_PROD0_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_DMA57_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_DMA57_PROD0_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_DMA57_PROD0_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_DMA57_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_DMA57_PROD0_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_DMA57_PROD0_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_DMA57_PROD0_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_DMA57_PROD0_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* DMA57_PROD0_COUNT */

#define CSL_HTS_DMA57_PROD0_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_DMA57_PROD0_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_DMA57_PROD0_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_DMA57_PROD0_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_DMA57_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_DMA57_PROD0_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_DMA57_PROD0_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_DMA57_PROD0_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA57_PROD0_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* DMA58_SCHEDULER_CONTROL */

#define CSL_HTS_DMA58_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                    (0x001FE000U)
#define CSL_HTS_DMA58_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                   (0x0000000DU)
#define CSL_HTS_DMA58_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                     (0x000000FFU)

#define CSL_HTS_DMA58_SCHEDULER_CONTROL_DEBUG_RDY_MASK                         (0x00001000U)
#define CSL_HTS_DMA58_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                        (0x0000000CU)
#define CSL_HTS_DMA58_SCHEDULER_CONTROL_DEBUG_RDY_MAX                          (0x00000001U)

#define CSL_HTS_DMA58_SCHEDULER_CONTROL_STATE_MASK                             (0x00000780U)
#define CSL_HTS_DMA58_SCHEDULER_CONTROL_STATE_SHIFT                            (0x00000007U)
#define CSL_HTS_DMA58_SCHEDULER_CONTROL_STATE_MAX                              (0x0000000FU)

#define CSL_HTS_DMA58_SCHEDULER_CONTROL_PAUSE_MASK                             (0x00000040U)
#define CSL_HTS_DMA58_SCHEDULER_CONTROL_PAUSE_SHIFT                            (0x00000006U)
#define CSL_HTS_DMA58_SCHEDULER_CONTROL_PAUSE_MAX                              (0x00000001U)

#define CSL_HTS_DMA58_SCHEDULER_CONTROL_STRM_EN_MASK                           (0x00000020U)
#define CSL_HTS_DMA58_SCHEDULER_CONTROL_STRM_EN_SHIFT                          (0x00000005U)
#define CSL_HTS_DMA58_SCHEDULER_CONTROL_STRM_EN_MAX                            (0x00000001U)

#define CSL_HTS_DMA58_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                      (0x0000000EU)
#define CSL_HTS_DMA58_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                     (0x00000001U)
#define CSL_HTS_DMA58_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                       (0x00000007U)

#define CSL_HTS_DMA58_SCHEDULER_CONTROL_SCH_EN_MASK                            (0x00000001U)
#define CSL_HTS_DMA58_SCHEDULER_CONTROL_SCH_EN_SHIFT                           (0x00000000U)
#define CSL_HTS_DMA58_SCHEDULER_CONTROL_SCH_EN_MAX                             (0x00000001U)

/* DMA58_HOP */

#define CSL_HTS_DMA58_HOP_TDONE_COUNT_MASK                                     (0x3FFE0000U)
#define CSL_HTS_DMA58_HOP_TDONE_COUNT_SHIFT                                    (0x00000011U)
#define CSL_HTS_DMA58_HOP_TDONE_COUNT_MAX                                      (0x00001FFFU)

#define CSL_HTS_DMA58_HOP_TDONE_COUNT_EN_MASK                                  (0x00010000U)
#define CSL_HTS_DMA58_HOP_TDONE_COUNT_EN_SHIFT                                 (0x00000010U)
#define CSL_HTS_DMA58_HOP_TDONE_COUNT_EN_MAX                                   (0x00000001U)

#define CSL_HTS_DMA58_HOP_HOP_THREAD_COUNT_MASK                                (0x00003FFEU)
#define CSL_HTS_DMA58_HOP_HOP_THREAD_COUNT_SHIFT                               (0x00000001U)
#define CSL_HTS_DMA58_HOP_HOP_THREAD_COUNT_MAX                                 (0x00001FFFU)

#define CSL_HTS_DMA58_HOP_HOP_MASK                                             (0x00000001U)
#define CSL_HTS_DMA58_HOP_HOP_SHIFT                                            (0x00000000U)
#define CSL_HTS_DMA58_HOP_HOP_MAX                                              (0x00000001U)

/* DMA58_PROD0_CONTROL */

#define CSL_HTS_DMA58_PROD0_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_DMA58_PROD0_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_DMA58_PROD0_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_DMA58_PROD0_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_DMA58_PROD0_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_DMA58_PROD0_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* DMA58_PROD0_BUF_CONTROL */

#define CSL_HTS_DMA58_PROD0_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_DMA58_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_DMA58_PROD0_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_DMA58_PROD0_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_DMA58_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_DMA58_PROD0_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_DMA58_PROD0_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_DMA58_PROD0_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_DMA58_PROD0_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* DMA58_PROD0_COUNT */

#define CSL_HTS_DMA58_PROD0_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_DMA58_PROD0_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_DMA58_PROD0_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_DMA58_PROD0_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_DMA58_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_DMA58_PROD0_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_DMA58_PROD0_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_DMA58_PROD0_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA58_PROD0_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* DMA59_SCHEDULER_CONTROL */

#define CSL_HTS_DMA59_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                    (0x001FE000U)
#define CSL_HTS_DMA59_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                   (0x0000000DU)
#define CSL_HTS_DMA59_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                     (0x000000FFU)

#define CSL_HTS_DMA59_SCHEDULER_CONTROL_DEBUG_RDY_MASK                         (0x00001000U)
#define CSL_HTS_DMA59_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                        (0x0000000CU)
#define CSL_HTS_DMA59_SCHEDULER_CONTROL_DEBUG_RDY_MAX                          (0x00000001U)

#define CSL_HTS_DMA59_SCHEDULER_CONTROL_STATE_MASK                             (0x00000780U)
#define CSL_HTS_DMA59_SCHEDULER_CONTROL_STATE_SHIFT                            (0x00000007U)
#define CSL_HTS_DMA59_SCHEDULER_CONTROL_STATE_MAX                              (0x0000000FU)

#define CSL_HTS_DMA59_SCHEDULER_CONTROL_PAUSE_MASK                             (0x00000040U)
#define CSL_HTS_DMA59_SCHEDULER_CONTROL_PAUSE_SHIFT                            (0x00000006U)
#define CSL_HTS_DMA59_SCHEDULER_CONTROL_PAUSE_MAX                              (0x00000001U)

#define CSL_HTS_DMA59_SCHEDULER_CONTROL_STRM_EN_MASK                           (0x00000020U)
#define CSL_HTS_DMA59_SCHEDULER_CONTROL_STRM_EN_SHIFT                          (0x00000005U)
#define CSL_HTS_DMA59_SCHEDULER_CONTROL_STRM_EN_MAX                            (0x00000001U)

#define CSL_HTS_DMA59_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                      (0x0000000EU)
#define CSL_HTS_DMA59_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                     (0x00000001U)
#define CSL_HTS_DMA59_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                       (0x00000007U)

#define CSL_HTS_DMA59_SCHEDULER_CONTROL_SCH_EN_MASK                            (0x00000001U)
#define CSL_HTS_DMA59_SCHEDULER_CONTROL_SCH_EN_SHIFT                           (0x00000000U)
#define CSL_HTS_DMA59_SCHEDULER_CONTROL_SCH_EN_MAX                             (0x00000001U)

/* DMA59_HOP */

#define CSL_HTS_DMA59_HOP_TDONE_COUNT_MASK                                     (0x3FFE0000U)
#define CSL_HTS_DMA59_HOP_TDONE_COUNT_SHIFT                                    (0x00000011U)
#define CSL_HTS_DMA59_HOP_TDONE_COUNT_MAX                                      (0x00001FFFU)

#define CSL_HTS_DMA59_HOP_TDONE_COUNT_EN_MASK                                  (0x00010000U)
#define CSL_HTS_DMA59_HOP_TDONE_COUNT_EN_SHIFT                                 (0x00000010U)
#define CSL_HTS_DMA59_HOP_TDONE_COUNT_EN_MAX                                   (0x00000001U)

#define CSL_HTS_DMA59_HOP_HOP_THREAD_COUNT_MASK                                (0x00003FFEU)
#define CSL_HTS_DMA59_HOP_HOP_THREAD_COUNT_SHIFT                               (0x00000001U)
#define CSL_HTS_DMA59_HOP_HOP_THREAD_COUNT_MAX                                 (0x00001FFFU)

#define CSL_HTS_DMA59_HOP_HOP_MASK                                             (0x00000001U)
#define CSL_HTS_DMA59_HOP_HOP_SHIFT                                            (0x00000000U)
#define CSL_HTS_DMA59_HOP_HOP_MAX                                              (0x00000001U)

/* DMA59_PROD0_CONTROL */

#define CSL_HTS_DMA59_PROD0_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_DMA59_PROD0_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_DMA59_PROD0_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_DMA59_PROD0_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_DMA59_PROD0_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_DMA59_PROD0_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* DMA59_PROD0_BUF_CONTROL */

#define CSL_HTS_DMA59_PROD0_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_DMA59_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_DMA59_PROD0_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_DMA59_PROD0_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_DMA59_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_DMA59_PROD0_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_DMA59_PROD0_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_DMA59_PROD0_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_DMA59_PROD0_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* DMA59_PROD0_COUNT */

#define CSL_HTS_DMA59_PROD0_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_DMA59_PROD0_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_DMA59_PROD0_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_DMA59_PROD0_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_DMA59_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_DMA59_PROD0_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_DMA59_PROD0_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_DMA59_PROD0_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA59_PROD0_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* DMA64_SCHEDULER_CONTROL */

#define CSL_HTS_DMA64_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                    (0x001FE000U)
#define CSL_HTS_DMA64_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                   (0x0000000DU)
#define CSL_HTS_DMA64_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                     (0x000000FFU)

#define CSL_HTS_DMA64_SCHEDULER_CONTROL_DEBUG_RDY_MASK                         (0x00001000U)
#define CSL_HTS_DMA64_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                        (0x0000000CU)
#define CSL_HTS_DMA64_SCHEDULER_CONTROL_DEBUG_RDY_MAX                          (0x00000001U)

#define CSL_HTS_DMA64_SCHEDULER_CONTROL_STATE_MASK                             (0x00000780U)
#define CSL_HTS_DMA64_SCHEDULER_CONTROL_STATE_SHIFT                            (0x00000007U)
#define CSL_HTS_DMA64_SCHEDULER_CONTROL_STATE_MAX                              (0x0000000FU)

#define CSL_HTS_DMA64_SCHEDULER_CONTROL_PAUSE_MASK                             (0x00000040U)
#define CSL_HTS_DMA64_SCHEDULER_CONTROL_PAUSE_SHIFT                            (0x00000006U)
#define CSL_HTS_DMA64_SCHEDULER_CONTROL_PAUSE_MAX                              (0x00000001U)

#define CSL_HTS_DMA64_SCHEDULER_CONTROL_STRM_EN_MASK                           (0x00000020U)
#define CSL_HTS_DMA64_SCHEDULER_CONTROL_STRM_EN_SHIFT                          (0x00000005U)
#define CSL_HTS_DMA64_SCHEDULER_CONTROL_STRM_EN_MAX                            (0x00000001U)

#define CSL_HTS_DMA64_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                      (0x0000000EU)
#define CSL_HTS_DMA64_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                     (0x00000001U)
#define CSL_HTS_DMA64_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                       (0x00000007U)

#define CSL_HTS_DMA64_SCHEDULER_CONTROL_SCH_EN_MASK                            (0x00000001U)
#define CSL_HTS_DMA64_SCHEDULER_CONTROL_SCH_EN_SHIFT                           (0x00000000U)
#define CSL_HTS_DMA64_SCHEDULER_CONTROL_SCH_EN_MAX                             (0x00000001U)

/* DMA64_HOP */

#define CSL_HTS_DMA64_HOP_TDONE_COUNT_MASK                                     (0x3FFE0000U)
#define CSL_HTS_DMA64_HOP_TDONE_COUNT_SHIFT                                    (0x00000011U)
#define CSL_HTS_DMA64_HOP_TDONE_COUNT_MAX                                      (0x00001FFFU)

#define CSL_HTS_DMA64_HOP_TDONE_COUNT_EN_MASK                                  (0x00010000U)
#define CSL_HTS_DMA64_HOP_TDONE_COUNT_EN_SHIFT                                 (0x00000010U)
#define CSL_HTS_DMA64_HOP_TDONE_COUNT_EN_MAX                                   (0x00000001U)

#define CSL_HTS_DMA64_HOP_HOP_THREAD_COUNT_MASK                                (0x00003FFEU)
#define CSL_HTS_DMA64_HOP_HOP_THREAD_COUNT_SHIFT                               (0x00000001U)
#define CSL_HTS_DMA64_HOP_HOP_THREAD_COUNT_MAX                                 (0x00001FFFU)

#define CSL_HTS_DMA64_HOP_HOP_MASK                                             (0x00000001U)
#define CSL_HTS_DMA64_HOP_HOP_SHIFT                                            (0x00000000U)
#define CSL_HTS_DMA64_HOP_HOP_MAX                                              (0x00000001U)

/* DMA64_PROD0_CONTROL */

#define CSL_HTS_DMA64_PROD0_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_DMA64_PROD0_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_DMA64_PROD0_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_DMA64_PROD0_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_DMA64_PROD0_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_DMA64_PROD0_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* DMA64_PROD0_BUF_CONTROL */

#define CSL_HTS_DMA64_PROD0_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_DMA64_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_DMA64_PROD0_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_DMA64_PROD0_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_DMA64_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_DMA64_PROD0_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_DMA64_PROD0_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_DMA64_PROD0_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_DMA64_PROD0_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* DMA64_PROD0_COUNT */

#define CSL_HTS_DMA64_PROD0_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_DMA64_PROD0_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_DMA64_PROD0_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_DMA64_PROD0_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_DMA64_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_DMA64_PROD0_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_DMA64_PROD0_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_DMA64_PROD0_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA64_PROD0_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* DMA65_SCHEDULER_CONTROL */

#define CSL_HTS_DMA65_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                    (0x001FE000U)
#define CSL_HTS_DMA65_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                   (0x0000000DU)
#define CSL_HTS_DMA65_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                     (0x000000FFU)

#define CSL_HTS_DMA65_SCHEDULER_CONTROL_DEBUG_RDY_MASK                         (0x00001000U)
#define CSL_HTS_DMA65_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                        (0x0000000CU)
#define CSL_HTS_DMA65_SCHEDULER_CONTROL_DEBUG_RDY_MAX                          (0x00000001U)

#define CSL_HTS_DMA65_SCHEDULER_CONTROL_STATE_MASK                             (0x00000780U)
#define CSL_HTS_DMA65_SCHEDULER_CONTROL_STATE_SHIFT                            (0x00000007U)
#define CSL_HTS_DMA65_SCHEDULER_CONTROL_STATE_MAX                              (0x0000000FU)

#define CSL_HTS_DMA65_SCHEDULER_CONTROL_PAUSE_MASK                             (0x00000040U)
#define CSL_HTS_DMA65_SCHEDULER_CONTROL_PAUSE_SHIFT                            (0x00000006U)
#define CSL_HTS_DMA65_SCHEDULER_CONTROL_PAUSE_MAX                              (0x00000001U)

#define CSL_HTS_DMA65_SCHEDULER_CONTROL_STRM_EN_MASK                           (0x00000020U)
#define CSL_HTS_DMA65_SCHEDULER_CONTROL_STRM_EN_SHIFT                          (0x00000005U)
#define CSL_HTS_DMA65_SCHEDULER_CONTROL_STRM_EN_MAX                            (0x00000001U)

#define CSL_HTS_DMA65_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                      (0x0000000EU)
#define CSL_HTS_DMA65_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                     (0x00000001U)
#define CSL_HTS_DMA65_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                       (0x00000007U)

#define CSL_HTS_DMA65_SCHEDULER_CONTROL_SCH_EN_MASK                            (0x00000001U)
#define CSL_HTS_DMA65_SCHEDULER_CONTROL_SCH_EN_SHIFT                           (0x00000000U)
#define CSL_HTS_DMA65_SCHEDULER_CONTROL_SCH_EN_MAX                             (0x00000001U)

/* DMA65_HOP */

#define CSL_HTS_DMA65_HOP_TDONE_COUNT_MASK                                     (0x3FFE0000U)
#define CSL_HTS_DMA65_HOP_TDONE_COUNT_SHIFT                                    (0x00000011U)
#define CSL_HTS_DMA65_HOP_TDONE_COUNT_MAX                                      (0x00001FFFU)

#define CSL_HTS_DMA65_HOP_TDONE_COUNT_EN_MASK                                  (0x00010000U)
#define CSL_HTS_DMA65_HOP_TDONE_COUNT_EN_SHIFT                                 (0x00000010U)
#define CSL_HTS_DMA65_HOP_TDONE_COUNT_EN_MAX                                   (0x00000001U)

#define CSL_HTS_DMA65_HOP_HOP_THREAD_COUNT_MASK                                (0x00003FFEU)
#define CSL_HTS_DMA65_HOP_HOP_THREAD_COUNT_SHIFT                               (0x00000001U)
#define CSL_HTS_DMA65_HOP_HOP_THREAD_COUNT_MAX                                 (0x00001FFFU)

#define CSL_HTS_DMA65_HOP_HOP_MASK                                             (0x00000001U)
#define CSL_HTS_DMA65_HOP_HOP_SHIFT                                            (0x00000000U)
#define CSL_HTS_DMA65_HOP_HOP_MAX                                              (0x00000001U)

/* DMA65_PROD0_CONTROL */

#define CSL_HTS_DMA65_PROD0_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_DMA65_PROD0_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_DMA65_PROD0_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_DMA65_PROD0_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_DMA65_PROD0_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_DMA65_PROD0_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* DMA65_PROD0_BUF_CONTROL */

#define CSL_HTS_DMA65_PROD0_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_DMA65_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_DMA65_PROD0_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_DMA65_PROD0_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_DMA65_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_DMA65_PROD0_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_DMA65_PROD0_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_DMA65_PROD0_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_DMA65_PROD0_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* DMA65_PROD0_COUNT */

#define CSL_HTS_DMA65_PROD0_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_DMA65_PROD0_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_DMA65_PROD0_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_DMA65_PROD0_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_DMA65_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_DMA65_PROD0_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_DMA65_PROD0_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_DMA65_PROD0_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA65_PROD0_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* DMA66_SCHEDULER_CONTROL */

#define CSL_HTS_DMA66_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                    (0x001FE000U)
#define CSL_HTS_DMA66_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                   (0x0000000DU)
#define CSL_HTS_DMA66_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                     (0x000000FFU)

#define CSL_HTS_DMA66_SCHEDULER_CONTROL_DEBUG_RDY_MASK                         (0x00001000U)
#define CSL_HTS_DMA66_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                        (0x0000000CU)
#define CSL_HTS_DMA66_SCHEDULER_CONTROL_DEBUG_RDY_MAX                          (0x00000001U)

#define CSL_HTS_DMA66_SCHEDULER_CONTROL_STATE_MASK                             (0x00000780U)
#define CSL_HTS_DMA66_SCHEDULER_CONTROL_STATE_SHIFT                            (0x00000007U)
#define CSL_HTS_DMA66_SCHEDULER_CONTROL_STATE_MAX                              (0x0000000FU)

#define CSL_HTS_DMA66_SCHEDULER_CONTROL_PAUSE_MASK                             (0x00000040U)
#define CSL_HTS_DMA66_SCHEDULER_CONTROL_PAUSE_SHIFT                            (0x00000006U)
#define CSL_HTS_DMA66_SCHEDULER_CONTROL_PAUSE_MAX                              (0x00000001U)

#define CSL_HTS_DMA66_SCHEDULER_CONTROL_STRM_EN_MASK                           (0x00000020U)
#define CSL_HTS_DMA66_SCHEDULER_CONTROL_STRM_EN_SHIFT                          (0x00000005U)
#define CSL_HTS_DMA66_SCHEDULER_CONTROL_STRM_EN_MAX                            (0x00000001U)

#define CSL_HTS_DMA66_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                      (0x0000000EU)
#define CSL_HTS_DMA66_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                     (0x00000001U)
#define CSL_HTS_DMA66_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                       (0x00000007U)

#define CSL_HTS_DMA66_SCHEDULER_CONTROL_SCH_EN_MASK                            (0x00000001U)
#define CSL_HTS_DMA66_SCHEDULER_CONTROL_SCH_EN_SHIFT                           (0x00000000U)
#define CSL_HTS_DMA66_SCHEDULER_CONTROL_SCH_EN_MAX                             (0x00000001U)

/* DMA66_HOP */

#define CSL_HTS_DMA66_HOP_TDONE_COUNT_MASK                                     (0x3FFE0000U)
#define CSL_HTS_DMA66_HOP_TDONE_COUNT_SHIFT                                    (0x00000011U)
#define CSL_HTS_DMA66_HOP_TDONE_COUNT_MAX                                      (0x00001FFFU)

#define CSL_HTS_DMA66_HOP_TDONE_COUNT_EN_MASK                                  (0x00010000U)
#define CSL_HTS_DMA66_HOP_TDONE_COUNT_EN_SHIFT                                 (0x00000010U)
#define CSL_HTS_DMA66_HOP_TDONE_COUNT_EN_MAX                                   (0x00000001U)

#define CSL_HTS_DMA66_HOP_HOP_THREAD_COUNT_MASK                                (0x00003FFEU)
#define CSL_HTS_DMA66_HOP_HOP_THREAD_COUNT_SHIFT                               (0x00000001U)
#define CSL_HTS_DMA66_HOP_HOP_THREAD_COUNT_MAX                                 (0x00001FFFU)

#define CSL_HTS_DMA66_HOP_HOP_MASK                                             (0x00000001U)
#define CSL_HTS_DMA66_HOP_HOP_SHIFT                                            (0x00000000U)
#define CSL_HTS_DMA66_HOP_HOP_MAX                                              (0x00000001U)

/* DMA66_PROD0_CONTROL */

#define CSL_HTS_DMA66_PROD0_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_DMA66_PROD0_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_DMA66_PROD0_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_DMA66_PROD0_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_DMA66_PROD0_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_DMA66_PROD0_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* DMA66_PROD0_BUF_CONTROL */

#define CSL_HTS_DMA66_PROD0_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_DMA66_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_DMA66_PROD0_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_DMA66_PROD0_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_DMA66_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_DMA66_PROD0_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_DMA66_PROD0_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_DMA66_PROD0_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_DMA66_PROD0_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* DMA66_PROD0_COUNT */

#define CSL_HTS_DMA66_PROD0_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_DMA66_PROD0_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_DMA66_PROD0_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_DMA66_PROD0_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_DMA66_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_DMA66_PROD0_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_DMA66_PROD0_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_DMA66_PROD0_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA66_PROD0_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* DMA67_SCHEDULER_CONTROL */

#define CSL_HTS_DMA67_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                    (0x001FE000U)
#define CSL_HTS_DMA67_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                   (0x0000000DU)
#define CSL_HTS_DMA67_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                     (0x000000FFU)

#define CSL_HTS_DMA67_SCHEDULER_CONTROL_DEBUG_RDY_MASK                         (0x00001000U)
#define CSL_HTS_DMA67_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                        (0x0000000CU)
#define CSL_HTS_DMA67_SCHEDULER_CONTROL_DEBUG_RDY_MAX                          (0x00000001U)

#define CSL_HTS_DMA67_SCHEDULER_CONTROL_STATE_MASK                             (0x00000780U)
#define CSL_HTS_DMA67_SCHEDULER_CONTROL_STATE_SHIFT                            (0x00000007U)
#define CSL_HTS_DMA67_SCHEDULER_CONTROL_STATE_MAX                              (0x0000000FU)

#define CSL_HTS_DMA67_SCHEDULER_CONTROL_PAUSE_MASK                             (0x00000040U)
#define CSL_HTS_DMA67_SCHEDULER_CONTROL_PAUSE_SHIFT                            (0x00000006U)
#define CSL_HTS_DMA67_SCHEDULER_CONTROL_PAUSE_MAX                              (0x00000001U)

#define CSL_HTS_DMA67_SCHEDULER_CONTROL_STRM_EN_MASK                           (0x00000020U)
#define CSL_HTS_DMA67_SCHEDULER_CONTROL_STRM_EN_SHIFT                          (0x00000005U)
#define CSL_HTS_DMA67_SCHEDULER_CONTROL_STRM_EN_MAX                            (0x00000001U)

#define CSL_HTS_DMA67_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                      (0x0000000EU)
#define CSL_HTS_DMA67_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                     (0x00000001U)
#define CSL_HTS_DMA67_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                       (0x00000007U)

#define CSL_HTS_DMA67_SCHEDULER_CONTROL_SCH_EN_MASK                            (0x00000001U)
#define CSL_HTS_DMA67_SCHEDULER_CONTROL_SCH_EN_SHIFT                           (0x00000000U)
#define CSL_HTS_DMA67_SCHEDULER_CONTROL_SCH_EN_MAX                             (0x00000001U)

/* DMA67_HOP */

#define CSL_HTS_DMA67_HOP_TDONE_COUNT_MASK                                     (0x3FFE0000U)
#define CSL_HTS_DMA67_HOP_TDONE_COUNT_SHIFT                                    (0x00000011U)
#define CSL_HTS_DMA67_HOP_TDONE_COUNT_MAX                                      (0x00001FFFU)

#define CSL_HTS_DMA67_HOP_TDONE_COUNT_EN_MASK                                  (0x00010000U)
#define CSL_HTS_DMA67_HOP_TDONE_COUNT_EN_SHIFT                                 (0x00000010U)
#define CSL_HTS_DMA67_HOP_TDONE_COUNT_EN_MAX                                   (0x00000001U)

#define CSL_HTS_DMA67_HOP_HOP_THREAD_COUNT_MASK                                (0x00003FFEU)
#define CSL_HTS_DMA67_HOP_HOP_THREAD_COUNT_SHIFT                               (0x00000001U)
#define CSL_HTS_DMA67_HOP_HOP_THREAD_COUNT_MAX                                 (0x00001FFFU)

#define CSL_HTS_DMA67_HOP_HOP_MASK                                             (0x00000001U)
#define CSL_HTS_DMA67_HOP_HOP_SHIFT                                            (0x00000000U)
#define CSL_HTS_DMA67_HOP_HOP_MAX                                              (0x00000001U)

/* DMA67_PROD0_CONTROL */

#define CSL_HTS_DMA67_PROD0_CONTROL_CONS_SELECT_MASK                           (0x000001FEU)
#define CSL_HTS_DMA67_PROD0_CONTROL_CONS_SELECT_SHIFT                          (0x00000001U)
#define CSL_HTS_DMA67_PROD0_CONTROL_CONS_SELECT_MAX                            (0x000000FFU)

#define CSL_HTS_DMA67_PROD0_CONTROL_PROD_EN_MASK                               (0x00000001U)
#define CSL_HTS_DMA67_PROD0_CONTROL_PROD_EN_SHIFT                              (0x00000000U)
#define CSL_HTS_DMA67_PROD0_CONTROL_PROD_EN_MAX                                (0x00000001U)

/* DMA67_PROD0_BUF_CONTROL */

#define CSL_HTS_DMA67_PROD0_BUF_CONTROL_COUNT_DEC_MASK                         (0x7F800000U)
#define CSL_HTS_DMA67_PROD0_BUF_CONTROL_COUNT_DEC_SHIFT                        (0x00000017U)
#define CSL_HTS_DMA67_PROD0_BUF_CONTROL_COUNT_DEC_MAX                          (0x000000FFU)

#define CSL_HTS_DMA67_PROD0_BUF_CONTROL_THRESHOLD_MASK                         (0x007FE000U)
#define CSL_HTS_DMA67_PROD0_BUF_CONTROL_THRESHOLD_SHIFT                        (0x0000000DU)
#define CSL_HTS_DMA67_PROD0_BUF_CONTROL_THRESHOLD_MAX                          (0x000003FFU)

#define CSL_HTS_DMA67_PROD0_BUF_CONTROL_DEPTH_MASK                             (0x00001FFFU)
#define CSL_HTS_DMA67_PROD0_BUF_CONTROL_DEPTH_SHIFT                            (0x00000000U)
#define CSL_HTS_DMA67_PROD0_BUF_CONTROL_DEPTH_MAX                              (0x00001FFFU)

/* DMA67_PROD0_COUNT */

#define CSL_HTS_DMA67_PROD0_COUNT_COUNT_MASK                                   (0xFFF80000U)
#define CSL_HTS_DMA67_PROD0_COUNT_COUNT_SHIFT                                  (0x00000013U)
#define CSL_HTS_DMA67_PROD0_COUNT_COUNT_MAX                                    (0x00001FFFU)

#define CSL_HTS_DMA67_PROD0_COUNT_COUNT_POSTLOAD_MASK                          (0x0007FC00U)
#define CSL_HTS_DMA67_PROD0_COUNT_COUNT_POSTLOAD_SHIFT                         (0x0000000AU)
#define CSL_HTS_DMA67_PROD0_COUNT_COUNT_POSTLOAD_MAX                           (0x000001FFU)

#define CSL_HTS_DMA67_PROD0_COUNT_COUNT_PRELOAD_MASK                           (0x000001FFU)
#define CSL_HTS_DMA67_PROD0_COUNT_COUNT_PRELOAD_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA67_PROD0_COUNT_COUNT_PRELOAD_MAX                            (0x000001FFU)

/* DMA240_SCHEDULER_CONTROL */

#define CSL_HTS_DMA240_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA240_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA240_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA240_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA240_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA240_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA240_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA240_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA240_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA240_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA240_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA240_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA240_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA240_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA240_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA240_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA240_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA240_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA240_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA240_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA240_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA240_CONS0_CONTROL */

#define CSL_HTS_DMA240_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA240_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA240_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA240_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA240_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA240_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA241_SCHEDULER_CONTROL */

#define CSL_HTS_DMA241_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA241_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA241_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA241_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA241_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA241_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA241_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA241_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA241_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA241_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA241_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA241_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA241_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA241_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA241_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA241_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA241_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA241_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA241_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA241_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA241_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA241_CONS0_CONTROL */

#define CSL_HTS_DMA241_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA241_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA241_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA241_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA241_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA241_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA242_SCHEDULER_CONTROL */

#define CSL_HTS_DMA242_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA242_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA242_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA242_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA242_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA242_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA242_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA242_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA242_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA242_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA242_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA242_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA242_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA242_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA242_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA242_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA242_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA242_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA242_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA242_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA242_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA242_CONS0_CONTROL */

#define CSL_HTS_DMA242_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA242_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA242_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA242_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA242_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA242_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA243_SCHEDULER_CONTROL */

#define CSL_HTS_DMA243_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA243_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA243_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA243_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA243_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA243_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA243_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA243_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA243_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA243_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA243_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA243_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA243_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA243_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA243_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA243_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA243_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA243_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA243_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA243_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA243_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA243_CONS0_CONTROL */

#define CSL_HTS_DMA243_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA243_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA243_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA243_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA243_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA243_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA244_SCHEDULER_CONTROL */

#define CSL_HTS_DMA244_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA244_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA244_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA244_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA244_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA244_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA244_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA244_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA244_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA244_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA244_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA244_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA244_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA244_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA244_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA244_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA244_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA244_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA244_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA244_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA244_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA244_CONS0_CONTROL */

#define CSL_HTS_DMA244_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA244_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA244_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA244_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA244_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA244_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA245_SCHEDULER_CONTROL */

#define CSL_HTS_DMA245_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA245_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA245_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA245_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA245_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA245_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA245_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA245_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA245_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA245_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA245_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA245_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA245_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA245_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA245_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA245_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA245_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA245_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA245_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA245_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA245_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA245_CONS0_CONTROL */

#define CSL_HTS_DMA245_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA245_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA245_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA245_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA245_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA245_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA256_SCHEDULER_CONTROL */

#define CSL_HTS_DMA256_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA256_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA256_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA256_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA256_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA256_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA256_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA256_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA256_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA256_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA256_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA256_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA256_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA256_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA256_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA256_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA256_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA256_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA256_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA256_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA256_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA256_CONS0_CONTROL */

#define CSL_HTS_DMA256_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA256_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA256_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA256_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA256_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA256_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA257_SCHEDULER_CONTROL */

#define CSL_HTS_DMA257_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA257_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA257_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA257_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA257_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA257_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA257_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA257_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA257_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA257_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA257_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA257_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA257_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA257_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA257_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA257_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA257_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA257_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA257_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA257_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA257_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA257_CONS0_CONTROL */

#define CSL_HTS_DMA257_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA257_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA257_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA257_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA257_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA257_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA258_SCHEDULER_CONTROL */

#define CSL_HTS_DMA258_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA258_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA258_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA258_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA258_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA258_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA258_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA258_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA258_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA258_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA258_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA258_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA258_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA258_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA258_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA258_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA258_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA258_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA258_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA258_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA258_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA258_CONS0_CONTROL */

#define CSL_HTS_DMA258_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA258_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA258_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA258_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA258_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA258_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA259_SCHEDULER_CONTROL */

#define CSL_HTS_DMA259_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA259_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA259_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA259_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA259_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA259_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA259_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA259_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA259_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA259_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA259_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA259_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA259_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA259_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA259_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA259_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA259_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA259_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA259_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA259_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA259_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA259_CONS0_CONTROL */

#define CSL_HTS_DMA259_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA259_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA259_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA259_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA259_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA259_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA260_SCHEDULER_CONTROL */

#define CSL_HTS_DMA260_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA260_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA260_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA260_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA260_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA260_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA260_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA260_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA260_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA260_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA260_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA260_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA260_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA260_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA260_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA260_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA260_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA260_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA260_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA260_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA260_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA260_CONS0_CONTROL */

#define CSL_HTS_DMA260_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA260_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA260_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA260_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA260_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA260_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA261_SCHEDULER_CONTROL */

#define CSL_HTS_DMA261_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA261_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA261_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA261_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA261_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA261_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA261_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA261_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA261_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA261_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA261_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA261_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA261_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA261_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA261_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA261_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA261_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA261_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA261_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA261_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA261_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA261_CONS0_CONTROL */

#define CSL_HTS_DMA261_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA261_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA261_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA261_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA261_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA261_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA272_SCHEDULER_CONTROL */

#define CSL_HTS_DMA272_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA272_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA272_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA272_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA272_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA272_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA272_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA272_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA272_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA272_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA272_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA272_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA272_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA272_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA272_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA272_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA272_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA272_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA272_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA272_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA272_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA272_CONS0_CONTROL */

#define CSL_HTS_DMA272_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA272_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA272_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA272_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA272_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA272_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA273_SCHEDULER_CONTROL */

#define CSL_HTS_DMA273_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA273_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA273_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA273_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA273_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA273_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA273_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA273_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA273_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA273_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA273_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA273_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA273_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA273_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA273_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA273_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA273_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA273_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA273_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA273_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA273_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA273_CONS0_CONTROL */

#define CSL_HTS_DMA273_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA273_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA273_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA273_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA273_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA273_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA274_SCHEDULER_CONTROL */

#define CSL_HTS_DMA274_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA274_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA274_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA274_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA274_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA274_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA274_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA274_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA274_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA274_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA274_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA274_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA274_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA274_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA274_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA274_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA274_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA274_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA274_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA274_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA274_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA274_CONS0_CONTROL */

#define CSL_HTS_DMA274_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA274_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA274_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA274_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA274_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA274_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA275_SCHEDULER_CONTROL */

#define CSL_HTS_DMA275_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA275_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA275_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA275_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA275_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA275_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA275_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA275_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA275_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA275_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA275_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA275_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA275_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA275_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA275_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA275_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA275_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA275_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA275_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA275_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA275_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA275_CONS0_CONTROL */

#define CSL_HTS_DMA275_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA275_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA275_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA275_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA275_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA275_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA288_SCHEDULER_CONTROL */

#define CSL_HTS_DMA288_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA288_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA288_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA288_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA288_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA288_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA288_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA288_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA288_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA288_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA288_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA288_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA288_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA288_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA288_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA288_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA288_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA288_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA288_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA288_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA288_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA288_CONS0_CONTROL */

#define CSL_HTS_DMA288_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA288_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA288_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA288_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA288_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA288_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA289_SCHEDULER_CONTROL */

#define CSL_HTS_DMA289_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA289_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA289_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA289_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA289_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA289_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA289_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA289_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA289_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA289_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA289_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA289_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA289_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA289_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA289_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA289_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA289_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA289_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA289_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA289_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA289_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA289_CONS0_CONTROL */

#define CSL_HTS_DMA289_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA289_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA289_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA289_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA289_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA289_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA290_SCHEDULER_CONTROL */

#define CSL_HTS_DMA290_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA290_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA290_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA290_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA290_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA290_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA290_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA290_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA290_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA290_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA290_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA290_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA290_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA290_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA290_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA290_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA290_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA290_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA290_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA290_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA290_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA290_CONS0_CONTROL */

#define CSL_HTS_DMA290_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA290_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA290_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA290_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA290_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA290_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA291_SCHEDULER_CONTROL */

#define CSL_HTS_DMA291_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA291_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA291_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA291_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA291_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA291_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA291_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA291_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA291_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA291_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA291_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA291_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA291_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA291_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA291_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA291_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA291_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA291_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA291_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA291_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA291_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA291_CONS0_CONTROL */

#define CSL_HTS_DMA291_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA291_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA291_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA291_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA291_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA291_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA304_SCHEDULER_CONTROL */

#define CSL_HTS_DMA304_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA304_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA304_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA304_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA304_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA304_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA304_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA304_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA304_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA304_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA304_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA304_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA304_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA304_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA304_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA304_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA304_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA304_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA304_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA304_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA304_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA304_CONS0_CONTROL */

#define CSL_HTS_DMA304_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA304_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA304_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA304_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA304_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA304_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA305_SCHEDULER_CONTROL */

#define CSL_HTS_DMA305_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA305_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA305_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA305_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA305_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA305_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA305_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA305_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA305_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA305_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA305_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA305_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA305_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA305_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA305_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA305_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA305_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA305_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA305_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA305_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA305_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA305_CONS0_CONTROL */

#define CSL_HTS_DMA305_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA305_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA305_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA305_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA305_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA305_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA306_SCHEDULER_CONTROL */

#define CSL_HTS_DMA306_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA306_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA306_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA306_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA306_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA306_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA306_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA306_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA306_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA306_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA306_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA306_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA306_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA306_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA306_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA306_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA306_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA306_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA306_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA306_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA306_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA306_CONS0_CONTROL */

#define CSL_HTS_DMA306_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA306_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA306_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA306_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA306_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA306_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA307_SCHEDULER_CONTROL */

#define CSL_HTS_DMA307_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA307_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA307_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA307_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA307_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA307_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA307_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA307_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA307_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA307_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA307_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA307_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA307_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA307_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA307_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA307_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA307_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA307_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA307_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA307_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA307_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA307_CONS0_CONTROL */

#define CSL_HTS_DMA307_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA307_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA307_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA307_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA307_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA307_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA308_SCHEDULER_CONTROL */

#define CSL_HTS_DMA308_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA308_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA308_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA308_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA308_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA308_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA308_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA308_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA308_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA308_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA308_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA308_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA308_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA308_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA308_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA308_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA308_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA308_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA308_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA308_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA308_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA308_CONS0_CONTROL */

#define CSL_HTS_DMA308_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA308_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA308_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA308_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA308_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA308_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA309_SCHEDULER_CONTROL */

#define CSL_HTS_DMA309_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA309_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA309_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA309_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA309_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA309_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA309_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA309_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA309_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA309_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA309_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA309_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA309_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA309_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA309_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA309_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA309_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA309_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA309_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA309_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA309_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA309_CONS0_CONTROL */

#define CSL_HTS_DMA309_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA309_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA309_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA309_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA309_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA309_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA310_SCHEDULER_CONTROL */

#define CSL_HTS_DMA310_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA310_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA310_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA310_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA310_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA310_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA310_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA310_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA310_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA310_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA310_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA310_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA310_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA310_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA310_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA310_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA310_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA310_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA310_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA310_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA310_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA310_CONS0_CONTROL */

#define CSL_HTS_DMA310_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA310_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA310_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA310_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA310_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA310_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA311_SCHEDULER_CONTROL */

#define CSL_HTS_DMA311_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA311_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA311_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA311_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA311_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA311_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA311_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA311_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA311_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA311_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA311_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA311_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA311_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA311_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA311_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA311_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA311_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA311_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA311_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA311_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA311_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA311_CONS0_CONTROL */

#define CSL_HTS_DMA311_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA311_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA311_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA311_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA311_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA311_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA312_SCHEDULER_CONTROL */

#define CSL_HTS_DMA312_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA312_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA312_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA312_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA312_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA312_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA312_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA312_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA312_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA312_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA312_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA312_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA312_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA312_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA312_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA312_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA312_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA312_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA312_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA312_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA312_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA312_CONS0_CONTROL */

#define CSL_HTS_DMA312_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA312_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA312_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA312_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA312_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA312_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA313_SCHEDULER_CONTROL */

#define CSL_HTS_DMA313_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA313_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA313_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA313_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA313_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA313_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA313_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA313_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA313_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA313_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA313_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA313_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA313_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA313_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA313_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA313_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA313_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA313_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA313_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA313_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA313_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA313_CONS0_CONTROL */

#define CSL_HTS_DMA313_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA313_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA313_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA313_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA313_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA313_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA336_SCHEDULER_CONTROL */

#define CSL_HTS_DMA336_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA336_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA336_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA336_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA336_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA336_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA336_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA336_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA336_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA336_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA336_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA336_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA336_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA336_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA336_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA336_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA336_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA336_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA336_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA336_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA336_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA336_CONS0_CONTROL */

#define CSL_HTS_DMA336_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA336_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA336_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA336_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA336_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA336_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA352_SCHEDULER_CONTROL */

#define CSL_HTS_DMA352_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA352_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA352_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA352_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA352_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA352_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA352_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA352_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA352_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA352_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA352_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA352_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA352_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA352_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA352_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA352_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA352_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA352_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA352_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA352_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA352_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA352_CONS0_CONTROL */

#define CSL_HTS_DMA352_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA352_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA352_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA352_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA352_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA352_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA353_SCHEDULER_CONTROL */

#define CSL_HTS_DMA353_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA353_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA353_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA353_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA353_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA353_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA353_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA353_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA353_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA353_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA353_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA353_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA353_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA353_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA353_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA353_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA353_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA353_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA353_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA353_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA353_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA353_CONS0_CONTROL */

#define CSL_HTS_DMA353_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA353_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA353_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA353_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA353_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA353_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA354_SCHEDULER_CONTROL */

#define CSL_HTS_DMA354_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA354_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA354_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA354_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA354_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA354_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA354_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA354_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA354_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA354_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA354_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA354_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA354_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA354_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA354_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA354_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA354_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA354_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA354_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA354_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA354_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA354_CONS0_CONTROL */

#define CSL_HTS_DMA354_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA354_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA354_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA354_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA354_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA354_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA355_SCHEDULER_CONTROL */

#define CSL_HTS_DMA355_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA355_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA355_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA355_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA355_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA355_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA355_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA355_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA355_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA355_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA355_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA355_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA355_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA355_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA355_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA355_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA355_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA355_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA355_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA355_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA355_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA355_CONS0_CONTROL */

#define CSL_HTS_DMA355_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA355_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA355_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA355_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA355_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA355_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA368_SCHEDULER_CONTROL */

#define CSL_HTS_DMA368_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA368_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA368_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA368_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA368_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA368_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA368_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA368_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA368_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA368_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA368_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA368_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA368_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA368_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA368_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA368_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA368_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA368_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA368_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA368_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA368_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA368_CONS0_CONTROL */

#define CSL_HTS_DMA368_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA368_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA368_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA368_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA368_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA368_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA369_SCHEDULER_CONTROL */

#define CSL_HTS_DMA369_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA369_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA369_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA369_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA369_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA369_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA369_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA369_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA369_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA369_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA369_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA369_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA369_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA369_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA369_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA369_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA369_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA369_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA369_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA369_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA369_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA369_CONS0_CONTROL */

#define CSL_HTS_DMA369_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA369_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA369_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA369_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA369_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA369_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA370_SCHEDULER_CONTROL */

#define CSL_HTS_DMA370_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA370_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA370_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA370_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA370_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA370_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA370_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA370_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA370_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA370_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA370_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA370_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA370_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA370_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA370_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA370_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA370_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA370_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA370_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA370_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA370_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA370_CONS0_CONTROL */

#define CSL_HTS_DMA370_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA370_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA370_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA370_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA370_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA370_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

/* DMA371_SCHEDULER_CONTROL */

#define CSL_HTS_DMA371_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MASK                   (0x001FE000U)
#define CSL_HTS_DMA371_SCHEDULER_CONTROL_DMA_CHANNEL_NO_SHIFT                  (0x0000000DU)
#define CSL_HTS_DMA371_SCHEDULER_CONTROL_DMA_CHANNEL_NO_MAX                    (0x000000FFU)

#define CSL_HTS_DMA371_SCHEDULER_CONTROL_DEBUG_RDY_MASK                        (0x00001000U)
#define CSL_HTS_DMA371_SCHEDULER_CONTROL_DEBUG_RDY_SHIFT                       (0x0000000CU)
#define CSL_HTS_DMA371_SCHEDULER_CONTROL_DEBUG_RDY_MAX                         (0x00000001U)

#define CSL_HTS_DMA371_SCHEDULER_CONTROL_STATE_MASK                            (0x00000780U)
#define CSL_HTS_DMA371_SCHEDULER_CONTROL_STATE_SHIFT                           (0x00000007U)
#define CSL_HTS_DMA371_SCHEDULER_CONTROL_STATE_MAX                             (0x0000000FU)

#define CSL_HTS_DMA371_SCHEDULER_CONTROL_PAUSE_MASK                            (0x00000040U)
#define CSL_HTS_DMA371_SCHEDULER_CONTROL_PAUSE_SHIFT                           (0x00000006U)
#define CSL_HTS_DMA371_SCHEDULER_CONTROL_PAUSE_MAX                             (0x00000001U)

#define CSL_HTS_DMA371_SCHEDULER_CONTROL_STRM_EN_MASK                          (0x00000020U)
#define CSL_HTS_DMA371_SCHEDULER_CONTROL_STRM_EN_SHIFT                         (0x00000005U)
#define CSL_HTS_DMA371_SCHEDULER_CONTROL_STRM_EN_MAX                           (0x00000001U)

#define CSL_HTS_DMA371_SCHEDULER_CONTROL_PIPELINE_NUM_MASK                     (0x0000000EU)
#define CSL_HTS_DMA371_SCHEDULER_CONTROL_PIPELINE_NUM_SHIFT                    (0x00000001U)
#define CSL_HTS_DMA371_SCHEDULER_CONTROL_PIPELINE_NUM_MAX                      (0x00000007U)

#define CSL_HTS_DMA371_SCHEDULER_CONTROL_SCH_EN_MASK                           (0x00000001U)
#define CSL_HTS_DMA371_SCHEDULER_CONTROL_SCH_EN_SHIFT                          (0x00000000U)
#define CSL_HTS_DMA371_SCHEDULER_CONTROL_SCH_EN_MAX                            (0x00000001U)

/* DMA371_CONS0_CONTROL */

#define CSL_HTS_DMA371_CONS0_CONTROL_PROD_SELECT_MASK                          (0x000003FEU)
#define CSL_HTS_DMA371_CONS0_CONTROL_PROD_SELECT_SHIFT                         (0x00000001U)
#define CSL_HTS_DMA371_CONS0_CONTROL_PROD_SELECT_MAX                           (0x000001FFU)

#define CSL_HTS_DMA371_CONS0_CONTROL_CONS_EN_MASK                              (0x00000001U)
#define CSL_HTS_DMA371_CONS0_CONTROL_CONS_EN_SHIFT                             (0x00000000U)
#define CSL_HTS_DMA371_CONS0_CONTROL_CONS_EN_MAX                               (0x00000001U)

#ifdef __cplusplus
}
#endif
#endif
