

================================================================
== Vivado HLS Report for 'wide_div'
================================================================
* Date:           Tue Feb 18 18:52:27 2020

* Version:        2019.1.1 (Build 2579327 on Sat Jun 29 09:16:32 MDT 2019)
* Project:        sbs_fixedpoint
* Solution:       sbs_fixedpoint
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     5.239|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   66|   66|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 67


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 67
* Pipeline : 1
  Pipeline-0 : II = 1, D = 67, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.23>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%divisor_V_read = call i42 @_ssdm_op_Read.ap_auto.i42(i42 %divisor_V)"   --->   Operation 68 'read' 'divisor_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%dividend_V_read = call i63 @_ssdm_op_Read.ap_auto.i63(i63 %dividend_V)"   --->   Operation 69 'read' 'dividend_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%divisor_V_cast = zext i42 %divisor_V_read to i63"   --->   Operation 70 'zext' 'divisor_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [67/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 71 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.23>
ST_2 : Operation 72 [66/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 72 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.23>
ST_3 : Operation 73 [65/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 73 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.23>
ST_4 : Operation 74 [64/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 74 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.23>
ST_5 : Operation 75 [63/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 75 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.23>
ST_6 : Operation 76 [62/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 76 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.23>
ST_7 : Operation 77 [61/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 77 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.23>
ST_8 : Operation 78 [60/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 78 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.23>
ST_9 : Operation 79 [59/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 79 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.23>
ST_10 : Operation 80 [58/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 80 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.23>
ST_11 : Operation 81 [57/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 81 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.23>
ST_12 : Operation 82 [56/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 82 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.23>
ST_13 : Operation 83 [55/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 83 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.23>
ST_14 : Operation 84 [54/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 84 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.23>
ST_15 : Operation 85 [53/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 85 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.23>
ST_16 : Operation 86 [52/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 86 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.23>
ST_17 : Operation 87 [51/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 87 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.23>
ST_18 : Operation 88 [50/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 88 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.23>
ST_19 : Operation 89 [49/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 89 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.23>
ST_20 : Operation 90 [48/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 90 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.23>
ST_21 : Operation 91 [47/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 91 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.23>
ST_22 : Operation 92 [46/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 92 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.23>
ST_23 : Operation 93 [45/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 93 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.23>
ST_24 : Operation 94 [44/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 94 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.23>
ST_25 : Operation 95 [43/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 95 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.23>
ST_26 : Operation 96 [42/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 96 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.23>
ST_27 : Operation 97 [41/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 97 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.23>
ST_28 : Operation 98 [40/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 98 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.23>
ST_29 : Operation 99 [39/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 99 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.23>
ST_30 : Operation 100 [38/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 100 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.23>
ST_31 : Operation 101 [37/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 101 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.23>
ST_32 : Operation 102 [36/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 102 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.23>
ST_33 : Operation 103 [35/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 103 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.23>
ST_34 : Operation 104 [34/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 104 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.23>
ST_35 : Operation 105 [33/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 105 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.23>
ST_36 : Operation 106 [32/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 106 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.23>
ST_37 : Operation 107 [31/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 107 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.23>
ST_38 : Operation 108 [30/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 108 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.23>
ST_39 : Operation 109 [29/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 109 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.23>
ST_40 : Operation 110 [28/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 110 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.23>
ST_41 : Operation 111 [27/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 111 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.23>
ST_42 : Operation 112 [26/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 112 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.23>
ST_43 : Operation 113 [25/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 113 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.23>
ST_44 : Operation 114 [24/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 114 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.23>
ST_45 : Operation 115 [23/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 115 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.23>
ST_46 : Operation 116 [22/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 116 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.23>
ST_47 : Operation 117 [21/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 117 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.23>
ST_48 : Operation 118 [20/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 118 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.23>
ST_49 : Operation 119 [19/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 119 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.23>
ST_50 : Operation 120 [18/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 120 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.23>
ST_51 : Operation 121 [17/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 121 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.23>
ST_52 : Operation 122 [16/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 122 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.23>
ST_53 : Operation 123 [15/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 123 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.23>
ST_54 : Operation 124 [14/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 124 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.23>
ST_55 : Operation 125 [13/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 125 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.23>
ST_56 : Operation 126 [12/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 126 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.23>
ST_57 : Operation 127 [11/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 127 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.23>
ST_58 : Operation 128 [10/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 128 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.23>
ST_59 : Operation 129 [9/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 129 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.23>
ST_60 : Operation 130 [8/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 130 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.23>
ST_61 : Operation 131 [7/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 131 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.23>
ST_62 : Operation 132 [6/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 132 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.23>
ST_63 : Operation 133 [5/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 133 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.23>
ST_64 : Operation 134 [4/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 134 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.23>
ST_65 : Operation 135 [3/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 135 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.23>
ST_66 : Operation 136 [2/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 136 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.23>
ST_67 : Operation 137 [1/67] (5.23ns)   --->   "%ret_V = udiv i63 %dividend_V_read, %divisor_V_cast" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 137 'udiv' 'ret_V' <Predicate = true> <Delay = 5.23> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 138 [1/1] (0.00ns)   --->   "ret i63 %ret_V" [../../GITHUB/app-framework-baremetal/libs/sbs_neural_network/systemc/sbs_fixedpoint.cpp:24]   --->   Operation 138 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dividend_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ divisor_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
divisor_V_read  (read) [ 00000000000000000000000000000000000000000000000000000000000000000000]
dividend_V_read (read) [ 01111111111111111111111111111111111111111111111111111111111111111111]
divisor_V_cast  (zext) [ 01111111111111111111111111111111111111111111111111111111111111111111]
ret_V           (udiv) [ 00000000000000000000000000000000000000000000000000000000000000000000]
ret_ln24        (ret ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dividend_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dividend_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="divisor_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="divisor_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i42"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="8" class="1004" name="divisor_V_read_read_fu_8">
<pin_list>
<pin id="9" dir="0" index="0" bw="42" slack="0"/>
<pin id="10" dir="0" index="1" bw="42" slack="0"/>
<pin id="11" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="divisor_V_read/1 "/>
</bind>
</comp>

<comp id="14" class="1004" name="dividend_V_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="63" slack="0"/>
<pin id="16" dir="0" index="1" bw="63" slack="0"/>
<pin id="17" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dividend_V_read/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="divisor_V_cast_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="42" slack="0"/>
<pin id="22" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="divisor_V_cast/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="grp_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="63" slack="0"/>
<pin id="26" dir="0" index="1" bw="42" slack="0"/>
<pin id="27" dir="1" index="2" bw="63" slack="2147483647"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="30" class="1005" name="dividend_V_read_reg_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="63" slack="1"/>
<pin id="32" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="dividend_V_read "/>
</bind>
</comp>

<comp id="35" class="1005" name="divisor_V_cast_reg_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="63" slack="1"/>
<pin id="37" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="divisor_V_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="12"><net_src comp="4" pin="0"/><net_sink comp="8" pin=0"/></net>

<net id="13"><net_src comp="2" pin="0"/><net_sink comp="8" pin=1"/></net>

<net id="18"><net_src comp="6" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="0" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="23"><net_src comp="8" pin="2"/><net_sink comp="20" pin=0"/></net>

<net id="28"><net_src comp="14" pin="2"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="20" pin="1"/><net_sink comp="24" pin=1"/></net>

<net id="33"><net_src comp="14" pin="2"/><net_sink comp="30" pin=0"/></net>

<net id="34"><net_src comp="30" pin="1"/><net_sink comp="24" pin=0"/></net>

<net id="38"><net_src comp="20" pin="1"/><net_sink comp="35" pin=0"/></net>

<net id="39"><net_src comp="35" pin="1"/><net_sink comp="24" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: wide_div : dividend_V | {1 }
	Port: wide_div : divisor_V | {1 }
  - Chain level:
	State 1
		ret_V : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
		ret_ln24 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   udiv   |          grp_fu_24         |   8416  |   6428  |
|----------|----------------------------|---------|---------|
|   read   |  divisor_V_read_read_fu_8  |    0    |    0    |
|          | dividend_V_read_read_fu_14 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |    divisor_V_cast_fu_20    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |   8416  |   6428  |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|dividend_V_read_reg_30|   63   |
| divisor_V_cast_reg_35|   63   |
+----------------------+--------+
|         Total        |   126  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_24 |  p0  |   2  |  63  |   126  ||    9    |
| grp_fu_24 |  p1  |   2  |  42  |   84   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   210  ||  3.538  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  8416  |  6428  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   126  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |  8542  |  6446  |
+-----------+--------+--------+--------+
