Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Dec  4 16:11:01 2023
| Host         : athanasi-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -file uart_transmitter_timing_summary_routed.rpt -pb uart_transmitter_timing_summary_routed.pb -rpx uart_transmitter_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_transmitter
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.427        0.000                      0                   39        0.131        0.000                      0                   39        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             5.427        0.000                      0                   39        0.131        0.000                      0                   39        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 baud_controller_tx_inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 1.940ns (42.414%)  route 2.634ns (57.586%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.709     5.311    baud_controller_tx_inst/CLK
    SLICE_X0Y106         FDCE                                         r  baud_controller_tx_inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  baud_controller_tx_inst/counter_reg[10]/Q
                         net (fo=2, routed)           0.951     6.719    baud_controller_tx_inst/counter_reg[10]
    SLICE_X1Y105         LUT4 (Prop_lut4_I1_O)        0.124     6.843 r  baud_controller_tx_inst/FSM_sequential_stages[3]_i_5/O
                         net (fo=1, routed)           0.807     7.650    baud_controller_tx_inst/FSM_sequential_stages[3]_i_5_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  baud_controller_tx_inst/FSM_sequential_stages[3]_i_3/O
                         net (fo=31, routed)          0.875     8.649    baud_controller_tx_inst/counter1
    SLICE_X0Y104         LUT5 (Prop_lut5_I4_O)        0.124     8.773 r  baud_controller_tx_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     8.773    baud_controller_tx_inst/counter[0]_i_4_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.323 r  baud_controller_tx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.323    baud_controller_tx_inst/counter_reg[0]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.437 r  baud_controller_tx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.437    baud_controller_tx_inst/counter_reg[4]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.551 r  baud_controller_tx_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.551    baud_controller_tx_inst/counter_reg[8]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.885 r  baud_controller_tx_inst/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.885    baud_controller_tx_inst/counter_reg[12]_i_1_n_6
    SLICE_X0Y107         FDCE                                         r  baud_controller_tx_inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.588    15.010    baud_controller_tx_inst/CLK
    SLICE_X0Y107         FDCE                                         r  baud_controller_tx_inst/counter_reg[13]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.062    15.312    baud_controller_tx_inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 baud_controller_tx_inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 1.845ns (41.192%)  route 2.634ns (58.808%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.709     5.311    baud_controller_tx_inst/CLK
    SLICE_X0Y106         FDCE                                         r  baud_controller_tx_inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  baud_controller_tx_inst/counter_reg[10]/Q
                         net (fo=2, routed)           0.951     6.719    baud_controller_tx_inst/counter_reg[10]
    SLICE_X1Y105         LUT4 (Prop_lut4_I1_O)        0.124     6.843 r  baud_controller_tx_inst/FSM_sequential_stages[3]_i_5/O
                         net (fo=1, routed)           0.807     7.650    baud_controller_tx_inst/FSM_sequential_stages[3]_i_5_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  baud_controller_tx_inst/FSM_sequential_stages[3]_i_3/O
                         net (fo=31, routed)          0.875     8.649    baud_controller_tx_inst/counter1
    SLICE_X0Y104         LUT5 (Prop_lut5_I4_O)        0.124     8.773 r  baud_controller_tx_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     8.773    baud_controller_tx_inst/counter[0]_i_4_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.323 r  baud_controller_tx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.323    baud_controller_tx_inst/counter_reg[0]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.437 r  baud_controller_tx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.437    baud_controller_tx_inst/counter_reg[4]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.551 r  baud_controller_tx_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.551    baud_controller_tx_inst/counter_reg[8]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.790 r  baud_controller_tx_inst/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.790    baud_controller_tx_inst/counter_reg[12]_i_1_n_5
    SLICE_X0Y107         FDCE                                         r  baud_controller_tx_inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.588    15.010    baud_controller_tx_inst/CLK
    SLICE_X0Y107         FDCE                                         r  baud_controller_tx_inst/counter_reg[14]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.062    15.312    baud_controller_tx_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 baud_controller_tx_inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 1.829ns (40.982%)  route 2.634ns (59.018%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.709     5.311    baud_controller_tx_inst/CLK
    SLICE_X0Y106         FDCE                                         r  baud_controller_tx_inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  baud_controller_tx_inst/counter_reg[10]/Q
                         net (fo=2, routed)           0.951     6.719    baud_controller_tx_inst/counter_reg[10]
    SLICE_X1Y105         LUT4 (Prop_lut4_I1_O)        0.124     6.843 r  baud_controller_tx_inst/FSM_sequential_stages[3]_i_5/O
                         net (fo=1, routed)           0.807     7.650    baud_controller_tx_inst/FSM_sequential_stages[3]_i_5_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  baud_controller_tx_inst/FSM_sequential_stages[3]_i_3/O
                         net (fo=31, routed)          0.875     8.649    baud_controller_tx_inst/counter1
    SLICE_X0Y104         LUT5 (Prop_lut5_I4_O)        0.124     8.773 r  baud_controller_tx_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     8.773    baud_controller_tx_inst/counter[0]_i_4_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.323 r  baud_controller_tx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.323    baud_controller_tx_inst/counter_reg[0]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.437 r  baud_controller_tx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.437    baud_controller_tx_inst/counter_reg[4]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.551 r  baud_controller_tx_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.551    baud_controller_tx_inst/counter_reg[8]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.774 r  baud_controller_tx_inst/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.774    baud_controller_tx_inst/counter_reg[12]_i_1_n_7
    SLICE_X0Y107         FDCE                                         r  baud_controller_tx_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.588    15.010    baud_controller_tx_inst/CLK
    SLICE_X0Y107         FDCE                                         r  baud_controller_tx_inst/counter_reg[12]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.062    15.312    baud_controller_tx_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.567ns  (required time - arrival time)
  Source:                 baud_controller_tx_inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 1.826ns (40.942%)  route 2.634ns (59.058%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.709     5.311    baud_controller_tx_inst/CLK
    SLICE_X0Y106         FDCE                                         r  baud_controller_tx_inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  baud_controller_tx_inst/counter_reg[10]/Q
                         net (fo=2, routed)           0.951     6.719    baud_controller_tx_inst/counter_reg[10]
    SLICE_X1Y105         LUT4 (Prop_lut4_I1_O)        0.124     6.843 r  baud_controller_tx_inst/FSM_sequential_stages[3]_i_5/O
                         net (fo=1, routed)           0.807     7.650    baud_controller_tx_inst/FSM_sequential_stages[3]_i_5_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  baud_controller_tx_inst/FSM_sequential_stages[3]_i_3/O
                         net (fo=31, routed)          0.875     8.649    baud_controller_tx_inst/counter1
    SLICE_X0Y104         LUT5 (Prop_lut5_I4_O)        0.124     8.773 r  baud_controller_tx_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     8.773    baud_controller_tx_inst/counter[0]_i_4_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.323 r  baud_controller_tx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.323    baud_controller_tx_inst/counter_reg[0]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.437 r  baud_controller_tx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.437    baud_controller_tx_inst/counter_reg[4]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.771 r  baud_controller_tx_inst/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.771    baud_controller_tx_inst/counter_reg[8]_i_1_n_6
    SLICE_X0Y106         FDCE                                         r  baud_controller_tx_inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.589    15.011    baud_controller_tx_inst/CLK
    SLICE_X0Y106         FDCE                                         r  baud_controller_tx_inst/counter_reg[9]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.062    15.338    baud_controller_tx_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  5.567    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 baud_controller_tx_inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.805ns (40.663%)  route 2.634ns (59.337%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.709     5.311    baud_controller_tx_inst/CLK
    SLICE_X0Y106         FDCE                                         r  baud_controller_tx_inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  baud_controller_tx_inst/counter_reg[10]/Q
                         net (fo=2, routed)           0.951     6.719    baud_controller_tx_inst/counter_reg[10]
    SLICE_X1Y105         LUT4 (Prop_lut4_I1_O)        0.124     6.843 r  baud_controller_tx_inst/FSM_sequential_stages[3]_i_5/O
                         net (fo=1, routed)           0.807     7.650    baud_controller_tx_inst/FSM_sequential_stages[3]_i_5_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  baud_controller_tx_inst/FSM_sequential_stages[3]_i_3/O
                         net (fo=31, routed)          0.875     8.649    baud_controller_tx_inst/counter1
    SLICE_X0Y104         LUT5 (Prop_lut5_I4_O)        0.124     8.773 r  baud_controller_tx_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     8.773    baud_controller_tx_inst/counter[0]_i_4_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.323 r  baud_controller_tx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.323    baud_controller_tx_inst/counter_reg[0]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.437 r  baud_controller_tx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.437    baud_controller_tx_inst/counter_reg[4]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.750 r  baud_controller_tx_inst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.750    baud_controller_tx_inst/counter_reg[8]_i_1_n_4
    SLICE_X0Y106         FDCE                                         r  baud_controller_tx_inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.589    15.011    baud_controller_tx_inst/CLK
    SLICE_X0Y106         FDCE                                         r  baud_controller_tx_inst/counter_reg[11]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.062    15.338    baud_controller_tx_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 baud_controller_tx_inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 1.712ns (39.393%)  route 2.634ns (60.607%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.709     5.311    baud_controller_tx_inst/CLK
    SLICE_X0Y106         FDCE                                         r  baud_controller_tx_inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  baud_controller_tx_inst/counter_reg[10]/Q
                         net (fo=2, routed)           0.951     6.719    baud_controller_tx_inst/counter_reg[10]
    SLICE_X1Y105         LUT4 (Prop_lut4_I1_O)        0.124     6.843 r  baud_controller_tx_inst/FSM_sequential_stages[3]_i_5/O
                         net (fo=1, routed)           0.807     7.650    baud_controller_tx_inst/FSM_sequential_stages[3]_i_5_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  baud_controller_tx_inst/FSM_sequential_stages[3]_i_3/O
                         net (fo=31, routed)          0.875     8.649    baud_controller_tx_inst/counter1
    SLICE_X0Y104         LUT5 (Prop_lut5_I4_O)        0.124     8.773 r  baud_controller_tx_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     8.773    baud_controller_tx_inst/counter[0]_i_4_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.323 r  baud_controller_tx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.323    baud_controller_tx_inst/counter_reg[0]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.657 r  baud_controller_tx_inst/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.657    baud_controller_tx_inst/counter_reg[4]_i_1_n_6
    SLICE_X0Y105         FDCE                                         r  baud_controller_tx_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.589    15.011    baud_controller_tx_inst/CLK
    SLICE_X0Y105         FDCE                                         r  baud_controller_tx_inst/counter_reg[5]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y105         FDCE (Setup_fdce_C_D)        0.062    15.313    baud_controller_tx_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 baud_controller_tx_inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 1.731ns (39.657%)  route 2.634ns (60.343%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.709     5.311    baud_controller_tx_inst/CLK
    SLICE_X0Y106         FDCE                                         r  baud_controller_tx_inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  baud_controller_tx_inst/counter_reg[10]/Q
                         net (fo=2, routed)           0.951     6.719    baud_controller_tx_inst/counter_reg[10]
    SLICE_X1Y105         LUT4 (Prop_lut4_I1_O)        0.124     6.843 r  baud_controller_tx_inst/FSM_sequential_stages[3]_i_5/O
                         net (fo=1, routed)           0.807     7.650    baud_controller_tx_inst/FSM_sequential_stages[3]_i_5_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  baud_controller_tx_inst/FSM_sequential_stages[3]_i_3/O
                         net (fo=31, routed)          0.875     8.649    baud_controller_tx_inst/counter1
    SLICE_X0Y104         LUT5 (Prop_lut5_I4_O)        0.124     8.773 r  baud_controller_tx_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     8.773    baud_controller_tx_inst/counter[0]_i_4_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.323 r  baud_controller_tx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.323    baud_controller_tx_inst/counter_reg[0]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.437 r  baud_controller_tx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.437    baud_controller_tx_inst/counter_reg[4]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.676 r  baud_controller_tx_inst/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.676    baud_controller_tx_inst/counter_reg[8]_i_1_n_5
    SLICE_X0Y106         FDCE                                         r  baud_controller_tx_inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.589    15.011    baud_controller_tx_inst/CLK
    SLICE_X0Y106         FDCE                                         r  baud_controller_tx_inst/counter_reg[10]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.062    15.338    baud_controller_tx_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 baud_controller_tx_inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 1.691ns (39.098%)  route 2.634ns (60.902%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.709     5.311    baud_controller_tx_inst/CLK
    SLICE_X0Y106         FDCE                                         r  baud_controller_tx_inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  baud_controller_tx_inst/counter_reg[10]/Q
                         net (fo=2, routed)           0.951     6.719    baud_controller_tx_inst/counter_reg[10]
    SLICE_X1Y105         LUT4 (Prop_lut4_I1_O)        0.124     6.843 r  baud_controller_tx_inst/FSM_sequential_stages[3]_i_5/O
                         net (fo=1, routed)           0.807     7.650    baud_controller_tx_inst/FSM_sequential_stages[3]_i_5_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  baud_controller_tx_inst/FSM_sequential_stages[3]_i_3/O
                         net (fo=31, routed)          0.875     8.649    baud_controller_tx_inst/counter1
    SLICE_X0Y104         LUT5 (Prop_lut5_I4_O)        0.124     8.773 r  baud_controller_tx_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     8.773    baud_controller_tx_inst/counter[0]_i_4_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.323 r  baud_controller_tx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.323    baud_controller_tx_inst/counter_reg[0]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.636 r  baud_controller_tx_inst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.636    baud_controller_tx_inst/counter_reg[4]_i_1_n_4
    SLICE_X0Y105         FDCE                                         r  baud_controller_tx_inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.589    15.011    baud_controller_tx_inst/CLK
    SLICE_X0Y105         FDCE                                         r  baud_controller_tx_inst/counter_reg[7]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y105         FDCE (Setup_fdce_C_D)        0.062    15.313    baud_controller_tx_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 baud_controller_tx_inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 1.715ns (39.435%)  route 2.634ns (60.565%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.709     5.311    baud_controller_tx_inst/CLK
    SLICE_X0Y106         FDCE                                         r  baud_controller_tx_inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  baud_controller_tx_inst/counter_reg[10]/Q
                         net (fo=2, routed)           0.951     6.719    baud_controller_tx_inst/counter_reg[10]
    SLICE_X1Y105         LUT4 (Prop_lut4_I1_O)        0.124     6.843 r  baud_controller_tx_inst/FSM_sequential_stages[3]_i_5/O
                         net (fo=1, routed)           0.807     7.650    baud_controller_tx_inst/FSM_sequential_stages[3]_i_5_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  baud_controller_tx_inst/FSM_sequential_stages[3]_i_3/O
                         net (fo=31, routed)          0.875     8.649    baud_controller_tx_inst/counter1
    SLICE_X0Y104         LUT5 (Prop_lut5_I4_O)        0.124     8.773 r  baud_controller_tx_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     8.773    baud_controller_tx_inst/counter[0]_i_4_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.323 r  baud_controller_tx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.323    baud_controller_tx_inst/counter_reg[0]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.437 r  baud_controller_tx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.437    baud_controller_tx_inst/counter_reg[4]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.660 r  baud_controller_tx_inst/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.660    baud_controller_tx_inst/counter_reg[8]_i_1_n_7
    SLICE_X0Y106         FDCE                                         r  baud_controller_tx_inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.589    15.011    baud_controller_tx_inst/CLK
    SLICE_X0Y106         FDCE                                         r  baud_controller_tx_inst/counter_reg[8]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.062    15.338    baud_controller_tx_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 baud_controller_tx_inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 1.617ns (38.038%)  route 2.634ns (61.962%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.709     5.311    baud_controller_tx_inst/CLK
    SLICE_X0Y106         FDCE                                         r  baud_controller_tx_inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  baud_controller_tx_inst/counter_reg[10]/Q
                         net (fo=2, routed)           0.951     6.719    baud_controller_tx_inst/counter_reg[10]
    SLICE_X1Y105         LUT4 (Prop_lut4_I1_O)        0.124     6.843 r  baud_controller_tx_inst/FSM_sequential_stages[3]_i_5/O
                         net (fo=1, routed)           0.807     7.650    baud_controller_tx_inst/FSM_sequential_stages[3]_i_5_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  baud_controller_tx_inst/FSM_sequential_stages[3]_i_3/O
                         net (fo=31, routed)          0.875     8.649    baud_controller_tx_inst/counter1
    SLICE_X0Y104         LUT5 (Prop_lut5_I4_O)        0.124     8.773 r  baud_controller_tx_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     8.773    baud_controller_tx_inst/counter[0]_i_4_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.323 r  baud_controller_tx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.323    baud_controller_tx_inst/counter_reg[0]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.562 r  baud_controller_tx_inst/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.562    baud_controller_tx_inst/counter_reg[4]_i_1_n_5
    SLICE_X0Y105         FDCE                                         r  baud_controller_tx_inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.589    15.011    baud_controller_tx_inst/CLK
    SLICE_X0Y105         FDCE                                         r  baud_controller_tx_inst/counter_reg[6]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y105         FDCE (Setup_fdce_C_D)        0.062    15.313    baud_controller_tx_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                  5.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 transmit_module_inst/FSM_sequential_stages_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trasmitter_baud_inst/sample_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.321%)  route 0.079ns (29.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.598     1.517    transmit_module_inst/CLK
    SLICE_X3Y105         FDCE                                         r  transmit_module_inst/FSM_sequential_stages_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  transmit_module_inst/FSM_sequential_stages_reg[3]/Q
                         net (fo=11, routed)          0.079     1.737    transmit_module_inst/stages__0[3]
    SLICE_X2Y105         LUT6 (Prop_lut6_I2_O)        0.045     1.782 r  transmit_module_inst/sample_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.782    trasmitter_baud_inst/D[0]
    SLICE_X2Y105         FDCE                                         r  trasmitter_baud_inst/sample_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.871     2.036    trasmitter_baud_inst/CLK
    SLICE_X2Y105         FDCE                                         r  trasmitter_baud_inst/sample_counter_reg[0]/C
                         clock pessimism             -0.505     1.530    
    SLICE_X2Y105         FDCE (Hold_fdce_C_D)         0.121     1.651    trasmitter_baud_inst/sample_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 trasmitter_baud_inst/sample_counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trasmitter_baud_inst/sample_counter_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.598     1.517    trasmitter_baud_inst/CLK
    SLICE_X2Y105         FDPE                                         r  trasmitter_baud_inst/sample_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDPE (Prop_fdpe_C_Q)         0.164     1.681 r  trasmitter_baud_inst/sample_counter_reg[1]/Q
                         net (fo=4, routed)           0.174     1.855    trasmitter_baud_inst/sample_counter_reg__0[1]
    SLICE_X2Y105         LUT5 (Prop_lut5_I1_O)        0.043     1.898 r  trasmitter_baud_inst/sample_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.898    trasmitter_baud_inst/p_0_in[3]
    SLICE_X2Y105         FDPE                                         r  trasmitter_baud_inst/sample_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.871     2.036    trasmitter_baud_inst/CLK
    SLICE_X2Y105         FDPE                                         r  trasmitter_baud_inst/sample_counter_reg[3]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X2Y105         FDPE (Hold_fdpe_C_D)         0.131     1.648    trasmitter_baud_inst/sample_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 trasmitter_baud_inst/sample_counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trasmitter_baud_inst/sample_counter_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.598     1.517    trasmitter_baud_inst/CLK
    SLICE_X2Y105         FDPE                                         r  trasmitter_baud_inst/sample_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDPE (Prop_fdpe_C_Q)         0.164     1.681 r  trasmitter_baud_inst/sample_counter_reg[1]/Q
                         net (fo=4, routed)           0.174     1.855    trasmitter_baud_inst/sample_counter_reg__0[1]
    SLICE_X2Y105         LUT3 (Prop_lut3_I0_O)        0.045     1.900 r  trasmitter_baud_inst/sample_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.900    trasmitter_baud_inst/p_0_in[1]
    SLICE_X2Y105         FDPE                                         r  trasmitter_baud_inst/sample_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.871     2.036    trasmitter_baud_inst/CLK
    SLICE_X2Y105         FDPE                                         r  trasmitter_baud_inst/sample_counter_reg[1]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X2Y105         FDPE (Hold_fdpe_C_D)         0.120     1.637    trasmitter_baud_inst/sample_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 transmit_module_inst/FSM_sequential_stages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_module_inst/FSM_sequential_stages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.183ns (46.156%)  route 0.213ns (53.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.598     1.517    transmit_module_inst/CLK
    SLICE_X3Y105         FDCE                                         r  transmit_module_inst/FSM_sequential_stages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  transmit_module_inst/FSM_sequential_stages_reg[0]/Q
                         net (fo=12, routed)          0.213     1.872    transmit_module_inst/Q[0]
    SLICE_X3Y105         LUT4 (Prop_lut4_I1_O)        0.042     1.914 r  transmit_module_inst/FSM_sequential_stages[1]_i_1/O
                         net (fo=1, routed)           0.000     1.914    transmit_module_inst/FSM_sequential_stages[1]_i_1_n_0
    SLICE_X3Y105         FDCE                                         r  transmit_module_inst/FSM_sequential_stages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.871     2.036    transmit_module_inst/CLK
    SLICE_X3Y105         FDCE                                         r  transmit_module_inst/FSM_sequential_stages_reg[1]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y105         FDCE (Hold_fdce_C_D)         0.107     1.624    transmit_module_inst/FSM_sequential_stages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 transmit_module_inst/FSM_sequential_stages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_module_inst/FSM_sequential_stages_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.561%)  route 0.213ns (53.439%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.598     1.517    transmit_module_inst/CLK
    SLICE_X3Y105         FDCE                                         r  transmit_module_inst/FSM_sequential_stages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  transmit_module_inst/FSM_sequential_stages_reg[0]/Q
                         net (fo=12, routed)          0.213     1.872    transmit_module_inst/Q[0]
    SLICE_X3Y105         LUT4 (Prop_lut4_I0_O)        0.045     1.917 r  transmit_module_inst/FSM_sequential_stages[0]_i_1/O
                         net (fo=1, routed)           0.000     1.917    transmit_module_inst/FSM_sequential_stages[0]_i_1_n_0
    SLICE_X3Y105         FDCE                                         r  transmit_module_inst/FSM_sequential_stages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.871     2.036    transmit_module_inst/CLK
    SLICE_X3Y105         FDCE                                         r  transmit_module_inst/FSM_sequential_stages_reg[0]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y105         FDCE (Hold_fdce_C_D)         0.091     1.608    transmit_module_inst/FSM_sequential_stages_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 baud_controller_tx_inst/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.598     1.517    baud_controller_tx_inst/CLK
    SLICE_X0Y106         FDCE                                         r  baud_controller_tx_inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  baud_controller_tx_inst/counter_reg[11]/Q
                         net (fo=2, routed)           0.172     1.830    baud_controller_tx_inst/counter_reg[11]
    SLICE_X0Y106         LUT2 (Prop_lut2_I0_O)        0.045     1.875 r  baud_controller_tx_inst/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.875    baud_controller_tx_inst/counter[8]_i_2_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.938 r  baud_controller_tx_inst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.938    baud_controller_tx_inst/counter_reg[8]_i_1_n_4
    SLICE_X0Y106         FDCE                                         r  baud_controller_tx_inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.871     2.036    baud_controller_tx_inst/CLK
    SLICE_X0Y106         FDCE                                         r  baud_controller_tx_inst/counter_reg[11]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.105     1.622    baud_controller_tx_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 baud_controller_tx_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.598     1.517    baud_controller_tx_inst/CLK
    SLICE_X0Y105         FDCE                                         r  baud_controller_tx_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  baud_controller_tx_inst/counter_reg[7]/Q
                         net (fo=2, routed)           0.172     1.830    baud_controller_tx_inst/counter_reg[7]
    SLICE_X0Y105         LUT5 (Prop_lut5_I3_O)        0.045     1.875 r  baud_controller_tx_inst/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.875    baud_controller_tx_inst/counter[4]_i_2_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.938 r  baud_controller_tx_inst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.938    baud_controller_tx_inst/counter_reg[4]_i_1_n_4
    SLICE_X0Y105         FDCE                                         r  baud_controller_tx_inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.871     2.036    baud_controller_tx_inst/CLK
    SLICE_X0Y105         FDCE                                         r  baud_controller_tx_inst/counter_reg[7]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y105         FDCE (Hold_fdce_C_D)         0.105     1.622    baud_controller_tx_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 baud_controller_tx_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.598     1.517    baud_controller_tx_inst/CLK
    SLICE_X0Y104         FDCE                                         r  baud_controller_tx_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  baud_controller_tx_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.173     1.831    baud_controller_tx_inst/counter_reg[3]
    SLICE_X0Y104         LUT5 (Prop_lut5_I0_O)        0.045     1.876 r  baud_controller_tx_inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.876    baud_controller_tx_inst/counter[0]_i_2_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.939 r  baud_controller_tx_inst/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.939    baud_controller_tx_inst/counter_reg[0]_i_1_n_4
    SLICE_X0Y104         FDCE                                         r  baud_controller_tx_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.871     2.036    baud_controller_tx_inst/CLK
    SLICE_X0Y104         FDCE                                         r  baud_controller_tx_inst/counter_reg[3]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y104         FDCE (Hold_fdce_C_D)         0.105     1.622    baud_controller_tx_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 trasmitter_baud_inst/sample_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trasmitter_baud_inst/sample_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.385%)  route 0.232ns (52.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.598     1.517    trasmitter_baud_inst/CLK
    SLICE_X2Y105         FDCE                                         r  trasmitter_baud_inst/sample_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  trasmitter_baud_inst/sample_counter_reg[0]/Q
                         net (fo=5, routed)           0.232     1.913    trasmitter_baud_inst/Q[0]
    SLICE_X2Y105         LUT4 (Prop_lut4_I1_O)        0.045     1.958 r  trasmitter_baud_inst/sample_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.958    trasmitter_baud_inst/p_0_in[2]
    SLICE_X2Y105         FDCE                                         r  trasmitter_baud_inst/sample_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.871     2.036    trasmitter_baud_inst/CLK
    SLICE_X2Y105         FDCE                                         r  trasmitter_baud_inst/sample_counter_reg[2]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X2Y105         FDCE (Hold_fdce_C_D)         0.121     1.638    trasmitter_baud_inst/sample_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 baud_controller_tx_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.598     1.517    baud_controller_tx_inst/CLK
    SLICE_X0Y105         FDCE                                         r  baud_controller_tx_inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  baud_controller_tx_inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.184     1.842    baud_controller_tx_inst/counter_reg[4]
    SLICE_X0Y105         LUT5 (Prop_lut5_I3_O)        0.045     1.887 r  baud_controller_tx_inst/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     1.887    baud_controller_tx_inst/counter[4]_i_5_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.957 r  baud_controller_tx_inst/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.957    baud_controller_tx_inst/counter_reg[4]_i_1_n_7
    SLICE_X0Y105         FDCE                                         r  baud_controller_tx_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.871     2.036    baud_controller_tx_inst/CLK
    SLICE_X0Y105         FDCE                                         r  baud_controller_tx_inst/counter_reg[4]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y105         FDCE (Hold_fdce_C_D)         0.105     1.622    baud_controller_tx_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104    baud_controller_tx_inst/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    baud_controller_tx_inst/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    baud_controller_tx_inst/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y107    baud_controller_tx_inst/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y107    baud_controller_tx_inst/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y107    baud_controller_tx_inst/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104    baud_controller_tx_inst/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104    baud_controller_tx_inst/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104    baud_controller_tx_inst/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    baud_controller_tx_inst/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    baud_controller_tx_inst/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    baud_controller_tx_inst/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    baud_controller_tx_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    baud_controller_tx_inst/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    baud_controller_tx_inst/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    baud_controller_tx_inst/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    baud_controller_tx_inst/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    baud_controller_tx_inst/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    baud_controller_tx_inst/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    baud_controller_tx_inst/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    baud_controller_tx_inst/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    baud_controller_tx_inst/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    baud_controller_tx_inst/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    baud_controller_tx_inst/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    baud_controller_tx_inst/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    baud_controller_tx_inst/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    baud_controller_tx_inst/counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    baud_controller_tx_inst/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    baud_controller_tx_inst/counter_reg[1]/C



