<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">


<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    
    <title>fifos &mdash; VHDL-extras 1.0 documentation</title>
    
    <link rel="stylesheet" href="../../_static/alabaster.css" type="text/css" />
    <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
    <link rel="stylesheet" href="../../_static/project.css" type="text/css" />
    
    <script type="text/javascript">
      var DOCUMENTATION_OPTIONS = {
        URL_ROOT:    '../../',
        VERSION:     '1.0',
        COLLAPSE_INDEX: false,
        FILE_SUFFIX: '.html',
        HAS_SOURCE:  true
      };
    </script>
    <script type="text/javascript" src="../../_static/jquery.js"></script>
    <script type="text/javascript" src="../../_static/underscore.js"></script>
    <script type="text/javascript" src="../../_static/doctools.js"></script>
    <script type="text/javascript" src="http://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.0/MathJax.js?config=TeX-AMS_CHTML"></script>
    <link rel="top" title="VHDL-extras 1.0 documentation" href="../../index.html" />
    <link rel="next" title="glitch_filtering" href="glitch_filtering.html" />
    <link rel="prev" title="ddfs" href="ddfs.html" />
   
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9">

  </head>
  <body>  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body">
            
  <div class="section" id="fifos">
<h1>fifos<a class="headerlink" href="#fifos" title="Permalink to this headline">¶</a></h1>
<p><a class="reference external" href="https://github.com/kevinpt/vhdl-extras/blob/master/rtl/extras/fifos.vhdl">extras/fifos.vhdl</a></p>
<div class="section" id="dependencies">
<h2>Dependencies<a class="headerlink" href="#dependencies" title="Permalink to this headline">¶</a></h2>
<p><a class="reference internal" href="memory.html"><em>memory</em></a>
<a class="reference internal" href="sizing.html"><em>sizing</em></a>
<a class="reference internal" href="synchronizing.html"><em>synchronizing</em></a></p>
</div>
<div class="section" id="description">
<h2>Description<a class="headerlink" href="#description" title="Permalink to this headline">¶</a></h2>
<p>This package implements a set of generic FIFO components. There are three
variants. All use the same basic interface for the read/write ports and
status flags. The FIFOs have the following differences:</p>
<dl class="docutils">
<dt><a class="reference internal" href="#fifos.simple_fifo" title="fifos.simple_fifo"><tt class="xref vhdl vhdl-entity docutils literal"><span class="pre">simple_fifo</span></tt></a></dt>
<dd>Basic minimal FIFO for use in a single clock domain. This
component lacks the synchronizing logic needed for the
other two FIFOs and will synthesize more compactly.</dd>
<dt><a class="reference internal" href="#fifos.fifo" title="fifos.fifo"><tt class="xref vhdl vhdl-entity docutils literal"><span class="pre">fifo</span></tt></a></dt>
<dd>General FIFO with separate domains for read and write ports.</dd>
<dt><a class="reference internal" href="#fifos.packet_fifo" title="fifos.packet_fifo"><tt class="xref vhdl vhdl-entity docutils literal"><span class="pre">packet_fifo</span></tt></a></dt>
<dd>Extension of <tt class="docutils literal"><span class="pre">fifo</span></tt> component with ability to discard
written data before it is read. Useful for managing
packetized protocols with error detection at the end.</dd>
</dl>
<p>All of these FIFOs use the dual_port_ram component from the memory package.
Reads can be performed concurrently with writes. The dual_port_ram
<tt class="docutils literal"><span class="pre">SYNC_READ</span></tt> generic is provided on the FIFO components to select between
synchronous or asynchronous read ports. When <tt class="docutils literal"><span class="pre">SYNC_READ</span></tt> is false,
distributed memory will be synthesized rather than RAM primitives. The
read port will update one cycle earlier than when <tt class="docutils literal"><span class="pre">SYNC_READ</span></tt> is true.</p>
<p>The <tt class="docutils literal"><span class="pre">MEM_SIZE</span></tt> generic is used to set the number of words stored in the
FIFO. The read and write ports are unconstrained arrays. The size of
the words is established by the signals attached to the ports.</p>
<p>The FIFOs have the following status flags:</p>
<table border="1" class="docutils">
<colgroup>
<col width="19%" />
<col width="81%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>Empty</td>
<td>&#8216;1&#8217; when FIFO is empty</td>
</tr>
<tr class="row-even"><td>Full</td>
<td>&#8216;1&#8217; when FIFO is full</td>
</tr>
<tr class="row-odd"><td>Almost_empty</td>
<td>&#8216;1&#8217; when there are less than <tt class="docutils literal"><span class="pre">Almost_empty_thresh</span></tt>
words in the FIFO. &#8216;0&#8217; when completely empty.</td>
</tr>
<tr class="row-even"><td>Almost_full</td>
<td>&#8216;1&#8217; when there are less than <tt class="docutils literal"><span class="pre">Almost_full_thresh</span></tt>
unused words in the FIFO. &#8216;0&#8217; when completely full.</td>
</tr>
</tbody>
</table>
<p>Note that the almost empty and full flags are kept inactive when the
empty or full conditions are true.</p>
<p>For the dual clock domain FIFOs, the <tt class="docutils literal"><span class="pre">Full</span></tt> and <tt class="docutils literal"><span class="pre">Almost_full</span></tt> flags are
registered on the write port clock domain. The <tt class="docutils literal"><span class="pre">Empty</span></tt> and <tt class="docutils literal"><span class="pre">Almost_empty</span></tt>
flags are registered on the read port clock domain. If the <tt class="docutils literal"><span class="pre">Almost_*</span></tt>
thresholds are connected to signals they will need to be registered
in their corresponding domains.</p>
<p>Writes and reads can be performed continuously on successive cycles
until the Full or Empty flags become active. No effort is made to detect
overflow or underflow conditions. External logic can be used to check for
writes when full or reads when empty if necessary.</p>
<p>The dual clock domain FIFOs use four-phase synchronization to pass
internal address pointers across domains. This results in delayed
updating of the status flags after writes and reads are performed.
Proper operation is guaranteed but you will see behavior such as the
full condition persisting for a few cycles after space has been freed by
a read. This will add some latency in the flow of data through these FIFOs
but will not cause overflow or underflow to occur. This only affects
cross-domain flag updates that <em>deassert</em> the flags. Assertion of the
flags will not be delayed. i.e. a read when the FIFO contains one entry
will assert the Empty flag one cycle later. Likewise, a write when the
FIFO has one empty entry left will assert the Full flag one cycle later.</p>
<p>The <a class="reference internal" href="#fifos.simple_fifo" title="fifos.simple_fifo"><tt class="xref vhdl vhdl-entity docutils literal"><span class="pre">simple_fifo</span></tt></a> component always updates all of its status flags on the
cycle after a read or write regardless of whether thay are asserted or
deasserted.</p>
<p>The <tt class="docutils literal"><span class="pre">Almost_*</span></tt> flags use more complex comparison logic than the <tt class="docutils literal"><span class="pre">Full</span></tt> and
<tt class="docutils literal"><span class="pre">Empty</span> <span class="pre">flags</span></tt>. You can save some synthesized logic and boost clock speeds by
leaving them unconnected (open) if they are not needed in a design.
Similarly, if the thresholds are connected to constants rather than
signals, the comparison logic will be reduced during synthesis.</p>
<p>The <a class="reference internal" href="#fifos.packet_fifo" title="fifos.packet_fifo"><tt class="xref vhdl vhdl-entity docutils literal"><span class="pre">packet_fifo</span></tt></a> component has two additional control signals <tt class="docutils literal"><span class="pre">Keep</span></tt> and
<tt class="docutils literal"><span class="pre">Discard</span></tt>. When writing to the FIFO, the internal address pointers are
not updated on the read port domain until <tt class="docutils literal"><span class="pre">Keep</span></tt> is pulsed high. If written
data is not needed it can be dropped by pulsing <tt class="docutils literal"><span class="pre">Discard</span></tt> high. It is not
possible to discard data once <tt class="docutils literal"><span class="pre">Keep</span></tt> has been applied. Reads can be
performed concurrently with writes but the <tt class="docutils literal"><span class="pre">Empty</span></tt> flag will activate if
previously kept data is consumed even if new data has been written but
not yet retained with <tt class="docutils literal"><span class="pre">Keep</span></tt>.</p>
<span class="target" id="package-fifos"></span></div>
<div class="section" id="components">
<h2>Components<a class="headerlink" href="#components" title="Permalink to this headline">¶</a></h2>
<div class="section" id="simple-fifo">
<h3>simple_fifo<a class="headerlink" href="#simple-fifo" title="Permalink to this headline">¶</a></h3>
<object data="../../_images/symbol-31168fe7e540aa865a5aae23bfcfd4072e8abce5.svg" type="image/svg+xml">
            <p class="warning">component simple_fifo is
generic (
  RESET_ACTIVE_LEVEL : std_ulogic;
  MEM_SIZE : positive;
  SYNC_READ : boolean
);
port (
  --# {{clocks|}}
  Clock : in std_ulogic;
  Reset : in std_ulogic;
  --# {{data|Write port}}
  We : in std_ulogic;
  Wr_data : in std_ulogic_vector;
  --# {{Read port}}
  Re : in std_ulogic;
  Rd_data : out std_ulogic_vector;
  --# {{Status}}
  Empty : out std_ulogic;
  Full : out std_ulogic;
  Almost_empty_thresh : in natural;
  Almost_full_thresh : in natural;
  Almost_empty : out std_ulogic;
  Almost_full : out std_ulogic
);
end component;</p></object>
<div class="line-block">
<div class="line"><br /></div>
</div>
<dl class="entity">
<dt id="fifos.simple_fifo">
<tt class="descclassname">fifos.</tt><tt class="descname">simple_fifo</tt><a class="headerlink" href="#fifos.simple_fifo" title="Permalink to this definition">¶</a></dt>
<dd><p>Basic FIFO implementatioin for use on a single clock domain.</p>
<table class="docutils field-list" frame="void" rules="none">
<col class="field-name" />
<col class="field-body" />
<tbody valign="top">
<tr class="field-odd field"><th class="field-name">Generics:</th><td class="field-body"><ul class="first simple">
<li><strong>RESET_ACTIVE_LEVEL</strong> (<em>std_ulogic</em>) &#8211; Asynch. reset control level</li>
<li><strong>MEM_SIZE</strong> (<em>positive</em>) &#8211; Number or words in FIFO</li>
<li><strong>SYNC_READ</strong> (<em>boolean</em>) &#8211; Register outputs of read port memory</li>
</ul>
</td>
</tr>
<tr class="field-even field"><th class="field-name">Port:</th><td class="field-body"><ul class="first last simple">
<li><strong>Clock</strong> (<em>in std_ulogic</em>) &#8211; System clock</li>
<li><strong>Reset</strong> (<em>in std_ulogic</em>) &#8211; Asynchronous reset</li>
<li><strong>We</strong> (<em>in std_ulogic</em>) &#8211; Write enable</li>
<li><strong>Wr_data</strong> (<em>in std_ulogic_vector</em>) &#8211; Write data into FIFO</li>
<li><strong>Re</strong> (<em>in std_ulogic</em>) &#8211; Read enable</li>
<li><strong>Rd_data</strong> (<em>out std_ulogic_vector</em>) &#8211; Read data from FIFO</li>
<li><strong>Empty</strong> (<em>out std_ulogic</em>) &#8211; Empty flag</li>
<li><strong>Full</strong> (<em>out std_ulogic</em>) &#8211; Full flag</li>
<li><strong>Almost_empty_thresh</strong> (<em>in natural</em>) &#8211; Capacity level when almost empty</li>
<li><strong>Almost_full_thresh</strong> (<em>in natural</em>) &#8211; Capacity level when almost full</li>
<li><strong>Almost_empty</strong> (<em>out std_ulogic</em>) &#8211; Almost empty flag</li>
<li><strong>Almost_full</strong> (<em>out std_ulogic</em>) &#8211; Almost full flag</li>
</ul>
</td>
</tr>
</tbody>
</table>
</dd></dl>

</div>
<div class="section" id="fifo">
<h3>fifo<a class="headerlink" href="#fifo" title="Permalink to this headline">¶</a></h3>
<object data="../../_images/symbol-7cb00873fc72cad98a139a3e265f58b50aec124d.svg" type="image/svg+xml">
            <p class="warning">component fifo is
generic (
  RESET_ACTIVE_LEVEL : std_ulogic;
  MEM_SIZE : positive;
  SYNC_READ : boolean
);
port (
  --# {{data|Write port}}
  Wr_clock : in std_ulogic;
  Wr_reset : in std_ulogic;
  We : in std_ulogic;
  Wr_data : in std_ulogic_vector;
  --# {{Read port}}
  Rd_clock : in std_ulogic;
  Rd_reset : in std_ulogic;
  Re : in std_ulogic;
  Rd_data : out std_ulogic_vector;
  --# {{Status}}
  Empty : out std_ulogic;
  Full : out std_ulogic;
  Almost_empty_thresh : in natural;
  Almost_full_thresh : in natural;
  Almost_empty : out std_ulogic;
  Almost_full : out std_ulogic
);
end component;</p></object>
<div class="line-block">
<div class="line"><br /></div>
</div>
<dl class="entity">
<dt id="fifos.fifo">
<tt class="descclassname">fifos.</tt><tt class="descname">fifo</tt><a class="headerlink" href="#fifos.fifo" title="Permalink to this definition">¶</a></dt>
<dd><p>General purpose FIFO best used to transfer data across clock domains.</p>
<table class="docutils field-list" frame="void" rules="none">
<col class="field-name" />
<col class="field-body" />
<tbody valign="top">
<tr class="field-odd field"><th class="field-name">Generics:</th><td class="field-body"><ul class="first simple">
<li><strong>RESET_ACTIVE_LEVEL</strong> (<em>std_ulogic</em>) &#8211; Asynch. reset control level</li>
<li><strong>MEM_SIZE</strong> (<em>positive</em>) &#8211; Number or words in FIFO</li>
<li><strong>SYNC_READ</strong> (<em>boolean</em>) &#8211; Register outputs of read port memory</li>
</ul>
</td>
</tr>
<tr class="field-even field"><th class="field-name">Port:</th><td class="field-body"><ul class="first last simple">
<li><strong>Wr_clock</strong> (<em>in std_ulogic</em>) &#8211; Write port clock</li>
<li><strong>Wr_reset</strong> (<em>in std_ulogic</em>) &#8211; Asynchronous write port reset</li>
<li><strong>We</strong> (<em>in std_ulogic</em>) &#8211; Write enable</li>
<li><strong>Wr_data</strong> (<em>in std_ulogic_vector</em>) &#8211; Write data into FIFO</li>
<li><strong>Rd_clock</strong> (<em>in std_ulogic</em>) &#8211; Read port clock</li>
<li><strong>Rd_reset</strong> (<em>in std_ulogic</em>) &#8211; Asynchronous read port reset</li>
<li><strong>Re</strong> (<em>in std_ulogic</em>) &#8211; Read enable</li>
<li><strong>Rd_data</strong> (<em>out std_ulogic_vector</em>) &#8211; Read data from FIFO</li>
<li><strong>Empty</strong> (<em>out std_ulogic</em>) &#8211; Empty flag</li>
<li><strong>Full</strong> (<em>out std_ulogic</em>) &#8211; Full flag</li>
<li><strong>Almost_empty_thresh</strong> (<em>in natural</em>) &#8211; Capacity level when almost empty</li>
<li><strong>Almost_full_thresh</strong> (<em>in natural</em>) &#8211; Capacity level when almost full</li>
<li><strong>Almost_empty</strong> (<em>out std_ulogic</em>) &#8211; Almost empty flag</li>
<li><strong>Almost_full</strong> (<em>out std_ulogic</em>) &#8211; Almost full flag</li>
</ul>
</td>
</tr>
</tbody>
</table>
</dd></dl>

</div>
<div class="section" id="packet-fifo">
<h3>packet_fifo<a class="headerlink" href="#packet-fifo" title="Permalink to this headline">¶</a></h3>
<object data="../../_images/symbol-e791dba17a1faa4cd944bb5d9f5b65e1a6069745.svg" type="image/svg+xml">
            <p class="warning">component packet_fifo is
generic (
  RESET_ACTIVE_LEVEL : std_ulogic;
  MEM_SIZE : positive;
  SYNC_READ : boolean
);
port (
  --# {{data|Write port}}
  Wr_clock : in std_ulogic;
  Wr_reset : in std_ulogic;
  We : in std_ulogic;
  Wr_data : in std_ulogic_vector;
  Keep : in std_ulogic;
  Discard : in std_ulogic;
  --# {{Read port}}
  Rd_clock : in std_ulogic;
  Rd_reset : in std_ulogic;
  Re : in std_ulogic;
  Rd_data : out std_ulogic_vector;
  --# {{Status}}
  Empty : out std_ulogic;
  Full : out std_ulogic;
  Almost_empty_thresh : in natural;
  Almost_full_thresh : in natural;
  Almost_empty : out std_ulogic;
  Almost_full : out std_ulogic
);
end component;</p></object>
<div class="line-block">
<div class="line"><br /></div>
</div>
<dl class="entity">
<dt id="fifos.packet_fifo">
<tt class="descclassname">fifos.</tt><tt class="descname">packet_fifo</tt><a class="headerlink" href="#fifos.packet_fifo" title="Permalink to this definition">¶</a></dt>
<dd><p>This is a dual port FIFO with the ability to drop partially accumulated data. Ths permits
you to take in data that may be corrupted and drop it if a trailing checksum or CRC is not valid.</p>
<table class="docutils field-list" frame="void" rules="none">
<col class="field-name" />
<col class="field-body" />
<tbody valign="top">
<tr class="field-odd field"><th class="field-name">Generics:</th><td class="field-body"><ul class="first simple">
<li><strong>RESET_ACTIVE_LEVEL</strong> (<em>std_ulogic</em>) &#8211; Asynch. reset control level</li>
<li><strong>MEM_SIZE</strong> (<em>positive</em>) &#8211; Number or words in FIFO</li>
<li><strong>SYNC_READ</strong> (<em>boolean</em>) &#8211; Register outputs of read port memory</li>
</ul>
</td>
</tr>
<tr class="field-even field"><th class="field-name">Port:</th><td class="field-body"><ul class="first last simple">
<li><strong>Wr_clock</strong> (<em>in std_ulogic</em>) &#8211; Write port clock</li>
<li><strong>Wr_reset</strong> (<em>in std_ulogic</em>) &#8211; Asynchronous write port reset</li>
<li><strong>We</strong> (<em>in std_ulogic</em>) &#8211; Write enable</li>
<li><strong>Wr_data</strong> (<em>in std_ulogic_vector</em>) &#8211; Write data into FIFO</li>
<li><strong>Keep</strong> (<em>in std_ulogic</em>) &#8211; Store current write packet</li>
<li><strong>Discard</strong> (<em>in std_ulogic</em>) &#8211; Drop current erite packet</li>
<li><strong>Rd_clock</strong> (<em>in std_ulogic</em>) &#8211; Read port clock</li>
<li><strong>Rd_reset</strong> (<em>in std_ulogic</em>) &#8211; Asynchronous read port reset</li>
<li><strong>Re</strong> (<em>in std_ulogic</em>) &#8211; Read enable</li>
<li><strong>Rd_data</strong> (<em>out std_ulogic_vector</em>) &#8211; Read data from FIFO</li>
<li><strong>Empty</strong> (<em>out std_ulogic</em>) &#8211; Empty flag</li>
<li><strong>Full</strong> (<em>out std_ulogic</em>) &#8211; Full flag</li>
<li><strong>Almost_empty_thresh</strong> (<em>in natural</em>) &#8211; Capacity level when almost empty</li>
<li><strong>Almost_full_thresh</strong> (<em>in natural</em>) &#8211; Capacity level when almost full</li>
<li><strong>Almost_empty</strong> (<em>out std_ulogic</em>) &#8211; Almost empty flag</li>
<li><strong>Almost_full</strong> (<em>out std_ulogic</em>) &#8211; Almost full flag</li>
</ul>
</td>
</tr>
</tbody>
</table>
</dd></dl>

</div>
</div>
</div>


          </div>
        </div>
      </div>
      <div class="sphinxsidebar">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="../../index.html">
              <img class="logo" src="../../_static/vhdl-extras-sm.png" alt="Logo"/>
            </a></p>
<h1 class="logo"><a href="../../index.html">VHDL-extras</a></h1>



<p class="blurb">Flexible VHDL library</p>



<p>
<iframe src="https://ghbtns.com/github-btn.html?user=kevinpt&repo=vhdl-extras&type=watch&count=true&size=large"
  allowtransparency="true" frameborder="0" scrolling="0" width="200px" height="35px"></iframe>
</p>


<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="../../index.html">Documentation overview</a><ul>
      <li>Previous: <a href="ddfs.html" title="previous chapter">ddfs</a></li>
      <li>Next: <a href="glitch_filtering.html" title="next chapter">glitch_filtering</a></li>
  </ul></li>
</ul>
</div>
  <h3><a href="../../index.html">Table Of Contents</a></h3>
  <ul>
<li><a class="reference internal" href="#">fifos</a><ul>
<li><a class="reference internal" href="#dependencies">Dependencies</a></li>
<li><a class="reference internal" href="#description">Description</a></li>
<li><a class="reference internal" href="#components">Components</a><ul>
<li><a class="reference internal" href="#simple-fifo">simple_fifo</a></li>
<li><a class="reference internal" href="#fifo">fifo</a></li>
<li><a class="reference internal" href="#packet-fifo">packet_fifo</a></li>
</ul>
</li>
</ul>
</li>
</ul>
<h3>Other projects</h3>

<div id="proj_list">
<p>
<a href="http://kevinpt.github.io/opbasm/">Opbasm</a><br>
<a href="http://kevinpt.github.io/ripyl/">Ripyl</a><br>
<a href="http://code.google.com/p/vertcl">Vertcl</a><br>

<a href="http://kevinpt.github.io/lecroy-colorizer/">Lecroy-colorizer</a>
</p>
</div>

<script>
$(function() { // Retrieve list of repositories from Github and dynamically insert them into sidebar

if(!window.sessionStorage || !JSON) { return; } // Punt on crusty browsers (looking at you IE10)

function JSONP( url, callback ) {
	var id = ( 'jsonp' + Math.random() * new Date() ).replace('.', '');
	var script = document.createElement('script');
	script.src = url.replace( 'callback=?', 'callback=' + id );
	document.body.appendChild( script );
	window[ id ] = function( data ) {
		if (callback) {
			callback( data );
		}
	};
}

function insert_projects(projects) {
    var links = [];
    var cur_proj = "VHDL-extras".toLowerCase();
    $.each(projects, function(key, value) {
      if(key != cur_proj) {
        var title = key.replace(/^./, function(match) {return match.toUpperCase()}); // Capitalize first char
        links.push("<a href='"+ value +"'>" + title + "</a>");
      }
    });
    
    $("#proj_list").html("<p>"+ links.join("<br>") +"</p>");
}

var now = new Date().getTime();
if(sessionStorage.KTcacheTime && now - sessionStorage.KTcacheTime < 5*60*1000 ) { // Use cached values (5 min. expiry)
  insert_projects(JSON.parse(sessionStorage.KTprojects));
} else { // Retrieve current projects
  JSONP("https://api.github.com/users/kevinpt/repos?type=owner&callback=?", function(response) {
    var projects = {};
    $.each(response.data, function(index, value) {
      projects[value.name] = value.homepage;
    });
    
    insert_projects(projects);
    
    // Store data in session cache
    sessionStorage.KTprojects = JSON.stringify(projects);
    var now = new Date().getTime();
    sessionStorage.KTcacheTime = now;
  });  
}

});
</script>
<div id="searchbox" style="display: none">
  <h3>Quick search</h3>
    <form class="search" action="../../search.html" method="get">
      <input type="text" name="q" />
      <input type="submit" value="Go" />
      <input type="hidden" name="check_keywords" value="yes" />
      <input type="hidden" name="area" value="default" />
    </form>
    <p class="searchtip" style="font-size: 90%">
    Enter search terms or a module, class or function name.
    </p>
</div>
<script type="text/javascript">$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>

    <div class="footer">
      &copy;2015, Kevin Thibedeau.
      
      |
      <a href="../../_sources/rst/modules/fifos.txt"
          rel="nofollow">Page source</a>
    </div>

    

    


  </body>
</html>