<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Optimizer Toolkit Core: bdx_unc_r3.hh Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../icon_smaller.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Optimizer Toolkit Core
   </div>
   <div id="projectbrief">Performance Ecosystem for Performance Pioneers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="../../dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="../../dir_7c280a12b67dadfa54933f05072061a6.html">events</a></li><li class="navelem"><a class="el" href="../../dir_99470ca5a260450ccff98c118f8595ec.html">intel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">bdx_unc_r3.hh</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#pragma once</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="preprocessor">#include &lt;intel_priv.hh&gt;</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="keyword">namespace </span>optkit::intel::bdx_unc_r3{</div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;    <span class="keyword">enum</span> bdx_unc_r3 : uint64_t {</div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;        UNC_R3_CLOCKTICKS = 0x1, <span class="comment">// Counts the number of uclks in the QPI uclk domain.  This could be slightly different than the count in the Ubox because of enable/freeze delays.  However</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;        UNC_R3_C_HI_AD_CREDITS_EMPTY = 0x1f, <span class="comment">// No credits available to send to Cbox on the AD Ring (covers higher CBoxes)</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;        UNC_R3_C_HI_AD_CREDITS_EMPTY__MASK__BDX_UNC_R3_C_HI_AD_CREDITS_EMPTY__CBO10 = 0x400, <span class="comment">// CBox AD Credits Empty</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;        UNC_R3_C_HI_AD_CREDITS_EMPTY__MASK__BDX_UNC_R3_C_HI_AD_CREDITS_EMPTY__CBO11 = 0x800, <span class="comment">// CBox AD Credits Empty</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;        UNC_R3_C_HI_AD_CREDITS_EMPTY__MASK__BDX_UNC_R3_C_HI_AD_CREDITS_EMPTY__CBO12 = 0x1000, <span class="comment">// CBox AD Credits Empty</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;        UNC_R3_C_HI_AD_CREDITS_EMPTY__MASK__BDX_UNC_R3_C_HI_AD_CREDITS_EMPTY__CBO13 = 0x2000, <span class="comment">// CBox AD Credits Empty</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;        UNC_R3_C_HI_AD_CREDITS_EMPTY__MASK__BDX_UNC_R3_C_HI_AD_CREDITS_EMPTY__CBO14_16 = 0x4000, <span class="comment">// CBox AD Credits Empty</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;        UNC_R3_C_HI_AD_CREDITS_EMPTY__MASK__BDX_UNC_R3_C_HI_AD_CREDITS_EMPTY__CBO8 = 0x100, <span class="comment">// CBox AD Credits Empty</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        UNC_R3_C_HI_AD_CREDITS_EMPTY__MASK__BDX_UNC_R3_C_HI_AD_CREDITS_EMPTY__CBO9 = 0x200, <span class="comment">// CBox AD Credits Empty</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        UNC_R3_C_HI_AD_CREDITS_EMPTY__MASK__BDX_UNC_R3_C_HI_AD_CREDITS_EMPTY__CBO_15_17 = 0x8000, <span class="comment">// CBox AD Credits Empty</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        UNC_R3_C_LO_AD_CREDITS_EMPTY = 0x22, <span class="comment">// No credits available to send to Cbox on the AD Ring (covers lower CBoxes)</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        UNC_R3_C_LO_AD_CREDITS_EMPTY__MASK__BDX_UNC_R3_C_LO_AD_CREDITS_EMPTY__CBO0 = 0x100, <span class="comment">// CBox AD Credits Empty</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        UNC_R3_C_LO_AD_CREDITS_EMPTY__MASK__BDX_UNC_R3_C_LO_AD_CREDITS_EMPTY__CBO1 = 0x200, <span class="comment">// CBox AD Credits Empty</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        UNC_R3_C_LO_AD_CREDITS_EMPTY__MASK__BDX_UNC_R3_C_LO_AD_CREDITS_EMPTY__CBO2 = 0x400, <span class="comment">// CBox AD Credits Empty</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        UNC_R3_C_LO_AD_CREDITS_EMPTY__MASK__BDX_UNC_R3_C_LO_AD_CREDITS_EMPTY__CBO3 = 0x800, <span class="comment">// CBox AD Credits Empty</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        UNC_R3_C_LO_AD_CREDITS_EMPTY__MASK__BDX_UNC_R3_C_LO_AD_CREDITS_EMPTY__CBO4 = 0x1000, <span class="comment">// CBox AD Credits Empty</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        UNC_R3_C_LO_AD_CREDITS_EMPTY__MASK__BDX_UNC_R3_C_LO_AD_CREDITS_EMPTY__CBO5 = 0x2000, <span class="comment">// CBox AD Credits Empty</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        UNC_R3_C_LO_AD_CREDITS_EMPTY__MASK__BDX_UNC_R3_C_LO_AD_CREDITS_EMPTY__CBO6 = 0x4000, <span class="comment">// CBox AD Credits Empty</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        UNC_R3_C_LO_AD_CREDITS_EMPTY__MASK__BDX_UNC_R3_C_LO_AD_CREDITS_EMPTY__CBO7 = 0x8000, <span class="comment">// CBox AD Credits Empty</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        UNC_R3_HA_R2_BL_CREDITS_EMPTY = 0x2d, <span class="comment">// No credits available to send to either HA or R2 on the BL Ring</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        UNC_R3_HA_R2_BL_CREDITS_EMPTY__MASK__BDX_UNC_R3_HA_R2_BL_CREDITS_EMPTY__HA0 = 0x100, <span class="comment">// HA/R2 AD Credits Empty</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        UNC_R3_HA_R2_BL_CREDITS_EMPTY__MASK__BDX_UNC_R3_HA_R2_BL_CREDITS_EMPTY__HA1 = 0x200, <span class="comment">// HA/R2 AD Credits Empty</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        UNC_R3_HA_R2_BL_CREDITS_EMPTY__MASK__BDX_UNC_R3_HA_R2_BL_CREDITS_EMPTY__R2_NCB = 0x400, <span class="comment">// HA/R2 AD Credits Empty</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        UNC_R3_HA_R2_BL_CREDITS_EMPTY__MASK__BDX_UNC_R3_HA_R2_BL_CREDITS_EMPTY__R2_NCS = 0x800, <span class="comment">// HA/R2 AD Credits Empty</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        UNC_R3_QPI0_AD_CREDITS_EMPTY = 0x20, <span class="comment">// No credits available to send to QPI0 on the AD Ring</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        UNC_R3_QPI0_AD_CREDITS_EMPTY__MASK__BDX_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN0_HOM = 0x200, <span class="comment">// VN0 HOM messages</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        UNC_R3_QPI0_AD_CREDITS_EMPTY__MASK__BDX_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN0_NDR = 0x800, <span class="comment">// VN0 NDR messages</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        UNC_R3_QPI0_AD_CREDITS_EMPTY__MASK__BDX_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN0_SNP = 0x400, <span class="comment">// VN0 SNP messages</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        UNC_R3_QPI0_AD_CREDITS_EMPTY__MASK__BDX_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN1_HOM = 0x1000, <span class="comment">// VN1 HOM messages</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        UNC_R3_QPI0_AD_CREDITS_EMPTY__MASK__BDX_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN1_NDR = 0x4000, <span class="comment">// VN1 NDR messages</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        UNC_R3_QPI0_AD_CREDITS_EMPTY__MASK__BDX_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN1_SNP = 0x2000, <span class="comment">// VN1 SNP messages</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        UNC_R3_QPI0_AD_CREDITS_EMPTY__MASK__BDX_UNC_R3_QPI0_AD_CREDITS_EMPTY__VNA = 0x100, <span class="comment">// VNA messages</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        UNC_R3_QPI0_BL_CREDITS_EMPTY = 0x21, <span class="comment">// No credits available to send to QPI0 on the BL Ring</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        UNC_R3_QPI0_BL_CREDITS_EMPTY__MASK__BDX_UNC_R3_QPI0_BL_CREDITS_EMPTY__VN1_HOM = 0x1000, <span class="comment">// QPIx BL Credits Empty</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        UNC_R3_QPI0_BL_CREDITS_EMPTY__MASK__BDX_UNC_R3_QPI0_BL_CREDITS_EMPTY__VN1_NDR = 0x4000, <span class="comment">// QPIx BL Credits Empty</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        UNC_R3_QPI0_BL_CREDITS_EMPTY__MASK__BDX_UNC_R3_QPI0_BL_CREDITS_EMPTY__VN1_SNP = 0x2000, <span class="comment">// QPIx BL Credits Empty</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        UNC_R3_QPI0_BL_CREDITS_EMPTY__MASK__BDX_UNC_R3_QPI0_BL_CREDITS_EMPTY__VNA = 0x100, <span class="comment">// QPIx BL Credits Empty</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        UNC_R3_QPI1_AD_CREDITS_EMPTY = 0x2e, <span class="comment">// No credits available to send to QPI1 on the AD Ring</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        UNC_R3_QPI1_AD_CREDITS_EMPTY__MASK__BDX_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN0_HOM = 0x200, <span class="comment">// VN0 HOM messages</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        UNC_R3_QPI1_AD_CREDITS_EMPTY__MASK__BDX_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN0_NDR = 0x800, <span class="comment">// VN0 NDR messages</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        UNC_R3_QPI1_AD_CREDITS_EMPTY__MASK__BDX_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN0_SNP = 0x400, <span class="comment">// VN0 SNP messages</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        UNC_R3_QPI1_AD_CREDITS_EMPTY__MASK__BDX_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN1_HOM = 0x1000, <span class="comment">// VN1 HOM messages</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        UNC_R3_QPI1_AD_CREDITS_EMPTY__MASK__BDX_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN1_NDR = 0x4000, <span class="comment">// VN1 NDR messages</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        UNC_R3_QPI1_AD_CREDITS_EMPTY__MASK__BDX_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN1_SNP = 0x2000, <span class="comment">// VN1 SNP messages</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        UNC_R3_QPI1_AD_CREDITS_EMPTY__MASK__BDX_UNC_R3_QPI0_AD_CREDITS_EMPTY__VNA = 0x100, <span class="comment">// VNA messages</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        UNC_R3_QPI1_BL_CREDITS_EMPTY = 0x2f, <span class="comment">// No credits available to send to QPI1 on the BL Ring</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        UNC_R3_QPI1_BL_CREDITS_EMPTY__MASK__BDX_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN0_HOM = 0x200, <span class="comment">// VN0 HOM messages</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        UNC_R3_QPI1_BL_CREDITS_EMPTY__MASK__BDX_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN0_NDR = 0x800, <span class="comment">// VN0 NDR messages</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        UNC_R3_QPI1_BL_CREDITS_EMPTY__MASK__BDX_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN0_SNP = 0x400, <span class="comment">// VN0 SNP messages</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        UNC_R3_QPI1_BL_CREDITS_EMPTY__MASK__BDX_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN1_HOM = 0x1000, <span class="comment">// VN1 HOM messages</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        UNC_R3_QPI1_BL_CREDITS_EMPTY__MASK__BDX_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN1_NDR = 0x4000, <span class="comment">// VN1 NDR messages</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        UNC_R3_QPI1_BL_CREDITS_EMPTY__MASK__BDX_UNC_R3_QPI0_AD_CREDITS_EMPTY__VN1_SNP = 0x2000, <span class="comment">// VN1 SNP messages</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        UNC_R3_QPI1_BL_CREDITS_EMPTY__MASK__BDX_UNC_R3_QPI0_AD_CREDITS_EMPTY__VNA = 0x100, <span class="comment">// VNA messages</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        UNC_R3_RING_AD_USED = 0x7, <span class="comment">// Counts the number of cycles that the AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        UNC_R3_RING_AD_USED__MASK__BDX_UNC_R3_RING_AD_USED__CCW = 0xc00, <span class="comment">// Counterclockwise</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        UNC_R3_RING_AD_USED__MASK__BDX_UNC_R3_RING_AD_USED__CCW_EVEN = 0x400, <span class="comment">// Counterclockwise and Even</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        UNC_R3_RING_AD_USED__MASK__BDX_UNC_R3_RING_AD_USED__CCW_ODD = 0x800, <span class="comment">// Counterclockwise and Odd</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        UNC_R3_RING_AD_USED__MASK__BDX_UNC_R3_RING_AD_USED__CW = 0x300, <span class="comment">// Clockwise</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        UNC_R3_RING_AD_USED__MASK__BDX_UNC_R3_RING_AD_USED__CW_EVEN = 0x100, <span class="comment">// Clockwise and Even</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        UNC_R3_RING_AD_USED__MASK__BDX_UNC_R3_RING_AD_USED__CW_ODD = 0x200, <span class="comment">// Clockwise and Odd</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        UNC_R3_RING_AK_USED = 0x8, <span class="comment">// Counts the number of cycles that the AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        UNC_R3_RING_AK_USED__MASK__BDX_UNC_R3_RING_AD_USED__CCW = 0xc00, <span class="comment">// Counterclockwise</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        UNC_R3_RING_AK_USED__MASK__BDX_UNC_R3_RING_AD_USED__CCW_EVEN = 0x400, <span class="comment">// Counterclockwise and Even</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        UNC_R3_RING_AK_USED__MASK__BDX_UNC_R3_RING_AD_USED__CCW_ODD = 0x800, <span class="comment">// Counterclockwise and Odd</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        UNC_R3_RING_AK_USED__MASK__BDX_UNC_R3_RING_AD_USED__CW = 0x300, <span class="comment">// Clockwise</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        UNC_R3_RING_AK_USED__MASK__BDX_UNC_R3_RING_AD_USED__CW_EVEN = 0x100, <span class="comment">// Clockwise and Even</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        UNC_R3_RING_AK_USED__MASK__BDX_UNC_R3_RING_AD_USED__CW_ODD = 0x200, <span class="comment">// Clockwise and Odd</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        UNC_R3_RING_BL_USED = 0x9, <span class="comment">// Counts the number of cycles that the BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        UNC_R3_RING_BL_USED__MASK__BDX_UNC_R3_RING_AD_USED__CCW = 0xc00, <span class="comment">// Counterclockwise</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        UNC_R3_RING_BL_USED__MASK__BDX_UNC_R3_RING_AD_USED__CCW_EVEN = 0x400, <span class="comment">// Counterclockwise and Even</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        UNC_R3_RING_BL_USED__MASK__BDX_UNC_R3_RING_AD_USED__CCW_ODD = 0x800, <span class="comment">// Counterclockwise and Odd</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        UNC_R3_RING_BL_USED__MASK__BDX_UNC_R3_RING_AD_USED__CW = 0x300, <span class="comment">// Clockwise</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        UNC_R3_RING_BL_USED__MASK__BDX_UNC_R3_RING_AD_USED__CW_EVEN = 0x100, <span class="comment">// Clockwise and Even</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        UNC_R3_RING_BL_USED__MASK__BDX_UNC_R3_RING_AD_USED__CW_ODD = 0x200, <span class="comment">// Clockwise and Odd</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        UNC_R3_RING_IV_USED = 0xa, <span class="comment">// Counts the number of cycles that the IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sent</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        UNC_R3_RING_IV_USED__MASK__BDX_UNC_R3_RING_IV_USED__ANY = 0xf00, <span class="comment">// Any</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        UNC_R3_RING_IV_USED__MASK__BDX_UNC_R3_RING_IV_USED__CW = 0x300, <span class="comment">// Clockwise</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        UNC_R3_RING_SINK_STARVED = 0xe, <span class="comment">// Number of cycles the ringstop is in starvation (per ring)</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        UNC_R3_RING_SINK_STARVED__MASK__BDX_UNC_R3_RING_SINK_STARVED__AK = 0x200, <span class="comment">// AK</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        UNC_R3_RXR_CYCLES_NE = 0x10, <span class="comment">// Counts the number of cycles when the QPI Ingress is not empty.  This tracks one of the three rings that are used by the QPI agent.  This can be used in conjunction with the QPI Ingress Occupancy Accumulator event in order to calculate average queue occupancy.  Multiple ingress buffers can be tracked at a given time using multiple counters.</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        UNC_R3_RXR_CYCLES_NE__MASK__BDX_UNC_R3_RXR_CYCLES_NE__HOM = 0x100, <span class="comment">// Ingress Cycles Not Empty -- HOM</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        UNC_R3_RXR_CYCLES_NE__MASK__BDX_UNC_R3_RXR_CYCLES_NE__NDR = 0x400, <span class="comment">// Ingress Cycles Not Empty -- NDR</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        UNC_R3_RXR_CYCLES_NE__MASK__BDX_UNC_R3_RXR_CYCLES_NE__SNP = 0x200, <span class="comment">// Ingress Cycles Not Empty -- SNP</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        UNC_R3_RXR_CYCLES_NE_VN1 = 0x14, <span class="comment">// Counts the number of cycles when the QPI VN1  Ingress is not empty.  This tracks one of the three rings that are used by the QPI agent.  This can be used in conjunction with the QPI VN1  Ingress Occupancy Accumulator event in order to calculate average queue occupancy.  Multiple ingress buffers can be tracked at a given time using multiple counters.</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        UNC_R3_RXR_CYCLES_NE_VN1__MASK__BDX_UNC_R3_RXR_CYCLES_NE_VN1__DRS = 0x800, <span class="comment">// VN1 Ingress Cycles Not Empty -- DRS</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        UNC_R3_RXR_CYCLES_NE_VN1__MASK__BDX_UNC_R3_RXR_CYCLES_NE_VN1__HOM = 0x100, <span class="comment">// VN1 Ingress Cycles Not Empty -- HOM</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        UNC_R3_RXR_CYCLES_NE_VN1__MASK__BDX_UNC_R3_RXR_CYCLES_NE_VN1__NCB = 0x1000, <span class="comment">// VN1 Ingress Cycles Not Empty -- NCB</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        UNC_R3_RXR_CYCLES_NE_VN1__MASK__BDX_UNC_R3_RXR_CYCLES_NE_VN1__NCS = 0x2000, <span class="comment">// VN1 Ingress Cycles Not Empty -- NCS</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        UNC_R3_RXR_CYCLES_NE_VN1__MASK__BDX_UNC_R3_RXR_CYCLES_NE_VN1__NDR = 0x400, <span class="comment">// VN1 Ingress Cycles Not Empty -- NDR</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        UNC_R3_RXR_CYCLES_NE_VN1__MASK__BDX_UNC_R3_RXR_CYCLES_NE_VN1__SNP = 0x200, <span class="comment">// VN1 Ingress Cycles Not Empty -- SNP</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        UNC_R3_RXR_INSERTS = 0x11, <span class="comment">// Counts the number of allocations into the QPI Ingress.  This tracks one of the three rings that are used by the QPI agent.  This can be used in conjunction with the QPI Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        UNC_R3_RXR_INSERTS__MASK__BDX_UNC_R3_RXR_INSERTS__DRS = 0x800, <span class="comment">// Ingress Allocations -- DRS</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        UNC_R3_RXR_INSERTS__MASK__BDX_UNC_R3_RXR_INSERTS__HOM = 0x100, <span class="comment">// Ingress Allocations -- HOM</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        UNC_R3_RXR_INSERTS__MASK__BDX_UNC_R3_RXR_INSERTS__NCB = 0x1000, <span class="comment">// Ingress Allocations -- NCB</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        UNC_R3_RXR_INSERTS__MASK__BDX_UNC_R3_RXR_INSERTS__NCS = 0x2000, <span class="comment">// Ingress Allocations -- NCS</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        UNC_R3_RXR_INSERTS__MASK__BDX_UNC_R3_RXR_INSERTS__NDR = 0x400, <span class="comment">// Ingress Allocations -- NDR</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        UNC_R3_RXR_INSERTS__MASK__BDX_UNC_R3_RXR_INSERTS__SNP = 0x200, <span class="comment">// Ingress Allocations -- SNP</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        UNC_R3_RXR_INSERTS_VN1 = 0x15, <span class="comment">// Counts the number of allocations into the QPI VN1  Ingress.  This tracks one of the three rings that are used by the QPI agent.  This can be used in conjunction with the QPI VN1  Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        UNC_R3_RXR_INSERTS_VN1__MASK__BDX_UNC_R3_RXR_INSERTS__DRS = 0x800, <span class="comment">// Ingress Allocations -- DRS</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        UNC_R3_RXR_INSERTS_VN1__MASK__BDX_UNC_R3_RXR_INSERTS__HOM = 0x100, <span class="comment">// Ingress Allocations -- HOM</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        UNC_R3_RXR_INSERTS_VN1__MASK__BDX_UNC_R3_RXR_INSERTS__NCB = 0x1000, <span class="comment">// Ingress Allocations -- NCB</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        UNC_R3_RXR_INSERTS_VN1__MASK__BDX_UNC_R3_RXR_INSERTS__NCS = 0x2000, <span class="comment">// Ingress Allocations -- NCS</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        UNC_R3_RXR_INSERTS_VN1__MASK__BDX_UNC_R3_RXR_INSERTS__NDR = 0x400, <span class="comment">// Ingress Allocations -- NDR</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        UNC_R3_RXR_INSERTS_VN1__MASK__BDX_UNC_R3_RXR_INSERTS__SNP = 0x200, <span class="comment">// Ingress Allocations -- SNP</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        UNC_R3_RXR_OCCUPANCY_VN1 = 0x13, <span class="comment">// Accumulates the occupancy of a given QPI VN1  Ingress queue in each cycles.  This tracks one of the three ring Ingress buffers.  This can be used with the QPI VN1  Ingress Not Empty event to calculate average occupancy or the QPI VN1  Ingress Allocations event in order to calculate average queuing latency.</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        UNC_R3_RXR_OCCUPANCY_VN1__MASK__BDX_UNC_R3_RXR_INSERTS__DRS = 0x800, <span class="comment">// Ingress Allocations -- DRS</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        UNC_R3_RXR_OCCUPANCY_VN1__MASK__BDX_UNC_R3_RXR_INSERTS__HOM = 0x100, <span class="comment">// Ingress Allocations -- HOM</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        UNC_R3_RXR_OCCUPANCY_VN1__MASK__BDX_UNC_R3_RXR_INSERTS__NCB = 0x1000, <span class="comment">// Ingress Allocations -- NCB</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        UNC_R3_RXR_OCCUPANCY_VN1__MASK__BDX_UNC_R3_RXR_INSERTS__NCS = 0x2000, <span class="comment">// Ingress Allocations -- NCS</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        UNC_R3_RXR_OCCUPANCY_VN1__MASK__BDX_UNC_R3_RXR_INSERTS__NDR = 0x400, <span class="comment">// Ingress Allocations -- NDR</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        UNC_R3_RXR_OCCUPANCY_VN1__MASK__BDX_UNC_R3_RXR_INSERTS__SNP = 0x200, <span class="comment">// Ingress Allocations -- SNP</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        UNC_R3_SBO0_CREDITS_ACQUIRED = 0x28, <span class="comment">// Number of Sbo 0 credits acquired in a given cycle</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        UNC_R3_SBO0_CREDITS_ACQUIRED__MASK__BDX_UNC_R3_SBO0_CREDITS_ACQUIRED__AD = 0x100, <span class="comment">// SBo0 Credits Acquired -- For AD Ring</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        UNC_R3_SBO0_CREDITS_ACQUIRED__MASK__BDX_UNC_R3_SBO0_CREDITS_ACQUIRED__BL = 0x200, <span class="comment">// SBo0 Credits Acquired -- For BL Ring</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        UNC_R3_SBO1_CREDITS_ACQUIRED = 0x29, <span class="comment">// Number of Sbo 1 credits acquired in a given cycle</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        UNC_R3_SBO1_CREDITS_ACQUIRED__MASK__BDX_UNC_R3_SBO1_CREDITS_ACQUIRED__AD = 0x100, <span class="comment">// SBo1 Credits Acquired -- For AD Ring</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        UNC_R3_SBO1_CREDITS_ACQUIRED__MASK__BDX_UNC_R3_SBO1_CREDITS_ACQUIRED__BL = 0x200, <span class="comment">// SBo1 Credits Acquired -- For BL Ring</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        UNC_R3_STALL_NO_SBO_CREDIT = 0x2c, <span class="comment">// Number of cycles Egress is stalled waiting for an Sbo credit to become available.  Per Sbo</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        UNC_R3_STALL_NO_SBO_CREDIT__MASK__BDX_UNC_R3_STALL_NO_SBO_CREDIT__SBO0_AD = 0x100, <span class="comment">// Stall on No Sbo Credits -- For SBo0</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        UNC_R3_STALL_NO_SBO_CREDIT__MASK__BDX_UNC_R3_STALL_NO_SBO_CREDIT__SBO0_BL = 0x400, <span class="comment">// Stall on No Sbo Credits -- For SBo0</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        UNC_R3_STALL_NO_SBO_CREDIT__MASK__BDX_UNC_R3_STALL_NO_SBO_CREDIT__SBO1_AD = 0x200, <span class="comment">// Stall on No Sbo Credits -- For SBo1</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        UNC_R3_STALL_NO_SBO_CREDIT__MASK__BDX_UNC_R3_STALL_NO_SBO_CREDIT__SBO1_BL = 0x800, <span class="comment">// Stall on No Sbo Credits -- For SBo1</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        UNC_R3_TXR_NACK = 0x26, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        UNC_R3_TXR_NACK__MASK__BDX_UNC_R3_TXR_NACK__DN_AD = 0x100, <span class="comment">// Egress CCW NACK -- AD CCW</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        UNC_R3_TXR_NACK__MASK__BDX_UNC_R3_TXR_NACK__DN_AK = 0x400, <span class="comment">// Egress CCW NACK -- AK CCW</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        UNC_R3_TXR_NACK__MASK__BDX_UNC_R3_TXR_NACK__DN_BL = 0x200, <span class="comment">// Egress CCW NACK -- BL CCW</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        UNC_R3_TXR_NACK__MASK__BDX_UNC_R3_TXR_NACK__UP_AD = 0x800, <span class="comment">// Egress CCW NACK -- AK CCW</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        UNC_R3_TXR_NACK__MASK__BDX_UNC_R3_TXR_NACK__UP_AK = 0x2000, <span class="comment">// Egress CCW NACK -- BL CW</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        UNC_R3_TXR_NACK__MASK__BDX_UNC_R3_TXR_NACK__UP_BL = 0x1000, <span class="comment">// Egress CCW NACK -- BL CCW</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        UNC_R3_VN0_CREDITS_REJECT = 0x37, <span class="comment">// Number of times a request failed to acquire a DRS VN0 credit.  In order for a request to be transferred across QPI</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        UNC_R3_VN0_CREDITS_REJECT__MASK__BDX_UNC_R3_VN0_CREDITS_REJECT__DRS = 0x800, <span class="comment">// VN0 Credit Acquisition Failed on DRS -- DRS Message Class</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        UNC_R3_VN0_CREDITS_REJECT__MASK__BDX_UNC_R3_VN0_CREDITS_REJECT__HOM = 0x100, <span class="comment">// VN0 Credit Acquisition Failed on DRS -- HOM Message Class</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        UNC_R3_VN0_CREDITS_REJECT__MASK__BDX_UNC_R3_VN0_CREDITS_REJECT__NCB = 0x1000, <span class="comment">// VN0 Credit Acquisition Failed on DRS -- NCB Message Class</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        UNC_R3_VN0_CREDITS_REJECT__MASK__BDX_UNC_R3_VN0_CREDITS_REJECT__NCS = 0x2000, <span class="comment">// VN0 Credit Acquisition Failed on DRS -- NCS Message Class</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        UNC_R3_VN0_CREDITS_REJECT__MASK__BDX_UNC_R3_VN0_CREDITS_REJECT__NDR = 0x400, <span class="comment">// VN0 Credit Acquisition Failed on DRS -- NDR Message Class</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        UNC_R3_VN0_CREDITS_REJECT__MASK__BDX_UNC_R3_VN0_CREDITS_REJECT__SNP = 0x200, <span class="comment">// VN0 Credit Acquisition Failed on DRS -- SNP Message Class</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        UNC_R3_VN0_CREDITS_USED = 0x36, <span class="comment">// Number of times a VN0 credit was used on the DRS message channel.  In order for a request to be transferred across QPI</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        UNC_R3_VN0_CREDITS_USED__MASK__BDX_UNC_R3_VN0_CREDITS_USED__DRS = 0x800, <span class="comment">// VN0 Credit Used -- DRS Message Class</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        UNC_R3_VN0_CREDITS_USED__MASK__BDX_UNC_R3_VN0_CREDITS_USED__HOM = 0x100, <span class="comment">// VN0 Credit Used -- HOM Message Class</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        UNC_R3_VN0_CREDITS_USED__MASK__BDX_UNC_R3_VN0_CREDITS_USED__NCB = 0x1000, <span class="comment">// VN0 Credit Used -- NCB Message Class</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        UNC_R3_VN0_CREDITS_USED__MASK__BDX_UNC_R3_VN0_CREDITS_USED__NCS = 0x2000, <span class="comment">// VN0 Credit Used -- NCS Message Class</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        UNC_R3_VN0_CREDITS_USED__MASK__BDX_UNC_R3_VN0_CREDITS_USED__NDR = 0x400, <span class="comment">// VN0 Credit Used -- NDR Message Class</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        UNC_R3_VN0_CREDITS_USED__MASK__BDX_UNC_R3_VN0_CREDITS_USED__SNP = 0x200, <span class="comment">// VN0 Credit Used -- SNP Message Class</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        UNC_R3_VN1_CREDITS_REJECT = 0x39, <span class="comment">// Number of times a request failed to acquire a VN1 credit.  In order for a request to be transferred across QPI</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        UNC_R3_VN1_CREDITS_REJECT__MASK__BDX_UNC_R3_VN1_CREDITS_REJECT__DRS = 0x800, <span class="comment">// VN1 Credit Acquisition Failed on DRS -- DRS Message Class</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        UNC_R3_VN1_CREDITS_REJECT__MASK__BDX_UNC_R3_VN1_CREDITS_REJECT__HOM = 0x100, <span class="comment">// VN1 Credit Acquisition Failed on DRS -- HOM Message Class</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        UNC_R3_VN1_CREDITS_REJECT__MASK__BDX_UNC_R3_VN1_CREDITS_REJECT__NCB = 0x1000, <span class="comment">// VN1 Credit Acquisition Failed on DRS -- NCB Message Class</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        UNC_R3_VN1_CREDITS_REJECT__MASK__BDX_UNC_R3_VN1_CREDITS_REJECT__NCS = 0x2000, <span class="comment">// VN1 Credit Acquisition Failed on DRS -- NCS Message Class</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        UNC_R3_VN1_CREDITS_REJECT__MASK__BDX_UNC_R3_VN1_CREDITS_REJECT__NDR = 0x400, <span class="comment">// VN1 Credit Acquisition Failed on DRS -- NDR Message Class</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        UNC_R3_VN1_CREDITS_REJECT__MASK__BDX_UNC_R3_VN1_CREDITS_REJECT__SNP = 0x200, <span class="comment">// VN1 Credit Acquisition Failed on DRS -- SNP Message Class</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        UNC_R3_VN1_CREDITS_USED = 0x38, <span class="comment">// Number of times a VN1 credit was used on the DRS message channel.  In order for a request to be transferred across QPI</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        UNC_R3_VN1_CREDITS_USED__MASK__BDX_UNC_R3_VN1_CREDITS_USED__DRS = 0x800, <span class="comment">// VN1 Credit Used -- DRS Message Class</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        UNC_R3_VN1_CREDITS_USED__MASK__BDX_UNC_R3_VN1_CREDITS_USED__HOM = 0x100, <span class="comment">// VN1 Credit Used -- HOM Message Class</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        UNC_R3_VN1_CREDITS_USED__MASK__BDX_UNC_R3_VN1_CREDITS_USED__NCB = 0x1000, <span class="comment">// VN1 Credit Used -- NCB Message Class</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        UNC_R3_VN1_CREDITS_USED__MASK__BDX_UNC_R3_VN1_CREDITS_USED__NCS = 0x2000, <span class="comment">// VN1 Credit Used -- NCS Message Class</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        UNC_R3_VN1_CREDITS_USED__MASK__BDX_UNC_R3_VN1_CREDITS_USED__NDR = 0x400, <span class="comment">// VN1 Credit Used -- NDR Message Class</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        UNC_R3_VN1_CREDITS_USED__MASK__BDX_UNC_R3_VN1_CREDITS_USED__SNP = 0x200, <span class="comment">// VN1 Credit Used -- SNP Message Class</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        UNC_R3_VNA_CREDITS_ACQUIRED = 0x33, <span class="comment">// Number of QPI VNA Credit acquisitions.  This event can be used in conjunction with the VNA In-Use Accumulator to calculate the average lifetime of a credit holder.  VNA credits are used by all message classes in order to communicate across QPI.  If a packet is unable to acquire credits</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        UNC_R3_VNA_CREDITS_ACQUIRED__MASK__BDX_UNC_R3_VNA_CREDITS_ACQUIRED__AD = 0x100, <span class="comment">// VNA credit Acquisitions -- HOM Message Class</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        UNC_R3_VNA_CREDITS_ACQUIRED__MASK__BDX_UNC_R3_VNA_CREDITS_ACQUIRED__BL = 0x400, <span class="comment">// VNA credit Acquisitions -- HOM Message Class</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        UNC_R3_VNA_CREDITS_REJECT = 0x34, <span class="comment">// Number of attempted VNA credit acquisitions that were rejected because the VNA credit pool was full (or almost full).  It is possible to filter this event by message class.  Some packets use more than one flit buffer</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        UNC_R3_VNA_CREDITS_REJECT__MASK__BDX_UNC_R3_VNA_CREDITS_REJECT__DRS = 0x800, <span class="comment">// VNA Credit Reject -- DRS Message Class</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        UNC_R3_VNA_CREDITS_REJECT__MASK__BDX_UNC_R3_VNA_CREDITS_REJECT__HOM = 0x100, <span class="comment">// VNA Credit Reject -- HOM Message Class</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        UNC_R3_VNA_CREDITS_REJECT__MASK__BDX_UNC_R3_VNA_CREDITS_REJECT__NCB = 0x1000, <span class="comment">// VNA Credit Reject -- NCB Message Class</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        UNC_R3_VNA_CREDITS_REJECT__MASK__BDX_UNC_R3_VNA_CREDITS_REJECT__NCS = 0x2000, <span class="comment">// VNA Credit Reject -- NCS Message Class</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        UNC_R3_VNA_CREDITS_REJECT__MASK__BDX_UNC_R3_VNA_CREDITS_REJECT__NDR = 0x400, <span class="comment">// VNA Credit Reject -- NDR Message Class</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        UNC_R3_VNA_CREDITS_REJECT__MASK__BDX_UNC_R3_VNA_CREDITS_REJECT__SNP = 0x200, <span class="comment">// VNA Credit Reject -- SNP Message Class</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    };</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;};</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160; </div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="keyword">namespace </span>bdx_unc_r3 = optkit::intel::bdx_unc_r3;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
