# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../p04.srcs/sources_1/new/e1_Count_consec_ones.vhd" \

# Do not sort compile order
nosort
