#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Sun Jun  1 17:06:53 2014
# Process ID: 26652
# Log file: /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/project.runs/synth_1/lloyds_kernel_top.rds
# Journal file: /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from /opt/Xilinx/2013.4/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source lloyds_kernel_top.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_property target_language VHDL [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# read_vhdl {
#   /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_buffer_int_buffer.vhd
#   /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer_int_buffer.vhd
#   /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer_int_buffer.vhd
#   /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_buffer.vhd
#   /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer.vhd
#   /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer.vhd
#   /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_output_buffer_min_idx_V.vhd
#   /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd
#   /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_data_points_buffer_0_value.vhd
#   /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_centres_buffer_0_value.vhd
#   /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_add_32ns_32ns_32_1.vhd
#   /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd
# }
# read_xdc /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.xdc
# set_property used_in_implementation false [get_files /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/project.data/wt [current_project]
# set_property parent.project_dir /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl [current_project]
# synth_design -top lloyds_kernel_top -part xc7z020clg484-1 -no_lc -no_iobuf -mode out_of_context
Command: synth_design -top lloyds_kernel_top -part xc7z020clg484-1 -no_lc -no_iobuf -mode out_of_context

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 768.609 ; gain = 148.391
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd:47]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lloyds_kernel_top_data_points_buffer_0_value' declared at '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_data_points_buffer_0_value.vhd:77' bound to instance 'data_points_buffer_0_value_U' of component 'lloyds_kernel_top_data_points_buffer_0_value' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd:479]
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_data_points_buffer_0_value__parameterized0' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_data_points_buffer_0_value.vhd:92]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lloyds_kernel_top_data_points_buffer_0_value_ram' declared at '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_data_points_buffer_0_value.vhd:13' bound to instance 'lloyds_kernel_top_data_points_buffer_0_value_ram_U' of component 'lloyds_kernel_top_data_points_buffer_0_value_ram' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_data_points_buffer_0_value.vhd:107]
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_data_points_buffer_0_value_ram' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_data_points_buffer_0_value.vhd:31]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter awidth bound to: 4 - type: integer 
	Parameter mem_size bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_data_points_buffer_0_value_ram' (1#1) [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_data_points_buffer_0_value.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_data_points_buffer_0_value__parameterized0' (2#1) [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_data_points_buffer_0_value.vhd:92]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lloyds_kernel_top_data_points_buffer_0_value' declared at '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_data_points_buffer_0_value.vhd:77' bound to instance 'data_points_buffer_1_value_U' of component 'lloyds_kernel_top_data_points_buffer_0_value' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd:493]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lloyds_kernel_top_data_points_buffer_0_value' declared at '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_data_points_buffer_0_value.vhd:77' bound to instance 'data_points_buffer_2_value_U' of component 'lloyds_kernel_top_data_points_buffer_0_value' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd:507]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'lloyds_kernel_top_centres_buffer_0_value' declared at '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_centres_buffer_0_value.vhd:77' bound to instance 'centres_buffer_0_value_U' of component 'lloyds_kernel_top_centres_buffer_0_value' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd:521]
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_centres_buffer_0_value__parameterized0' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_centres_buffer_0_value.vhd:92]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'lloyds_kernel_top_centres_buffer_0_value_ram' declared at '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_centres_buffer_0_value.vhd:13' bound to instance 'lloyds_kernel_top_centres_buffer_0_value_ram_U' of component 'lloyds_kernel_top_centres_buffer_0_value_ram' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_centres_buffer_0_value.vhd:107]
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_centres_buffer_0_value_ram' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_centres_buffer_0_value.vhd:31]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter mem_size bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_centres_buffer_0_value_ram' (3#1) [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_centres_buffer_0_value.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_centres_buffer_0_value__parameterized0' (4#1) [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_centres_buffer_0_value.vhd:92]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'lloyds_kernel_top_centres_buffer_0_value' declared at '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_centres_buffer_0_value.vhd:77' bound to instance 'centres_buffer_1_value_U' of component 'lloyds_kernel_top_centres_buffer_0_value' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd:535]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'lloyds_kernel_top_centres_buffer_0_value' declared at '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_centres_buffer_0_value.vhd:77' bound to instance 'centres_buffer_2_value_U' of component 'lloyds_kernel_top_centres_buffer_0_value' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd:549]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lloyds_kernel_top_output_buffer_min_idx_V' declared at '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_output_buffer_min_idx_V.vhd:77' bound to instance 'output_buffer_min_idx_V_U' of component 'lloyds_kernel_top_output_buffer_min_idx_V' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd:563]
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_output_buffer_min_idx_V__parameterized0' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_output_buffer_min_idx_V.vhd:92]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lloyds_kernel_top_output_buffer_min_idx_V_ram' declared at '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_output_buffer_min_idx_V.vhd:13' bound to instance 'lloyds_kernel_top_output_buffer_min_idx_V_ram_U' of component 'lloyds_kernel_top_output_buffer_min_idx_V_ram' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_output_buffer_min_idx_V.vhd:107]
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_output_buffer_min_idx_V_ram' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_output_buffer_min_idx_V.vhd:31]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 8 - type: integer 
	Parameter awidth bound to: 4 - type: integer 
	Parameter mem_size bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_output_buffer_min_idx_V_ram' (5#1) [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_output_buffer_min_idx_V.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_output_buffer_min_idx_V__parameterized0' (6#1) [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_output_buffer_min_idx_V.vhd:92]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lloyds_kernel_top_data_points_buffer_0_value' declared at '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_data_points_buffer_0_value.vhd:77' bound to instance 'output_buffer_sum_sq_U' of component 'lloyds_kernel_top_data_points_buffer_0_value' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd:577]
INFO: [Synth 8-3491] module 'load_centres_buffer' declared at '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer.vhd:12' bound to instance 'grp_load_centres_buffer_fu_337' of component 'load_centres_buffer' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd:591]
INFO: [Synth 8-638] synthesizing module 'load_centres_buffer' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer.vhd:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 768 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'load_centres_buffer_int_buffer' declared at '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer_int_buffer.vhd:102' bound to instance 'int_buffer_U' of component 'load_centres_buffer_int_buffer' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer.vhd:173]
INFO: [Synth 8-638] synthesizing module 'load_centres_buffer_int_buffer__parameterized0' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer_int_buffer.vhd:120]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 768 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'load_centres_buffer_int_buffer_ram' declared at '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer_int_buffer.vhd:13' bound to instance 'load_centres_buffer_int_buffer_ram_U' of component 'load_centres_buffer_int_buffer_ram' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer_int_buffer.vhd:138]
INFO: [Synth 8-638] synthesizing module 'load_centres_buffer_int_buffer_ram' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer_int_buffer.vhd:34]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter awidth bound to: 10 - type: integer 
	Parameter mem_size bound to: 768 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'load_centres_buffer_int_buffer_ram' (7#1) [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer_int_buffer.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'load_centres_buffer_int_buffer__parameterized0' (8#1) [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer_int_buffer.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'load_centres_buffer' (9#1) [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer.vhd:46]
INFO: [Synth 8-3491] module 'load_points_buffer' declared at '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer.vhd:12' bound to instance 'grp_load_points_buffer_fu_349' of component 'load_points_buffer' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd:623]
INFO: [Synth 8-638] synthesizing module 'load_points_buffer' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer.vhd:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 48 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'load_points_buffer_int_buffer' declared at '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer_int_buffer.vhd:102' bound to instance 'int_buffer_U' of component 'load_points_buffer_int_buffer' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer.vhd:163]
INFO: [Synth 8-638] synthesizing module 'load_points_buffer_int_buffer__parameterized0' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer_int_buffer.vhd:120]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 48 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'load_points_buffer_int_buffer_ram' declared at '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer_int_buffer.vhd:13' bound to instance 'load_points_buffer_int_buffer_ram_U' of component 'load_points_buffer_int_buffer_ram' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer_int_buffer.vhd:138]
INFO: [Synth 8-638] synthesizing module 'load_points_buffer_int_buffer_ram' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer_int_buffer.vhd:34]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter awidth bound to: 6 - type: integer 
	Parameter mem_size bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'load_points_buffer_int_buffer_ram' (10#1) [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer_int_buffer.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'load_points_buffer_int_buffer__parameterized0' (11#1) [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer_int_buffer.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'load_points_buffer' (12#1) [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer.vhd:46]
INFO: [Synth 8-3491] module 'store_output_buffer' declared at '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_buffer.vhd:12' bound to instance 'grp_store_output_buffer_fu_362' of component 'store_output_buffer' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd:655]
INFO: [Synth 8-638] synthesizing module 'store_output_buffer' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_buffer.vhd:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'store_output_buffer_int_buffer' declared at '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_buffer_int_buffer.vhd:93' bound to instance 'int_buffer_U' of component 'store_output_buffer_int_buffer' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_buffer.vhd:126]
INFO: [Synth 8-638] synthesizing module 'store_output_buffer_int_buffer__parameterized0' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_buffer_int_buffer.vhd:112]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'store_output_buffer_int_buffer_ram' declared at '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_buffer_int_buffer.vhd:13' bound to instance 'store_output_buffer_int_buffer_ram_U' of component 'store_output_buffer_int_buffer_ram' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_buffer_int_buffer.vhd:131]
INFO: [Synth 8-638] synthesizing module 'store_output_buffer_int_buffer_ram' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_buffer_int_buffer.vhd:35]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter awidth bound to: 5 - type: integer 
	Parameter mem_size bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'store_output_buffer_int_buffer_ram' (13#1) [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_buffer_int_buffer.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'store_output_buffer_int_buffer__parameterized0' (14#1) [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_buffer_int_buffer.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'store_output_buffer' (15#1) [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_buffer.vhd:40]
	Parameter ID bound to: 21 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'lloyds_kernel_top_mul_32s_32s_64_6' declared at '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:63' bound to instance 'lloyds_kernel_top_mul_32s_32s_64_6_U21' of component 'lloyds_kernel_top_mul_32s_32s_64_6' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd:681]
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_mul_32s_32s_64_6__parameterized0' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:79]
	Parameter ID bound to: 21 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0' declared at '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:12' bound to instance 'lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U' of component 'lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:93]
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:21]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:23]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0' (16#1) [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_mul_32s_32s_64_6__parameterized0' (17#1) [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:79]
	Parameter ID bound to: 22 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'lloyds_kernel_top_mul_32s_32s_64_6' declared at '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:63' bound to instance 'lloyds_kernel_top_mul_32s_32s_64_6_U22' of component 'lloyds_kernel_top_mul_32s_32s_64_6' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd:696]
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_mul_32s_32s_64_6__parameterized2' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:79]
	Parameter ID bound to: 22 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0' declared at '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:12' bound to instance 'lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U' of component 'lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_mul_32s_32s_64_6__parameterized2' (17#1) [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:79]
	Parameter ID bound to: 23 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'lloyds_kernel_top_mul_32s_32s_64_6' declared at '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:63' bound to instance 'lloyds_kernel_top_mul_32s_32s_64_6_U23' of component 'lloyds_kernel_top_mul_32s_32s_64_6' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd:711]
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_mul_32s_32s_64_6__parameterized4' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:79]
	Parameter ID bound to: 23 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0' declared at '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:12' bound to instance 'lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U' of component 'lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_mul_32s_32s_64_6__parameterized4' (17#1) [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:79]
	Parameter ID bound to: 24 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lloyds_kernel_top_add_32ns_32ns_32_1' declared at '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_add_32ns_32ns_32_1.vhd:33' bound to instance 'lloyds_kernel_top_add_32ns_32ns_32_1_U24' of component 'lloyds_kernel_top_add_32ns_32ns_32_1' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd:726]
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_add_32ns_32ns_32_1__parameterized0' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_add_32ns_32ns_32_1.vhd:46]
	Parameter ID bound to: 24 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0' declared at '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_add_32ns_32ns_32_1.vhd:14' bound to instance 'lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0_U' of component 'lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_add_32ns_32ns_32_1.vhd:58]
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_add_32ns_32ns_32_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0' (18#1) [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_add_32ns_32ns_32_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_add_32ns_32ns_32_1__parameterized0' (19#1) [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_add_32ns_32ns_32_1.vhd:46]
	Parameter ID bound to: 25 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lloyds_kernel_top_add_32ns_32ns_32_1' declared at '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_add_32ns_32ns_32_1.vhd:33' bound to instance 'lloyds_kernel_top_add_32ns_32ns_32_1_U25' of component 'lloyds_kernel_top_add_32ns_32ns_32_1' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd:738]
INFO: [Synth 8-638] synthesizing module 'lloyds_kernel_top_add_32ns_32ns_32_1__parameterized2' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_add_32ns_32ns_32_1.vhd:46]
	Parameter ID bound to: 25 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0' declared at '/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_add_32ns_32ns_32_1.vhd:14' bound to instance 'lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0_U' of component 'lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0' [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_add_32ns_32ns_32_1.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top_add_32ns_32ns_32_1__parameterized2' (19#1) [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_add_32ns_32ns_32_1.vhd:46]
INFO: [Synth 8-226] default block is never used [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd:1311]
INFO: [Synth 8-256] done synthesizing module 'lloyds_kernel_top' (20#1) [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd:47]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[31]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[30]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[29]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[28]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[27]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[26]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[25]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[24]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[23]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[22]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[21]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[20]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[19]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[18]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[17]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[16]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[15]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[14]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[13]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[12]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[11]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[10]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[9]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[8]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[7]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[6]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[5]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[4]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[3]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[2]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[1]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 807.430 ; gain = 187.211
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from /opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/2013.4/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml

Processing XDC Constraints
Parsing XDC File [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ap_clk' matched to 'port' objects. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.xdc:1]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1106.703 ; gain = 486.484
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1106.703 ; gain = 486.484
---------------------------------------------------------------------------------

WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_indvar_reg_193_pp0_it6_reg' and it is trimmed from '30' to '10' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer.vhd:407]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_indvar_reg_193_pp0_it5_reg' and it is trimmed from '30' to '10' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer.vhd:406]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_indvar_reg_193_pp0_it4_reg' and it is trimmed from '30' to '10' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer.vhd:405]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_indvar_reg_193_pp0_it3_reg' and it is trimmed from '30' to '10' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer.vhd:404]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_indvar_reg_193_pp0_it2_reg' and it is trimmed from '30' to '10' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer.vhd:403]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_indvar_reg_193_pp0_it1_reg' and it is trimmed from '30' to '10' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer.vhd:402]
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_fsm_reg' in module 'load_centres_buffer'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_fsm_reg' in module 'load_points_buffer'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_fsm_reg' in module 'store_output_buffer'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_fsm_reg' in module 'lloyds_kernel_top'
INFO: [Synth 8-3969] The signal ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (4 address bits)* is shallow.
INFO: [Synth 8-3969] The signal ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (4 address bits)* is shallow.
INFO: [Synth 8-3354] encoded FSM with state register 'ap_CS_fsm_reg' using encoding 'one-hot' in module 'load_centres_buffer'
INFO: [Synth 8-3969] The signal ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3354] encoded FSM with state register 'ap_CS_fsm_reg' using encoding 'one-hot' in module 'load_points_buffer'
INFO: [Synth 8-3969] The signal ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (5 address bits)* is shallow.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3354] encoded FSM with state register 'ap_CS_fsm_reg' using encoding 'one-hot' in module 'store_output_buffer'
INFO: [Synth 8-3354] encoded FSM with state register 'ap_CS_fsm_reg' using encoding 'one-hot' in module 'lloyds_kernel_top'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1145.035 ; gain = 524.816
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 3     
	   3 Input     13 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 3     
	               48 Bit    Registers := 12    
	               32 Bit    Registers := 41    
	               30 Bit    Registers := 2     
	               18 Bit    Registers := 3     
	               15 Bit    Registers := 9     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 77    
+---RAMs : 
	              24K Bit         RAMs := 1     
	               8K Bit         RAMs := 3     
	             1024 Bit         RAMs := 1     
	               1K Bit         RAMs := 1     
	              512 Bit         RAMs := 4     
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 15    
	   2 Input      6 Bit        Muxes := 16    
	   5 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 67    
	   3 Input      1 Bit        Muxes := 6     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lloyds_kernel_top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 16    
	                8 Bit    Registers := 12    
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 5     
	   9 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 34    
Module lloyds_kernel_top_data_points_buffer_0_value_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module lloyds_kernel_top_data_points_buffer_0_value__parameterized0 
Detailed RTL Component Info : 
Module lloyds_kernel_top_centres_buffer_0_value_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module lloyds_kernel_top_centres_buffer_0_value__parameterized0 
Detailed RTL Component Info : 
Module lloyds_kernel_top_output_buffer_min_idx_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module lloyds_kernel_top_output_buffer_min_idx_V__parameterized0 
Detailed RTL Component Info : 
Module load_centres_buffer_int_buffer_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              24K Bit         RAMs := 1     
Module load_centres_buffer_int_buffer__parameterized0 
Detailed RTL Component Info : 
Module load_centres_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module load_points_buffer_int_buffer_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module load_points_buffer_int_buffer__parameterized0 
Detailed RTL Component Info : 
Module load_points_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module store_output_buffer_int_buffer_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module store_output_buffer_int_buffer__parameterized0 
Detailed RTL Component Info : 
Module store_output_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 3     
Module lloyds_kernel_top_mul_32s_32s_64_6__parameterized0 
Detailed RTL Component Info : 
Module lloyds_kernel_top_mul_32s_32s_64_6__parameterized2 
Detailed RTL Component Info : 
Module lloyds_kernel_top_mul_32s_32s_64_6__parameterized4 
Detailed RTL Component Info : 
Module lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module lloyds_kernel_top_add_32ns_32ns_32_1__parameterized0 
Detailed RTL Component Info : 
Module lloyds_kernel_top_add_32ns_32ns_32_1__parameterized2 
Detailed RTL Component Info : 

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\tmp_9_reg_433_reg[10] ) is unused and will be removed from module load_centres_buffer.
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_9_reg_433_reg' and it is trimmed from '11' to '10' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer.vhd:530]
WARNING: [Synth 8-3332] Sequential element (\tmp_5_reg_377_reg[6] ) is unused and will be removed from module load_points_buffer.
WARNING: [Synth 8-3332] Sequential element (\tmp_6_reg_392_reg[4] ) is unused and will be removed from module load_points_buffer.
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_5_reg_377_reg' and it is trimmed from '7' to '6' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer.vhd:488]
WARNING: [Synth 8-3332] Sequential element (\tmp_6_reg_392_reg[4] ) is unused and will be removed from module load_points_buffer.
WARNING: [Synth 8-3332] Sequential element (\isIter0_reg_334_reg[0] ) is unused and will be removed from module store_output_buffer.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_ppstg_isIter0_reg_334_pp1_it1_reg[0] ) is unused and will be removed from module store_output_buffer.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[47] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[46] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[45] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[44] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[43] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[42] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[41] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[40] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[39] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[38] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[37] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[36] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[35] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[34] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[33] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[32] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[31] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[30] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[29] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[28] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[27] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[26] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[25] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[24] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[23] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[22] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[21] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[20] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[19] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[18] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[17] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[5] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[4] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[3] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[2] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[1] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[0] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[47] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[46] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[45] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[44] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[43] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[42] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[41] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[40] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[39] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[38] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[37] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[36] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[35] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[34] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[33] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[32] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[31] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[30] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[29] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[28] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[27] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[26] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[25] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[24] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[23] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[22] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[21] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[20] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[19] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[18] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[17] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[5] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[4] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[3] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[2] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[1] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[0] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[47] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[46] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[45] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[44] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[43] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[42] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[41] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[40] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[39] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[38] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[37] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[36] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[35] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[34] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[33] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[32] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[31] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[30] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[29] ) is unused and will be removed from module lloyds_kernel_top.
WARNING: [Synth 8-3332] Sequential element (\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[28] ) is unused and will be removed from module lloyds_kernel_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '4' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '17' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '17' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '17' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg' and it is trimmed from '48' to '17' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '4' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg' and it is trimmed from '15' to '4' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg' and it is trimmed from '15' to '4' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg' and it is trimmed from '15' to '4' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg' and it is trimmed from '15' to '4' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '4' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '17' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '17' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '17' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg' and it is trimmed from '48' to '17' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '4' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg' and it is trimmed from '15' to '4' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg' and it is trimmed from '15' to '4' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg' and it is trimmed from '15' to '4' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg' and it is trimmed from '15' to '4' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '4' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '17' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '17' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '17' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg' and it is trimmed from '48' to '17' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '4' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg' and it is trimmed from '15' to '4' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg' and it is trimmed from '15' to '4' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg' and it is trimmed from '15' to '4' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg' and it is trimmed from '15' to '4' bits. [/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd:51]
DSP Report: Generating DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg, operation Mode is: ((PCIN>>17)+(A2*B2)')'.
DSP Report: register B is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg, operation Mode is: ((PCIN>>17)+(A2*B2)')'.
DSP Report: register B is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg, operation Mode is: ((PCIN>>17)+(A2*B2)')'.
DSP Report: register B is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
DSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port centres_in_addr[1]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port centres_in_addr[0]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[31]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[30]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[29]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[28]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[27]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[26]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[25]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[24]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[23]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[22]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[21]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[20]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[19]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[18]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[17]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[16]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[15]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[14]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[13]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[12]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[11]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[10]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[9]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[8]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[7]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[6]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[5]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[4]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[3]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[2]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[1]
WARNING: [Synth 8-3331] design lloyds_kernel_top has unconnected port n[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1153.031 ; gain = 532.812
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+-------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+---------------------------------------------------------+
|Module Name                                      | RTL Object | PORT A (depth X width) | W | R | PORT B (depth X width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name                                       | 
+-------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+---------------------------------------------------------+
|lloyds_kernel_top_data_points_buffer_0_value_ram | ram_reg    | 16 X 32(WRITE_FIRST)   | W | R |                        |   |   | Port A       | 1      | 0      | lloyds_kernel_top_data_points_buffer_0_value_ram/extram | 
|lloyds_kernel_top_centres_buffer_0_value_ram     | ram_reg    | 256 X 32(WRITE_FIRST)  | W | R |                        |   |   | Port A       | 1      | 0      | lloyds_kernel_top_centres_buffer_0_value_ram/extram__1  | 
|lloyds_kernel_top_output_buffer_min_idx_V_ram    | ram_reg    | 16 X 8(WRITE_FIRST)    | W | R |                        |   |   | Port A       | 1      | 0      | lloyds_kernel_top_output_buffer_min_idx_V_ram/extram__2 | 
|load_centres_buffer_int_buffer_ram               | ram_reg    | 1 K X 32(WRITE_FIRST)  | W | R | 1 K X 32(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | load_centres_buffer_int_buffer_ram/extram__3            | 
|load_points_buffer_int_buffer_ram                | ram_reg    | 64 X 32(WRITE_FIRST)   | W | R | 64 X 32(WRITE_FIRST)   |   | R | Port A and B | 0      | 1      | load_points_buffer_int_buffer_ram/extram__4             | 
|store_output_buffer_int_buffer_ram               | ram_reg    | 32 X 32(WRITE_FIRST)   | W | R | 32 X 32(READ_FIRST)    | W |   | Port A and B | 0      | 1      | store_output_buffer_int_buffer_ram/extram__5            | 
+-------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+---------------------------------------------------------+

Note: Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
DSP:
+-------------------------------------------+------------------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
|Module Name                                | OP MODE                | Neg Edge Clk | A Size (Signed?) | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | PREG | 
+-------------------------------------------+------------------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
|lloyds_kernel_top                          | (A2*B2)'               | No           | 18 (N)           | 18 (N) | 48 (N) | 25 (N) | 48 (Y) | 1    | 1    | 1    | 1    | 1    | 
|lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0 | ((PCIN>>17)+(A2*B2)')' | No           | 18 (N)           | 15 (Y) | 48 (Y) | 25 (N) | 48 (Y) | 1    | 1    | 1    | 1    | 1    | 
|lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0 | (PCIN+(A''*B'')')'     | No           | 18 (N)           | 15 (Y) | 48 (Y) | 25 (N) | 48 (Y) | 1    | 1    | 1    | 1    | 1    | 
|lloyds_kernel_top                          | (A2*B2)'               | No           | 18 (N)           | 18 (N) | 48 (N) | 25 (N) | 48 (Y) | 1    | 1    | 1    | 1    | 1    | 
|lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0 | ((PCIN>>17)+(A2*B2)')' | No           | 18 (N)           | 15 (Y) | 48 (Y) | 25 (N) | 48 (Y) | 1    | 1    | 1    | 1    | 1    | 
|lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0 | (PCIN+(A''*B'')')'     | No           | 18 (N)           | 15 (Y) | 48 (Y) | 25 (N) | 48 (Y) | 1    | 1    | 1    | 1    | 1    | 
|lloyds_kernel_top                          | (A2*B2)'               | No           | 18 (N)           | 18 (N) | 48 (N) | 25 (N) | 48 (Y) | 1    | 1    | 1    | 1    | 1    | 
|lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0 | ((PCIN>>17)+(A2*B2)')' | No           | 18 (N)           | 15 (Y) | 48 (Y) | 25 (N) | 48 (Y) | 1    | 1    | 1    | 1    | 1    | 
|lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0 | (PCIN+(A''*B'')')'     | No           | 18 (N)           | 15 (Y) | 48 (Y) | 25 (N) | 48 (Y) | 1    | 1    | 1    | 1    | 1    | 
+-------------------------------------------+------------------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_load_centres_buffer_fu_337i_3_10/\grp_load_centres_buffer_fu_337/FSM_onehot_ap_CS_fsm_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_load_points_buffer_fu_349i_3_37/\grp_load_points_buffer_fu_349/FSM_onehot_ap_CS_fsm_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_store_output_buffer_fu_362i_3_60/\grp_store_output_buffer_fu_362/FSM_onehot_ap_CS_fsm_reg[5] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1194.078 ; gain = 573.859
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
Wrong number or type of arguments for overloaded function 'NRealModS_findPins'. at line 1 of file /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.xdc
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1212.078 ; gain = 591.859
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1213.078 ; gain = 592.859
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \centres_buffer_0_value_U/lloyds_kernel_top_centres_buffer_0_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \centres_buffer_0_value_U/lloyds_kernel_top_centres_buffer_0_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \centres_buffer_1_value_U/lloyds_kernel_top_centres_buffer_0_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \centres_buffer_1_value_U/lloyds_kernel_top_centres_buffer_0_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \centres_buffer_2_value_U/lloyds_kernel_top_centres_buffer_0_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \centres_buffer_2_value_U/lloyds_kernel_top_centres_buffer_0_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \output_buffer_min_idx_V_U/lloyds_kernel_top_output_buffer_min_idx_V_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \output_buffer_sum_sq_U/lloyds_kernel_top_data_points_buffer_0_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \output_buffer_sum_sq_U/lloyds_kernel_top_data_points_buffer_0_value_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \grp_load_centres_buffer_fu_337/int_buffer_U/load_centres_buffer_int_buffer_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \grp_load_centres_buffer_fu_337/int_buffer_U/load_centres_buffer_int_buffer_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \grp_load_points_buffer_fu_349/int_buffer_U/load_points_buffer_int_buffer_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \grp_load_points_buffer_fu_349/int_buffer_U/load_points_buffer_int_buffer_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1228.648 ; gain = 608.430
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Gated Clock Conversion mode: off
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1228.648 ; gain = 608.430
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1228.648 ; gain = 608.430
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1228.648 ; gain = 608.430
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------------+-----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name       | RTL Name                                                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------+-----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|lloyds_kernel_top | grp_load_centres_buffer_fu_337/ap_reg_ppstg_exitcond3_reg_406_pp0_it5_reg[0]                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|lloyds_kernel_top | grp_load_centres_buffer_fu_337/ap_reg_ppstg_indvar_reg_193_pp0_it6_reg[9]                           | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|lloyds_kernel_top | grp_load_points_buffer_fu_349/ap_reg_ppstg_exitcond2_reg_350_pp0_it5_reg[0]                         | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|lloyds_kernel_top | grp_load_points_buffer_fu_349/ap_reg_ppstg_indvar_reg_188_pp0_it6_reg[5]                            | 6      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|lloyds_kernel_top | lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[16]   | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|lloyds_kernel_top | lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[16]   | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|lloyds_kernel_top | ap_reg_ppstg_tmp_12_reg_635_pp0_it7_reg[0]                                                          | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|lloyds_kernel_top | ap_reg_ppstg_tmp_2_reg_611_pp0_it6_reg[0]                                                           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|lloyds_kernel_top | ap_reg_ppstg_final_centre_index_V_reg_267_pp0_it7_reg[7]                                            | 7      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|lloyds_kernel_top | lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[16]   | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|lloyds_kernel_top | lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[3]__0 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|lloyds_kernel_top | lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[3]__0 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|lloyds_kernel_top | lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[3]__0 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+------------------+-----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    87|
|2     |DSP48E1_1  |     3|
|3     |DSP48E1_2  |     3|
|4     |DSP48E1_3  |     3|
|5     |LUT1       |     7|
|6     |LUT2       |   294|
|7     |LUT3       |   251|
|8     |LUT4       |    83|
|9     |LUT5       |   178|
|10    |LUT6       |   161|
|11    |MUXF7      |     1|
|12    |RAMB18E1   |     2|
|13    |RAMB18E1_1 |     4|
|14    |RAMB18E1_2 |     1|
|15    |RAMB18E1_3 |     1|
|16    |RAMB36E1_1 |     2|
|17    |RAMB36E1_3 |     1|
|18    |SRL16E     |    85|
|19    |FDRE       |   943|
|20    |FDSE       |    66|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                               |Module                                                         |Cells |
+------+-------------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                    |                                                               |  2176|
|2     |  output_buffer_sum_sq_U                               |lloyds_kernel_top_data_points_buffer_0_value__parameterized0   |     4|
|3     |    lloyds_kernel_top_data_points_buffer_0_value_ram_U |lloyds_kernel_top_data_points_buffer_0_value_ram_12            |     4|
|4     |  data_points_buffer_1_value_U                         |lloyds_kernel_top_data_points_buffer_0_value__parameterized0_0 |     3|
|5     |    lloyds_kernel_top_data_points_buffer_0_value_ram_U |lloyds_kernel_top_data_points_buffer_0_value_ram_11            |     3|
|6     |  lloyds_kernel_top_mul_32s_32s_64_6_U21               |lloyds_kernel_top_mul_32s_32s_64_6__parameterized0             |    78|
|7     |    lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U       |lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_10                  |    78|
|8     |  lloyds_kernel_top_mul_32s_32s_64_6_U22               |lloyds_kernel_top_mul_32s_32s_64_6__parameterized2             |    78|
|9     |    lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U       |lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_9                   |    78|
|10    |  lloyds_kernel_top_mul_32s_32s_64_6_U23               |lloyds_kernel_top_mul_32s_32s_64_6__parameterized4             |    78|
|11    |    lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U       |lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0                     |    78|
|12    |  centres_buffer_0_value_U                             |lloyds_kernel_top_centres_buffer_0_value__parameterized0       |    41|
|13    |    lloyds_kernel_top_centres_buffer_0_value_ram_U     |lloyds_kernel_top_centres_buffer_0_value_ram_8                 |    41|
|14    |  output_buffer_min_idx_V_U                            |lloyds_kernel_top_output_buffer_min_idx_V__parameterized0      |     1|
|15    |    lloyds_kernel_top_output_buffer_min_idx_V_ram_U    |lloyds_kernel_top_output_buffer_min_idx_V_ram                  |     1|
|16    |  grp_store_output_buffer_fu_362                       |store_output_buffer                                            |   251|
|17    |    int_buffer_U                                       |store_output_buffer_int_buffer__parameterized0                 |    44|
|18    |      store_output_buffer_int_buffer_ram_U             |store_output_buffer_int_buffer_ram                             |    44|
|19    |  centres_buffer_2_value_U                             |lloyds_kernel_top_centres_buffer_0_value__parameterized0_1     |    48|
|20    |    lloyds_kernel_top_centres_buffer_0_value_ram_U     |lloyds_kernel_top_centres_buffer_0_value_ram_7                 |    48|
|21    |  lloyds_kernel_top_add_32ns_32ns_32_1_U24             |lloyds_kernel_top_add_32ns_32ns_32_1__parameterized0           |    40|
|22    |    lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0_U  |lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0_6              |    40|
|23    |  centres_buffer_1_value_U                             |lloyds_kernel_top_centres_buffer_0_value__parameterized0_2     |    41|
|24    |    lloyds_kernel_top_centres_buffer_0_value_ram_U     |lloyds_kernel_top_centres_buffer_0_value_ram                   |    41|
|25    |  lloyds_kernel_top_add_32ns_32ns_32_1_U25             |lloyds_kernel_top_add_32ns_32ns_32_1__parameterized2           |   158|
|26    |    lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0_U  |lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0                |   158|
|27    |  grp_load_points_buffer_fu_349                        |load_points_buffer                                             |   274|
|28    |    int_buffer_U                                       |load_points_buffer_int_buffer__parameterized0                  |    31|
|29    |      load_points_buffer_int_buffer_ram_U              |load_points_buffer_int_buffer_ram                              |    31|
|30    |  data_points_buffer_0_value_U                         |lloyds_kernel_top_data_points_buffer_0_value__parameterized0_3 |     2|
|31    |    lloyds_kernel_top_data_points_buffer_0_value_ram_U |lloyds_kernel_top_data_points_buffer_0_value_ram_5             |     2|
|32    |  data_points_buffer_2_value_U                         |lloyds_kernel_top_data_points_buffer_0_value__parameterized0_4 |     3|
|33    |    lloyds_kernel_top_data_points_buffer_0_value_ram_U |lloyds_kernel_top_data_points_buffer_0_value_ram               |     3|
|34    |  grp_load_centres_buffer_fu_337                       |load_centres_buffer                                            |   471|
|35    |    int_buffer_U                                       |load_centres_buffer_int_buffer__parameterized0                 |    33|
|36    |      load_centres_buffer_int_buffer_ram_U             |load_centres_buffer_int_buffer_ram                             |    33|
+------+-------------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1228.648 ; gain = 608.430
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 1018 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1228.648 ; gain = 608.430
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
116 Infos, 204 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1558.133 ; gain = 841.520
# write_checkpoint lloyds_kernel_top.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file lloyds_kernel_top_utilization_synth.rpt -pb lloyds_kernel_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1560.148 ; gain = 2.012
INFO: [Common 17-206] Exiting Vivado at Sun Jun  1 17:07:28 2014...
