[kernel] Parsing /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/SVCOMP/openPangu-Embedded-7B-V1.1/svcomp_3.c/svcomp_3_verified_4.c (with preprocessing)
[wp] Running WP plugin...
[wp] Warning: Missing RTE guards
[wp] User Error: Prover 'cvc4' not found in why3.conf
[wp] 6 goals scheduled
[wp] [Timeout] typed_svcomp_3_loop_assigns_part3 (Qed 6ms) (Alt-Ergo)
[wp] [Timeout] typed_svcomp_3_assert (Qed 4ms) (Alt-Ergo)
[wp] [Timeout] typed_svcomp_3_loop_assigns_part2 (Qed 4ms) (Alt-Ergo)
[wp] Proved goals:    4 / 7
  Unreachable:     1
  Qed:             3 (4ms-2ms-6ms)
  Timeout:         3
------------------------------------------------------------
  Function svcomp_3
------------------------------------------------------------

Goal Preservation of Invariant 'i_6' (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/SVCOMP/openPangu-Embedded-7B-V1.1/svcomp_3.c/svcomp_3_verified_4.c, line 11):
Prove: true.
Prover Qed returns Valid (2ms)

------------------------------------------------------------

Goal Establishment of Invariant 'i_6' (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/SVCOMP/openPangu-Embedded-7B-V1.1/svcomp_3.c/svcomp_3_verified_4.c, line 11):
Prove: true.
Prover Qed returns Valid (0.90ms)

------------------------------------------------------------

Goal Assertion (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/SVCOMP/openPangu-Embedded-7B-V1.1/svcomp_3.c/svcomp_3_verified_4.c, line 22):
Let x = A[1024].
Let x_1 = B[1024].
Assume {
  Type: is_sint32(i) /\ is_sint32(x) /\ is_sint32(x_1).
  (* Loop assigns ... *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 <= 2047) ->
      (((i_1 < 0) \/ (1024 <= i_1)) -> (B_1[i_1] = B[i_1])))).
  (* Invariant 'i_6' *)
  Have: i <= 2048.
  (* Else *)
  Have: 2048 <= i.
}
Prove: x_1 = x.
Prover Alt-Ergo 2.6.2 returns Timeout (Qed:4ms) (10s)
Prover Z3 4.15.4 returns Timeout (Qed:4ms) (10s)

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/SVCOMP/openPangu-Embedded-7B-V1.1/svcomp_3.c/svcomp_3_verified_4.c, line 14) (1/3):
Prove: true.
Prover Qed returns Valid

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/SVCOMP/openPangu-Embedded-7B-V1.1/svcomp_3.c/svcomp_3_verified_4.c, line 14) (2/3):
Effect at line 18
Assume {
  Type: is_sint32(i) /\ is_sint32(1 + i).
  (* Loop assigns ... *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 <= 2047) ->
      (((i_1 < 0) \/ (1024 <= i_1)) -> (B[i_1] = B_1[i_1])))).
  (* Invariant 'i_6' *)
  Have: i <= 2048.
  (* Then *)
  Have: i <= 2047.
}
Prove: false.
Prover Alt-Ergo 2.6.2 returns Timeout (Qed:4ms) (10s)
Prover Z3 4.15.4 returns Timeout (Qed:4ms) (10s)

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/SVCOMP/openPangu-Embedded-7B-V1.1/svcomp_3.c/svcomp_3_verified_4.c, line 14) (3/3):
Effect at line 19
Assume {
  Type: is_sint32(i) /\ is_sint32(i - 1).
  (* Goal *)
  When: (0 < i) /\ (i <= 2048).
  (* Loop assigns ... *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 <= 2047) ->
      (((i_1 < 0) \/ (1024 <= i_1)) -> (B[i_1] = B_1[i_1])))).
  (* Invariant 'i_6' *)
  Have: i <= 2049.
}
Prove: i <= 1024.
Prover Alt-Ergo 2.6.2 returns Timeout (Qed:6ms) (10s)
Prover Z3 4.15.4 returns Timeout (Qed:6ms) (10s)

------------------------------------------------------------
[wp:pedantic-assigns] /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/SVCOMP/openPangu-Embedded-7B-V1.1/svcomp_3.c/svcomp_3_verified_4.c:3: Warning: 
  No 'assigns' specification for function 'svcomp_3'.
  Callers assumptions might be imprecise.
[wp] Deferred error message was emitted during execution:
  Prover 'cvc4' not found in why3.conf
[kernel] Plug-in wp aborted: invalid user input.
