// Seed: 3593564809
module module_0 (
    input reg id_0,
    output id_1,
    output logic id_2,
    output reg id_3,
    output logic id_4
);
  always @(posedge 1) begin
    if (1) id_3 <= id_0;
  end
  always @(*) id_1 = id_0;
endmodule
