; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-p6:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define ptx_kernel void @triton_red_fused__to_copy_add_amax_amin_clamp_gelu_mul_reciprocal_13(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, ptr addrspace(1) %8, i32 %9, i32 %10, ptr addrspace(1) readnone captures(none) %11) local_unnamed_addr !dbg !6 {
  %13 = tail call i32 @llvm.nvvm.read.ptx.sreg.ctaid.x(), !dbg !9
  %14 = shl i32 %13, 1, !dbg !10
  %15 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !11
  %16 = and i32 %15, 512, !dbg !11
  %.lobit = lshr exact i32 %16, 9, !dbg !11
  %17 = and i32 %15, 31, !dbg !11
  %18 = or disjoint i32 %.lobit, %14, !dbg !12
  %19 = icmp slt i32 %18, 512, !dbg !13
  %20 = icmp slt i32 %14, 512, !dbg !13
  %21 = shl i32 %15, 2, !dbg !14
  %22 = and i32 %21, 4092, !dbg !14
  %23 = shl i32 %15, 3, !dbg !14
  %24 = and i32 %23, 4088, !dbg !14
  %25 = or disjoint i32 %24, 4, !dbg !14
  %26 = sext i32 %18 to i64, !dbg !15
  %27 = getelementptr bfloat, ptr addrspace(1) %1, i64 %26, !dbg !15
  %28 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b16 { $0 }, [ $1 + 0 ];", "=c,l,b"(ptr addrspace(1) %27, i1 %19) #5, !dbg !16
  %29 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b16 { $0 }, [ $1 + 0 ];", "=c,l,b"(ptr addrspace(1) %27, i1 %19) #5, !dbg !16
  %30 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b16 { $0 }, [ $1 + 0 ];", "=c,l,b"(ptr addrspace(1) %27, i1 %19) #5, !dbg !16
  %31 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b16 { $0 }, [ $1 + 0 ];", "=c,l,b"(ptr addrspace(1) %27, i1 %19) #5, !dbg !16
  %32 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b16 { $0 }, [ $1 + 0 ];", "=c,l,b"(ptr addrspace(1) %27, i1 %19) #5, !dbg !16
  %33 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b16 { $0 }, [ $1 + 0 ];", "=c,l,b"(ptr addrspace(1) %27, i1 %19) #5, !dbg !16
  %34 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b16 { $0 }, [ $1 + 0 ];", "=c,l,b"(ptr addrspace(1) %27, i1 %19) #5, !dbg !16
  %35 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b16 { $0 }, [ $1 + 0 ];", "=c,l,b"(ptr addrspace(1) %27, i1 %19) #5, !dbg !16
  %36 = bitcast i16 %35 to bfloat, !dbg !16
  %37 = getelementptr bfloat, ptr addrspace(1) %2, i64 %26, !dbg !17
  %38 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b16 { $0 }, [ $1 + 0 ];", "=c,l,b"(ptr addrspace(1) %37, i1 %19) #5, !dbg !18
  %39 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b16 { $0 }, [ $1 + 0 ];", "=c,l,b"(ptr addrspace(1) %37, i1 %19) #5, !dbg !18
  %40 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b16 { $0 }, [ $1 + 0 ];", "=c,l,b"(ptr addrspace(1) %37, i1 %19) #5, !dbg !18
  %41 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b16 { $0 }, [ $1 + 0 ];", "=c,l,b"(ptr addrspace(1) %37, i1 %19) #5, !dbg !18
  %42 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b16 { $0 }, [ $1 + 0 ];", "=c,l,b"(ptr addrspace(1) %37, i1 %19) #5, !dbg !18
  %43 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b16 { $0 }, [ $1 + 0 ];", "=c,l,b"(ptr addrspace(1) %37, i1 %19) #5, !dbg !18
  %44 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b16 { $0 }, [ $1 + 0 ];", "=c,l,b"(ptr addrspace(1) %37, i1 %19) #5, !dbg !18
  %45 = tail call i16 asm sideeffect "mov.u16 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b16 { $0 }, [ $1 + 0 ];", "=c,l,b"(ptr addrspace(1) %37, i1 %19) #5, !dbg !18
  %46 = bitcast i16 %45 to bfloat, !dbg !18
  %47 = mul i32 %18, 12288, !dbg !19
  %48 = mul i32 %13, 24576, !dbg !19
  %49 = add i32 %48, 12288, !dbg !19
  %.inv = fcmp oge bfloat %36, 0xR0000, !dbg !20
  %50 = select i1 %.inv, bfloat 0xR0000, bfloat %36, !dbg !20
  %51 = fpext bfloat %50 to float, !dbg !20
  %52 = fsub float 0.000000e+00, %51, !dbg !24
  %.inv3 = fcmp ole bfloat %46, 0xR0000, !dbg !25
  %53 = select i1 %.inv3, bfloat 0xR0000, bfloat %46, !dbg !25
  %54 = fpext bfloat %53 to float, !dbg !25
  %55 = fcmp ogt float %52, %54, !dbg !27
  %56 = fcmp uno float %52, 0.000000e+00, !dbg !29
  %57 = or i1 %56, %55, !dbg !30
  %58 = select i1 %57, float %52, float %54, !dbg !31
  %59 = fmul float %58, 0x3F80204080000000, !dbg !32
  %60 = fcmp ogt float %59, 0x3EE4F8B580000000, !dbg !33
  %61 = fcmp uno float %59, 0.000000e+00, !dbg !35
  %62 = or i1 %60, %61, !dbg !36
  %63 = select i1 %62, float %59, float 0x3EE4F8B580000000, !dbg !37
  %64 = or disjoint i32 %47, %24
  %65 = or disjoint i32 %47, %25
  %66 = and i32 %23, 8184
  %67 = lshr i32 %23, 10
  %68 = and i32 %67, 4
  %69 = getelementptr float, ptr addrspace(3) @global_smem, i32 %68
  %70 = getelementptr float, ptr addrspace(3) %69, i32 %66
  %71 = or disjoint i32 %66, 4
  %72 = getelementptr float, ptr addrspace(3) %69, i32 %71
  %73 = getelementptr inbounds nuw float, ptr addrspace(3) @global_smem, i32 %22
  %74 = getelementptr inbounds nuw i8, ptr addrspace(3) %73, i32 16400
  %75 = zext nneg i32 %22 to i64, !dbg !38
  %76 = getelementptr inbounds nuw i8, ptr addrspace(3) %73, i32 8
  %77 = getelementptr inbounds nuw i8, ptr addrspace(3) %73, i32 16408
  %78 = insertelement <4 x i1> poison, i1 %20, i64 0, !dbg !39
  %79 = shufflevector <4 x i1> %78, <4 x i1> poison, <4 x i32> zeroinitializer, !dbg !39
  br label %80, !dbg !38

80:                                               ; preds = %12, %__nv_tanhf.exit299
  %indvars.iv = phi i64 [ 0, %12 ], [ %indvars.iv.next, %__nv_tanhf.exit299 ]
  %81 = phi <4 x float> [ <float 0xFFF0000000000000, float 0xFFF0000000000000, float 0x7FF0000000000000, float 0x7FF0000000000000>, %12 ], [ %510, %__nv_tanhf.exit299 ]
  %82 = phi <4 x float> [ <float 0xFFF0000000000000, float 0xFFF0000000000000, float 0x7FF0000000000000, float 0x7FF0000000000000>, %12 ], [ %511, %__nv_tanhf.exit299 ]
  %83 = phi <4 x float> [ splat (float 0x7FF0000000000000), %12 ], [ %493, %__nv_tanhf.exit299 ]
  %84 = phi <4 x float> [ splat (float 0xFFF0000000000000), %12 ], [ %512, %__nv_tanhf.exit299 ]
  %85 = or disjoint i64 %indvars.iv, %75, !dbg !40
  %86 = trunc nuw nsw i64 %indvars.iv to i32, !dbg !41
  %87 = add i32 %64, %86, !dbg !41
  %88 = add i32 %65, %86, !dbg !41
  %89 = trunc nuw nsw i64 %85 to i32, !dbg !41
  %90 = add i32 %48, %89, !dbg !41
  %91 = add i32 %49, %89, !dbg !41
  %92 = sext i32 %87 to i64, !dbg !42
  %93 = getelementptr i32, ptr addrspace(1) %0, i64 %92, !dbg !42
  %94 = sext i32 %88 to i64, !dbg !42
  %95 = getelementptr i32, ptr addrspace(1) %0, i64 %94, !dbg !42
  %96 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_first.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %93, i1 %19) #5, !dbg !43
  %97 = extractvalue { i32, i32, i32, i32 } %96, 0, !dbg !43
  %98 = extractvalue { i32, i32, i32, i32 } %96, 1, !dbg !43
  %99 = extractvalue { i32, i32, i32, i32 } %96, 2, !dbg !43
  %100 = extractvalue { i32, i32, i32, i32 } %96, 3, !dbg !43
  %101 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_first.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %95, i1 %19) #5, !dbg !43
  %102 = extractvalue { i32, i32, i32, i32 } %101, 0, !dbg !43
  %103 = extractvalue { i32, i32, i32, i32 } %101, 1, !dbg !43
  %104 = extractvalue { i32, i32, i32, i32 } %101, 2, !dbg !43
  %105 = extractvalue { i32, i32, i32, i32 } %101, 3, !dbg !43
  %106 = getelementptr bfloat, ptr addrspace(1) %3, i64 %85, !dbg !44
  %107 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %106, i1 true) #5, !dbg !45
  %108 = extractvalue { i32, i32 } %107, 0, !dbg !45
  %109 = bitcast i32 %108 to <2 x bfloat>, !dbg !45
  %110 = extractvalue { i32, i32 } %107, 1, !dbg !45
  %111 = bitcast i32 %110 to <2 x bfloat>, !dbg !45
  %112 = getelementptr bfloat, ptr addrspace(1) %4, i64 %85, !dbg !46
  %113 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %112, i1 true) #5, !dbg !47
  %114 = extractvalue { i32, i32 } %113, 0, !dbg !47
  %115 = bitcast i32 %114 to <2 x bfloat>, !dbg !47
  %116 = extractvalue { i32, i32 } %113, 1, !dbg !47
  %117 = bitcast i32 %116 to <2 x bfloat>, !dbg !47
  %118 = sitofp i32 %97 to float, !dbg !48
  %119 = sitofp i32 %98 to float, !dbg !48
  %120 = sitofp i32 %99 to float, !dbg !48
  %121 = sitofp i32 %100 to float, !dbg !48
  %122 = sitofp i32 %102 to float, !dbg !48
  %123 = sitofp i32 %103 to float, !dbg !48
  %124 = sitofp i32 %104 to float, !dbg !48
  %125 = sitofp i32 %105 to float, !dbg !48
  %126 = fmul float %63, %118, !dbg !49
  %127 = fmul float %63, %119, !dbg !49
  %128 = fmul float %63, %120, !dbg !49
  %129 = fmul float %63, %121, !dbg !49
  %130 = fmul float %63, %122, !dbg !49
  %131 = fmul float %63, %123, !dbg !49
  %132 = fmul float %63, %124, !dbg !49
  %133 = fmul float %63, %125, !dbg !49
  tail call void @llvm.nvvm.barrier0(), !dbg !49
  %134 = bitcast float %126 to i32, !dbg !49
  %135 = bitcast float %127 to i32, !dbg !49
  %136 = bitcast float %128 to i32, !dbg !49
  %137 = bitcast float %129 to i32, !dbg !49
  tail call void asm sideeffect "@$5 st.shared.v4.b32 [ $0 + 0 ], { $1, $2, $3, $4 };", "r,r,r,r,r,b"(ptr addrspace(3) %70, i32 %134, i32 %135, i32 %136, i32 %137, i1 true) #5, !dbg !49
  %138 = bitcast float %130 to i32, !dbg !49
  %139 = bitcast float %131 to i32, !dbg !49
  %140 = bitcast float %132 to i32, !dbg !49
  %141 = bitcast float %133 to i32, !dbg !49
  tail call void asm sideeffect "@$5 st.shared.v4.b32 [ $0 + 0 ], { $1, $2, $3, $4 };", "r,r,r,r,r,b"(ptr addrspace(3) %72, i32 %138, i32 %139, i32 %140, i32 %141, i1 true) #5, !dbg !49
  tail call void @llvm.nvvm.barrier0(), !dbg !49
  %142 = fpext <2 x bfloat> %109 to <2 x float>, !dbg !50
  %143 = shufflevector <2 x float> %142, <2 x float> poison, <4 x i32> <i32 0, i32 0, i32 1, i32 1>, !dbg !50
  %144 = fpext <2 x bfloat> %115 to <2 x float>, !dbg !51
  %145 = shufflevector <2 x float> %144, <2 x float> poison, <4 x i32> <i32 0, i32 0, i32 1, i32 1>, !dbg !51
  %146 = load <2 x float>, ptr addrspace(3) %73, align 16, !dbg !49
  %147 = load <2 x float>, ptr addrspace(3) %74, align 16, !dbg !49
  %148 = shufflevector <2 x float> %147, <2 x float> %146, <4 x i32> <i32 0, i32 2, i32 1, i32 3>, !dbg !52
  %149 = fmul <4 x float> %148, %143, !dbg !52
  %150 = fadd <4 x float> %149, %145, !dbg !53
  %151 = fpext <2 x bfloat> %111 to <2 x float>, !dbg !50
  %152 = shufflevector <2 x float> %151, <2 x float> poison, <4 x i32> <i32 1, i32 0, i32 1, i32 0>, !dbg !50
  %153 = fpext <2 x bfloat> %117 to <2 x float>, !dbg !51
  %154 = shufflevector <2 x float> %153, <2 x float> poison, <4 x i32> <i32 1, i32 0, i32 1, i32 0>, !dbg !51
  %155 = load <2 x float>, ptr addrspace(3) %76, align 8, !dbg !49
  %156 = shufflevector <2 x float> %155, <2 x float> poison, <2 x i32> <i32 1, i32 0>, !dbg !49
  %157 = load <2 x float>, ptr addrspace(3) %77, align 8, !dbg !49
  %158 = shufflevector <2 x float> %157, <2 x float> poison, <2 x i32> <i32 1, i32 0>, !dbg !49
  %159 = shufflevector <2 x float> %158, <2 x float> %156, <4 x i32> <i32 0, i32 1, i32 2, i32 3>, !dbg !52
  %160 = fmul <4 x float> %159, %152, !dbg !52
  %161 = fadd <4 x float> %160, %154, !dbg !53
  %162 = fmul <4 x float> %150, splat (float 5.000000e-01), !dbg !54
  %163 = fmul <4 x float> %161, splat (float 5.000000e-01), !dbg !54
  %164 = extractelement <4 x float> %150, i64 1, !dbg !55
  %165 = fmul float %164, %164, !dbg !56
  %166 = extractelement <4 x float> %150, i64 3, !dbg !55
  %167 = fmul float %166, %166, !dbg !56
  %168 = extractelement <4 x float> %161, i64 3, !dbg !55
  %169 = fmul float %168, %168, !dbg !56
  %170 = extractelement <4 x float> %161, i64 2, !dbg !55
  %171 = fmul float %170, %170, !dbg !56
  %172 = extractelement <4 x float> %150, i64 0, !dbg !55
  %173 = fmul float %172, %172, !dbg !56
  %174 = extractelement <4 x float> %150, i64 2, !dbg !55
  %175 = fmul float %174, %174, !dbg !56
  %176 = extractelement <4 x float> %161, i64 1, !dbg !55
  %177 = fmul float %176, %176, !dbg !56
  %178 = extractelement <4 x float> %161, i64 0, !dbg !55
  %179 = fmul float %178, %178, !dbg !56
  %180 = fmul float %164, %165, !dbg !57
  %181 = fmul float %166, %167, !dbg !57
  %182 = fmul float %168, %169, !dbg !57
  %183 = fmul float %170, %171, !dbg !57
  %184 = fmul float %172, %173, !dbg !57
  %185 = fmul float %174, %175, !dbg !57
  %186 = fmul float %176, %177, !dbg !57
  %187 = fmul float %178, %179, !dbg !57
  %188 = fmul float %180, 0x3FA6E4E260000000, !dbg !58
  %189 = fmul float %181, 0x3FA6E4E260000000, !dbg !58
  %190 = fmul float %182, 0x3FA6E4E260000000, !dbg !58
  %191 = fmul float %183, 0x3FA6E4E260000000, !dbg !58
  %192 = fmul float %184, 0x3FA6E4E260000000, !dbg !58
  %193 = fmul float %185, 0x3FA6E4E260000000, !dbg !58
  %194 = fmul float %186, 0x3FA6E4E260000000, !dbg !58
  %195 = fmul float %187, 0x3FA6E4E260000000, !dbg !58
  %196 = fadd float %164, %188, !dbg !55
  %197 = fadd float %166, %189, !dbg !55
  %198 = fadd float %168, %190, !dbg !55
  %199 = fadd float %170, %191, !dbg !55
  %200 = fadd float %172, %192, !dbg !55
  %201 = fadd float %174, %193, !dbg !55
  %202 = fadd float %176, %194, !dbg !55
  %203 = fadd float %178, %195, !dbg !55
  %204 = fmul float %196, 0x3FE9884540000000, !dbg !59
  %205 = fmul float %197, 0x3FE9884540000000, !dbg !59
  %206 = fmul float %198, 0x3FE9884540000000, !dbg !59
  %207 = fmul float %199, 0x3FE9884540000000, !dbg !59
  %208 = fmul float %200, 0x3FE9884540000000, !dbg !59
  %209 = fmul float %201, 0x3FE9884540000000, !dbg !59
  %210 = fmul float %202, 0x3FE9884540000000, !dbg !59
  %211 = fmul float %203, 0x3FE9884540000000, !dbg !59
  %212 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not.i148 = icmp eq i32 %212, 0, !dbg !60
  %213 = tail call float @llvm.nvvm.fabs.ftz.f(float %204) #5, !dbg !60
  %214 = tail call float @llvm.nvvm.fabs.f(float %204) #5, !dbg !60
  %.01.i149 = select i1 %.not.i148, float %214, float %213, !dbg !60
  %215 = fcmp ult float %.01.i149, 0x3FE3333340000000, !dbg !60
  br i1 %215, label %__internal_fmad.exit3.i155, label %__internal_fmad.exit1.i150, !dbg !60

__internal_fmad.exit1.i150:                       ; preds = %80
  %216 = fmul float %.01.i149, 0x4007154760000000, !dbg !60
  %217 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %216) #5, !dbg !60
  %218 = fadd float %217, 1.000000e+00, !dbg !60
  %219 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %218) #6, !dbg !60, !srcloc !61
  %220 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not6.i151 = icmp eq i32 %220, 0, !dbg !60
  %221 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %219, float -2.000000e+00, float 1.000000e+00) #5, !dbg !60
  %222 = tail call float @llvm.nvvm.fma.rn.f(float %219, float -2.000000e+00, float 1.000000e+00) #5, !dbg !60
  %.03.i152 = select i1 %.not6.i151, float %222, float %221, !dbg !60
  %223 = fcmp oge float %.01.i149, 0x4022059680000000, !dbg !60
  %s.0.i153 = select i1 %223, float 1.000000e+00, float %.03.i152, !dbg !60
  %224 = bitcast float %s.0.i153 to i32, !dbg !60
  %225 = bitcast float %204 to i32, !dbg !60
  %226 = and i32 %225, -2147483648, !dbg !60
  %227 = or i32 %226, %224, !dbg !60
  %228 = bitcast i32 %227 to float, !dbg !60
  br label %__nv_tanhf.exit166, !dbg !60

__internal_fmad.exit3.i155:                       ; preds = %80
  %229 = fmul float %204, %204, !dbg !60
  %230 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not1.i156 = icmp eq i32 %230, 0, !dbg !60
  %231 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %229, float 0xBFAAC795C0000000) #5, !dbg !60
  %232 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %229, float 0xBFAAC795C0000000) #5, !dbg !60
  %.06.i157 = select i1 %.not1.i156, float %232, float %231, !dbg !60
  %233 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not2.i158 = icmp eq i32 %233, 0, !dbg !60
  %234 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i157, float %229, float 0x3FC10B2820000000) #5, !dbg !60
  %235 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i157, float %229, float 0x3FC10B2820000000) #5, !dbg !60
  %.05.i159 = select i1 %.not2.i158, float %235, float %234, !dbg !60
  %236 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not3.i160 = icmp eq i32 %236, 0, !dbg !60
  %237 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i159, float %229, float 0xBFD5553DA0000000) #5, !dbg !60
  %238 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i159, float %229, float 0xBFD5553DA0000000) #5, !dbg !60
  %.0.i161 = select i1 %.not3.i160, float %238, float %237, !dbg !60
  %239 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not4.i162 = icmp eq i32 %239, 0, !dbg !60
  %240 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i161, float %229, float 0.000000e+00) #5, !dbg !60
  %241 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i161, float %229, float 0.000000e+00) #5, !dbg !60
  %.04.i163 = select i1 %.not4.i162, float %241, float %240, !dbg !60
  %242 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not5.i164 = icmp eq i32 %242, 0, !dbg !60
  %243 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i163, float %204, float %204) #5, !dbg !60
  %244 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i163, float %204, float %204) #5, !dbg !60
  %.02.i165 = select i1 %.not5.i164, float %244, float %243, !dbg !60
  br label %__nv_tanhf.exit166, !dbg !60

__nv_tanhf.exit166:                               ; preds = %__internal_fmad.exit1.i150, %__internal_fmad.exit3.i155
  %s.1.i154 = phi float [ %228, %__internal_fmad.exit1.i150 ], [ %.02.i165, %__internal_fmad.exit3.i155 ], !dbg !60
  %245 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not.i167 = icmp eq i32 %245, 0, !dbg !60
  %246 = tail call float @llvm.nvvm.fabs.ftz.f(float %205) #5, !dbg !60
  %247 = tail call float @llvm.nvvm.fabs.f(float %205) #5, !dbg !60
  %.01.i168 = select i1 %.not.i167, float %247, float %246, !dbg !60
  %248 = fcmp ult float %.01.i168, 0x3FE3333340000000, !dbg !60
  br i1 %248, label %__internal_fmad.exit3.i174, label %__internal_fmad.exit1.i169, !dbg !60

__internal_fmad.exit1.i169:                       ; preds = %__nv_tanhf.exit166
  %249 = fmul float %.01.i168, 0x4007154760000000, !dbg !60
  %250 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %249) #5, !dbg !60
  %251 = fadd float %250, 1.000000e+00, !dbg !60
  %252 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %251) #6, !dbg !60, !srcloc !61
  %253 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not6.i170 = icmp eq i32 %253, 0, !dbg !60
  %254 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %252, float -2.000000e+00, float 1.000000e+00) #5, !dbg !60
  %255 = tail call float @llvm.nvvm.fma.rn.f(float %252, float -2.000000e+00, float 1.000000e+00) #5, !dbg !60
  %.03.i171 = select i1 %.not6.i170, float %255, float %254, !dbg !60
  %256 = fcmp oge float %.01.i168, 0x4022059680000000, !dbg !60
  %s.0.i172 = select i1 %256, float 1.000000e+00, float %.03.i171, !dbg !60
  %257 = bitcast float %s.0.i172 to i32, !dbg !60
  %258 = bitcast float %205 to i32, !dbg !60
  %259 = and i32 %258, -2147483648, !dbg !60
  %260 = or i32 %259, %257, !dbg !60
  %261 = bitcast i32 %260 to float, !dbg !60
  br label %__nv_tanhf.exit185, !dbg !60

__internal_fmad.exit3.i174:                       ; preds = %__nv_tanhf.exit166
  %262 = fmul float %205, %205, !dbg !60
  %263 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not1.i175 = icmp eq i32 %263, 0, !dbg !60
  %264 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %262, float 0xBFAAC795C0000000) #5, !dbg !60
  %265 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %262, float 0xBFAAC795C0000000) #5, !dbg !60
  %.06.i176 = select i1 %.not1.i175, float %265, float %264, !dbg !60
  %266 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not2.i177 = icmp eq i32 %266, 0, !dbg !60
  %267 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i176, float %262, float 0x3FC10B2820000000) #5, !dbg !60
  %268 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i176, float %262, float 0x3FC10B2820000000) #5, !dbg !60
  %.05.i178 = select i1 %.not2.i177, float %268, float %267, !dbg !60
  %269 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not3.i179 = icmp eq i32 %269, 0, !dbg !60
  %270 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i178, float %262, float 0xBFD5553DA0000000) #5, !dbg !60
  %271 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i178, float %262, float 0xBFD5553DA0000000) #5, !dbg !60
  %.0.i180 = select i1 %.not3.i179, float %271, float %270, !dbg !60
  %272 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not4.i181 = icmp eq i32 %272, 0, !dbg !60
  %273 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i180, float %262, float 0.000000e+00) #5, !dbg !60
  %274 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i180, float %262, float 0.000000e+00) #5, !dbg !60
  %.04.i182 = select i1 %.not4.i181, float %274, float %273, !dbg !60
  %275 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not5.i183 = icmp eq i32 %275, 0, !dbg !60
  %276 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i182, float %205, float %205) #5, !dbg !60
  %277 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i182, float %205, float %205) #5, !dbg !60
  %.02.i184 = select i1 %.not5.i183, float %277, float %276, !dbg !60
  br label %__nv_tanhf.exit185, !dbg !60

__nv_tanhf.exit185:                               ; preds = %__internal_fmad.exit1.i169, %__internal_fmad.exit3.i174
  %s.1.i173 = phi float [ %261, %__internal_fmad.exit1.i169 ], [ %.02.i184, %__internal_fmad.exit3.i174 ], !dbg !60
  %278 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not.i186 = icmp eq i32 %278, 0, !dbg !60
  %279 = tail call float @llvm.nvvm.fabs.ftz.f(float %206) #5, !dbg !60
  %280 = tail call float @llvm.nvvm.fabs.f(float %206) #5, !dbg !60
  %.01.i187 = select i1 %.not.i186, float %280, float %279, !dbg !60
  %281 = fcmp ult float %.01.i187, 0x3FE3333340000000, !dbg !60
  br i1 %281, label %__internal_fmad.exit3.i193, label %__internal_fmad.exit1.i188, !dbg !60

__internal_fmad.exit1.i188:                       ; preds = %__nv_tanhf.exit185
  %282 = fmul float %.01.i187, 0x4007154760000000, !dbg !60
  %283 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %282) #5, !dbg !60
  %284 = fadd float %283, 1.000000e+00, !dbg !60
  %285 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %284) #6, !dbg !60, !srcloc !61
  %286 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not6.i189 = icmp eq i32 %286, 0, !dbg !60
  %287 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %285, float -2.000000e+00, float 1.000000e+00) #5, !dbg !60
  %288 = tail call float @llvm.nvvm.fma.rn.f(float %285, float -2.000000e+00, float 1.000000e+00) #5, !dbg !60
  %.03.i190 = select i1 %.not6.i189, float %288, float %287, !dbg !60
  %289 = fcmp oge float %.01.i187, 0x4022059680000000, !dbg !60
  %s.0.i191 = select i1 %289, float 1.000000e+00, float %.03.i190, !dbg !60
  %290 = bitcast float %s.0.i191 to i32, !dbg !60
  %291 = bitcast float %206 to i32, !dbg !60
  %292 = and i32 %291, -2147483648, !dbg !60
  %293 = or i32 %292, %290, !dbg !60
  %294 = bitcast i32 %293 to float, !dbg !60
  br label %__nv_tanhf.exit204, !dbg !60

__internal_fmad.exit3.i193:                       ; preds = %__nv_tanhf.exit185
  %295 = fmul float %206, %206, !dbg !60
  %296 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not1.i194 = icmp eq i32 %296, 0, !dbg !60
  %297 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %295, float 0xBFAAC795C0000000) #5, !dbg !60
  %298 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %295, float 0xBFAAC795C0000000) #5, !dbg !60
  %.06.i195 = select i1 %.not1.i194, float %298, float %297, !dbg !60
  %299 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not2.i196 = icmp eq i32 %299, 0, !dbg !60
  %300 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i195, float %295, float 0x3FC10B2820000000) #5, !dbg !60
  %301 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i195, float %295, float 0x3FC10B2820000000) #5, !dbg !60
  %.05.i197 = select i1 %.not2.i196, float %301, float %300, !dbg !60
  %302 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not3.i198 = icmp eq i32 %302, 0, !dbg !60
  %303 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i197, float %295, float 0xBFD5553DA0000000) #5, !dbg !60
  %304 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i197, float %295, float 0xBFD5553DA0000000) #5, !dbg !60
  %.0.i199 = select i1 %.not3.i198, float %304, float %303, !dbg !60
  %305 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not4.i200 = icmp eq i32 %305, 0, !dbg !60
  %306 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i199, float %295, float 0.000000e+00) #5, !dbg !60
  %307 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i199, float %295, float 0.000000e+00) #5, !dbg !60
  %.04.i201 = select i1 %.not4.i200, float %307, float %306, !dbg !60
  %308 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not5.i202 = icmp eq i32 %308, 0, !dbg !60
  %309 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i201, float %206, float %206) #5, !dbg !60
  %310 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i201, float %206, float %206) #5, !dbg !60
  %.02.i203 = select i1 %.not5.i202, float %310, float %309, !dbg !60
  br label %__nv_tanhf.exit204, !dbg !60

__nv_tanhf.exit204:                               ; preds = %__internal_fmad.exit1.i188, %__internal_fmad.exit3.i193
  %s.1.i192 = phi float [ %294, %__internal_fmad.exit1.i188 ], [ %.02.i203, %__internal_fmad.exit3.i193 ], !dbg !60
  %311 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not.i205 = icmp eq i32 %311, 0, !dbg !60
  %312 = tail call float @llvm.nvvm.fabs.ftz.f(float %207) #5, !dbg !60
  %313 = tail call float @llvm.nvvm.fabs.f(float %207) #5, !dbg !60
  %.01.i206 = select i1 %.not.i205, float %313, float %312, !dbg !60
  %314 = fcmp ult float %.01.i206, 0x3FE3333340000000, !dbg !60
  br i1 %314, label %__internal_fmad.exit3.i212, label %__internal_fmad.exit1.i207, !dbg !60

__internal_fmad.exit1.i207:                       ; preds = %__nv_tanhf.exit204
  %315 = fmul float %.01.i206, 0x4007154760000000, !dbg !60
  %316 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %315) #5, !dbg !60
  %317 = fadd float %316, 1.000000e+00, !dbg !60
  %318 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %317) #6, !dbg !60, !srcloc !61
  %319 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not6.i208 = icmp eq i32 %319, 0, !dbg !60
  %320 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %318, float -2.000000e+00, float 1.000000e+00) #5, !dbg !60
  %321 = tail call float @llvm.nvvm.fma.rn.f(float %318, float -2.000000e+00, float 1.000000e+00) #5, !dbg !60
  %.03.i209 = select i1 %.not6.i208, float %321, float %320, !dbg !60
  %322 = fcmp oge float %.01.i206, 0x4022059680000000, !dbg !60
  %s.0.i210 = select i1 %322, float 1.000000e+00, float %.03.i209, !dbg !60
  %323 = bitcast float %s.0.i210 to i32, !dbg !60
  %324 = bitcast float %207 to i32, !dbg !60
  %325 = and i32 %324, -2147483648, !dbg !60
  %326 = or i32 %325, %323, !dbg !60
  %327 = bitcast i32 %326 to float, !dbg !60
  br label %__nv_tanhf.exit223, !dbg !60

__internal_fmad.exit3.i212:                       ; preds = %__nv_tanhf.exit204
  %328 = fmul float %207, %207, !dbg !60
  %329 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not1.i213 = icmp eq i32 %329, 0, !dbg !60
  %330 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %328, float 0xBFAAC795C0000000) #5, !dbg !60
  %331 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %328, float 0xBFAAC795C0000000) #5, !dbg !60
  %.06.i214 = select i1 %.not1.i213, float %331, float %330, !dbg !60
  %332 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not2.i215 = icmp eq i32 %332, 0, !dbg !60
  %333 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i214, float %328, float 0x3FC10B2820000000) #5, !dbg !60
  %334 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i214, float %328, float 0x3FC10B2820000000) #5, !dbg !60
  %.05.i216 = select i1 %.not2.i215, float %334, float %333, !dbg !60
  %335 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not3.i217 = icmp eq i32 %335, 0, !dbg !60
  %336 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i216, float %328, float 0xBFD5553DA0000000) #5, !dbg !60
  %337 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i216, float %328, float 0xBFD5553DA0000000) #5, !dbg !60
  %.0.i218 = select i1 %.not3.i217, float %337, float %336, !dbg !60
  %338 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not4.i219 = icmp eq i32 %338, 0, !dbg !60
  %339 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i218, float %328, float 0.000000e+00) #5, !dbg !60
  %340 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i218, float %328, float 0.000000e+00) #5, !dbg !60
  %.04.i220 = select i1 %.not4.i219, float %340, float %339, !dbg !60
  %341 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not5.i221 = icmp eq i32 %341, 0, !dbg !60
  %342 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i220, float %207, float %207) #5, !dbg !60
  %343 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i220, float %207, float %207) #5, !dbg !60
  %.02.i222 = select i1 %.not5.i221, float %343, float %342, !dbg !60
  br label %__nv_tanhf.exit223, !dbg !60

__nv_tanhf.exit223:                               ; preds = %__internal_fmad.exit1.i207, %__internal_fmad.exit3.i212
  %s.1.i211 = phi float [ %327, %__internal_fmad.exit1.i207 ], [ %.02.i222, %__internal_fmad.exit3.i212 ], !dbg !60
  %344 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not.i224 = icmp eq i32 %344, 0, !dbg !60
  %345 = tail call float @llvm.nvvm.fabs.ftz.f(float %208) #5, !dbg !60
  %346 = tail call float @llvm.nvvm.fabs.f(float %208) #5, !dbg !60
  %.01.i225 = select i1 %.not.i224, float %346, float %345, !dbg !60
  %347 = fcmp ult float %.01.i225, 0x3FE3333340000000, !dbg !60
  br i1 %347, label %__internal_fmad.exit3.i231, label %__internal_fmad.exit1.i226, !dbg !60

__internal_fmad.exit1.i226:                       ; preds = %__nv_tanhf.exit223
  %348 = fmul float %.01.i225, 0x4007154760000000, !dbg !60
  %349 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %348) #5, !dbg !60
  %350 = fadd float %349, 1.000000e+00, !dbg !60
  %351 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %350) #6, !dbg !60, !srcloc !61
  %352 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not6.i227 = icmp eq i32 %352, 0, !dbg !60
  %353 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %351, float -2.000000e+00, float 1.000000e+00) #5, !dbg !60
  %354 = tail call float @llvm.nvvm.fma.rn.f(float %351, float -2.000000e+00, float 1.000000e+00) #5, !dbg !60
  %.03.i228 = select i1 %.not6.i227, float %354, float %353, !dbg !60
  %355 = fcmp oge float %.01.i225, 0x4022059680000000, !dbg !60
  %s.0.i229 = select i1 %355, float 1.000000e+00, float %.03.i228, !dbg !60
  %356 = bitcast float %s.0.i229 to i32, !dbg !60
  %357 = bitcast float %208 to i32, !dbg !60
  %358 = and i32 %357, -2147483648, !dbg !60
  %359 = or i32 %358, %356, !dbg !60
  %360 = bitcast i32 %359 to float, !dbg !60
  br label %__nv_tanhf.exit242, !dbg !60

__internal_fmad.exit3.i231:                       ; preds = %__nv_tanhf.exit223
  %361 = fmul float %208, %208, !dbg !60
  %362 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not1.i232 = icmp eq i32 %362, 0, !dbg !60
  %363 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %361, float 0xBFAAC795C0000000) #5, !dbg !60
  %364 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %361, float 0xBFAAC795C0000000) #5, !dbg !60
  %.06.i233 = select i1 %.not1.i232, float %364, float %363, !dbg !60
  %365 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not2.i234 = icmp eq i32 %365, 0, !dbg !60
  %366 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i233, float %361, float 0x3FC10B2820000000) #5, !dbg !60
  %367 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i233, float %361, float 0x3FC10B2820000000) #5, !dbg !60
  %.05.i235 = select i1 %.not2.i234, float %367, float %366, !dbg !60
  %368 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not3.i236 = icmp eq i32 %368, 0, !dbg !60
  %369 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i235, float %361, float 0xBFD5553DA0000000) #5, !dbg !60
  %370 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i235, float %361, float 0xBFD5553DA0000000) #5, !dbg !60
  %.0.i237 = select i1 %.not3.i236, float %370, float %369, !dbg !60
  %371 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not4.i238 = icmp eq i32 %371, 0, !dbg !60
  %372 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i237, float %361, float 0.000000e+00) #5, !dbg !60
  %373 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i237, float %361, float 0.000000e+00) #5, !dbg !60
  %.04.i239 = select i1 %.not4.i238, float %373, float %372, !dbg !60
  %374 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not5.i240 = icmp eq i32 %374, 0, !dbg !60
  %375 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i239, float %208, float %208) #5, !dbg !60
  %376 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i239, float %208, float %208) #5, !dbg !60
  %.02.i241 = select i1 %.not5.i240, float %376, float %375, !dbg !60
  br label %__nv_tanhf.exit242, !dbg !60

__nv_tanhf.exit242:                               ; preds = %__internal_fmad.exit1.i226, %__internal_fmad.exit3.i231
  %s.1.i230 = phi float [ %360, %__internal_fmad.exit1.i226 ], [ %.02.i241, %__internal_fmad.exit3.i231 ], !dbg !60
  %377 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not.i243 = icmp eq i32 %377, 0, !dbg !60
  %378 = tail call float @llvm.nvvm.fabs.ftz.f(float %209) #5, !dbg !60
  %379 = tail call float @llvm.nvvm.fabs.f(float %209) #5, !dbg !60
  %.01.i244 = select i1 %.not.i243, float %379, float %378, !dbg !60
  %380 = fcmp ult float %.01.i244, 0x3FE3333340000000, !dbg !60
  br i1 %380, label %__internal_fmad.exit3.i250, label %__internal_fmad.exit1.i245, !dbg !60

__internal_fmad.exit1.i245:                       ; preds = %__nv_tanhf.exit242
  %381 = fmul float %.01.i244, 0x4007154760000000, !dbg !60
  %382 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %381) #5, !dbg !60
  %383 = fadd float %382, 1.000000e+00, !dbg !60
  %384 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %383) #6, !dbg !60, !srcloc !61
  %385 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not6.i246 = icmp eq i32 %385, 0, !dbg !60
  %386 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %384, float -2.000000e+00, float 1.000000e+00) #5, !dbg !60
  %387 = tail call float @llvm.nvvm.fma.rn.f(float %384, float -2.000000e+00, float 1.000000e+00) #5, !dbg !60
  %.03.i247 = select i1 %.not6.i246, float %387, float %386, !dbg !60
  %388 = fcmp oge float %.01.i244, 0x4022059680000000, !dbg !60
  %s.0.i248 = select i1 %388, float 1.000000e+00, float %.03.i247, !dbg !60
  %389 = bitcast float %s.0.i248 to i32, !dbg !60
  %390 = bitcast float %209 to i32, !dbg !60
  %391 = and i32 %390, -2147483648, !dbg !60
  %392 = or i32 %391, %389, !dbg !60
  %393 = bitcast i32 %392 to float, !dbg !60
  br label %__nv_tanhf.exit261, !dbg !60

__internal_fmad.exit3.i250:                       ; preds = %__nv_tanhf.exit242
  %394 = fmul float %209, %209, !dbg !60
  %395 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not1.i251 = icmp eq i32 %395, 0, !dbg !60
  %396 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %394, float 0xBFAAC795C0000000) #5, !dbg !60
  %397 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %394, float 0xBFAAC795C0000000) #5, !dbg !60
  %.06.i252 = select i1 %.not1.i251, float %397, float %396, !dbg !60
  %398 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not2.i253 = icmp eq i32 %398, 0, !dbg !60
  %399 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i252, float %394, float 0x3FC10B2820000000) #5, !dbg !60
  %400 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i252, float %394, float 0x3FC10B2820000000) #5, !dbg !60
  %.05.i254 = select i1 %.not2.i253, float %400, float %399, !dbg !60
  %401 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not3.i255 = icmp eq i32 %401, 0, !dbg !60
  %402 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i254, float %394, float 0xBFD5553DA0000000) #5, !dbg !60
  %403 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i254, float %394, float 0xBFD5553DA0000000) #5, !dbg !60
  %.0.i256 = select i1 %.not3.i255, float %403, float %402, !dbg !60
  %404 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not4.i257 = icmp eq i32 %404, 0, !dbg !60
  %405 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i256, float %394, float 0.000000e+00) #5, !dbg !60
  %406 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i256, float %394, float 0.000000e+00) #5, !dbg !60
  %.04.i258 = select i1 %.not4.i257, float %406, float %405, !dbg !60
  %407 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not5.i259 = icmp eq i32 %407, 0, !dbg !60
  %408 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i258, float %209, float %209) #5, !dbg !60
  %409 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i258, float %209, float %209) #5, !dbg !60
  %.02.i260 = select i1 %.not5.i259, float %409, float %408, !dbg !60
  br label %__nv_tanhf.exit261, !dbg !60

__nv_tanhf.exit261:                               ; preds = %__internal_fmad.exit1.i245, %__internal_fmad.exit3.i250
  %s.1.i249 = phi float [ %393, %__internal_fmad.exit1.i245 ], [ %.02.i260, %__internal_fmad.exit3.i250 ], !dbg !60
  %410 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not.i262 = icmp eq i32 %410, 0, !dbg !60
  %411 = tail call float @llvm.nvvm.fabs.ftz.f(float %210) #5, !dbg !60
  %412 = tail call float @llvm.nvvm.fabs.f(float %210) #5, !dbg !60
  %.01.i263 = select i1 %.not.i262, float %412, float %411, !dbg !60
  %413 = fcmp ult float %.01.i263, 0x3FE3333340000000, !dbg !60
  br i1 %413, label %__internal_fmad.exit3.i269, label %__internal_fmad.exit1.i264, !dbg !60

__internal_fmad.exit1.i264:                       ; preds = %__nv_tanhf.exit261
  %414 = fmul float %.01.i263, 0x4007154760000000, !dbg !60
  %415 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %414) #5, !dbg !60
  %416 = fadd float %415, 1.000000e+00, !dbg !60
  %417 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %416) #6, !dbg !60, !srcloc !61
  %418 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not6.i265 = icmp eq i32 %418, 0, !dbg !60
  %419 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %417, float -2.000000e+00, float 1.000000e+00) #5, !dbg !60
  %420 = tail call float @llvm.nvvm.fma.rn.f(float %417, float -2.000000e+00, float 1.000000e+00) #5, !dbg !60
  %.03.i266 = select i1 %.not6.i265, float %420, float %419, !dbg !60
  %421 = fcmp oge float %.01.i263, 0x4022059680000000, !dbg !60
  %s.0.i267 = select i1 %421, float 1.000000e+00, float %.03.i266, !dbg !60
  %422 = bitcast float %s.0.i267 to i32, !dbg !60
  %423 = bitcast float %210 to i32, !dbg !60
  %424 = and i32 %423, -2147483648, !dbg !60
  %425 = or i32 %424, %422, !dbg !60
  %426 = bitcast i32 %425 to float, !dbg !60
  br label %__nv_tanhf.exit280, !dbg !60

__internal_fmad.exit3.i269:                       ; preds = %__nv_tanhf.exit261
  %427 = fmul float %210, %210, !dbg !60
  %428 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not1.i270 = icmp eq i32 %428, 0, !dbg !60
  %429 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %427, float 0xBFAAC795C0000000) #5, !dbg !60
  %430 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %427, float 0xBFAAC795C0000000) #5, !dbg !60
  %.06.i271 = select i1 %.not1.i270, float %430, float %429, !dbg !60
  %431 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not2.i272 = icmp eq i32 %431, 0, !dbg !60
  %432 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i271, float %427, float 0x3FC10B2820000000) #5, !dbg !60
  %433 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i271, float %427, float 0x3FC10B2820000000) #5, !dbg !60
  %.05.i273 = select i1 %.not2.i272, float %433, float %432, !dbg !60
  %434 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not3.i274 = icmp eq i32 %434, 0, !dbg !60
  %435 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i273, float %427, float 0xBFD5553DA0000000) #5, !dbg !60
  %436 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i273, float %427, float 0xBFD5553DA0000000) #5, !dbg !60
  %.0.i275 = select i1 %.not3.i274, float %436, float %435, !dbg !60
  %437 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not4.i276 = icmp eq i32 %437, 0, !dbg !60
  %438 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i275, float %427, float 0.000000e+00) #5, !dbg !60
  %439 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i275, float %427, float 0.000000e+00) #5, !dbg !60
  %.04.i277 = select i1 %.not4.i276, float %439, float %438, !dbg !60
  %440 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not5.i278 = icmp eq i32 %440, 0, !dbg !60
  %441 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i277, float %210, float %210) #5, !dbg !60
  %442 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i277, float %210, float %210) #5, !dbg !60
  %.02.i279 = select i1 %.not5.i278, float %442, float %441, !dbg !60
  br label %__nv_tanhf.exit280, !dbg !60

__nv_tanhf.exit280:                               ; preds = %__internal_fmad.exit1.i264, %__internal_fmad.exit3.i269
  %s.1.i268 = phi float [ %426, %__internal_fmad.exit1.i264 ], [ %.02.i279, %__internal_fmad.exit3.i269 ], !dbg !60
  %443 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not.i281 = icmp eq i32 %443, 0, !dbg !60
  %444 = tail call float @llvm.nvvm.fabs.ftz.f(float %211) #5, !dbg !60
  %445 = tail call float @llvm.nvvm.fabs.f(float %211) #5, !dbg !60
  %.01.i282 = select i1 %.not.i281, float %445, float %444, !dbg !60
  %446 = fcmp ult float %.01.i282, 0x3FE3333340000000, !dbg !60
  br i1 %446, label %__internal_fmad.exit3.i288, label %__internal_fmad.exit1.i283, !dbg !60

__internal_fmad.exit1.i283:                       ; preds = %__nv_tanhf.exit280
  %447 = fmul float %.01.i282, 0x4007154760000000, !dbg !60
  %448 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %447) #5, !dbg !60
  %449 = fadd float %448, 1.000000e+00, !dbg !60
  %450 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %449) #6, !dbg !60, !srcloc !61
  %451 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not6.i284 = icmp eq i32 %451, 0, !dbg !60
  %452 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %450, float -2.000000e+00, float 1.000000e+00) #5, !dbg !60
  %453 = tail call float @llvm.nvvm.fma.rn.f(float %450, float -2.000000e+00, float 1.000000e+00) #5, !dbg !60
  %.03.i285 = select i1 %.not6.i284, float %453, float %452, !dbg !60
  %454 = fcmp oge float %.01.i282, 0x4022059680000000, !dbg !60
  %s.0.i286 = select i1 %454, float 1.000000e+00, float %.03.i285, !dbg !60
  %455 = bitcast float %s.0.i286 to i32, !dbg !60
  %456 = bitcast float %211 to i32, !dbg !60
  %457 = and i32 %456, -2147483648, !dbg !60
  %458 = or i32 %457, %455, !dbg !60
  %459 = bitcast i32 %458 to float, !dbg !60
  br label %__nv_tanhf.exit299, !dbg !60

__internal_fmad.exit3.i288:                       ; preds = %__nv_tanhf.exit280
  %460 = fmul float %211, %211, !dbg !60
  %461 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not1.i289 = icmp eq i32 %461, 0, !dbg !60
  %462 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %460, float 0xBFAAC795C0000000) #5, !dbg !60
  %463 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %460, float 0xBFAAC795C0000000) #5, !dbg !60
  %.06.i290 = select i1 %.not1.i289, float %463, float %462, !dbg !60
  %464 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not2.i291 = icmp eq i32 %464, 0, !dbg !60
  %465 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i290, float %460, float 0x3FC10B2820000000) #5, !dbg !60
  %466 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i290, float %460, float 0x3FC10B2820000000) #5, !dbg !60
  %.05.i292 = select i1 %.not2.i291, float %466, float %465, !dbg !60
  %467 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not3.i293 = icmp eq i32 %467, 0, !dbg !60
  %468 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i292, float %460, float 0xBFD5553DA0000000) #5, !dbg !60
  %469 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i292, float %460, float 0xBFD5553DA0000000) #5, !dbg !60
  %.0.i294 = select i1 %.not3.i293, float %469, float %468, !dbg !60
  %470 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not4.i295 = icmp eq i32 %470, 0, !dbg !60
  %471 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i294, float %460, float 0.000000e+00) #5, !dbg !60
  %472 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i294, float %460, float 0.000000e+00) #5, !dbg !60
  %.04.i296 = select i1 %.not4.i295, float %472, float %471, !dbg !60
  %473 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !60
  %.not5.i297 = icmp eq i32 %473, 0, !dbg !60
  %474 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i296, float %211, float %211) #5, !dbg !60
  %475 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i296, float %211, float %211) #5, !dbg !60
  %.02.i298 = select i1 %.not5.i297, float %475, float %474, !dbg !60
  br label %__nv_tanhf.exit299, !dbg !60

__nv_tanhf.exit299:                               ; preds = %__internal_fmad.exit1.i283, %__internal_fmad.exit3.i288
  %s.1.i287 = phi float [ %459, %__internal_fmad.exit1.i283 ], [ %.02.i298, %__internal_fmad.exit3.i288 ], !dbg !60
  %476 = insertelement <4 x float> poison, float %s.1.i230, i64 0, !dbg !62
  %477 = insertelement <4 x float> %476, float %s.1.i154, i64 1, !dbg !62
  %478 = insertelement <4 x float> %477, float %s.1.i249, i64 2, !dbg !62
  %479 = insertelement <4 x float> %478, float %s.1.i173, i64 3, !dbg !62
  %480 = fadd <4 x float> %479, splat (float 1.000000e+00), !dbg !62
  %481 = insertelement <4 x float> poison, float %s.1.i287, i64 0, !dbg !62
  %482 = insertelement <4 x float> %481, float %s.1.i268, i64 1, !dbg !62
  %483 = insertelement <4 x float> %482, float %s.1.i211, i64 2, !dbg !62
  %484 = insertelement <4 x float> %483, float %s.1.i192, i64 3, !dbg !62
  %485 = fadd <4 x float> %484, splat (float 1.000000e+00), !dbg !62
  %486 = fcmp uno <4 x float> %82, zeroinitializer, !dbg !63
  %487 = fcmp uno <4 x float> %81, zeroinitializer, !dbg !63
  %488 = fcmp uno <4 x float> %83, zeroinitializer, !dbg !65
  %489 = fmul <4 x float> %163, %485, !dbg !67
  %490 = fcmp olt <4 x float> %83, %489, !dbg !68
  %491 = or <4 x i1> %488, %490, !dbg !69
  %492 = select <4 x i1> %491, <4 x float> %83, <4 x float> %489, !dbg !70
  %493 = select <4 x i1> %79, <4 x float> %492, <4 x float> %83, !dbg !71
  %494 = fcmp uno <4 x float> %84, zeroinitializer, !dbg !63
  %495 = fmul <4 x float> %162, %480, !dbg !67
  %496 = shufflevector <4 x float> %495, <4 x float> poison, <4 x i32> <i32 2, i32 3, i32 0, i32 1>, !dbg !72
  %497 = fcmp ogt <4 x float> %82, %496, !dbg !72
  %498 = fcmp olt <4 x float> %82, %496, !dbg !72
  %499 = shufflevector <4 x i1> %497, <4 x i1> %498, <4 x i32> <i32 0, i32 1, i32 6, i32 7>, !dbg !72
  %500 = or <4 x i1> %486, %499, !dbg !73
  %501 = select <4 x i1> %500, <4 x float> %82, <4 x float> %496, !dbg !74
  %502 = fcmp ogt <4 x float> %81, %495, !dbg !72
  %503 = fcmp olt <4 x float> %81, %495, !dbg !72
  %504 = shufflevector <4 x i1> %502, <4 x i1> %503, <4 x i32> <i32 0, i32 1, i32 6, i32 7>, !dbg !72
  %505 = or <4 x i1> %487, %504, !dbg !73
  %506 = select <4 x i1> %505, <4 x float> %81, <4 x float> %495, !dbg !74
  %507 = fcmp ogt <4 x float> %84, %489, !dbg !72
  %508 = or <4 x i1> %494, %507, !dbg !73
  %509 = select <4 x i1> %508, <4 x float> %84, <4 x float> %489, !dbg !74
  %510 = select <4 x i1> %79, <4 x float> %506, <4 x float> %81, !dbg !39
  %511 = select <4 x i1> %79, <4 x float> %501, <4 x float> %82, !dbg !39
  %512 = select <4 x i1> %79, <4 x float> %509, <4 x float> %84, !dbg !39
  %513 = sext i32 %90 to i64, !dbg !75
  %514 = getelementptr float, ptr addrspace(1) %5, i64 %513, !dbg !75
  %515 = sext i32 %91 to i64, !dbg !75
  %516 = getelementptr float, ptr addrspace(1) %5, i64 %515, !dbg !75
  %517 = bitcast float %164 to i32, !dbg !76
  %518 = bitcast float %166 to i32, !dbg !76
  %519 = bitcast float %168 to i32, !dbg !76
  %520 = bitcast float %170 to i32, !dbg !76
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %517, i32 %518, i32 %519, i32 %520, ptr addrspace(1) %514, i1 %20) #5, !dbg !76
  %521 = bitcast float %172 to i32, !dbg !76
  %522 = bitcast float %174 to i32, !dbg !76
  %523 = bitcast float %176 to i32, !dbg !76
  %524 = bitcast float %178 to i32, !dbg !76
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %521, i32 %522, i32 %523, i32 %524, ptr addrspace(1) %516, i1 %20) #5, !dbg !76
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 4096, !dbg !38
  %525 = icmp samesign ult i64 %indvars.iv, 8192, !dbg !38
  br i1 %525, label %80, label %526, !dbg !38

526:                                              ; preds = %__nv_tanhf.exit299
  %527 = lshr i32 %15, 5, !dbg !11
  %528 = and i32 %15, 1, !dbg !11
  %529 = or disjoint i32 %14, %528, !dbg !12
  %530 = icmp slt i32 %529, 512, !dbg !13
  tail call void @llvm.nvvm.barrier0(), !dbg !77
  %531 = fcmp ogt <4 x float> %510, %511, !dbg !79
  %532 = extractelement <4 x float> %511, i64 3, !dbg !82
  %533 = fcmp uno float %532, 0.000000e+00, !dbg !82
  %534 = extractelement <4 x i1> %531, i64 3, !dbg !83
  %535 = or i1 %534, %533, !dbg !83
  %536 = extractelement <4 x float> %510, i64 3, !dbg !84
  %537 = select i1 %535, float %532, float %536, !dbg !84
  %538 = extractelement <4 x float> %493, i64 3, !dbg !85
  %539 = fcmp olt float %537, %538, !dbg !85
  %540 = fcmp uno float %537, 0.000000e+00, !dbg !82
  %541 = or i1 %539, %540, !dbg !83
  %542 = select i1 %541, float %537, float %538, !dbg !84
  %543 = extractelement <4 x float> %493, i64 2, !dbg !85
  %544 = fcmp olt float %542, %543, !dbg !85
  %545 = fcmp uno float %542, 0.000000e+00, !dbg !82
  %546 = or i1 %544, %545, !dbg !83
  %547 = select i1 %546, float %542, float %543, !dbg !84
  %548 = extractelement <4 x float> %511, i64 2, !dbg !82
  %549 = fcmp uno float %548, 0.000000e+00, !dbg !82
  %550 = extractelement <4 x i1> %531, i64 2, !dbg !83
  %551 = or i1 %550, %549, !dbg !83
  %552 = extractelement <4 x float> %510, i64 2, !dbg !84
  %553 = select i1 %551, float %548, float %552, !dbg !84
  %554 = extractelement <4 x float> %493, i64 1, !dbg !85
  %555 = fcmp olt float %553, %554, !dbg !85
  %556 = fcmp uno float %553, 0.000000e+00, !dbg !82
  %557 = or i1 %555, %556, !dbg !83
  %558 = select i1 %557, float %553, float %554, !dbg !84
  %559 = extractelement <4 x float> %493, i64 0, !dbg !85
  %560 = fcmp olt float %558, %559, !dbg !85
  %561 = fcmp uno float %558, 0.000000e+00, !dbg !82
  %562 = or i1 %560, %561, !dbg !83
  %563 = select i1 %562, float %558, float %559, !dbg !84
  %564 = bitcast float %547 to i32, !dbg !77
  %565 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %564, i32 16, i32 31), !dbg !77
  %566 = bitcast i32 %565 to float, !dbg !77
  %567 = fcmp olt float %547, %566, !dbg !85
  %568 = fcmp uno float %547, 0.000000e+00, !dbg !82
  %569 = or i1 %568, %567, !dbg !83
  %570 = select i1 %569, float %547, float %566, !dbg !84
  %571 = bitcast float %570 to i32, !dbg !77
  %572 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %571, i32 8, i32 31), !dbg !77
  %573 = bitcast i32 %572 to float, !dbg !77
  %574 = fcmp olt float %570, %573, !dbg !85
  %575 = fcmp uno float %570, 0.000000e+00, !dbg !82
  %576 = or i1 %574, %575, !dbg !83
  %577 = select i1 %576, float %570, float %573, !dbg !84
  %578 = bitcast float %577 to i32, !dbg !77
  %579 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %578, i32 4, i32 31), !dbg !77
  %580 = bitcast i32 %579 to float, !dbg !77
  %581 = fcmp olt float %577, %580, !dbg !85
  %582 = fcmp uno float %577, 0.000000e+00, !dbg !82
  %583 = or i1 %581, %582, !dbg !83
  %584 = select i1 %583, float %577, float %580, !dbg !84
  %585 = bitcast float %584 to i32, !dbg !77
  %586 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %585, i32 2, i32 31), !dbg !77
  %587 = bitcast i32 %586 to float, !dbg !77
  %588 = fcmp olt float %584, %587, !dbg !85
  %589 = fcmp uno float %584, 0.000000e+00, !dbg !82
  %590 = or i1 %588, %589, !dbg !83
  %591 = select i1 %590, float %584, float %587, !dbg !84
  %592 = bitcast float %591 to i32, !dbg !77
  %593 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %592, i32 1, i32 31), !dbg !77
  %594 = bitcast i32 %593 to float, !dbg !77
  %595 = fcmp olt float %591, %594, !dbg !85
  %596 = fcmp uno float %591, 0.000000e+00, !dbg !82
  %597 = or i1 %595, %596, !dbg !83
  %598 = bitcast float %563 to i32, !dbg !77
  %599 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %598, i32 16, i32 31), !dbg !77
  %600 = bitcast i32 %599 to float, !dbg !77
  %601 = fcmp olt float %563, %600, !dbg !85
  %602 = fcmp uno float %563, 0.000000e+00, !dbg !82
  %603 = or i1 %602, %601, !dbg !83
  %604 = select i1 %603, float %563, float %600, !dbg !84
  %605 = bitcast float %604 to i32, !dbg !77
  %606 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %605, i32 8, i32 31), !dbg !77
  %607 = bitcast i32 %606 to float, !dbg !77
  %608 = fcmp olt float %604, %607, !dbg !85
  %609 = fcmp uno float %604, 0.000000e+00, !dbg !82
  %610 = or i1 %608, %609, !dbg !83
  %611 = select i1 %610, float %604, float %607, !dbg !84
  %612 = bitcast float %611 to i32, !dbg !77
  %613 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %612, i32 4, i32 31), !dbg !77
  %614 = bitcast i32 %613 to float, !dbg !77
  %615 = fcmp olt float %611, %614, !dbg !85
  %616 = fcmp uno float %611, 0.000000e+00, !dbg !82
  %617 = or i1 %615, %616, !dbg !83
  %618 = select i1 %617, float %611, float %614, !dbg !84
  %619 = bitcast float %618 to i32, !dbg !77
  %620 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %619, i32 2, i32 31), !dbg !77
  %621 = bitcast i32 %620 to float, !dbg !77
  %622 = fcmp olt float %618, %621, !dbg !85
  %623 = fcmp uno float %618, 0.000000e+00, !dbg !82
  %624 = or i1 %622, %623, !dbg !83
  %625 = select i1 %624, float %618, float %621, !dbg !84
  %626 = bitcast float %625 to i32, !dbg !77
  %627 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %626, i32 1, i32 31), !dbg !77
  %628 = bitcast i32 %627 to float, !dbg !77
  %629 = fcmp olt float %625, %628, !dbg !85
  %630 = fcmp uno float %625, 0.000000e+00, !dbg !82
  %631 = or i1 %629, %630, !dbg !83
  %632 = and i32 %527, 31, !dbg !77
  %633 = icmp eq i32 %17, 0, !dbg !77
  %634 = getelementptr float, ptr addrspace(3) @global_smem, i32 %632, !dbg !77
  %635 = select i1 %597, i32 %592, i32 %593, !dbg !84
  %636 = insertelement <1 x i32> poison, i32 %635, i64 0, !dbg !77
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %634, <1 x i32> %636, i1 %633) #5, !dbg !77
  %637 = or disjoint i32 %632, 32, !dbg !77
  %638 = getelementptr float, ptr addrspace(3) @global_smem, i32 %637, !dbg !77
  %639 = select i1 %631, i32 %626, i32 %627, !dbg !84
  %640 = insertelement <1 x i32> poison, i32 %639, i64 0, !dbg !77
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %638, <1 x i32> %640, i1 %633) #5, !dbg !77
  tail call void @llvm.nvvm.barrier0(), !dbg !77
  %641 = icmp slt i32 %15, 64, !dbg !77
  %642 = getelementptr float, ptr addrspace(3) @global_smem, i32 %15, !dbg !77
  %643 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %642, i1 %641) #5, !dbg !77
  %644 = bitcast i32 %643 to float, !dbg !77
  %645 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %643, i32 16, i32 31), !dbg !77
  %646 = bitcast i32 %645 to float, !dbg !77
  %647 = fcmp olt float %644, %646, !dbg !85
  %648 = fcmp uno float %644, 0.000000e+00, !dbg !82
  %649 = or i1 %648, %647, !dbg !83
  %650 = select i1 %649, float %644, float %646, !dbg !84
  %651 = bitcast float %650 to i32, !dbg !77
  %652 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %651, i32 8, i32 31), !dbg !77
  %653 = bitcast i32 %652 to float, !dbg !77
  %654 = fcmp olt float %650, %653, !dbg !85
  %655 = fcmp uno float %650, 0.000000e+00, !dbg !82
  %656 = or i1 %654, %655, !dbg !83
  %657 = select i1 %656, float %650, float %653, !dbg !84
  %658 = bitcast float %657 to i32, !dbg !77
  %659 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %658, i32 4, i32 31), !dbg !77
  %660 = bitcast i32 %659 to float, !dbg !77
  %661 = fcmp olt float %657, %660, !dbg !85
  %662 = fcmp uno float %657, 0.000000e+00, !dbg !82
  %663 = or i1 %661, %662, !dbg !83
  %664 = select i1 %663, float %657, float %660, !dbg !84
  %665 = bitcast float %664 to i32, !dbg !77
  %666 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %665, i32 2, i32 31), !dbg !77
  %667 = bitcast i32 %666 to float, !dbg !77
  %668 = fcmp olt float %664, %667, !dbg !85
  %669 = fcmp uno float %664, 0.000000e+00, !dbg !82
  %670 = or i1 %668, %669, !dbg !83
  %671 = select i1 %670, float %664, float %667, !dbg !84
  %672 = bitcast float %671 to i32, !dbg !77
  %673 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %672, i32 1, i32 31), !dbg !77
  %674 = bitcast i32 %673 to float, !dbg !77
  %675 = fcmp olt float %671, %674, !dbg !85
  %676 = fcmp uno float %671, 0.000000e+00, !dbg !82
  %677 = or i1 %675, %676, !dbg !83
  %678 = and i1 %641, %633, !dbg !77
  %679 = select i1 %677, i32 %672, i32 %673, !dbg !84
  %680 = insertelement <1 x i32> poison, i32 %679, i64 0, !dbg !77
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %642, <1 x i32> %680, i1 %678) #5, !dbg !77
  tail call void @llvm.nvvm.barrier0(), !dbg !77
  %681 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !77
  %682 = load float, ptr addrspace(3) getelementptr (i8, ptr addrspace(3) @global_smem, i32 128), align 16, !dbg !77
  tail call void @llvm.nvvm.barrier0(), !dbg !86
  %683 = bitcast float %681 to i32, !dbg !86
  %684 = bitcast float %682 to i32, !dbg !86
  tail call void asm sideeffect "@$3 st.shared.v2.b32 [ $0 + 0 ], { $1, $2 };", "r,r,r,b"(ptr addrspace(3) @global_smem, i32 %683, i32 %684, i1 true) #5, !dbg !86
  tail call void @llvm.nvvm.barrier0(), !dbg !86
  %685 = getelementptr inbounds nuw float, ptr addrspace(3) @global_smem, i32 %528, !dbg !86
  %686 = load float, ptr addrspace(3) %685, align 4, !dbg !86
  tail call void @llvm.nvvm.barrier0(), !dbg !87
  %687 = extractelement <4 x float> %510, i64 1, !dbg !88
  %688 = fcmp uno float %687, 0.000000e+00, !dbg !88
  %689 = extractelement <4 x i1> %531, i64 1, !dbg !89
  %690 = or i1 %689, %688, !dbg !89
  %691 = extractelement <4 x float> %511, i64 1, !dbg !90
  %692 = select i1 %690, float %687, float %691, !dbg !90
  %693 = extractelement <4 x float> %512, i64 3, !dbg !79
  %694 = fcmp ogt float %692, %693, !dbg !79
  %695 = fcmp uno float %692, 0.000000e+00, !dbg !88
  %696 = or i1 %694, %695, !dbg !89
  %697 = select i1 %696, float %692, float %693, !dbg !90
  %698 = extractelement <4 x float> %512, i64 2, !dbg !79
  %699 = fcmp ogt float %697, %698, !dbg !79
  %700 = fcmp uno float %697, 0.000000e+00, !dbg !88
  %701 = or i1 %699, %700, !dbg !89
  %702 = select i1 %701, float %697, float %698, !dbg !90
  %703 = extractelement <4 x float> %510, i64 0, !dbg !88
  %704 = fcmp uno float %703, 0.000000e+00, !dbg !88
  %705 = extractelement <4 x i1> %531, i64 0, !dbg !89
  %706 = or i1 %705, %704, !dbg !89
  %707 = extractelement <4 x float> %511, i64 0, !dbg !90
  %708 = select i1 %706, float %703, float %707, !dbg !90
  %709 = extractelement <4 x float> %512, i64 1, !dbg !79
  %710 = fcmp ogt float %708, %709, !dbg !79
  %711 = fcmp uno float %708, 0.000000e+00, !dbg !88
  %712 = or i1 %710, %711, !dbg !89
  %713 = select i1 %712, float %708, float %709, !dbg !90
  %714 = extractelement <4 x float> %512, i64 0, !dbg !79
  %715 = fcmp ogt float %713, %714, !dbg !79
  %716 = fcmp uno float %713, 0.000000e+00, !dbg !88
  %717 = or i1 %715, %716, !dbg !89
  %718 = select i1 %717, float %713, float %714, !dbg !90
  %719 = bitcast float %702 to i32, !dbg !87
  %720 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %719, i32 16, i32 31), !dbg !87
  %721 = bitcast i32 %720 to float, !dbg !87
  %722 = fcmp ogt float %702, %721, !dbg !79
  %723 = fcmp uno float %702, 0.000000e+00, !dbg !88
  %724 = or i1 %723, %722, !dbg !89
  %725 = select i1 %724, float %702, float %721, !dbg !90
  %726 = bitcast float %725 to i32, !dbg !87
  %727 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %726, i32 8, i32 31), !dbg !87
  %728 = bitcast i32 %727 to float, !dbg !87
  %729 = fcmp ogt float %725, %728, !dbg !79
  %730 = fcmp uno float %725, 0.000000e+00, !dbg !88
  %731 = or i1 %729, %730, !dbg !89
  %732 = select i1 %731, float %725, float %728, !dbg !90
  %733 = bitcast float %732 to i32, !dbg !87
  %734 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %733, i32 4, i32 31), !dbg !87
  %735 = bitcast i32 %734 to float, !dbg !87
  %736 = fcmp ogt float %732, %735, !dbg !79
  %737 = fcmp uno float %732, 0.000000e+00, !dbg !88
  %738 = or i1 %736, %737, !dbg !89
  %739 = select i1 %738, float %732, float %735, !dbg !90
  %740 = bitcast float %739 to i32, !dbg !87
  %741 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %740, i32 2, i32 31), !dbg !87
  %742 = bitcast i32 %741 to float, !dbg !87
  %743 = fcmp ogt float %739, %742, !dbg !79
  %744 = fcmp uno float %739, 0.000000e+00, !dbg !88
  %745 = or i1 %743, %744, !dbg !89
  %746 = select i1 %745, float %739, float %742, !dbg !90
  %747 = bitcast float %746 to i32, !dbg !87
  %748 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %747, i32 1, i32 31), !dbg !87
  %749 = bitcast i32 %748 to float, !dbg !87
  %750 = fcmp ogt float %746, %749, !dbg !79
  %751 = fcmp uno float %746, 0.000000e+00, !dbg !88
  %752 = or i1 %750, %751, !dbg !89
  %753 = bitcast float %718 to i32, !dbg !87
  %754 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %753, i32 16, i32 31), !dbg !87
  %755 = bitcast i32 %754 to float, !dbg !87
  %756 = fcmp ogt float %718, %755, !dbg !79
  %757 = fcmp uno float %718, 0.000000e+00, !dbg !88
  %758 = or i1 %757, %756, !dbg !89
  %759 = select i1 %758, float %718, float %755, !dbg !90
  %760 = bitcast float %759 to i32, !dbg !87
  %761 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %760, i32 8, i32 31), !dbg !87
  %762 = bitcast i32 %761 to float, !dbg !87
  %763 = fcmp ogt float %759, %762, !dbg !79
  %764 = fcmp uno float %759, 0.000000e+00, !dbg !88
  %765 = or i1 %763, %764, !dbg !89
  %766 = select i1 %765, float %759, float %762, !dbg !90
  %767 = bitcast float %766 to i32, !dbg !87
  %768 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %767, i32 4, i32 31), !dbg !87
  %769 = bitcast i32 %768 to float, !dbg !87
  %770 = fcmp ogt float %766, %769, !dbg !79
  %771 = fcmp uno float %766, 0.000000e+00, !dbg !88
  %772 = or i1 %770, %771, !dbg !89
  %773 = select i1 %772, float %766, float %769, !dbg !90
  %774 = bitcast float %773 to i32, !dbg !87
  %775 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %774, i32 2, i32 31), !dbg !87
  %776 = bitcast i32 %775 to float, !dbg !87
  %777 = fcmp ogt float %773, %776, !dbg !79
  %778 = fcmp uno float %773, 0.000000e+00, !dbg !88
  %779 = or i1 %777, %778, !dbg !89
  %780 = select i1 %779, float %773, float %776, !dbg !90
  %781 = bitcast float %780 to i32, !dbg !87
  %782 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %781, i32 1, i32 31), !dbg !87
  %783 = bitcast i32 %782 to float, !dbg !87
  %784 = fcmp ogt float %780, %783, !dbg !79
  %785 = fcmp uno float %780, 0.000000e+00, !dbg !88
  %786 = or i1 %784, %785, !dbg !89
  %787 = select i1 %752, i32 %747, i32 %748, !dbg !90
  %788 = insertelement <1 x i32> poison, i32 %787, i64 0, !dbg !87
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %634, <1 x i32> %788, i1 %633) #5, !dbg !87
  %789 = select i1 %786, i32 %781, i32 %782, !dbg !90
  %790 = insertelement <1 x i32> poison, i32 %789, i64 0, !dbg !87
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %638, <1 x i32> %790, i1 %633) #5, !dbg !87
  tail call void @llvm.nvvm.barrier0(), !dbg !87
  %791 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %642, i1 %641) #5, !dbg !87
  %792 = bitcast i32 %791 to float, !dbg !87
  %793 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %791, i32 16, i32 31), !dbg !87
  %794 = bitcast i32 %793 to float, !dbg !87
  %795 = fcmp ogt float %792, %794, !dbg !79
  %796 = fcmp uno float %792, 0.000000e+00, !dbg !88
  %797 = or i1 %796, %795, !dbg !89
  %798 = select i1 %797, float %792, float %794, !dbg !90
  %799 = bitcast float %798 to i32, !dbg !87
  %800 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %799, i32 8, i32 31), !dbg !87
  %801 = bitcast i32 %800 to float, !dbg !87
  %802 = fcmp ogt float %798, %801, !dbg !79
  %803 = fcmp uno float %798, 0.000000e+00, !dbg !88
  %804 = or i1 %802, %803, !dbg !89
  %805 = select i1 %804, float %798, float %801, !dbg !90
  %806 = bitcast float %805 to i32, !dbg !87
  %807 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %806, i32 4, i32 31), !dbg !87
  %808 = bitcast i32 %807 to float, !dbg !87
  %809 = fcmp ogt float %805, %808, !dbg !79
  %810 = fcmp uno float %805, 0.000000e+00, !dbg !88
  %811 = or i1 %809, %810, !dbg !89
  %812 = select i1 %811, float %805, float %808, !dbg !90
  %813 = bitcast float %812 to i32, !dbg !87
  %814 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %813, i32 2, i32 31), !dbg !87
  %815 = bitcast i32 %814 to float, !dbg !87
  %816 = fcmp ogt float %812, %815, !dbg !79
  %817 = fcmp uno float %812, 0.000000e+00, !dbg !88
  %818 = or i1 %816, %817, !dbg !89
  %819 = select i1 %818, float %812, float %815, !dbg !90
  %820 = bitcast float %819 to i32, !dbg !87
  %821 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %820, i32 1, i32 31), !dbg !87
  %822 = bitcast i32 %821 to float, !dbg !87
  %823 = fcmp ogt float %819, %822, !dbg !79
  %824 = fcmp uno float %819, 0.000000e+00, !dbg !88
  %825 = or i1 %823, %824, !dbg !89
  %826 = select i1 %825, i32 %820, i32 %821, !dbg !90
  %827 = insertelement <1 x i32> poison, i32 %826, i64 0, !dbg !87
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %642, <1 x i32> %827, i1 %678) #5, !dbg !87
  tail call void @llvm.nvvm.barrier0(), !dbg !87
  %828 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !87
  %829 = load float, ptr addrspace(3) getelementptr (i8, ptr addrspace(3) @global_smem, i32 128), align 16, !dbg !87
  tail call void @llvm.nvvm.barrier0(), !dbg !91
  %830 = bitcast float %828 to i32, !dbg !91
  %831 = bitcast float %829 to i32, !dbg !91
  tail call void asm sideeffect "@$3 st.shared.v2.b32 [ $0 + 0 ], { $1, $2 };", "r,r,r,b"(ptr addrspace(3) @global_smem, i32 %830, i32 %831, i1 true) #5, !dbg !91
  tail call void @llvm.nvvm.barrier0(), !dbg !91
  %832 = load float, ptr addrspace(3) %685, align 4, !dbg !91
  %833 = sext i32 %529 to i64, !dbg !92
  %834 = getelementptr bfloat, ptr addrspace(1) %6, i64 %833, !dbg !92
  %835 = fptrunc float %686 to bfloat, !dbg !86
  %836 = and i32 %15, 1022, !dbg !86
  %837 = icmp eq i32 %836, 0, !dbg !86
  %838 = bitcast bfloat %835 to i16, !dbg !86
  %839 = and i1 %837, %530, !dbg !86
  tail call void asm sideeffect "@$2 st.global.b16 [ $1 + 0 ], { $0 };", "c,l,b"(i16 %838, ptr addrspace(1) %834, i1 %839) #5, !dbg !86
  %840 = getelementptr bfloat, ptr addrspace(1) %7, i64 %833, !dbg !93
  %841 = fptrunc float %832 to bfloat, !dbg !91
  %842 = bitcast bfloat %841 to i16, !dbg !91
  tail call void asm sideeffect "@$2 st.global.b16 [ $1 + 0 ], { $0 };", "c,l,b"(i16 %842, ptr addrspace(1) %840, i1 %839) #5, !dbg !91
  %.inv4 = fcmp oge float %681, 0.000000e+00, !dbg !94
  %843 = select i1 %.inv4, float 0.000000e+00, float %681, !dbg !94
  %.inv5 = fcmp oge float %682, 0.000000e+00, !dbg !94
  %844 = select i1 %.inv5, float 0.000000e+00, float %682, !dbg !94
  %845 = fsub float 0.000000e+00, %843, !dbg !96
  %846 = fsub float 0.000000e+00, %844, !dbg !96
  %.inv6 = fcmp ole float %828, 0.000000e+00, !dbg !97
  %847 = select i1 %.inv6, float 0.000000e+00, float %828, !dbg !97
  %.inv7 = fcmp ole float %829, 0.000000e+00, !dbg !97
  %848 = select i1 %.inv7, float 0.000000e+00, float %829, !dbg !97
  %849 = fcmp ogt float %845, %847, !dbg !99
  %850 = fcmp ogt float %846, %848, !dbg !99
  %851 = fcmp uno float %845, 0.000000e+00, !dbg !101
  %852 = fcmp uno float %846, 0.000000e+00, !dbg !101
  %853 = or i1 %851, %849, !dbg !102
  %854 = or i1 %852, %850, !dbg !102
  %855 = select i1 %853, float %845, float %847, !dbg !103
  %856 = select i1 %854, float %846, float %848, !dbg !103
  %857 = fmul float %855, 0x3F80204080000000, !dbg !104
  %858 = fmul float %856, 0x3F80204080000000, !dbg !104
  %859 = fcmp ogt float %857, 0x3EE4F8B580000000, !dbg !105
  %860 = fcmp ogt float %858, 0x3EE4F8B580000000, !dbg !105
  %861 = fcmp uno float %857, 0.000000e+00, !dbg !107
  %862 = fcmp uno float %858, 0.000000e+00, !dbg !107
  %863 = or i1 %859, %861, !dbg !108
  %864 = or i1 %860, %862, !dbg !108
  %865 = select i1 %863, float %857, float 0x3EE4F8B580000000, !dbg !109
  %866 = select i1 %864, float %858, float 0x3EE4F8B580000000, !dbg !109
  %867 = tail call float @llvm.nvvm.div.full(float 1.000000e+00, float %865), !dbg !110
  %868 = tail call float @llvm.nvvm.div.full(float 1.000000e+00, float %866), !dbg !110
  tail call void @llvm.nvvm.barrier0(), !dbg !111
  %869 = bitcast float %867 to <1 x i32>, !dbg !111
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) @global_smem, <1 x i32> %869, i1 true) #5, !dbg !111
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) @global_smem, <1 x i32> %869, i1 true) #5, !dbg !111
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) @global_smem, <1 x i32> %869, i1 true) #5, !dbg !111
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) @global_smem, <1 x i32> %869, i1 true) #5, !dbg !111
  %870 = bitcast float %868 to <1 x i32>, !dbg !111
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) nonnull getelementptr inbounds nuw (i8, ptr addrspace(3) @global_smem, i32 8), <1 x i32> %870, i1 true) #5, !dbg !111
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) nonnull getelementptr inbounds nuw (i8, ptr addrspace(3) @global_smem, i32 8), <1 x i32> %870, i1 true) #5, !dbg !111
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) nonnull getelementptr inbounds nuw (i8, ptr addrspace(3) @global_smem, i32 8), <1 x i32> %870, i1 true) #5, !dbg !111
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) nonnull getelementptr inbounds nuw (i8, ptr addrspace(3) @global_smem, i32 8), <1 x i32> %870, i1 true) #5, !dbg !111
  tail call void @llvm.nvvm.barrier0(), !dbg !111
  %871 = lshr exact i32 %16, 6, !dbg !111
  %872 = getelementptr inbounds nuw i8, ptr addrspace(3) @global_smem, i32 %871, !dbg !111
  %873 = load float, ptr addrspace(3) %872, align 8, !dbg !111
  br label %874, !dbg !112

874:                                              ; preds = %526, %__nv_tanhf.exit147
  %indvars.iv316 = phi i64 [ 0, %526 ], [ %indvars.iv.next317, %__nv_tanhf.exit147 ]
  %875 = trunc nuw nsw i64 %indvars.iv316 to i32, !dbg !113
  %876 = add i32 %64, %875, !dbg !113
  %877 = add i32 %65, %875, !dbg !113
  %878 = sext i32 %876 to i64, !dbg !114
  %879 = getelementptr float, ptr addrspace(1) %5, i64 %878, !dbg !114
  %880 = sext i32 %877 to i64, !dbg !114
  %881 = getelementptr float, ptr addrspace(1) %5, i64 %880, !dbg !114
  %882 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, $4;\0A\09mov.u32 $1, $5;\0A\09mov.u32 $2, $6;\0A\09mov.u32 $3, $7;\0A\09@$9 ld.global.L1::evict_first.v4.b32 { $0, $1, $2, $3 }, [ $8 + 0 ];", "=r,=r,=r,=r,r,r,r,r,l,b"(i32 0, i32 0, i32 0, i32 0, ptr addrspace(1) %879, i1 %19) #5, !dbg !115
  %883 = extractvalue { i32, i32, i32, i32 } %882, 0, !dbg !115
  %884 = extractvalue { i32, i32, i32, i32 } %882, 1, !dbg !115
  %885 = extractvalue { i32, i32, i32, i32 } %882, 2, !dbg !115
  %886 = extractvalue { i32, i32, i32, i32 } %882, 3, !dbg !115
  %887 = bitcast i32 %883 to float, !dbg !115
  %888 = bitcast i32 %884 to float, !dbg !115
  %889 = bitcast i32 %885 to float, !dbg !115
  %890 = bitcast i32 %886 to float, !dbg !115
  %891 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, $4;\0A\09mov.u32 $1, $5;\0A\09mov.u32 $2, $6;\0A\09mov.u32 $3, $7;\0A\09@$9 ld.global.L1::evict_first.v4.b32 { $0, $1, $2, $3 }, [ $8 + 0 ];", "=r,=r,=r,=r,r,r,r,r,l,b"(i32 0, i32 0, i32 0, i32 0, ptr addrspace(1) %881, i1 %19) #5, !dbg !115
  %892 = extractvalue { i32, i32, i32, i32 } %891, 0, !dbg !115
  %893 = extractvalue { i32, i32, i32, i32 } %891, 1, !dbg !115
  %894 = extractvalue { i32, i32, i32, i32 } %891, 2, !dbg !115
  %895 = extractvalue { i32, i32, i32, i32 } %891, 3, !dbg !115
  %896 = bitcast i32 %892 to float, !dbg !115
  %897 = bitcast i32 %893 to float, !dbg !115
  %898 = bitcast i32 %894 to float, !dbg !115
  %899 = bitcast i32 %895 to float, !dbg !115
  %900 = fmul float %887, 5.000000e-01, !dbg !116
  %901 = fmul float %888, 5.000000e-01, !dbg !116
  %902 = fmul float %889, 5.000000e-01, !dbg !116
  %903 = fmul float %890, 5.000000e-01, !dbg !116
  %904 = fmul float %896, 5.000000e-01, !dbg !116
  %905 = fmul float %897, 5.000000e-01, !dbg !116
  %906 = fmul float %898, 5.000000e-01, !dbg !116
  %907 = fmul float %899, 5.000000e-01, !dbg !116
  %908 = fmul float %887, %887, !dbg !117
  %909 = fmul float %888, %888, !dbg !117
  %910 = fmul float %889, %889, !dbg !117
  %911 = fmul float %890, %890, !dbg !117
  %912 = fmul float %896, %896, !dbg !117
  %913 = fmul float %897, %897, !dbg !117
  %914 = fmul float %898, %898, !dbg !117
  %915 = fmul float %899, %899, !dbg !117
  %916 = fmul float %908, %887, !dbg !118
  %917 = fmul float %909, %888, !dbg !118
  %918 = fmul float %910, %889, !dbg !118
  %919 = fmul float %911, %890, !dbg !118
  %920 = fmul float %912, %896, !dbg !118
  %921 = fmul float %913, %897, !dbg !118
  %922 = fmul float %914, %898, !dbg !118
  %923 = fmul float %915, %899, !dbg !118
  %924 = fmul float %916, 0x3FA6E4E260000000, !dbg !119
  %925 = fmul float %917, 0x3FA6E4E260000000, !dbg !119
  %926 = fmul float %918, 0x3FA6E4E260000000, !dbg !119
  %927 = fmul float %919, 0x3FA6E4E260000000, !dbg !119
  %928 = fmul float %920, 0x3FA6E4E260000000, !dbg !119
  %929 = fmul float %921, 0x3FA6E4E260000000, !dbg !119
  %930 = fmul float %922, 0x3FA6E4E260000000, !dbg !119
  %931 = fmul float %923, 0x3FA6E4E260000000, !dbg !119
  %932 = fadd float %924, %887, !dbg !120
  %933 = fadd float %925, %888, !dbg !120
  %934 = fadd float %926, %889, !dbg !120
  %935 = fadd float %927, %890, !dbg !120
  %936 = fadd float %928, %896, !dbg !120
  %937 = fadd float %929, %897, !dbg !120
  %938 = fadd float %930, %898, !dbg !120
  %939 = fadd float %931, %899, !dbg !120
  %940 = fmul float %932, 0x3FE9884540000000, !dbg !121
  %941 = fmul float %933, 0x3FE9884540000000, !dbg !121
  %942 = fmul float %934, 0x3FE9884540000000, !dbg !121
  %943 = fmul float %935, 0x3FE9884540000000, !dbg !121
  %944 = fmul float %936, 0x3FE9884540000000, !dbg !121
  %945 = fmul float %937, 0x3FE9884540000000, !dbg !121
  %946 = fmul float %938, 0x3FE9884540000000, !dbg !121
  %947 = fmul float %939, 0x3FE9884540000000, !dbg !121
  %948 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not.i = icmp eq i32 %948, 0, !dbg !122
  %949 = tail call float @llvm.nvvm.fabs.ftz.f(float %940) #5, !dbg !122
  %950 = tail call float @llvm.nvvm.fabs.f(float %940) #5, !dbg !122
  %.01.i = select i1 %.not.i, float %950, float %949, !dbg !122
  %951 = fcmp ult float %.01.i, 0x3FE3333340000000, !dbg !122
  br i1 %951, label %__internal_fmad.exit3.i, label %__internal_fmad.exit1.i, !dbg !122

__internal_fmad.exit1.i:                          ; preds = %874
  %952 = fmul float %.01.i, 0x4007154760000000, !dbg !122
  %953 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %952) #5, !dbg !122
  %954 = fadd float %953, 1.000000e+00, !dbg !122
  %955 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %954) #6, !dbg !122, !srcloc !61
  %956 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not6.i = icmp eq i32 %956, 0, !dbg !122
  %957 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %955, float -2.000000e+00, float 1.000000e+00) #5, !dbg !122
  %958 = tail call float @llvm.nvvm.fma.rn.f(float %955, float -2.000000e+00, float 1.000000e+00) #5, !dbg !122
  %.03.i = select i1 %.not6.i, float %958, float %957, !dbg !122
  %959 = fcmp oge float %.01.i, 0x4022059680000000, !dbg !122
  %s.0.i = select i1 %959, float 1.000000e+00, float %.03.i, !dbg !122
  %960 = bitcast float %s.0.i to i32, !dbg !122
  %961 = bitcast float %940 to i32, !dbg !122
  %962 = and i32 %961, -2147483648, !dbg !122
  %963 = or i32 %962, %960, !dbg !122
  %964 = bitcast i32 %963 to float, !dbg !122
  br label %__nv_tanhf.exit, !dbg !122

__internal_fmad.exit3.i:                          ; preds = %874
  %965 = fmul float %940, %940, !dbg !122
  %966 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not1.i = icmp eq i32 %966, 0, !dbg !122
  %967 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %965, float 0xBFAAC795C0000000) #5, !dbg !122
  %968 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %965, float 0xBFAAC795C0000000) #5, !dbg !122
  %.06.i = select i1 %.not1.i, float %968, float %967, !dbg !122
  %969 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not2.i = icmp eq i32 %969, 0, !dbg !122
  %970 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i, float %965, float 0x3FC10B2820000000) #5, !dbg !122
  %971 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i, float %965, float 0x3FC10B2820000000) #5, !dbg !122
  %.05.i = select i1 %.not2.i, float %971, float %970, !dbg !122
  %972 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not3.i = icmp eq i32 %972, 0, !dbg !122
  %973 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i, float %965, float 0xBFD5553DA0000000) #5, !dbg !122
  %974 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i, float %965, float 0xBFD5553DA0000000) #5, !dbg !122
  %.0.i = select i1 %.not3.i, float %974, float %973, !dbg !122
  %975 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not4.i = icmp eq i32 %975, 0, !dbg !122
  %976 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i, float %965, float 0.000000e+00) #5, !dbg !122
  %977 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i, float %965, float 0.000000e+00) #5, !dbg !122
  %.04.i = select i1 %.not4.i, float %977, float %976, !dbg !122
  %978 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not5.i = icmp eq i32 %978, 0, !dbg !122
  %979 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i, float %940, float %940) #5, !dbg !122
  %980 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i, float %940, float %940) #5, !dbg !122
  %.02.i = select i1 %.not5.i, float %980, float %979, !dbg !122
  br label %__nv_tanhf.exit, !dbg !122

__nv_tanhf.exit:                                  ; preds = %__internal_fmad.exit1.i, %__internal_fmad.exit3.i
  %s.1.i = phi float [ %964, %__internal_fmad.exit1.i ], [ %.02.i, %__internal_fmad.exit3.i ], !dbg !122
  %981 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not.i15 = icmp eq i32 %981, 0, !dbg !122
  %982 = tail call float @llvm.nvvm.fabs.ftz.f(float %941) #5, !dbg !122
  %983 = tail call float @llvm.nvvm.fabs.f(float %941) #5, !dbg !122
  %.01.i16 = select i1 %.not.i15, float %983, float %982, !dbg !122
  %984 = fcmp ult float %.01.i16, 0x3FE3333340000000, !dbg !122
  br i1 %984, label %__internal_fmad.exit3.i22, label %__internal_fmad.exit1.i17, !dbg !122

__internal_fmad.exit1.i17:                        ; preds = %__nv_tanhf.exit
  %985 = fmul float %.01.i16, 0x4007154760000000, !dbg !122
  %986 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %985) #5, !dbg !122
  %987 = fadd float %986, 1.000000e+00, !dbg !122
  %988 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %987) #6, !dbg !122, !srcloc !61
  %989 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not6.i18 = icmp eq i32 %989, 0, !dbg !122
  %990 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %988, float -2.000000e+00, float 1.000000e+00) #5, !dbg !122
  %991 = tail call float @llvm.nvvm.fma.rn.f(float %988, float -2.000000e+00, float 1.000000e+00) #5, !dbg !122
  %.03.i19 = select i1 %.not6.i18, float %991, float %990, !dbg !122
  %992 = fcmp oge float %.01.i16, 0x4022059680000000, !dbg !122
  %s.0.i20 = select i1 %992, float 1.000000e+00, float %.03.i19, !dbg !122
  %993 = bitcast float %s.0.i20 to i32, !dbg !122
  %994 = bitcast float %941 to i32, !dbg !122
  %995 = and i32 %994, -2147483648, !dbg !122
  %996 = or i32 %995, %993, !dbg !122
  %997 = bitcast i32 %996 to float, !dbg !122
  br label %__nv_tanhf.exit33, !dbg !122

__internal_fmad.exit3.i22:                        ; preds = %__nv_tanhf.exit
  %998 = fmul float %941, %941, !dbg !122
  %999 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not1.i23 = icmp eq i32 %999, 0, !dbg !122
  %1000 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %998, float 0xBFAAC795C0000000) #5, !dbg !122
  %1001 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %998, float 0xBFAAC795C0000000) #5, !dbg !122
  %.06.i24 = select i1 %.not1.i23, float %1001, float %1000, !dbg !122
  %1002 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not2.i25 = icmp eq i32 %1002, 0, !dbg !122
  %1003 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i24, float %998, float 0x3FC10B2820000000) #5, !dbg !122
  %1004 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i24, float %998, float 0x3FC10B2820000000) #5, !dbg !122
  %.05.i26 = select i1 %.not2.i25, float %1004, float %1003, !dbg !122
  %1005 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not3.i27 = icmp eq i32 %1005, 0, !dbg !122
  %1006 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i26, float %998, float 0xBFD5553DA0000000) #5, !dbg !122
  %1007 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i26, float %998, float 0xBFD5553DA0000000) #5, !dbg !122
  %.0.i28 = select i1 %.not3.i27, float %1007, float %1006, !dbg !122
  %1008 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not4.i29 = icmp eq i32 %1008, 0, !dbg !122
  %1009 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i28, float %998, float 0.000000e+00) #5, !dbg !122
  %1010 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i28, float %998, float 0.000000e+00) #5, !dbg !122
  %.04.i30 = select i1 %.not4.i29, float %1010, float %1009, !dbg !122
  %1011 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not5.i31 = icmp eq i32 %1011, 0, !dbg !122
  %1012 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i30, float %941, float %941) #5, !dbg !122
  %1013 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i30, float %941, float %941) #5, !dbg !122
  %.02.i32 = select i1 %.not5.i31, float %1013, float %1012, !dbg !122
  br label %__nv_tanhf.exit33, !dbg !122

__nv_tanhf.exit33:                                ; preds = %__internal_fmad.exit1.i17, %__internal_fmad.exit3.i22
  %s.1.i21 = phi float [ %997, %__internal_fmad.exit1.i17 ], [ %.02.i32, %__internal_fmad.exit3.i22 ], !dbg !122
  %1014 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not.i34 = icmp eq i32 %1014, 0, !dbg !122
  %1015 = tail call float @llvm.nvvm.fabs.ftz.f(float %942) #5, !dbg !122
  %1016 = tail call float @llvm.nvvm.fabs.f(float %942) #5, !dbg !122
  %.01.i35 = select i1 %.not.i34, float %1016, float %1015, !dbg !122
  %1017 = fcmp ult float %.01.i35, 0x3FE3333340000000, !dbg !122
  br i1 %1017, label %__internal_fmad.exit3.i41, label %__internal_fmad.exit1.i36, !dbg !122

__internal_fmad.exit1.i36:                        ; preds = %__nv_tanhf.exit33
  %1018 = fmul float %.01.i35, 0x4007154760000000, !dbg !122
  %1019 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %1018) #5, !dbg !122
  %1020 = fadd float %1019, 1.000000e+00, !dbg !122
  %1021 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %1020) #6, !dbg !122, !srcloc !61
  %1022 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not6.i37 = icmp eq i32 %1022, 0, !dbg !122
  %1023 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %1021, float -2.000000e+00, float 1.000000e+00) #5, !dbg !122
  %1024 = tail call float @llvm.nvvm.fma.rn.f(float %1021, float -2.000000e+00, float 1.000000e+00) #5, !dbg !122
  %.03.i38 = select i1 %.not6.i37, float %1024, float %1023, !dbg !122
  %1025 = fcmp oge float %.01.i35, 0x4022059680000000, !dbg !122
  %s.0.i39 = select i1 %1025, float 1.000000e+00, float %.03.i38, !dbg !122
  %1026 = bitcast float %s.0.i39 to i32, !dbg !122
  %1027 = bitcast float %942 to i32, !dbg !122
  %1028 = and i32 %1027, -2147483648, !dbg !122
  %1029 = or i32 %1028, %1026, !dbg !122
  %1030 = bitcast i32 %1029 to float, !dbg !122
  br label %__nv_tanhf.exit52, !dbg !122

__internal_fmad.exit3.i41:                        ; preds = %__nv_tanhf.exit33
  %1031 = fmul float %942, %942, !dbg !122
  %1032 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not1.i42 = icmp eq i32 %1032, 0, !dbg !122
  %1033 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %1031, float 0xBFAAC795C0000000) #5, !dbg !122
  %1034 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %1031, float 0xBFAAC795C0000000) #5, !dbg !122
  %.06.i43 = select i1 %.not1.i42, float %1034, float %1033, !dbg !122
  %1035 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not2.i44 = icmp eq i32 %1035, 0, !dbg !122
  %1036 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i43, float %1031, float 0x3FC10B2820000000) #5, !dbg !122
  %1037 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i43, float %1031, float 0x3FC10B2820000000) #5, !dbg !122
  %.05.i45 = select i1 %.not2.i44, float %1037, float %1036, !dbg !122
  %1038 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not3.i46 = icmp eq i32 %1038, 0, !dbg !122
  %1039 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i45, float %1031, float 0xBFD5553DA0000000) #5, !dbg !122
  %1040 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i45, float %1031, float 0xBFD5553DA0000000) #5, !dbg !122
  %.0.i47 = select i1 %.not3.i46, float %1040, float %1039, !dbg !122
  %1041 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not4.i48 = icmp eq i32 %1041, 0, !dbg !122
  %1042 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i47, float %1031, float 0.000000e+00) #5, !dbg !122
  %1043 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i47, float %1031, float 0.000000e+00) #5, !dbg !122
  %.04.i49 = select i1 %.not4.i48, float %1043, float %1042, !dbg !122
  %1044 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not5.i50 = icmp eq i32 %1044, 0, !dbg !122
  %1045 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i49, float %942, float %942) #5, !dbg !122
  %1046 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i49, float %942, float %942) #5, !dbg !122
  %.02.i51 = select i1 %.not5.i50, float %1046, float %1045, !dbg !122
  br label %__nv_tanhf.exit52, !dbg !122

__nv_tanhf.exit52:                                ; preds = %__internal_fmad.exit1.i36, %__internal_fmad.exit3.i41
  %s.1.i40 = phi float [ %1030, %__internal_fmad.exit1.i36 ], [ %.02.i51, %__internal_fmad.exit3.i41 ], !dbg !122
  %1047 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not.i53 = icmp eq i32 %1047, 0, !dbg !122
  %1048 = tail call float @llvm.nvvm.fabs.ftz.f(float %943) #5, !dbg !122
  %1049 = tail call float @llvm.nvvm.fabs.f(float %943) #5, !dbg !122
  %.01.i54 = select i1 %.not.i53, float %1049, float %1048, !dbg !122
  %1050 = fcmp ult float %.01.i54, 0x3FE3333340000000, !dbg !122
  br i1 %1050, label %__internal_fmad.exit3.i60, label %__internal_fmad.exit1.i55, !dbg !122

__internal_fmad.exit1.i55:                        ; preds = %__nv_tanhf.exit52
  %1051 = fmul float %.01.i54, 0x4007154760000000, !dbg !122
  %1052 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %1051) #5, !dbg !122
  %1053 = fadd float %1052, 1.000000e+00, !dbg !122
  %1054 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %1053) #6, !dbg !122, !srcloc !61
  %1055 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not6.i56 = icmp eq i32 %1055, 0, !dbg !122
  %1056 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %1054, float -2.000000e+00, float 1.000000e+00) #5, !dbg !122
  %1057 = tail call float @llvm.nvvm.fma.rn.f(float %1054, float -2.000000e+00, float 1.000000e+00) #5, !dbg !122
  %.03.i57 = select i1 %.not6.i56, float %1057, float %1056, !dbg !122
  %1058 = fcmp oge float %.01.i54, 0x4022059680000000, !dbg !122
  %s.0.i58 = select i1 %1058, float 1.000000e+00, float %.03.i57, !dbg !122
  %1059 = bitcast float %s.0.i58 to i32, !dbg !122
  %1060 = bitcast float %943 to i32, !dbg !122
  %1061 = and i32 %1060, -2147483648, !dbg !122
  %1062 = or i32 %1061, %1059, !dbg !122
  %1063 = bitcast i32 %1062 to float, !dbg !122
  br label %__nv_tanhf.exit71, !dbg !122

__internal_fmad.exit3.i60:                        ; preds = %__nv_tanhf.exit52
  %1064 = fmul float %943, %943, !dbg !122
  %1065 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not1.i61 = icmp eq i32 %1065, 0, !dbg !122
  %1066 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %1064, float 0xBFAAC795C0000000) #5, !dbg !122
  %1067 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %1064, float 0xBFAAC795C0000000) #5, !dbg !122
  %.06.i62 = select i1 %.not1.i61, float %1067, float %1066, !dbg !122
  %1068 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not2.i63 = icmp eq i32 %1068, 0, !dbg !122
  %1069 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i62, float %1064, float 0x3FC10B2820000000) #5, !dbg !122
  %1070 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i62, float %1064, float 0x3FC10B2820000000) #5, !dbg !122
  %.05.i64 = select i1 %.not2.i63, float %1070, float %1069, !dbg !122
  %1071 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not3.i65 = icmp eq i32 %1071, 0, !dbg !122
  %1072 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i64, float %1064, float 0xBFD5553DA0000000) #5, !dbg !122
  %1073 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i64, float %1064, float 0xBFD5553DA0000000) #5, !dbg !122
  %.0.i66 = select i1 %.not3.i65, float %1073, float %1072, !dbg !122
  %1074 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not4.i67 = icmp eq i32 %1074, 0, !dbg !122
  %1075 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i66, float %1064, float 0.000000e+00) #5, !dbg !122
  %1076 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i66, float %1064, float 0.000000e+00) #5, !dbg !122
  %.04.i68 = select i1 %.not4.i67, float %1076, float %1075, !dbg !122
  %1077 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not5.i69 = icmp eq i32 %1077, 0, !dbg !122
  %1078 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i68, float %943, float %943) #5, !dbg !122
  %1079 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i68, float %943, float %943) #5, !dbg !122
  %.02.i70 = select i1 %.not5.i69, float %1079, float %1078, !dbg !122
  br label %__nv_tanhf.exit71, !dbg !122

__nv_tanhf.exit71:                                ; preds = %__internal_fmad.exit1.i55, %__internal_fmad.exit3.i60
  %s.1.i59 = phi float [ %1063, %__internal_fmad.exit1.i55 ], [ %.02.i70, %__internal_fmad.exit3.i60 ], !dbg !122
  %1080 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not.i72 = icmp eq i32 %1080, 0, !dbg !122
  %1081 = tail call float @llvm.nvvm.fabs.ftz.f(float %944) #5, !dbg !122
  %1082 = tail call float @llvm.nvvm.fabs.f(float %944) #5, !dbg !122
  %.01.i73 = select i1 %.not.i72, float %1082, float %1081, !dbg !122
  %1083 = fcmp ult float %.01.i73, 0x3FE3333340000000, !dbg !122
  br i1 %1083, label %__internal_fmad.exit3.i79, label %__internal_fmad.exit1.i74, !dbg !122

__internal_fmad.exit1.i74:                        ; preds = %__nv_tanhf.exit71
  %1084 = fmul float %.01.i73, 0x4007154760000000, !dbg !122
  %1085 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %1084) #5, !dbg !122
  %1086 = fadd float %1085, 1.000000e+00, !dbg !122
  %1087 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %1086) #6, !dbg !122, !srcloc !61
  %1088 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not6.i75 = icmp eq i32 %1088, 0, !dbg !122
  %1089 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %1087, float -2.000000e+00, float 1.000000e+00) #5, !dbg !122
  %1090 = tail call float @llvm.nvvm.fma.rn.f(float %1087, float -2.000000e+00, float 1.000000e+00) #5, !dbg !122
  %.03.i76 = select i1 %.not6.i75, float %1090, float %1089, !dbg !122
  %1091 = fcmp oge float %.01.i73, 0x4022059680000000, !dbg !122
  %s.0.i77 = select i1 %1091, float 1.000000e+00, float %.03.i76, !dbg !122
  %1092 = bitcast float %s.0.i77 to i32, !dbg !122
  %1093 = bitcast float %944 to i32, !dbg !122
  %1094 = and i32 %1093, -2147483648, !dbg !122
  %1095 = or i32 %1094, %1092, !dbg !122
  %1096 = bitcast i32 %1095 to float, !dbg !122
  br label %__nv_tanhf.exit90, !dbg !122

__internal_fmad.exit3.i79:                        ; preds = %__nv_tanhf.exit71
  %1097 = fmul float %944, %944, !dbg !122
  %1098 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not1.i80 = icmp eq i32 %1098, 0, !dbg !122
  %1099 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %1097, float 0xBFAAC795C0000000) #5, !dbg !122
  %1100 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %1097, float 0xBFAAC795C0000000) #5, !dbg !122
  %.06.i81 = select i1 %.not1.i80, float %1100, float %1099, !dbg !122
  %1101 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not2.i82 = icmp eq i32 %1101, 0, !dbg !122
  %1102 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i81, float %1097, float 0x3FC10B2820000000) #5, !dbg !122
  %1103 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i81, float %1097, float 0x3FC10B2820000000) #5, !dbg !122
  %.05.i83 = select i1 %.not2.i82, float %1103, float %1102, !dbg !122
  %1104 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not3.i84 = icmp eq i32 %1104, 0, !dbg !122
  %1105 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i83, float %1097, float 0xBFD5553DA0000000) #5, !dbg !122
  %1106 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i83, float %1097, float 0xBFD5553DA0000000) #5, !dbg !122
  %.0.i85 = select i1 %.not3.i84, float %1106, float %1105, !dbg !122
  %1107 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not4.i86 = icmp eq i32 %1107, 0, !dbg !122
  %1108 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i85, float %1097, float 0.000000e+00) #5, !dbg !122
  %1109 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i85, float %1097, float 0.000000e+00) #5, !dbg !122
  %.04.i87 = select i1 %.not4.i86, float %1109, float %1108, !dbg !122
  %1110 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not5.i88 = icmp eq i32 %1110, 0, !dbg !122
  %1111 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i87, float %944, float %944) #5, !dbg !122
  %1112 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i87, float %944, float %944) #5, !dbg !122
  %.02.i89 = select i1 %.not5.i88, float %1112, float %1111, !dbg !122
  br label %__nv_tanhf.exit90, !dbg !122

__nv_tanhf.exit90:                                ; preds = %__internal_fmad.exit1.i74, %__internal_fmad.exit3.i79
  %s.1.i78 = phi float [ %1096, %__internal_fmad.exit1.i74 ], [ %.02.i89, %__internal_fmad.exit3.i79 ], !dbg !122
  %1113 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not.i91 = icmp eq i32 %1113, 0, !dbg !122
  %1114 = tail call float @llvm.nvvm.fabs.ftz.f(float %945) #5, !dbg !122
  %1115 = tail call float @llvm.nvvm.fabs.f(float %945) #5, !dbg !122
  %.01.i92 = select i1 %.not.i91, float %1115, float %1114, !dbg !122
  %1116 = fcmp ult float %.01.i92, 0x3FE3333340000000, !dbg !122
  br i1 %1116, label %__internal_fmad.exit3.i98, label %__internal_fmad.exit1.i93, !dbg !122

__internal_fmad.exit1.i93:                        ; preds = %__nv_tanhf.exit90
  %1117 = fmul float %.01.i92, 0x4007154760000000, !dbg !122
  %1118 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %1117) #5, !dbg !122
  %1119 = fadd float %1118, 1.000000e+00, !dbg !122
  %1120 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %1119) #6, !dbg !122, !srcloc !61
  %1121 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not6.i94 = icmp eq i32 %1121, 0, !dbg !122
  %1122 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %1120, float -2.000000e+00, float 1.000000e+00) #5, !dbg !122
  %1123 = tail call float @llvm.nvvm.fma.rn.f(float %1120, float -2.000000e+00, float 1.000000e+00) #5, !dbg !122
  %.03.i95 = select i1 %.not6.i94, float %1123, float %1122, !dbg !122
  %1124 = fcmp oge float %.01.i92, 0x4022059680000000, !dbg !122
  %s.0.i96 = select i1 %1124, float 1.000000e+00, float %.03.i95, !dbg !122
  %1125 = bitcast float %s.0.i96 to i32, !dbg !122
  %1126 = bitcast float %945 to i32, !dbg !122
  %1127 = and i32 %1126, -2147483648, !dbg !122
  %1128 = or i32 %1127, %1125, !dbg !122
  %1129 = bitcast i32 %1128 to float, !dbg !122
  br label %__nv_tanhf.exit109, !dbg !122

__internal_fmad.exit3.i98:                        ; preds = %__nv_tanhf.exit90
  %1130 = fmul float %945, %945, !dbg !122
  %1131 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not1.i99 = icmp eq i32 %1131, 0, !dbg !122
  %1132 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %1130, float 0xBFAAC795C0000000) #5, !dbg !122
  %1133 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %1130, float 0xBFAAC795C0000000) #5, !dbg !122
  %.06.i100 = select i1 %.not1.i99, float %1133, float %1132, !dbg !122
  %1134 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not2.i101 = icmp eq i32 %1134, 0, !dbg !122
  %1135 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i100, float %1130, float 0x3FC10B2820000000) #5, !dbg !122
  %1136 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i100, float %1130, float 0x3FC10B2820000000) #5, !dbg !122
  %.05.i102 = select i1 %.not2.i101, float %1136, float %1135, !dbg !122
  %1137 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not3.i103 = icmp eq i32 %1137, 0, !dbg !122
  %1138 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i102, float %1130, float 0xBFD5553DA0000000) #5, !dbg !122
  %1139 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i102, float %1130, float 0xBFD5553DA0000000) #5, !dbg !122
  %.0.i104 = select i1 %.not3.i103, float %1139, float %1138, !dbg !122
  %1140 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not4.i105 = icmp eq i32 %1140, 0, !dbg !122
  %1141 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i104, float %1130, float 0.000000e+00) #5, !dbg !122
  %1142 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i104, float %1130, float 0.000000e+00) #5, !dbg !122
  %.04.i106 = select i1 %.not4.i105, float %1142, float %1141, !dbg !122
  %1143 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not5.i107 = icmp eq i32 %1143, 0, !dbg !122
  %1144 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i106, float %945, float %945) #5, !dbg !122
  %1145 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i106, float %945, float %945) #5, !dbg !122
  %.02.i108 = select i1 %.not5.i107, float %1145, float %1144, !dbg !122
  br label %__nv_tanhf.exit109, !dbg !122

__nv_tanhf.exit109:                               ; preds = %__internal_fmad.exit1.i93, %__internal_fmad.exit3.i98
  %s.1.i97 = phi float [ %1129, %__internal_fmad.exit1.i93 ], [ %.02.i108, %__internal_fmad.exit3.i98 ], !dbg !122
  %1146 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not.i110 = icmp eq i32 %1146, 0, !dbg !122
  %1147 = tail call float @llvm.nvvm.fabs.ftz.f(float %946) #5, !dbg !122
  %1148 = tail call float @llvm.nvvm.fabs.f(float %946) #5, !dbg !122
  %.01.i111 = select i1 %.not.i110, float %1148, float %1147, !dbg !122
  %1149 = fcmp ult float %.01.i111, 0x3FE3333340000000, !dbg !122
  br i1 %1149, label %__internal_fmad.exit3.i117, label %__internal_fmad.exit1.i112, !dbg !122

__internal_fmad.exit1.i112:                       ; preds = %__nv_tanhf.exit109
  %1150 = fmul float %.01.i111, 0x4007154760000000, !dbg !122
  %1151 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %1150) #5, !dbg !122
  %1152 = fadd float %1151, 1.000000e+00, !dbg !122
  %1153 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %1152) #6, !dbg !122, !srcloc !61
  %1154 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not6.i113 = icmp eq i32 %1154, 0, !dbg !122
  %1155 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %1153, float -2.000000e+00, float 1.000000e+00) #5, !dbg !122
  %1156 = tail call float @llvm.nvvm.fma.rn.f(float %1153, float -2.000000e+00, float 1.000000e+00) #5, !dbg !122
  %.03.i114 = select i1 %.not6.i113, float %1156, float %1155, !dbg !122
  %1157 = fcmp oge float %.01.i111, 0x4022059680000000, !dbg !122
  %s.0.i115 = select i1 %1157, float 1.000000e+00, float %.03.i114, !dbg !122
  %1158 = bitcast float %s.0.i115 to i32, !dbg !122
  %1159 = bitcast float %946 to i32, !dbg !122
  %1160 = and i32 %1159, -2147483648, !dbg !122
  %1161 = or i32 %1160, %1158, !dbg !122
  %1162 = bitcast i32 %1161 to float, !dbg !122
  br label %__nv_tanhf.exit128, !dbg !122

__internal_fmad.exit3.i117:                       ; preds = %__nv_tanhf.exit109
  %1163 = fmul float %946, %946, !dbg !122
  %1164 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not1.i118 = icmp eq i32 %1164, 0, !dbg !122
  %1165 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %1163, float 0xBFAAC795C0000000) #5, !dbg !122
  %1166 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %1163, float 0xBFAAC795C0000000) #5, !dbg !122
  %.06.i119 = select i1 %.not1.i118, float %1166, float %1165, !dbg !122
  %1167 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not2.i120 = icmp eq i32 %1167, 0, !dbg !122
  %1168 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i119, float %1163, float 0x3FC10B2820000000) #5, !dbg !122
  %1169 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i119, float %1163, float 0x3FC10B2820000000) #5, !dbg !122
  %.05.i121 = select i1 %.not2.i120, float %1169, float %1168, !dbg !122
  %1170 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not3.i122 = icmp eq i32 %1170, 0, !dbg !122
  %1171 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i121, float %1163, float 0xBFD5553DA0000000) #5, !dbg !122
  %1172 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i121, float %1163, float 0xBFD5553DA0000000) #5, !dbg !122
  %.0.i123 = select i1 %.not3.i122, float %1172, float %1171, !dbg !122
  %1173 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not4.i124 = icmp eq i32 %1173, 0, !dbg !122
  %1174 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i123, float %1163, float 0.000000e+00) #5, !dbg !122
  %1175 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i123, float %1163, float 0.000000e+00) #5, !dbg !122
  %.04.i125 = select i1 %.not4.i124, float %1175, float %1174, !dbg !122
  %1176 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not5.i126 = icmp eq i32 %1176, 0, !dbg !122
  %1177 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i125, float %946, float %946) #5, !dbg !122
  %1178 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i125, float %946, float %946) #5, !dbg !122
  %.02.i127 = select i1 %.not5.i126, float %1178, float %1177, !dbg !122
  br label %__nv_tanhf.exit128, !dbg !122

__nv_tanhf.exit128:                               ; preds = %__internal_fmad.exit1.i112, %__internal_fmad.exit3.i117
  %s.1.i116 = phi float [ %1162, %__internal_fmad.exit1.i112 ], [ %.02.i127, %__internal_fmad.exit3.i117 ], !dbg !122
  %1179 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not.i129 = icmp eq i32 %1179, 0, !dbg !122
  %1180 = tail call float @llvm.nvvm.fabs.ftz.f(float %947) #5, !dbg !122
  %1181 = tail call float @llvm.nvvm.fabs.f(float %947) #5, !dbg !122
  %.01.i130 = select i1 %.not.i129, float %1181, float %1180, !dbg !122
  %1182 = fcmp ult float %.01.i130, 0x3FE3333340000000, !dbg !122
  br i1 %1182, label %__internal_fmad.exit3.i136, label %__internal_fmad.exit1.i131, !dbg !122

__internal_fmad.exit1.i131:                       ; preds = %__nv_tanhf.exit128
  %1183 = fmul float %.01.i130, 0x4007154760000000, !dbg !122
  %1184 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %1183) #5, !dbg !122
  %1185 = fadd float %1184, 1.000000e+00, !dbg !122
  %1186 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %1185) #6, !dbg !122, !srcloc !61
  %1187 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not6.i132 = icmp eq i32 %1187, 0, !dbg !122
  %1188 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %1186, float -2.000000e+00, float 1.000000e+00) #5, !dbg !122
  %1189 = tail call float @llvm.nvvm.fma.rn.f(float %1186, float -2.000000e+00, float 1.000000e+00) #5, !dbg !122
  %.03.i133 = select i1 %.not6.i132, float %1189, float %1188, !dbg !122
  %1190 = fcmp oge float %.01.i130, 0x4022059680000000, !dbg !122
  %s.0.i134 = select i1 %1190, float 1.000000e+00, float %.03.i133, !dbg !122
  %1191 = bitcast float %s.0.i134 to i32, !dbg !122
  %1192 = bitcast float %947 to i32, !dbg !122
  %1193 = and i32 %1192, -2147483648, !dbg !122
  %1194 = or i32 %1193, %1191, !dbg !122
  %1195 = bitcast i32 %1194 to float, !dbg !122
  br label %__nv_tanhf.exit147, !dbg !122

__internal_fmad.exit3.i136:                       ; preds = %__nv_tanhf.exit128
  %1196 = fmul float %947, %947, !dbg !122
  %1197 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not1.i137 = icmp eq i32 %1197, 0, !dbg !122
  %1198 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %1196, float 0xBFAAC795C0000000) #5, !dbg !122
  %1199 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %1196, float 0xBFAAC795C0000000) #5, !dbg !122
  %.06.i138 = select i1 %.not1.i137, float %1199, float %1198, !dbg !122
  %1200 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not2.i139 = icmp eq i32 %1200, 0, !dbg !122
  %1201 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i138, float %1196, float 0x3FC10B2820000000) #5, !dbg !122
  %1202 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i138, float %1196, float 0x3FC10B2820000000) #5, !dbg !122
  %.05.i140 = select i1 %.not2.i139, float %1202, float %1201, !dbg !122
  %1203 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not3.i141 = icmp eq i32 %1203, 0, !dbg !122
  %1204 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i140, float %1196, float 0xBFD5553DA0000000) #5, !dbg !122
  %1205 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i140, float %1196, float 0xBFD5553DA0000000) #5, !dbg !122
  %.0.i142 = select i1 %.not3.i141, float %1205, float %1204, !dbg !122
  %1206 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not4.i143 = icmp eq i32 %1206, 0, !dbg !122
  %1207 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i142, float %1196, float 0.000000e+00) #5, !dbg !122
  %1208 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i142, float %1196, float 0.000000e+00) #5, !dbg !122
  %.04.i144 = select i1 %.not4.i143, float %1208, float %1207, !dbg !122
  %1209 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !122
  %.not5.i145 = icmp eq i32 %1209, 0, !dbg !122
  %1210 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i144, float %947, float %947) #5, !dbg !122
  %1211 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i144, float %947, float %947) #5, !dbg !122
  %.02.i146 = select i1 %.not5.i145, float %1211, float %1210, !dbg !122
  br label %__nv_tanhf.exit147, !dbg !122

__nv_tanhf.exit147:                               ; preds = %__internal_fmad.exit1.i131, %__internal_fmad.exit3.i136
  %s.1.i135 = phi float [ %1195, %__internal_fmad.exit1.i131 ], [ %.02.i146, %__internal_fmad.exit3.i136 ], !dbg !122
  %1212 = fadd float %s.1.i, 1.000000e+00, !dbg !123
  %1213 = fadd float %s.1.i21, 1.000000e+00, !dbg !123
  %1214 = fadd float %s.1.i40, 1.000000e+00, !dbg !123
  %1215 = fadd float %s.1.i59, 1.000000e+00, !dbg !123
  %1216 = fadd float %s.1.i78, 1.000000e+00, !dbg !123
  %1217 = fadd float %s.1.i97, 1.000000e+00, !dbg !123
  %1218 = fadd float %s.1.i116, 1.000000e+00, !dbg !123
  %1219 = fadd float %s.1.i135, 1.000000e+00, !dbg !123
  %1220 = fmul float %900, %1212, !dbg !124
  %1221 = fmul float %901, %1213, !dbg !124
  %1222 = fmul float %902, %1214, !dbg !124
  %1223 = fmul float %903, %1215, !dbg !124
  %1224 = fmul float %904, %1216, !dbg !124
  %1225 = fmul float %905, %1217, !dbg !124
  %1226 = fmul float %906, %1218, !dbg !124
  %1227 = fmul float %907, %1219, !dbg !124
  %1228 = fmul float %873, %1220, !dbg !111
  %1229 = fmul float %873, %1221, !dbg !111
  %1230 = fmul float %873, %1222, !dbg !111
  %1231 = fmul float %873, %1223, !dbg !111
  %1232 = fmul float %873, %1224, !dbg !111
  %1233 = fmul float %873, %1225, !dbg !111
  %1234 = fmul float %873, %1226, !dbg !111
  %1235 = fmul float %873, %1227, !dbg !111
  %1236 = tail call float @llvm.nvvm.round.f(float %1228) #5, !dbg !125
  %1237 = tail call float @llvm.nvvm.round.f(float %1229) #5, !dbg !125
  %1238 = tail call float @llvm.nvvm.round.f(float %1230) #5, !dbg !125
  %1239 = tail call float @llvm.nvvm.round.f(float %1231) #5, !dbg !125
  %1240 = tail call float @llvm.nvvm.round.f(float %1232) #5, !dbg !125
  %1241 = tail call float @llvm.nvvm.round.f(float %1233) #5, !dbg !125
  %1242 = tail call float @llvm.nvvm.round.f(float %1234) #5, !dbg !125
  %1243 = tail call float @llvm.nvvm.round.f(float %1235) #5, !dbg !125
  %1244 = insertelement <4 x float> poison, float %1236, i64 0, !dbg !126
  %1245 = insertelement <4 x float> %1244, float %1237, i64 1, !dbg !126
  %1246 = insertelement <4 x float> %1245, float %1238, i64 2, !dbg !126
  %1247 = insertelement <4 x float> %1246, float %1239, i64 3, !dbg !126
  %1248 = fcmp ogt <4 x float> %1247, splat (float -1.270000e+02), !dbg !126
  %1249 = fcmp uno <4 x float> %1247, zeroinitializer, !dbg !128
  %1250 = or <4 x i1> %1248, %1249, !dbg !129
  %1251 = select <4 x i1> %1250, <4 x float> %1247, <4 x float> splat (float -1.270000e+02), !dbg !130
  %1252 = fcmp olt <4 x float> %1251, splat (float 1.270000e+02), !dbg !131
  %1253 = fcmp uno <4 x float> %1251, zeroinitializer, !dbg !133
  %1254 = or <4 x i1> %1252, %1253, !dbg !134
  %1255 = fptosi <4 x float> %1251 to <4 x i8>, !dbg !135
  %1256 = select <4 x i1> %1254, <4 x i8> %1255, <4 x i8> splat (i8 127), !dbg !136
  %1257 = insertelement <4 x float> poison, float %1240, i64 0, !dbg !126
  %1258 = insertelement <4 x float> %1257, float %1241, i64 1, !dbg !126
  %1259 = insertelement <4 x float> %1258, float %1242, i64 2, !dbg !126
  %1260 = insertelement <4 x float> %1259, float %1243, i64 3, !dbg !126
  %1261 = fcmp ogt <4 x float> %1260, splat (float -1.270000e+02), !dbg !126
  %1262 = fcmp uno <4 x float> %1260, zeroinitializer, !dbg !128
  %1263 = or <4 x i1> %1261, %1262, !dbg !129
  %1264 = select <4 x i1> %1263, <4 x float> %1260, <4 x float> splat (float -1.270000e+02), !dbg !130
  %1265 = fcmp olt <4 x float> %1264, splat (float 1.270000e+02), !dbg !131
  %1266 = fcmp uno <4 x float> %1264, zeroinitializer, !dbg !133
  %1267 = or <4 x i1> %1265, %1266, !dbg !134
  %1268 = fptosi <4 x float> %1264 to <4 x i8>, !dbg !135
  %1269 = select <4 x i1> %1267, <4 x i8> %1268, <4 x i8> splat (i8 127), !dbg !136
  %1270 = getelementptr i8, ptr addrspace(1) %8, i64 %878, !dbg !137
  %1271 = bitcast <4 x i8> %1256 to i32, !dbg !138
  %1272 = bitcast <4 x i8> %1269 to i32, !dbg !138
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %1271, i32 %1272, ptr addrspace(1) %1270, i1 %19) #5, !dbg !138
  %indvars.iv.next317 = add nuw nsw i64 %indvars.iv316, 4096, !dbg !112
  %1273 = icmp samesign ult i64 %indvars.iv316, 8192, !dbg !112
  br i1 %1273, label %874, label %1274, !dbg !112

1274:                                             ; preds = %__nv_tanhf.exit147
  ret void, !dbg !139
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.ctaid.x() #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.div.full(float, float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.round.f(float) #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.ftz.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.ex2.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #5 = { nounwind }
attributes #6 = { nounwind memory(none) }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4}
!llvm.ident = !{!5}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cmxyjrahlth755bxxcexivgsgdoyxnb2wwthefvjadx2dkvt3x6m.py", directory: "/tmp/torchinductor_root/mx")
!4 = !{ptr @triton_red_fused__to_copy_add_amax_amin_clamp_gelu_mul_reciprocal_13, !"reqntidx", i32 1024}
!5 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!6 = distinct !DISubprogram(name: "triton_red_fused__to_copy_add_amax_amin_clamp_gelu_mul_reciprocal_13", linkageName: "triton_red_fused__to_copy_add_amax_amin_clamp_gelu_mul_reciprocal_13", scope: !3, file: !3, line: 18, type: !7, scopeLine: 18, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!7 = !DISubroutineType(cc: DW_CC_normal, types: !8)
!8 = !{}
!9 = !DILocation(line: 23, column: 28, scope: !6)
!10 = !DILocation(line: 23, column: 33, scope: !6)
!11 = !DILocation(line: 24, column: 44, scope: !6)
!12 = !DILocation(line: 24, column: 23, scope: !6)
!13 = !DILocation(line: 25, column: 21, scope: !6)
!14 = !DILocation(line: 26, column: 37, scope: !6)
!15 = !DILocation(line: 29, column: 30, scope: !6)
!16 = !DILocation(line: 29, column: 35, scope: !6)
!17 = !DILocation(line: 30, column: 30, scope: !6)
!18 = !DILocation(line: 30, column: 35, scope: !6)
!19 = !DILocation(line: 39, column: 47, scope: !6)
!20 = !DILocation(line: 97, column: 29, scope: !21, inlinedAt: !23)
!21 = distinct !DILexicalBlockFile(scope: !6, file: !22, discriminator: 0)
!22 = !DIFile(filename: "triton_helpers.py", directory: "/usr/local/lib/python3.10/dist-packages/torch/_inductor/runtime")
!23 = !DILocation(line: 44, column: 44, scope: !6)
!24 = !DILocation(line: 45, column: 16, scope: !6)
!25 = !DILocation(line: 105, column: 29, scope: !21, inlinedAt: !26)
!26 = !DILocation(line: 46, column: 44, scope: !6)
!27 = !DILocation(line: 102, column: 15, scope: !21, inlinedAt: !28)
!28 = !DILocation(line: 47, column: 44, scope: !6)
!29 = !DILocation(line: 104, column: 21, scope: !21, inlinedAt: !28)
!30 = !DILocation(line: 104, column: 16, scope: !21, inlinedAt: !28)
!31 = !DILocation(line: 105, column: 29, scope: !21, inlinedAt: !28)
!32 = !DILocation(line: 49, column: 23, scope: !6)
!33 = !DILocation(line: 102, column: 15, scope: !21, inlinedAt: !34)
!34 = !DILocation(line: 52, column: 46, scope: !6)
!35 = !DILocation(line: 104, column: 21, scope: !21, inlinedAt: !34)
!36 = !DILocation(line: 104, column: 16, scope: !21, inlinedAt: !34)
!37 = !DILocation(line: 105, column: 29, scope: !21, inlinedAt: !34)
!38 = !DILocation(line: 33, column: 40, scope: !6)
!39 = !DILocation(line: 76, column: 50, scope: !6)
!40 = !DILocation(line: 34, column: 31, scope: !6)
!41 = !DILocation(line: 39, column: 41, scope: !6)
!42 = !DILocation(line: 39, column: 34, scope: !6)
!43 = !DILocation(line: 39, column: 52, scope: !6)
!44 = !DILocation(line: 40, column: 35, scope: !6)
!45 = !DILocation(line: 40, column: 42, scope: !6)
!46 = !DILocation(line: 41, column: 35, scope: !6)
!47 = !DILocation(line: 41, column: 42, scope: !6)
!48 = !DILocation(line: 42, column: 23, scope: !6)
!49 = !DILocation(line: 54, column: 23, scope: !6)
!50 = !DILocation(line: 40, column: 95, scope: !6)
!51 = !DILocation(line: 41, column: 95, scope: !6)
!52 = !DILocation(line: 55, column: 24, scope: !6)
!53 = !DILocation(line: 56, column: 24, scope: !6)
!54 = !DILocation(line: 59, column: 24, scope: !6)
!55 = !DILocation(line: 64, column: 24, scope: !6)
!56 = !DILocation(line: 60, column: 24, scope: !6)
!57 = !DILocation(line: 61, column: 24, scope: !6)
!58 = !DILocation(line: 63, column: 24, scope: !6)
!59 = !DILocation(line: 66, column: 24, scope: !6)
!60 = !DILocation(line: 67, column: 31, scope: !6)
!61 = !{i32 21046}
!62 = !DILocation(line: 69, column: 24, scope: !6)
!63 = !DILocation(line: 104, column: 21, scope: !21, inlinedAt: !64)
!64 = !DILocation(line: 75, column: 47, scope: !6)
!65 = !DILocation(line: 96, column: 21, scope: !21, inlinedAt: !66)
!66 = !DILocation(line: 73, column: 47, scope: !6)
!67 = !DILocation(line: 70, column: 24, scope: !6)
!68 = !DILocation(line: 94, column: 15, scope: !21, inlinedAt: !66)
!69 = !DILocation(line: 96, column: 16, scope: !21, inlinedAt: !66)
!70 = !DILocation(line: 97, column: 29, scope: !21, inlinedAt: !66)
!71 = !DILocation(line: 74, column: 50, scope: !6)
!72 = !DILocation(line: 102, column: 15, scope: !21, inlinedAt: !64)
!73 = !DILocation(line: 104, column: 16, scope: !21, inlinedAt: !64)
!74 = !DILocation(line: 105, column: 29, scope: !21, inlinedAt: !64)
!75 = !DILocation(line: 77, column: 29, scope: !6)
!76 = !DILocation(line: 77, column: 54, scope: !6)
!77 = !DILocation(line: 110, column: 29, scope: !21, inlinedAt: !78)
!78 = !DILocation(line: 78, column: 40, scope: !6)
!79 = !DILocation(line: 102, column: 15, scope: !80, inlinedAt: !81)
!80 = distinct !DILexicalBlockFile(scope: !21, file: !22, discriminator: 0)
!81 = !DILocation(line: 79, column: 40, scope: !6)
!82 = !DILocation(line: 96, column: 21, scope: !80, inlinedAt: !78)
!83 = !DILocation(line: 96, column: 16, scope: !80, inlinedAt: !78)
!84 = !DILocation(line: 97, column: 29, scope: !80, inlinedAt: !78)
!85 = !DILocation(line: 94, column: 15, scope: !80, inlinedAt: !78)
!86 = !DILocation(line: 80, column: 37, scope: !6)
!87 = !DILocation(line: 115, column: 29, scope: !21, inlinedAt: !81)
!88 = !DILocation(line: 104, column: 21, scope: !80, inlinedAt: !81)
!89 = !DILocation(line: 104, column: 16, scope: !80, inlinedAt: !81)
!90 = !DILocation(line: 105, column: 29, scope: !80, inlinedAt: !81)
!91 = !DILocation(line: 81, column: 37, scope: !6)
!92 = !DILocation(line: 80, column: 25, scope: !6)
!93 = !DILocation(line: 81, column: 25, scope: !6)
!94 = !DILocation(line: 97, column: 29, scope: !21, inlinedAt: !95)
!95 = !DILocation(line: 104, column: 46, scope: !6)
!96 = !DILocation(line: 105, column: 17, scope: !6)
!97 = !DILocation(line: 105, column: 29, scope: !21, inlinedAt: !98)
!98 = !DILocation(line: 106, column: 46, scope: !6)
!99 = !DILocation(line: 102, column: 15, scope: !21, inlinedAt: !100)
!100 = !DILocation(line: 107, column: 46, scope: !6)
!101 = !DILocation(line: 104, column: 21, scope: !21, inlinedAt: !100)
!102 = !DILocation(line: 104, column: 16, scope: !21, inlinedAt: !100)
!103 = !DILocation(line: 105, column: 29, scope: !21, inlinedAt: !100)
!104 = !DILocation(line: 109, column: 24, scope: !6)
!105 = !DILocation(line: 102, column: 15, scope: !21, inlinedAt: !106)
!106 = !DILocation(line: 112, column: 46, scope: !6)
!107 = !DILocation(line: 104, column: 21, scope: !21, inlinedAt: !106)
!108 = !DILocation(line: 104, column: 16, scope: !21, inlinedAt: !106)
!109 = !DILocation(line: 105, column: 29, scope: !21, inlinedAt: !106)
!110 = !DILocation(line: 115, column: 25, scope: !6)
!111 = !DILocation(line: 117, column: 24, scope: !6)
!112 = !DILocation(line: 82, column: 40, scope: !6)
!113 = !DILocation(line: 88, column: 43, scope: !6)
!114 = !DILocation(line: 88, column: 36, scope: !6)
!115 = !DILocation(line: 88, column: 54, scope: !6)
!116 = !DILocation(line: 90, column: 24, scope: !6)
!117 = !DILocation(line: 91, column: 24, scope: !6)
!118 = !DILocation(line: 92, column: 24, scope: !6)
!119 = !DILocation(line: 94, column: 24, scope: !6)
!120 = !DILocation(line: 95, column: 24, scope: !6)
!121 = !DILocation(line: 97, column: 24, scope: !6)
!122 = !DILocation(line: 98, column: 31, scope: !6)
!123 = !DILocation(line: 100, column: 24, scope: !6)
!124 = !DILocation(line: 101, column: 24, scope: !6)
!125 = !DILocation(line: 118, column: 36, scope: !6)
!126 = !DILocation(line: 102, column: 15, scope: !21, inlinedAt: !127)
!127 = !DILocation(line: 121, column: 46, scope: !6)
!128 = !DILocation(line: 104, column: 21, scope: !21, inlinedAt: !127)
!129 = !DILocation(line: 104, column: 16, scope: !21, inlinedAt: !127)
!130 = !DILocation(line: 105, column: 29, scope: !21, inlinedAt: !127)
!131 = !DILocation(line: 94, column: 15, scope: !21, inlinedAt: !132)
!132 = !DILocation(line: 123, column: 46, scope: !6)
!133 = !DILocation(line: 96, column: 21, scope: !21, inlinedAt: !132)
!134 = !DILocation(line: 96, column: 16, scope: !21, inlinedAt: !132)
!135 = !DILocation(line: 125, column: 25, scope: !6)
!136 = !DILocation(line: 97, column: 29, scope: !21, inlinedAt: !132)
!137 = !DILocation(line: 126, column: 29, scope: !6)
!138 = !DILocation(line: 126, column: 54, scope: !6)
!139 = !DILocation(line: 82, column: 4, scope: !6)
