
ubuntu-preinstalled/sg_safte:     file format elf32-littlearm


Disassembly of section .init:

000007dc <.init>:
 7dc:	push	{r3, lr}
 7e0:	bl	17d0 <__snprintf_chk@plt+0xea8>
 7e4:	pop	{r3, pc}

Disassembly of section .plt:

000007e8 <calloc@plt-0x14>:
 7e8:	push	{lr}		; (str lr, [sp, #-4]!)
 7ec:	ldr	lr, [pc, #4]	; 7f8 <calloc@plt-0x4>
 7f0:	add	lr, pc, lr
 7f4:	ldr	pc, [lr, #8]!
 7f8:	andeq	r2, r1, ip, ror #14

000007fc <calloc@plt>:
 7fc:	add	ip, pc, #0, 12
 800:	add	ip, ip, #73728	; 0x12000
 804:	ldr	pc, [ip, #1900]!	; 0x76c

00000808 <sg_simple_inquiry@plt>:
 808:	add	ip, pc, #0, 12
 80c:	add	ip, ip, #73728	; 0x12000
 810:	ldr	pc, [ip, #1892]!	; 0x764

00000814 <sg_set_binary_mode@plt>:
 814:	add	ip, pc, #0, 12
 818:	add	ip, ip, #73728	; 0x12000
 81c:	ldr	pc, [ip, #1884]!	; 0x75c

00000820 <__cxa_finalize@plt>:
 820:	add	ip, pc, #0, 12
 824:	add	ip, ip, #73728	; 0x12000
 828:	ldr	pc, [ip, #1876]!	; 0x754

0000082c <free@plt>:
 82c:	add	ip, pc, #0, 12
 830:	add	ip, ip, #73728	; 0x12000
 834:	ldr	pc, [ip, #1868]!	; 0x74c

00000838 <sg_cmds_close_device@plt>:
 838:	add	ip, pc, #0, 12
 83c:	add	ip, ip, #73728	; 0x12000
 840:	ldr	pc, [ip, #1860]!	; 0x744

00000844 <__stack_chk_fail@plt>:
 844:	add	ip, pc, #0, 12
 848:	add	ip, ip, #73728	; 0x12000
 84c:	ldr	pc, [ip, #1852]!	; 0x73c

00000850 <pr2serr@plt>:
 850:	add	ip, pc, #0, 12
 854:	add	ip, ip, #73728	; 0x12000
 858:	ldr	pc, [ip, #1844]!	; 0x734

0000085c <perror@plt>:
 85c:	add	ip, pc, #0, 12
 860:	add	ip, ip, #73728	; 0x12000
 864:	ldr	pc, [ip, #1836]!	; 0x72c

00000868 <hex2stdout@plt>:
 868:	add	ip, pc, #0, 12
 86c:	add	ip, ip, #73728	; 0x12000
 870:	ldr	pc, [ip, #1828]!	; 0x724

00000874 <puts@plt>:
 874:	add	ip, pc, #0, 12
 878:	add	ip, ip, #73728	; 0x12000
 87c:	ldr	pc, [ip, #1820]!	; 0x71c

00000880 <malloc@plt>:
 880:	add	ip, pc, #0, 12
 884:	add	ip, ip, #73728	; 0x12000
 888:	ldr	pc, [ip, #1812]!	; 0x714

0000088c <__libc_start_main@plt>:
 88c:	add	ip, pc, #0, 12
 890:	add	ip, ip, #73728	; 0x12000
 894:	ldr	pc, [ip, #1804]!	; 0x70c

00000898 <__gmon_start__@plt>:
 898:	add	ip, pc, #0, 12
 89c:	add	ip, ip, #73728	; 0x12000
 8a0:	ldr	pc, [ip, #1796]!	; 0x704

000008a4 <getopt_long@plt>:
 8a4:	add	ip, pc, #0, 12
 8a8:	add	ip, ip, #73728	; 0x12000
 8ac:	ldr	pc, [ip, #1788]!	; 0x6fc

000008b0 <sg_if_can2stderr@plt>:
 8b0:	add	ip, pc, #0, 12
 8b4:	add	ip, ip, #73728	; 0x12000
 8b8:	ldr	pc, [ip, #1780]!	; 0x6f4

000008bc <putchar@plt>:
 8bc:	add	ip, pc, #0, 12
 8c0:	add	ip, ip, #73728	; 0x12000
 8c4:	ldr	pc, [ip, #1772]!	; 0x6ec

000008c8 <__printf_chk@plt>:
 8c8:	add	ip, pc, #0, 12
 8cc:	add	ip, ip, #73728	; 0x12000
 8d0:	ldr	pc, [ip, #1764]!	; 0x6e4

000008d4 <sg_convert_errno@plt>:
 8d4:	add	ip, pc, #0, 12
 8d8:	add	ip, ip, #73728	; 0x12000
 8dc:	ldr	pc, [ip, #1756]!	; 0x6dc

000008e0 <safe_strerror@plt>:
 8e0:	add	ip, pc, #0, 12
 8e4:	add	ip, ip, #73728	; 0x12000
 8e8:	ldr	pc, [ip, #1748]!	; 0x6d4

000008ec <sg_get_category_sense_str@plt>:
 8ec:	add	ip, pc, #0, 12
 8f0:	add	ip, ip, #73728	; 0x12000
 8f4:	ldr	pc, [ip, #1740]!	; 0x6cc

000008f8 <sg_get_pdt_str@plt>:
 8f8:	add	ip, pc, #0, 12
 8fc:	add	ip, ip, #73728	; 0x12000
 900:	ldr	pc, [ip, #1732]!	; 0x6c4

00000904 <sg_cmds_open_device@plt>:
 904:	add	ip, pc, #0, 12
 908:	add	ip, ip, #73728	; 0x12000
 90c:	ldr	pc, [ip, #1724]!	; 0x6bc

00000910 <sg_ll_read_buffer@plt>:
 910:	add	ip, pc, #0, 12
 914:	add	ip, ip, #73728	; 0x12000
 918:	ldr	pc, [ip, #1716]!	; 0x6b4

0000091c <abort@plt>:
 91c:	add	ip, pc, #0, 12
 920:	add	ip, ip, #73728	; 0x12000
 924:	ldr	pc, [ip, #1708]!	; 0x6ac

00000928 <__snprintf_chk@plt>:
 928:	add	ip, pc, #0, 12
 92c:	add	ip, ip, #73728	; 0x12000
 930:	ldr	pc, [ip, #1700]!	; 0x6a4

Disassembly of section .text:

00000934 <.text>:
     934:	svcmi	0x00f0e92d
     938:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
     93c:	strmi	r8, [r6], -r4, lsl #22
     940:	blcs	ff83ecc4 <__snprintf_chk@plt+0xff83e39c>
     944:	blpl	ff83ecc8 <__snprintf_chk@plt+0xff83e3a0>
     948:			; <UNDEFINED> instruction: 0xf8df447a
     94c:			; <UNDEFINED> instruction: 0xf5ad4be0
     950:	ldrbtmi	r7, [sp], #-3329	; 0xfffff2ff
     954:			; <UNDEFINED> instruction: 0xf8dfa91c
     958:	ldrdls	ip, [pc, -r8]
     95c:	stmdbpl	ip!, {r0, r1, r3, r9, sl, lr}
     960:	stmdavs	r4!, {r0, r1, r2, r9, fp, lr, pc}
     964:			; <UNDEFINED> instruction: 0xf04f947f
     968:			; <UNDEFINED> instruction: 0xf8df0400
     96c:	ldrbtmi	sl, [ip], #3016	; 0xbc8
     970:	cfldrsge	mvf2, [r1, #-0]
     974:			; <UNDEFINED> instruction: 0x46a344fa
     978:	andeq	lr, r7, r3, lsl #17
     97c:			; <UNDEFINED> instruction: 0xf8df46a0
     980:			; <UNDEFINED> instruction: 0x46a13bb8
     984:	strmi	lr, [r6], #-2509	; 0xfffff633
     988:	movwls	r4, #58491	; 0xe47b
     98c:	strls	r4, [sp], #-1635	; 0xfffff99d
     990:	strmi	lr, [sl], #-2509	; 0xfffff633
     994:	strmi	lr, [r8], #-2509	; 0xfffff633
     998:	strls	r9, [r0, #-1036]	; 0xfffffbf4
     99c:			; <UNDEFINED> instruction: 0x46394652
     9a0:			; <UNDEFINED> instruction: 0xf8c54630
     9a4:	movwls	r9, #20480	; 0x5000
     9a8:	svc	0x007cf7ff
     9ac:	rsble	r1, r9, r3, asr #24
     9b0:	ldfeqd	f7, [pc], #-640	; 738 <calloc@plt-0xc4>
     9b4:			; <UNDEFINED> instruction: 0xf1bc9b05
     9b8:	ldmdale	r6, {r0, r1, r2, r4, r5, r8, r9, sl, fp}^
     9bc:			; <UNDEFINED> instruction: 0xf00ce8df
     9c0:	ldrbpl	r5, [r5, #-1341]	; 0xfffffac3
     9c4:	ldrbpl	r5, [r5, #-1365]	; 0xfffffaab
     9c8:	ldrbpl	r3, [r5, #-2389]	; 0xfffff6ab
     9cc:	ldrbpl	r5, [r5, #-1365]	; 0xfffffaab
     9d0:	ldrbpl	r5, [r5, #-1365]	; 0xfffffaab
     9d4:			; <UNDEFINED> instruction: 0x36555555
     9d8:	ldrbpl	r5, [r5, #-1365]	; 0xfffffaab
     9dc:	ldrbpl	r5, [r5, #-1365]	; 0xfffffaab
     9e0:	ldrbpl	r5, [r5, #-1365]	; 0xfffffaab
     9e4:	mrrcne	15, 3, r1, r5, cr3
     9e8:	ldrpl	r3, [r0, #-3413]!	; 0xfffff2ab
     9ec:	ldrbpl	r5, [r5, #-1365]	; 0xfffffaab
     9f0:	cfldr64cs	mvdx5, [r5], {85}	; 0x55
     9f4:	eorcs	r5, r6, #171966464	; 0xa400000
     9f8:	bleq	7cb3c <__snprintf_chk@plt+0x7c214>
     9fc:			; <UNDEFINED> instruction: 0xf04fe7cd
     a00:	strb	r0, [sl, r1, lsl #16]
     a04:	strcc	r2, [r1], #-513	; 0xfffffdff
     a08:	strb	r9, [r6, r9, lsl #4]
     a0c:	andls	r2, sp, #268435456	; 0x10000000
     a10:	andcs	lr, r1, #51118080	; 0x30c0000
     a14:	strb	r9, [r0, fp, lsl #4]
     a18:	andcc	r9, r1, #24576	; 0x6000
     a1c:	ldr	r9, [ip, r6, lsl #4]!
     a20:	andls	r2, ip, #268435456	; 0x10000000
     a24:	andcs	lr, r1, #48496640	; 0x2e40000
     a28:	ldr	r9, [r6, sl, lsl #4]!
     a2c:	andls	r2, r8, #268435456	; 0x10000000
     a30:	bls	1fa904 <__snprintf_chk@plt+0x1f9fdc>
     a34:	andls	r3, r7, #268435456	; 0x10000000
     a38:			; <UNDEFINED> instruction: 0xf8dfe7af
     a3c:	strcs	r0, [r0, #-2816]	; 0xfffff500
     a40:			; <UNDEFINED> instruction: 0xf7ff4478
     a44:			; <UNDEFINED> instruction: 0xf8dfef06
     a48:			; <UNDEFINED> instruction: 0xf8df2af8
     a4c:	ldrbtmi	r3, [sl], #-2784	; 0xfffff520
     a50:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     a54:	subsmi	r9, sl, pc, ror fp
     a58:	strbthi	pc, [pc], -r0, asr #32	; <UNPREDICTABLE>
     a5c:			; <UNDEFINED> instruction: 0xf50d4628
     a60:	ldc	13, cr7, [sp], #4
     a64:	pop	{r2, r8, r9, fp, pc}
     a68:			; <UNDEFINED> instruction: 0x46018ff0
     a6c:	beq	ff53edf0 <__snprintf_chk@plt+0xff53e4c8>
     a70:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
     a74:	mcr	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     a78:	beq	ff33edfc <__snprintf_chk@plt+0xff33e4d4>
     a7c:			; <UNDEFINED> instruction: 0xf7ff4478
     a80:	strb	lr, [r0, r8, ror #29]!
     a84:			; <UNDEFINED> instruction: 0xf8df9a0e
     a88:			; <UNDEFINED> instruction: 0xf8523ac4
     a8c:			; <UNDEFINED> instruction: 0xf8d99003
     a90:	adcsmi	r2, r2, #0
     a94:	strcs	sp, [r0, #-2925]	; 0xfffff493
     a98:	orrlt	r9, r3, r9, lsl #22
     a9c:	orrlt	r9, fp, r8, lsl #22
     aa0:	beq	feb3ee24 <__snprintf_chk@plt+0xfeb3e4fc>
     aa4:			; <UNDEFINED> instruction: 0xf7ff4478
     aa8:			; <UNDEFINED> instruction: 0xf8dfeed4
     aac:	strcs	r1, [r0, #-2728]	; 0xfffff558
     ab0:	beq	fe93ee34 <__snprintf_chk@plt+0xfe93e50c>
     ab4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
     ab8:	mcr	7, 6, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     abc:	blls	23a9d0 <__snprintf_chk@plt+0x23a0a8>
     ac0:	mvnsle	r2, r0, lsl #22
     ac4:			; <UNDEFINED> instruction: 0xf0002d00
     ac8:	blls	1a134c <__snprintf_chk@plt+0x1a0a24>
     acc:	rsble	r2, sp, r0, lsl #22
     ad0:			; <UNDEFINED> instruction: 0xf7ff2001
     ad4:	stmdacs	r0, {r5, r7, r9, sl, fp, sp, lr, pc}
     ad8:	orrshi	pc, pc, #192, 4
     adc:	tstcs	r0, r2, lsr #12
     ae0:			; <UNDEFINED> instruction: 0xf7ff4628
     ae4:			; <UNDEFINED> instruction: 0xf1b0ef10
     ae8:	vqdmlal.s<illegal width 8>	q8, d0, d0
     aec:	tstcs	r1, r7, lsl r1
     af0:			; <UNDEFINED> instruction: 0xf7ff2040
     af4:	strmi	lr, [r6], -r4, lsl #29
     af8:			; <UNDEFINED> instruction: 0xf0002800
     afc:	stccs	6, cr8, [r1], {38}	; 0x26
     b00:	addhi	pc, r8, r0, lsl #6
     b04:	mrscs	r2, SP_irq
     b08:	ldrmi	r2, [sl], -r0, asr #32
     b0c:	strbmi	r9, [r8], -r1
     b10:	strls	r9, [r0], -r3, lsl #8
     b14:			; <UNDEFINED> instruction: 0xf7ff9102
     b18:			; <UNDEFINED> instruction: 0x4605eefc
     b1c:	rsbsle	r2, pc, r0, lsl #16
     b20:	rsbsle	r2, sp, r5, lsl r8
     b24:	strtmi	sl, [r3], -fp, lsr #20
     b28:			; <UNDEFINED> instruction: 0x46282150
     b2c:			; <UNDEFINED> instruction: 0xf7ff9205
     b30:			; <UNDEFINED> instruction: 0xf8dfeede
     b34:	bls	1433dc <__snprintf_chk@plt+0x142ab4>
     b38:	ldrbtmi	r9, [r8], #-2319	; 0xfffff6f1
     b3c:	mcr	7, 4, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     b40:			; <UNDEFINED> instruction: 0xf7ff4648
     b44:	stmdacs	r0, {r1, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
     b48:	submi	sp, r6, #12, 20	; 0xc000
     b4c:			; <UNDEFINED> instruction: 0xf7ff4630
     b50:	strmi	lr, [r1], -r8, asr #29
     b54:	beq	23eed8 <__snprintf_chk@plt+0x23e5b0>
     b58:			; <UNDEFINED> instruction: 0xf7ff4478
     b5c:	stccs	14, cr14, [r0, #-488]	; 0xfffffe18
     b60:	cmnhi	r2, #0	; <UNPREDICTABLE>
     b64:			; <UNDEFINED> instruction: 0xf0002c00
     b68:	stfcsd	f0, [r0, #-768]	; 0xfffffd00
     b6c:	strbcs	fp, [r3, #-4024]!	; 0xfffff048
     b70:	mrrcne	7, 6, lr, r3, cr9
     b74:	eorpl	pc, r2, r7, asr r8	; <UNPREDICTABLE>
     b78:			; <UNDEFINED> instruction: 0xf8c942b3
     b7c:	ble	fe2ccb84 <__snprintf_chk@plt+0xfe2cc25c>
     b80:	stmibmi	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     b84:			; <UNDEFINED> instruction: 0xf857447c
     b88:	strtmi	r1, [r0], -r3, lsr #32
     b8c:	mcr	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     b90:	ldrdcc	pc, [r0], -r9
     b94:			; <UNDEFINED> instruction: 0xf8c93301
     b98:	adcsmi	r3, r3, #0
     b9c:			; <UNDEFINED> instruction: 0xf8dfdbf3
     ba0:	strcs	r0, [r1, #-2504]	; 0xfffff638
     ba4:			; <UNDEFINED> instruction: 0xf7ff4478
     ba8:	smlsld	lr, ip, r4, lr
     bac:	strtmi	r9, [r2], -r6, lsl #18
     bb0:			; <UNDEFINED> instruction: 0xf7ff4628
     bb4:			; <UNDEFINED> instruction: 0xf1b0eea8
     bb8:	vqdmlal.s<illegal width 8>	q8, d0, d0
     bbc:	blls	1e0e80 <__snprintf_chk@plt+0x1e0558>
     bc0:	orrsle	r2, r4, r0, lsl #22
     bc4:			; <UNDEFINED> instruction: 0x4623ae12
     bc8:	ldrtmi	r2, [r1], -r1, lsl #4
     bcc:	mrc	7, 0, APSR_nzcv, cr12, cr15, {7}
     bd0:			; <UNDEFINED> instruction: 0xf0402800
     bd4:			; <UNDEFINED> instruction: 0xf8df820a
     bd8:			; <UNDEFINED> instruction: 0xf10d1994
     bdc:			; <UNDEFINED> instruction: 0xf10d0359
     be0:	andcs	r0, r1, sl, ror #4
     be4:	andls	r4, r0, #2030043136	; 0x79000000
     be8:			; <UNDEFINED> instruction: 0xf7ffaa14
     bec:	ldmdavc	r5!, {r1, r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}^
     bf0:	teqcs	r0, pc, lsl sl
     bf4:			; <UNDEFINED> instruction: 0xf7ff4628
     bf8:	stmdavc	r3, {r7, r9, sl, fp, sp, lr, pc}
     bfc:			; <UNDEFINED> instruction: 0xf0002b00
     c00:			; <UNDEFINED> instruction: 0xf8df8138
     c04:	strmi	r1, [r2], -ip, ror #18
     c08:	andls	r2, r8, r1
     c0c:			; <UNDEFINED> instruction: 0xf7ff4479
     c10:			; <UNDEFINED> instruction: 0xe76cee5c
     c14:	ldmdbeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     c18:			; <UNDEFINED> instruction: 0xf7ff4478
     c1c:			; <UNDEFINED> instruction: 0xe771ee1a
     c20:	ldmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     c24:	ldmdavc	r2!, {r1, r2, r3, r8, fp, ip, pc}
     c28:	ldmdavc	r3!, {r0, r1, r2, r3, r6, r7, fp, ip, lr}^
     c2c:	ldrhtvs	r7, [sl], -r1
     c30:	ldmdbvc	r2!, {r0, r1, r3, r4, r5, r6, sp, lr}
     c34:	stmib	r7, {r0, r1, r4, r5, r6, r7, fp, ip, sp, lr}^
     c38:	tstlt	fp, r2, lsl #4
     c3c:			; <UNDEFINED> instruction: 0xf04369bb
     c40:			; <UNDEFINED> instruction: 0x61bb0301
     c44:	tstlt	fp, r3, ror r9
     c48:			; <UNDEFINED> instruction: 0xf04369bb
     c4c:			; <UNDEFINED> instruction: 0x61bb0302
     c50:	mulcs	r6, r6, r9
     c54:	bcs	1f328 <__snprintf_chk@plt+0x1ea00>
     c58:	movweq	pc, #61443	; 0xf003	; <UNPREDICTABLE>
     c5c:	ldmibvs	sl!, {r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
     c60:	andeq	pc, r3, #66	; 0x42
     c64:			; <UNDEFINED> instruction: 0xf89661ba
     c68:	stmib	r7, {r0, r1, r2, r3, r4, r5, sp}^
     c6c:	blls	18d484 <__snprintf_chk@plt+0x18cb5c>
     c70:			; <UNDEFINED> instruction: 0xf0002b01
     c74:	blls	1e11d0 <__snprintf_chk@plt+0x1e08a8>
     c78:			; <UNDEFINED> instruction: 0xf0002b01
     c7c:	blls	2a17d8 <__snprintf_chk@plt+0x2a0eb0>
     c80:	blls	22da94 <__snprintf_chk@plt+0x22d16c>
     c84:			; <UNDEFINED> instruction: 0xf8dfb373
     c88:	ldrbtmi	r0, [r8], #-2292	; 0xfffff70c
     c8c:	ldcl	7, cr15, [r2, #1020]!	; 0x3fc
     c90:	stmiane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     c94:	andcs	r6, r1, sl, lsr r8
     c98:			; <UNDEFINED> instruction: 0xf7ff4479
     c9c:			; <UNDEFINED> instruction: 0xf8dfee16
     ca0:	ldmdavs	sl!, {r2, r5, r6, r7, fp, ip}^
     ca4:	ldrbtmi	r2, [r9], #-1
     ca8:	mcr	7, 0, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     cac:	ldmne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     cb0:			; <UNDEFINED> instruction: 0x200168ba
     cb4:			; <UNDEFINED> instruction: 0xf7ff4479
     cb8:			; <UNDEFINED> instruction: 0xf8dfee08
     cbc:	ldmvs	sl!, {r4, r6, r7, fp, ip}^
     cc0:	ldrbtmi	r2, [r9], #-1
     cc4:	mcr	7, 0, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     cc8:	stmiane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     ccc:	andcs	r6, r1, sl, lsr r9
     cd0:			; <UNDEFINED> instruction: 0xf7ff4479
     cd4:			; <UNDEFINED> instruction: 0xf8dfedfa
     cd8:	ldmdbvs	sl!, {r2, r3, r4, r5, r7, fp, ip}^
     cdc:	ldrbtmi	r2, [r9], #-1
     ce0:	ldcl	7, cr15, [r2, #1020]!	; 0x3fc
     ce4:	blcs	27918 <__snprintf_chk@plt+0x26ff0>
     ce8:	sbchi	pc, ip, r0, asr #32
     cec:	blcs	27928 <__snprintf_chk@plt+0x27000>
     cf0:	tsthi	pc, r0, asr #32	; <UNPREDICTABLE>
     cf4:	ldmiblt	r3, {r2, r3, r8, r9, fp, ip, pc}^
     cf8:	svceq	0x0000f1b8
     cfc:			; <UNDEFINED> instruction: 0xf1bbd15a
     d00:			; <UNDEFINED> instruction: 0xf0400f00
     d04:			; <UNDEFINED> instruction: 0x464881be
     d08:	ldc	7, cr15, [r6, #1020]	; 0x3fc
     d0c:	vmlal.s8	q9, d0, d0
     d10:	sfmcs	f0, 1, [r0], {145}	; 0x91
     d14:	cmphi	lr, r0	; <UNPREDICTABLE>
     d18:	ldr	r2, [r4], r0, lsl #10
     d1c:			; <UNDEFINED> instruction: 0xf0402c00
     d20:			; <UNDEFINED> instruction: 0xf1c98148
     d24:			; <UNDEFINED> instruction: 0xf7ff0000
     d28:			; <UNDEFINED> instruction: 0x4605edd6
     d2c:	popvs	{r1, r3, r4, r8, r9, sl, sp, lr, pc}
     d30:	strtmi	r0, [r8], -sp, rrx
     d34:	stc	7, cr15, [r4, #1020]!	; 0x3fc
     d38:	strmi	r2, [r6], -r1, lsl #24
     d3c:			; <UNDEFINED> instruction: 0xf8dfdd04
     d40:	ldrbtmi	r0, [r8], #-2136	; 0xfffff7a8
     d44:	stc	7, cr15, [r4, #1020]	; 0x3fc
     d48:	stmib	sp, {r8, r9, sp}^
     d4c:	andcs	r6, r3, #0, 10
     d50:	strbmi	r2, [r8], -r1, lsl #2
     d54:	movwls	r9, #9219	; 0x2403
     d58:	ldcl	7, cr15, [sl, #1020]	; 0x3fc
     d5c:			; <UNDEFINED> instruction: 0xb1204605
     d60:			; <UNDEFINED> instruction: 0xf0002805
     d64:	ldmdacs	r5, {r5, r6, r7, sl, pc}
     d68:	blls	1b536c <__snprintf_chk@plt+0x1b4a44>
     d6c:	vqrdmulh.s<illegal width 8>	d2, d0, d1
     d70:	blls	1e1800 <__snprintf_chk@plt+0x1e0ed8>
     d74:	vqrdmulh.s<illegal width 8>	d2, d0, d1
     d78:			; <UNDEFINED> instruction: 0xf8df8394
     d7c:	strcs	r0, [r0, #-2080]	; 0xfffff7e0
     d80:	ldmdage	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     d84:			; <UNDEFINED> instruction: 0xf7ff4478
     d88:	ldrbtmi	lr, [sl], #3446	; 0xd76
     d8c:			; <UNDEFINED> instruction: 0xf836e009
     d90:			; <UNDEFINED> instruction: 0x462a3015
     d94:	ldrbmi	r2, [r1], -r1
     d98:	strmi	fp, [r5], #-2651	; 0xfffff5a5
     d9c:			; <UNDEFINED> instruction: 0xf7ffb2db
     da0:	ldmvs	fp!, {r2, r4, r7, r8, sl, fp, sp, lr, pc}
     da4:	blle	ffc91820 <__snprintf_chk@plt+0xffc90ef8>
     da8:			; <UNDEFINED> instruction: 0xf7ff4630
     dac:			; <UNDEFINED> instruction: 0xf1b8ed40
     db0:	adcle	r0, r4, r0, lsl #30
     db4:	strhteq	r6, [sp], sp
     db8:			; <UNDEFINED> instruction: 0xf7ff4628
     dbc:	stccs	13, cr14, [r1], {98}	; 0x62
     dc0:	stcle	6, cr4, [r4, #-24]	; 0xffffffe8
     dc4:			; <UNDEFINED> instruction: 0x07dcf8df
     dc8:			; <UNDEFINED> instruction: 0xf7ff4478
     dcc:	movwcs	lr, #3394	; 0xd42
     dd0:	strvs	lr, [r0, #-2509]	; 0xfffff633
     dd4:	tstcs	r1, r4, lsl #4
     dd8:	strls	r4, [r3], #-1608	; 0xfffff9b8
     ddc:			; <UNDEFINED> instruction: 0xf7ff9302
     de0:			; <UNDEFINED> instruction: 0x4605ed98
     de4:	ldmdacs	r5, {r3, r8, ip, sp, pc}
     de8:	blls	1b52ec <__snprintf_chk@plt+0x1b49c4>
     dec:	vqrdmulh.s<illegal width 8>	d2, d0, d1
     df0:	blls	1e17b4 <__snprintf_chk@plt+0x1e0e8c>
     df4:	vqrdmulh.s<illegal width 8>	d2, d0, d1
     df8:			; <UNDEFINED> instruction: 0xf8df835e
     dfc:	strcs	r0, [r0, #-1964]	; 0xfffff854
     e00:	sbfxhi	pc, pc, #17, #9
     e04:			; <UNDEFINED> instruction: 0xf7ff4478
     e08:			; <UNDEFINED> instruction: 0xf8dfed36
     e0c:	ldrbtmi	r3, [r8], #1956	; 0x7a4
     e10:	mcr	4, 0, r4, cr8, cr11, {3}
     e14:			; <UNDEFINED> instruction: 0xf8df3a10
     e18:	ldrbtmi	r3, [fp], #-1948	; 0xfffff864
     e1c:	bcc	fe43c644 <__snprintf_chk@plt+0xfe43bd1c>
     e20:			; <UNDEFINED> instruction: 0xf01ae00f
     e24:			; <UNDEFINED> instruction: 0xf0400f01
     e28:			; <UNDEFINED> instruction: 0xf01a8221
     e2c:			; <UNDEFINED> instruction: 0xf0400f02
     e30:			; <UNDEFINED> instruction: 0xf01a8216
     e34:			; <UNDEFINED> instruction: 0xf0400f04
     e38:	andcs	r8, sl, ip, lsl #4
     e3c:	ldc	7, cr15, [lr, #-1020]!	; 0xfffffc04
     e40:	ldmvs	fp!, {r0, r8, sl, ip, sp}
     e44:	vrshr.s64	d4, d13, #64
     e48:	ldclne	3, cr8, [r3], #88	; 0x58
     e4c:	strbmi	r4, [r1], -sl, lsr #12
     e50:			; <UNDEFINED> instruction: 0xf8132001
     e54:			; <UNDEFINED> instruction: 0xf7ffa025
     e58:			; <UNDEFINED> instruction: 0xf01aed38
     e5c:	mvnle	r0, r7, lsl #30
     e60:	beq	43c6c8 <__snprintf_chk@plt+0x43bda0>
     e64:	stc	7, cr15, [r6, #-1020]	; 0xfffffc04
     e68:	ldrtmi	lr, [r0], -sl, ror #15
     e6c:	ldcl	7, cr15, [lr], {255}	; 0xff
     e70:			; <UNDEFINED> instruction: 0xf8dfe658
     e74:	strtmi	r1, [sl], -r4, asr #14
     e78:	andls	r2, r8, r1
     e7c:			; <UNDEFINED> instruction: 0xf7ff4479
     e80:	ldrt	lr, [r4], -r4, lsr #26
     e84:	andcc	lr, r0, #3522560	; 0x35c000
     e88:	ldrmi	r6, [r3], #-2233	; 0xfffff747
     e8c:	strmi	r6, [fp], #-2298	; 0xfffff706
     e90:	ldrmi	r6, [r3], #-2430	; 0xfffff682
     e94:	ldrmi	r3, [lr], #-773	; 0xfffffcfb
     e98:			; <UNDEFINED> instruction: 0xf7ff4630
     e9c:	stccs	12, cr14, [r1], {242}	; 0xf2
     ea0:	stcle	6, cr4, [r4, #-520]	; 0xfffffdf8
     ea4:			; <UNDEFINED> instruction: 0x0714f8df
     ea8:			; <UNDEFINED> instruction: 0xf7ff4478
     eac:	andcs	lr, r1, #53760	; 0xd200
     eb0:	ldrmi	r2, [r1], -r0, lsl #6
     eb4:	strls	r4, [r3], #-1608	; 0xfffff9b8
     eb8:			; <UNDEFINED> instruction: 0xf8cd9601
     ebc:	movwls	sl, #8192	; 0x2000
     ec0:	stc	7, cr15, [r6, #-1020]!	; 0xfffffc04
     ec4:	stmdacs	r0, {r0, r2, r9, sl, lr}
     ec8:	addshi	pc, r7, r0
     ecc:			; <UNDEFINED> instruction: 0xf0002815
     ed0:	stmdacs	r0, {r2, r4, r7, pc}
     ed4:	mcrge	4, 1, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
     ed8:			; <UNDEFINED> instruction: 0xf7ff4648
     edc:	stmdacs	r0, {r1, r2, r3, r5, r7, sl, fp, sp, lr, pc}
     ee0:	ldrthi	pc, [r6], #-704	; 0xfffffd40	; <UNPREDICTABLE>
     ee4:			; <UNDEFINED> instruction: 0xf47f2c00
     ee8:			; <UNDEFINED> instruction: 0xf8dfadae
     eec:			; <UNDEFINED> instruction: 0x462906d4
     ef0:			; <UNDEFINED> instruction: 0xf7ff4478
     ef4:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
     ef8:	mrcge	4, 1, APSR_nzcv, cr7, cr15, {3}
     efc:			; <UNDEFINED> instruction: 0x06c4f8df
     f00:			; <UNDEFINED> instruction: 0xf7ff4478
     f04:	ldrt	lr, [r0], -r6, lsr #25
     f08:	ssateq	pc, #29, pc, asr #17	; <UNPREDICTABLE>
     f0c:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
     f10:	ldc	7, cr15, [lr], {255}	; 0xff
     f14:	ssateq	pc, #21, pc, asr #17	; <UNPREDICTABLE>
     f18:			; <UNDEFINED> instruction: 0xf7ff4478
     f1c:	ldr	lr, [r2, #3226]	; 0xc9a
     f20:			; <UNDEFINED> instruction: 0x363f1e75
     f24:	svceq	0x0001f815
     f28:	stcl	7, cr15, [r8], {255}	; 0xff
     f2c:	mvnsle	r4, lr, lsr #5
     f30:	ldmdbvs	sp!, {r0, r3, r5, r6, r7, r9, sl, sp, lr, pc}^
     f34:			; <UNDEFINED> instruction: 0x46283510
     f38:	stc	7, cr15, [r2], #1020	; 0x3fc
     f3c:	strmi	r2, [r6], -r1, lsl #24
     f40:			; <UNDEFINED> instruction: 0xf8dfdd04
     f44:	ldrbtmi	r0, [r8], #-1676	; 0xfffff974
     f48:	stc	7, cr15, [r2], {255}	; 0xff
     f4c:	stmib	sp, {r8, r9, sp}^
     f50:	andcs	r6, r2, #0, 10
     f54:	strbmi	r2, [r8], -r1, lsl #2
     f58:	movwls	r9, #9219	; 0x2403
     f5c:	ldcl	7, cr15, [r8], {255}	; 0xff
     f60:			; <UNDEFINED> instruction: 0xb1284605
     f64:			; <UNDEFINED> instruction: 0xf0002805
     f68:	ldmdacs	r5, {r1, r3, r5, r6, r7, r8, r9, pc}
     f6c:	svcge	0x007df47f
     f70:	blcs	67b90 <__snprintf_chk@plt+0x67268>
     f74:	orrshi	pc, r6, r0, lsl #6
     f78:	blcs	67b9c <__snprintf_chk@plt+0x67274>
     f7c:	rsbshi	pc, pc, #0, 6
     f80:			; <UNDEFINED> instruction: 0x0650f8df
     f84:			; <UNDEFINED> instruction: 0xf7ff4478
     f88:	ldmdavs	r2!, {r1, r2, r4, r5, r6, sl, fp, sp, lr, pc}
     f8c:			; <UNDEFINED> instruction: 0x1648f8df
     f90:	blt	488f9c <__snprintf_chk@plt+0x488674>
     f94:			; <UNDEFINED> instruction: 0xf7ff4479
     f98:	ldmdavs	r2!, {r3, r4, r7, sl, fp, sp, lr, pc}^
     f9c:			; <UNDEFINED> instruction: 0x163cf8df
     fa0:	blt	488fac <__snprintf_chk@plt+0x488684>
     fa4:			; <UNDEFINED> instruction: 0xf7ff4479
     fa8:			; <UNDEFINED> instruction: 0x4630ec90
     fac:	ldc	7, cr15, [lr], #-1020	; 0xfffffc04
     fb0:	strls	lr, [r1, #-1696]	; 0xfffff960
     fb4:			; <UNDEFINED> instruction: 0xf8dfad3f
     fb8:	vst1.8	{d18-d20}, [pc :128], r8
     fbc:	strtmi	r7, [r8], -r0, lsl #7
     fc0:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
     fc4:	andcs	r9, r1, #0, 4
     fc8:	stc	7, cr15, [lr], #1020	; 0x3fc
     fcc:			; <UNDEFINED> instruction: 0xf7ff4628
     fd0:	strt	lr, [r6], r6, asr #24
     fd4:			; <UNDEFINED> instruction: 0x060cf8df
     fd8:	strtmi	r4, [r5], -r1, lsr #12
     fdc:			; <UNDEFINED> instruction: 0xf7ff4478
     fe0:	stmdacs	r0, {r3, r5, r6, sl, fp, sp, lr, pc}
     fe4:	cfstrsge	mvf15, [pc, #-508]!	; df0 <__snprintf_chk@plt+0x4c8>
     fe8:			; <UNDEFINED> instruction: 0xf8dfe788
     fec:			; <UNDEFINED> instruction: 0x462905fc
     ff0:	ldrbtmi	r2, [r8], #-1379	; 0xfffffa9d
     ff4:	stc	7, cr15, [ip], #-1020	; 0xfffffc04
     ff8:	blls	1ba494 <__snprintf_chk@plt+0x1b9b6c>
     ffc:	vqrdmulh.s<illegal width 8>	d2, d0, d1
    1000:	blls	1e1520 <__snprintf_chk@plt+0x1e0bf8>
    1004:	vqrdmulh.s<illegal width 8>	d2, d0, d1
    1008:			; <UNDEFINED> instruction: 0xf8df8240
    100c:	strtmi	r0, [r6], -r0, ror #11
    1010:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
    1014:	stc	7, cr15, [lr], #-1020	; 0xfffffc04
    1018:	ldrbcs	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    101c:	ldrbcc	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    1020:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    1024:	bcs	43c84c <__snprintf_chk@plt+0x43bf24>
    1028:	strbcs	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    102c:	ldrbtmi	r4, [sl], #-1564	; 0xfffff9e4
    1030:	bcs	fe43c858 <__snprintf_chk@plt+0xfe43bf30>
    1034:			; <UNDEFINED> instruction: 0xf8dfe005
    1038:	ldrbtmi	r0, [r8], #-1476	; 0xfffffa3c
    103c:	ldc	7, cr15, [sl], {255}	; 0xff
    1040:	ldmdavs	fp!, {r0, r8, sl, ip, sp}
    1044:	vrshr.s64	d4, d13, #64
    1048:	strtmi	r8, [sl], -ip, asr #2
    104c:	andcs	r4, r1, r1, lsr #12
    1050:	ldc	7, cr15, [sl], #-1020	; 0xfffffc04
    1054:	andcc	pc, r5, sl, lsl r8	; <UNPREDICTABLE>
    1058:			; <UNDEFINED> instruction: 0xf0002b02
    105c:	stmdale	r7, {r1, r2, r3, r8, pc}
    1060:	mvnle	r2, r0, lsl #22
    1064:	ldreq	pc, [r8, #2271]	; 0x8df
    1068:			; <UNDEFINED> instruction: 0xf7ff4478
    106c:	strb	lr, [r7, r4, lsl #24]!
    1070:			; <UNDEFINED> instruction: 0xf0402b50
    1074:			; <UNDEFINED> instruction: 0xf8df8107
    1078:	ldrbtmi	r0, [r8], #-1420	; 0xfffffa74
    107c:	bl	ffebf080 <__snprintf_chk@plt+0xffebe758>
    1080:			; <UNDEFINED> instruction: 0x2010e7de
    1084:	bl	fff3f088 <__snprintf_chk@plt+0xfff3e760>
    1088:	strmi	r2, [r6], -r1, lsl #24
    108c:			; <UNDEFINED> instruction: 0xf8dfdd04
    1090:	ldrbtmi	r0, [r8], #-1400	; 0xfffffa88
    1094:	bl	ff73f098 <__snprintf_chk@plt+0xff73e770>
    1098:	tstcs	r0, r0, lsl #6
    109c:	tstls	r1, r5, lsl #4
    10a0:	tstcs	r1, r8, asr #12
    10a4:	strls	r9, [r0], -r3, lsl #8
    10a8:			; <UNDEFINED> instruction: 0xf7ff9302
    10ac:			; <UNDEFINED> instruction: 0x4605ec32
    10b0:	stmdacs	r5, {r3, r5, r8, ip, sp, pc}
    10b4:	tsthi	sl, #0	; <UNPREDICTABLE>
    10b8:			; <UNDEFINED> instruction: 0xf47f2815
    10bc:	blls	1acc1c <__snprintf_chk@plt+0x1ac2f4>
    10c0:	vqrdmulh.s<illegal width 8>	d2, d0, d1
    10c4:	blls	1e1808 <__snprintf_chk@plt+0x1e0ee0>
    10c8:	vqrdmulh.s<illegal width 8>	d2, d0, d1
    10cc:			; <UNDEFINED> instruction: 0xf8df81e4
    10d0:	ldrbtmi	r0, [r8], #-1340	; 0xfffffac4
    10d4:	bl	ff3bf0d8 <__snprintf_chk@plt+0xff3be7b0>
    10d8:			; <UNDEFINED> instruction: 0x07dd7833
    10dc:	andhi	pc, r5, #0, 2
    10e0:	strcs	pc, [ip, #-2271]!	; 0xfffff721
    10e4:			; <UNDEFINED> instruction: 0xf8df447a
    10e8:	andcs	r1, r1, ip, lsr #10
    10ec:			; <UNDEFINED> instruction: 0xf7ff4479
    10f0:	ldmdavc	r3!, {r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    10f4:			; <UNDEFINED> instruction: 0xf1000798
    10f8:			; <UNDEFINED> instruction: 0xf8df81f5
    10fc:	ldrbtmi	r2, [sl], #-1308	; 0xfffffae4
    1100:	ldrne	pc, [r8, #-2271]	; 0xfffff721
    1104:	ldrbtmi	r2, [r9], #-1
    1108:	bl	ff7bf10c <__snprintf_chk@plt+0xff7be7e4>
    110c:	smmlareq	r9, r3, r8, r7
    1110:	mvnhi	pc, r0, lsl #2
    1114:	strcs	pc, [r8, #-2271]	; 0xfffff721
    1118:			; <UNDEFINED> instruction: 0xf8df447a
    111c:	andcs	r1, r1, r8, lsl #10
    1120:			; <UNDEFINED> instruction: 0xf7ff4479
    1124:	ldmdavc	r3!, {r1, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    1128:			; <UNDEFINED> instruction: 0xf100071a
    112c:			; <UNDEFINED> instruction: 0xf8df81d5
    1130:	ldrbtmi	r2, [sl], #-1272	; 0xfffffb08
    1134:	ldrbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1138:	ldrbtmi	r2, [r9], #-1
    113c:	bl	ff13f140 <__snprintf_chk@plt+0xff13e818>
    1140:			; <UNDEFINED> instruction: 0x06db7833
    1144:	bichi	pc, r5, r0, lsl #2
    1148:	strbtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    114c:			; <UNDEFINED> instruction: 0xf8df447a
    1150:	andcs	r1, r1, r4, ror #9
    1154:			; <UNDEFINED> instruction: 0xf7ff4479
    1158:	ldmdavc	r3!, {r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    115c:			; <UNDEFINED> instruction: 0xf100069f
    1160:			; <UNDEFINED> instruction: 0xf8df81b5
    1164:	ldrbtmi	r2, [sl], #-1236	; 0xfffffb2c
    1168:	ldrbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    116c:	ldrbtmi	r2, [r9], #-1
    1170:	bl	feabf174 <__snprintf_chk@plt+0xfeabe84c>
    1174:			; <UNDEFINED> instruction: 0x065d7833
    1178:	bichi	pc, r5, r0, lsl #2
    117c:	strbcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    1180:			; <UNDEFINED> instruction: 0xf8df447a
    1184:	andcs	r1, r1, r0, asr #9
    1188:			; <UNDEFINED> instruction: 0xf7ff4479
    118c:			; <UNDEFINED> instruction: 0xf996eb9e
    1190:	blcs	d198 <__snprintf_chk@plt+0xc870>
    1194:	adcshi	pc, pc, #192, 4
    1198:	strtcs	pc, [ip], #2271	; 0x8df
    119c:			; <UNDEFINED> instruction: 0xf8df447a
    11a0:	andcs	r1, r1, ip, lsr #9
    11a4:			; <UNDEFINED> instruction: 0xf7ff4479
    11a8:	ldmdavc	r3!, {r4, r7, r8, r9, fp, sp, lr, pc}^
    11ac:			; <UNDEFINED> instruction: 0xf10007d8
    11b0:			; <UNDEFINED> instruction: 0xf8df81a7
    11b4:	ldrbtmi	r2, [sl], #-1180	; 0xfffffb64
    11b8:	ldrne	pc, [r8], #2271	; 0x8df
    11bc:	ldrbtmi	r2, [r9], #-1
    11c0:	bl	fe0bf1c4 <__snprintf_chk@plt+0xfe0be89c>
    11c4:			; <UNDEFINED> instruction: 0x07997833
    11c8:	orrshi	pc, r7, r0, lsl #2
    11cc:	strcs	pc, [r8], #2271	; 0x8df
    11d0:			; <UNDEFINED> instruction: 0xf8df447a
    11d4:	andcs	r1, r1, r8, lsl #9
    11d8:			; <UNDEFINED> instruction: 0xf7ff4479
    11dc:	ldmdavc	r3!, {r1, r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    11e0:			; <UNDEFINED> instruction: 0xf100075a
    11e4:			; <UNDEFINED> instruction: 0xf8df8196
    11e8:	ldrbtmi	r2, [sl], #-1144	; 0xfffffb88
    11ec:	ldrbtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    11f0:	ldrbtmi	r2, [r9], #-1
    11f4:	bl	1a3f1f8 <__snprintf_chk@plt+0x1a3e8d0>
    11f8:			; <UNDEFINED> instruction: 0x071b7833
    11fc:	orrhi	pc, r6, r0, lsl #2
    1200:	strbtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1204:			; <UNDEFINED> instruction: 0xf8df447a
    1208:	andcs	r1, r1, r4, ror #8
    120c:			; <UNDEFINED> instruction: 0xf7ff4479
    1210:			; <UNDEFINED> instruction: 0x4630eb5c
    1214:	bl	2bf218 <__snprintf_chk@plt+0x2be8f0>
    1218:			; <UNDEFINED> instruction: 0xf8dfe575
    121c:	strcs	r0, [pc, #-1108]	; dd0 <__snprintf_chk@plt+0x4a8>
    1220:			; <UNDEFINED> instruction: 0xf7ff4478
    1224:	str	lr, [lr], #-2844	; 0xfffff4e4
    1228:			; <UNDEFINED> instruction: 0x4630461a
    122c:			; <UNDEFINED> instruction: 0xf7ff2140
    1230:	strb	lr, [r8, #-2844]!	; 0xfffff4e4
    1234:	ldrtmi	r4, [r0], -r6, asr #4
    1238:	bl	14bf23c <__snprintf_chk@plt+0x14be914>
    123c:			; <UNDEFINED> instruction: 0xf8df4601
    1240:	ldrbtmi	r0, [r8], #-1076	; 0xfffffbcc
    1244:	bl	13f248 <__snprintf_chk@plt+0x13e920>
    1248:			; <UNDEFINED> instruction: 0xf7ff4630
    124c:	strmi	lr, [r5], -r4, asr #22
    1250:	cdp	4, 1, cr14, cr8, cr8, {4}
    1254:	mulcs	r1, r0, sl
    1258:	bl	dbf25c <__snprintf_chk@plt+0xdbe934>
    125c:			; <UNDEFINED> instruction: 0xf8dfe5ed
    1260:	andcs	r1, r1, r8, lsl r4
    1264:			; <UNDEFINED> instruction: 0xf7ff4479
    1268:	strb	lr, [r2, #2864]!	; 0xb30
    126c:	strne	pc, [ip], #-2271	; 0xfffff721
    1270:	ldrbtmi	r2, [r9], #-1
    1274:	bl	a3f278 <__snprintf_chk@plt+0xa3e950>
    1278:	mrc	5, 0, lr, cr8, cr7, {6}
    127c:			; <UNDEFINED> instruction: 0xf7ff0a10
    1280:			; <UNDEFINED> instruction: 0xe6ddeafa
    1284:	beq	fe43caec <__snprintf_chk@plt+0xfe43c1c4>
    1288:	b	ffd3f28c <__snprintf_chk@plt+0xffd3e964>
    128c:			; <UNDEFINED> instruction: 0xf10ae6d8
    1290:			; <UNDEFINED> instruction: 0xf10a36ff
    1294:			; <UNDEFINED> instruction: 0xf8160a3f
    1298:			; <UNDEFINED> instruction: 0xf7ff0f01
    129c:	ldrmi	lr, [r2, #2832]!	; 0xb10
    12a0:	str	sp, [r3, #-505]!	; 0xfffffe07
    12a4:			; <UNDEFINED> instruction: 0x363f1e75
    12a8:	svceq	0x0001f815
    12ac:	bl	1bf2b0 <__snprintf_chk@plt+0x1be988>
    12b0:	mvnsle	r4, lr, lsr #5
    12b4:	mrcne	5, 3, lr, cr5, cr14, {0}
    12b8:			; <UNDEFINED> instruction: 0xf815363f
    12bc:			; <UNDEFINED> instruction: 0xf7ff0f01
    12c0:	adcmi	lr, lr, #1040384	; 0xfe000
    12c4:			; <UNDEFINED> instruction: 0xf1b8d1f9
    12c8:			; <UNDEFINED> instruction: 0xf43f0f00
    12cc:	ldrb	sl, [r1, #-3352]!	; 0xfffff2e8
    12d0:			; <UNDEFINED> instruction: 0x363f1e75
    12d4:	svceq	0x0001f815
    12d8:	b	ffc3f2dc <__snprintf_chk@plt+0xffc3e9b4>
    12dc:	mvnsle	r4, lr, lsr #5
    12e0:	stmibmi	r7!, {r0, r2, r3, r8, sl, sp, lr, pc}^
    12e4:	bmi	ff9d2bbc <__snprintf_chk@plt+0xff9d2294>
    12e8:	ldrbtmi	r4, [r9], #-1566	; 0xfffff9e2
    12ec:	ldrbtmi	r4, [sl], #-1107	; 0xfffffbad
    12f0:	bls	43cb1c <__snprintf_chk@plt+0x43c1f4>
    12f4:	bne	43cb1c <__snprintf_chk@plt+0x43c1f4>
    12f8:	strls	r4, [r5], -r3, ror #19
    12fc:	ldrbtmi	r2, [r9], #-1280	; 0xfffffb00
    1300:	ldrmi	r4, [r1], r6, lsr #12
    1304:	mcr	6, 0, r4, cr8, cr12, {0}
    1308:	ldmdavs	fp!, {r4, r7, r9, fp, ip}^
    130c:	ble	1211d88 <__snprintf_chk@plt+0x1211460>
    1310:	strbmi	r4, [r9], -sl, lsr #12
    1314:			; <UNDEFINED> instruction: 0xf7ff2001
    1318:			; <UNDEFINED> instruction: 0xf814ead8
    131c:	blcs	84ff28 <__snprintf_chk@plt+0x84f600>
    1320:	blcs	877408 <__snprintf_chk@plt+0x876ae0>
    1324:	ldm	pc, {r0, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    1328:	strtcs	pc, [fp], -r3
    132c:	eorscc	r3, r0, r0, lsr r0
    1330:	eorscc	r3, r0, r0, lsr r0
    1334:	eorscc	r3, r0, r0, lsr r0
    1338:	stcne	0, cr3, [r1], #-192	; 0xffffff40
    133c:	eorscc	r3, r0, r0, lsr r0
    1340:	eorscc	r3, r0, r0, lsr r0
    1344:	eorscc	r3, r0, r0, lsr r0
    1348:	tstne	r7, r0, lsr r0
    134c:	ldrbtmi	r4, [r8], #-2255	; 0xfffff731
    1350:	b	fe43f354 <__snprintf_chk@plt+0xfe43ea2c>
    1354:	ldrb	r3, [r8, r1, lsl #10]
    1358:	ldrbtmi	r4, [r8], #-2253	; 0xfffff733
    135c:	b	fe2bf360 <__snprintf_chk@plt+0xfe2bea38>
    1360:	stmiami	ip, {r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    1364:			; <UNDEFINED> instruction: 0xf7ff4478
    1368:	ldrb	lr, [r3, r6, lsl #21]!
    136c:	ldrbtmi	r4, [r8], #-2250	; 0xfffff736
    1370:	b	fe03f374 <__snprintf_chk@plt+0xfe03ea4c>
    1374:	stmiami	r9, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    1378:			; <UNDEFINED> instruction: 0xf7ff4478
    137c:			; <UNDEFINED> instruction: 0xe7e9ea7c
    1380:	ldrbtmi	r4, [r8], #-2247	; 0xfffff739
    1384:	b	1dbf388 <__snprintf_chk@plt+0x1dbea60>
    1388:	cdp	7, 1, cr14, cr8, cr4, {7}
    138c:			; <UNDEFINED> instruction: 0xf7ff0a10
    1390:			; <UNDEFINED> instruction: 0xe7dfea72
    1394:	mvnsle	r2, r0, lsl #23
    1398:	beq	fe43cc00 <__snprintf_chk@plt+0xfe43c2d8>
    139c:	b	1abf3a0 <__snprintf_chk@plt+0x1abea78>
    13a0:			; <UNDEFINED> instruction: 0x4634e7d8
    13a4:	ldmibmi	pc!, {r0, r2, r9, sl, fp, ip, pc}	; <UNPREDICTABLE>
    13a8:	mrc	8, 0, r1, cr9, cr3, {7}
    13ac:	bl	2a7bf4 <__snprintf_chk@plt+0x2a72cc>
    13b0:	ldrbtmi	r0, [r9], #-1283	; 0xfffffafd
    13b4:	movwls	r2, #34304	; 0x8600
    13b8:	ldrtmi	lr, [r2], -r8
    13bc:	blcc	7f418 <__snprintf_chk@plt+0x7eaf0>
    13c0:	tstls	r5, r1
    13c4:	b	fe03f3c8 <__snprintf_chk@plt+0xfe03eaa0>
    13c8:	strcc	r9, [r1], -r5, lsl #18
    13cc:	addsmi	r6, lr, #12255232	; 0xbb0000
    13d0:	ldmibvs	sl!, {r0, r1, r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}
    13d4:	ldrbeq	r9, [r0, r8, lsl #18]
    13d8:			; <UNDEFINED> instruction: 0x460d4419
    13dc:			; <UNDEFINED> instruction: 0xf81ad571
    13e0:	blcs	4d3ec <__snprintf_chk@plt+0x4cac4>
    13e4:	orrhi	pc, sp, r0
    13e8:			; <UNDEFINED> instruction: 0xf0002b80
    13ec:	blcs	21a08 <__snprintf_chk@plt+0x210e0>
    13f0:	orrhi	pc, ip, r0
    13f4:			; <UNDEFINED> instruction: 0x079969bb
    13f8:	bl	2b69e8 <__snprintf_chk@plt+0x2b60c0>
    13fc:	ldmdavc	fp, {r0, r2, r8, r9}^
    1400:			; <UNDEFINED> instruction: 0xf0002b00
    1404:	blcs	61a38 <__snprintf_chk@plt+0x61110>
    1408:	stmiami	r7!, {r0, r1, r8, ip, lr, pc}
    140c:			; <UNDEFINED> instruction: 0xf7ff4478
    1410:	stmibmi	r6!, {r1, r4, r5, r9, fp, sp, lr, pc}
    1414:	stcne	12, cr1, [fp], #440	; 0x1b8
    1418:	ldrbtmi	r4, [r9], #-1110	; 0xfffffbaa
    141c:	movwls	r2, #34048	; 0x8500
    1420:	ldmibvs	sl!, {r0, r1, r2, r3, sp, lr, pc}
    1424:			; <UNDEFINED> instruction: 0xf8162001
    1428:	ldreq	r3, [r2, r1, lsl #30]
    142c:	svclt	0x00069105
    1430:	subcs	r3, r6, #10240	; 0x2800
    1434:	andls	r2, r0, #805306372	; 0x30000004
    1438:	strmi	r4, [r5], #-1578	; 0xfffff9d6
    143c:	b	113f440 <__snprintf_chk@plt+0x113eb18>
    1440:	ldmvs	fp!, {r0, r2, r8, fp, ip, pc}^
    1444:	blle	ffb11ec0 <__snprintf_chk@plt+0xffb11598>
    1448:	bcs	1b938 <__snprintf_chk@plt+0x1b010>
    144c:	cfstrdge	mvd15, [lr], {63}	; 0x3f
    1450:	ldrbmi	r9, [r2], #-2568	; 0xfffff5f8
    1454:	blcs	16fa8 <__snprintf_chk@plt+0x16680>
    1458:	ldmmi	r5, {r1, r2, r3, r4, r6, r8, r9, fp, ip, lr, pc}
    145c:			; <UNDEFINED> instruction: 0xf7ff4478
    1460:	strb	lr, [r3], #-2570	; 0xfffff5f6
    1464:			; <UNDEFINED> instruction: 0x363f1e75
    1468:	svceq	0x0001f815
    146c:	b	9bf470 <__snprintf_chk@plt+0x9beb48>
    1470:	mvnsle	r4, lr, lsr #5
    1474:	ldrtmi	lr, [r0], -r7, asr #8
    1478:	ldmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    147c:			; <UNDEFINED> instruction: 0x4630e43f
    1480:	cmpcs	r0, r1, lsl #4
    1484:	ldmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1488:			; <UNDEFINED> instruction: 0x4650e434
    148c:	cmpcs	r0, r1, lsl #4
    1490:	stmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1494:	ldrtmi	lr, [r0], -sl, lsr #8
    1498:	cmpcs	r0, r1, lsl #4
    149c:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    14a0:			; <UNDEFINED> instruction: 0x4630e431
    14a4:	cmpcs	r0, r1, lsl #4
    14a8:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    14ac:	svceq	0x0000f1b8
    14b0:	cfstrsge	mvf15, [r5], #-252	; 0xffffff04
    14b4:			; <UNDEFINED> instruction: 0x4630e47e
    14b8:	cmpcs	r0, r1, lsl #4
    14bc:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    14c0:	ldmdami	ip!, {r0, r2, r3, r4, sl, sp, lr, pc}^
    14c4:			; <UNDEFINED> instruction: 0xf7ff4478
    14c8:			; <UNDEFINED> instruction: 0xe793e9d6
    14cc:	ldrbtmi	r4, [sl], #-2682	; 0xfffff586
    14d0:	bmi	1ebae00 <__snprintf_chk@plt+0x1eba4d8>
    14d4:			; <UNDEFINED> instruction: 0xe63a447a
    14d8:	ldrbtmi	r4, [sl], #-2681	; 0xfffff587
    14dc:	bmi	1e7ad8c <__snprintf_chk@plt+0x1e7a464>
    14e0:			; <UNDEFINED> instruction: 0xe61a447a
    14e4:	ldrbtmi	r4, [sl], #-2680	; 0xfffff588
    14e8:	bmi	1e3ad18 <__snprintf_chk@plt+0x1e3a3f0>
    14ec:	ldrb	r4, [sl, #1146]!	; 0x47a
    14f0:	ldrbtmi	r4, [r8], #-2167	; 0xfffff789
    14f4:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    14f8:	bmi	1dbb32c <__snprintf_chk@plt+0x1dbaa04>
    14fc:			; <UNDEFINED> instruction: 0xe668447a
    1500:	ldrbtmi	r4, [sl], #-2677	; 0xfffff58b
    1504:	bmi	1d7ae6c <__snprintf_chk@plt+0x1d7a544>
    1508:			; <UNDEFINED> instruction: 0xe63a447a
    150c:	ldrbtmi	r4, [sl], #-2676	; 0xfffff58c
    1510:	bmi	1d3aefc <__snprintf_chk@plt+0x1d3a5d4>
    1514:			; <UNDEFINED> instruction: 0xe669447a
    1518:	ldrbtmi	r4, [r8], #-2163	; 0xfffff78d
    151c:	stmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1520:	bllt	ff93f524 <__snprintf_chk@plt+0xff93ebfc>
    1524:	andeq	r1, r0, ip, lsl #24
    1528:	andeq	r2, r1, lr, lsl #12
    152c:	andeq	r0, r0, r0, lsl #1
    1530:	muleq	r1, r6, r6
    1534:	andeq	r0, r0, r0, lsl #31
    1538:	ldrdeq	r2, [r1], -r8
    153c:	andeq	r0, r0, r4, asr #29
    1540:	andeq	r2, r1, r2, lsl r5
    1544:			; <UNDEFINED> instruction: 0x000011b6
    1548:	andeq	r0, r0, r8, lsl #29
    154c:	andeq	r0, r0, r8, lsl #1
    1550:	andeq	r1, r0, r8, asr #3
    1554:	andeq	r1, r0, ip, ror #3
    1558:	strdeq	r1, [r0], -sl
    155c:	muleq	r0, sl, r9
    1560:	andeq	r1, r0, ip, lsl #19
    1564:	andeq	r1, r0, r8, asr #1
    1568:	andeq	r0, r0, r0, ror #26
    156c:	andeq	r1, r0, r4, lsr r1
    1570:	andeq	r1, r0, r4, lsr #2
    1574:	andeq	r1, r0, r8, lsl #3
    1578:	andeq	r0, r0, r4, lsl #1
    157c:	andeq	r1, r0, lr, asr r1
    1580:	andeq	r1, r0, ip, ror #2
    1584:	andeq	r1, r0, r6, ror r1
    1588:	andeq	r1, r0, r8, lsl #3
    158c:	muleq	r0, sl, r1
    1590:			; <UNDEFINED> instruction: 0x000011b0
    1594:			; <UNDEFINED> instruction: 0x000011be
    1598:	andeq	r1, r0, sl, asr #9
    159c:	strdeq	r1, [r0], -r8
    15a0:	andeq	r1, r0, r6, lsl #10
    15a4:	andeq	r1, r0, r0, ror #9
    15a8:	strdeq	r1, [r0], -r0
    15ac:	strdeq	r1, [r0], -r6
    15b0:	andeq	r1, r0, r0, lsr #10
    15b4:	andeq	r1, r0, sl, lsl #10
    15b8:	ldrdeq	r0, [r0], -r4
    15bc:	andeq	r1, r0, r0, lsl r0
    15c0:	andeq	r1, r0, r8, lsl #12
    15c4:	andeq	r1, r0, ip, lsl #12
    15c8:			; <UNDEFINED> instruction: 0x00000db6
    15cc:	andeq	r0, r0, ip, ror #19
    15d0:	andeq	r1, r0, r2, lsl r2
    15d4:	andeq	r1, r0, r4, asr #4
    15d8:	andeq	r1, r0, r8, asr #4
    15dc:	andeq	r1, r0, r0, asr r2
    15e0:	andeq	r0, r0, lr, lsr #26
    15e4:	andeq	r1, r0, ip, lsl r5
    15e8:	andeq	r0, r0, lr, ror sp
    15ec:	strdeq	r0, [r0], -r2
    15f0:	andeq	r0, r0, r8, lsr #30
    15f4:	strdeq	r0, [r0], -r6
    15f8:	andeq	r0, r0, sl, lsr pc
    15fc:	strdeq	r0, [r0], -lr
    1600:	andeq	r0, r0, r4, asr #29
    1604:	ldrdeq	r0, [r0], -lr
    1608:	andeq	r1, r0, r6, lsr #5
    160c:	andeq	r1, r0, lr, asr #5
    1610:	andeq	r0, r0, r4, lsl #16
    1614:	andeq	r1, r0, r4, asr #5
    1618:	andeq	r0, r0, sl, ror #15
    161c:	andeq	r1, r0, r6, asr #5
    1620:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1624:	andeq	r1, r0, ip, asr #5
    1628:			; <UNDEFINED> instruction: 0x000007b6
    162c:	ldrdeq	r1, [r0], -r2
    1630:	andeq	r0, r0, r4, lsr #15
    1634:	ldrdeq	r1, [r0], -r0
    1638:	andeq	r0, r0, sl, lsl #15
    163c:	andeq	r1, r0, lr, asr #5
    1640:	andeq	r0, r0, r0, ror r7
    1644:	andeq	r1, r0, r8, asr #5
    1648:	andeq	r0, r0, r4, asr r7
    164c:	andeq	r1, r0, r0, asr #5
    1650:	andeq	r0, r0, sl, lsr r7
    1654:			; <UNDEFINED> instruction: 0x000012ba
    1658:	andeq	r0, r0, r0, lsr #14
    165c:			; <UNDEFINED> instruction: 0x000012b4
    1660:	strdeq	r0, [r0], -lr
    1664:	andeq	r1, r0, lr, lsr #5
    1668:	andeq	r0, r0, r4, ror #13
    166c:	andeq	r1, r0, ip, lsr #5
    1670:			; <UNDEFINED> instruction: 0x00000abc
    1674:	andeq	r1, r0, r2, lsr #5
    1678:	strheq	r1, [r0], -r8
    167c:	muleq	r0, lr, r0
    1680:	andeq	r0, r0, lr, ror ip
    1684:	andeq	r0, r0, r2, lsl #25
    1688:	andeq	r0, r0, sl, asr ip
    168c:	muleq	r0, r6, ip
    1690:	andeq	r0, r0, r6, lsl #25
    1694:	andeq	r0, r0, r4, ror #24
    1698:	andeq	r0, r0, r6, asr #24
    169c:	andeq	r0, r0, r8, lsr #24
    16a0:	andeq	r0, r0, sl, lsl #24
    16a4:	andeq	r0, r0, sl, lsr ip
    16a8:			; <UNDEFINED> instruction: 0x00000cb8
    16ac:			; <UNDEFINED> instruction: 0x00000cbe
    16b0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    16b4:	andeq	r0, r0, r4, lsr #23
    16b8:	andeq	r0, r0, lr, lsl r4
    16bc:	andeq	r0, r0, r8, lsl r4
    16c0:	andeq	r0, r0, sl, lsl #8
    16c4:	andeq	r0, r0, r4, lsl #8
    16c8:	strdeq	r0, [r0], -lr
    16cc:	strdeq	r0, [r0], -r8
    16d0:	muleq	r0, sl, fp
    16d4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    16d8:	andeq	r0, r0, sl, ror #7
    16dc:	andeq	r0, r0, r4, ror #7
    16e0:	ldrdeq	r0, [r0], -r6
    16e4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    16e8:	andeq	r0, r0, r2, ror #23
    16ec:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
    16f0:	stmia	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    16f4:	bllt	1ff6f8 <__snprintf_chk@plt+0x1fedd0>
    16f8:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
    16fc:	ldm	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1700:	ldmdami	sl, {r3, r4, r5, r6, r9, sl, sp, lr, pc}
    1704:			; <UNDEFINED> instruction: 0xf7ff4478
    1708:			; <UNDEFINED> instruction: 0xe673e8b6
    170c:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    1710:	ldm	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1714:	bmi	5fb0d4 <__snprintf_chk@plt+0x5fa7ac>
    1718:	strb	r4, [r0, #-1146]	; 0xfffffb86
    171c:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    1720:	stmia	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1724:	ldmdami	r5, {r0, r2, r4, r5, r6, r9, sl, sp, lr, pc}
    1728:			; <UNDEFINED> instruction: 0xf7ff4478
    172c:			; <UNDEFINED> instruction: 0xf1b8e8a4
    1730:			; <UNDEFINED> instruction: 0xf43f0f00
    1734:			; <UNDEFINED> instruction: 0xf7ffaae4
    1738:			; <UNDEFINED> instruction: 0xf7ffbb3d
    173c:	ldmdami	r0, {r2, r7, fp, sp, lr, pc}
    1740:			; <UNDEFINED> instruction: 0xf7ff4478
    1744:			; <UNDEFINED> instruction: 0xf7ffe898
    1748:	strbcs	fp, [r3, #-2773]!	; 0xfffff52b
    174c:	stmiblt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1750:	ldrtmi	r4, [r0], -r6, asr #4
    1754:	stmia	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1758:	stmdami	sl, {r0, r9, sl, lr}
    175c:			; <UNDEFINED> instruction: 0xf7ff4478
    1760:	ldrb	lr, [r1, #-2168]!	; 0xfffff788
    1764:	muleq	r0, r2, ip
    1768:	andeq	r0, r0, sl, asr #18
    176c:	andeq	r0, r0, r4, lsr #18
    1770:	strdeq	r0, [r0], -lr
    1774:	ldrdeq	r0, [r0], -r4
    1778:	andeq	r0, r0, lr, lsl #19
    177c:	andeq	r0, r0, r0, lsr fp
    1780:	andeq	r0, r0, r4, ror #20
    1784:	andeq	r0, r0, r8, lsl #27
    1788:	bleq	3d8cc <__snprintf_chk@plt+0x3cfa4>
    178c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1790:	strbtmi	fp, [sl], -r2, lsl #24
    1794:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1798:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    179c:	ldrmi	sl, [sl], #776	; 0x308
    17a0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    17a4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    17a8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    17ac:			; <UNDEFINED> instruction: 0xf85a4b06
    17b0:	stmdami	r6, {r0, r1, ip, sp}
    17b4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    17b8:	stmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    17bc:	stmia	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    17c0:	andeq	r1, r1, r4, lsr #15
    17c4:	andeq	r0, r0, r4, ror r0
    17c8:	muleq	r0, r0, r0
    17cc:	muleq	r0, r4, r0
    17d0:	ldr	r3, [pc, #20]	; 17ec <__snprintf_chk@plt+0xec4>
    17d4:	ldr	r2, [pc, #20]	; 17f0 <__snprintf_chk@plt+0xec8>
    17d8:	add	r3, pc, r3
    17dc:	ldr	r2, [r3, r2]
    17e0:	cmp	r2, #0
    17e4:	bxeq	lr
    17e8:	b	898 <__gmon_start__@plt>
    17ec:	andeq	r1, r1, r4, lsl #15
    17f0:	andeq	r0, r0, ip, lsl #1
    17f4:	blmi	1d3814 <__snprintf_chk@plt+0x1d2eec>
    17f8:	bmi	1d29e0 <__snprintf_chk@plt+0x1d20b8>
    17fc:	addmi	r4, r3, #2063597568	; 0x7b000000
    1800:	andle	r4, r3, sl, ror r4
    1804:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1808:	ldrmi	fp, [r8, -r3, lsl #2]
    180c:	svclt	0x00004770
    1810:	andeq	r1, r1, ip, asr #17
    1814:	andeq	r1, r1, r8, asr #17
    1818:	andeq	r1, r1, r0, ror #14
    181c:	andeq	r0, r0, ip, ror r0
    1820:	stmdbmi	r9, {r3, fp, lr}
    1824:	bmi	252a0c <__snprintf_chk@plt+0x2520e4>
    1828:	bne	252a14 <__snprintf_chk@plt+0x2520ec>
    182c:	svceq	0x00cb447a
    1830:			; <UNDEFINED> instruction: 0x01a1eb03
    1834:	andle	r1, r3, r9, asr #32
    1838:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    183c:	ldrmi	fp, [r8, -r3, lsl #2]
    1840:	svclt	0x00004770
    1844:	andeq	r1, r1, r0, lsr #17
    1848:	muleq	r1, ip, r8
    184c:	andeq	r1, r1, r4, lsr r7
    1850:	muleq	r0, r8, r0
    1854:	blmi	2aec7c <__snprintf_chk@plt+0x2ae354>
    1858:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    185c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1860:	blmi	26fe14 <__snprintf_chk@plt+0x26f4ec>
    1864:	ldrdlt	r5, [r3, -r3]!
    1868:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    186c:			; <UNDEFINED> instruction: 0xf7fe6818
    1870:			; <UNDEFINED> instruction: 0xf7ffefd8
    1874:	blmi	1c1778 <__snprintf_chk@plt+0x1c0e50>
    1878:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    187c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1880:	andeq	r1, r1, sl, ror #16
    1884:	andeq	r1, r1, r4, lsl #14
    1888:	andeq	r0, r0, r8, ror r0
    188c:	muleq	r1, r6, r7
    1890:	andeq	r1, r1, sl, asr #16
    1894:	svclt	0x0000e7c4
    1898:	mvnsmi	lr, #737280	; 0xb4000
    189c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    18a0:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    18a4:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    18a8:	svc	0x0098f7fe
    18ac:	blne	1d92aa8 <__snprintf_chk@plt+0x1d92180>
    18b0:	strhle	r1, [sl], -r6
    18b4:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    18b8:	svccc	0x0004f855
    18bc:	strbmi	r3, [sl], -r1, lsl #8
    18c0:	ldrtmi	r4, [r8], -r1, asr #12
    18c4:	adcmi	r4, r6, #152, 14	; 0x2600000
    18c8:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    18cc:	svclt	0x000083f8
    18d0:	andeq	r1, r1, lr, lsr #11
    18d4:	andeq	r1, r1, r4, lsr #11
    18d8:	svclt	0x00004770

Disassembly of section .fini:

000018dc <.fini>:
    18dc:	push	{r3, lr}
    18e0:	pop	{r3, pc}
