0.6
2019.2
Nov  6 2019
21:57:16
D:/VivadoProyects/1-SesionGuiada/1-SesionGuiada.sim/sim_1/synth/timing/xsim/testbench_simple_time_synth.v,1588969081,verilog,,,,glbl;logica_simple,,,,,,,,
D:/VivadoProyects/1-SesionGuiada/1-SesionGuiada.srcs/sim_1/new/testbench_simple.sv,1588968986,systemVerilog,,,,testbench_simple,,,,,,,,
D:/VivadoProyects/1-SesionGuiada/1-SesionGuiada.srcs/sources_1/new/cable.sv,1588966083,systemVerilog,,D:/VivadoProyects/1-SesionGuiada/1-SesionGuiada.srcs/sim_1/new/testbench_simple.sv,,cable,,,,,,,,
