[{"DBLP title": "DeCO: A DSP Block Based FPGA Accelerator Overlay with Low Overhead Interconnect.", "DBLP authors": ["Abhishek Kumar Jain", "Xiangwei Li", "Pranjul Singhai", "Douglas L. Maskell", "Suhaib A. Fahmy"], "year": 2016, "MAG papers": [{"PaperId": 2411785910, "PaperTitle": "deco a dsp block based fpga accelerator overlay with low overhead interconnect", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["nanyang technological university", "nanyang technological university", "nanyang technological university", "university of warwick", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "High Performance Instruction Scheduling Circuits for Out-of-Order Soft Processors.", "DBLP authors": ["Henry Wong", "Vaughn Betz", "Jonathan Rose"], "year": 2016, "MAG papers": [{"PaperId": 2516980303, "PaperTitle": "high performance instruction scheduling circuits for out of order soft processors", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of toronto", "university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "GRVI Phalanx: A Massively Parallel RISC-V FPGA Accelerator Accelerator.", "DBLP authors": ["Jan Gray"], "year": 2016, "MAG papers": [{"PaperId": 2418145342, "PaperTitle": "grvi phalanx a massively parallel risc v fpga accelerator accelerator", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "Tinker: Generating Custom Memory Architectures for Altera's OpenCL Compiler.", "DBLP authors": ["Dustin Richmond", "Jeremy Blackstone", "Matthew Hogains", "Kevin Thai", "Ryan Kastner"], "year": 2016, "MAG papers": [{"PaperId": 2516544413, "PaperTitle": "tinker generating custom memory architectures for altera s opencl compiler", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california san diego", "university of california san diego", "university of california san diego", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "The SMEM Seeding Acceleration for DNA Sequence Alignment.", "DBLP authors": ["Mau-Chung Frank Chang", "Yu-Ting Chen", "Jason Cong", "Po-Tsang Huang", "Chun-Liang Kuo", "Cody Hao Yu"], "year": 2016, "MAG papers": [{"PaperId": 2515042543, "PaperTitle": "the smem seeding acceleration for dna sequence alignment", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "fpgaConvNet: A Framework for Mapping Convolutional Neural Networks on FPGAs.", "DBLP authors": ["Stylianos I. Venieris", "Christos-Savvas Bouganis"], "year": 2016, "MAG papers": [{"PaperId": 2513568085, "PaperTitle": "fpgaconvnet a framework for mapping convolutional neural networks on fpgas", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["imperial college london", "imperial college london"]}], "source": "ES"}, {"DBLP title": "Increasing Network Size and Training Throughput of FPGA Restricted Boltzmann Machines Using Dropout.", "DBLP authors": ["Jiang Su", "David B. Thomas", "Peter Y. K. Cheung"], "year": 2016, "MAG papers": [{"PaperId": 2510717548, "PaperTitle": "increasing network size and training throughput of fpga restricted boltzmann machines using dropout", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["imperial college london", "imperial college london", "imperial college london"]}], "source": "ES"}, {"DBLP title": "Two-Hit Filter Synthesis for Genomic Database Search.", "DBLP authors": ["Jordan A. Bradshaw", "Rasha Karakchi", "Jason D. Bakos"], "year": 2016, "MAG papers": [{"PaperId": 2515943999, "PaperTitle": "two hit filter synthesis for genomic database search", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of south carolina", "university of south carolina", "university of south carolina"]}], "source": "ES"}, {"DBLP title": "KAPow: A System Identification Approach to Online Per-Module Power Estimation in FPGA Designs.", "DBLP authors": ["Eddie Hung", "James J. Davis", "Joshua M. Levine", "Edward A. Stott", "Peter Y. K. Cheung", "George A. Constantinides"], "year": 2016, "MAG papers": [{"PaperId": 2516313607, "PaperTitle": "kapow a system identification approach to online per module power estimation in fpga designs", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["imperial college london", "imperial college london", "imperial college london", "imperial college london", "imperial college london", "imperial college london"]}], "source": "ES"}, {"DBLP title": "SynADT: Dynamic Data Structures in High Level Synthesis.", "DBLP authors": ["Zeping Xue", "David B. Thomas"], "year": 2016, "MAG papers": [{"PaperId": 2515747181, "PaperTitle": "synadt dynamic data structures in high level synthesis", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["imperial college london", "imperial college london"]}], "source": "ES"}, {"DBLP title": "Loop Splitting for Efficient Pipelining in High-Level Synthesis.", "DBLP authors": ["Junyi Liu", "John Wickerson", "George A. Constantinides"], "year": 2016, "MAG papers": [{"PaperId": 2507391457, "PaperTitle": "loop splitting for efficient pipelining in high level synthesis", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["imperial college london", "imperial college london", "imperial college london"]}], "source": "ES"}, {"DBLP title": "Improving Classification Accuracy of a Machine Learning Approach for FPGA Timing Closure.", "DBLP authors": ["Que Yanghua", "Nachiket Kapre", "Harnhua Ng", "Kirvy Teo"], "year": 2016, "MAG papers": [{"PaperId": 2512252247, "PaperTitle": "improving classification accuracy of a machine learning approach for fpga timing closure", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["nanyang technological university", null, null, "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "Knowledge Transfer in Automatic Optimisation of Reconfigurable Designs.", "DBLP authors": ["Maciej Kurek", "Marc Peter Deisenroth", "Wayne Luk", "Timothy John Todman"], "year": 2016, "MAG papers": [{"PaperId": 2516639685, "PaperTitle": "knowledge transfer in automatic optimisation of reconfigurable designs", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["imperial college london", "imperial college london", "imperial college london", "imperial college london"]}], "source": "ES"}, {"DBLP title": "Reconfiguration Control Networks for TMR Systems with Module-Based Recovery.", "DBLP authors": ["Dimitris Agiakatsikas", "Nguyen T. H. Nguyen", "Zhuoran Zhao", "Tong Wu", "Ediz Cetin", "Oliver Diessel", "Lingkan Gong"], "year": 2016, "MAG papers": [{"PaperId": 2511973314, "PaperTitle": "reconfiguration control networks for tmr systems with module based recovery", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of new south wales", "university of new south wales", "university of new south wales", "university of new south wales", "university of new south wales", "university of new south wales", "university of new south wales"]}], "source": "ES"}, {"DBLP title": "Parallel Hardware Merge Sorter.", "DBLP authors": ["Wei Song", "Dirk Koch", "Mikel Luj\u00e1n", "Jim D. Garside"], "year": 2016, "MAG papers": [{"PaperId": 2508353373, "PaperTitle": "parallel hardware merge sorter", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of cambridge", "university of manchester", "university of manchester", "university of manchester"]}], "source": "ES"}, {"DBLP title": "High-Throughput and Energy-Efficient Graph Processing on FPGA.", "DBLP authors": ["Shijie Zhou", "Charalampos Chelmis", "Viktor K. Prasanna"], "year": 2016, "MAG papers": [{"PaperId": 2508029414, "PaperTitle": "high throughput and energy efficient graph processing on fpga", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of southern california", "university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Continuous Online Self-Monitoring Introspection Circuitry for Timing Repair by Incremental Partial-Reconfiguration (COSMIC TRIP).", "DBLP authors": ["Hans Giesen", "Benjamin Gojman", "Raphael Rubin", "Ji Kim", "Andr\u00e9 DeHon"], "year": 2016, "MAG papers": [{"PaperId": 2515582691, "PaperTitle": "continuous online self monitoring introspection circuitry for timing repair by incremental partial reconfiguration cosmic trip", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of pennsylvania", "university of pennsylvania", "university of pennsylvania", "university of pennsylvania", "university of pennsylvania"]}], "source": "ES"}, {"DBLP title": "Sectors: Divide & Conquer and Softwarization in the Design and Validation of the Stratix\u00ae 10 FPGA.", "DBLP authors": ["Dana L. How", "Sean Atsatt"], "year": 2016, "MAG papers": [{"PaperTitle": "sectors divide conquer and softwarization in the design and validation of the stratix 10 fpga", "PaperId": 2515185293, "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null], "Authors": [2710555243, 2628832660]}], "source": "MAG"}, {"DBLP title": "AutoSLIDE: Automatic Source-Level Instrumentation and Debugging for HLS.", "DBLP authors": ["Liwei Yang", "Swathi T. Gurumani", "Deming Chen", "Kyle Rupnow"], "year": 2016, "MAG papers": [{"PaperId": 2509561326, "PaperTitle": "autoslide automatic source level instrumentation and debugging for hls", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of illinois at urbana champaign", null, null, "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "Cost Effective Partial Scan for Hardware Emulation.", "DBLP authors": ["Tao Li", "Qiang Liu"], "year": 2016, "MAG papers": [{"PaperId": 2511883446, "PaperTitle": "cost effective partial scan for hardware emulation", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["tianjin university", "tianjin university"]}], "source": "ES"}, {"DBLP title": "A Multi-ported Memory Compiler Utilizing True Dual-Port BRAMs.", "DBLP authors": ["Ameer M. S. Abdelhadi", "Guy G. F. Lemieux"], "year": 2016, "MAG papers": [{"PaperId": 2517118997, "PaperTitle": "a multi ported memory compiler utilizing true dual port brams", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of british columbia", "university of british columbia"]}], "source": "ES"}, {"DBLP title": "P4-to-VHDL: Automatic Generation of 100 Gbps Packet Parsers.", "DBLP authors": ["Pavel Ben\u00e1cek", "Viktor Pus", "Hana Kub\u00e1tov\u00e1"], "year": 2016, "MAG papers": [{"PaperId": 2510309737, "PaperTitle": "p4 to vhdl automatic generation of 100 gbps packet parsers", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": [null, "cesnet", "cesnet"]}], "source": "ES"}, {"DBLP title": "Marathon: Statically-Scheduled Conflict-Free Routing on FPGA Overlay NoCs.", "DBLP authors": ["Nachiket Kapre"], "year": 2016, "MAG papers": [{"PaperId": 2517095463, "PaperTitle": "marathon statically scheduled conflict free routing on fpga overlay nocs", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["nanyang technological university"]}], "source": "ES"}, {"DBLP title": "Parallelizing FPGA Technology Mapping through Partitioning.", "DBLP authors": ["Chuyu Shen", "Zili Lin", "Ping Fan", "Xianglong Meng", "Weikang Qian"], "year": 2016, "MAG papers": [{"PaperId": 2511790296, "PaperTitle": "parallelizing fpga technology mapping through partitioning", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["shanghai jiao tong university", null, "shanghai jiao tong university", null, "shanghai jiao tong university"]}], "source": "ES"}, {"DBLP title": "Online Bandwidth Reduction Using Dynamic Partial Reconfiguration.", "DBLP authors": ["Seyyed Mahdi Najmabadi", "Zhe Wang", "Yousef Baroud", "Sven Simon"], "year": 2016, "MAG papers": [{"PaperId": 2516439245, "PaperTitle": "online bandwidth reduction using dynamic partial reconfiguration", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of stuttgart", "university of stuttgart", "university of stuttgart", "university of stuttgart"]}], "source": "ES"}, {"DBLP title": "Energy Efficiency of Full Pipelining: A Case Study for Matrix Multiplication.", "DBLP authors": ["Peipei Zhou", "Hyunseok Park", "Zhenman Fang", "Jason Cong", "Andr\u00e9 DeHon"], "year": 2016, "MAG papers": [{"PaperId": 2512527800, "PaperTitle": "energy efficiency of full pipelining a case study for matrix multiplication", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of pennsylvania", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Spatial Predicates Evaluation in the Geohash Domain Using Reconfigurable Hardware.", "DBLP authors": ["Dajung Lee", "Roger Moussalli", "Sameh W. Asaad", "Mudhakar Srivatsa"], "year": 2016, "MAG papers": [{"PaperId": 2516642265, "PaperTitle": "spatial predicates evaluation in the geohash domain using reconfigurable hardware", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "A Content Adapted FPGA Memory Architecture with Pattern Recognition Capability for L1 Track Triggering in the LHC Environment.", "DBLP authors": ["Tanja Harbaum", "Mahmoud Seboui", "Matthias Balzer", "J\u00fcrgen Becker", "Marc Weber"], "year": 2016, "MAG papers": [{"PaperId": 2513508646, "PaperTitle": "a content adapted fpga memory architecture with pattern recognition capability for l1 track triggering in the lhc environment", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology", null, "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "FPGA-Accelerated Particle-Grid Mapping.", "DBLP authors": ["Ahmed Sanaullah", "Arash Khoshparvar", "Martin C. Herbordt"], "year": 2016, "MAG papers": [{"PaperId": 2516534677, "PaperTitle": "fpga accelerated particle grid mapping", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["boston university", "boston university", "boston university"]}], "source": "ES"}, {"DBLP title": "Runtime Parameterizable Regular Expression Operators for Databases.", "DBLP authors": ["Zsolt Istv\u00e1n", "David Sidler", "Gustavo Alonso"], "year": 2016, "MAG papers": [{"PaperId": 2507744471, "PaperTitle": "runtime parameterizable regular expression operators for databases", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["eth zurich", "eth zurich", "eth zurich"]}], "source": "ES"}, {"DBLP title": "Accelerating Equi-Join on a CPU-FPGA Heterogeneous Platform.", "DBLP authors": ["Ren Chen", "Viktor K. Prasanna"], "year": 2016, "MAG papers": [{"PaperId": 2508516675, "PaperTitle": "accelerating equi join on a cpu fpga heterogeneous platform", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of southern california", "university of southern california"]}], "source": "ES"}]