Balakrishnan, M., Majumdar, A., Banerji, D., Linders, J., and Majithia, J. 1988. Allocation of multiport memories in data path synthesis. IEEE Trans. Comput.-Aided Des. CAD-7, 4 (April), 536--540.
Banerjee, U., Eigenmann, R., Nicolau, A., and Padua, D. 1993. Automatic program parallelisation. Proc. IEEE 81, 2 (Feb.), 211--243 (invited paper).
Belady, L. 1966. A study of replacement algorithms for a virtual-storage computer. IBM Syst. J. 5, 6, 78--101.
Luca Benini , Alberto Macii , Massimo Poncino, A recursive algorithm for low-power memory partitioning, Proceedings of the 2000 international symposium on Low power electronics and design, p.78-83, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344518]
Catthoor, F., Danckaert, K., Kulkarni, C., Brockmeyer, E., Kjeldsberg, P., Van Achteren, T., and Omnes, T. 2002. Data Access and Storage Management for Embedded Programmable Processors. Kluwer Academic Publishers, Boston, MA.
Francky Catthoor , Eddy de Greef , Sven Suytack, Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design, Kluwer Academic Publishers, Norwell, MA, 1998
Deklerck, R., Cornelis, J., and Bister, M. 1993. Segmentation of medical images. Image Vision Comput. J. 11, 8 (Oct.), 486--503.
J. Ph. Diguet , S. Wuytack , F. Catthoor , H. De Man, Formalized methodology for data reuse exploration in hierarchical memory mappings, Proceedings of the 1997 international symposium on Low power electronics and design, p.30-35, August 18-20, 1997, Monterey, California, USA[doi>10.1145/263272.263278]
Dennis Gannon , William Jalby , Kyle Gallivan, Strategies for cache and local memory management by global program transformation, Journal of Parallel and Distributed Computing, v.5 n.5, p.587-616, October 1988[doi>10.1016/0743-7315(88)90014-7]
Mark Donald Hill , Alan Jay Smith, Aspects of cache memory and instruction buffer performance, University of California, Berkeley, 1987
Bruce L. Jacob , Peter M. Chen , Seth R. Silverman , Trevor N. Mudge, An Analytical Model for Designing Memory Hierarchies, IEEE Transactions on Computers, v.45 n.10, p.1180-1194, October 1996[doi>10.1109/12.543711]
Mahmut Kandemir , J. Ramanujam , Alok Choudhary, Improving Cache Locality by a Combination of Loop and Data Transformations, IEEE Transactions on Computers, v.48 n.2, p.159-167, February 1999[doi>10.1109/12.752657]
M. Kandemir , J. Ramanujam , J. Irwin , N. Vijaykrishnan , I. Kadayif , A. Parikh, Dynamic management of scratch-pad memory space, Proceedings of the 38th annual Design Automation Conference, p.690-695, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379049]
Kamal S. Khouri , Ganesh Lakshminarayana , Niraj K. Jha, Memory binding for performance optimization of control-flow intensive behaviors, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.482-488, November 07-11, 1999, San Jose, California, USA
D. J. Kolson , A. Nicolau , N. Dutt, Elimination of redundant memory traffic in high-level synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.11, p.1354-1364, November 2006[doi>10.1109/43.543768]
Komarek, T. and Pirsch, P. 1989. Array architectures for block matching algorithms. IEEE Trans. Circ. Syst. 36, 10, 1301--1308.
Kulkarni, D. and Stumm, M. 1994. Linear loop transformations in optimizing compilers for parallel machines. Tech. Rep., Computer Systems Research Institute, University of Toronto, Toronto, Ont., Canada.
Lishing Liu, Issues in Multi-Level Cache Designs, Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, p.46-52, October 10-12, 1994
Kathryn S. McKinley , Steve Carr , Chau-Wen Tseng, Improving data locality with loop transformations, ACM Transactions on Programming Languages and Systems (TOPLAS), v.18 n.4, p.424-453, July 1996[doi>10.1145/233561.233564]
Nachtergaele, L., Catthoor, F., Kapoor, B., Moolenaar, D., and Janssen, S. 1996. Low power storage exploration for h.263 video decoder. In IEEE Workshop on VLSI Signal Processing (Monterey, CA). Also in: 1996. VLSI Signal Processing IX, W. Burleson, K. Konstantinides, and T. Meng, eds. IEEE Press, Los Alamitos, CA, 116--125.
Preeti Ranjan Panda , Nikil D. Dutt , Alexandru Nicolau, Memory Organization for Improved Data Cache Performance in Embedded Processors, Proceedings of the 9th international symposium on System synthesis, p.90, November 06-08, 1996
Preeti Ranjan Panda , Alexandru Nicolau , Nikil Dutt, Memory Issues in Embedded Systems-on-Chip: Optimizations and Exploration, Kluwer Academic Publishers, Norwell, MA, 1998
David A. Patterson , John L. Hennessy, Computer architecture: a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1990
S. Prybylski , M. Horowitz , J. Hennessy, Performance tradeoffs in cache design, Proceedings of the 15th Annual International Symposium on Computer architecture, p.290-298, May 30-June 02, 1988, Honolulu, Hawaii, USA
J. A. Robinson, Efficient general-purpose image compression with binary tree predictive coding, IEEE Transactions on Image Processing, v.6 n.4, p.601-608, April 1997[doi>10.1109/83.563325]
Herman Schmit , Donald E. Thomas, Synthesis of application-specific memory designs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.1, p.101-111, March 1997[doi>10.1109/92.555990]
Shiue, W.-T., Tadas, S., and Chakrabarti, C. 2000. Low power multi-module, multi-port memory design for embedded systems. In IEEE Workshop on Signal Processing Systems (SIPS, Lafayette LA). 529--538.
Stephen M. Smith , J. Michael Brady, SUSAN—A New Approach to Low Level Image Processing, International Journal of Computer Vision, v.23 n.1, p.45-78, May 1997[doi>10.1023/A:1007963824710]
Soudris, D., Zervas, N., Argyriou, A., Dasygenis, M., Tatas, K., Goutis, C., and Thanailakis, A. 2000. Data reuse and perallel embedded architectures for low power, real-time multimedia applications. In IEEE Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS, Goettingen, Germany). 343--354.
Van Achteren, T., Adé, M., Lauwereins, R., Proesmans, M., Van Gool, L., Bormans, J., and Catthoor, F. 2000a. Transformations of a 3d image reconstruction algorithm for data transfer and storage optimisation. Des. Automat. Embedded Syst. 5, 3, 313--327.
T. Van Achteren , G. Deconinck , F. Catthoor , R. Lauwereins, Data Reuse Exploration Techniques for Loop-Dominated Applications, Proceedings of the conference on Design, automation and test in Europe, p.428, March 04-08, 2002
Tanja Van Achteren , Rudy Lauwereins , Francky Catthoor, Systematic data reuse exploration methodology for irregular access patterns, Proceedings of the 13th international symposium on System synthesis, September 20-22, 2000, Madrid, Spain[doi>10.1145/501790.501816]
Wuytack, S., Catthoor, F., Franssen, F., Nachtergaele, L., and De Man, H. 1994. Global communication and memory optimizing transformations for low power systems. In IEEE International Workshop on Low Power Design (Napa CA). 203--208.
Ying Zhao , Sharad Malik, Exact memory size estimation for array computations without loop unrolling, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.811-816, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.310074]
