 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : top
Version: S-2021.06
Date   : Fri Apr 29 17:04:01 2022
****************************************

Operating Conditions: NCCOM   Library: tcbn45gsbwptc
Wire Load Model Mode: segmented

  Startpoint: dnn_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dnn_state_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dnn_state_reg[2]/CP (DFCNQD1BWP)         0.00       0.00 r
  dnn_state_reg[2]/Q (DFCNQD1BWP)          0.06       0.06 r
  U5442/Z (CKBD0BWP)                       0.03       0.09 r
  U5441/ZN (NR2XD0BWP)                     0.02       0.11 f
  U5440/Z (CKBD1BWP)                       0.02       0.13 f
  U5439/Z (CKBD1BWP)                       0.02       0.15 f
  U5438/Z (CKBD1BWP)                       0.02       0.17 f
  dnn_state_reg[1]/D (DFCNQD1BWP)          0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  dnn_state_reg[1]/CP (DFCNQD1BWP)         0.00       0.15 r
  library hold time                        0.02       0.17
  data required time                                  0.17
  -----------------------------------------------------------
  data required time                                  0.17
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


  Startpoint: node2/y4_relu_p4_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul1_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node2/y4_relu_p4_reg[0]/CP (DFKCNQD1BWP)                0.00       0.00 r
  node2/y4_relu_p4_reg[0]/Q (DFKCNQD1BWP)                 0.05       0.05 r
  U4780/Z (XOR2D1BWP)                                     0.03       0.08 r
  U5534/ZN (OAI22D2BWP)                                   0.03       0.12 f
  U5533/Z (BUFFD0BWP)                                     0.04       0.15 f
  node0/mul1_out_reg[0]/CN (DFKCNQD1BWP)                  0.00       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node0/mul1_out_reg[0]/CP (DFKCNQD1BWP)                  0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node2/y5_relu_p4_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul2_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node2/y5_relu_p4_reg[0]/CP (DFKCNQD1BWP)                0.00       0.00 r
  node2/y5_relu_p4_reg[0]/Q (DFKCNQD1BWP)                 0.05       0.05 r
  U4806/Z (XOR2D1BWP)                                     0.03       0.08 r
  U5532/ZN (OAI22D2BWP)                                   0.03       0.12 f
  U5531/Z (BUFFD0BWP)                                     0.04       0.15 f
  node0/mul2_out_reg[0]/CN (DFKCNQD1BWP)                  0.00       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node0/mul2_out_reg[0]/CP (DFKCNQD1BWP)                  0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node2/y7_relu_p4_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul4_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node2/y7_relu_p4_reg[0]/CP (DFKCNQD1BWP)                0.00       0.00 r
  node2/y7_relu_p4_reg[0]/Q (DFKCNQD1BWP)                 0.05       0.05 r
  U4692/Z (XOR2D1BWP)                                     0.03       0.08 r
  U5530/ZN (OAI22D2BWP)                                   0.03       0.12 f
  U5529/Z (BUFFD0BWP)                                     0.04       0.15 f
  node0/mul4_out_reg[0]/CN (DFKCNQD1BWP)                  0.00       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node0/mul4_out_reg[0]/CP (DFKCNQD1BWP)                  0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node2/y6_relu_p4_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul3_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node2/y6_relu_p4_reg[0]/CP (DFKCNQD1BWP)                0.00       0.00 r
  node2/y6_relu_p4_reg[0]/Q (DFKCNQD1BWP)                 0.05       0.05 r
  U4749/Z (XOR2D1BWP)                                     0.03       0.08 r
  U5536/ZN (OAI22D2BWP)                                   0.03       0.12 f
  U5535/Z (BUFFD0BWP)                                     0.04       0.15 f
  node0/mul3_out_reg[0]/CN (DFKCNQD1BWP)                  0.00       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node0/mul3_out_reg[0]/CP (DFKCNQD1BWP)                  0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node2/y5_relu_p4_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul6_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node2/y5_relu_p4_reg[0]/CP (DFKCNQD1BWP)                0.00       0.00 r
  node2/y5_relu_p4_reg[0]/Q (DFKCNQD1BWP)                 0.05       0.05 r
  U4806/Z (XOR2D1BWP)                                     0.03       0.08 r
  U5532/ZN (OAI22D2BWP)                                   0.03       0.12 f
  U5531/Z (BUFFD0BWP)                                     0.04       0.15 f
  node0/mul6_out_reg[0]/CN (DFKCNQD1BWP)                  0.00       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node0/mul6_out_reg[0]/CP (DFKCNQD1BWP)                  0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node2/y7_relu_p4_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul8_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node2/y7_relu_p4_reg[0]/CP (DFKCNQD1BWP)                0.00       0.00 r
  node2/y7_relu_p4_reg[0]/Q (DFKCNQD1BWP)                 0.05       0.05 r
  U4692/Z (XOR2D1BWP)                                     0.03       0.08 r
  U5530/ZN (OAI22D2BWP)                                   0.03       0.12 f
  U5529/Z (BUFFD0BWP)                                     0.04       0.15 f
  node0/mul8_out_reg[0]/CN (DFKCNQD1BWP)                  0.00       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node0/mul8_out_reg[0]/CP (DFKCNQD1BWP)                  0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node2/y6_relu_p4_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul7_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node2/y6_relu_p4_reg[0]/CP (DFKCNQD1BWP)                0.00       0.00 r
  node2/y6_relu_p4_reg[0]/Q (DFKCNQD1BWP)                 0.05       0.05 r
  U4749/Z (XOR2D1BWP)                                     0.03       0.08 r
  U5536/ZN (OAI22D2BWP)                                   0.03       0.12 f
  U5535/Z (BUFFD0BWP)                                     0.04       0.15 f
  node0/mul7_out_reg[0]/CN (DFKCNQD1BWP)                  0.00       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node0/mul7_out_reg[0]/CP (DFKCNQD1BWP)                  0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node2/y4_relu_p4_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul5_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node2/y4_relu_p4_reg[0]/CP (DFKCNQD1BWP)                0.00       0.00 r
  node2/y4_relu_p4_reg[0]/Q (DFKCNQD1BWP)                 0.05       0.05 r
  U4780/Z (XOR2D1BWP)                                     0.03       0.08 r
  U5534/ZN (OAI22D2BWP)                                   0.03       0.12 f
  U5533/Z (BUFFD0BWP)                                     0.04       0.15 f
  node0/mul5_out_reg[0]/CN (DFKCNQD1BWP)                  0.00       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node0/mul5_out_reg[0]/CP (DFKCNQD1BWP)                  0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node3/y4_relu_p4_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node3/mul1_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node3/y4_relu_p4_reg[0]/CP (DFKCNQD1BWP)                0.00       0.00 r
  node3/y4_relu_p4_reg[0]/Q (DFKCNQD1BWP)                 0.06       0.06 r
  U1481/Z (XOR2D1BWP)                                     0.03       0.09 r
  U5559/ZN (OAI22D2BWP)                                   0.03       0.13 f
  U5560/Z (CKBD1BWP)                                      0.03       0.16 f
  node3/mul1_out_reg[0]/D (DFKCNQD1BWP)                   0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node3/mul1_out_reg[0]/CP (DFKCNQD1BWP)                  0.00       0.15 r
  library hold time                                       0.01       0.16
  data required time                                                 0.16
  --------------------------------------------------------------------------
  data required time                                                 0.16
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node3/y7_relu_p4_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node3/mul4_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node3/y7_relu_p4_reg[0]/CP (DFKCNQD1BWP)                0.00       0.00 r
  node3/y7_relu_p4_reg[0]/Q (DFKCNQD1BWP)                 0.06       0.06 r
  U1397/Z (XOR2D1BWP)                                     0.03       0.09 r
  U5555/ZN (OAI22D2BWP)                                   0.03       0.13 f
  U5556/Z (CKBD1BWP)                                      0.03       0.16 f
  node3/mul4_out_reg[0]/D (DFKCNQD1BWP)                   0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node3/mul4_out_reg[0]/CP (DFKCNQD1BWP)                  0.00       0.15 r
  library hold time                                       0.01       0.16
  data required time                                                 0.16
  --------------------------------------------------------------------------
  data required time                                                 0.16
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node3/y6_relu_p4_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node3/mul3_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node3/y6_relu_p4_reg[0]/CP (DFKCNQD1BWP)                0.00       0.00 r
  node3/y6_relu_p4_reg[0]/Q (DFKCNQD1BWP)                 0.06       0.06 r
  U1451/Z (XOR2D1BWP)                                     0.03       0.09 r
  U5557/ZN (OAI22D2BWP)                                   0.03       0.13 f
  U5558/Z (CKBD1BWP)                                      0.03       0.16 f
  node3/mul3_out_reg[0]/D (DFKCNQD1BWP)                   0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node3/mul3_out_reg[0]/CP (DFKCNQD1BWP)                  0.00       0.15 r
  library hold time                                       0.01       0.16
  data required time                                                 0.16
  --------------------------------------------------------------------------
  data required time                                                 0.16
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node3/y5_relu_p4_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node3/mul2_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node3/y5_relu_p4_reg[0]/CP (DFKCNQD1BWP)                0.00       0.00 r
  node3/y5_relu_p4_reg[0]/Q (DFKCNQD1BWP)                 0.06       0.06 r
  U1505/Z (XOR2D1BWP)                                     0.03       0.09 r
  U5553/ZN (OAI22D2BWP)                                   0.03       0.13 f
  U5554/Z (CKBD1BWP)                                      0.03       0.16 f
  node3/mul2_out_reg[0]/D (DFKCNQD1BWP)                   0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node3/mul2_out_reg[0]/CP (DFKCNQD1BWP)                  0.00       0.15 r
  library hold time                                       0.01       0.16
  data required time                                                 0.16
  --------------------------------------------------------------------------
  data required time                                                 0.16
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node3/y5_relu_p4_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node3/mul6_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node3/y5_relu_p4_reg[0]/CP (DFKCNQD1BWP)                0.00       0.00 r
  node3/y5_relu_p4_reg[0]/Q (DFKCNQD1BWP)                 0.06       0.06 r
  U1505/Z (XOR2D1BWP)                                     0.03       0.09 r
  U5553/ZN (OAI22D2BWP)                                   0.03       0.13 f
  U5554/Z (CKBD1BWP)                                      0.03       0.16 f
  node3/mul6_out_reg[0]/D (DFKCNQD1BWP)                   0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node3/mul6_out_reg[0]/CP (DFKCNQD1BWP)                  0.00       0.15 r
  library hold time                                       0.01       0.16
  data required time                                                 0.16
  --------------------------------------------------------------------------
  data required time                                                 0.16
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node3/y7_relu_p4_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node3/mul8_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node3/y7_relu_p4_reg[0]/CP (DFKCNQD1BWP)                0.00       0.00 r
  node3/y7_relu_p4_reg[0]/Q (DFKCNQD1BWP)                 0.06       0.06 r
  U1397/Z (XOR2D1BWP)                                     0.03       0.09 r
  U5555/ZN (OAI22D2BWP)                                   0.03       0.13 f
  U5556/Z (CKBD1BWP)                                      0.03       0.16 f
  node3/mul8_out_reg[0]/D (DFKCNQD1BWP)                   0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node3/mul8_out_reg[0]/CP (DFKCNQD1BWP)                  0.00       0.15 r
  library hold time                                       0.01       0.16
  data required time                                                 0.16
  --------------------------------------------------------------------------
  data required time                                                 0.16
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node3/y6_relu_p4_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node3/mul7_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node3/y6_relu_p4_reg[0]/CP (DFKCNQD1BWP)                0.00       0.00 r
  node3/y6_relu_p4_reg[0]/Q (DFKCNQD1BWP)                 0.06       0.06 r
  U1451/Z (XOR2D1BWP)                                     0.03       0.09 r
  U5557/ZN (OAI22D2BWP)                                   0.03       0.13 f
  U5558/Z (CKBD1BWP)                                      0.03       0.16 f
  node3/mul7_out_reg[0]/D (DFKCNQD1BWP)                   0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node3/mul7_out_reg[0]/CP (DFKCNQD1BWP)                  0.00       0.15 r
  library hold time                                       0.01       0.16
  data required time                                                 0.16
  --------------------------------------------------------------------------
  data required time                                                 0.16
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node3/y4_relu_p4_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node3/mul5_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node3/y4_relu_p4_reg[0]/CP (DFKCNQD1BWP)                0.00       0.00 r
  node3/y4_relu_p4_reg[0]/Q (DFKCNQD1BWP)                 0.06       0.06 r
  U1481/Z (XOR2D1BWP)                                     0.03       0.09 r
  U5559/ZN (OAI22D2BWP)                                   0.03       0.13 f
  U5560/Z (CKBD1BWP)                                      0.03       0.16 f
  node3/mul5_out_reg[0]/D (DFKCNQD1BWP)                   0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node3/mul5_out_reg[0]/CP (DFKCNQD1BWP)                  0.00       0.15 r
  library hold time                                       0.01       0.16
  data required time                                                 0.16
  --------------------------------------------------------------------------
  data required time                                                 0.16
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node3/y4_relu_p4_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node2/mul1_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node3/y4_relu_p4_reg[0]/CP (DFKCNQD1BWP)                0.00       0.00 r
  node3/y4_relu_p4_reg[0]/Q (DFKCNQD1BWP)                 0.06       0.06 r
  U2571/Z (XOR2D1BWP)                                     0.03       0.09 r
  U5543/ZN (OAI22D2BWP)                                   0.03       0.13 f
  U5544/Z (CKBD1BWP)                                      0.03       0.16 f
  node2/mul1_out_reg[0]/CN (DFKCNQD1BWP)                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node2/mul1_out_reg[0]/CP (DFKCNQD1BWP)                  0.00       0.15 r
  library hold time                                       0.01       0.16
  data required time                                                 0.16
  --------------------------------------------------------------------------
  data required time                                                 0.16
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node3/y5_relu_p4_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node2/mul2_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node3/y5_relu_p4_reg[0]/CP (DFKCNQD1BWP)                0.00       0.00 r
  node3/y5_relu_p4_reg[0]/Q (DFKCNQD1BWP)                 0.06       0.06 r
  U2595/Z (XOR2D1BWP)                                     0.03       0.09 r
  U5537/ZN (OAI22D2BWP)                                   0.03       0.13 f
  U5538/Z (CKBD1BWP)                                      0.03       0.16 f
  node2/mul2_out_reg[0]/CN (DFKCNQD1BWP)                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node2/mul2_out_reg[0]/CP (DFKCNQD1BWP)                  0.00       0.15 r
  library hold time                                       0.01       0.16
  data required time                                                 0.16
  --------------------------------------------------------------------------
  data required time                                                 0.16
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node3/y6_relu_p4_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node2/mul3_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node3/y6_relu_p4_reg[0]/CP (DFKCNQD1BWP)                0.00       0.00 r
  node3/y6_relu_p4_reg[0]/Q (DFKCNQD1BWP)                 0.06       0.06 r
  U2541/Z (XOR2D1BWP)                                     0.03       0.09 r
  U5545/ZN (OAI22D2BWP)                                   0.03       0.13 f
  U5546/Z (CKBD1BWP)                                      0.03       0.16 f
  node2/mul3_out_reg[0]/CN (DFKCNQD1BWP)                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  node2/mul3_out_reg[0]/CP (DFKCNQD1BWP)                  0.00       0.15 r
  library hold time                                       0.01       0.16
  data required time                                                 0.16
  --------------------------------------------------------------------------
  data required time                                                 0.16
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
