{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1469070105964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1469070105969 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 21 00:01:45 2016 " "Processing started: Thu Jul 21 00:01:45 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1469070105969 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469070105969 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROCESSADOR_DIDATICO -c PROCESSADOR_DIDATICO " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROCESSADOR_DIDATICO -c PROCESSADOR_DIDATICO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469070105969 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1469070106329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador_didatico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador_didatico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROCESSADOR_DIDATICO-arq " "Found design unit 1: PROCESSADOR_DIDATICO-arq" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469070124431 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROCESSADOR_DIDATICO " "Found entity 1: PROCESSADOR_DIDATICO" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469070124431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469070124431 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PROCESSADOR_DIDATICO " "Elaborating entity \"PROCESSADOR_DIDATICO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1469070124481 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "O PROCESSADOR_DIDATICO.vhd(8) " "VHDL Signal Declaration warning at PROCESSADOR_DIDATICO.vhd(8): used implicit default value for signal \"O\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1469070124483 "|PROCESSADOR_DIDATICO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sinal_rst PROCESSADOR_DIDATICO.vhd(31) " "VHDL Signal Declaration warning at PROCESSADOR_DIDATICO.vhd(31): used implicit default value for signal \"sinal_rst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1469070124484 "|PROCESSADOR_DIDATICO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sinal_clk PROCESSADOR_DIDATICO.vhd(31) " "VHDL Signal Declaration warning at PROCESSADOR_DIDATICO.vhd(31): used implicit default value for signal \"sinal_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1469070124484 "|PROCESSADOR_DIDATICO"}
{ "Warning" "WSGN_SEARCH_FILE" "componente_pc.vhd 2 1 " "Using design file componente_pc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Componente_PC-arq " "Found design unit 1: Componente_PC-arq" {  } { { "componente_pc.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/componente_pc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469070124561 ""} { "Info" "ISGN_ENTITY_NAME" "1 Componente_PC " "Found entity 1: Componente_PC" {  } { { "componente_pc.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/componente_pc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469070124561 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1469070124561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Componente_PC Componente_PC:G1 " "Elaborating entity \"Componente_PC\" for hierarchy \"Componente_PC:G1\"" {  } { { "PROCESSADOR_DIDATICO.vhd" "G1" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469070124562 ""}
{ "Warning" "WSGN_SEARCH_FILE" "componente_ulapc.vhd 2 1 " "Using design file componente_ulapc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Componente_ULAPC-arq " "Found design unit 1: Componente_ULAPC-arq" {  } { { "componente_ulapc.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/componente_ulapc.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469070124574 ""} { "Info" "ISGN_ENTITY_NAME" "1 Componente_ULAPC " "Found entity 1: Componente_ULAPC" {  } { { "componente_ulapc.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/componente_ulapc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469070124574 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1469070124574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Componente_ULAPC Componente_ULAPC:G2 " "Elaborating entity \"Componente_ULAPC\" for hierarchy \"Componente_ULAPC:G2\"" {  } { { "PROCESSADOR_DIDATICO.vhd" "G2" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469070124576 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "O\[0\] GND " "Pin \"O\[0\]\" is stuck at GND" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1469070125199 "|PROCESSADOR_DIDATICO|O[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O\[1\] GND " "Pin \"O\[1\]\" is stuck at GND" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1469070125199 "|PROCESSADOR_DIDATICO|O[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O\[2\] GND " "Pin \"O\[2\]\" is stuck at GND" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1469070125199 "|PROCESSADOR_DIDATICO|O[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O\[3\] GND " "Pin \"O\[3\]\" is stuck at GND" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1469070125199 "|PROCESSADOR_DIDATICO|O[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O\[4\] GND " "Pin \"O\[4\]\" is stuck at GND" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1469070125199 "|PROCESSADOR_DIDATICO|O[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O\[5\] GND " "Pin \"O\[5\]\" is stuck at GND" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1469070125199 "|PROCESSADOR_DIDATICO|O[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O\[6\] GND " "Pin \"O\[6\]\" is stuck at GND" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1469070125199 "|PROCESSADOR_DIDATICO|O[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O\[7\] GND " "Pin \"O\[7\]\" is stuck at GND" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1469070125199 "|PROCESSADOR_DIDATICO|O[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O\[8\] GND " "Pin \"O\[8\]\" is stuck at GND" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1469070125199 "|PROCESSADOR_DIDATICO|O[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O\[9\] GND " "Pin \"O\[9\]\" is stuck at GND" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1469070125199 "|PROCESSADOR_DIDATICO|O[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O\[10\] GND " "Pin \"O\[10\]\" is stuck at GND" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1469070125199 "|PROCESSADOR_DIDATICO|O[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O\[11\] GND " "Pin \"O\[11\]\" is stuck at GND" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1469070125199 "|PROCESSADOR_DIDATICO|O[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O\[12\] GND " "Pin \"O\[12\]\" is stuck at GND" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1469070125199 "|PROCESSADOR_DIDATICO|O[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O\[13\] GND " "Pin \"O\[13\]\" is stuck at GND" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1469070125199 "|PROCESSADOR_DIDATICO|O[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O\[14\] GND " "Pin \"O\[14\]\" is stuck at GND" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1469070125199 "|PROCESSADOR_DIDATICO|O[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O\[15\] GND " "Pin \"O\[15\]\" is stuck at GND" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1469070125199 "|PROCESSADOR_DIDATICO|O[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1469070125199 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1469070125379 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469070125379 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[0\] " "No output dependent on input pin \"A\[0\]\"" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1469070125433 "|PROCESSADOR_DIDATICO|A[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[1\] " "No output dependent on input pin \"A\[1\]\"" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1469070125433 "|PROCESSADOR_DIDATICO|A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[2\] " "No output dependent on input pin \"A\[2\]\"" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1469070125433 "|PROCESSADOR_DIDATICO|A[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[3\] " "No output dependent on input pin \"A\[3\]\"" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1469070125433 "|PROCESSADOR_DIDATICO|A[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[4\] " "No output dependent on input pin \"A\[4\]\"" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1469070125433 "|PROCESSADOR_DIDATICO|A[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[5\] " "No output dependent on input pin \"A\[5\]\"" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1469070125433 "|PROCESSADOR_DIDATICO|A[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[6\] " "No output dependent on input pin \"A\[6\]\"" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1469070125433 "|PROCESSADOR_DIDATICO|A[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[7\] " "No output dependent on input pin \"A\[7\]\"" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1469070125433 "|PROCESSADOR_DIDATICO|A[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[8\] " "No output dependent on input pin \"A\[8\]\"" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1469070125433 "|PROCESSADOR_DIDATICO|A[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[9\] " "No output dependent on input pin \"A\[9\]\"" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1469070125433 "|PROCESSADOR_DIDATICO|A[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[10\] " "No output dependent on input pin \"A\[10\]\"" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1469070125433 "|PROCESSADOR_DIDATICO|A[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[11\] " "No output dependent on input pin \"A\[11\]\"" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1469070125433 "|PROCESSADOR_DIDATICO|A[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[12\] " "No output dependent on input pin \"A\[12\]\"" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1469070125433 "|PROCESSADOR_DIDATICO|A[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[13\] " "No output dependent on input pin \"A\[13\]\"" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1469070125433 "|PROCESSADOR_DIDATICO|A[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[14\] " "No output dependent on input pin \"A\[14\]\"" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1469070125433 "|PROCESSADOR_DIDATICO|A[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[15\] " "No output dependent on input pin \"A\[15\]\"" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1469070125433 "|PROCESSADOR_DIDATICO|A[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S " "No output dependent on input pin \"S\"" {  } { { "PROCESSADOR_DIDATICO.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/PROCESSADOR_DIDATICO.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1469070125433 "|PROCESSADOR_DIDATICO|S"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1469070125433 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1469070125434 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1469070125434 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1469070125434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "876 " "Peak virtual memory: 876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1469070125501 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 21 00:02:05 2016 " "Processing ended: Thu Jul 21 00:02:05 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1469070125501 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1469070125501 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1469070125501 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1469070125501 ""}
