
TermProject_Main3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007460  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  08007610  08007610  00008610  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080076b4  080076b4  0000919c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080076b4  080076b4  000086b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080076bc  080076bc  0000919c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080076bc  080076bc  000086bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080076c0  080076c0  000086c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000019c  20000000  080076c4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000919c  2**0
                  CONTENTS
 10 .bss          00000608  2000019c  2000019c  0000919c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200007a4  200007a4  0000919c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000919c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000fd14  00000000  00000000  000091cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000022f4  00000000  00000000  00018ee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000db8  00000000  00000000  0001b1d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000abe  00000000  00000000  0001bf90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025200  00000000  00000000  0001ca4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000110fa  00000000  00000000  00041c4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dea5b  00000000  00000000  00052d48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001317a3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003f00  00000000  00000000  001317e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  001356e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000019c 	.word	0x2000019c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080075f8 	.word	0x080075f8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001a0 	.word	0x200001a0
 80001ec:	080075f8 	.word	0x080075f8

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_dmul>:
 80002a0:	b570      	push	{r4, r5, r6, lr}
 80002a2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80002a6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80002aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002ae:	bf1d      	ittte	ne
 80002b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002b4:	ea94 0f0c 	teqne	r4, ip
 80002b8:	ea95 0f0c 	teqne	r5, ip
 80002bc:	f000 f8de 	bleq	800047c <__aeabi_dmul+0x1dc>
 80002c0:	442c      	add	r4, r5
 80002c2:	ea81 0603 	eor.w	r6, r1, r3
 80002c6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002ca:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ce:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002d2:	bf18      	it	ne
 80002d4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002dc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002e0:	d038      	beq.n	8000354 <__aeabi_dmul+0xb4>
 80002e2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002e6:	f04f 0500 	mov.w	r5, #0
 80002ea:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002ee:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002f2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002f6:	f04f 0600 	mov.w	r6, #0
 80002fa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002fe:	f09c 0f00 	teq	ip, #0
 8000302:	bf18      	it	ne
 8000304:	f04e 0e01 	orrne.w	lr, lr, #1
 8000308:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800030c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000310:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000314:	d204      	bcs.n	8000320 <__aeabi_dmul+0x80>
 8000316:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800031a:	416d      	adcs	r5, r5
 800031c:	eb46 0606 	adc.w	r6, r6, r6
 8000320:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000324:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000328:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800032c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000330:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000334:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000338:	bf88      	it	hi
 800033a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800033e:	d81e      	bhi.n	800037e <__aeabi_dmul+0xde>
 8000340:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000344:	bf08      	it	eq
 8000346:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800034a:	f150 0000 	adcs.w	r0, r0, #0
 800034e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000352:	bd70      	pop	{r4, r5, r6, pc}
 8000354:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000358:	ea46 0101 	orr.w	r1, r6, r1
 800035c:	ea40 0002 	orr.w	r0, r0, r2
 8000360:	ea81 0103 	eor.w	r1, r1, r3
 8000364:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000368:	bfc2      	ittt	gt
 800036a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800036e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000372:	bd70      	popgt	{r4, r5, r6, pc}
 8000374:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000378:	f04f 0e00 	mov.w	lr, #0
 800037c:	3c01      	subs	r4, #1
 800037e:	f300 80ab 	bgt.w	80004d8 <__aeabi_dmul+0x238>
 8000382:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000386:	bfde      	ittt	le
 8000388:	2000      	movle	r0, #0
 800038a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800038e:	bd70      	pople	{r4, r5, r6, pc}
 8000390:	f1c4 0400 	rsb	r4, r4, #0
 8000394:	3c20      	subs	r4, #32
 8000396:	da35      	bge.n	8000404 <__aeabi_dmul+0x164>
 8000398:	340c      	adds	r4, #12
 800039a:	dc1b      	bgt.n	80003d4 <__aeabi_dmul+0x134>
 800039c:	f104 0414 	add.w	r4, r4, #20
 80003a0:	f1c4 0520 	rsb	r5, r4, #32
 80003a4:	fa00 f305 	lsl.w	r3, r0, r5
 80003a8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ac:	fa01 f205 	lsl.w	r2, r1, r5
 80003b0:	ea40 0002 	orr.w	r0, r0, r2
 80003b4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80003b8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80003bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003c0:	fa21 f604 	lsr.w	r6, r1, r4
 80003c4:	eb42 0106 	adc.w	r1, r2, r6
 80003c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003cc:	bf08      	it	eq
 80003ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003d2:	bd70      	pop	{r4, r5, r6, pc}
 80003d4:	f1c4 040c 	rsb	r4, r4, #12
 80003d8:	f1c4 0520 	rsb	r5, r4, #32
 80003dc:	fa00 f304 	lsl.w	r3, r0, r4
 80003e0:	fa20 f005 	lsr.w	r0, r0, r5
 80003e4:	fa01 f204 	lsl.w	r2, r1, r4
 80003e8:	ea40 0002 	orr.w	r0, r0, r2
 80003ec:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003f4:	f141 0100 	adc.w	r1, r1, #0
 80003f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003fc:	bf08      	it	eq
 80003fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000402:	bd70      	pop	{r4, r5, r6, pc}
 8000404:	f1c4 0520 	rsb	r5, r4, #32
 8000408:	fa00 f205 	lsl.w	r2, r0, r5
 800040c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000410:	fa20 f304 	lsr.w	r3, r0, r4
 8000414:	fa01 f205 	lsl.w	r2, r1, r5
 8000418:	ea43 0302 	orr.w	r3, r3, r2
 800041c:	fa21 f004 	lsr.w	r0, r1, r4
 8000420:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000424:	fa21 f204 	lsr.w	r2, r1, r4
 8000428:	ea20 0002 	bic.w	r0, r0, r2
 800042c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000430:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000434:	bf08      	it	eq
 8000436:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800043a:	bd70      	pop	{r4, r5, r6, pc}
 800043c:	f094 0f00 	teq	r4, #0
 8000440:	d10f      	bne.n	8000462 <__aeabi_dmul+0x1c2>
 8000442:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000446:	0040      	lsls	r0, r0, #1
 8000448:	eb41 0101 	adc.w	r1, r1, r1
 800044c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000450:	bf08      	it	eq
 8000452:	3c01      	subeq	r4, #1
 8000454:	d0f7      	beq.n	8000446 <__aeabi_dmul+0x1a6>
 8000456:	ea41 0106 	orr.w	r1, r1, r6
 800045a:	f095 0f00 	teq	r5, #0
 800045e:	bf18      	it	ne
 8000460:	4770      	bxne	lr
 8000462:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000466:	0052      	lsls	r2, r2, #1
 8000468:	eb43 0303 	adc.w	r3, r3, r3
 800046c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000470:	bf08      	it	eq
 8000472:	3d01      	subeq	r5, #1
 8000474:	d0f7      	beq.n	8000466 <__aeabi_dmul+0x1c6>
 8000476:	ea43 0306 	orr.w	r3, r3, r6
 800047a:	4770      	bx	lr
 800047c:	ea94 0f0c 	teq	r4, ip
 8000480:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000484:	bf18      	it	ne
 8000486:	ea95 0f0c 	teqne	r5, ip
 800048a:	d00c      	beq.n	80004a6 <__aeabi_dmul+0x206>
 800048c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000490:	bf18      	it	ne
 8000492:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000496:	d1d1      	bne.n	800043c <__aeabi_dmul+0x19c>
 8000498:	ea81 0103 	eor.w	r1, r1, r3
 800049c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004a0:	f04f 0000 	mov.w	r0, #0
 80004a4:	bd70      	pop	{r4, r5, r6, pc}
 80004a6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004aa:	bf06      	itte	eq
 80004ac:	4610      	moveq	r0, r2
 80004ae:	4619      	moveq	r1, r3
 80004b0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004b4:	d019      	beq.n	80004ea <__aeabi_dmul+0x24a>
 80004b6:	ea94 0f0c 	teq	r4, ip
 80004ba:	d102      	bne.n	80004c2 <__aeabi_dmul+0x222>
 80004bc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004c0:	d113      	bne.n	80004ea <__aeabi_dmul+0x24a>
 80004c2:	ea95 0f0c 	teq	r5, ip
 80004c6:	d105      	bne.n	80004d4 <__aeabi_dmul+0x234>
 80004c8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004cc:	bf1c      	itt	ne
 80004ce:	4610      	movne	r0, r2
 80004d0:	4619      	movne	r1, r3
 80004d2:	d10a      	bne.n	80004ea <__aeabi_dmul+0x24a>
 80004d4:	ea81 0103 	eor.w	r1, r1, r3
 80004d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004dc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd70      	pop	{r4, r5, r6, pc}
 80004ea:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004ee:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004f2:	bd70      	pop	{r4, r5, r6, pc}

080004f4 <__aeabi_drsub>:
 80004f4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004f8:	e002      	b.n	8000500 <__adddf3>
 80004fa:	bf00      	nop

080004fc <__aeabi_dsub>:
 80004fc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000500 <__adddf3>:
 8000500:	b530      	push	{r4, r5, lr}
 8000502:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000506:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800050a:	ea94 0f05 	teq	r4, r5
 800050e:	bf08      	it	eq
 8000510:	ea90 0f02 	teqeq	r0, r2
 8000514:	bf1f      	itttt	ne
 8000516:	ea54 0c00 	orrsne.w	ip, r4, r0
 800051a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800051e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000522:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000526:	f000 80e2 	beq.w	80006ee <__adddf3+0x1ee>
 800052a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800052e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000532:	bfb8      	it	lt
 8000534:	426d      	neglt	r5, r5
 8000536:	dd0c      	ble.n	8000552 <__adddf3+0x52>
 8000538:	442c      	add	r4, r5
 800053a:	ea80 0202 	eor.w	r2, r0, r2
 800053e:	ea81 0303 	eor.w	r3, r1, r3
 8000542:	ea82 0000 	eor.w	r0, r2, r0
 8000546:	ea83 0101 	eor.w	r1, r3, r1
 800054a:	ea80 0202 	eor.w	r2, r0, r2
 800054e:	ea81 0303 	eor.w	r3, r1, r3
 8000552:	2d36      	cmp	r5, #54	@ 0x36
 8000554:	bf88      	it	hi
 8000556:	bd30      	pophi	{r4, r5, pc}
 8000558:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800055c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000560:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000564:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000568:	d002      	beq.n	8000570 <__adddf3+0x70>
 800056a:	4240      	negs	r0, r0
 800056c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000570:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000574:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000578:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800057c:	d002      	beq.n	8000584 <__adddf3+0x84>
 800057e:	4252      	negs	r2, r2
 8000580:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000584:	ea94 0f05 	teq	r4, r5
 8000588:	f000 80a7 	beq.w	80006da <__adddf3+0x1da>
 800058c:	f1a4 0401 	sub.w	r4, r4, #1
 8000590:	f1d5 0e20 	rsbs	lr, r5, #32
 8000594:	db0d      	blt.n	80005b2 <__adddf3+0xb2>
 8000596:	fa02 fc0e 	lsl.w	ip, r2, lr
 800059a:	fa22 f205 	lsr.w	r2, r2, r5
 800059e:	1880      	adds	r0, r0, r2
 80005a0:	f141 0100 	adc.w	r1, r1, #0
 80005a4:	fa03 f20e 	lsl.w	r2, r3, lr
 80005a8:	1880      	adds	r0, r0, r2
 80005aa:	fa43 f305 	asr.w	r3, r3, r5
 80005ae:	4159      	adcs	r1, r3
 80005b0:	e00e      	b.n	80005d0 <__adddf3+0xd0>
 80005b2:	f1a5 0520 	sub.w	r5, r5, #32
 80005b6:	f10e 0e20 	add.w	lr, lr, #32
 80005ba:	2a01      	cmp	r2, #1
 80005bc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005c0:	bf28      	it	cs
 80005c2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005c6:	fa43 f305 	asr.w	r3, r3, r5
 80005ca:	18c0      	adds	r0, r0, r3
 80005cc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	d507      	bpl.n	80005e6 <__adddf3+0xe6>
 80005d6:	f04f 0e00 	mov.w	lr, #0
 80005da:	f1dc 0c00 	rsbs	ip, ip, #0
 80005de:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005e2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005e6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005ea:	d31b      	bcc.n	8000624 <__adddf3+0x124>
 80005ec:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005f0:	d30c      	bcc.n	800060c <__adddf3+0x10c>
 80005f2:	0849      	lsrs	r1, r1, #1
 80005f4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005f8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005fc:	f104 0401 	add.w	r4, r4, #1
 8000600:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000604:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000608:	f080 809a 	bcs.w	8000740 <__adddf3+0x240>
 800060c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000610:	bf08      	it	eq
 8000612:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000616:	f150 0000 	adcs.w	r0, r0, #0
 800061a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061e:	ea41 0105 	orr.w	r1, r1, r5
 8000622:	bd30      	pop	{r4, r5, pc}
 8000624:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000628:	4140      	adcs	r0, r0
 800062a:	eb41 0101 	adc.w	r1, r1, r1
 800062e:	3c01      	subs	r4, #1
 8000630:	bf28      	it	cs
 8000632:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000636:	d2e9      	bcs.n	800060c <__adddf3+0x10c>
 8000638:	f091 0f00 	teq	r1, #0
 800063c:	bf04      	itt	eq
 800063e:	4601      	moveq	r1, r0
 8000640:	2000      	moveq	r0, #0
 8000642:	fab1 f381 	clz	r3, r1
 8000646:	bf08      	it	eq
 8000648:	3320      	addeq	r3, #32
 800064a:	f1a3 030b 	sub.w	r3, r3, #11
 800064e:	f1b3 0220 	subs.w	r2, r3, #32
 8000652:	da0c      	bge.n	800066e <__adddf3+0x16e>
 8000654:	320c      	adds	r2, #12
 8000656:	dd08      	ble.n	800066a <__adddf3+0x16a>
 8000658:	f102 0c14 	add.w	ip, r2, #20
 800065c:	f1c2 020c 	rsb	r2, r2, #12
 8000660:	fa01 f00c 	lsl.w	r0, r1, ip
 8000664:	fa21 f102 	lsr.w	r1, r1, r2
 8000668:	e00c      	b.n	8000684 <__adddf3+0x184>
 800066a:	f102 0214 	add.w	r2, r2, #20
 800066e:	bfd8      	it	le
 8000670:	f1c2 0c20 	rsble	ip, r2, #32
 8000674:	fa01 f102 	lsl.w	r1, r1, r2
 8000678:	fa20 fc0c 	lsr.w	ip, r0, ip
 800067c:	bfdc      	itt	le
 800067e:	ea41 010c 	orrle.w	r1, r1, ip
 8000682:	4090      	lslle	r0, r2
 8000684:	1ae4      	subs	r4, r4, r3
 8000686:	bfa2      	ittt	ge
 8000688:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800068c:	4329      	orrge	r1, r5
 800068e:	bd30      	popge	{r4, r5, pc}
 8000690:	ea6f 0404 	mvn.w	r4, r4
 8000694:	3c1f      	subs	r4, #31
 8000696:	da1c      	bge.n	80006d2 <__adddf3+0x1d2>
 8000698:	340c      	adds	r4, #12
 800069a:	dc0e      	bgt.n	80006ba <__adddf3+0x1ba>
 800069c:	f104 0414 	add.w	r4, r4, #20
 80006a0:	f1c4 0220 	rsb	r2, r4, #32
 80006a4:	fa20 f004 	lsr.w	r0, r0, r4
 80006a8:	fa01 f302 	lsl.w	r3, r1, r2
 80006ac:	ea40 0003 	orr.w	r0, r0, r3
 80006b0:	fa21 f304 	lsr.w	r3, r1, r4
 80006b4:	ea45 0103 	orr.w	r1, r5, r3
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	f1c4 040c 	rsb	r4, r4, #12
 80006be:	f1c4 0220 	rsb	r2, r4, #32
 80006c2:	fa20 f002 	lsr.w	r0, r0, r2
 80006c6:	fa01 f304 	lsl.w	r3, r1, r4
 80006ca:	ea40 0003 	orr.w	r0, r0, r3
 80006ce:	4629      	mov	r1, r5
 80006d0:	bd30      	pop	{r4, r5, pc}
 80006d2:	fa21 f004 	lsr.w	r0, r1, r4
 80006d6:	4629      	mov	r1, r5
 80006d8:	bd30      	pop	{r4, r5, pc}
 80006da:	f094 0f00 	teq	r4, #0
 80006de:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006e2:	bf06      	itte	eq
 80006e4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006e8:	3401      	addeq	r4, #1
 80006ea:	3d01      	subne	r5, #1
 80006ec:	e74e      	b.n	800058c <__adddf3+0x8c>
 80006ee:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006f2:	bf18      	it	ne
 80006f4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006f8:	d029      	beq.n	800074e <__adddf3+0x24e>
 80006fa:	ea94 0f05 	teq	r4, r5
 80006fe:	bf08      	it	eq
 8000700:	ea90 0f02 	teqeq	r0, r2
 8000704:	d005      	beq.n	8000712 <__adddf3+0x212>
 8000706:	ea54 0c00 	orrs.w	ip, r4, r0
 800070a:	bf04      	itt	eq
 800070c:	4619      	moveq	r1, r3
 800070e:	4610      	moveq	r0, r2
 8000710:	bd30      	pop	{r4, r5, pc}
 8000712:	ea91 0f03 	teq	r1, r3
 8000716:	bf1e      	ittt	ne
 8000718:	2100      	movne	r1, #0
 800071a:	2000      	movne	r0, #0
 800071c:	bd30      	popne	{r4, r5, pc}
 800071e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000722:	d105      	bne.n	8000730 <__adddf3+0x230>
 8000724:	0040      	lsls	r0, r0, #1
 8000726:	4149      	adcs	r1, r1
 8000728:	bf28      	it	cs
 800072a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800072e:	bd30      	pop	{r4, r5, pc}
 8000730:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000734:	bf3c      	itt	cc
 8000736:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800073a:	bd30      	popcc	{r4, r5, pc}
 800073c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000740:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000744:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd30      	pop	{r4, r5, pc}
 800074e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000752:	bf1a      	itte	ne
 8000754:	4619      	movne	r1, r3
 8000756:	4610      	movne	r0, r2
 8000758:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800075c:	bf1c      	itt	ne
 800075e:	460b      	movne	r3, r1
 8000760:	4602      	movne	r2, r0
 8000762:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000766:	bf06      	itte	eq
 8000768:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800076c:	ea91 0f03 	teqeq	r1, r3
 8000770:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000774:	bd30      	pop	{r4, r5, pc}
 8000776:	bf00      	nop

08000778 <__aeabi_ui2d>:
 8000778:	f090 0f00 	teq	r0, #0
 800077c:	bf04      	itt	eq
 800077e:	2100      	moveq	r1, #0
 8000780:	4770      	bxeq	lr
 8000782:	b530      	push	{r4, r5, lr}
 8000784:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000788:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800078c:	f04f 0500 	mov.w	r5, #0
 8000790:	f04f 0100 	mov.w	r1, #0
 8000794:	e750      	b.n	8000638 <__adddf3+0x138>
 8000796:	bf00      	nop

08000798 <__aeabi_i2d>:
 8000798:	f090 0f00 	teq	r0, #0
 800079c:	bf04      	itt	eq
 800079e:	2100      	moveq	r1, #0
 80007a0:	4770      	bxeq	lr
 80007a2:	b530      	push	{r4, r5, lr}
 80007a4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007a8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007ac:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80007b0:	bf48      	it	mi
 80007b2:	4240      	negmi	r0, r0
 80007b4:	f04f 0100 	mov.w	r1, #0
 80007b8:	e73e      	b.n	8000638 <__adddf3+0x138>
 80007ba:	bf00      	nop

080007bc <__aeabi_f2d>:
 80007bc:	0042      	lsls	r2, r0, #1
 80007be:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007c2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007c6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007ca:	bf1f      	itttt	ne
 80007cc:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007d0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007d4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007d8:	4770      	bxne	lr
 80007da:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007de:	bf08      	it	eq
 80007e0:	4770      	bxeq	lr
 80007e2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007e6:	bf04      	itt	eq
 80007e8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007ec:	4770      	bxeq	lr
 80007ee:	b530      	push	{r4, r5, lr}
 80007f0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007f8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007fc:	e71c      	b.n	8000638 <__adddf3+0x138>
 80007fe:	bf00      	nop

08000800 <__aeabi_ul2d>:
 8000800:	ea50 0201 	orrs.w	r2, r0, r1
 8000804:	bf08      	it	eq
 8000806:	4770      	bxeq	lr
 8000808:	b530      	push	{r4, r5, lr}
 800080a:	f04f 0500 	mov.w	r5, #0
 800080e:	e00a      	b.n	8000826 <__aeabi_l2d+0x16>

08000810 <__aeabi_l2d>:
 8000810:	ea50 0201 	orrs.w	r2, r0, r1
 8000814:	bf08      	it	eq
 8000816:	4770      	bxeq	lr
 8000818:	b530      	push	{r4, r5, lr}
 800081a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800081e:	d502      	bpl.n	8000826 <__aeabi_l2d+0x16>
 8000820:	4240      	negs	r0, r0
 8000822:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000826:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800082a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800082e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000832:	f43f aed8 	beq.w	80005e6 <__adddf3+0xe6>
 8000836:	f04f 0203 	mov.w	r2, #3
 800083a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800083e:	bf18      	it	ne
 8000840:	3203      	addne	r2, #3
 8000842:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000846:	bf18      	it	ne
 8000848:	3203      	addne	r2, #3
 800084a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800084e:	f1c2 0320 	rsb	r3, r2, #32
 8000852:	fa00 fc03 	lsl.w	ip, r0, r3
 8000856:	fa20 f002 	lsr.w	r0, r0, r2
 800085a:	fa01 fe03 	lsl.w	lr, r1, r3
 800085e:	ea40 000e 	orr.w	r0, r0, lr
 8000862:	fa21 f102 	lsr.w	r1, r1, r2
 8000866:	4414      	add	r4, r2
 8000868:	e6bd      	b.n	80005e6 <__adddf3+0xe6>
 800086a:	bf00      	nop

0800086c <__aeabi_d2iz>:
 800086c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000870:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000874:	d215      	bcs.n	80008a2 <__aeabi_d2iz+0x36>
 8000876:	d511      	bpl.n	800089c <__aeabi_d2iz+0x30>
 8000878:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800087c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000880:	d912      	bls.n	80008a8 <__aeabi_d2iz+0x3c>
 8000882:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000886:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800088a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800088e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000892:	fa23 f002 	lsr.w	r0, r3, r2
 8000896:	bf18      	it	ne
 8000898:	4240      	negne	r0, r0
 800089a:	4770      	bx	lr
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	4770      	bx	lr
 80008a2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80008a6:	d105      	bne.n	80008b4 <__aeabi_d2iz+0x48>
 80008a8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80008ac:	bf08      	it	eq
 80008ae:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80008b2:	4770      	bx	lr
 80008b4:	f04f 0000 	mov.w	r0, #0
 80008b8:	4770      	bx	lr
 80008ba:	bf00      	nop

080008bc <__aeabi_uldivmod>:
 80008bc:	b953      	cbnz	r3, 80008d4 <__aeabi_uldivmod+0x18>
 80008be:	b94a      	cbnz	r2, 80008d4 <__aeabi_uldivmod+0x18>
 80008c0:	2900      	cmp	r1, #0
 80008c2:	bf08      	it	eq
 80008c4:	2800      	cmpeq	r0, #0
 80008c6:	bf1c      	itt	ne
 80008c8:	f04f 31ff 	movne.w	r1, #4294967295
 80008cc:	f04f 30ff 	movne.w	r0, #4294967295
 80008d0:	f000 b988 	b.w	8000be4 <__aeabi_idiv0>
 80008d4:	f1ad 0c08 	sub.w	ip, sp, #8
 80008d8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008dc:	f000 f806 	bl	80008ec <__udivmoddi4>
 80008e0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008e8:	b004      	add	sp, #16
 80008ea:	4770      	bx	lr

080008ec <__udivmoddi4>:
 80008ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008f0:	9d08      	ldr	r5, [sp, #32]
 80008f2:	468e      	mov	lr, r1
 80008f4:	4604      	mov	r4, r0
 80008f6:	4688      	mov	r8, r1
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d14a      	bne.n	8000992 <__udivmoddi4+0xa6>
 80008fc:	428a      	cmp	r2, r1
 80008fe:	4617      	mov	r7, r2
 8000900:	d962      	bls.n	80009c8 <__udivmoddi4+0xdc>
 8000902:	fab2 f682 	clz	r6, r2
 8000906:	b14e      	cbz	r6, 800091c <__udivmoddi4+0x30>
 8000908:	f1c6 0320 	rsb	r3, r6, #32
 800090c:	fa01 f806 	lsl.w	r8, r1, r6
 8000910:	fa20 f303 	lsr.w	r3, r0, r3
 8000914:	40b7      	lsls	r7, r6
 8000916:	ea43 0808 	orr.w	r8, r3, r8
 800091a:	40b4      	lsls	r4, r6
 800091c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000920:	fa1f fc87 	uxth.w	ip, r7
 8000924:	fbb8 f1fe 	udiv	r1, r8, lr
 8000928:	0c23      	lsrs	r3, r4, #16
 800092a:	fb0e 8811 	mls	r8, lr, r1, r8
 800092e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000932:	fb01 f20c 	mul.w	r2, r1, ip
 8000936:	429a      	cmp	r2, r3
 8000938:	d909      	bls.n	800094e <__udivmoddi4+0x62>
 800093a:	18fb      	adds	r3, r7, r3
 800093c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000940:	f080 80ea 	bcs.w	8000b18 <__udivmoddi4+0x22c>
 8000944:	429a      	cmp	r2, r3
 8000946:	f240 80e7 	bls.w	8000b18 <__udivmoddi4+0x22c>
 800094a:	3902      	subs	r1, #2
 800094c:	443b      	add	r3, r7
 800094e:	1a9a      	subs	r2, r3, r2
 8000950:	b2a3      	uxth	r3, r4
 8000952:	fbb2 f0fe 	udiv	r0, r2, lr
 8000956:	fb0e 2210 	mls	r2, lr, r0, r2
 800095a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800095e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000962:	459c      	cmp	ip, r3
 8000964:	d909      	bls.n	800097a <__udivmoddi4+0x8e>
 8000966:	18fb      	adds	r3, r7, r3
 8000968:	f100 32ff 	add.w	r2, r0, #4294967295
 800096c:	f080 80d6 	bcs.w	8000b1c <__udivmoddi4+0x230>
 8000970:	459c      	cmp	ip, r3
 8000972:	f240 80d3 	bls.w	8000b1c <__udivmoddi4+0x230>
 8000976:	443b      	add	r3, r7
 8000978:	3802      	subs	r0, #2
 800097a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800097e:	eba3 030c 	sub.w	r3, r3, ip
 8000982:	2100      	movs	r1, #0
 8000984:	b11d      	cbz	r5, 800098e <__udivmoddi4+0xa2>
 8000986:	40f3      	lsrs	r3, r6
 8000988:	2200      	movs	r2, #0
 800098a:	e9c5 3200 	strd	r3, r2, [r5]
 800098e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000992:	428b      	cmp	r3, r1
 8000994:	d905      	bls.n	80009a2 <__udivmoddi4+0xb6>
 8000996:	b10d      	cbz	r5, 800099c <__udivmoddi4+0xb0>
 8000998:	e9c5 0100 	strd	r0, r1, [r5]
 800099c:	2100      	movs	r1, #0
 800099e:	4608      	mov	r0, r1
 80009a0:	e7f5      	b.n	800098e <__udivmoddi4+0xa2>
 80009a2:	fab3 f183 	clz	r1, r3
 80009a6:	2900      	cmp	r1, #0
 80009a8:	d146      	bne.n	8000a38 <__udivmoddi4+0x14c>
 80009aa:	4573      	cmp	r3, lr
 80009ac:	d302      	bcc.n	80009b4 <__udivmoddi4+0xc8>
 80009ae:	4282      	cmp	r2, r0
 80009b0:	f200 8105 	bhi.w	8000bbe <__udivmoddi4+0x2d2>
 80009b4:	1a84      	subs	r4, r0, r2
 80009b6:	eb6e 0203 	sbc.w	r2, lr, r3
 80009ba:	2001      	movs	r0, #1
 80009bc:	4690      	mov	r8, r2
 80009be:	2d00      	cmp	r5, #0
 80009c0:	d0e5      	beq.n	800098e <__udivmoddi4+0xa2>
 80009c2:	e9c5 4800 	strd	r4, r8, [r5]
 80009c6:	e7e2      	b.n	800098e <__udivmoddi4+0xa2>
 80009c8:	2a00      	cmp	r2, #0
 80009ca:	f000 8090 	beq.w	8000aee <__udivmoddi4+0x202>
 80009ce:	fab2 f682 	clz	r6, r2
 80009d2:	2e00      	cmp	r6, #0
 80009d4:	f040 80a4 	bne.w	8000b20 <__udivmoddi4+0x234>
 80009d8:	1a8a      	subs	r2, r1, r2
 80009da:	0c03      	lsrs	r3, r0, #16
 80009dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009e0:	b280      	uxth	r0, r0
 80009e2:	b2bc      	uxth	r4, r7
 80009e4:	2101      	movs	r1, #1
 80009e6:	fbb2 fcfe 	udiv	ip, r2, lr
 80009ea:	fb0e 221c 	mls	r2, lr, ip, r2
 80009ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80009f2:	fb04 f20c 	mul.w	r2, r4, ip
 80009f6:	429a      	cmp	r2, r3
 80009f8:	d907      	bls.n	8000a0a <__udivmoddi4+0x11e>
 80009fa:	18fb      	adds	r3, r7, r3
 80009fc:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000a00:	d202      	bcs.n	8000a08 <__udivmoddi4+0x11c>
 8000a02:	429a      	cmp	r2, r3
 8000a04:	f200 80e0 	bhi.w	8000bc8 <__udivmoddi4+0x2dc>
 8000a08:	46c4      	mov	ip, r8
 8000a0a:	1a9b      	subs	r3, r3, r2
 8000a0c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000a10:	fb0e 3312 	mls	r3, lr, r2, r3
 8000a14:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000a18:	fb02 f404 	mul.w	r4, r2, r4
 8000a1c:	429c      	cmp	r4, r3
 8000a1e:	d907      	bls.n	8000a30 <__udivmoddi4+0x144>
 8000a20:	18fb      	adds	r3, r7, r3
 8000a22:	f102 30ff 	add.w	r0, r2, #4294967295
 8000a26:	d202      	bcs.n	8000a2e <__udivmoddi4+0x142>
 8000a28:	429c      	cmp	r4, r3
 8000a2a:	f200 80ca 	bhi.w	8000bc2 <__udivmoddi4+0x2d6>
 8000a2e:	4602      	mov	r2, r0
 8000a30:	1b1b      	subs	r3, r3, r4
 8000a32:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000a36:	e7a5      	b.n	8000984 <__udivmoddi4+0x98>
 8000a38:	f1c1 0620 	rsb	r6, r1, #32
 8000a3c:	408b      	lsls	r3, r1
 8000a3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000a42:	431f      	orrs	r7, r3
 8000a44:	fa0e f401 	lsl.w	r4, lr, r1
 8000a48:	fa20 f306 	lsr.w	r3, r0, r6
 8000a4c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000a50:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000a54:	4323      	orrs	r3, r4
 8000a56:	fa00 f801 	lsl.w	r8, r0, r1
 8000a5a:	fa1f fc87 	uxth.w	ip, r7
 8000a5e:	fbbe f0f9 	udiv	r0, lr, r9
 8000a62:	0c1c      	lsrs	r4, r3, #16
 8000a64:	fb09 ee10 	mls	lr, r9, r0, lr
 8000a68:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000a6c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000a70:	45a6      	cmp	lr, r4
 8000a72:	fa02 f201 	lsl.w	r2, r2, r1
 8000a76:	d909      	bls.n	8000a8c <__udivmoddi4+0x1a0>
 8000a78:	193c      	adds	r4, r7, r4
 8000a7a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000a7e:	f080 809c 	bcs.w	8000bba <__udivmoddi4+0x2ce>
 8000a82:	45a6      	cmp	lr, r4
 8000a84:	f240 8099 	bls.w	8000bba <__udivmoddi4+0x2ce>
 8000a88:	3802      	subs	r0, #2
 8000a8a:	443c      	add	r4, r7
 8000a8c:	eba4 040e 	sub.w	r4, r4, lr
 8000a90:	fa1f fe83 	uxth.w	lr, r3
 8000a94:	fbb4 f3f9 	udiv	r3, r4, r9
 8000a98:	fb09 4413 	mls	r4, r9, r3, r4
 8000a9c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000aa0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000aa4:	45a4      	cmp	ip, r4
 8000aa6:	d908      	bls.n	8000aba <__udivmoddi4+0x1ce>
 8000aa8:	193c      	adds	r4, r7, r4
 8000aaa:	f103 3eff 	add.w	lr, r3, #4294967295
 8000aae:	f080 8082 	bcs.w	8000bb6 <__udivmoddi4+0x2ca>
 8000ab2:	45a4      	cmp	ip, r4
 8000ab4:	d97f      	bls.n	8000bb6 <__udivmoddi4+0x2ca>
 8000ab6:	3b02      	subs	r3, #2
 8000ab8:	443c      	add	r4, r7
 8000aba:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000abe:	eba4 040c 	sub.w	r4, r4, ip
 8000ac2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ac6:	4564      	cmp	r4, ip
 8000ac8:	4673      	mov	r3, lr
 8000aca:	46e1      	mov	r9, ip
 8000acc:	d362      	bcc.n	8000b94 <__udivmoddi4+0x2a8>
 8000ace:	d05f      	beq.n	8000b90 <__udivmoddi4+0x2a4>
 8000ad0:	b15d      	cbz	r5, 8000aea <__udivmoddi4+0x1fe>
 8000ad2:	ebb8 0203 	subs.w	r2, r8, r3
 8000ad6:	eb64 0409 	sbc.w	r4, r4, r9
 8000ada:	fa04 f606 	lsl.w	r6, r4, r6
 8000ade:	fa22 f301 	lsr.w	r3, r2, r1
 8000ae2:	431e      	orrs	r6, r3
 8000ae4:	40cc      	lsrs	r4, r1
 8000ae6:	e9c5 6400 	strd	r6, r4, [r5]
 8000aea:	2100      	movs	r1, #0
 8000aec:	e74f      	b.n	800098e <__udivmoddi4+0xa2>
 8000aee:	fbb1 fcf2 	udiv	ip, r1, r2
 8000af2:	0c01      	lsrs	r1, r0, #16
 8000af4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000af8:	b280      	uxth	r0, r0
 8000afa:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000afe:	463b      	mov	r3, r7
 8000b00:	4638      	mov	r0, r7
 8000b02:	463c      	mov	r4, r7
 8000b04:	46b8      	mov	r8, r7
 8000b06:	46be      	mov	lr, r7
 8000b08:	2620      	movs	r6, #32
 8000b0a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000b0e:	eba2 0208 	sub.w	r2, r2, r8
 8000b12:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000b16:	e766      	b.n	80009e6 <__udivmoddi4+0xfa>
 8000b18:	4601      	mov	r1, r0
 8000b1a:	e718      	b.n	800094e <__udivmoddi4+0x62>
 8000b1c:	4610      	mov	r0, r2
 8000b1e:	e72c      	b.n	800097a <__udivmoddi4+0x8e>
 8000b20:	f1c6 0220 	rsb	r2, r6, #32
 8000b24:	fa2e f302 	lsr.w	r3, lr, r2
 8000b28:	40b7      	lsls	r7, r6
 8000b2a:	40b1      	lsls	r1, r6
 8000b2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000b30:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b34:	430a      	orrs	r2, r1
 8000b36:	fbb3 f8fe 	udiv	r8, r3, lr
 8000b3a:	b2bc      	uxth	r4, r7
 8000b3c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000b40:	0c11      	lsrs	r1, r2, #16
 8000b42:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b46:	fb08 f904 	mul.w	r9, r8, r4
 8000b4a:	40b0      	lsls	r0, r6
 8000b4c:	4589      	cmp	r9, r1
 8000b4e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000b52:	b280      	uxth	r0, r0
 8000b54:	d93e      	bls.n	8000bd4 <__udivmoddi4+0x2e8>
 8000b56:	1879      	adds	r1, r7, r1
 8000b58:	f108 3cff 	add.w	ip, r8, #4294967295
 8000b5c:	d201      	bcs.n	8000b62 <__udivmoddi4+0x276>
 8000b5e:	4589      	cmp	r9, r1
 8000b60:	d81f      	bhi.n	8000ba2 <__udivmoddi4+0x2b6>
 8000b62:	eba1 0109 	sub.w	r1, r1, r9
 8000b66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b6a:	fb09 f804 	mul.w	r8, r9, r4
 8000b6e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000b72:	b292      	uxth	r2, r2
 8000b74:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000b78:	4542      	cmp	r2, r8
 8000b7a:	d229      	bcs.n	8000bd0 <__udivmoddi4+0x2e4>
 8000b7c:	18ba      	adds	r2, r7, r2
 8000b7e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000b82:	d2c4      	bcs.n	8000b0e <__udivmoddi4+0x222>
 8000b84:	4542      	cmp	r2, r8
 8000b86:	d2c2      	bcs.n	8000b0e <__udivmoddi4+0x222>
 8000b88:	f1a9 0102 	sub.w	r1, r9, #2
 8000b8c:	443a      	add	r2, r7
 8000b8e:	e7be      	b.n	8000b0e <__udivmoddi4+0x222>
 8000b90:	45f0      	cmp	r8, lr
 8000b92:	d29d      	bcs.n	8000ad0 <__udivmoddi4+0x1e4>
 8000b94:	ebbe 0302 	subs.w	r3, lr, r2
 8000b98:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000b9c:	3801      	subs	r0, #1
 8000b9e:	46e1      	mov	r9, ip
 8000ba0:	e796      	b.n	8000ad0 <__udivmoddi4+0x1e4>
 8000ba2:	eba7 0909 	sub.w	r9, r7, r9
 8000ba6:	4449      	add	r1, r9
 8000ba8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000bac:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bb0:	fb09 f804 	mul.w	r8, r9, r4
 8000bb4:	e7db      	b.n	8000b6e <__udivmoddi4+0x282>
 8000bb6:	4673      	mov	r3, lr
 8000bb8:	e77f      	b.n	8000aba <__udivmoddi4+0x1ce>
 8000bba:	4650      	mov	r0, sl
 8000bbc:	e766      	b.n	8000a8c <__udivmoddi4+0x1a0>
 8000bbe:	4608      	mov	r0, r1
 8000bc0:	e6fd      	b.n	80009be <__udivmoddi4+0xd2>
 8000bc2:	443b      	add	r3, r7
 8000bc4:	3a02      	subs	r2, #2
 8000bc6:	e733      	b.n	8000a30 <__udivmoddi4+0x144>
 8000bc8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bcc:	443b      	add	r3, r7
 8000bce:	e71c      	b.n	8000a0a <__udivmoddi4+0x11e>
 8000bd0:	4649      	mov	r1, r9
 8000bd2:	e79c      	b.n	8000b0e <__udivmoddi4+0x222>
 8000bd4:	eba1 0109 	sub.w	r1, r1, r9
 8000bd8:	46c4      	mov	ip, r8
 8000bda:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bde:	fb09 f804 	mul.w	r8, r9, r4
 8000be2:	e7c4      	b.n	8000b6e <__udivmoddi4+0x282>

08000be4 <__aeabi_idiv0>:
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <HAL_TIM_PeriodElapsedCallback>:
void routine_move(bool encoder_use);
void routine_slide();
bool routine_wait_for_data(uint8_t data_size);

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM7) {
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a05      	ldr	r2, [pc, #20]	@ (8000c0c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d103      	bne.n	8000c02 <HAL_TIM_PeriodElapsedCallback+0x1a>
		B_MOTOR_ReadEncoder();
 8000bfa:	f001 fe6d 	bl	80028d8 <B_MOTOR_ReadEncoder>
		T_MOTOR_ReadEncoder();
 8000bfe:	f002 f825 	bl	8002c4c <T_MOTOR_ReadEncoder>
	}
}
 8000c02:	bf00      	nop
 8000c04:	3708      	adds	r7, #8
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	40001400 	.word	0x40001400

08000c10 <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim) {
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM9) {
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4a09      	ldr	r2, [pc, #36]	@ (8000c44 <HAL_TIM_OC_DelayElapsedCallback+0x34>)
 8000c1e:	4293      	cmp	r3, r2
 8000c20:	d10c      	bne.n	8000c3c <HAL_TIM_OC_DelayElapsedCallback+0x2c>
		slide.motor.current_steps++;  // 현재 스텝 증가
 8000c22:	4b09      	ldr	r3, [pc, #36]	@ (8000c48 <HAL_TIM_OC_DelayElapsedCallback+0x38>)
 8000c24:	685b      	ldr	r3, [r3, #4]
 8000c26:	3301      	adds	r3, #1
 8000c28:	4a07      	ldr	r2, [pc, #28]	@ (8000c48 <HAL_TIM_OC_DelayElapsedCallback+0x38>)
 8000c2a:	6053      	str	r3, [r2, #4]

		if (slide.motor.current_steps >= slide.motor.total_steps) {
 8000c2c:	4b06      	ldr	r3, [pc, #24]	@ (8000c48 <HAL_TIM_OC_DelayElapsedCallback+0x38>)
 8000c2e:	685a      	ldr	r2, [r3, #4]
 8000c30:	4b05      	ldr	r3, [pc, #20]	@ (8000c48 <HAL_TIM_OC_DelayElapsedCallback+0x38>)
 8000c32:	689b      	ldr	r3, [r3, #8]
 8000c34:	429a      	cmp	r2, r3
 8000c36:	d301      	bcc.n	8000c3c <HAL_TIM_OC_DelayElapsedCallback+0x2c>
			STEP_MOTOR_STOP();       		// 목표 도달 → 모터 정지
 8000c38:	f002 f8e6 	bl	8002e08 <STEP_MOTOR_STOP>
		}
	}
}
 8000c3c:	bf00      	nop
 8000c3e:	3708      	adds	r7, #8
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	40014000 	.word	0x40014000
 8000c48:	20000134 	.word	0x20000134

08000c4c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b084      	sub	sp, #16
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
	// 블루투스 함ㅅ
	if (huart->Instance == USART6)
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	4a6e      	ldr	r2, [pc, #440]	@ (8000e14 <HAL_UART_RxCpltCallback+0x1c8>)
 8000c5a:	4293      	cmp	r3, r2
 8000c5c:	f040 8091 	bne.w	8000d82 <HAL_UART_RxCpltCallback+0x136>
	{
		switch(rxbuffer[0]){
 8000c60:	4b6d      	ldr	r3, [pc, #436]	@ (8000e18 <HAL_UART_RxCpltCallback+0x1cc>)
 8000c62:	781b      	ldrb	r3, [r3, #0]
 8000c64:	3b30      	subs	r3, #48	@ 0x30
 8000c66:	2b06      	cmp	r3, #6
 8000c68:	d87f      	bhi.n	8000d6a <HAL_UART_RxCpltCallback+0x11e>
 8000c6a:	a201      	add	r2, pc, #4	@ (adr r2, 8000c70 <HAL_UART_RxCpltCallback+0x24>)
 8000c6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c70:	08000c8d 	.word	0x08000c8d
 8000c74:	08000cb1 	.word	0x08000cb1
 8000c78:	08000cd5 	.word	0x08000cd5
 8000c7c:	08000cf9 	.word	0x08000cf9
 8000c80:	08000d1d 	.word	0x08000d1d
 8000c84:	08000d77 	.word	0x08000d77
 8000c88:	08000d47 	.word	0x08000d47
			case '0':
				sprintf((char *)txbuffer, "currentStep: %d\r\n", currentStep);
 8000c8c:	4b63      	ldr	r3, [pc, #396]	@ (8000e1c <HAL_UART_RxCpltCallback+0x1d0>)
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	461a      	mov	r2, r3
 8000c92:	4963      	ldr	r1, [pc, #396]	@ (8000e20 <HAL_UART_RxCpltCallback+0x1d4>)
 8000c94:	4863      	ldr	r0, [pc, #396]	@ (8000e24 <HAL_UART_RxCpltCallback+0x1d8>)
 8000c96:	f006 f80f 	bl	8006cb8 <siprintf>
				HAL_UART_Transmit_IT(&huart6, (uint8_t *)txbuffer, strlen((char *)txbuffer));
 8000c9a:	4862      	ldr	r0, [pc, #392]	@ (8000e24 <HAL_UART_RxCpltCallback+0x1d8>)
 8000c9c:	f7ff faa8 	bl	80001f0 <strlen>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	b29b      	uxth	r3, r3
 8000ca4:	461a      	mov	r2, r3
 8000ca6:	495f      	ldr	r1, [pc, #380]	@ (8000e24 <HAL_UART_RxCpltCallback+0x1d8>)
 8000ca8:	485f      	ldr	r0, [pc, #380]	@ (8000e28 <HAL_UART_RxCpltCallback+0x1dc>)
 8000caa:	f004 fe90 	bl	80059ce <HAL_UART_Transmit_IT>
				break;
 8000cae:	e063      	b.n	8000d78 <HAL_UART_RxCpltCallback+0x12c>

			case '1':
				UART_Transmit_EPS32("2");	// 로봇 리프트 상층 중 신호 송신
 8000cb0:	485e      	ldr	r0, [pc, #376]	@ (8000e2c <HAL_UART_RxCpltCallback+0x1e0>)
 8000cb2:	f005 fe53 	bl	800695c <UART_Transmit_EPS32>
				sprintf((char *)txbuffer, "send 2\r\n");
 8000cb6:	495e      	ldr	r1, [pc, #376]	@ (8000e30 <HAL_UART_RxCpltCallback+0x1e4>)
 8000cb8:	485a      	ldr	r0, [pc, #360]	@ (8000e24 <HAL_UART_RxCpltCallback+0x1d8>)
 8000cba:	f005 fffd 	bl	8006cb8 <siprintf>
				HAL_UART_Transmit_IT(&huart6, (uint8_t *)txbuffer, strlen((char *)txbuffer));
 8000cbe:	4859      	ldr	r0, [pc, #356]	@ (8000e24 <HAL_UART_RxCpltCallback+0x1d8>)
 8000cc0:	f7ff fa96 	bl	80001f0 <strlen>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	b29b      	uxth	r3, r3
 8000cc8:	461a      	mov	r2, r3
 8000cca:	4956      	ldr	r1, [pc, #344]	@ (8000e24 <HAL_UART_RxCpltCallback+0x1d8>)
 8000ccc:	4856      	ldr	r0, [pc, #344]	@ (8000e28 <HAL_UART_RxCpltCallback+0x1dc>)
 8000cce:	f004 fe7e 	bl	80059ce <HAL_UART_Transmit_IT>
				break;
 8000cd2:	e051      	b.n	8000d78 <HAL_UART_RxCpltCallback+0x12c>

			case '2':
				UART_Transmit_EPS32("3");	// 로봇 리프트 상층 중 신호 송신
 8000cd4:	4857      	ldr	r0, [pc, #348]	@ (8000e34 <HAL_UART_RxCpltCallback+0x1e8>)
 8000cd6:	f005 fe41 	bl	800695c <UART_Transmit_EPS32>
				sprintf((char *)txbuffer, "send 3\r\n");
 8000cda:	4957      	ldr	r1, [pc, #348]	@ (8000e38 <HAL_UART_RxCpltCallback+0x1ec>)
 8000cdc:	4851      	ldr	r0, [pc, #324]	@ (8000e24 <HAL_UART_RxCpltCallback+0x1d8>)
 8000cde:	f005 ffeb 	bl	8006cb8 <siprintf>
				HAL_UART_Transmit_IT(&huart6, (uint8_t *)txbuffer, strlen((char *)txbuffer));
 8000ce2:	4850      	ldr	r0, [pc, #320]	@ (8000e24 <HAL_UART_RxCpltCallback+0x1d8>)
 8000ce4:	f7ff fa84 	bl	80001f0 <strlen>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	b29b      	uxth	r3, r3
 8000cec:	461a      	mov	r2, r3
 8000cee:	494d      	ldr	r1, [pc, #308]	@ (8000e24 <HAL_UART_RxCpltCallback+0x1d8>)
 8000cf0:	484d      	ldr	r0, [pc, #308]	@ (8000e28 <HAL_UART_RxCpltCallback+0x1dc>)
 8000cf2:	f004 fe6c 	bl	80059ce <HAL_UART_Transmit_IT>
				break;
 8000cf6:	e03f      	b.n	8000d78 <HAL_UART_RxCpltCallback+0x12c>

			case '3':
				UART_Transmit_EPS32("4");	// 로봇 리프트 상층 중 신호 송신
 8000cf8:	4850      	ldr	r0, [pc, #320]	@ (8000e3c <HAL_UART_RxCpltCallback+0x1f0>)
 8000cfa:	f005 fe2f 	bl	800695c <UART_Transmit_EPS32>
				sprintf((char *)txbuffer, "send 4\r\n");
 8000cfe:	4950      	ldr	r1, [pc, #320]	@ (8000e40 <HAL_UART_RxCpltCallback+0x1f4>)
 8000d00:	4848      	ldr	r0, [pc, #288]	@ (8000e24 <HAL_UART_RxCpltCallback+0x1d8>)
 8000d02:	f005 ffd9 	bl	8006cb8 <siprintf>
				HAL_UART_Transmit_IT(&huart6, (uint8_t *)txbuffer, strlen((char *)txbuffer));
 8000d06:	4847      	ldr	r0, [pc, #284]	@ (8000e24 <HAL_UART_RxCpltCallback+0x1d8>)
 8000d08:	f7ff fa72 	bl	80001f0 <strlen>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	b29b      	uxth	r3, r3
 8000d10:	461a      	mov	r2, r3
 8000d12:	4944      	ldr	r1, [pc, #272]	@ (8000e24 <HAL_UART_RxCpltCallback+0x1d8>)
 8000d14:	4844      	ldr	r0, [pc, #272]	@ (8000e28 <HAL_UART_RxCpltCallback+0x1dc>)
 8000d16:	f004 fe5a 	bl	80059ce <HAL_UART_Transmit_IT>
				break;
 8000d1a:	e02d      	b.n	8000d78 <HAL_UART_RxCpltCallback+0x12c>

			case '4':
				currentStep++;
 8000d1c:	4b3f      	ldr	r3, [pc, #252]	@ (8000e1c <HAL_UART_RxCpltCallback+0x1d0>)
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	3301      	adds	r3, #1
 8000d22:	b2da      	uxtb	r2, r3
 8000d24:	4b3d      	ldr	r3, [pc, #244]	@ (8000e1c <HAL_UART_RxCpltCallback+0x1d0>)
 8000d26:	701a      	strb	r2, [r3, #0]
				sprintf((char *)txbuffer, "next\r\n");
 8000d28:	4946      	ldr	r1, [pc, #280]	@ (8000e44 <HAL_UART_RxCpltCallback+0x1f8>)
 8000d2a:	483e      	ldr	r0, [pc, #248]	@ (8000e24 <HAL_UART_RxCpltCallback+0x1d8>)
 8000d2c:	f005 ffc4 	bl	8006cb8 <siprintf>
				HAL_UART_Transmit_IT(&huart6, (uint8_t *)txbuffer, strlen((char *)txbuffer));
 8000d30:	483c      	ldr	r0, [pc, #240]	@ (8000e24 <HAL_UART_RxCpltCallback+0x1d8>)
 8000d32:	f7ff fa5d 	bl	80001f0 <strlen>
 8000d36:	4603      	mov	r3, r0
 8000d38:	b29b      	uxth	r3, r3
 8000d3a:	461a      	mov	r2, r3
 8000d3c:	4939      	ldr	r1, [pc, #228]	@ (8000e24 <HAL_UART_RxCpltCallback+0x1d8>)
 8000d3e:	483a      	ldr	r0, [pc, #232]	@ (8000e28 <HAL_UART_RxCpltCallback+0x1dc>)
 8000d40:	f004 fe45 	bl	80059ce <HAL_UART_Transmit_IT>
				break;
 8000d44:	e018      	b.n	8000d78 <HAL_UART_RxCpltCallback+0x12c>

			case '5':
				break;

			case '6':
				sprintf((char *)txbuffer, "dist: %3d\r\n", dist);
 8000d46:	4b40      	ldr	r3, [pc, #256]	@ (8000e48 <HAL_UART_RxCpltCallback+0x1fc>)
 8000d48:	881b      	ldrh	r3, [r3, #0]
 8000d4a:	461a      	mov	r2, r3
 8000d4c:	493f      	ldr	r1, [pc, #252]	@ (8000e4c <HAL_UART_RxCpltCallback+0x200>)
 8000d4e:	4835      	ldr	r0, [pc, #212]	@ (8000e24 <HAL_UART_RxCpltCallback+0x1d8>)
 8000d50:	f005 ffb2 	bl	8006cb8 <siprintf>
				HAL_UART_Transmit_IT(&huart6, (uint8_t *)txbuffer, strlen((char *)txbuffer));
 8000d54:	4833      	ldr	r0, [pc, #204]	@ (8000e24 <HAL_UART_RxCpltCallback+0x1d8>)
 8000d56:	f7ff fa4b 	bl	80001f0 <strlen>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	b29b      	uxth	r3, r3
 8000d5e:	461a      	mov	r2, r3
 8000d60:	4930      	ldr	r1, [pc, #192]	@ (8000e24 <HAL_UART_RxCpltCallback+0x1d8>)
 8000d62:	4831      	ldr	r0, [pc, #196]	@ (8000e28 <HAL_UART_RxCpltCallback+0x1dc>)
 8000d64:	f004 fe33 	bl	80059ce <HAL_UART_Transmit_IT>
				break;
 8000d68:	e006      	b.n	8000d78 <HAL_UART_RxCpltCallback+0x12c>

			default:
				HAL_UART_Receive_IT(&huart6, rxbuffer, 3);
 8000d6a:	2203      	movs	r2, #3
 8000d6c:	492a      	ldr	r1, [pc, #168]	@ (8000e18 <HAL_UART_RxCpltCallback+0x1cc>)
 8000d6e:	482e      	ldr	r0, [pc, #184]	@ (8000e28 <HAL_UART_RxCpltCallback+0x1dc>)
 8000d70:	f004 fe63 	bl	8005a3a <HAL_UART_Receive_IT>
				break;
 8000d74:	e000      	b.n	8000d78 <HAL_UART_RxCpltCallback+0x12c>
				break;
 8000d76:	bf00      	nop
		}

		HAL_UART_Receive_IT(&huart6, rxbuffer, 3);
 8000d78:	2203      	movs	r2, #3
 8000d7a:	4927      	ldr	r1, [pc, #156]	@ (8000e18 <HAL_UART_RxCpltCallback+0x1cc>)
 8000d7c:	482a      	ldr	r0, [pc, #168]	@ (8000e28 <HAL_UART_RxCpltCallback+0x1dc>)
 8000d7e:	f004 fe5c 	bl	8005a3a <HAL_UART_Receive_IT>
	}

	// 거리 센서 함수
	if (huart->Instance == USART3){
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	4a32      	ldr	r2, [pc, #200]	@ (8000e50 <HAL_UART_RxCpltCallback+0x204>)
 8000d88:	4293      	cmp	r3, r2
 8000d8a:	d13e      	bne.n	8000e0a <HAL_UART_RxCpltCallback+0x1be>
		if (uart[0] == 0x59 && uart[1] == 0x59){
 8000d8c:	4b31      	ldr	r3, [pc, #196]	@ (8000e54 <HAL_UART_RxCpltCallback+0x208>)
 8000d8e:	781b      	ldrb	r3, [r3, #0]
 8000d90:	2b59      	cmp	r3, #89	@ 0x59
 8000d92:	d135      	bne.n	8000e00 <HAL_UART_RxCpltCallback+0x1b4>
 8000d94:	4b2f      	ldr	r3, [pc, #188]	@ (8000e54 <HAL_UART_RxCpltCallback+0x208>)
 8000d96:	785b      	ldrb	r3, [r3, #1]
 8000d98:	2b59      	cmp	r3, #89	@ 0x59
 8000d9a:	d131      	bne.n	8000e00 <HAL_UART_RxCpltCallback+0x1b4>
			check = 0;
 8000d9c:	4b2e      	ldr	r3, [pc, #184]	@ (8000e58 <HAL_UART_RxCpltCallback+0x20c>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	701a      	strb	r2, [r3, #0]
			for (int i=0; i<8; i++) check += uart[i];
 8000da2:	2300      	movs	r3, #0
 8000da4:	60fb      	str	r3, [r7, #12]
 8000da6:	e00c      	b.n	8000dc2 <HAL_UART_RxCpltCallback+0x176>
 8000da8:	4a2a      	ldr	r2, [pc, #168]	@ (8000e54 <HAL_UART_RxCpltCallback+0x208>)
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	4413      	add	r3, r2
 8000dae:	781a      	ldrb	r2, [r3, #0]
 8000db0:	4b29      	ldr	r3, [pc, #164]	@ (8000e58 <HAL_UART_RxCpltCallback+0x20c>)
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	4413      	add	r3, r2
 8000db6:	b2da      	uxtb	r2, r3
 8000db8:	4b27      	ldr	r3, [pc, #156]	@ (8000e58 <HAL_UART_RxCpltCallback+0x20c>)
 8000dba:	701a      	strb	r2, [r3, #0]
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	3301      	adds	r3, #1
 8000dc0:	60fb      	str	r3, [r7, #12]
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	2b07      	cmp	r3, #7
 8000dc6:	ddef      	ble.n	8000da8 <HAL_UART_RxCpltCallback+0x15c>

			if (uart[8] == (check & 0xFF))
 8000dc8:	4b22      	ldr	r3, [pc, #136]	@ (8000e54 <HAL_UART_RxCpltCallback+0x208>)
 8000dca:	7a1a      	ldrb	r2, [r3, #8]
 8000dcc:	4b22      	ldr	r3, [pc, #136]	@ (8000e58 <HAL_UART_RxCpltCallback+0x20c>)
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	429a      	cmp	r2, r3
 8000dd2:	d115      	bne.n	8000e00 <HAL_UART_RxCpltCallback+0x1b4>
			{
				dist = uart[2] + (uart[3]<<8);
 8000dd4:	4b1f      	ldr	r3, [pc, #124]	@ (8000e54 <HAL_UART_RxCpltCallback+0x208>)
 8000dd6:	789b      	ldrb	r3, [r3, #2]
 8000dd8:	461a      	mov	r2, r3
 8000dda:	4b1e      	ldr	r3, [pc, #120]	@ (8000e54 <HAL_UART_RxCpltCallback+0x208>)
 8000ddc:	78db      	ldrb	r3, [r3, #3]
 8000dde:	021b      	lsls	r3, r3, #8
 8000de0:	b29b      	uxth	r3, r3
 8000de2:	4413      	add	r3, r2
 8000de4:	b29a      	uxth	r2, r3
 8000de6:	4b18      	ldr	r3, [pc, #96]	@ (8000e48 <HAL_UART_RxCpltCallback+0x1fc>)
 8000de8:	801a      	strh	r2, [r3, #0]
				strength = uart[4] + (uart[5]<<8);
 8000dea:	4b1a      	ldr	r3, [pc, #104]	@ (8000e54 <HAL_UART_RxCpltCallback+0x208>)
 8000dec:	791b      	ldrb	r3, [r3, #4]
 8000dee:	461a      	mov	r2, r3
 8000df0:	4b18      	ldr	r3, [pc, #96]	@ (8000e54 <HAL_UART_RxCpltCallback+0x208>)
 8000df2:	795b      	ldrb	r3, [r3, #5]
 8000df4:	021b      	lsls	r3, r3, #8
 8000df6:	b29b      	uxth	r3, r3
 8000df8:	4413      	add	r3, r2
 8000dfa:	b29a      	uxth	r2, r3
 8000dfc:	4b17      	ldr	r3, [pc, #92]	@ (8000e5c <HAL_UART_RxCpltCallback+0x210>)
 8000dfe:	801a      	strh	r2, [r3, #0]
			}
		}

		HAL_UART_Receive_IT(&huart3, uart, 9);
 8000e00:	2209      	movs	r2, #9
 8000e02:	4914      	ldr	r1, [pc, #80]	@ (8000e54 <HAL_UART_RxCpltCallback+0x208>)
 8000e04:	4816      	ldr	r0, [pc, #88]	@ (8000e60 <HAL_UART_RxCpltCallback+0x214>)
 8000e06:	f004 fe18 	bl	8005a3a <HAL_UART_Receive_IT>
	}
}
 8000e0a:	bf00      	nop
 8000e0c:	3710      	adds	r7, #16
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	40011400 	.word	0x40011400
 8000e18:	200004d4 	.word	0x200004d4
 8000e1c:	2000063c 	.word	0x2000063c
 8000e20:	08007610 	.word	0x08007610
 8000e24:	200004e8 	.word	0x200004e8
 8000e28:	20000488 	.word	0x20000488
 8000e2c:	08007624 	.word	0x08007624
 8000e30:	08007628 	.word	0x08007628
 8000e34:	08007634 	.word	0x08007634
 8000e38:	08007638 	.word	0x08007638
 8000e3c:	08007644 	.word	0x08007644
 8000e40:	08007648 	.word	0x08007648
 8000e44:	08007654 	.word	0x08007654
 8000e48:	200005ba 	.word	0x200005ba
 8000e4c:	0800765c 	.word	0x0800765c
 8000e50:	40004800 	.word	0x40004800
 8000e54:	200005b0 	.word	0x200005b0
 8000e58:	200005ca 	.word	0x200005ca
 8000e5c:	200005c8 	.word	0x200005c8
 8000e60:	20000440 	.word	0x20000440

08000e64 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e68:	f002 f802 	bl	8002e70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e6c:	f000 f97a 	bl	8001164 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e70:	f000 fdb6 	bl	80019e0 <MX_GPIO_Init>
  MX_TIM8_Init();
 8000e74:	f000 fc10 	bl	8001698 <MX_TIM8_Init>
  MX_TIM1_Init();
 8000e78:	f000 fa02 	bl	8001280 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000e7c:	f000 fa58 	bl	8001330 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000e80:	f000 faaa 	bl	80013d8 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000e84:	f000 fafc 	bl	8001480 <MX_TIM4_Init>
  MX_TIM9_Init();
 8000e88:	f000 fcca 	bl	8001820 <MX_TIM9_Init>
  MX_TIM7_Init();
 8000e8c:	f000 fbce 	bl	800162c <MX_TIM7_Init>
  MX_USART3_UART_Init();
 8000e90:	f000 fd52 	bl	8001938 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 8000e94:	f000 fd26 	bl	80018e4 <MX_USART2_UART_Init>
  MX_TIM5_Init();
 8000e98:	f000 fb46 	bl	8001528 <MX_TIM5_Init>
  MX_USART6_UART_Init();
 8000e9c:	f000 fd76 	bl	800198c <MX_USART6_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000ea0:	f000 f9ca 	bl	8001238 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_IT(&huart6, rxbuffer, 3);	// 블루투스 통신 시작
 8000ea4:	2203      	movs	r2, #3
 8000ea6:	499b      	ldr	r1, [pc, #620]	@ (8001114 <main+0x2b0>)
 8000ea8:	489b      	ldr	r0, [pc, #620]	@ (8001118 <main+0x2b4>)
 8000eaa:	f004 fdc6 	bl	8005a3a <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart3, uart, 9);			// 거리 센서 시작
 8000eae:	2209      	movs	r2, #9
 8000eb0:	499a      	ldr	r1, [pc, #616]	@ (800111c <main+0x2b8>)
 8000eb2:	489b      	ldr	r0, [pc, #620]	@ (8001120 <main+0x2bc>)
 8000eb4:	f004 fdc1 	bl	8005a3a <HAL_UART_Receive_IT>

  HAL_TIM_Base_Start_IT(&htim7);	// 엔코더 카운터 타이머 시작
 8000eb8:	489a      	ldr	r0, [pc, #616]	@ (8001124 <main+0x2c0>)
 8000eba:	f003 f8c1 	bl	8004040 <HAL_TIM_Base_Start_IT>

	// 이동 모터 타이머 초기화 및 변수 초기화
	B_MOTOR_Init();
 8000ebe:	f001 fcc5 	bl	800284c <B_MOTOR_Init>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	4898      	ldr	r0, [pc, #608]	@ (8001128 <main+0x2c4>)
 8000ec6:	f003 fbb3 	bl	8004630 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8000eca:	2104      	movs	r1, #4
 8000ecc:	4896      	ldr	r0, [pc, #600]	@ (8001128 <main+0x2c4>)
 8000ece:	f003 fbaf 	bl	8004630 <HAL_TIM_PWM_Start>
	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8000ed2:	213c      	movs	r1, #60	@ 0x3c
 8000ed4:	4895      	ldr	r0, [pc, #596]	@ (800112c <main+0x2c8>)
 8000ed6:	f003 fd19 	bl	800490c <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8000eda:	213c      	movs	r1, #60	@ 0x3c
 8000edc:	4894      	ldr	r0, [pc, #592]	@ (8001130 <main+0x2cc>)
 8000ede:	f003 fd15 	bl	800490c <HAL_TIM_Encoder_Start>

  // 1차 슬라이드 (스텝 모터)
  STEP_MOTOR_HOLDOFF_OFF();
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	2104      	movs	r1, #4
 8000ee6:	4893      	ldr	r0, [pc, #588]	@ (8001134 <main+0x2d0>)
 8000ee8:	f002 fba8 	bl	800363c <HAL_GPIO_WritePin>

  // 2차 슬라이드 타이머 시작
  T_MOTOR_Init();
 8000eec:	f001 fe64 	bl	8002bb8 <T_MOTOR_Init>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8000ef0:	2108      	movs	r1, #8
 8000ef2:	488d      	ldr	r0, [pc, #564]	@ (8001128 <main+0x2c4>)
 8000ef4:	f003 fb9c 	bl	8004630 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8000ef8:	210c      	movs	r1, #12
 8000efa:	488b      	ldr	r0, [pc, #556]	@ (8001128 <main+0x2c4>)
 8000efc:	f003 fb98 	bl	8004630 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8000f00:	213c      	movs	r1, #60	@ 0x3c
 8000f02:	488d      	ldr	r0, [pc, #564]	@ (8001138 <main+0x2d4>)
 8000f04:	f003 fd02 	bl	800490c <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8000f08:	213c      	movs	r1, #60	@ 0x3c
 8000f0a:	488c      	ldr	r0, [pc, #560]	@ (800113c <main+0x2d8>)
 8000f0c:	f003 fcfe 	bl	800490c <HAL_TIM_Encoder_Start>

  // 슬라이드 그리퍼 (서보 모터)
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, 6);
 8000f10:	4b8b      	ldr	r3, [pc, #556]	@ (8001140 <main+0x2dc>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	2206      	movs	r2, #6
 8000f16:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4, 6);
 8000f18:	4b89      	ldr	r3, [pc, #548]	@ (8001140 <main+0x2dc>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	2206      	movs	r2, #6
 8000f1e:	641a      	str	r2, [r3, #64]	@ 0x40
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 8000f20:	2100      	movs	r1, #0
 8000f22:	4887      	ldr	r0, [pc, #540]	@ (8001140 <main+0x2dc>)
 8000f24:	f003 fb84 	bl	8004630 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 8000f28:	210c      	movs	r1, #12
 8000f2a:	4885      	ldr	r0, [pc, #532]	@ (8001140 <main+0x2dc>)
 8000f2c:	f003 fb80 	bl	8004630 <HAL_TIM_PWM_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
#if 1
    switch (currentStep) {
 8000f30:	4b84      	ldr	r3, [pc, #528]	@ (8001144 <main+0x2e0>)
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	2b09      	cmp	r3, #9
 8000f36:	f200 80e9 	bhi.w	800110c <main+0x2a8>
 8000f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000f40 <main+0xdc>)
 8000f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f40:	08000f69 	.word	0x08000f69
 8000f44:	08000fa7 	.word	0x08000fa7
 8000f48:	08000fd3 	.word	0x08000fd3
 8000f4c:	08000ffd 	.word	0x08000ffd
 8000f50:	08001041 	.word	0x08001041
 8000f54:	08001055 	.word	0x08001055
 8000f58:	08001081 	.word	0x08001081
 8000f5c:	080010a9 	.word	0x080010a9
 8000f60:	080010c5 	.word	0x080010c5
 8000f64:	080010ed 	.word	0x080010ed
/* ******************************************************************************************************************* */
			case STEP_WAIT_FOR_COMMAND:
				// 최초 1회 실행
				if (temp == 1){
 8000f68:	4b77      	ldr	r3, [pc, #476]	@ (8001148 <main+0x2e4>)
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	2b01      	cmp	r3, #1
 8000f6e:	d107      	bne.n	8000f80 <main+0x11c>
					memset(command, 0, COMMAND_MAX_SIZE+2);	// 통신 변수 초기화
 8000f70:	2216      	movs	r2, #22
 8000f72:	2100      	movs	r1, #0
 8000f74:	4875      	ldr	r0, [pc, #468]	@ (800114c <main+0x2e8>)
 8000f76:	f005 fec1 	bl	8006cfc <memset>
					temp = 2;
 8000f7a:	4b73      	ldr	r3, [pc, #460]	@ (8001148 <main+0x2e4>)
 8000f7c:	2202      	movs	r2, #2
 8000f7e:	701a      	strb	r2, [r3, #0]
				}

		    if (routine_wait_for_data(1)) {
 8000f80:	2001      	movs	r0, #1
 8000f82:	f000 fde3 	bl	8001b4c <routine_wait_for_data>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	f000 80ba 	beq.w	8001102 <main+0x29e>
		        UART_Command_Parse();
 8000f8e:	f005 fd55 	bl	8006a3c <UART_Command_Parse>

		        if (currentPosition.io_type == 0)	SERVO_DOWN();
 8000f92:	4b6f      	ldr	r3, [pc, #444]	@ (8001150 <main+0x2ec>)
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d101      	bne.n	8000f9e <main+0x13a>
 8000f9a:	f001 ff57 	bl	8002e4c <SERVO_DOWN>

		        currentStep = STEP_MOVE_INIT_TO_LIFT;
 8000f9e:	4b69      	ldr	r3, [pc, #420]	@ (8001144 <main+0x2e0>)
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	701a      	strb	r2, [r3, #0]
		    }

				break;
 8000fa4:	e0ad      	b.n	8001102 <main+0x29e>
/* ******************************************************************************************************************* */
			case STEP_MOVE_INIT_TO_LIFT:
				// 최초 1회 실행
				if (temp == 2){
 8000fa6:	4b68      	ldr	r3, [pc, #416]	@ (8001148 <main+0x2e4>)
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	2b02      	cmp	r3, #2
 8000fac:	d10d      	bne.n	8000fca <main+0x166>
					goaldist = CELL_LIFT;
 8000fae:	4b69      	ldr	r3, [pc, #420]	@ (8001154 <main+0x2f0>)
 8000fb0:	2299      	movs	r2, #153	@ 0x99
 8000fb2:	801a      	strh	r2, [r3, #0]
					if (currentPosition.floor == 1) temp = 4;
 8000fb4:	4b66      	ldr	r3, [pc, #408]	@ (8001150 <main+0x2ec>)
 8000fb6:	789b      	ldrb	r3, [r3, #2]
 8000fb8:	2b01      	cmp	r3, #1
 8000fba:	d103      	bne.n	8000fc4 <main+0x160>
 8000fbc:	4b62      	ldr	r3, [pc, #392]	@ (8001148 <main+0x2e4>)
 8000fbe:	2204      	movs	r2, #4
 8000fc0:	701a      	strb	r2, [r3, #0]
 8000fc2:	e002      	b.n	8000fca <main+0x166>
					else temp = 3;
 8000fc4:	4b60      	ldr	r3, [pc, #384]	@ (8001148 <main+0x2e4>)
 8000fc6:	2203      	movs	r2, #3
 8000fc8:	701a      	strb	r2, [r3, #0]
				}

				routine_move(false);
 8000fca:	2000      	movs	r0, #0
 8000fcc:	f000 fde8 	bl	8001ba0 <routine_move>

				break;
 8000fd0:	e09c      	b.n	800110c <main+0x2a8>
/* ******************************************************************************************************************* */
			case STEP_WAIT_LIFT_UP:
				// 최초 1회 실행
				if (temp == 3){
 8000fd2:	4b5d      	ldr	r3, [pc, #372]	@ (8001148 <main+0x2e4>)
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	2b03      	cmp	r3, #3
 8000fd8:	d105      	bne.n	8000fe6 <main+0x182>
					UART_Transmit_EPS32("2");	// 로봇 리프트 상층 중 신호 송신
 8000fda:	485f      	ldr	r0, [pc, #380]	@ (8001158 <main+0x2f4>)
 8000fdc:	f005 fcbe 	bl	800695c <UART_Transmit_EPS32>
					temp = 4;
 8000fe0:	4b59      	ldr	r3, [pc, #356]	@ (8001148 <main+0x2e4>)
 8000fe2:	2204      	movs	r2, #4
 8000fe4:	701a      	strb	r2, [r3, #0]
				}

		    if (routine_wait_for_data(1)) {
 8000fe6:	2001      	movs	r0, #1
 8000fe8:	f000 fdb0 	bl	8001b4c <routine_wait_for_data>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	f000 8089 	beq.w	8001106 <main+0x2a2>
		        currentStep = STEP_MOVE_LIFT_TO_SLOT;
 8000ff4:	4b53      	ldr	r3, [pc, #332]	@ (8001144 <main+0x2e0>)
 8000ff6:	2203      	movs	r2, #3
 8000ff8:	701a      	strb	r2, [r3, #0]
		    }
				break;
 8000ffa:	e084      	b.n	8001106 <main+0x2a2>
/* ******************************************************************************************************************* */
			case STEP_MOVE_LIFT_TO_SLOT:
				// 최초 1회 실행
				if (temp == 4){
 8000ffc:	4b52      	ldr	r3, [pc, #328]	@ (8001148 <main+0x2e4>)
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	2b04      	cmp	r3, #4
 8001002:	d119      	bne.n	8001038 <main+0x1d4>
					if (currentPosition.cell == 1) goaldist = CELL_1;
 8001004:	4b52      	ldr	r3, [pc, #328]	@ (8001150 <main+0x2ec>)
 8001006:	78db      	ldrb	r3, [r3, #3]
 8001008:	2b01      	cmp	r3, #1
 800100a:	d103      	bne.n	8001014 <main+0x1b0>
 800100c:	4b51      	ldr	r3, [pc, #324]	@ (8001154 <main+0x2f0>)
 800100e:	2265      	movs	r2, #101	@ 0x65
 8001010:	801a      	strh	r2, [r3, #0]
 8001012:	e00e      	b.n	8001032 <main+0x1ce>
					else if (currentPosition.cell == 2) goaldist = CELL_2;
 8001014:	4b4e      	ldr	r3, [pc, #312]	@ (8001150 <main+0x2ec>)
 8001016:	78db      	ldrb	r3, [r3, #3]
 8001018:	2b02      	cmp	r3, #2
 800101a:	d103      	bne.n	8001024 <main+0x1c0>
 800101c:	4b4d      	ldr	r3, [pc, #308]	@ (8001154 <main+0x2f0>)
 800101e:	2236      	movs	r2, #54	@ 0x36
 8001020:	801a      	strh	r2, [r3, #0]
 8001022:	e006      	b.n	8001032 <main+0x1ce>
					else if (currentPosition.cell == 3) goaldist = CELL_3;
 8001024:	4b4a      	ldr	r3, [pc, #296]	@ (8001150 <main+0x2ec>)
 8001026:	78db      	ldrb	r3, [r3, #3]
 8001028:	2b03      	cmp	r3, #3
 800102a:	d102      	bne.n	8001032 <main+0x1ce>
 800102c:	4b49      	ldr	r3, [pc, #292]	@ (8001154 <main+0x2f0>)
 800102e:	2209      	movs	r2, #9
 8001030:	801a      	strh	r2, [r3, #0]
					temp = 5;
 8001032:	4b45      	ldr	r3, [pc, #276]	@ (8001148 <main+0x2e4>)
 8001034:	2205      	movs	r2, #5
 8001036:	701a      	strb	r2, [r3, #0]
				}

				routine_move(true);
 8001038:	2001      	movs	r0, #1
 800103a:	f000 fdb1 	bl	8001ba0 <routine_move>

				break;
 800103e:	e065      	b.n	800110c <main+0x2a8>
/* ******************************************************************************************************************* */
			case STEP_PERFORM_SLIDE:
				// 최초 1회 실행
				if (temp == 5){
 8001040:	4b41      	ldr	r3, [pc, #260]	@ (8001148 <main+0x2e4>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	2b05      	cmp	r3, #5
 8001046:	d102      	bne.n	800104e <main+0x1ea>
					temp = 6;
 8001048:	4b3f      	ldr	r3, [pc, #252]	@ (8001148 <main+0x2e4>)
 800104a:	2206      	movs	r2, #6
 800104c:	701a      	strb	r2, [r3, #0]
				}

				routine_slide();
 800104e:	f000 fef5 	bl	8001e3c <routine_slide>

				break;
 8001052:	e05b      	b.n	800110c <main+0x2a8>
/* ******************************************************************************************************************* */
			case STEP_MOVE_SLOT_TO_LIFT:
				// 최초 1회 실행
				if (temp == 6){
 8001054:	4b3c      	ldr	r3, [pc, #240]	@ (8001148 <main+0x2e4>)
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	2b06      	cmp	r3, #6
 800105a:	d10d      	bne.n	8001078 <main+0x214>
					goaldist = CELL_LIFT;
 800105c:	4b3d      	ldr	r3, [pc, #244]	@ (8001154 <main+0x2f0>)
 800105e:	2299      	movs	r2, #153	@ 0x99
 8001060:	801a      	strh	r2, [r3, #0]
					if (currentPosition.floor == 1) temp = 8;
 8001062:	4b3b      	ldr	r3, [pc, #236]	@ (8001150 <main+0x2ec>)
 8001064:	789b      	ldrb	r3, [r3, #2]
 8001066:	2b01      	cmp	r3, #1
 8001068:	d103      	bne.n	8001072 <main+0x20e>
 800106a:	4b37      	ldr	r3, [pc, #220]	@ (8001148 <main+0x2e4>)
 800106c:	2208      	movs	r2, #8
 800106e:	701a      	strb	r2, [r3, #0]
 8001070:	e002      	b.n	8001078 <main+0x214>
					else temp = 7;
 8001072:	4b35      	ldr	r3, [pc, #212]	@ (8001148 <main+0x2e4>)
 8001074:	2207      	movs	r2, #7
 8001076:	701a      	strb	r2, [r3, #0]
				}

				routine_move(true);
 8001078:	2001      	movs	r0, #1
 800107a:	f000 fd91 	bl	8001ba0 <routine_move>

				break;
 800107e:	e045      	b.n	800110c <main+0x2a8>
/* ******************************************************************************************************************* */
			case STEP_WAIT_LIFT_DOWN:
				// 최초 1회 실행
				if (temp == 7){
 8001080:	4b31      	ldr	r3, [pc, #196]	@ (8001148 <main+0x2e4>)
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	2b07      	cmp	r3, #7
 8001086:	d105      	bne.n	8001094 <main+0x230>
					UART_Transmit_EPS32("3");	// 로봇 리프트 하강 중 신호 송신
 8001088:	4834      	ldr	r0, [pc, #208]	@ (800115c <main+0x2f8>)
 800108a:	f005 fc67 	bl	800695c <UART_Transmit_EPS32>
					temp = 8;
 800108e:	4b2e      	ldr	r3, [pc, #184]	@ (8001148 <main+0x2e4>)
 8001090:	2208      	movs	r2, #8
 8001092:	701a      	strb	r2, [r3, #0]
				}

		    if (routine_wait_for_data(1)) {
 8001094:	2001      	movs	r0, #1
 8001096:	f000 fd59 	bl	8001b4c <routine_wait_for_data>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d034      	beq.n	800110a <main+0x2a6>
		        currentStep = STEP_MOVE_LIFT_TO_INIT;
 80010a0:	4b28      	ldr	r3, [pc, #160]	@ (8001144 <main+0x2e0>)
 80010a2:	2207      	movs	r2, #7
 80010a4:	701a      	strb	r2, [r3, #0]
		    }

				break;
 80010a6:	e030      	b.n	800110a <main+0x2a6>
/* ******************************************************************************************************************* */
			case STEP_MOVE_LIFT_TO_INIT:
				// 최초 1회 실행
				if (temp == 8){
 80010a8:	4b27      	ldr	r3, [pc, #156]	@ (8001148 <main+0x2e4>)
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	2b08      	cmp	r3, #8
 80010ae:	d105      	bne.n	80010bc <main+0x258>
					goaldist = CELL_INIT;
 80010b0:	4b28      	ldr	r3, [pc, #160]	@ (8001154 <main+0x2f0>)
 80010b2:	22d2      	movs	r2, #210	@ 0xd2
 80010b4:	801a      	strh	r2, [r3, #0]
					temp = 9;
 80010b6:	4b24      	ldr	r3, [pc, #144]	@ (8001148 <main+0x2e4>)
 80010b8:	2209      	movs	r2, #9
 80010ba:	701a      	strb	r2, [r3, #0]
				}

				routine_move(false);
 80010bc:	2000      	movs	r0, #0
 80010be:	f000 fd6f 	bl	8001ba0 <routine_move>

				break;
 80010c2:	e023      	b.n	800110c <main+0x2a8>
/* ******************************************************************************************************************* */
			case STEP_OPERATION_COMPLETE:
				// 최초 1회 실행
				if (temp == 9){
 80010c4:	4b20      	ldr	r3, [pc, #128]	@ (8001148 <main+0x2e4>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	2b09      	cmp	r3, #9
 80010ca:	d10b      	bne.n	80010e4 <main+0x280>
					UART_Transmit_EPS32("4");	// 로봇 동작 확인 완료 신호 송신
 80010cc:	4824      	ldr	r0, [pc, #144]	@ (8001160 <main+0x2fc>)
 80010ce:	f005 fc45 	bl	800695c <UART_Transmit_EPS32>

					if (currentPosition.io_type == 1) SERVO_UP();
 80010d2:	4b1f      	ldr	r3, [pc, #124]	@ (8001150 <main+0x2ec>)
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	2b01      	cmp	r3, #1
 80010d8:	d101      	bne.n	80010de <main+0x27a>
 80010da:	f001 fea5 	bl	8002e28 <SERVO_UP>
					temp = 1;
 80010de:	4b1a      	ldr	r3, [pc, #104]	@ (8001148 <main+0x2e4>)
 80010e0:	2201      	movs	r2, #1
 80010e2:	701a      	strb	r2, [r3, #0]
				}

        currentStep = STEP_WAIT_FOR_COMMAND;
 80010e4:	4b17      	ldr	r3, [pc, #92]	@ (8001144 <main+0x2e0>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	701a      	strb	r2, [r3, #0]

				break;
 80010ea:	e00f      	b.n	800110c <main+0x2a8>
/* ******************************************************************************************************************* */
			case STEP_OPERATION_INCOMPLETE:
				// 최초 1회 실행
				if (temp == 9){
 80010ec:	4b16      	ldr	r3, [pc, #88]	@ (8001148 <main+0x2e4>)
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	2b09      	cmp	r3, #9
 80010f2:	d102      	bne.n	80010fa <main+0x296>
					temp = 1;
 80010f4:	4b14      	ldr	r3, [pc, #80]	@ (8001148 <main+0x2e4>)
 80010f6:	2201      	movs	r2, #1
 80010f8:	701a      	strb	r2, [r3, #0]
				}

        currentStep = STEP_WAIT_FOR_COMMAND;
 80010fa:	4b12      	ldr	r3, [pc, #72]	@ (8001144 <main+0x2e0>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	701a      	strb	r2, [r3, #0]

				break;
 8001100:	e004      	b.n	800110c <main+0x2a8>
				break;
 8001102:	bf00      	nop
 8001104:	e002      	b.n	800110c <main+0x2a8>
				break;
 8001106:	bf00      	nop
 8001108:	e000      	b.n	800110c <main+0x2a8>
				break;
 800110a:	bf00      	nop
/* ******************************************************************************************************************* */
    }
    HAL_Delay(10);
 800110c:	200a      	movs	r0, #10
 800110e:	f001 ff21 	bl	8002f54 <HAL_Delay>
    switch (currentStep) {
 8001112:	e70d      	b.n	8000f30 <main+0xcc>
 8001114:	200004d4 	.word	0x200004d4
 8001118:	20000488 	.word	0x20000488
 800111c:	200005b0 	.word	0x200005b0
 8001120:	20000440 	.word	0x20000440
 8001124:	20000320 	.word	0x20000320
 8001128:	20000368 	.word	0x20000368
 800112c:	200001b8 	.word	0x200001b8
 8001130:	20000200 	.word	0x20000200
 8001134:	40021000 	.word	0x40021000
 8001138:	20000248 	.word	0x20000248
 800113c:	20000290 	.word	0x20000290
 8001140:	200002d8 	.word	0x200002d8
 8001144:	2000063c 	.word	0x2000063c
 8001148:	20000000 	.word	0x20000000
 800114c:	20000644 	.word	0x20000644
 8001150:	20000640 	.word	0x20000640
 8001154:	200005bc 	.word	0x200005bc
 8001158:	08007624 	.word	0x08007624
 800115c:	08007634 	.word	0x08007634
 8001160:	08007644 	.word	0x08007644

08001164 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b094      	sub	sp, #80	@ 0x50
 8001168:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800116a:	f107 0320 	add.w	r3, r7, #32
 800116e:	2230      	movs	r2, #48	@ 0x30
 8001170:	2100      	movs	r1, #0
 8001172:	4618      	mov	r0, r3
 8001174:	f005 fdc2 	bl	8006cfc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001178:	f107 030c 	add.w	r3, r7, #12
 800117c:	2200      	movs	r2, #0
 800117e:	601a      	str	r2, [r3, #0]
 8001180:	605a      	str	r2, [r3, #4]
 8001182:	609a      	str	r2, [r3, #8]
 8001184:	60da      	str	r2, [r3, #12]
 8001186:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001188:	2300      	movs	r3, #0
 800118a:	60bb      	str	r3, [r7, #8]
 800118c:	4b28      	ldr	r3, [pc, #160]	@ (8001230 <SystemClock_Config+0xcc>)
 800118e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001190:	4a27      	ldr	r2, [pc, #156]	@ (8001230 <SystemClock_Config+0xcc>)
 8001192:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001196:	6413      	str	r3, [r2, #64]	@ 0x40
 8001198:	4b25      	ldr	r3, [pc, #148]	@ (8001230 <SystemClock_Config+0xcc>)
 800119a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800119c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011a0:	60bb      	str	r3, [r7, #8]
 80011a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011a4:	2300      	movs	r3, #0
 80011a6:	607b      	str	r3, [r7, #4]
 80011a8:	4b22      	ldr	r3, [pc, #136]	@ (8001234 <SystemClock_Config+0xd0>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4a21      	ldr	r2, [pc, #132]	@ (8001234 <SystemClock_Config+0xd0>)
 80011ae:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80011b2:	6013      	str	r3, [r2, #0]
 80011b4:	4b1f      	ldr	r3, [pc, #124]	@ (8001234 <SystemClock_Config+0xd0>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80011bc:	607b      	str	r3, [r7, #4]
 80011be:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011c0:	2301      	movs	r3, #1
 80011c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80011c4:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80011c8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011ca:	2302      	movs	r3, #2
 80011cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011ce:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80011d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80011d4:	2304      	movs	r3, #4
 80011d6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80011d8:	23a8      	movs	r3, #168	@ 0xa8
 80011da:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011dc:	2302      	movs	r3, #2
 80011de:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80011e0:	2307      	movs	r3, #7
 80011e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011e4:	f107 0320 	add.w	r3, r7, #32
 80011e8:	4618      	mov	r0, r3
 80011ea:	f002 fa41 	bl	8003670 <HAL_RCC_OscConfig>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80011f4:	f000 ff70 	bl	80020d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011f8:	230f      	movs	r3, #15
 80011fa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011fc:	2302      	movs	r3, #2
 80011fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001200:	2300      	movs	r3, #0
 8001202:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001204:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001208:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800120a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800120e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001210:	f107 030c 	add.w	r3, r7, #12
 8001214:	2105      	movs	r1, #5
 8001216:	4618      	mov	r0, r3
 8001218:	f002 fca2 	bl	8003b60 <HAL_RCC_ClockConfig>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001222:	f000 ff59 	bl	80020d8 <Error_Handler>
  }
}
 8001226:	bf00      	nop
 8001228:	3750      	adds	r7, #80	@ 0x50
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	40023800 	.word	0x40023800
 8001234:	40007000 	.word	0x40007000

08001238 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
  /* TIM1_BRK_TIM9_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 800123c:	2200      	movs	r2, #0
 800123e:	2100      	movs	r1, #0
 8001240:	2018      	movs	r0, #24
 8001242:	f001 ff86 	bl	8003152 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8001246:	2018      	movs	r0, #24
 8001248:	f001 ff9f 	bl	800318a <HAL_NVIC_EnableIRQ>
  /* USART2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800124c:	2200      	movs	r2, #0
 800124e:	2100      	movs	r1, #0
 8001250:	2026      	movs	r0, #38	@ 0x26
 8001252:	f001 ff7e 	bl	8003152 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001256:	2026      	movs	r0, #38	@ 0x26
 8001258:	f001 ff97 	bl	800318a <HAL_NVIC_EnableIRQ>
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800125c:	2200      	movs	r2, #0
 800125e:	2100      	movs	r1, #0
 8001260:	2027      	movs	r0, #39	@ 0x27
 8001262:	f001 ff76 	bl	8003152 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001266:	2027      	movs	r0, #39	@ 0x27
 8001268:	f001 ff8f 	bl	800318a <HAL_NVIC_EnableIRQ>
  /* TIM7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800126c:	2200      	movs	r2, #0
 800126e:	2100      	movs	r1, #0
 8001270:	2037      	movs	r0, #55	@ 0x37
 8001272:	f001 ff6e 	bl	8003152 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001276:	2037      	movs	r0, #55	@ 0x37
 8001278:	f001 ff87 	bl	800318a <HAL_NVIC_EnableIRQ>
}
 800127c:	bf00      	nop
 800127e:	bd80      	pop	{r7, pc}

08001280 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b08c      	sub	sp, #48	@ 0x30
 8001284:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001286:	f107 030c 	add.w	r3, r7, #12
 800128a:	2224      	movs	r2, #36	@ 0x24
 800128c:	2100      	movs	r1, #0
 800128e:	4618      	mov	r0, r3
 8001290:	f005 fd34 	bl	8006cfc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001294:	1d3b      	adds	r3, r7, #4
 8001296:	2200      	movs	r2, #0
 8001298:	601a      	str	r2, [r3, #0]
 800129a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800129c:	4b22      	ldr	r3, [pc, #136]	@ (8001328 <MX_TIM1_Init+0xa8>)
 800129e:	4a23      	ldr	r2, [pc, #140]	@ (800132c <MX_TIM1_Init+0xac>)
 80012a0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80012a2:	4b21      	ldr	r3, [pc, #132]	@ (8001328 <MX_TIM1_Init+0xa8>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012a8:	4b1f      	ldr	r3, [pc, #124]	@ (8001328 <MX_TIM1_Init+0xa8>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xFFFF;
 80012ae:	4b1e      	ldr	r3, [pc, #120]	@ (8001328 <MX_TIM1_Init+0xa8>)
 80012b0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012b4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001328 <MX_TIM1_Init+0xa8>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80012bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001328 <MX_TIM1_Init+0xa8>)
 80012be:	2200      	movs	r2, #0
 80012c0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012c2:	4b19      	ldr	r3, [pc, #100]	@ (8001328 <MX_TIM1_Init+0xa8>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80012c8:	2303      	movs	r3, #3
 80012ca:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80012cc:	2300      	movs	r3, #0
 80012ce:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80012d0:	2301      	movs	r3, #1
 80012d2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80012d4:	2300      	movs	r3, #0
 80012d6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80012d8:	2300      	movs	r3, #0
 80012da:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80012dc:	2300      	movs	r3, #0
 80012de:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80012e0:	2301      	movs	r3, #1
 80012e2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80012e4:	2300      	movs	r3, #0
 80012e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80012e8:	2300      	movs	r3, #0
 80012ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80012ec:	f107 030c 	add.w	r3, r7, #12
 80012f0:	4619      	mov	r1, r3
 80012f2:	480d      	ldr	r0, [pc, #52]	@ (8001328 <MX_TIM1_Init+0xa8>)
 80012f4:	f003 fa64 	bl	80047c0 <HAL_TIM_Encoder_Init>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80012fe:	f000 feeb 	bl	80020d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001302:	2300      	movs	r3, #0
 8001304:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001306:	2300      	movs	r3, #0
 8001308:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800130a:	1d3b      	adds	r3, r7, #4
 800130c:	4619      	mov	r1, r3
 800130e:	4806      	ldr	r0, [pc, #24]	@ (8001328 <MX_TIM1_Init+0xa8>)
 8001310:	f004 f994 	bl	800563c <HAL_TIMEx_MasterConfigSynchronization>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 800131a:	f000 fedd 	bl	80020d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800131e:	bf00      	nop
 8001320:	3730      	adds	r7, #48	@ 0x30
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	200001b8 	.word	0x200001b8
 800132c:	40010000 	.word	0x40010000

08001330 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b08c      	sub	sp, #48	@ 0x30
 8001334:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001336:	f107 030c 	add.w	r3, r7, #12
 800133a:	2224      	movs	r2, #36	@ 0x24
 800133c:	2100      	movs	r1, #0
 800133e:	4618      	mov	r0, r3
 8001340:	f005 fcdc 	bl	8006cfc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001344:	1d3b      	adds	r3, r7, #4
 8001346:	2200      	movs	r2, #0
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800134c:	4b21      	ldr	r3, [pc, #132]	@ (80013d4 <MX_TIM2_Init+0xa4>)
 800134e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001352:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001354:	4b1f      	ldr	r3, [pc, #124]	@ (80013d4 <MX_TIM2_Init+0xa4>)
 8001356:	2200      	movs	r2, #0
 8001358:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800135a:	4b1e      	ldr	r3, [pc, #120]	@ (80013d4 <MX_TIM2_Init+0xa4>)
 800135c:	2200      	movs	r2, #0
 800135e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xFFFF;
 8001360:	4b1c      	ldr	r3, [pc, #112]	@ (80013d4 <MX_TIM2_Init+0xa4>)
 8001362:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001366:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001368:	4b1a      	ldr	r3, [pc, #104]	@ (80013d4 <MX_TIM2_Init+0xa4>)
 800136a:	2200      	movs	r2, #0
 800136c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800136e:	4b19      	ldr	r3, [pc, #100]	@ (80013d4 <MX_TIM2_Init+0xa4>)
 8001370:	2200      	movs	r2, #0
 8001372:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001374:	2303      	movs	r3, #3
 8001376:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001378:	2300      	movs	r3, #0
 800137a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800137c:	2301      	movs	r3, #1
 800137e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001380:	2300      	movs	r3, #0
 8001382:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001384:	2300      	movs	r3, #0
 8001386:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001388:	2300      	movs	r3, #0
 800138a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800138c:	2301      	movs	r3, #1
 800138e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001390:	2300      	movs	r3, #0
 8001392:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001394:	2300      	movs	r3, #0
 8001396:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001398:	f107 030c 	add.w	r3, r7, #12
 800139c:	4619      	mov	r1, r3
 800139e:	480d      	ldr	r0, [pc, #52]	@ (80013d4 <MX_TIM2_Init+0xa4>)
 80013a0:	f003 fa0e 	bl	80047c0 <HAL_TIM_Encoder_Init>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80013aa:	f000 fe95 	bl	80020d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013ae:	2300      	movs	r3, #0
 80013b0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013b2:	2300      	movs	r3, #0
 80013b4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013b6:	1d3b      	adds	r3, r7, #4
 80013b8:	4619      	mov	r1, r3
 80013ba:	4806      	ldr	r0, [pc, #24]	@ (80013d4 <MX_TIM2_Init+0xa4>)
 80013bc:	f004 f93e 	bl	800563c <HAL_TIMEx_MasterConfigSynchronization>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80013c6:	f000 fe87 	bl	80020d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80013ca:	bf00      	nop
 80013cc:	3730      	adds	r7, #48	@ 0x30
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	20000200 	.word	0x20000200

080013d8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b08c      	sub	sp, #48	@ 0x30
 80013dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80013de:	f107 030c 	add.w	r3, r7, #12
 80013e2:	2224      	movs	r2, #36	@ 0x24
 80013e4:	2100      	movs	r1, #0
 80013e6:	4618      	mov	r0, r3
 80013e8:	f005 fc88 	bl	8006cfc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013ec:	1d3b      	adds	r3, r7, #4
 80013ee:	2200      	movs	r2, #0
 80013f0:	601a      	str	r2, [r3, #0]
 80013f2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013f4:	4b20      	ldr	r3, [pc, #128]	@ (8001478 <MX_TIM3_Init+0xa0>)
 80013f6:	4a21      	ldr	r2, [pc, #132]	@ (800147c <MX_TIM3_Init+0xa4>)
 80013f8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80013fa:	4b1f      	ldr	r3, [pc, #124]	@ (8001478 <MX_TIM3_Init+0xa0>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001400:	4b1d      	ldr	r3, [pc, #116]	@ (8001478 <MX_TIM3_Init+0xa0>)
 8001402:	2200      	movs	r2, #0
 8001404:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xFFFF;
 8001406:	4b1c      	ldr	r3, [pc, #112]	@ (8001478 <MX_TIM3_Init+0xa0>)
 8001408:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800140c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800140e:	4b1a      	ldr	r3, [pc, #104]	@ (8001478 <MX_TIM3_Init+0xa0>)
 8001410:	2200      	movs	r2, #0
 8001412:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001414:	4b18      	ldr	r3, [pc, #96]	@ (8001478 <MX_TIM3_Init+0xa0>)
 8001416:	2200      	movs	r2, #0
 8001418:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800141a:	2303      	movs	r3, #3
 800141c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800141e:	2300      	movs	r3, #0
 8001420:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001422:	2301      	movs	r3, #1
 8001424:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001426:	2300      	movs	r3, #0
 8001428:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800142a:	2300      	movs	r3, #0
 800142c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800142e:	2300      	movs	r3, #0
 8001430:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001432:	2301      	movs	r3, #1
 8001434:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001436:	2300      	movs	r3, #0
 8001438:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800143a:	2300      	movs	r3, #0
 800143c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800143e:	f107 030c 	add.w	r3, r7, #12
 8001442:	4619      	mov	r1, r3
 8001444:	480c      	ldr	r0, [pc, #48]	@ (8001478 <MX_TIM3_Init+0xa0>)
 8001446:	f003 f9bb 	bl	80047c0 <HAL_TIM_Encoder_Init>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001450:	f000 fe42 	bl	80020d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001454:	2300      	movs	r3, #0
 8001456:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001458:	2300      	movs	r3, #0
 800145a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800145c:	1d3b      	adds	r3, r7, #4
 800145e:	4619      	mov	r1, r3
 8001460:	4805      	ldr	r0, [pc, #20]	@ (8001478 <MX_TIM3_Init+0xa0>)
 8001462:	f004 f8eb 	bl	800563c <HAL_TIMEx_MasterConfigSynchronization>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800146c:	f000 fe34 	bl	80020d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001470:	bf00      	nop
 8001472:	3730      	adds	r7, #48	@ 0x30
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	20000248 	.word	0x20000248
 800147c:	40000400 	.word	0x40000400

08001480 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b08c      	sub	sp, #48	@ 0x30
 8001484:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001486:	f107 030c 	add.w	r3, r7, #12
 800148a:	2224      	movs	r2, #36	@ 0x24
 800148c:	2100      	movs	r1, #0
 800148e:	4618      	mov	r0, r3
 8001490:	f005 fc34 	bl	8006cfc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001494:	1d3b      	adds	r3, r7, #4
 8001496:	2200      	movs	r2, #0
 8001498:	601a      	str	r2, [r3, #0]
 800149a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800149c:	4b20      	ldr	r3, [pc, #128]	@ (8001520 <MX_TIM4_Init+0xa0>)
 800149e:	4a21      	ldr	r2, [pc, #132]	@ (8001524 <MX_TIM4_Init+0xa4>)
 80014a0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80014a2:	4b1f      	ldr	r3, [pc, #124]	@ (8001520 <MX_TIM4_Init+0xa0>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014a8:	4b1d      	ldr	r3, [pc, #116]	@ (8001520 <MX_TIM4_Init+0xa0>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0xFFFF;
 80014ae:	4b1c      	ldr	r3, [pc, #112]	@ (8001520 <MX_TIM4_Init+0xa0>)
 80014b0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014b4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001520 <MX_TIM4_Init+0xa0>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014bc:	4b18      	ldr	r3, [pc, #96]	@ (8001520 <MX_TIM4_Init+0xa0>)
 80014be:	2200      	movs	r2, #0
 80014c0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80014c2:	2303      	movs	r3, #3
 80014c4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80014c6:	2300      	movs	r3, #0
 80014c8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80014ca:	2301      	movs	r3, #1
 80014cc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80014ce:	2300      	movs	r3, #0
 80014d0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80014d2:	2300      	movs	r3, #0
 80014d4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80014d6:	2300      	movs	r3, #0
 80014d8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80014da:	2301      	movs	r3, #1
 80014dc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80014de:	2300      	movs	r3, #0
 80014e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80014e2:	2300      	movs	r3, #0
 80014e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80014e6:	f107 030c 	add.w	r3, r7, #12
 80014ea:	4619      	mov	r1, r3
 80014ec:	480c      	ldr	r0, [pc, #48]	@ (8001520 <MX_TIM4_Init+0xa0>)
 80014ee:	f003 f967 	bl	80047c0 <HAL_TIM_Encoder_Init>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d001      	beq.n	80014fc <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80014f8:	f000 fdee 	bl	80020d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014fc:	2300      	movs	r3, #0
 80014fe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001500:	2300      	movs	r3, #0
 8001502:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001504:	1d3b      	adds	r3, r7, #4
 8001506:	4619      	mov	r1, r3
 8001508:	4805      	ldr	r0, [pc, #20]	@ (8001520 <MX_TIM4_Init+0xa0>)
 800150a:	f004 f897 	bl	800563c <HAL_TIMEx_MasterConfigSynchronization>
 800150e:	4603      	mov	r3, r0
 8001510:	2b00      	cmp	r3, #0
 8001512:	d001      	beq.n	8001518 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001514:	f000 fde0 	bl	80020d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001518:	bf00      	nop
 800151a:	3730      	adds	r7, #48	@ 0x30
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	20000290 	.word	0x20000290
 8001524:	40000800 	.word	0x40000800

08001528 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b08e      	sub	sp, #56	@ 0x38
 800152c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800152e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001532:	2200      	movs	r2, #0
 8001534:	601a      	str	r2, [r3, #0]
 8001536:	605a      	str	r2, [r3, #4]
 8001538:	609a      	str	r2, [r3, #8]
 800153a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800153c:	f107 0320 	add.w	r3, r7, #32
 8001540:	2200      	movs	r2, #0
 8001542:	601a      	str	r2, [r3, #0]
 8001544:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001546:	1d3b      	adds	r3, r7, #4
 8001548:	2200      	movs	r2, #0
 800154a:	601a      	str	r2, [r3, #0]
 800154c:	605a      	str	r2, [r3, #4]
 800154e:	609a      	str	r2, [r3, #8]
 8001550:	60da      	str	r2, [r3, #12]
 8001552:	611a      	str	r2, [r3, #16]
 8001554:	615a      	str	r2, [r3, #20]
 8001556:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001558:	4b32      	ldr	r3, [pc, #200]	@ (8001624 <MX_TIM5_Init+0xfc>)
 800155a:	4a33      	ldr	r2, [pc, #204]	@ (8001628 <MX_TIM5_Init+0x100>)
 800155c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 21000-1;
 800155e:	4b31      	ldr	r3, [pc, #196]	@ (8001624 <MX_TIM5_Init+0xfc>)
 8001560:	f245 2207 	movw	r2, #20999	@ 0x5207
 8001564:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001566:	4b2f      	ldr	r3, [pc, #188]	@ (8001624 <MX_TIM5_Init+0xfc>)
 8001568:	2200      	movs	r2, #0
 800156a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 80-1;
 800156c:	4b2d      	ldr	r3, [pc, #180]	@ (8001624 <MX_TIM5_Init+0xfc>)
 800156e:	224f      	movs	r2, #79	@ 0x4f
 8001570:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001572:	4b2c      	ldr	r3, [pc, #176]	@ (8001624 <MX_TIM5_Init+0xfc>)
 8001574:	2200      	movs	r2, #0
 8001576:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001578:	4b2a      	ldr	r3, [pc, #168]	@ (8001624 <MX_TIM5_Init+0xfc>)
 800157a:	2200      	movs	r2, #0
 800157c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800157e:	4829      	ldr	r0, [pc, #164]	@ (8001624 <MX_TIM5_Init+0xfc>)
 8001580:	f002 fd0e 	bl	8003fa0 <HAL_TIM_Base_Init>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 800158a:	f000 fda5 	bl	80020d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800158e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001592:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001594:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001598:	4619      	mov	r1, r3
 800159a:	4822      	ldr	r0, [pc, #136]	@ (8001624 <MX_TIM5_Init+0xfc>)
 800159c:	f003 fc52 	bl	8004e44 <HAL_TIM_ConfigClockSource>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 80015a6:	f000 fd97 	bl	80020d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80015aa:	481e      	ldr	r0, [pc, #120]	@ (8001624 <MX_TIM5_Init+0xfc>)
 80015ac:	f002 ffe6 	bl	800457c <HAL_TIM_PWM_Init>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d001      	beq.n	80015ba <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 80015b6:	f000 fd8f 	bl	80020d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015ba:	2300      	movs	r3, #0
 80015bc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015be:	2300      	movs	r3, #0
 80015c0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80015c2:	f107 0320 	add.w	r3, r7, #32
 80015c6:	4619      	mov	r1, r3
 80015c8:	4816      	ldr	r0, [pc, #88]	@ (8001624 <MX_TIM5_Init+0xfc>)
 80015ca:	f004 f837 	bl	800563c <HAL_TIMEx_MasterConfigSynchronization>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 80015d4:	f000 fd80 	bl	80020d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015d8:	2360      	movs	r3, #96	@ 0x60
 80015da:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 6;
 80015dc:	2306      	movs	r3, #6
 80015de:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015e0:	2300      	movs	r3, #0
 80015e2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015e4:	2300      	movs	r3, #0
 80015e6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015e8:	1d3b      	adds	r3, r7, #4
 80015ea:	2200      	movs	r2, #0
 80015ec:	4619      	mov	r1, r3
 80015ee:	480d      	ldr	r0, [pc, #52]	@ (8001624 <MX_TIM5_Init+0xfc>)
 80015f0:	f003 fb66 	bl	8004cc0 <HAL_TIM_PWM_ConfigChannel>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 80015fa:	f000 fd6d 	bl	80020d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80015fe:	1d3b      	adds	r3, r7, #4
 8001600:	220c      	movs	r2, #12
 8001602:	4619      	mov	r1, r3
 8001604:	4807      	ldr	r0, [pc, #28]	@ (8001624 <MX_TIM5_Init+0xfc>)
 8001606:	f003 fb5b 	bl	8004cc0 <HAL_TIM_PWM_ConfigChannel>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <MX_TIM5_Init+0xec>
  {
    Error_Handler();
 8001610:	f000 fd62 	bl	80020d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001614:	4803      	ldr	r0, [pc, #12]	@ (8001624 <MX_TIM5_Init+0xfc>)
 8001616:	f000 fef9 	bl	800240c <HAL_TIM_MspPostInit>

}
 800161a:	bf00      	nop
 800161c:	3738      	adds	r7, #56	@ 0x38
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	200002d8 	.word	0x200002d8
 8001628:	40000c00 	.word	0x40000c00

0800162c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001632:	463b      	mov	r3, r7
 8001634:	2200      	movs	r2, #0
 8001636:	601a      	str	r2, [r3, #0]
 8001638:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800163a:	4b15      	ldr	r3, [pc, #84]	@ (8001690 <MX_TIM7_Init+0x64>)
 800163c:	4a15      	ldr	r2, [pc, #84]	@ (8001694 <MX_TIM7_Init+0x68>)
 800163e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 84-1;
 8001640:	4b13      	ldr	r3, [pc, #76]	@ (8001690 <MX_TIM7_Init+0x64>)
 8001642:	2253      	movs	r2, #83	@ 0x53
 8001644:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001646:	4b12      	ldr	r3, [pc, #72]	@ (8001690 <MX_TIM7_Init+0x64>)
 8001648:	2200      	movs	r2, #0
 800164a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000-1;
 800164c:	4b10      	ldr	r3, [pc, #64]	@ (8001690 <MX_TIM7_Init+0x64>)
 800164e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001652:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001654:	4b0e      	ldr	r3, [pc, #56]	@ (8001690 <MX_TIM7_Init+0x64>)
 8001656:	2200      	movs	r2, #0
 8001658:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800165a:	480d      	ldr	r0, [pc, #52]	@ (8001690 <MX_TIM7_Init+0x64>)
 800165c:	f002 fca0 	bl	8003fa0 <HAL_TIM_Base_Init>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d001      	beq.n	800166a <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8001666:	f000 fd37 	bl	80020d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800166a:	2300      	movs	r3, #0
 800166c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800166e:	2300      	movs	r3, #0
 8001670:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001672:	463b      	mov	r3, r7
 8001674:	4619      	mov	r1, r3
 8001676:	4806      	ldr	r0, [pc, #24]	@ (8001690 <MX_TIM7_Init+0x64>)
 8001678:	f003 ffe0 	bl	800563c <HAL_TIMEx_MasterConfigSynchronization>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8001682:	f000 fd29 	bl	80020d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001686:	bf00      	nop
 8001688:	3708      	adds	r7, #8
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	20000320 	.word	0x20000320
 8001694:	40001400 	.word	0x40001400

08001698 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b096      	sub	sp, #88	@ 0x58
 800169c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800169e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80016a2:	2200      	movs	r2, #0
 80016a4:	601a      	str	r2, [r3, #0]
 80016a6:	605a      	str	r2, [r3, #4]
 80016a8:	609a      	str	r2, [r3, #8]
 80016aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016ac:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80016b0:	2200      	movs	r2, #0
 80016b2:	601a      	str	r2, [r3, #0]
 80016b4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016ba:	2200      	movs	r2, #0
 80016bc:	601a      	str	r2, [r3, #0]
 80016be:	605a      	str	r2, [r3, #4]
 80016c0:	609a      	str	r2, [r3, #8]
 80016c2:	60da      	str	r2, [r3, #12]
 80016c4:	611a      	str	r2, [r3, #16]
 80016c6:	615a      	str	r2, [r3, #20]
 80016c8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80016ca:	1d3b      	adds	r3, r7, #4
 80016cc:	2220      	movs	r2, #32
 80016ce:	2100      	movs	r1, #0
 80016d0:	4618      	mov	r0, r3
 80016d2:	f005 fb13 	bl	8006cfc <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80016d6:	4b50      	ldr	r3, [pc, #320]	@ (8001818 <MX_TIM8_Init+0x180>)
 80016d8:	4a50      	ldr	r2, [pc, #320]	@ (800181c <MX_TIM8_Init+0x184>)
 80016da:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 84-1;
 80016dc:	4b4e      	ldr	r3, [pc, #312]	@ (8001818 <MX_TIM8_Init+0x180>)
 80016de:	2253      	movs	r2, #83	@ 0x53
 80016e0:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016e2:	4b4d      	ldr	r3, [pc, #308]	@ (8001818 <MX_TIM8_Init+0x180>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 100-1;
 80016e8:	4b4b      	ldr	r3, [pc, #300]	@ (8001818 <MX_TIM8_Init+0x180>)
 80016ea:	2263      	movs	r2, #99	@ 0x63
 80016ec:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016ee:	4b4a      	ldr	r3, [pc, #296]	@ (8001818 <MX_TIM8_Init+0x180>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80016f4:	4b48      	ldr	r3, [pc, #288]	@ (8001818 <MX_TIM8_Init+0x180>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016fa:	4b47      	ldr	r3, [pc, #284]	@ (8001818 <MX_TIM8_Init+0x180>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001700:	4845      	ldr	r0, [pc, #276]	@ (8001818 <MX_TIM8_Init+0x180>)
 8001702:	f002 fc4d 	bl	8003fa0 <HAL_TIM_Base_Init>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d001      	beq.n	8001710 <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 800170c:	f000 fce4 	bl	80020d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001710:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001714:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001716:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800171a:	4619      	mov	r1, r3
 800171c:	483e      	ldr	r0, [pc, #248]	@ (8001818 <MX_TIM8_Init+0x180>)
 800171e:	f003 fb91 	bl	8004e44 <HAL_TIM_ConfigClockSource>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 8001728:	f000 fcd6 	bl	80020d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800172c:	483a      	ldr	r0, [pc, #232]	@ (8001818 <MX_TIM8_Init+0x180>)
 800172e:	f002 ff25 	bl	800457c <HAL_TIM_PWM_Init>
 8001732:	4603      	mov	r3, r0
 8001734:	2b00      	cmp	r3, #0
 8001736:	d001      	beq.n	800173c <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8001738:	f000 fcce 	bl	80020d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800173c:	2300      	movs	r3, #0
 800173e:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001740:	2300      	movs	r3, #0
 8001742:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001744:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001748:	4619      	mov	r1, r3
 800174a:	4833      	ldr	r0, [pc, #204]	@ (8001818 <MX_TIM8_Init+0x180>)
 800174c:	f003 ff76 	bl	800563c <HAL_TIMEx_MasterConfigSynchronization>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 8001756:	f000 fcbf 	bl	80020d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800175a:	2360      	movs	r3, #96	@ 0x60
 800175c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 800175e:	2300      	movs	r3, #0
 8001760:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001762:	2300      	movs	r3, #0
 8001764:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001766:	2300      	movs	r3, #0
 8001768:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800176a:	2300      	movs	r3, #0
 800176c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800176e:	2300      	movs	r3, #0
 8001770:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001772:	2300      	movs	r3, #0
 8001774:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001776:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800177a:	2200      	movs	r2, #0
 800177c:	4619      	mov	r1, r3
 800177e:	4826      	ldr	r0, [pc, #152]	@ (8001818 <MX_TIM8_Init+0x180>)
 8001780:	f003 fa9e 	bl	8004cc0 <HAL_TIM_PWM_ConfigChannel>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d001      	beq.n	800178e <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 800178a:	f000 fca5 	bl	80020d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800178e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001792:	2204      	movs	r2, #4
 8001794:	4619      	mov	r1, r3
 8001796:	4820      	ldr	r0, [pc, #128]	@ (8001818 <MX_TIM8_Init+0x180>)
 8001798:	f003 fa92 	bl	8004cc0 <HAL_TIM_PWM_ConfigChannel>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d001      	beq.n	80017a6 <MX_TIM8_Init+0x10e>
  {
    Error_Handler();
 80017a2:	f000 fc99 	bl	80020d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80017a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017aa:	2208      	movs	r2, #8
 80017ac:	4619      	mov	r1, r3
 80017ae:	481a      	ldr	r0, [pc, #104]	@ (8001818 <MX_TIM8_Init+0x180>)
 80017b0:	f003 fa86 	bl	8004cc0 <HAL_TIM_PWM_ConfigChannel>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <MX_TIM8_Init+0x126>
  {
    Error_Handler();
 80017ba:	f000 fc8d 	bl	80020d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80017be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017c2:	220c      	movs	r2, #12
 80017c4:	4619      	mov	r1, r3
 80017c6:	4814      	ldr	r0, [pc, #80]	@ (8001818 <MX_TIM8_Init+0x180>)
 80017c8:	f003 fa7a 	bl	8004cc0 <HAL_TIM_PWM_ConfigChannel>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d001      	beq.n	80017d6 <MX_TIM8_Init+0x13e>
  {
    Error_Handler();
 80017d2:	f000 fc81 	bl	80020d8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80017d6:	2300      	movs	r3, #0
 80017d8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80017da:	2300      	movs	r3, #0
 80017dc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80017de:	2300      	movs	r3, #0
 80017e0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80017e2:	2300      	movs	r3, #0
 80017e4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80017e6:	2300      	movs	r3, #0
 80017e8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80017ea:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017ee:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80017f0:	2300      	movs	r3, #0
 80017f2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80017f4:	1d3b      	adds	r3, r7, #4
 80017f6:	4619      	mov	r1, r3
 80017f8:	4807      	ldr	r0, [pc, #28]	@ (8001818 <MX_TIM8_Init+0x180>)
 80017fa:	f003 ff9b 	bl	8005734 <HAL_TIMEx_ConfigBreakDeadTime>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d001      	beq.n	8001808 <MX_TIM8_Init+0x170>
  {
    Error_Handler();
 8001804:	f000 fc68 	bl	80020d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001808:	4803      	ldr	r0, [pc, #12]	@ (8001818 <MX_TIM8_Init+0x180>)
 800180a:	f000 fdff 	bl	800240c <HAL_TIM_MspPostInit>

}
 800180e:	bf00      	nop
 8001810:	3758      	adds	r7, #88	@ 0x58
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	20000368 	.word	0x20000368
 800181c:	40010400 	.word	0x40010400

08001820 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b08c      	sub	sp, #48	@ 0x30
 8001824:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001826:	f107 0320 	add.w	r3, r7, #32
 800182a:	2200      	movs	r2, #0
 800182c:	601a      	str	r2, [r3, #0]
 800182e:	605a      	str	r2, [r3, #4]
 8001830:	609a      	str	r2, [r3, #8]
 8001832:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001834:	1d3b      	adds	r3, r7, #4
 8001836:	2200      	movs	r2, #0
 8001838:	601a      	str	r2, [r3, #0]
 800183a:	605a      	str	r2, [r3, #4]
 800183c:	609a      	str	r2, [r3, #8]
 800183e:	60da      	str	r2, [r3, #12]
 8001840:	611a      	str	r2, [r3, #16]
 8001842:	615a      	str	r2, [r3, #20]
 8001844:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001846:	4b25      	ldr	r3, [pc, #148]	@ (80018dc <MX_TIM9_Init+0xbc>)
 8001848:	4a25      	ldr	r2, [pc, #148]	@ (80018e0 <MX_TIM9_Init+0xc0>)
 800184a:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 168-1;
 800184c:	4b23      	ldr	r3, [pc, #140]	@ (80018dc <MX_TIM9_Init+0xbc>)
 800184e:	22a7      	movs	r2, #167	@ 0xa7
 8001850:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001852:	4b22      	ldr	r3, [pc, #136]	@ (80018dc <MX_TIM9_Init+0xbc>)
 8001854:	2200      	movs	r2, #0
 8001856:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 180-1;
 8001858:	4b20      	ldr	r3, [pc, #128]	@ (80018dc <MX_TIM9_Init+0xbc>)
 800185a:	22b3      	movs	r2, #179	@ 0xb3
 800185c:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800185e:	4b1f      	ldr	r3, [pc, #124]	@ (80018dc <MX_TIM9_Init+0xbc>)
 8001860:	2200      	movs	r2, #0
 8001862:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001864:	4b1d      	ldr	r3, [pc, #116]	@ (80018dc <MX_TIM9_Init+0xbc>)
 8001866:	2200      	movs	r2, #0
 8001868:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 800186a:	481c      	ldr	r0, [pc, #112]	@ (80018dc <MX_TIM9_Init+0xbc>)
 800186c:	f002 fb98 	bl	8003fa0 <HAL_TIM_Base_Init>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <MX_TIM9_Init+0x5a>
  {
    Error_Handler();
 8001876:	f000 fc2f 	bl	80020d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800187a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800187e:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001880:	f107 0320 	add.w	r3, r7, #32
 8001884:	4619      	mov	r1, r3
 8001886:	4815      	ldr	r0, [pc, #84]	@ (80018dc <MX_TIM9_Init+0xbc>)
 8001888:	f003 fadc 	bl	8004e44 <HAL_TIM_ConfigClockSource>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d001      	beq.n	8001896 <MX_TIM9_Init+0x76>
  {
    Error_Handler();
 8001892:	f000 fc21 	bl	80020d8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim9) != HAL_OK)
 8001896:	4811      	ldr	r0, [pc, #68]	@ (80018dc <MX_TIM9_Init+0xbc>)
 8001898:	f002 fc42 	bl	8004120 <HAL_TIM_OC_Init>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <MX_TIM9_Init+0x86>
  {
    Error_Handler();
 80018a2:	f000 fc19 	bl	80020d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80018a6:	2330      	movs	r3, #48	@ 0x30
 80018a8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80018aa:	2300      	movs	r3, #0
 80018ac:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018ae:	2300      	movs	r3, #0
 80018b0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018b2:	2300      	movs	r3, #0
 80018b4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018b6:	1d3b      	adds	r3, r7, #4
 80018b8:	2200      	movs	r2, #0
 80018ba:	4619      	mov	r1, r3
 80018bc:	4807      	ldr	r0, [pc, #28]	@ (80018dc <MX_TIM9_Init+0xbc>)
 80018be:	f003 f9a3 	bl	8004c08 <HAL_TIM_OC_ConfigChannel>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <MX_TIM9_Init+0xac>
  {
    Error_Handler();
 80018c8:	f000 fc06 	bl	80020d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 80018cc:	4803      	ldr	r0, [pc, #12]	@ (80018dc <MX_TIM9_Init+0xbc>)
 80018ce:	f000 fd9d 	bl	800240c <HAL_TIM_MspPostInit>

}
 80018d2:	bf00      	nop
 80018d4:	3730      	adds	r7, #48	@ 0x30
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	200003b0 	.word	0x200003b0
 80018e0:	40014000 	.word	0x40014000

080018e4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80018e8:	4b11      	ldr	r3, [pc, #68]	@ (8001930 <MX_USART2_UART_Init+0x4c>)
 80018ea:	4a12      	ldr	r2, [pc, #72]	@ (8001934 <MX_USART2_UART_Init+0x50>)
 80018ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 57600;
 80018ee:	4b10      	ldr	r3, [pc, #64]	@ (8001930 <MX_USART2_UART_Init+0x4c>)
 80018f0:	f44f 4261 	mov.w	r2, #57600	@ 0xe100
 80018f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80018f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001930 <MX_USART2_UART_Init+0x4c>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80018fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001930 <MX_USART2_UART_Init+0x4c>)
 80018fe:	2200      	movs	r2, #0
 8001900:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001902:	4b0b      	ldr	r3, [pc, #44]	@ (8001930 <MX_USART2_UART_Init+0x4c>)
 8001904:	2200      	movs	r2, #0
 8001906:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001908:	4b09      	ldr	r3, [pc, #36]	@ (8001930 <MX_USART2_UART_Init+0x4c>)
 800190a:	220c      	movs	r2, #12
 800190c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800190e:	4b08      	ldr	r3, [pc, #32]	@ (8001930 <MX_USART2_UART_Init+0x4c>)
 8001910:	2200      	movs	r2, #0
 8001912:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001914:	4b06      	ldr	r3, [pc, #24]	@ (8001930 <MX_USART2_UART_Init+0x4c>)
 8001916:	2200      	movs	r2, #0
 8001918:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800191a:	4805      	ldr	r0, [pc, #20]	@ (8001930 <MX_USART2_UART_Init+0x4c>)
 800191c:	f003 ff70 	bl	8005800 <HAL_UART_Init>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d001      	beq.n	800192a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001926:	f000 fbd7 	bl	80020d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800192a:	bf00      	nop
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	200003f8 	.word	0x200003f8
 8001934:	40004400 	.word	0x40004400

08001938 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800193c:	4b11      	ldr	r3, [pc, #68]	@ (8001984 <MX_USART3_UART_Init+0x4c>)
 800193e:	4a12      	ldr	r2, [pc, #72]	@ (8001988 <MX_USART3_UART_Init+0x50>)
 8001940:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001942:	4b10      	ldr	r3, [pc, #64]	@ (8001984 <MX_USART3_UART_Init+0x4c>)
 8001944:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001948:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800194a:	4b0e      	ldr	r3, [pc, #56]	@ (8001984 <MX_USART3_UART_Init+0x4c>)
 800194c:	2200      	movs	r2, #0
 800194e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001950:	4b0c      	ldr	r3, [pc, #48]	@ (8001984 <MX_USART3_UART_Init+0x4c>)
 8001952:	2200      	movs	r2, #0
 8001954:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001956:	4b0b      	ldr	r3, [pc, #44]	@ (8001984 <MX_USART3_UART_Init+0x4c>)
 8001958:	2200      	movs	r2, #0
 800195a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800195c:	4b09      	ldr	r3, [pc, #36]	@ (8001984 <MX_USART3_UART_Init+0x4c>)
 800195e:	220c      	movs	r2, #12
 8001960:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001962:	4b08      	ldr	r3, [pc, #32]	@ (8001984 <MX_USART3_UART_Init+0x4c>)
 8001964:	2200      	movs	r2, #0
 8001966:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001968:	4b06      	ldr	r3, [pc, #24]	@ (8001984 <MX_USART3_UART_Init+0x4c>)
 800196a:	2200      	movs	r2, #0
 800196c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800196e:	4805      	ldr	r0, [pc, #20]	@ (8001984 <MX_USART3_UART_Init+0x4c>)
 8001970:	f003 ff46 	bl	8005800 <HAL_UART_Init>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d001      	beq.n	800197e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800197a:	f000 fbad 	bl	80020d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800197e:	bf00      	nop
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	20000440 	.word	0x20000440
 8001988:	40004800 	.word	0x40004800

0800198c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001990:	4b11      	ldr	r3, [pc, #68]	@ (80019d8 <MX_USART6_UART_Init+0x4c>)
 8001992:	4a12      	ldr	r2, [pc, #72]	@ (80019dc <MX_USART6_UART_Init+0x50>)
 8001994:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8001996:	4b10      	ldr	r3, [pc, #64]	@ (80019d8 <MX_USART6_UART_Init+0x4c>)
 8001998:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800199c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800199e:	4b0e      	ldr	r3, [pc, #56]	@ (80019d8 <MX_USART6_UART_Init+0x4c>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80019a4:	4b0c      	ldr	r3, [pc, #48]	@ (80019d8 <MX_USART6_UART_Init+0x4c>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80019aa:	4b0b      	ldr	r3, [pc, #44]	@ (80019d8 <MX_USART6_UART_Init+0x4c>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80019b0:	4b09      	ldr	r3, [pc, #36]	@ (80019d8 <MX_USART6_UART_Init+0x4c>)
 80019b2:	220c      	movs	r2, #12
 80019b4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019b6:	4b08      	ldr	r3, [pc, #32]	@ (80019d8 <MX_USART6_UART_Init+0x4c>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80019bc:	4b06      	ldr	r3, [pc, #24]	@ (80019d8 <MX_USART6_UART_Init+0x4c>)
 80019be:	2200      	movs	r2, #0
 80019c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80019c2:	4805      	ldr	r0, [pc, #20]	@ (80019d8 <MX_USART6_UART_Init+0x4c>)
 80019c4:	f003 ff1c 	bl	8005800 <HAL_UART_Init>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d001      	beq.n	80019d2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80019ce:	f000 fb83 	bl	80020d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80019d2:	bf00      	nop
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	20000488 	.word	0x20000488
 80019dc:	40011400 	.word	0x40011400

080019e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b08c      	sub	sp, #48	@ 0x30
 80019e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e6:	f107 031c 	add.w	r3, r7, #28
 80019ea:	2200      	movs	r2, #0
 80019ec:	601a      	str	r2, [r3, #0]
 80019ee:	605a      	str	r2, [r3, #4]
 80019f0:	609a      	str	r2, [r3, #8]
 80019f2:	60da      	str	r2, [r3, #12]
 80019f4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80019f6:	2300      	movs	r3, #0
 80019f8:	61bb      	str	r3, [r7, #24]
 80019fa:	4b50      	ldr	r3, [pc, #320]	@ (8001b3c <MX_GPIO_Init+0x15c>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019fe:	4a4f      	ldr	r2, [pc, #316]	@ (8001b3c <MX_GPIO_Init+0x15c>)
 8001a00:	f043 0310 	orr.w	r3, r3, #16
 8001a04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a06:	4b4d      	ldr	r3, [pc, #308]	@ (8001b3c <MX_GPIO_Init+0x15c>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0a:	f003 0310 	and.w	r3, r3, #16
 8001a0e:	61bb      	str	r3, [r7, #24]
 8001a10:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a12:	2300      	movs	r3, #0
 8001a14:	617b      	str	r3, [r7, #20]
 8001a16:	4b49      	ldr	r3, [pc, #292]	@ (8001b3c <MX_GPIO_Init+0x15c>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1a:	4a48      	ldr	r2, [pc, #288]	@ (8001b3c <MX_GPIO_Init+0x15c>)
 8001a1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a22:	4b46      	ldr	r3, [pc, #280]	@ (8001b3c <MX_GPIO_Init+0x15c>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a2a:	617b      	str	r3, [r7, #20]
 8001a2c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a2e:	2300      	movs	r3, #0
 8001a30:	613b      	str	r3, [r7, #16]
 8001a32:	4b42      	ldr	r3, [pc, #264]	@ (8001b3c <MX_GPIO_Init+0x15c>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a36:	4a41      	ldr	r2, [pc, #260]	@ (8001b3c <MX_GPIO_Init+0x15c>)
 8001a38:	f043 0301 	orr.w	r3, r3, #1
 8001a3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a3e:	4b3f      	ldr	r3, [pc, #252]	@ (8001b3c <MX_GPIO_Init+0x15c>)
 8001a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a42:	f003 0301 	and.w	r3, r3, #1
 8001a46:	613b      	str	r3, [r7, #16]
 8001a48:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	60fb      	str	r3, [r7, #12]
 8001a4e:	4b3b      	ldr	r3, [pc, #236]	@ (8001b3c <MX_GPIO_Init+0x15c>)
 8001a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a52:	4a3a      	ldr	r2, [pc, #232]	@ (8001b3c <MX_GPIO_Init+0x15c>)
 8001a54:	f043 0302 	orr.w	r3, r3, #2
 8001a58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a5a:	4b38      	ldr	r3, [pc, #224]	@ (8001b3c <MX_GPIO_Init+0x15c>)
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5e:	f003 0302 	and.w	r3, r3, #2
 8001a62:	60fb      	str	r3, [r7, #12]
 8001a64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a66:	2300      	movs	r3, #0
 8001a68:	60bb      	str	r3, [r7, #8]
 8001a6a:	4b34      	ldr	r3, [pc, #208]	@ (8001b3c <MX_GPIO_Init+0x15c>)
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6e:	4a33      	ldr	r2, [pc, #204]	@ (8001b3c <MX_GPIO_Init+0x15c>)
 8001a70:	f043 0308 	orr.w	r3, r3, #8
 8001a74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a76:	4b31      	ldr	r3, [pc, #196]	@ (8001b3c <MX_GPIO_Init+0x15c>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7a:	f003 0308 	and.w	r3, r3, #8
 8001a7e:	60bb      	str	r3, [r7, #8]
 8001a80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a82:	2300      	movs	r3, #0
 8001a84:	607b      	str	r3, [r7, #4]
 8001a86:	4b2d      	ldr	r3, [pc, #180]	@ (8001b3c <MX_GPIO_Init+0x15c>)
 8001a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a8a:	4a2c      	ldr	r2, [pc, #176]	@ (8001b3c <MX_GPIO_Init+0x15c>)
 8001a8c:	f043 0304 	orr.w	r3, r3, #4
 8001a90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a92:	4b2a      	ldr	r3, [pc, #168]	@ (8001b3c <MX_GPIO_Init+0x15c>)
 8001a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a96:	f003 0304 	and.w	r3, r3, #4
 8001a9a:	607b      	str	r3, [r7, #4]
 8001a9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	603b      	str	r3, [r7, #0]
 8001aa2:	4b26      	ldr	r3, [pc, #152]	@ (8001b3c <MX_GPIO_Init+0x15c>)
 8001aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa6:	4a25      	ldr	r2, [pc, #148]	@ (8001b3c <MX_GPIO_Init+0x15c>)
 8001aa8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001aac:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aae:	4b23      	ldr	r3, [pc, #140]	@ (8001b3c <MX_GPIO_Init+0x15c>)
 8001ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ab6:	603b      	str	r3, [r7, #0]
 8001ab8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_8
 8001aba:	2200      	movs	r2, #0
 8001abc:	f24c 1194 	movw	r1, #49556	@ 0xc194
 8001ac0:	481f      	ldr	r0, [pc, #124]	@ (8001b40 <MX_GPIO_Init+0x160>)
 8001ac2:	f001 fdbb 	bl	800363c <HAL_GPIO_WritePin>
                          |GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	2160      	movs	r1, #96	@ 0x60
 8001aca:	481e      	ldr	r0, [pc, #120]	@ (8001b44 <MX_GPIO_Init+0x164>)
 8001acc:	f001 fdb6 	bl	800363c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8001ad6:	481c      	ldr	r0, [pc, #112]	@ (8001b48 <MX_GPIO_Init+0x168>)
 8001ad8:	f001 fdb0 	bl	800363c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE4 PE7 PE8
                           PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_8
 8001adc:	f24c 1394 	movw	r3, #49556	@ 0xc194
 8001ae0:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001aea:	2302      	movs	r3, #2
 8001aec:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001aee:	f107 031c 	add.w	r3, r7, #28
 8001af2:	4619      	mov	r1, r3
 8001af4:	4812      	ldr	r0, [pc, #72]	@ (8001b40 <MX_GPIO_Init+0x160>)
 8001af6:	f001 fbf5 	bl	80032e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001afa:	2360      	movs	r3, #96	@ 0x60
 8001afc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001afe:	2301      	movs	r3, #1
 8001b00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b02:	2300      	movs	r3, #0
 8001b04:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b06:	2302      	movs	r3, #2
 8001b08:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b0a:	f107 031c 	add.w	r3, r7, #28
 8001b0e:	4619      	mov	r1, r3
 8001b10:	480c      	ldr	r0, [pc, #48]	@ (8001b44 <MX_GPIO_Init+0x164>)
 8001b12:	f001 fbe7 	bl	80032e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001b16:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001b1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b20:	2300      	movs	r3, #0
 8001b22:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b24:	2302      	movs	r3, #2
 8001b26:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b28:	f107 031c 	add.w	r3, r7, #28
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	4806      	ldr	r0, [pc, #24]	@ (8001b48 <MX_GPIO_Init+0x168>)
 8001b30:	f001 fbd8 	bl	80032e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001b34:	bf00      	nop
 8001b36:	3730      	adds	r7, #48	@ 0x30
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	40023800 	.word	0x40023800
 8001b40:	40021000 	.word	0x40021000
 8001b44:	40020000 	.word	0x40020000
 8001b48:	40020c00 	.word	0x40020c00

08001b4c <routine_wait_for_data>:

/* USER CODE BEGIN 4 */
/* ******************************************************************************************************************* */
bool routine_wait_for_data(uint8_t data_size)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b082      	sub	sp, #8
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	4603      	mov	r3, r0
 8001b54:	71fb      	strb	r3, [r7, #7]
  UART_Receive_ESP32();                     				// 데이터 수신 대기
 8001b56:	f004 ff15 	bl	8006984 <UART_Receive_ESP32>
  num++;
 8001b5a:	4b0d      	ldr	r3, [pc, #52]	@ (8001b90 <routine_wait_for_data+0x44>)
 8001b5c:	781b      	ldrb	r3, [r3, #0]
 8001b5e:	3301      	adds	r3, #1
 8001b60:	b2da      	uxtb	r2, r3
 8001b62:	4b0b      	ldr	r3, [pc, #44]	@ (8001b90 <routine_wait_for_data+0x44>)
 8001b64:	701a      	strb	r2, [r3, #0]
  UART_Command_Vaildate(data_size, currentStep);    // 유효성 검사
 8001b66:	4b0b      	ldr	r3, [pc, #44]	@ (8001b94 <routine_wait_for_data+0x48>)
 8001b68:	781a      	ldrb	r2, [r3, #0]
 8001b6a:	79fb      	ldrb	r3, [r7, #7]
 8001b6c:	4611      	mov	r1, r2
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f004 ff1c 	bl	80069ac <UART_Command_Vaildate>

  if (Rx_flag) {
 8001b74:	4b08      	ldr	r3, [pc, #32]	@ (8001b98 <routine_wait_for_data+0x4c>)
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d004      	beq.n	8001b86 <routine_wait_for_data+0x3a>
      Rx_flag = false;                    				  // 수신 플래그 초기화
 8001b7c:	4b06      	ldr	r3, [pc, #24]	@ (8001b98 <routine_wait_for_data+0x4c>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	701a      	strb	r2, [r3, #0]
      return true;
 8001b82:	2301      	movs	r3, #1
 8001b84:	e000      	b.n	8001b88 <routine_wait_for_data+0x3c>
  }
  return false;
 8001b86:	2300      	movs	r3, #0
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	3708      	adds	r7, #8
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	200004d0 	.word	0x200004d0
 8001b94:	2000063c 	.word	0x2000063c
 8001b98:	2000065a 	.word	0x2000065a
 8001b9c:	00000000 	.word	0x00000000

08001ba0 <routine_move>:

void routine_move(bool use_encoder)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	71fb      	strb	r3, [r7, #7]
  switch (robot_state) {
 8001baa:	4b99      	ldr	r3, [pc, #612]	@ (8001e10 <routine_move+0x270>)
 8001bac:	781b      	ldrb	r3, [r3, #0]
 8001bae:	2b05      	cmp	r3, #5
 8001bb0:	f200 8123 	bhi.w	8001dfa <routine_move+0x25a>
 8001bb4:	a201      	add	r2, pc, #4	@ (adr r2, 8001bbc <routine_move+0x1c>)
 8001bb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bba:	bf00      	nop
 8001bbc:	08001bd5 	.word	0x08001bd5
 8001bc0:	08001be7 	.word	0x08001be7
 8001bc4:	08001c2d 	.word	0x08001c2d
 8001bc8:	08001d11 	.word	0x08001d11
 8001bcc:	08001d33 	.word	0x08001d33
 8001bd0:	08001d89 	.word	0x08001d89
/* ******************************************************************************************************************* */
      case ROBOT_STATE_INIT:

      	HAL_Delay(10);
 8001bd4:	200a      	movs	r0, #10
 8001bd6:	f001 f9bd 	bl	8002f54 <HAL_Delay>
      	B_MOTOR_Init();
 8001bda:	f000 fe37 	bl	800284c <B_MOTOR_Init>

      	robot_state = ROBOT_STATE_DISTANCE_CALC;
 8001bde:	4b8c      	ldr	r3, [pc, #560]	@ (8001e10 <routine_move+0x270>)
 8001be0:	2201      	movs	r2, #1
 8001be2:	701a      	strb	r2, [r3, #0]
        break;
 8001be4:	e109      	b.n	8001dfa <routine_move+0x25a>

/* ******************************************************************************************************************* */
      case ROBOT_STATE_DISTANCE_CALC:

				d_error = dist - goaldist;
 8001be6:	4b8b      	ldr	r3, [pc, #556]	@ (8001e14 <routine_move+0x274>)
 8001be8:	881b      	ldrh	r3, [r3, #0]
 8001bea:	461a      	mov	r2, r3
 8001bec:	4b8a      	ldr	r3, [pc, #552]	@ (8001e18 <routine_move+0x278>)
 8001bee:	881b      	ldrh	r3, [r3, #0]
 8001bf0:	1ad3      	subs	r3, r2, r3
 8001bf2:	4a8a      	ldr	r2, [pc, #552]	@ (8001e1c <routine_move+0x27c>)
 8001bf4:	6013      	str	r3, [r2, #0]
				ticks = ENCODER_COUNTS_PER_CM * ((abs(d_error)-10));
 8001bf6:	4b89      	ldr	r3, [pc, #548]	@ (8001e1c <routine_move+0x27c>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	bfb8      	it	lt
 8001bfe:	425b      	neglt	r3, r3
 8001c00:	3b0a      	subs	r3, #10
 8001c02:	4618      	mov	r0, r3
 8001c04:	f7fe fdc8 	bl	8000798 <__aeabi_i2d>
 8001c08:	a37f      	add	r3, pc, #508	@ (adr r3, 8001e08 <routine_move+0x268>)
 8001c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c0e:	f7fe fb47 	bl	80002a0 <__aeabi_dmul>
 8001c12:	4602      	mov	r2, r0
 8001c14:	460b      	mov	r3, r1
 8001c16:	4610      	mov	r0, r2
 8001c18:	4619      	mov	r1, r3
 8001c1a:	f7fe fe27 	bl	800086c <__aeabi_d2iz>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	4a7f      	ldr	r2, [pc, #508]	@ (8001e20 <routine_move+0x280>)
 8001c22:	6013      	str	r3, [r2, #0]

      	robot_state = ROBOT_STATE_MOTOR_START;
 8001c24:	4b7a      	ldr	r3, [pc, #488]	@ (8001e10 <routine_move+0x270>)
 8001c26:	2202      	movs	r2, #2
 8001c28:	701a      	strb	r2, [r3, #0]
        break;
 8001c2a:	e0e6      	b.n	8001dfa <routine_move+0x25a>

/* ******************************************************************************************************************* */
      case ROBOT_STATE_MOTOR_START:

				if (use_encoder) {
 8001c2c:	79fb      	ldrb	r3, [r7, #7]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d036      	beq.n	8001ca0 <routine_move+0x100>
					if (d_error >= 0) {
 8001c32:	4b7a      	ldr	r3, [pc, #488]	@ (8001e1c <routine_move+0x27c>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	db17      	blt.n	8001c6a <routine_move+0xca>
						L_B_Motor.PID.Target32 = -ticks;
 8001c3a:	4b79      	ldr	r3, [pc, #484]	@ (8001e20 <routine_move+0x280>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	425b      	negs	r3, r3
 8001c40:	4a78      	ldr	r2, [pc, #480]	@ (8001e24 <routine_move+0x284>)
 8001c42:	6253      	str	r3, [r2, #36]	@ 0x24
						R_B_Motor.PID.Target32 = ticks;
 8001c44:	4b76      	ldr	r3, [pc, #472]	@ (8001e20 <routine_move+0x280>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a77      	ldr	r2, [pc, #476]	@ (8001e28 <routine_move+0x288>)
 8001c4a:	6253      	str	r3, [r2, #36]	@ 0x24
						B_MOTOR_L_DIR_CCW();
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001c52:	4876      	ldr	r0, [pc, #472]	@ (8001e2c <routine_move+0x28c>)
 8001c54:	f001 fcf2 	bl	800363c <HAL_GPIO_WritePin>
						B_MOTOR_R_DIR_CW();
 8001c58:	2201      	movs	r2, #1
 8001c5a:	2140      	movs	r1, #64	@ 0x40
 8001c5c:	4874      	ldr	r0, [pc, #464]	@ (8001e30 <routine_move+0x290>)
 8001c5e:	f001 fced 	bl	800363c <HAL_GPIO_WritePin>
						HAL_Delay(10);
 8001c62:	200a      	movs	r0, #10
 8001c64:	f001 f976 	bl	8002f54 <HAL_Delay>
 8001c68:	e016      	b.n	8001c98 <routine_move+0xf8>
					}
					else {
						L_B_Motor.PID.Target32 = ticks;
 8001c6a:	4b6d      	ldr	r3, [pc, #436]	@ (8001e20 <routine_move+0x280>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4a6d      	ldr	r2, [pc, #436]	@ (8001e24 <routine_move+0x284>)
 8001c70:	6253      	str	r3, [r2, #36]	@ 0x24
						R_B_Motor.PID.Target32 = -ticks;
 8001c72:	4b6b      	ldr	r3, [pc, #428]	@ (8001e20 <routine_move+0x280>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	425b      	negs	r3, r3
 8001c78:	4a6b      	ldr	r2, [pc, #428]	@ (8001e28 <routine_move+0x288>)
 8001c7a:	6253      	str	r3, [r2, #36]	@ 0x24
						B_MOTOR_L_DIR_CW();
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001c82:	486a      	ldr	r0, [pc, #424]	@ (8001e2c <routine_move+0x28c>)
 8001c84:	f001 fcda 	bl	800363c <HAL_GPIO_WritePin>
						B_MOTOR_R_DIR_CCW();
 8001c88:	2200      	movs	r2, #0
 8001c8a:	2140      	movs	r1, #64	@ 0x40
 8001c8c:	4868      	ldr	r0, [pc, #416]	@ (8001e30 <routine_move+0x290>)
 8001c8e:	f001 fcd5 	bl	800363c <HAL_GPIO_WritePin>
						HAL_Delay(10);
 8001c92:	200a      	movs	r0, #10
 8001c94:	f001 f95e 	bl	8002f54 <HAL_Delay>
					}

					robot_state = ROBOT_STATE_ENCODER_APPROACH;
 8001c98:	4b5d      	ldr	r3, [pc, #372]	@ (8001e10 <routine_move+0x270>)
 8001c9a:	2203      	movs	r2, #3
 8001c9c:	701a      	strb	r2, [r3, #0]
 8001c9e:	e02b      	b.n	8001cf8 <routine_move+0x158>
				}
				else{
					if (d_error >= 0) {
 8001ca0:	4b5e      	ldr	r3, [pc, #376]	@ (8001e1c <routine_move+0x27c>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	db0e      	blt.n	8001cc6 <routine_move+0x126>
						B_MOTOR_L_DIR_CCW();
 8001ca8:	2200      	movs	r2, #0
 8001caa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001cae:	485f      	ldr	r0, [pc, #380]	@ (8001e2c <routine_move+0x28c>)
 8001cb0:	f001 fcc4 	bl	800363c <HAL_GPIO_WritePin>
						B_MOTOR_R_DIR_CW();
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	2140      	movs	r1, #64	@ 0x40
 8001cb8:	485d      	ldr	r0, [pc, #372]	@ (8001e30 <routine_move+0x290>)
 8001cba:	f001 fcbf 	bl	800363c <HAL_GPIO_WritePin>
						HAL_Delay(10);
 8001cbe:	200a      	movs	r0, #10
 8001cc0:	f001 f948 	bl	8002f54 <HAL_Delay>
 8001cc4:	e00d      	b.n	8001ce2 <routine_move+0x142>
					}
					else{
						B_MOTOR_L_DIR_CW();
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001ccc:	4857      	ldr	r0, [pc, #348]	@ (8001e2c <routine_move+0x28c>)
 8001cce:	f001 fcb5 	bl	800363c <HAL_GPIO_WritePin>
						B_MOTOR_R_DIR_CCW();
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	2140      	movs	r1, #64	@ 0x40
 8001cd6:	4856      	ldr	r0, [pc, #344]	@ (8001e30 <routine_move+0x290>)
 8001cd8:	f001 fcb0 	bl	800363c <HAL_GPIO_WritePin>
						HAL_Delay(10);
 8001cdc:	200a      	movs	r0, #10
 8001cde:	f001 f939 	bl	8002f54 <HAL_Delay>
					}

					B_MOTOR_SETPWM(&L_B_Motor, L_B_PWM_MIN);
 8001ce2:	2114      	movs	r1, #20
 8001ce4:	484f      	ldr	r0, [pc, #316]	@ (8001e24 <routine_move+0x284>)
 8001ce6:	f000 fe59 	bl	800299c <B_MOTOR_SETPWM>
					B_MOTOR_SETPWM(&R_B_Motor, R_B_PWM_MIN);
 8001cea:	2114      	movs	r1, #20
 8001cec:	484e      	ldr	r0, [pc, #312]	@ (8001e28 <routine_move+0x288>)
 8001cee:	f000 fe55 	bl	800299c <B_MOTOR_SETPWM>

					robot_state = ROBOT_STATE_SENSOR_APPROACH;
 8001cf2:	4b47      	ldr	r3, [pc, #284]	@ (8001e10 <routine_move+0x270>)
 8001cf4:	2204      	movs	r2, #4
 8001cf6:	701a      	strb	r2, [r3, #0]
				}

				B_MOTOR_L_ENABLE();
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001cfe:	484b      	ldr	r0, [pc, #300]	@ (8001e2c <routine_move+0x28c>)
 8001d00:	f001 fc9c 	bl	800363c <HAL_GPIO_WritePin>
				B_MOTOR_R_ENABLE();
 8001d04:	2200      	movs	r2, #0
 8001d06:	2120      	movs	r1, #32
 8001d08:	4849      	ldr	r0, [pc, #292]	@ (8001e30 <routine_move+0x290>)
 8001d0a:	f001 fc97 	bl	800363c <HAL_GPIO_WritePin>

				break;
 8001d0e:	e074      	b.n	8001dfa <routine_move+0x25a>

/* ******************************************************************************************************************* */
      case ROBOT_STATE_ENCODER_APPROACH:

      	B_MOTOR_PidControl();	// PID 제어 반복
 8001d10:	f000 fe86 	bl	8002a20 <B_MOTOR_PidControl>

      	if (L_B_Motor.flag && R_B_Motor.flag){
 8001d14:	4b43      	ldr	r3, [pc, #268]	@ (8001e24 <routine_move+0x284>)
 8001d16:	781b      	ldrb	r3, [r3, #0]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d06b      	beq.n	8001df4 <routine_move+0x254>
 8001d1c:	4b42      	ldr	r3, [pc, #264]	@ (8001e28 <routine_move+0x288>)
 8001d1e:	781b      	ldrb	r3, [r3, #0]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d067      	beq.n	8001df4 <routine_move+0x254>
      		HAL_Delay(200);
 8001d24:	20c8      	movs	r0, #200	@ 0xc8
 8001d26:	f001 f915 	bl	8002f54 <HAL_Delay>
      		robot_state = ROBOT_STATE_SENSOR_APPROACH;
 8001d2a:	4b39      	ldr	r3, [pc, #228]	@ (8001e10 <routine_move+0x270>)
 8001d2c:	2204      	movs	r2, #4
 8001d2e:	701a      	strb	r2, [r3, #0]
      	}

				break;
 8001d30:	e060      	b.n	8001df4 <routine_move+0x254>

/* ******************************************************************************************************************* */
      case ROBOT_STATE_SENSOR_APPROACH:

				B_MOTOR_L_ENABLE();
 8001d32:	2200      	movs	r2, #0
 8001d34:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001d38:	483c      	ldr	r0, [pc, #240]	@ (8001e2c <routine_move+0x28c>)
 8001d3a:	f001 fc7f 	bl	800363c <HAL_GPIO_WritePin>
				B_MOTOR_R_ENABLE();
 8001d3e:	2200      	movs	r2, #0
 8001d40:	2120      	movs	r1, #32
 8001d42:	483b      	ldr	r0, [pc, #236]	@ (8001e30 <routine_move+0x290>)
 8001d44:	f001 fc7a 	bl	800363c <HAL_GPIO_WritePin>

      	if (abs(dist - goaldist) <= 1){
 8001d48:	4b32      	ldr	r3, [pc, #200]	@ (8001e14 <routine_move+0x274>)
 8001d4a:	881b      	ldrh	r3, [r3, #0]
 8001d4c:	461a      	mov	r2, r3
 8001d4e:	4b32      	ldr	r3, [pc, #200]	@ (8001e18 <routine_move+0x278>)
 8001d50:	881b      	ldrh	r3, [r3, #0]
 8001d52:	1ad3      	subs	r3, r2, r3
 8001d54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d58:	db4e      	blt.n	8001df8 <routine_move+0x258>
 8001d5a:	4b2e      	ldr	r3, [pc, #184]	@ (8001e14 <routine_move+0x274>)
 8001d5c:	881b      	ldrh	r3, [r3, #0]
 8001d5e:	461a      	mov	r2, r3
 8001d60:	4b2d      	ldr	r3, [pc, #180]	@ (8001e18 <routine_move+0x278>)
 8001d62:	881b      	ldrh	r3, [r3, #0]
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	2b01      	cmp	r3, #1
 8001d68:	dc46      	bgt.n	8001df8 <routine_move+0x258>
					B_MOTOR_L_DISABLE();
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001d70:	482e      	ldr	r0, [pc, #184]	@ (8001e2c <routine_move+0x28c>)
 8001d72:	f001 fc63 	bl	800363c <HAL_GPIO_WritePin>
					B_MOTOR_R_DISABLE();
 8001d76:	2201      	movs	r2, #1
 8001d78:	2120      	movs	r1, #32
 8001d7a:	482d      	ldr	r0, [pc, #180]	@ (8001e30 <routine_move+0x290>)
 8001d7c:	f001 fc5e 	bl	800363c <HAL_GPIO_WritePin>
					robot_state = ROBOT_STATE_DONE;
 8001d80:	4b23      	ldr	r3, [pc, #140]	@ (8001e10 <routine_move+0x270>)
 8001d82:	2205      	movs	r2, #5
 8001d84:	701a      	strb	r2, [r3, #0]
      	}

				break;
 8001d86:	e037      	b.n	8001df8 <routine_move+0x258>

/* ******************************************************************************************************************* */
      case ROBOT_STATE_DONE:

      	robot_state = ROBOT_STATE_INIT;
 8001d88:	4b21      	ldr	r3, [pc, #132]	@ (8001e10 <routine_move+0x270>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	701a      	strb	r2, [r3, #0]

      	if (currentStep == STEP_MOVE_INIT_TO_LIFT) {
 8001d8e:	4b29      	ldr	r3, [pc, #164]	@ (8001e34 <routine_move+0x294>)
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	2b01      	cmp	r3, #1
 8001d94:	d10b      	bne.n	8001dae <routine_move+0x20e>
      		if (currentPosition.floor == 1) currentStep = STEP_MOVE_LIFT_TO_SLOT;
 8001d96:	4b28      	ldr	r3, [pc, #160]	@ (8001e38 <routine_move+0x298>)
 8001d98:	789b      	ldrb	r3, [r3, #2]
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d103      	bne.n	8001da6 <routine_move+0x206>
 8001d9e:	4b25      	ldr	r3, [pc, #148]	@ (8001e34 <routine_move+0x294>)
 8001da0:	2203      	movs	r2, #3
 8001da2:	701a      	strb	r2, [r3, #0]
 8001da4:	e022      	b.n	8001dec <routine_move+0x24c>
      		else currentStep = STEP_WAIT_LIFT_UP;
 8001da6:	4b23      	ldr	r3, [pc, #140]	@ (8001e34 <routine_move+0x294>)
 8001da8:	2202      	movs	r2, #2
 8001daa:	701a      	strb	r2, [r3, #0]
 8001dac:	e01e      	b.n	8001dec <routine_move+0x24c>
      	}
      	else if (currentStep == STEP_MOVE_LIFT_TO_SLOT)	{
 8001dae:	4b21      	ldr	r3, [pc, #132]	@ (8001e34 <routine_move+0x294>)
 8001db0:	781b      	ldrb	r3, [r3, #0]
 8001db2:	2b03      	cmp	r3, #3
 8001db4:	d103      	bne.n	8001dbe <routine_move+0x21e>
      		currentStep = STEP_PERFORM_SLIDE;
 8001db6:	4b1f      	ldr	r3, [pc, #124]	@ (8001e34 <routine_move+0x294>)
 8001db8:	2204      	movs	r2, #4
 8001dba:	701a      	strb	r2, [r3, #0]
 8001dbc:	e016      	b.n	8001dec <routine_move+0x24c>
      	}
      	else if (currentStep == STEP_MOVE_SLOT_TO_LIFT) {
 8001dbe:	4b1d      	ldr	r3, [pc, #116]	@ (8001e34 <routine_move+0x294>)
 8001dc0:	781b      	ldrb	r3, [r3, #0]
 8001dc2:	2b05      	cmp	r3, #5
 8001dc4:	d10b      	bne.n	8001dde <routine_move+0x23e>
      		if (currentPosition.floor == 1) currentStep = STEP_MOVE_LIFT_TO_INIT;
 8001dc6:	4b1c      	ldr	r3, [pc, #112]	@ (8001e38 <routine_move+0x298>)
 8001dc8:	789b      	ldrb	r3, [r3, #2]
 8001dca:	2b01      	cmp	r3, #1
 8001dcc:	d103      	bne.n	8001dd6 <routine_move+0x236>
 8001dce:	4b19      	ldr	r3, [pc, #100]	@ (8001e34 <routine_move+0x294>)
 8001dd0:	2207      	movs	r2, #7
 8001dd2:	701a      	strb	r2, [r3, #0]
 8001dd4:	e00a      	b.n	8001dec <routine_move+0x24c>
      		else currentStep = STEP_WAIT_LIFT_DOWN;
 8001dd6:	4b17      	ldr	r3, [pc, #92]	@ (8001e34 <routine_move+0x294>)
 8001dd8:	2206      	movs	r2, #6
 8001dda:	701a      	strb	r2, [r3, #0]
 8001ddc:	e006      	b.n	8001dec <routine_move+0x24c>
      	}
      	else if (currentStep == STEP_MOVE_LIFT_TO_INIT) {
 8001dde:	4b15      	ldr	r3, [pc, #84]	@ (8001e34 <routine_move+0x294>)
 8001de0:	781b      	ldrb	r3, [r3, #0]
 8001de2:	2b07      	cmp	r3, #7
 8001de4:	d102      	bne.n	8001dec <routine_move+0x24c>
      		currentStep = STEP_OPERATION_COMPLETE;
 8001de6:	4b13      	ldr	r3, [pc, #76]	@ (8001e34 <routine_move+0x294>)
 8001de8:	2208      	movs	r2, #8
 8001dea:	701a      	strb	r2, [r3, #0]
      	}

      	HAL_Delay(100);
 8001dec:	2064      	movs	r0, #100	@ 0x64
 8001dee:	f001 f8b1 	bl	8002f54 <HAL_Delay>
				break;
 8001df2:	e002      	b.n	8001dfa <routine_move+0x25a>
				break;
 8001df4:	bf00      	nop
 8001df6:	e000      	b.n	8001dfa <routine_move+0x25a>
				break;
 8001df8:	bf00      	nop
/* ******************************************************************************************************************* */
  }
}
 8001dfa:	bf00      	nop
 8001dfc:	3708      	adds	r7, #8
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	f3af 8000 	nop.w
 8001e08:	b9edb076 	.word	0xb9edb076
 8001e0c:	4093a7d7 	.word	0x4093a7d7
 8001e10:	20000634 	.word	0x20000634
 8001e14:	200005ba 	.word	0x200005ba
 8001e18:	200005bc 	.word	0x200005bc
 8001e1c:	200005c0 	.word	0x200005c0
 8001e20:	200005c4 	.word	0x200005c4
 8001e24:	20000008 	.word	0x20000008
 8001e28:	2000006c 	.word	0x2000006c
 8001e2c:	40020c00 	.word	0x40020c00
 8001e30:	40020000 	.word	0x40020000
 8001e34:	2000063c 	.word	0x2000063c
 8001e38:	20000640 	.word	0x20000640

08001e3c <routine_slide>:

void routine_slide()
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
  switch (slide_state) {
 8001e40:	4b9d      	ldr	r3, [pc, #628]	@ (80020b8 <routine_slide+0x27c>)
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	2b06      	cmp	r3, #6
 8001e46:	f200 8135 	bhi.w	80020b4 <routine_slide+0x278>
 8001e4a:	a201      	add	r2, pc, #4	@ (adr r2, 8001e50 <routine_slide+0x14>)
 8001e4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e50:	08001e6d 	.word	0x08001e6d
 8001e54:	08001ecb 	.word	0x08001ecb
 8001e58:	08001f69 	.word	0x08001f69
 8001e5c:	08001f93 	.word	0x08001f93
 8001e60:	08001fc5 	.word	0x08001fc5
 8001e64:	08002077 	.word	0x08002077
 8001e68:	0800209b 	.word	0x0800209b
/* ******************************************************************************************************************* */
      case SLIDE_STATE_INIT:

      	HAL_Delay(10);
 8001e6c:	200a      	movs	r0, #10
 8001e6e:	f001 f871 	bl	8002f54 <HAL_Delay>

      	if (currentPosition.io_type == 0) {
 8001e72:	4b92      	ldr	r3, [pc, #584]	@ (80020bc <routine_slide+0x280>)
 8001e74:	781b      	ldrb	r3, [r3, #0]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d103      	bne.n	8001e82 <routine_slide+0x46>
      		slide.mode = SLIDE_MODE_IN;
 8001e7a:	4b91      	ldr	r3, [pc, #580]	@ (80020c0 <routine_slide+0x284>)
 8001e7c:	2201      	movs	r2, #1
 8001e7e:	705a      	strb	r2, [r3, #1]
 8001e80:	e002      	b.n	8001e88 <routine_slide+0x4c>
      	} else {
      		slide.mode = SLIDE_MODE_OUT;
 8001e82:	4b8f      	ldr	r3, [pc, #572]	@ (80020c0 <routine_slide+0x284>)
 8001e84:	2202      	movs	r2, #2
 8001e86:	705a      	strb	r2, [r3, #1]
      	}
      	if (currentPosition.side == 0) {
 8001e88:	4b8c      	ldr	r3, [pc, #560]	@ (80020bc <routine_slide+0x280>)
 8001e8a:	785b      	ldrb	r3, [r3, #1]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d103      	bne.n	8001e98 <routine_slide+0x5c>
      		slide.direction = SLIDE_DIR_LEFT;
 8001e90:	4b8b      	ldr	r3, [pc, #556]	@ (80020c0 <routine_slide+0x284>)
 8001e92:	2201      	movs	r2, #1
 8001e94:	701a      	strb	r2, [r3, #0]
 8001e96:	e002      	b.n	8001e9e <routine_slide+0x62>
      	} else {
      		slide.direction = SLIDE_DIR_RIGHT;
 8001e98:	4b89      	ldr	r3, [pc, #548]	@ (80020c0 <routine_slide+0x284>)
 8001e9a:	2202      	movs	r2, #2
 8001e9c:	701a      	strb	r2, [r3, #0]
      	}

      	T_MOTOR_Init();
 8001e9e:	f000 fe8b 	bl	8002bb8 <T_MOTOR_Init>
      	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, 60);
 8001ea2:	4b88      	ldr	r3, [pc, #544]	@ (80020c4 <routine_slide+0x288>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	223c      	movs	r2, #60	@ 0x3c
 8001ea8:	63da      	str	r2, [r3, #60]	@ 0x3c
      	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, 10);
 8001eaa:	4b86      	ldr	r3, [pc, #536]	@ (80020c4 <routine_slide+0x288>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	220a      	movs	r2, #10
 8001eb0:	641a      	str	r2, [r3, #64]	@ 0x40

  			L_T_Motor.PID.Target32 = 6000;	// 6000
 8001eb2:	4b85      	ldr	r3, [pc, #532]	@ (80020c8 <routine_slide+0x28c>)
 8001eb4:	f241 7270 	movw	r2, #6000	@ 0x1770
 8001eb8:	625a      	str	r2, [r3, #36]	@ 0x24
  			R_T_Motor.PID.Target32 = 6500;	// 6500
 8001eba:	4b84      	ldr	r3, [pc, #528]	@ (80020cc <routine_slide+0x290>)
 8001ebc:	f641 1264 	movw	r2, #6500	@ 0x1964
 8001ec0:	625a      	str	r2, [r3, #36]	@ 0x24

      	slide_state = SLIDE_STATE_MOVE_FORWARD;
 8001ec2:	4b7d      	ldr	r3, [pc, #500]	@ (80020b8 <routine_slide+0x27c>)
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	701a      	strb	r2, [r3, #0]
        break;
 8001ec8:	e0f4      	b.n	80020b4 <routine_slide+0x278>

/* ******************************************************************************************************************* */
      case SLIDE_STATE_MOVE_FORWARD:

        if (slide.direction == SLIDE_DIR_LEFT)
 8001eca:	4b7d      	ldr	r3, [pc, #500]	@ (80020c0 <routine_slide+0x284>)
 8001ecc:	781b      	ldrb	r3, [r3, #0]
 8001ece:	2b01      	cmp	r3, #1
 8001ed0:	d121      	bne.n	8001f16 <routine_slide+0xda>
        {
					T_MOTOR_L_DIR_CW();
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001ed8:	487d      	ldr	r0, [pc, #500]	@ (80020d0 <routine_slide+0x294>)
 8001eda:	f001 fbaf 	bl	800363c <HAL_GPIO_WritePin>
          STEP_MOTOR_DIR_CW();
 8001ede:	2201      	movs	r2, #1
 8001ee0:	2110      	movs	r1, #16
 8001ee2:	487b      	ldr	r0, [pc, #492]	@ (80020d0 <routine_slide+0x294>)
 8001ee4:	f001 fbaa 	bl	800363c <HAL_GPIO_WritePin>
					HAL_Delay(10);
 8001ee8:	200a      	movs	r0, #10
 8001eea:	f001 f833 	bl	8002f54 <HAL_Delay>
    			T_MOTOR_L_ENABLE();
 8001eee:	2201      	movs	r2, #1
 8001ef0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001ef4:	4876      	ldr	r0, [pc, #472]	@ (80020d0 <routine_slide+0x294>)
 8001ef6:	f001 fba1 	bl	800363c <HAL_GPIO_WritePin>
					T_MOTOR_R_DIR_CCW();
 8001efa:	2200      	movs	r2, #0
 8001efc:	2180      	movs	r1, #128	@ 0x80
 8001efe:	4874      	ldr	r0, [pc, #464]	@ (80020d0 <routine_slide+0x294>)
 8001f00:	f001 fb9c 	bl	800363c <HAL_GPIO_WritePin>
 8001f04:	2201      	movs	r2, #1
 8001f06:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f0a:	4871      	ldr	r0, [pc, #452]	@ (80020d0 <routine_slide+0x294>)
 8001f0c:	f001 fb96 	bl	800363c <HAL_GPIO_WritePin>
          STEP_MOTOR_START();
 8001f10:	f000 ff68 	bl	8002de4 <STEP_MOTOR_START>
 8001f14:	e024      	b.n	8001f60 <routine_slide+0x124>
        }
        else if (slide.direction == SLIDE_DIR_RIGHT)
 8001f16:	4b6a      	ldr	r3, [pc, #424]	@ (80020c0 <routine_slide+0x284>)
 8001f18:	781b      	ldrb	r3, [r3, #0]
 8001f1a:	2b02      	cmp	r3, #2
 8001f1c:	d120      	bne.n	8001f60 <routine_slide+0x124>
        {
        	T_MOTOR_L_DIR_CCW();
 8001f1e:	2201      	movs	r2, #1
 8001f20:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001f24:	486a      	ldr	r0, [pc, #424]	@ (80020d0 <routine_slide+0x294>)
 8001f26:	f001 fb89 	bl	800363c <HAL_GPIO_WritePin>
          STEP_MOTOR_DIR_CCW();
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	2110      	movs	r1, #16
 8001f2e:	4868      	ldr	r0, [pc, #416]	@ (80020d0 <routine_slide+0x294>)
 8001f30:	f001 fb84 	bl	800363c <HAL_GPIO_WritePin>
          HAL_Delay(10);
 8001f34:	200a      	movs	r0, #10
 8001f36:	f001 f80d 	bl	8002f54 <HAL_Delay>
    			T_MOTOR_L_ENABLE();
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001f40:	4863      	ldr	r0, [pc, #396]	@ (80020d0 <routine_slide+0x294>)
 8001f42:	f001 fb7b 	bl	800363c <HAL_GPIO_WritePin>
					T_MOTOR_R_DIR_CW();
 8001f46:	2201      	movs	r2, #1
 8001f48:	2180      	movs	r1, #128	@ 0x80
 8001f4a:	4861      	ldr	r0, [pc, #388]	@ (80020d0 <routine_slide+0x294>)
 8001f4c:	f001 fb76 	bl	800363c <HAL_GPIO_WritePin>
 8001f50:	2200      	movs	r2, #0
 8001f52:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f56:	485e      	ldr	r0, [pc, #376]	@ (80020d0 <routine_slide+0x294>)
 8001f58:	f001 fb70 	bl	800363c <HAL_GPIO_WritePin>
          STEP_MOTOR_START();
 8001f5c:	f000 ff42 	bl	8002de4 <STEP_MOTOR_START>
        }

      	slide_state = SLIDE_STATE_WAIT_FORWARD_DONE;
 8001f60:	4b55      	ldr	r3, [pc, #340]	@ (80020b8 <routine_slide+0x27c>)
 8001f62:	2202      	movs	r2, #2
 8001f64:	701a      	strb	r2, [r3, #0]
        break;
 8001f66:	e0a5      	b.n	80020b4 <routine_slide+0x278>

/* ******************************************************************************************************************* */
      case SLIDE_STATE_WAIT_FORWARD_DONE:

        T_MOTOR_Control();
 8001f68:	f000 fed2 	bl	8002d10 <T_MOTOR_Control>

        if (slide.motor.step_flag && L_T_Motor.flag && R_T_Motor.flag){
 8001f6c:	4b54      	ldr	r3, [pc, #336]	@ (80020c0 <routine_slide+0x284>)
 8001f6e:	7b1b      	ldrb	r3, [r3, #12]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	f000 809c 	beq.w	80020ae <routine_slide+0x272>
 8001f76:	4b54      	ldr	r3, [pc, #336]	@ (80020c8 <routine_slide+0x28c>)
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	f000 8097 	beq.w	80020ae <routine_slide+0x272>
 8001f80:	4b52      	ldr	r3, [pc, #328]	@ (80020cc <routine_slide+0x290>)
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	f000 8092 	beq.w	80020ae <routine_slide+0x272>
        	slide_state = SLIDE_STATE_SERVO_ACTION;
 8001f8a:	4b4b      	ldr	r3, [pc, #300]	@ (80020b8 <routine_slide+0x27c>)
 8001f8c:	2203      	movs	r2, #3
 8001f8e:	701a      	strb	r2, [r3, #0]
        }
				break;
 8001f90:	e08d      	b.n	80020ae <routine_slide+0x272>

/* ******************************************************************************************************************* */
      case SLIDE_STATE_SERVO_ACTION:

      	HAL_Delay(500);
 8001f92:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001f96:	f000 ffdd 	bl	8002f54 <HAL_Delay>

        if (slide.mode == SLIDE_MODE_IN)
 8001f9a:	4b49      	ldr	r3, [pc, #292]	@ (80020c0 <routine_slide+0x284>)
 8001f9c:	785b      	ldrb	r3, [r3, #1]
 8001f9e:	2b01      	cmp	r3, #1
 8001fa0:	d102      	bne.n	8001fa8 <routine_slide+0x16c>
          SERVO_UP();
 8001fa2:	f000 ff41 	bl	8002e28 <SERVO_UP>
 8001fa6:	e005      	b.n	8001fb4 <routine_slide+0x178>
        else if (slide.mode == SLIDE_MODE_OUT)
 8001fa8:	4b45      	ldr	r3, [pc, #276]	@ (80020c0 <routine_slide+0x284>)
 8001faa:	785b      	ldrb	r3, [r3, #1]
 8001fac:	2b02      	cmp	r3, #2
 8001fae:	d101      	bne.n	8001fb4 <routine_slide+0x178>
          SERVO_DOWN();
 8001fb0:	f000 ff4c 	bl	8002e4c <SERVO_DOWN>

        HAL_Delay(500);
 8001fb4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001fb8:	f000 ffcc 	bl	8002f54 <HAL_Delay>

      	slide_state = SLIDE_STATE_MOVE_BACKWARD;
 8001fbc:	4b3e      	ldr	r3, [pc, #248]	@ (80020b8 <routine_slide+0x27c>)
 8001fbe:	2204      	movs	r2, #4
 8001fc0:	701a      	strb	r2, [r3, #0]
				break;
 8001fc2:	e077      	b.n	80020b4 <routine_slide+0x278>

/* ******************************************************************************************************************* */
      case SLIDE_STATE_MOVE_BACKWARD:

      	T_MOTOR_Init();
 8001fc4:	f000 fdf8 	bl	8002bb8 <T_MOTOR_Init>
      	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, 60);
 8001fc8:	4b3e      	ldr	r3, [pc, #248]	@ (80020c4 <routine_slide+0x288>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	223c      	movs	r2, #60	@ 0x3c
 8001fce:	63da      	str	r2, [r3, #60]	@ 0x3c
      	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, 10);
 8001fd0:	4b3c      	ldr	r3, [pc, #240]	@ (80020c4 <routine_slide+0x288>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	220a      	movs	r2, #10
 8001fd6:	641a      	str	r2, [r3, #64]	@ 0x40

        if (slide.direction == SLIDE_DIR_LEFT)
 8001fd8:	4b39      	ldr	r3, [pc, #228]	@ (80020c0 <routine_slide+0x284>)
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	2b01      	cmp	r3, #1
 8001fde:	d121      	bne.n	8002024 <routine_slide+0x1e8>
        {
					T_MOTOR_L_DIR_CCW();
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001fe6:	483a      	ldr	r0, [pc, #232]	@ (80020d0 <routine_slide+0x294>)
 8001fe8:	f001 fb28 	bl	800363c <HAL_GPIO_WritePin>
          STEP_MOTOR_DIR_CCW();
 8001fec:	2200      	movs	r2, #0
 8001fee:	2110      	movs	r1, #16
 8001ff0:	4837      	ldr	r0, [pc, #220]	@ (80020d0 <routine_slide+0x294>)
 8001ff2:	f001 fb23 	bl	800363c <HAL_GPIO_WritePin>
					HAL_Delay(10);
 8001ff6:	200a      	movs	r0, #10
 8001ff8:	f000 ffac 	bl	8002f54 <HAL_Delay>
    			T_MOTOR_L_ENABLE();
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002002:	4833      	ldr	r0, [pc, #204]	@ (80020d0 <routine_slide+0x294>)
 8002004:	f001 fb1a 	bl	800363c <HAL_GPIO_WritePin>
					T_MOTOR_R_DIR_CW();
 8002008:	2201      	movs	r2, #1
 800200a:	2180      	movs	r1, #128	@ 0x80
 800200c:	4830      	ldr	r0, [pc, #192]	@ (80020d0 <routine_slide+0x294>)
 800200e:	f001 fb15 	bl	800363c <HAL_GPIO_WritePin>
 8002012:	2200      	movs	r2, #0
 8002014:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002018:	482d      	ldr	r0, [pc, #180]	@ (80020d0 <routine_slide+0x294>)
 800201a:	f001 fb0f 	bl	800363c <HAL_GPIO_WritePin>
          STEP_MOTOR_START();
 800201e:	f000 fee1 	bl	8002de4 <STEP_MOTOR_START>
 8002022:	e024      	b.n	800206e <routine_slide+0x232>
        }
        else if (slide.direction == SLIDE_DIR_RIGHT)
 8002024:	4b26      	ldr	r3, [pc, #152]	@ (80020c0 <routine_slide+0x284>)
 8002026:	781b      	ldrb	r3, [r3, #0]
 8002028:	2b02      	cmp	r3, #2
 800202a:	d120      	bne.n	800206e <routine_slide+0x232>
        {
					T_MOTOR_L_DIR_CW();
 800202c:	2200      	movs	r2, #0
 800202e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002032:	4827      	ldr	r0, [pc, #156]	@ (80020d0 <routine_slide+0x294>)
 8002034:	f001 fb02 	bl	800363c <HAL_GPIO_WritePin>
          STEP_MOTOR_DIR_CW();
 8002038:	2201      	movs	r2, #1
 800203a:	2110      	movs	r1, #16
 800203c:	4824      	ldr	r0, [pc, #144]	@ (80020d0 <routine_slide+0x294>)
 800203e:	f001 fafd 	bl	800363c <HAL_GPIO_WritePin>
					HAL_Delay(10);
 8002042:	200a      	movs	r0, #10
 8002044:	f000 ff86 	bl	8002f54 <HAL_Delay>
    			T_MOTOR_L_ENABLE();
 8002048:	2201      	movs	r2, #1
 800204a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800204e:	4820      	ldr	r0, [pc, #128]	@ (80020d0 <routine_slide+0x294>)
 8002050:	f001 faf4 	bl	800363c <HAL_GPIO_WritePin>
					T_MOTOR_R_DIR_CCW();
 8002054:	2200      	movs	r2, #0
 8002056:	2180      	movs	r1, #128	@ 0x80
 8002058:	481d      	ldr	r0, [pc, #116]	@ (80020d0 <routine_slide+0x294>)
 800205a:	f001 faef 	bl	800363c <HAL_GPIO_WritePin>
 800205e:	2201      	movs	r2, #1
 8002060:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002064:	481a      	ldr	r0, [pc, #104]	@ (80020d0 <routine_slide+0x294>)
 8002066:	f001 fae9 	bl	800363c <HAL_GPIO_WritePin>
          STEP_MOTOR_START();
 800206a:	f000 febb 	bl	8002de4 <STEP_MOTOR_START>
        }

      	slide_state = SLIDE_STATE_WAIT_BACKWARD_DONE;
 800206e:	4b12      	ldr	r3, [pc, #72]	@ (80020b8 <routine_slide+0x27c>)
 8002070:	2205      	movs	r2, #5
 8002072:	701a      	strb	r2, [r3, #0]
				break;
 8002074:	e01e      	b.n	80020b4 <routine_slide+0x278>

/* ******************************************************************************************************************* */
      case SLIDE_STATE_WAIT_BACKWARD_DONE:

        T_MOTOR_Control();
 8002076:	f000 fe4b 	bl	8002d10 <T_MOTOR_Control>

        if (slide.motor.step_flag && L_T_Motor.flag && R_T_Motor.flag){
 800207a:	4b11      	ldr	r3, [pc, #68]	@ (80020c0 <routine_slide+0x284>)
 800207c:	7b1b      	ldrb	r3, [r3, #12]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d017      	beq.n	80020b2 <routine_slide+0x276>
 8002082:	4b11      	ldr	r3, [pc, #68]	@ (80020c8 <routine_slide+0x28c>)
 8002084:	781b      	ldrb	r3, [r3, #0]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d013      	beq.n	80020b2 <routine_slide+0x276>
 800208a:	4b10      	ldr	r3, [pc, #64]	@ (80020cc <routine_slide+0x290>)
 800208c:	781b      	ldrb	r3, [r3, #0]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d00f      	beq.n	80020b2 <routine_slide+0x276>
        	slide_state = SLIDE_STATE_DONE;
 8002092:	4b09      	ldr	r3, [pc, #36]	@ (80020b8 <routine_slide+0x27c>)
 8002094:	2206      	movs	r2, #6
 8002096:	701a      	strb	r2, [r3, #0]
        }
				break;
 8002098:	e00b      	b.n	80020b2 <routine_slide+0x276>
/* ******************************************************************************************************************* */
			case SLIDE_STATE_DONE:

				slide_state = SLIDE_STATE_INIT;
 800209a:	4b07      	ldr	r3, [pc, #28]	@ (80020b8 <routine_slide+0x27c>)
 800209c:	2200      	movs	r2, #0
 800209e:	701a      	strb	r2, [r3, #0]
				currentStep = STEP_MOVE_SLOT_TO_LIFT;
 80020a0:	4b0c      	ldr	r3, [pc, #48]	@ (80020d4 <routine_slide+0x298>)
 80020a2:	2205      	movs	r2, #5
 80020a4:	701a      	strb	r2, [r3, #0]

				HAL_Delay(100);
 80020a6:	2064      	movs	r0, #100	@ 0x64
 80020a8:	f000 ff54 	bl	8002f54 <HAL_Delay>
				break;
 80020ac:	e002      	b.n	80020b4 <routine_slide+0x278>
				break;
 80020ae:	bf00      	nop
 80020b0:	e000      	b.n	80020b4 <routine_slide+0x278>
				break;
 80020b2:	bf00      	nop
/* ******************************************************************************************************************* */
  }
}
 80020b4:	bf00      	nop
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	20000635 	.word	0x20000635
 80020bc:	20000640 	.word	0x20000640
 80020c0:	20000134 	.word	0x20000134
 80020c4:	20000368 	.word	0x20000368
 80020c8:	200005d0 	.word	0x200005d0
 80020cc:	200000d0 	.word	0x200000d0
 80020d0:	40021000 	.word	0x40021000
 80020d4:	2000063c 	.word	0x2000063c

080020d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020dc:	b672      	cpsid	i
}
 80020de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020e0:	bf00      	nop
 80020e2:	e7fd      	b.n	80020e0 <Error_Handler+0x8>

080020e4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b083      	sub	sp, #12
 80020e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020ea:	2300      	movs	r3, #0
 80020ec:	607b      	str	r3, [r7, #4]
 80020ee:	4b10      	ldr	r3, [pc, #64]	@ (8002130 <HAL_MspInit+0x4c>)
 80020f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020f2:	4a0f      	ldr	r2, [pc, #60]	@ (8002130 <HAL_MspInit+0x4c>)
 80020f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80020fa:	4b0d      	ldr	r3, [pc, #52]	@ (8002130 <HAL_MspInit+0x4c>)
 80020fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002102:	607b      	str	r3, [r7, #4]
 8002104:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002106:	2300      	movs	r3, #0
 8002108:	603b      	str	r3, [r7, #0]
 800210a:	4b09      	ldr	r3, [pc, #36]	@ (8002130 <HAL_MspInit+0x4c>)
 800210c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800210e:	4a08      	ldr	r2, [pc, #32]	@ (8002130 <HAL_MspInit+0x4c>)
 8002110:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002114:	6413      	str	r3, [r2, #64]	@ 0x40
 8002116:	4b06      	ldr	r3, [pc, #24]	@ (8002130 <HAL_MspInit+0x4c>)
 8002118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800211e:	603b      	str	r3, [r7, #0]
 8002120:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002122:	bf00      	nop
 8002124:	370c      	adds	r7, #12
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop
 8002130:	40023800 	.word	0x40023800

08002134 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b090      	sub	sp, #64	@ 0x40
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800213c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002140:	2200      	movs	r2, #0
 8002142:	601a      	str	r2, [r3, #0]
 8002144:	605a      	str	r2, [r3, #4]
 8002146:	609a      	str	r2, [r3, #8]
 8002148:	60da      	str	r2, [r3, #12]
 800214a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a74      	ldr	r2, [pc, #464]	@ (8002324 <HAL_TIM_Encoder_MspInit+0x1f0>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d12d      	bne.n	80021b2 <HAL_TIM_Encoder_MspInit+0x7e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002156:	2300      	movs	r3, #0
 8002158:	62bb      	str	r3, [r7, #40]	@ 0x28
 800215a:	4b73      	ldr	r3, [pc, #460]	@ (8002328 <HAL_TIM_Encoder_MspInit+0x1f4>)
 800215c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800215e:	4a72      	ldr	r2, [pc, #456]	@ (8002328 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8002160:	f043 0301 	orr.w	r3, r3, #1
 8002164:	6453      	str	r3, [r2, #68]	@ 0x44
 8002166:	4b70      	ldr	r3, [pc, #448]	@ (8002328 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8002168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800216a:	f003 0301 	and.w	r3, r3, #1
 800216e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002170:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002172:	2300      	movs	r3, #0
 8002174:	627b      	str	r3, [r7, #36]	@ 0x24
 8002176:	4b6c      	ldr	r3, [pc, #432]	@ (8002328 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8002178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800217a:	4a6b      	ldr	r2, [pc, #428]	@ (8002328 <HAL_TIM_Encoder_MspInit+0x1f4>)
 800217c:	f043 0310 	orr.w	r3, r3, #16
 8002180:	6313      	str	r3, [r2, #48]	@ 0x30
 8002182:	4b69      	ldr	r3, [pc, #420]	@ (8002328 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8002184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002186:	f003 0310 	and.w	r3, r3, #16
 800218a:	627b      	str	r3, [r7, #36]	@ 0x24
 800218c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 800218e:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8002192:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002194:	2302      	movs	r3, #2
 8002196:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002198:	2300      	movs	r3, #0
 800219a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800219c:	2300      	movs	r3, #0
 800219e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80021a0:	2301      	movs	r3, #1
 80021a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021a4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80021a8:	4619      	mov	r1, r3
 80021aa:	4860      	ldr	r0, [pc, #384]	@ (800232c <HAL_TIM_Encoder_MspInit+0x1f8>)
 80021ac:	f001 f89a 	bl	80032e4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 80021b0:	e0b4      	b.n	800231c <HAL_TIM_Encoder_MspInit+0x1e8>
  else if(htim_encoder->Instance==TIM2)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021ba:	d14b      	bne.n	8002254 <HAL_TIM_Encoder_MspInit+0x120>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80021bc:	2300      	movs	r3, #0
 80021be:	623b      	str	r3, [r7, #32]
 80021c0:	4b59      	ldr	r3, [pc, #356]	@ (8002328 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80021c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c4:	4a58      	ldr	r2, [pc, #352]	@ (8002328 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80021c6:	f043 0301 	orr.w	r3, r3, #1
 80021ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80021cc:	4b56      	ldr	r3, [pc, #344]	@ (8002328 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80021ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021d0:	f003 0301 	and.w	r3, r3, #1
 80021d4:	623b      	str	r3, [r7, #32]
 80021d6:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021d8:	2300      	movs	r3, #0
 80021da:	61fb      	str	r3, [r7, #28]
 80021dc:	4b52      	ldr	r3, [pc, #328]	@ (8002328 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80021de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021e0:	4a51      	ldr	r2, [pc, #324]	@ (8002328 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80021e2:	f043 0301 	orr.w	r3, r3, #1
 80021e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80021e8:	4b4f      	ldr	r3, [pc, #316]	@ (8002328 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80021ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ec:	f003 0301 	and.w	r3, r3, #1
 80021f0:	61fb      	str	r3, [r7, #28]
 80021f2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021f4:	2300      	movs	r3, #0
 80021f6:	61bb      	str	r3, [r7, #24]
 80021f8:	4b4b      	ldr	r3, [pc, #300]	@ (8002328 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80021fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021fc:	4a4a      	ldr	r2, [pc, #296]	@ (8002328 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80021fe:	f043 0302 	orr.w	r3, r3, #2
 8002202:	6313      	str	r3, [r2, #48]	@ 0x30
 8002204:	4b48      	ldr	r3, [pc, #288]	@ (8002328 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8002206:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002208:	f003 0302 	and.w	r3, r3, #2
 800220c:	61bb      	str	r3, [r7, #24]
 800220e:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002210:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002214:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002216:	2302      	movs	r3, #2
 8002218:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221a:	2300      	movs	r3, #0
 800221c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800221e:	2300      	movs	r3, #0
 8002220:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002222:	2301      	movs	r3, #1
 8002224:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002226:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800222a:	4619      	mov	r1, r3
 800222c:	4840      	ldr	r0, [pc, #256]	@ (8002330 <HAL_TIM_Encoder_MspInit+0x1fc>)
 800222e:	f001 f859 	bl	80032e4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002232:	2308      	movs	r3, #8
 8002234:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002236:	2302      	movs	r3, #2
 8002238:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223a:	2300      	movs	r3, #0
 800223c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800223e:	2300      	movs	r3, #0
 8002240:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002242:	2301      	movs	r3, #1
 8002244:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002246:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800224a:	4619      	mov	r1, r3
 800224c:	4839      	ldr	r0, [pc, #228]	@ (8002334 <HAL_TIM_Encoder_MspInit+0x200>)
 800224e:	f001 f849 	bl	80032e4 <HAL_GPIO_Init>
}
 8002252:	e063      	b.n	800231c <HAL_TIM_Encoder_MspInit+0x1e8>
  else if(htim_encoder->Instance==TIM3)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a37      	ldr	r2, [pc, #220]	@ (8002338 <HAL_TIM_Encoder_MspInit+0x204>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d12c      	bne.n	80022b8 <HAL_TIM_Encoder_MspInit+0x184>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800225e:	2300      	movs	r3, #0
 8002260:	617b      	str	r3, [r7, #20]
 8002262:	4b31      	ldr	r3, [pc, #196]	@ (8002328 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8002264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002266:	4a30      	ldr	r2, [pc, #192]	@ (8002328 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8002268:	f043 0302 	orr.w	r3, r3, #2
 800226c:	6413      	str	r3, [r2, #64]	@ 0x40
 800226e:	4b2e      	ldr	r3, [pc, #184]	@ (8002328 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8002270:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002272:	f003 0302 	and.w	r3, r3, #2
 8002276:	617b      	str	r3, [r7, #20]
 8002278:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800227a:	2300      	movs	r3, #0
 800227c:	613b      	str	r3, [r7, #16]
 800227e:	4b2a      	ldr	r3, [pc, #168]	@ (8002328 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8002280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002282:	4a29      	ldr	r2, [pc, #164]	@ (8002328 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8002284:	f043 0302 	orr.w	r3, r3, #2
 8002288:	6313      	str	r3, [r2, #48]	@ 0x30
 800228a:	4b27      	ldr	r3, [pc, #156]	@ (8002328 <HAL_TIM_Encoder_MspInit+0x1f4>)
 800228c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800228e:	f003 0302 	and.w	r3, r3, #2
 8002292:	613b      	str	r3, [r7, #16]
 8002294:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002296:	2330      	movs	r3, #48	@ 0x30
 8002298:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800229a:	2302      	movs	r3, #2
 800229c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800229e:	2300      	movs	r3, #0
 80022a0:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022a2:	2300      	movs	r3, #0
 80022a4:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80022a6:	2302      	movs	r3, #2
 80022a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022aa:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80022ae:	4619      	mov	r1, r3
 80022b0:	4820      	ldr	r0, [pc, #128]	@ (8002334 <HAL_TIM_Encoder_MspInit+0x200>)
 80022b2:	f001 f817 	bl	80032e4 <HAL_GPIO_Init>
}
 80022b6:	e031      	b.n	800231c <HAL_TIM_Encoder_MspInit+0x1e8>
  else if(htim_encoder->Instance==TIM4)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a1f      	ldr	r2, [pc, #124]	@ (800233c <HAL_TIM_Encoder_MspInit+0x208>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d12c      	bne.n	800231c <HAL_TIM_Encoder_MspInit+0x1e8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80022c2:	2300      	movs	r3, #0
 80022c4:	60fb      	str	r3, [r7, #12]
 80022c6:	4b18      	ldr	r3, [pc, #96]	@ (8002328 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80022c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ca:	4a17      	ldr	r2, [pc, #92]	@ (8002328 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80022cc:	f043 0304 	orr.w	r3, r3, #4
 80022d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80022d2:	4b15      	ldr	r3, [pc, #84]	@ (8002328 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80022d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d6:	f003 0304 	and.w	r3, r3, #4
 80022da:	60fb      	str	r3, [r7, #12]
 80022dc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80022de:	2300      	movs	r3, #0
 80022e0:	60bb      	str	r3, [r7, #8]
 80022e2:	4b11      	ldr	r3, [pc, #68]	@ (8002328 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80022e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022e6:	4a10      	ldr	r2, [pc, #64]	@ (8002328 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80022e8:	f043 0308 	orr.w	r3, r3, #8
 80022ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80022ee:	4b0e      	ldr	r3, [pc, #56]	@ (8002328 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80022f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f2:	f003 0308 	and.w	r3, r3, #8
 80022f6:	60bb      	str	r3, [r7, #8]
 80022f8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80022fa:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80022fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002300:	2302      	movs	r3, #2
 8002302:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002304:	2300      	movs	r3, #0
 8002306:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002308:	2300      	movs	r3, #0
 800230a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800230c:	2302      	movs	r3, #2
 800230e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002310:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002314:	4619      	mov	r1, r3
 8002316:	480a      	ldr	r0, [pc, #40]	@ (8002340 <HAL_TIM_Encoder_MspInit+0x20c>)
 8002318:	f000 ffe4 	bl	80032e4 <HAL_GPIO_Init>
}
 800231c:	bf00      	nop
 800231e:	3740      	adds	r7, #64	@ 0x40
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}
 8002324:	40010000 	.word	0x40010000
 8002328:	40023800 	.word	0x40023800
 800232c:	40021000 	.word	0x40021000
 8002330:	40020000 	.word	0x40020000
 8002334:	40020400 	.word	0x40020400
 8002338:	40000400 	.word	0x40000400
 800233c:	40000800 	.word	0x40000800
 8002340:	40020c00 	.word	0x40020c00

08002344 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002344:	b480      	push	{r7}
 8002346:	b087      	sub	sp, #28
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a29      	ldr	r2, [pc, #164]	@ (80023f8 <HAL_TIM_Base_MspInit+0xb4>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d10e      	bne.n	8002374 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM5_MspInit 0 */

    /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002356:	2300      	movs	r3, #0
 8002358:	617b      	str	r3, [r7, #20]
 800235a:	4b28      	ldr	r3, [pc, #160]	@ (80023fc <HAL_TIM_Base_MspInit+0xb8>)
 800235c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800235e:	4a27      	ldr	r2, [pc, #156]	@ (80023fc <HAL_TIM_Base_MspInit+0xb8>)
 8002360:	f043 0308 	orr.w	r3, r3, #8
 8002364:	6413      	str	r3, [r2, #64]	@ 0x40
 8002366:	4b25      	ldr	r3, [pc, #148]	@ (80023fc <HAL_TIM_Base_MspInit+0xb8>)
 8002368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800236a:	f003 0308 	and.w	r3, r3, #8
 800236e:	617b      	str	r3, [r7, #20]
 8002370:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM9_MspInit 1 */

    /* USER CODE END TIM9_MspInit 1 */
  }

}
 8002372:	e03a      	b.n	80023ea <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM7)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a21      	ldr	r2, [pc, #132]	@ (8002400 <HAL_TIM_Base_MspInit+0xbc>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d10e      	bne.n	800239c <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800237e:	2300      	movs	r3, #0
 8002380:	613b      	str	r3, [r7, #16]
 8002382:	4b1e      	ldr	r3, [pc, #120]	@ (80023fc <HAL_TIM_Base_MspInit+0xb8>)
 8002384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002386:	4a1d      	ldr	r2, [pc, #116]	@ (80023fc <HAL_TIM_Base_MspInit+0xb8>)
 8002388:	f043 0320 	orr.w	r3, r3, #32
 800238c:	6413      	str	r3, [r2, #64]	@ 0x40
 800238e:	4b1b      	ldr	r3, [pc, #108]	@ (80023fc <HAL_TIM_Base_MspInit+0xb8>)
 8002390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002392:	f003 0320 	and.w	r3, r3, #32
 8002396:	613b      	str	r3, [r7, #16]
 8002398:	693b      	ldr	r3, [r7, #16]
}
 800239a:	e026      	b.n	80023ea <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM8)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a18      	ldr	r2, [pc, #96]	@ (8002404 <HAL_TIM_Base_MspInit+0xc0>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d10e      	bne.n	80023c4 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80023a6:	2300      	movs	r3, #0
 80023a8:	60fb      	str	r3, [r7, #12]
 80023aa:	4b14      	ldr	r3, [pc, #80]	@ (80023fc <HAL_TIM_Base_MspInit+0xb8>)
 80023ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ae:	4a13      	ldr	r2, [pc, #76]	@ (80023fc <HAL_TIM_Base_MspInit+0xb8>)
 80023b0:	f043 0302 	orr.w	r3, r3, #2
 80023b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80023b6:	4b11      	ldr	r3, [pc, #68]	@ (80023fc <HAL_TIM_Base_MspInit+0xb8>)
 80023b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ba:	f003 0302 	and.w	r3, r3, #2
 80023be:	60fb      	str	r3, [r7, #12]
 80023c0:	68fb      	ldr	r3, [r7, #12]
}
 80023c2:	e012      	b.n	80023ea <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM9)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a0f      	ldr	r2, [pc, #60]	@ (8002408 <HAL_TIM_Base_MspInit+0xc4>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d10d      	bne.n	80023ea <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80023ce:	2300      	movs	r3, #0
 80023d0:	60bb      	str	r3, [r7, #8]
 80023d2:	4b0a      	ldr	r3, [pc, #40]	@ (80023fc <HAL_TIM_Base_MspInit+0xb8>)
 80023d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023d6:	4a09      	ldr	r2, [pc, #36]	@ (80023fc <HAL_TIM_Base_MspInit+0xb8>)
 80023d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80023de:	4b07      	ldr	r3, [pc, #28]	@ (80023fc <HAL_TIM_Base_MspInit+0xb8>)
 80023e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023e6:	60bb      	str	r3, [r7, #8]
 80023e8:	68bb      	ldr	r3, [r7, #8]
}
 80023ea:	bf00      	nop
 80023ec:	371c      	adds	r7, #28
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr
 80023f6:	bf00      	nop
 80023f8:	40000c00 	.word	0x40000c00
 80023fc:	40023800 	.word	0x40023800
 8002400:	40001400 	.word	0x40001400
 8002404:	40010400 	.word	0x40010400
 8002408:	40014000 	.word	0x40014000

0800240c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b08a      	sub	sp, #40	@ 0x28
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002414:	f107 0314 	add.w	r3, r7, #20
 8002418:	2200      	movs	r2, #0
 800241a:	601a      	str	r2, [r3, #0]
 800241c:	605a      	str	r2, [r3, #4]
 800241e:	609a      	str	r2, [r3, #8]
 8002420:	60da      	str	r2, [r3, #12]
 8002422:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a36      	ldr	r2, [pc, #216]	@ (8002504 <HAL_TIM_MspPostInit+0xf8>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d11e      	bne.n	800246c <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM5_MspPostInit 0 */

    /* USER CODE END TIM5_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800242e:	2300      	movs	r3, #0
 8002430:	613b      	str	r3, [r7, #16]
 8002432:	4b35      	ldr	r3, [pc, #212]	@ (8002508 <HAL_TIM_MspPostInit+0xfc>)
 8002434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002436:	4a34      	ldr	r2, [pc, #208]	@ (8002508 <HAL_TIM_MspPostInit+0xfc>)
 8002438:	f043 0301 	orr.w	r3, r3, #1
 800243c:	6313      	str	r3, [r2, #48]	@ 0x30
 800243e:	4b32      	ldr	r3, [pc, #200]	@ (8002508 <HAL_TIM_MspPostInit+0xfc>)
 8002440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002442:	f003 0301 	and.w	r3, r3, #1
 8002446:	613b      	str	r3, [r7, #16]
 8002448:	693b      	ldr	r3, [r7, #16]
    /**TIM5 GPIO Configuration
    PA0/WKUP     ------> TIM5_CH1
    PA3     ------> TIM5_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 800244a:	2309      	movs	r3, #9
 800244c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800244e:	2302      	movs	r3, #2
 8002450:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002452:	2300      	movs	r3, #0
 8002454:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002456:	2300      	movs	r3, #0
 8002458:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800245a:	2302      	movs	r3, #2
 800245c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800245e:	f107 0314 	add.w	r3, r7, #20
 8002462:	4619      	mov	r1, r3
 8002464:	4829      	ldr	r0, [pc, #164]	@ (800250c <HAL_TIM_MspPostInit+0x100>)
 8002466:	f000 ff3d 	bl	80032e4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM9_MspPostInit 1 */

    /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 800246a:	e047      	b.n	80024fc <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM8)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a27      	ldr	r2, [pc, #156]	@ (8002510 <HAL_TIM_MspPostInit+0x104>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d11f      	bne.n	80024b6 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002476:	2300      	movs	r3, #0
 8002478:	60fb      	str	r3, [r7, #12]
 800247a:	4b23      	ldr	r3, [pc, #140]	@ (8002508 <HAL_TIM_MspPostInit+0xfc>)
 800247c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800247e:	4a22      	ldr	r2, [pc, #136]	@ (8002508 <HAL_TIM_MspPostInit+0xfc>)
 8002480:	f043 0304 	orr.w	r3, r3, #4
 8002484:	6313      	str	r3, [r2, #48]	@ 0x30
 8002486:	4b20      	ldr	r3, [pc, #128]	@ (8002508 <HAL_TIM_MspPostInit+0xfc>)
 8002488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800248a:	f003 0304 	and.w	r3, r3, #4
 800248e:	60fb      	str	r3, [r7, #12]
 8002490:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002492:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8002496:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002498:	2302      	movs	r3, #2
 800249a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800249c:	2300      	movs	r3, #0
 800249e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024a0:	2300      	movs	r3, #0
 80024a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80024a4:	2303      	movs	r3, #3
 80024a6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024a8:	f107 0314 	add.w	r3, r7, #20
 80024ac:	4619      	mov	r1, r3
 80024ae:	4819      	ldr	r0, [pc, #100]	@ (8002514 <HAL_TIM_MspPostInit+0x108>)
 80024b0:	f000 ff18 	bl	80032e4 <HAL_GPIO_Init>
}
 80024b4:	e022      	b.n	80024fc <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM9)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a17      	ldr	r2, [pc, #92]	@ (8002518 <HAL_TIM_MspPostInit+0x10c>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d11d      	bne.n	80024fc <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80024c0:	2300      	movs	r3, #0
 80024c2:	60bb      	str	r3, [r7, #8]
 80024c4:	4b10      	ldr	r3, [pc, #64]	@ (8002508 <HAL_TIM_MspPostInit+0xfc>)
 80024c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024c8:	4a0f      	ldr	r2, [pc, #60]	@ (8002508 <HAL_TIM_MspPostInit+0xfc>)
 80024ca:	f043 0310 	orr.w	r3, r3, #16
 80024ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80024d0:	4b0d      	ldr	r3, [pc, #52]	@ (8002508 <HAL_TIM_MspPostInit+0xfc>)
 80024d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024d4:	f003 0310 	and.w	r3, r3, #16
 80024d8:	60bb      	str	r3, [r7, #8]
 80024da:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80024dc:	2320      	movs	r3, #32
 80024de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024e0:	2302      	movs	r3, #2
 80024e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e4:	2300      	movs	r3, #0
 80024e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024e8:	2300      	movs	r3, #0
 80024ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80024ec:	2303      	movs	r3, #3
 80024ee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80024f0:	f107 0314 	add.w	r3, r7, #20
 80024f4:	4619      	mov	r1, r3
 80024f6:	4809      	ldr	r0, [pc, #36]	@ (800251c <HAL_TIM_MspPostInit+0x110>)
 80024f8:	f000 fef4 	bl	80032e4 <HAL_GPIO_Init>
}
 80024fc:	bf00      	nop
 80024fe:	3728      	adds	r7, #40	@ 0x28
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	40000c00 	.word	0x40000c00
 8002508:	40023800 	.word	0x40023800
 800250c:	40020000 	.word	0x40020000
 8002510:	40010400 	.word	0x40010400
 8002514:	40020800 	.word	0x40020800
 8002518:	40014000 	.word	0x40014000
 800251c:	40021000 	.word	0x40021000

08002520 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b08e      	sub	sp, #56	@ 0x38
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002528:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800252c:	2200      	movs	r2, #0
 800252e:	601a      	str	r2, [r3, #0]
 8002530:	605a      	str	r2, [r3, #4]
 8002532:	609a      	str	r2, [r3, #8]
 8002534:	60da      	str	r2, [r3, #12]
 8002536:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a50      	ldr	r2, [pc, #320]	@ (8002680 <HAL_UART_MspInit+0x160>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d12c      	bne.n	800259c <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002542:	2300      	movs	r3, #0
 8002544:	623b      	str	r3, [r7, #32]
 8002546:	4b4f      	ldr	r3, [pc, #316]	@ (8002684 <HAL_UART_MspInit+0x164>)
 8002548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800254a:	4a4e      	ldr	r2, [pc, #312]	@ (8002684 <HAL_UART_MspInit+0x164>)
 800254c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002550:	6413      	str	r3, [r2, #64]	@ 0x40
 8002552:	4b4c      	ldr	r3, [pc, #304]	@ (8002684 <HAL_UART_MspInit+0x164>)
 8002554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002556:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800255a:	623b      	str	r3, [r7, #32]
 800255c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800255e:	2300      	movs	r3, #0
 8002560:	61fb      	str	r3, [r7, #28]
 8002562:	4b48      	ldr	r3, [pc, #288]	@ (8002684 <HAL_UART_MspInit+0x164>)
 8002564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002566:	4a47      	ldr	r2, [pc, #284]	@ (8002684 <HAL_UART_MspInit+0x164>)
 8002568:	f043 0308 	orr.w	r3, r3, #8
 800256c:	6313      	str	r3, [r2, #48]	@ 0x30
 800256e:	4b45      	ldr	r3, [pc, #276]	@ (8002684 <HAL_UART_MspInit+0x164>)
 8002570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002572:	f003 0308 	and.w	r3, r3, #8
 8002576:	61fb      	str	r3, [r7, #28]
 8002578:	69fb      	ldr	r3, [r7, #28]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800257a:	2360      	movs	r3, #96	@ 0x60
 800257c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800257e:	2302      	movs	r3, #2
 8002580:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002582:	2300      	movs	r3, #0
 8002584:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002586:	2303      	movs	r3, #3
 8002588:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800258a:	2307      	movs	r3, #7
 800258c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800258e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002592:	4619      	mov	r1, r3
 8002594:	483c      	ldr	r0, [pc, #240]	@ (8002688 <HAL_UART_MspInit+0x168>)
 8002596:	f000 fea5 	bl	80032e4 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 800259a:	e06c      	b.n	8002676 <HAL_UART_MspInit+0x156>
  else if(huart->Instance==USART3)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a3a      	ldr	r2, [pc, #232]	@ (800268c <HAL_UART_MspInit+0x16c>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d12d      	bne.n	8002602 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART3_CLK_ENABLE();
 80025a6:	2300      	movs	r3, #0
 80025a8:	61bb      	str	r3, [r7, #24]
 80025aa:	4b36      	ldr	r3, [pc, #216]	@ (8002684 <HAL_UART_MspInit+0x164>)
 80025ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ae:	4a35      	ldr	r2, [pc, #212]	@ (8002684 <HAL_UART_MspInit+0x164>)
 80025b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80025b6:	4b33      	ldr	r3, [pc, #204]	@ (8002684 <HAL_UART_MspInit+0x164>)
 80025b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80025be:	61bb      	str	r3, [r7, #24]
 80025c0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025c2:	2300      	movs	r3, #0
 80025c4:	617b      	str	r3, [r7, #20]
 80025c6:	4b2f      	ldr	r3, [pc, #188]	@ (8002684 <HAL_UART_MspInit+0x164>)
 80025c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ca:	4a2e      	ldr	r2, [pc, #184]	@ (8002684 <HAL_UART_MspInit+0x164>)
 80025cc:	f043 0302 	orr.w	r3, r3, #2
 80025d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80025d2:	4b2c      	ldr	r3, [pc, #176]	@ (8002684 <HAL_UART_MspInit+0x164>)
 80025d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d6:	f003 0302 	and.w	r3, r3, #2
 80025da:	617b      	str	r3, [r7, #20]
 80025dc:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80025de:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80025e2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025e4:	2302      	movs	r3, #2
 80025e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e8:	2300      	movs	r3, #0
 80025ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025ec:	2303      	movs	r3, #3
 80025ee:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80025f0:	2307      	movs	r3, #7
 80025f2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025f8:	4619      	mov	r1, r3
 80025fa:	4825      	ldr	r0, [pc, #148]	@ (8002690 <HAL_UART_MspInit+0x170>)
 80025fc:	f000 fe72 	bl	80032e4 <HAL_GPIO_Init>
}
 8002600:	e039      	b.n	8002676 <HAL_UART_MspInit+0x156>
  else if(huart->Instance==USART6)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a23      	ldr	r2, [pc, #140]	@ (8002694 <HAL_UART_MspInit+0x174>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d134      	bne.n	8002676 <HAL_UART_MspInit+0x156>
    __HAL_RCC_USART6_CLK_ENABLE();
 800260c:	2300      	movs	r3, #0
 800260e:	613b      	str	r3, [r7, #16]
 8002610:	4b1c      	ldr	r3, [pc, #112]	@ (8002684 <HAL_UART_MspInit+0x164>)
 8002612:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002614:	4a1b      	ldr	r2, [pc, #108]	@ (8002684 <HAL_UART_MspInit+0x164>)
 8002616:	f043 0320 	orr.w	r3, r3, #32
 800261a:	6453      	str	r3, [r2, #68]	@ 0x44
 800261c:	4b19      	ldr	r3, [pc, #100]	@ (8002684 <HAL_UART_MspInit+0x164>)
 800261e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002620:	f003 0320 	and.w	r3, r3, #32
 8002624:	613b      	str	r3, [r7, #16]
 8002626:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002628:	2300      	movs	r3, #0
 800262a:	60fb      	str	r3, [r7, #12]
 800262c:	4b15      	ldr	r3, [pc, #84]	@ (8002684 <HAL_UART_MspInit+0x164>)
 800262e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002630:	4a14      	ldr	r2, [pc, #80]	@ (8002684 <HAL_UART_MspInit+0x164>)
 8002632:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002636:	6313      	str	r3, [r2, #48]	@ 0x30
 8002638:	4b12      	ldr	r3, [pc, #72]	@ (8002684 <HAL_UART_MspInit+0x164>)
 800263a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800263c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002640:	60fb      	str	r3, [r7, #12]
 8002642:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_14;
 8002644:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 8002648:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800264a:	2302      	movs	r3, #2
 800264c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800264e:	2300      	movs	r3, #0
 8002650:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002652:	2303      	movs	r3, #3
 8002654:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002656:	2308      	movs	r3, #8
 8002658:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800265a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800265e:	4619      	mov	r1, r3
 8002660:	480d      	ldr	r0, [pc, #52]	@ (8002698 <HAL_UART_MspInit+0x178>)
 8002662:	f000 fe3f 	bl	80032e4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002666:	2200      	movs	r2, #0
 8002668:	2100      	movs	r1, #0
 800266a:	2047      	movs	r0, #71	@ 0x47
 800266c:	f000 fd71 	bl	8003152 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002670:	2047      	movs	r0, #71	@ 0x47
 8002672:	f000 fd8a 	bl	800318a <HAL_NVIC_EnableIRQ>
}
 8002676:	bf00      	nop
 8002678:	3738      	adds	r7, #56	@ 0x38
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	40004400 	.word	0x40004400
 8002684:	40023800 	.word	0x40023800
 8002688:	40020c00 	.word	0x40020c00
 800268c:	40004800 	.word	0x40004800
 8002690:	40020400 	.word	0x40020400
 8002694:	40011400 	.word	0x40011400
 8002698:	40021800 	.word	0x40021800

0800269c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800269c:	b480      	push	{r7}
 800269e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80026a0:	bf00      	nop
 80026a2:	e7fd      	b.n	80026a0 <NMI_Handler+0x4>

080026a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026a4:	b480      	push	{r7}
 80026a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026a8:	bf00      	nop
 80026aa:	e7fd      	b.n	80026a8 <HardFault_Handler+0x4>

080026ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026ac:	b480      	push	{r7}
 80026ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026b0:	bf00      	nop
 80026b2:	e7fd      	b.n	80026b0 <MemManage_Handler+0x4>

080026b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026b4:	b480      	push	{r7}
 80026b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026b8:	bf00      	nop
 80026ba:	e7fd      	b.n	80026b8 <BusFault_Handler+0x4>

080026bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026c0:	bf00      	nop
 80026c2:	e7fd      	b.n	80026c0 <UsageFault_Handler+0x4>

080026c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80026c4:	b480      	push	{r7}
 80026c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80026c8:	bf00      	nop
 80026ca:	46bd      	mov	sp, r7
 80026cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d0:	4770      	bx	lr

080026d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026d2:	b480      	push	{r7}
 80026d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026d6:	bf00      	nop
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr

080026e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80026e0:	b480      	push	{r7}
 80026e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80026e4:	bf00      	nop
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr

080026ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026ee:	b580      	push	{r7, lr}
 80026f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026f2:	f000 fc0f 	bl	8002f14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026f6:	bf00      	nop
 80026f8:	bd80      	pop	{r7, pc}
	...

080026fc <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002700:	4803      	ldr	r0, [pc, #12]	@ (8002710 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 8002702:	f002 f991 	bl	8004a28 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 8002706:	4803      	ldr	r0, [pc, #12]	@ (8002714 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 8002708:	f002 f98e 	bl	8004a28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800270c:	bf00      	nop
 800270e:	bd80      	pop	{r7, pc}
 8002710:	200001b8 	.word	0x200001b8
 8002714:	200003b0 	.word	0x200003b0

08002718 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800271c:	4802      	ldr	r0, [pc, #8]	@ (8002728 <USART2_IRQHandler+0x10>)
 800271e:	f003 f9b1 	bl	8005a84 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002722:	bf00      	nop
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	200003f8 	.word	0x200003f8

0800272c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002730:	4802      	ldr	r0, [pc, #8]	@ (800273c <USART3_IRQHandler+0x10>)
 8002732:	f003 f9a7 	bl	8005a84 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002736:	bf00      	nop
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	20000440 	.word	0x20000440

08002740 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002744:	4802      	ldr	r0, [pc, #8]	@ (8002750 <TIM7_IRQHandler+0x10>)
 8002746:	f002 f96f 	bl	8004a28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800274a:	bf00      	nop
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	20000320 	.word	0x20000320

08002754 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002758:	4802      	ldr	r0, [pc, #8]	@ (8002764 <USART6_IRQHandler+0x10>)
 800275a:	f003 f993 	bl	8005a84 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800275e:	bf00      	nop
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	20000488 	.word	0x20000488

08002768 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b086      	sub	sp, #24
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002770:	4a14      	ldr	r2, [pc, #80]	@ (80027c4 <_sbrk+0x5c>)
 8002772:	4b15      	ldr	r3, [pc, #84]	@ (80027c8 <_sbrk+0x60>)
 8002774:	1ad3      	subs	r3, r2, r3
 8002776:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002778:	697b      	ldr	r3, [r7, #20]
 800277a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800277c:	4b13      	ldr	r3, [pc, #76]	@ (80027cc <_sbrk+0x64>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d102      	bne.n	800278a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002784:	4b11      	ldr	r3, [pc, #68]	@ (80027cc <_sbrk+0x64>)
 8002786:	4a12      	ldr	r2, [pc, #72]	@ (80027d0 <_sbrk+0x68>)
 8002788:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800278a:	4b10      	ldr	r3, [pc, #64]	@ (80027cc <_sbrk+0x64>)
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	4413      	add	r3, r2
 8002792:	693a      	ldr	r2, [r7, #16]
 8002794:	429a      	cmp	r2, r3
 8002796:	d207      	bcs.n	80027a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002798:	f004 fab8 	bl	8006d0c <__errno>
 800279c:	4603      	mov	r3, r0
 800279e:	220c      	movs	r2, #12
 80027a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027a2:	f04f 33ff 	mov.w	r3, #4294967295
 80027a6:	e009      	b.n	80027bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80027a8:	4b08      	ldr	r3, [pc, #32]	@ (80027cc <_sbrk+0x64>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027ae:	4b07      	ldr	r3, [pc, #28]	@ (80027cc <_sbrk+0x64>)
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	4413      	add	r3, r2
 80027b6:	4a05      	ldr	r2, [pc, #20]	@ (80027cc <_sbrk+0x64>)
 80027b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027ba:	68fb      	ldr	r3, [r7, #12]
}
 80027bc:	4618      	mov	r0, r3
 80027be:	3718      	adds	r7, #24
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	20030000 	.word	0x20030000
 80027c8:	00000400 	.word	0x00000400
 80027cc:	200005cc 	.word	0x200005cc
 80027d0:	200007a8 	.word	0x200007a8

080027d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80027d4:	b480      	push	{r7}
 80027d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80027d8:	4b06      	ldr	r3, [pc, #24]	@ (80027f4 <SystemInit+0x20>)
 80027da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027de:	4a05      	ldr	r2, [pc, #20]	@ (80027f4 <SystemInit+0x20>)
 80027e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80027e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027e8:	bf00      	nop
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr
 80027f2:	bf00      	nop
 80027f4:	e000ed00 	.word	0xe000ed00

080027f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80027f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002830 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80027fc:	f7ff ffea 	bl	80027d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002800:	480c      	ldr	r0, [pc, #48]	@ (8002834 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002802:	490d      	ldr	r1, [pc, #52]	@ (8002838 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002804:	4a0d      	ldr	r2, [pc, #52]	@ (800283c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002806:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002808:	e002      	b.n	8002810 <LoopCopyDataInit>

0800280a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800280a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800280c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800280e:	3304      	adds	r3, #4

08002810 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002810:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002812:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002814:	d3f9      	bcc.n	800280a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002816:	4a0a      	ldr	r2, [pc, #40]	@ (8002840 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002818:	4c0a      	ldr	r4, [pc, #40]	@ (8002844 <LoopFillZerobss+0x22>)
  movs r3, #0
 800281a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800281c:	e001      	b.n	8002822 <LoopFillZerobss>

0800281e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800281e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002820:	3204      	adds	r2, #4

08002822 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002822:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002824:	d3fb      	bcc.n	800281e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002826:	f004 fa77 	bl	8006d18 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800282a:	f7fe fb1b 	bl	8000e64 <main>
  bx  lr    
 800282e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002830:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002834:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002838:	2000019c 	.word	0x2000019c
  ldr r2, =_sidata
 800283c:	080076c4 	.word	0x080076c4
  ldr r2, =_sbss
 8002840:	2000019c 	.word	0x2000019c
  ldr r4, =_ebss
 8002844:	200007a4 	.word	0x200007a4

08002848 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002848:	e7fe      	b.n	8002848 <ADC_IRQHandler>
	...

0800284c <B_MOTOR_Init>:

ROBOT_State robot_state = ROBOT_STATE_INIT;

/* ******************************************************************************************************************* */
void B_MOTOR_Init()
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b08a      	sub	sp, #40	@ 0x28
 8002850:	af00      	add	r7, sp, #0
	// 목표 도착 플래그 초기화
	L_B_Motor.flag = false;
 8002852:	4b1a      	ldr	r3, [pc, #104]	@ (80028bc <B_MOTOR_Init+0x70>)
 8002854:	2200      	movs	r2, #0
 8002856:	701a      	strb	r2, [r3, #0]
	R_B_Motor.flag = false;
 8002858:	4b19      	ldr	r3, [pc, #100]	@ (80028c0 <B_MOTOR_Init+0x74>)
 800285a:	2200      	movs	r2, #0
 800285c:	701a      	strb	r2, [r3, #0]

	// 모터 초기화
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, 0);
 800285e:	4b19      	ldr	r3, [pc, #100]	@ (80028c4 <B_MOTOR_Init+0x78>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	2200      	movs	r2, #0
 8002864:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, 0);
 8002866:	4b17      	ldr	r3, [pc, #92]	@ (80028c4 <B_MOTOR_Init+0x78>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	2200      	movs	r2, #0
 800286c:	639a      	str	r2, [r3, #56]	@ 0x38
	B_MOTOR_L_DISABLE();
 800286e:	2201      	movs	r2, #1
 8002870:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002874:	4814      	ldr	r0, [pc, #80]	@ (80028c8 <B_MOTOR_Init+0x7c>)
 8002876:	f000 fee1 	bl	800363c <HAL_GPIO_WritePin>
	B_MOTOR_R_DISABLE();
 800287a:	2201      	movs	r2, #1
 800287c:	2120      	movs	r1, #32
 800287e:	4813      	ldr	r0, [pc, #76]	@ (80028cc <B_MOTOR_Init+0x80>)
 8002880:	f000 fedc 	bl	800363c <HAL_GPIO_WritePin>

	// 엔코더 초기화
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8002884:	4b12      	ldr	r3, [pc, #72]	@ (80028d0 <B_MOTOR_Init+0x84>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	2200      	movs	r2, #0
 800288a:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 800288c:	4b11      	ldr	r3, [pc, #68]	@ (80028d4 <B_MOTOR_Init+0x88>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	2200      	movs	r2, #0
 8002892:	625a      	str	r2, [r3, #36]	@ 0x24
	L_B_Motor.Encoder = (MOTOR_Encoder_t){0};
 8002894:	4b09      	ldr	r3, [pc, #36]	@ (80028bc <B_MOTOR_Init+0x70>)
 8002896:	3304      	adds	r3, #4
 8002898:	2200      	movs	r2, #0
 800289a:	601a      	str	r2, [r3, #0]
 800289c:	605a      	str	r2, [r3, #4]
 800289e:	609a      	str	r2, [r3, #8]
 80028a0:	60da      	str	r2, [r3, #12]
 80028a2:	611a      	str	r2, [r3, #16]
	R_B_Motor.Encoder = (MOTOR_Encoder_t){0};
 80028a4:	4b06      	ldr	r3, [pc, #24]	@ (80028c0 <B_MOTOR_Init+0x74>)
 80028a6:	3304      	adds	r3, #4
 80028a8:	2200      	movs	r2, #0
 80028aa:	601a      	str	r2, [r3, #0]
 80028ac:	605a      	str	r2, [r3, #4]
 80028ae:	609a      	str	r2, [r3, #8]
 80028b0:	60da      	str	r2, [r3, #12]
 80028b2:	611a      	str	r2, [r3, #16]
}
 80028b4:	bf00      	nop
 80028b6:	3728      	adds	r7, #40	@ 0x28
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}
 80028bc:	20000008 	.word	0x20000008
 80028c0:	2000006c 	.word	0x2000006c
 80028c4:	20000368 	.word	0x20000368
 80028c8:	40020c00 	.word	0x40020c00
 80028cc:	40020000 	.word	0x40020000
 80028d0:	200001b8 	.word	0x200001b8
 80028d4:	20000200 	.word	0x20000200

080028d8 <B_MOTOR_ReadEncoder>:

void B_MOTOR_ReadEncoder()
{
 80028d8:	b480      	push	{r7}
 80028da:	b083      	sub	sp, #12
 80028dc:	af00      	add	r7, sp, #0
	MOTOR_Encoder_t* encL = &L_B_Motor.Encoder;
 80028de:	4b2b      	ldr	r3, [pc, #172]	@ (800298c <B_MOTOR_ReadEncoder+0xb4>)
 80028e0:	607b      	str	r3, [r7, #4]
	MOTOR_Encoder_t* encR = &R_B_Motor.Encoder;
 80028e2:	4b2b      	ldr	r3, [pc, #172]	@ (8002990 <B_MOTOR_ReadEncoder+0xb8>)
 80028e4:	603b      	str	r3, [r7, #0]

	encL->Encoder16New = B_MOTOR_L_READENCODER();
 80028e6:	4b2b      	ldr	r3, [pc, #172]	@ (8002994 <B_MOTOR_ReadEncoder+0xbc>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ec:	b29a      	uxth	r2, r3
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	801a      	strh	r2, [r3, #0]
	encR->Encoder16New = B_MOTOR_R_READENCODER();
 80028f2:	4b29      	ldr	r3, [pc, #164]	@ (8002998 <B_MOTOR_ReadEncoder+0xc0>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028f8:	b29a      	uxth	r2, r3
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	801a      	strh	r2, [r3, #0]

	encL->Encoder16Diff = (int16_t)(encL->Encoder16New - encL->Encoder16Old);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	881a      	ldrh	r2, [r3, #0]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	885b      	ldrh	r3, [r3, #2]
 8002906:	1ad3      	subs	r3, r2, r3
 8002908:	b29b      	uxth	r3, r3
 800290a:	b21a      	sxth	r2, r3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	809a      	strh	r2, [r3, #4]
	encR->Encoder16Diff = (int16_t)(encR->Encoder16New - encR->Encoder16Old);
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	881a      	ldrh	r2, [r3, #0]
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	885b      	ldrh	r3, [r3, #2]
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	b29b      	uxth	r3, r3
 800291c:	b21a      	sxth	r2, r3
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	809a      	strh	r2, [r3, #4]
	encL->Encoder32New += encL->Encoder16Diff;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	687a      	ldr	r2, [r7, #4]
 8002928:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 800292c:	441a      	add	r2, r3
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	609a      	str	r2, [r3, #8]
	encR->Encoder32New += encR->Encoder16Diff;
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	683a      	ldr	r2, [r7, #0]
 8002938:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 800293c:	441a      	add	r2, r3
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	609a      	str	r2, [r3, #8]
	encL->Encoder32Diff = encL->Encoder32New - encL->Encoder32Old;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	689a      	ldr	r2, [r3, #8]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	68db      	ldr	r3, [r3, #12]
 800294a:	1ad2      	subs	r2, r2, r3
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	611a      	str	r2, [r3, #16]
	encR->Encoder32Diff = encR->Encoder32New - encR->Encoder32Old;
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	689a      	ldr	r2, [r3, #8]
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	68db      	ldr	r3, [r3, #12]
 8002958:	1ad2      	subs	r2, r2, r3
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	611a      	str	r2, [r3, #16]

	encL->Encoder16Old = encL->Encoder16New;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	881a      	ldrh	r2, [r3, #0]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	805a      	strh	r2, [r3, #2]
	encR->Encoder16Old = encR->Encoder16New;
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	881a      	ldrh	r2, [r3, #0]
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	805a      	strh	r2, [r3, #2]
	encL->Encoder32Old = encL->Encoder32New;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	689a      	ldr	r2, [r3, #8]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	60da      	str	r2, [r3, #12]
	encR->Encoder32Old = encR->Encoder32New;
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	689a      	ldr	r2, [r3, #8]
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	60da      	str	r2, [r3, #12]
}
 800297e:	bf00      	nop
 8002980:	370c      	adds	r7, #12
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr
 800298a:	bf00      	nop
 800298c:	2000000c 	.word	0x2000000c
 8002990:	20000070 	.word	0x20000070
 8002994:	200001b8 	.word	0x200001b8
 8002998:	20000200 	.word	0x20000200

0800299c <B_MOTOR_SETPWM>:

uint16_t B_MOTOR_SETPWM(MOTOR_Type* motor, int16_t pulse){
 800299c:	b480      	push	{r7}
 800299e:	b083      	sub	sp, #12
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	460b      	mov	r3, r1
 80029a6:	807b      	strh	r3, [r7, #2]
	if(pulse<0) pulse = -pulse;
 80029a8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	da03      	bge.n	80029b8 <B_MOTOR_SETPWM+0x1c>
 80029b0:	887b      	ldrh	r3, [r7, #2]
 80029b2:	425b      	negs	r3, r3
 80029b4:	b29b      	uxth	r3, r3
 80029b6:	807b      	strh	r3, [r7, #2]

	if(motor->Side == L_MOTOR){
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	785b      	ldrb	r3, [r3, #1]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d111      	bne.n	80029e4 <B_MOTOR_SETPWM+0x48>
		if(pulse > L_B_PWM_MAX) pulse = L_B_PWM_MAX;
 80029c0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80029c4:	2b3c      	cmp	r3, #60	@ 0x3c
 80029c6:	dd01      	ble.n	80029cc <B_MOTOR_SETPWM+0x30>
 80029c8:	233c      	movs	r3, #60	@ 0x3c
 80029ca:	807b      	strh	r3, [r7, #2]
		if(pulse < L_B_PWM_MIN) pulse = L_B_PWM_MIN;
 80029cc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80029d0:	2b13      	cmp	r3, #19
 80029d2:	dc01      	bgt.n	80029d8 <B_MOTOR_SETPWM+0x3c>
 80029d4:	2314      	movs	r3, #20
 80029d6:	807b      	strh	r3, [r7, #2]
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, pulse);
 80029d8:	4b10      	ldr	r3, [pc, #64]	@ (8002a1c <B_MOTOR_SETPWM+0x80>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80029e0:	635a      	str	r2, [r3, #52]	@ 0x34
 80029e2:	e014      	b.n	8002a0e <B_MOTOR_SETPWM+0x72>
	}
	else if(motor->Side == R_MOTOR){
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	785b      	ldrb	r3, [r3, #1]
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	d110      	bne.n	8002a0e <B_MOTOR_SETPWM+0x72>
		if(pulse > R_B_PWM_MAX) pulse = R_B_PWM_MAX;
 80029ec:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80029f0:	2b3c      	cmp	r3, #60	@ 0x3c
 80029f2:	dd01      	ble.n	80029f8 <B_MOTOR_SETPWM+0x5c>
 80029f4:	233c      	movs	r3, #60	@ 0x3c
 80029f6:	807b      	strh	r3, [r7, #2]
		if(pulse < R_B_PWM_MIN) pulse = R_B_PWM_MIN;
 80029f8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80029fc:	2b13      	cmp	r3, #19
 80029fe:	dc01      	bgt.n	8002a04 <B_MOTOR_SETPWM+0x68>
 8002a00:	2314      	movs	r3, #20
 8002a02:	807b      	strh	r3, [r7, #2]
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, pulse);
 8002a04:	4b05      	ldr	r3, [pc, #20]	@ (8002a1c <B_MOTOR_SETPWM+0x80>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8002a0c:	639a      	str	r2, [r3, #56]	@ 0x38
	}

	return pulse;
 8002a0e:	887b      	ldrh	r3, [r7, #2]
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	370c      	adds	r7, #12
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr
 8002a1c:	20000368 	.word	0x20000368

08002a20 <B_MOTOR_PidControl>:

void B_MOTOR_PidControl()
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b084      	sub	sp, #16
 8002a24:	af00      	add	r7, sp, #0
	MOTOR_Encoder_t* encL = &L_B_Motor.Encoder;
 8002a26:	4b5c      	ldr	r3, [pc, #368]	@ (8002b98 <B_MOTOR_PidControl+0x178>)
 8002a28:	60fb      	str	r3, [r7, #12]
	MOTOR_Encoder_t* encR = &R_B_Motor.Encoder;
 8002a2a:	4b5c      	ldr	r3, [pc, #368]	@ (8002b9c <B_MOTOR_PidControl+0x17c>)
 8002a2c:	60bb      	str	r3, [r7, #8]
	MOTOR_PID_t* pidL = &L_B_Motor.PID;
 8002a2e:	4b5c      	ldr	r3, [pc, #368]	@ (8002ba0 <B_MOTOR_PidControl+0x180>)
 8002a30:	607b      	str	r3, [r7, #4]
	MOTOR_PID_t* pidR = &R_B_Motor.PID;
 8002a32:	4b5c      	ldr	r3, [pc, #368]	@ (8002ba4 <B_MOTOR_PidControl+0x184>)
 8002a34:	603b      	str	r3, [r7, #0]

	// 도달한 바퀴는 제어 중지
	if (!L_B_Motor.flag) {
 8002a36:	4b5c      	ldr	r3, [pc, #368]	@ (8002ba8 <B_MOTOR_PidControl+0x188>)
 8002a38:	781b      	ldrb	r3, [r3, #0]
 8002a3a:	f083 0301 	eor.w	r3, r3, #1
 8002a3e:	b2db      	uxtb	r3, r3
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d03a      	beq.n	8002aba <B_MOTOR_PidControl+0x9a>
			pidL->Error32New = pidL->Target32 - encL->Encoder32New;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	68da      	ldr	r2, [r3, #12]
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	1ad2      	subs	r2, r2, r3
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	619a      	str	r2, [r3, #24]
			if (abs(encL->Encoder32New) > abs(pidL->Target32)) {
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8002a5a:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	68db      	ldr	r3, [r3, #12]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	bfb8      	it	lt
 8002a66:	425b      	neglt	r3, r3
 8002a68:	429a      	cmp	r2, r3
 8002a6a:	dd09      	ble.n	8002a80 <B_MOTOR_PidControl+0x60>
				L_B_Motor.flag = true;
 8002a6c:	4b4e      	ldr	r3, [pc, #312]	@ (8002ba8 <B_MOTOR_PidControl+0x188>)
 8002a6e:	2201      	movs	r2, #1
 8002a70:	701a      	strb	r2, [r3, #0]
				B_MOTOR_L_DISABLE();
 8002a72:	2201      	movs	r2, #1
 8002a74:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002a78:	484c      	ldr	r0, [pc, #304]	@ (8002bac <B_MOTOR_PidControl+0x18c>)
 8002a7a:	f000 fddf 	bl	800363c <HAL_GPIO_WritePin>
 8002a7e:	e01c      	b.n	8002aba <B_MOTOR_PidControl+0x9a>
			} else {
				pidL->TermKp = pidL->Kp * pidL->Error32New;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	699b      	ldr	r3, [r3, #24]
 8002a8a:	ee07 3a90 	vmov	s15, r3
 8002a8e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
				pidL->f = pidL->TermKp;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	645a      	str	r2, [r3, #68]	@ 0x44
				pidL->U = (int16_t)(pidL->f);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8002aaa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002aae:	ee17 3a90 	vmov	r3, s15
 8002ab2:	b21a      	sxth	r2, r3
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
			}
	}

	if (!R_B_Motor.flag) {
 8002aba:	4b3d      	ldr	r3, [pc, #244]	@ (8002bb0 <B_MOTOR_PidControl+0x190>)
 8002abc:	781b      	ldrb	r3, [r3, #0]
 8002abe:	f083 0301 	eor.w	r3, r3, #1
 8002ac2:	b2db      	uxtb	r3, r3
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d039      	beq.n	8002b3c <B_MOTOR_PidControl+0x11c>
			pidR->Error32New = pidR->Target32 - encR->Encoder32New;
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	68da      	ldr	r2, [r3, #12]
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	1ad2      	subs	r2, r2, r3
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	619a      	str	r2, [r3, #24]
			if (abs(encR->Encoder32New) > abs(pidR->Target32)) {
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8002ade:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	bfb8      	it	lt
 8002aea:	425b      	neglt	r3, r3
 8002aec:	429a      	cmp	r2, r3
 8002aee:	dd08      	ble.n	8002b02 <B_MOTOR_PidControl+0xe2>
				R_B_Motor.flag = true;
 8002af0:	4b2f      	ldr	r3, [pc, #188]	@ (8002bb0 <B_MOTOR_PidControl+0x190>)
 8002af2:	2201      	movs	r2, #1
 8002af4:	701a      	strb	r2, [r3, #0]
				B_MOTOR_R_DISABLE();
 8002af6:	2201      	movs	r2, #1
 8002af8:	2120      	movs	r1, #32
 8002afa:	482e      	ldr	r0, [pc, #184]	@ (8002bb4 <B_MOTOR_PidControl+0x194>)
 8002afc:	f000 fd9e 	bl	800363c <HAL_GPIO_WritePin>
 8002b00:	e01c      	b.n	8002b3c <B_MOTOR_PidControl+0x11c>
			} else {
				pidR->TermKp = pidR->Kp * pidR->Error32New;
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	699b      	ldr	r3, [r3, #24]
 8002b0c:	ee07 3a90 	vmov	s15, r3
 8002b10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
				pidR->f = pidR->TermKp;
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	645a      	str	r2, [r3, #68]	@ 0x44
				pidR->U = (int16_t)(pidR->f);
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8002b2c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b30:	ee17 3a90 	vmov	r3, s15
 8002b34:	b21a      	sxth	r2, r3
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
			}
	}

	if (pidL->U > 140) pidL->U = 140;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	f9b3 3048 	ldrsh.w	r3, [r3, #72]	@ 0x48
 8002b42:	2b8c      	cmp	r3, #140	@ 0x8c
 8002b44:	dd03      	ble.n	8002b4e <B_MOTOR_PidControl+0x12e>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	228c      	movs	r2, #140	@ 0x8c
 8002b4a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
	if (pidR->U > 140) pidR->U = 140;
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	f9b3 3048 	ldrsh.w	r3, [r3, #72]	@ 0x48
 8002b54:	2b8c      	cmp	r3, #140	@ 0x8c
 8002b56:	dd03      	ble.n	8002b60 <B_MOTOR_PidControl+0x140>
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	228c      	movs	r2, #140	@ 0x8c
 8002b5c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48


	pidL->u = B_MOTOR_SETPWM(&L_B_Motor, pidL->U);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	f9b3 3048 	ldrsh.w	r3, [r3, #72]	@ 0x48
 8002b66:	4619      	mov	r1, r3
 8002b68:	480f      	ldr	r0, [pc, #60]	@ (8002ba8 <B_MOTOR_PidControl+0x188>)
 8002b6a:	f7ff ff17 	bl	800299c <B_MOTOR_SETPWM>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	461a      	mov	r2, r3
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
	pidR->u = B_MOTOR_SETPWM(&R_B_Motor, pidR->U);
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	f9b3 3048 	ldrsh.w	r3, [r3, #72]	@ 0x48
 8002b7e:	4619      	mov	r1, r3
 8002b80:	480b      	ldr	r0, [pc, #44]	@ (8002bb0 <B_MOTOR_PidControl+0x190>)
 8002b82:	f7ff ff0b 	bl	800299c <B_MOTOR_SETPWM>
 8002b86:	4603      	mov	r3, r0
 8002b88:	461a      	mov	r2, r3
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
}
 8002b90:	bf00      	nop
 8002b92:	3710      	adds	r7, #16
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}
 8002b98:	2000000c 	.word	0x2000000c
 8002b9c:	20000070 	.word	0x20000070
 8002ba0:	20000020 	.word	0x20000020
 8002ba4:	20000084 	.word	0x20000084
 8002ba8:	20000008 	.word	0x20000008
 8002bac:	40020c00 	.word	0x40020c00
 8002bb0:	2000006c 	.word	0x2000006c
 8002bb4:	40020000 	.word	0x40020000

08002bb8 <T_MOTOR_Init>:
/* ******************************************************************************************************************* */

void T_MOTOR_Init()
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b08a      	sub	sp, #40	@ 0x28
 8002bbc:	af00      	add	r7, sp, #0
	// 목표 도착 플래그 초기화
	L_T_Motor.flag = false;
 8002bbe:	4b1d      	ldr	r3, [pc, #116]	@ (8002c34 <T_MOTOR_Init+0x7c>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	701a      	strb	r2, [r3, #0]
	R_T_Motor.flag = false;
 8002bc4:	4b1c      	ldr	r3, [pc, #112]	@ (8002c38 <T_MOTOR_Init+0x80>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	701a      	strb	r2, [r3, #0]

	// 모터 초기화
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, 0);
 8002bca:	4b1c      	ldr	r3, [pc, #112]	@ (8002c3c <T_MOTOR_Init+0x84>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, 0);
 8002bd2:	4b1a      	ldr	r3, [pc, #104]	@ (8002c3c <T_MOTOR_Init+0x84>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	641a      	str	r2, [r3, #64]	@ 0x40
	T_MOTOR_L_DISABLE();
 8002bda:	2200      	movs	r2, #0
 8002bdc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002be0:	4817      	ldr	r0, [pc, #92]	@ (8002c40 <T_MOTOR_Init+0x88>)
 8002be2:	f000 fd2b 	bl	800363c <HAL_GPIO_WritePin>
	T_MOTOR_R_DISABLE();
 8002be6:	2200      	movs	r2, #0
 8002be8:	2180      	movs	r1, #128	@ 0x80
 8002bea:	4815      	ldr	r0, [pc, #84]	@ (8002c40 <T_MOTOR_Init+0x88>)
 8002bec:	f000 fd26 	bl	800363c <HAL_GPIO_WritePin>
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002bf6:	4812      	ldr	r0, [pc, #72]	@ (8002c40 <T_MOTOR_Init+0x88>)
 8002bf8:	f000 fd20 	bl	800363c <HAL_GPIO_WritePin>

	// 엔코더 초기화
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 8002bfc:	4b11      	ldr	r3, [pc, #68]	@ (8002c44 <T_MOTOR_Init+0x8c>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	2200      	movs	r2, #0
 8002c02:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 8002c04:	4b10      	ldr	r3, [pc, #64]	@ (8002c48 <T_MOTOR_Init+0x90>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	625a      	str	r2, [r3, #36]	@ 0x24
	L_T_Motor.Encoder = (MOTOR_Encoder_t){0};
 8002c0c:	4b09      	ldr	r3, [pc, #36]	@ (8002c34 <T_MOTOR_Init+0x7c>)
 8002c0e:	3304      	adds	r3, #4
 8002c10:	2200      	movs	r2, #0
 8002c12:	601a      	str	r2, [r3, #0]
 8002c14:	605a      	str	r2, [r3, #4]
 8002c16:	609a      	str	r2, [r3, #8]
 8002c18:	60da      	str	r2, [r3, #12]
 8002c1a:	611a      	str	r2, [r3, #16]
	R_T_Motor.Encoder = (MOTOR_Encoder_t){0};
 8002c1c:	4b06      	ldr	r3, [pc, #24]	@ (8002c38 <T_MOTOR_Init+0x80>)
 8002c1e:	3304      	adds	r3, #4
 8002c20:	2200      	movs	r2, #0
 8002c22:	601a      	str	r2, [r3, #0]
 8002c24:	605a      	str	r2, [r3, #4]
 8002c26:	609a      	str	r2, [r3, #8]
 8002c28:	60da      	str	r2, [r3, #12]
 8002c2a:	611a      	str	r2, [r3, #16]
}
 8002c2c:	bf00      	nop
 8002c2e:	3728      	adds	r7, #40	@ 0x28
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}
 8002c34:	200005d0 	.word	0x200005d0
 8002c38:	200000d0 	.word	0x200000d0
 8002c3c:	20000368 	.word	0x20000368
 8002c40:	40021000 	.word	0x40021000
 8002c44:	20000248 	.word	0x20000248
 8002c48:	20000290 	.word	0x20000290

08002c4c <T_MOTOR_ReadEncoder>:

void T_MOTOR_ReadEncoder()
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
	MOTOR_Encoder_t* encL = &L_T_Motor.Encoder;
 8002c52:	4b2b      	ldr	r3, [pc, #172]	@ (8002d00 <T_MOTOR_ReadEncoder+0xb4>)
 8002c54:	607b      	str	r3, [r7, #4]
	MOTOR_Encoder_t* encR = &R_T_Motor.Encoder;
 8002c56:	4b2b      	ldr	r3, [pc, #172]	@ (8002d04 <T_MOTOR_ReadEncoder+0xb8>)
 8002c58:	603b      	str	r3, [r7, #0]

	encL->Encoder16New = T_MOTOR_L_READENCODER();
 8002c5a:	4b2b      	ldr	r3, [pc, #172]	@ (8002d08 <T_MOTOR_ReadEncoder+0xbc>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c60:	b29a      	uxth	r2, r3
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	801a      	strh	r2, [r3, #0]
	encR->Encoder16New = T_MOTOR_R_READENCODER();
 8002c66:	4b29      	ldr	r3, [pc, #164]	@ (8002d0c <T_MOTOR_ReadEncoder+0xc0>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c6c:	b29a      	uxth	r2, r3
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	801a      	strh	r2, [r3, #0]

	encL->Encoder16Diff = (int16_t)(encL->Encoder16New - encL->Encoder16Old);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	881a      	ldrh	r2, [r3, #0]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	885b      	ldrh	r3, [r3, #2]
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	b29b      	uxth	r3, r3
 8002c7e:	b21a      	sxth	r2, r3
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	809a      	strh	r2, [r3, #4]
	encR->Encoder16Diff = (int16_t)(encR->Encoder16New - encR->Encoder16Old);
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	881a      	ldrh	r2, [r3, #0]
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	885b      	ldrh	r3, [r3, #2]
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	b29b      	uxth	r3, r3
 8002c90:	b21a      	sxth	r2, r3
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	809a      	strh	r2, [r3, #4]
	encL->Encoder32New += encL->Encoder16Diff;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	689b      	ldr	r3, [r3, #8]
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8002ca0:	441a      	add	r2, r3
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	609a      	str	r2, [r3, #8]
	encR->Encoder32New += encR->Encoder16Diff;
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	683a      	ldr	r2, [r7, #0]
 8002cac:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8002cb0:	441a      	add	r2, r3
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	609a      	str	r2, [r3, #8]
	encL->Encoder32Diff = encL->Encoder32New - encL->Encoder32Old;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	689a      	ldr	r2, [r3, #8]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	68db      	ldr	r3, [r3, #12]
 8002cbe:	1ad2      	subs	r2, r2, r3
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	611a      	str	r2, [r3, #16]
	encR->Encoder32Diff = encR->Encoder32New - encR->Encoder32Old;
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	689a      	ldr	r2, [r3, #8]
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	68db      	ldr	r3, [r3, #12]
 8002ccc:	1ad2      	subs	r2, r2, r3
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	611a      	str	r2, [r3, #16]

	encL->Encoder16Old = encL->Encoder16New;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	881a      	ldrh	r2, [r3, #0]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	805a      	strh	r2, [r3, #2]
	encR->Encoder16Old = encR->Encoder16New;
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	881a      	ldrh	r2, [r3, #0]
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	805a      	strh	r2, [r3, #2]
	encL->Encoder32Old = encL->Encoder32New;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	689a      	ldr	r2, [r3, #8]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	60da      	str	r2, [r3, #12]
	encR->Encoder32Old = encR->Encoder32New;
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	689a      	ldr	r2, [r3, #8]
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	60da      	str	r2, [r3, #12]
}
 8002cf2:	bf00      	nop
 8002cf4:	370c      	adds	r7, #12
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfc:	4770      	bx	lr
 8002cfe:	bf00      	nop
 8002d00:	200005d4 	.word	0x200005d4
 8002d04:	200000d4 	.word	0x200000d4
 8002d08:	20000248 	.word	0x20000248
 8002d0c:	20000290 	.word	0x20000290

08002d10 <T_MOTOR_Control>:

void T_MOTOR_Control()
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b084      	sub	sp, #16
 8002d14:	af00      	add	r7, sp, #0
  MOTOR_Encoder_t* encL = &L_T_Motor.Encoder;
 8002d16:	4b2c      	ldr	r3, [pc, #176]	@ (8002dc8 <T_MOTOR_Control+0xb8>)
 8002d18:	60fb      	str	r3, [r7, #12]
  MOTOR_Encoder_t* encR = &R_T_Motor.Encoder;
 8002d1a:	4b2c      	ldr	r3, [pc, #176]	@ (8002dcc <T_MOTOR_Control+0xbc>)
 8002d1c:	60bb      	str	r3, [r7, #8]
  MOTOR_PID_t* pidL = &L_T_Motor.PID;
 8002d1e:	4b2c      	ldr	r3, [pc, #176]	@ (8002dd0 <T_MOTOR_Control+0xc0>)
 8002d20:	607b      	str	r3, [r7, #4]
  MOTOR_PID_t* pidR = &R_T_Motor.PID;
 8002d22:	4b2c      	ldr	r3, [pc, #176]	@ (8002dd4 <T_MOTOR_Control+0xc4>)
 8002d24:	603b      	str	r3, [r7, #0]

  // 도달한 바퀴는 제어 중지
  if (!L_T_Motor.flag) {
 8002d26:	4b2c      	ldr	r3, [pc, #176]	@ (8002dd8 <T_MOTOR_Control+0xc8>)
 8002d28:	781b      	ldrb	r3, [r3, #0]
 8002d2a:	f083 0301 	eor.w	r3, r3, #1
 8002d2e:	b2db      	uxtb	r3, r3
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d01c      	beq.n	8002d6e <T_MOTOR_Control+0x5e>
      pidL->Error32New = pidL->Target32 - encL->Encoder32New;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	68da      	ldr	r2, [r3, #12]
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	1ad2      	subs	r2, r2, r3
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	619a      	str	r2, [r3, #24]
      if (abs(encL->Encoder32New) > abs(pidL->Target32)) {
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8002d4a:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	68db      	ldr	r3, [r3, #12]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	bfb8      	it	lt
 8002d56:	425b      	neglt	r3, r3
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	dd08      	ble.n	8002d6e <T_MOTOR_Control+0x5e>
      	L_T_Motor.flag = true;
 8002d5c:	4b1e      	ldr	r3, [pc, #120]	@ (8002dd8 <T_MOTOR_Control+0xc8>)
 8002d5e:	2201      	movs	r2, #1
 8002d60:	701a      	strb	r2, [r3, #0]
        T_MOTOR_L_DISABLE();
 8002d62:	2200      	movs	r2, #0
 8002d64:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002d68:	481c      	ldr	r0, [pc, #112]	@ (8002ddc <T_MOTOR_Control+0xcc>)
 8002d6a:	f000 fc67 	bl	800363c <HAL_GPIO_WritePin>
      }
  }

  if (!R_T_Motor.flag) {
 8002d6e:	4b1c      	ldr	r3, [pc, #112]	@ (8002de0 <T_MOTOR_Control+0xd0>)
 8002d70:	781b      	ldrb	r3, [r3, #0]
 8002d72:	f083 0301 	eor.w	r3, r3, #1
 8002d76:	b2db      	uxtb	r3, r3
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d021      	beq.n	8002dc0 <T_MOTOR_Control+0xb0>
      pidR->Error32New = pidR->Target32 - encR->Encoder32New;
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	68da      	ldr	r2, [r3, #12]
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	1ad2      	subs	r2, r2, r3
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	619a      	str	r2, [r3, #24]
      if (abs(encR->Encoder32New) > abs(pidR->Target32)) {
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	689b      	ldr	r3, [r3, #8]
 8002d8e:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8002d92:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	68db      	ldr	r3, [r3, #12]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	bfb8      	it	lt
 8002d9e:	425b      	neglt	r3, r3
 8002da0:	429a      	cmp	r2, r3
 8002da2:	dd0d      	ble.n	8002dc0 <T_MOTOR_Control+0xb0>
      	R_T_Motor.flag = true;
 8002da4:	4b0e      	ldr	r3, [pc, #56]	@ (8002de0 <T_MOTOR_Control+0xd0>)
 8002da6:	2201      	movs	r2, #1
 8002da8:	701a      	strb	r2, [r3, #0]
        T_MOTOR_R_DISABLE();
 8002daa:	2200      	movs	r2, #0
 8002dac:	2180      	movs	r1, #128	@ 0x80
 8002dae:	480b      	ldr	r0, [pc, #44]	@ (8002ddc <T_MOTOR_Control+0xcc>)
 8002db0:	f000 fc44 	bl	800363c <HAL_GPIO_WritePin>
 8002db4:	2200      	movs	r2, #0
 8002db6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002dba:	4808      	ldr	r0, [pc, #32]	@ (8002ddc <T_MOTOR_Control+0xcc>)
 8002dbc:	f000 fc3e 	bl	800363c <HAL_GPIO_WritePin>
      }
  }
}
 8002dc0:	bf00      	nop
 8002dc2:	3710      	adds	r7, #16
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	200005d4 	.word	0x200005d4
 8002dcc:	200000d4 	.word	0x200000d4
 8002dd0:	200005e8 	.word	0x200005e8
 8002dd4:	200000e8 	.word	0x200000e8
 8002dd8:	200005d0 	.word	0x200005d0
 8002ddc:	40021000 	.word	0x40021000
 8002de0:	200000d0 	.word	0x200000d0

08002de4 <STEP_MOTOR_START>:
        .step_flag     = false                       // 아직 스텝 완료 안 됨
    },
};

void STEP_MOTOR_START()
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	af00      	add	r7, sp, #0
    slide.motor.current_steps = 0;                    // 스텝 카운터 초기화
 8002de8:	4b05      	ldr	r3, [pc, #20]	@ (8002e00 <STEP_MOTOR_START+0x1c>)
 8002dea:	2200      	movs	r2, #0
 8002dec:	605a      	str	r2, [r3, #4]
    slide.motor.step_flag = false;                    // 스텝 완료 플래그 초기화
 8002dee:	4b04      	ldr	r3, [pc, #16]	@ (8002e00 <STEP_MOTOR_START+0x1c>)
 8002df0:	2200      	movs	r2, #0
 8002df2:	731a      	strb	r2, [r3, #12]
    HAL_TIM_OC_Start_IT(&htim9, TIM_CHANNEL_1);       // 타이머 인터럽트 기반 PWM 시작
 8002df4:	2100      	movs	r1, #0
 8002df6:	4803      	ldr	r0, [pc, #12]	@ (8002e04 <STEP_MOTOR_START+0x20>)
 8002df8:	f001 f9ec 	bl	80041d4 <HAL_TIM_OC_Start_IT>
}
 8002dfc:	bf00      	nop
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	20000134 	.word	0x20000134
 8002e04:	200003b0 	.word	0x200003b0

08002e08 <STEP_MOTOR_STOP>:

void STEP_MOTOR_STOP()
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	af00      	add	r7, sp, #0
    HAL_TIM_OC_Stop_IT(&htim9, TIM_CHANNEL_1);        // 타이머 인터럽트 정지 (모터 정지)
 8002e0c:	2100      	movs	r1, #0
 8002e0e:	4804      	ldr	r0, [pc, #16]	@ (8002e20 <STEP_MOTOR_STOP+0x18>)
 8002e10:	f001 faf6 	bl	8004400 <HAL_TIM_OC_Stop_IT>
    slide.motor.step_flag = true;                     // 스텝 완료 표시 (논리 상태 업데이트용)
 8002e14:	4b03      	ldr	r3, [pc, #12]	@ (8002e24 <STEP_MOTOR_STOP+0x1c>)
 8002e16:	2201      	movs	r2, #1
 8002e18:	731a      	strb	r2, [r3, #12]
}
 8002e1a:	bf00      	nop
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	200003b0 	.word	0x200003b0
 8002e24:	20000134 	.word	0x20000134

08002e28 <SERVO_UP>:

void SERVO_UP()
{
 8002e28:	b480      	push	{r7}
 8002e2a:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, 6);
 8002e2c:	4b06      	ldr	r3, [pc, #24]	@ (8002e48 <SERVO_UP+0x20>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	2206      	movs	r2, #6
 8002e32:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4, 6);
 8002e34:	4b04      	ldr	r3, [pc, #16]	@ (8002e48 <SERVO_UP+0x20>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	2206      	movs	r2, #6
 8002e3a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8002e3c:	bf00      	nop
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e44:	4770      	bx	lr
 8002e46:	bf00      	nop
 8002e48:	200002d8 	.word	0x200002d8

08002e4c <SERVO_DOWN>:

void SERVO_DOWN()
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, 2);
 8002e50:	4b06      	ldr	r3, [pc, #24]	@ (8002e6c <SERVO_DOWN+0x20>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	2202      	movs	r2, #2
 8002e56:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4, 10);
 8002e58:	4b04      	ldr	r3, [pc, #16]	@ (8002e6c <SERVO_DOWN+0x20>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	220a      	movs	r2, #10
 8002e5e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8002e60:	bf00      	nop
 8002e62:	46bd      	mov	sp, r7
 8002e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e68:	4770      	bx	lr
 8002e6a:	bf00      	nop
 8002e6c:	200002d8 	.word	0x200002d8

08002e70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e74:	4b0e      	ldr	r3, [pc, #56]	@ (8002eb0 <HAL_Init+0x40>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a0d      	ldr	r2, [pc, #52]	@ (8002eb0 <HAL_Init+0x40>)
 8002e7a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e7e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e80:	4b0b      	ldr	r3, [pc, #44]	@ (8002eb0 <HAL_Init+0x40>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a0a      	ldr	r2, [pc, #40]	@ (8002eb0 <HAL_Init+0x40>)
 8002e86:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002e8a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e8c:	4b08      	ldr	r3, [pc, #32]	@ (8002eb0 <HAL_Init+0x40>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a07      	ldr	r2, [pc, #28]	@ (8002eb0 <HAL_Init+0x40>)
 8002e92:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e96:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e98:	2003      	movs	r0, #3
 8002e9a:	f000 f94f 	bl	800313c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e9e:	2000      	movs	r0, #0
 8002ea0:	f000 f808 	bl	8002eb4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ea4:	f7ff f91e 	bl	80020e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ea8:	2300      	movs	r3, #0
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	40023c00 	.word	0x40023c00

08002eb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b082      	sub	sp, #8
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ebc:	4b12      	ldr	r3, [pc, #72]	@ (8002f08 <HAL_InitTick+0x54>)
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	4b12      	ldr	r3, [pc, #72]	@ (8002f0c <HAL_InitTick+0x58>)
 8002ec2:	781b      	ldrb	r3, [r3, #0]
 8002ec4:	4619      	mov	r1, r3
 8002ec6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002eca:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ece:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f000 f967 	bl	80031a6 <HAL_SYSTICK_Config>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d001      	beq.n	8002ee2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e00e      	b.n	8002f00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2b0f      	cmp	r3, #15
 8002ee6:	d80a      	bhi.n	8002efe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ee8:	2200      	movs	r2, #0
 8002eea:	6879      	ldr	r1, [r7, #4]
 8002eec:	f04f 30ff 	mov.w	r0, #4294967295
 8002ef0:	f000 f92f 	bl	8003152 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ef4:	4a06      	ldr	r2, [pc, #24]	@ (8002f10 <HAL_InitTick+0x5c>)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002efa:	2300      	movs	r3, #0
 8002efc:	e000      	b.n	8002f00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	3708      	adds	r7, #8
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	20000004 	.word	0x20000004
 8002f0c:	20000148 	.word	0x20000148
 8002f10:	20000144 	.word	0x20000144

08002f14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f14:	b480      	push	{r7}
 8002f16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f18:	4b06      	ldr	r3, [pc, #24]	@ (8002f34 <HAL_IncTick+0x20>)
 8002f1a:	781b      	ldrb	r3, [r3, #0]
 8002f1c:	461a      	mov	r2, r3
 8002f1e:	4b06      	ldr	r3, [pc, #24]	@ (8002f38 <HAL_IncTick+0x24>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4413      	add	r3, r2
 8002f24:	4a04      	ldr	r2, [pc, #16]	@ (8002f38 <HAL_IncTick+0x24>)
 8002f26:	6013      	str	r3, [r2, #0]
}
 8002f28:	bf00      	nop
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f30:	4770      	bx	lr
 8002f32:	bf00      	nop
 8002f34:	20000148 	.word	0x20000148
 8002f38:	20000638 	.word	0x20000638

08002f3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	af00      	add	r7, sp, #0
  return uwTick;
 8002f40:	4b03      	ldr	r3, [pc, #12]	@ (8002f50 <HAL_GetTick+0x14>)
 8002f42:	681b      	ldr	r3, [r3, #0]
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	46bd      	mov	sp, r7
 8002f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4c:	4770      	bx	lr
 8002f4e:	bf00      	nop
 8002f50:	20000638 	.word	0x20000638

08002f54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b084      	sub	sp, #16
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f5c:	f7ff ffee 	bl	8002f3c <HAL_GetTick>
 8002f60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f6c:	d005      	beq.n	8002f7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f6e:	4b0a      	ldr	r3, [pc, #40]	@ (8002f98 <HAL_Delay+0x44>)
 8002f70:	781b      	ldrb	r3, [r3, #0]
 8002f72:	461a      	mov	r2, r3
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	4413      	add	r3, r2
 8002f78:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002f7a:	bf00      	nop
 8002f7c:	f7ff ffde 	bl	8002f3c <HAL_GetTick>
 8002f80:	4602      	mov	r2, r0
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	1ad3      	subs	r3, r2, r3
 8002f86:	68fa      	ldr	r2, [r7, #12]
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	d8f7      	bhi.n	8002f7c <HAL_Delay+0x28>
  {
  }
}
 8002f8c:	bf00      	nop
 8002f8e:	bf00      	nop
 8002f90:	3710      	adds	r7, #16
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	bf00      	nop
 8002f98:	20000148 	.word	0x20000148

08002f9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b085      	sub	sp, #20
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	f003 0307 	and.w	r3, r3, #7
 8002faa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fac:	4b0c      	ldr	r3, [pc, #48]	@ (8002fe0 <__NVIC_SetPriorityGrouping+0x44>)
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fb2:	68ba      	ldr	r2, [r7, #8]
 8002fb4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002fb8:	4013      	ands	r3, r2
 8002fba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fc4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002fc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fcc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002fce:	4a04      	ldr	r2, [pc, #16]	@ (8002fe0 <__NVIC_SetPriorityGrouping+0x44>)
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	60d3      	str	r3, [r2, #12]
}
 8002fd4:	bf00      	nop
 8002fd6:	3714      	adds	r7, #20
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fde:	4770      	bx	lr
 8002fe0:	e000ed00 	.word	0xe000ed00

08002fe4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fe8:	4b04      	ldr	r3, [pc, #16]	@ (8002ffc <__NVIC_GetPriorityGrouping+0x18>)
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	0a1b      	lsrs	r3, r3, #8
 8002fee:	f003 0307 	and.w	r3, r3, #7
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffa:	4770      	bx	lr
 8002ffc:	e000ed00 	.word	0xe000ed00

08003000 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003000:	b480      	push	{r7}
 8003002:	b083      	sub	sp, #12
 8003004:	af00      	add	r7, sp, #0
 8003006:	4603      	mov	r3, r0
 8003008:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800300a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800300e:	2b00      	cmp	r3, #0
 8003010:	db0b      	blt.n	800302a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003012:	79fb      	ldrb	r3, [r7, #7]
 8003014:	f003 021f 	and.w	r2, r3, #31
 8003018:	4907      	ldr	r1, [pc, #28]	@ (8003038 <__NVIC_EnableIRQ+0x38>)
 800301a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800301e:	095b      	lsrs	r3, r3, #5
 8003020:	2001      	movs	r0, #1
 8003022:	fa00 f202 	lsl.w	r2, r0, r2
 8003026:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800302a:	bf00      	nop
 800302c:	370c      	adds	r7, #12
 800302e:	46bd      	mov	sp, r7
 8003030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003034:	4770      	bx	lr
 8003036:	bf00      	nop
 8003038:	e000e100 	.word	0xe000e100

0800303c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	4603      	mov	r3, r0
 8003044:	6039      	str	r1, [r7, #0]
 8003046:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003048:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800304c:	2b00      	cmp	r3, #0
 800304e:	db0a      	blt.n	8003066 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	b2da      	uxtb	r2, r3
 8003054:	490c      	ldr	r1, [pc, #48]	@ (8003088 <__NVIC_SetPriority+0x4c>)
 8003056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800305a:	0112      	lsls	r2, r2, #4
 800305c:	b2d2      	uxtb	r2, r2
 800305e:	440b      	add	r3, r1
 8003060:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003064:	e00a      	b.n	800307c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	b2da      	uxtb	r2, r3
 800306a:	4908      	ldr	r1, [pc, #32]	@ (800308c <__NVIC_SetPriority+0x50>)
 800306c:	79fb      	ldrb	r3, [r7, #7]
 800306e:	f003 030f 	and.w	r3, r3, #15
 8003072:	3b04      	subs	r3, #4
 8003074:	0112      	lsls	r2, r2, #4
 8003076:	b2d2      	uxtb	r2, r2
 8003078:	440b      	add	r3, r1
 800307a:	761a      	strb	r2, [r3, #24]
}
 800307c:	bf00      	nop
 800307e:	370c      	adds	r7, #12
 8003080:	46bd      	mov	sp, r7
 8003082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003086:	4770      	bx	lr
 8003088:	e000e100 	.word	0xe000e100
 800308c:	e000ed00 	.word	0xe000ed00

08003090 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003090:	b480      	push	{r7}
 8003092:	b089      	sub	sp, #36	@ 0x24
 8003094:	af00      	add	r7, sp, #0
 8003096:	60f8      	str	r0, [r7, #12]
 8003098:	60b9      	str	r1, [r7, #8]
 800309a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	f003 0307 	and.w	r3, r3, #7
 80030a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030a4:	69fb      	ldr	r3, [r7, #28]
 80030a6:	f1c3 0307 	rsb	r3, r3, #7
 80030aa:	2b04      	cmp	r3, #4
 80030ac:	bf28      	it	cs
 80030ae:	2304      	movcs	r3, #4
 80030b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030b2:	69fb      	ldr	r3, [r7, #28]
 80030b4:	3304      	adds	r3, #4
 80030b6:	2b06      	cmp	r3, #6
 80030b8:	d902      	bls.n	80030c0 <NVIC_EncodePriority+0x30>
 80030ba:	69fb      	ldr	r3, [r7, #28]
 80030bc:	3b03      	subs	r3, #3
 80030be:	e000      	b.n	80030c2 <NVIC_EncodePriority+0x32>
 80030c0:	2300      	movs	r3, #0
 80030c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030c4:	f04f 32ff 	mov.w	r2, #4294967295
 80030c8:	69bb      	ldr	r3, [r7, #24]
 80030ca:	fa02 f303 	lsl.w	r3, r2, r3
 80030ce:	43da      	mvns	r2, r3
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	401a      	ands	r2, r3
 80030d4:	697b      	ldr	r3, [r7, #20]
 80030d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030d8:	f04f 31ff 	mov.w	r1, #4294967295
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	fa01 f303 	lsl.w	r3, r1, r3
 80030e2:	43d9      	mvns	r1, r3
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030e8:	4313      	orrs	r3, r2
         );
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3724      	adds	r7, #36	@ 0x24
 80030ee:	46bd      	mov	sp, r7
 80030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f4:	4770      	bx	lr
	...

080030f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b082      	sub	sp, #8
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	3b01      	subs	r3, #1
 8003104:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003108:	d301      	bcc.n	800310e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800310a:	2301      	movs	r3, #1
 800310c:	e00f      	b.n	800312e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800310e:	4a0a      	ldr	r2, [pc, #40]	@ (8003138 <SysTick_Config+0x40>)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	3b01      	subs	r3, #1
 8003114:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003116:	210f      	movs	r1, #15
 8003118:	f04f 30ff 	mov.w	r0, #4294967295
 800311c:	f7ff ff8e 	bl	800303c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003120:	4b05      	ldr	r3, [pc, #20]	@ (8003138 <SysTick_Config+0x40>)
 8003122:	2200      	movs	r2, #0
 8003124:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003126:	4b04      	ldr	r3, [pc, #16]	@ (8003138 <SysTick_Config+0x40>)
 8003128:	2207      	movs	r2, #7
 800312a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800312c:	2300      	movs	r3, #0
}
 800312e:	4618      	mov	r0, r3
 8003130:	3708      	adds	r7, #8
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	e000e010 	.word	0xe000e010

0800313c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b082      	sub	sp, #8
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003144:	6878      	ldr	r0, [r7, #4]
 8003146:	f7ff ff29 	bl	8002f9c <__NVIC_SetPriorityGrouping>
}
 800314a:	bf00      	nop
 800314c:	3708      	adds	r7, #8
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}

08003152 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003152:	b580      	push	{r7, lr}
 8003154:	b086      	sub	sp, #24
 8003156:	af00      	add	r7, sp, #0
 8003158:	4603      	mov	r3, r0
 800315a:	60b9      	str	r1, [r7, #8]
 800315c:	607a      	str	r2, [r7, #4]
 800315e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003160:	2300      	movs	r3, #0
 8003162:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003164:	f7ff ff3e 	bl	8002fe4 <__NVIC_GetPriorityGrouping>
 8003168:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800316a:	687a      	ldr	r2, [r7, #4]
 800316c:	68b9      	ldr	r1, [r7, #8]
 800316e:	6978      	ldr	r0, [r7, #20]
 8003170:	f7ff ff8e 	bl	8003090 <NVIC_EncodePriority>
 8003174:	4602      	mov	r2, r0
 8003176:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800317a:	4611      	mov	r1, r2
 800317c:	4618      	mov	r0, r3
 800317e:	f7ff ff5d 	bl	800303c <__NVIC_SetPriority>
}
 8003182:	bf00      	nop
 8003184:	3718      	adds	r7, #24
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}

0800318a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800318a:	b580      	push	{r7, lr}
 800318c:	b082      	sub	sp, #8
 800318e:	af00      	add	r7, sp, #0
 8003190:	4603      	mov	r3, r0
 8003192:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003194:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003198:	4618      	mov	r0, r3
 800319a:	f7ff ff31 	bl	8003000 <__NVIC_EnableIRQ>
}
 800319e:	bf00      	nop
 80031a0:	3708      	adds	r7, #8
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd80      	pop	{r7, pc}

080031a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031a6:	b580      	push	{r7, lr}
 80031a8:	b082      	sub	sp, #8
 80031aa:	af00      	add	r7, sp, #0
 80031ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031ae:	6878      	ldr	r0, [r7, #4]
 80031b0:	f7ff ffa2 	bl	80030f8 <SysTick_Config>
 80031b4:	4603      	mov	r3, r0
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	3708      	adds	r7, #8
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}

080031be <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80031be:	b580      	push	{r7, lr}
 80031c0:	b084      	sub	sp, #16
 80031c2:	af00      	add	r7, sp, #0
 80031c4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031ca:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80031cc:	f7ff feb6 	bl	8002f3c <HAL_GetTick>
 80031d0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	2b02      	cmp	r3, #2
 80031dc:	d008      	beq.n	80031f0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2280      	movs	r2, #128	@ 0x80
 80031e2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2200      	movs	r2, #0
 80031e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	e052      	b.n	8003296 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f022 0216 	bic.w	r2, r2, #22
 80031fe:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	695a      	ldr	r2, [r3, #20]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800320e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003214:	2b00      	cmp	r3, #0
 8003216:	d103      	bne.n	8003220 <HAL_DMA_Abort+0x62>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800321c:	2b00      	cmp	r3, #0
 800321e:	d007      	beq.n	8003230 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681a      	ldr	r2, [r3, #0]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f022 0208 	bic.w	r2, r2, #8
 800322e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f022 0201 	bic.w	r2, r2, #1
 800323e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003240:	e013      	b.n	800326a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003242:	f7ff fe7b 	bl	8002f3c <HAL_GetTick>
 8003246:	4602      	mov	r2, r0
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	1ad3      	subs	r3, r2, r3
 800324c:	2b05      	cmp	r3, #5
 800324e:	d90c      	bls.n	800326a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2220      	movs	r2, #32
 8003254:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2203      	movs	r2, #3
 800325a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2200      	movs	r2, #0
 8003262:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003266:	2303      	movs	r3, #3
 8003268:	e015      	b.n	8003296 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f003 0301 	and.w	r3, r3, #1
 8003274:	2b00      	cmp	r3, #0
 8003276:	d1e4      	bne.n	8003242 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800327c:	223f      	movs	r2, #63	@ 0x3f
 800327e:	409a      	lsls	r2, r3
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2201      	movs	r2, #1
 8003288:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2200      	movs	r2, #0
 8003290:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003294:	2300      	movs	r3, #0
}
 8003296:	4618      	mov	r0, r3
 8003298:	3710      	adds	r7, #16
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}

0800329e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800329e:	b480      	push	{r7}
 80032a0:	b083      	sub	sp, #12
 80032a2:	af00      	add	r7, sp, #0
 80032a4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	2b02      	cmp	r3, #2
 80032b0:	d004      	beq.n	80032bc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2280      	movs	r2, #128	@ 0x80
 80032b6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80032b8:	2301      	movs	r3, #1
 80032ba:	e00c      	b.n	80032d6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2205      	movs	r2, #5
 80032c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f022 0201 	bic.w	r2, r2, #1
 80032d2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80032d4:	2300      	movs	r3, #0
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	370c      	adds	r7, #12
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr
	...

080032e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b089      	sub	sp, #36	@ 0x24
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
 80032ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80032ee:	2300      	movs	r3, #0
 80032f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80032f2:	2300      	movs	r3, #0
 80032f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80032f6:	2300      	movs	r3, #0
 80032f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032fa:	2300      	movs	r3, #0
 80032fc:	61fb      	str	r3, [r7, #28]
 80032fe:	e177      	b.n	80035f0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003300:	2201      	movs	r2, #1
 8003302:	69fb      	ldr	r3, [r7, #28]
 8003304:	fa02 f303 	lsl.w	r3, r2, r3
 8003308:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	697a      	ldr	r2, [r7, #20]
 8003310:	4013      	ands	r3, r2
 8003312:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003314:	693a      	ldr	r2, [r7, #16]
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	429a      	cmp	r2, r3
 800331a:	f040 8166 	bne.w	80035ea <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	f003 0303 	and.w	r3, r3, #3
 8003326:	2b01      	cmp	r3, #1
 8003328:	d005      	beq.n	8003336 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003332:	2b02      	cmp	r3, #2
 8003334:	d130      	bne.n	8003398 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	689b      	ldr	r3, [r3, #8]
 800333a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800333c:	69fb      	ldr	r3, [r7, #28]
 800333e:	005b      	lsls	r3, r3, #1
 8003340:	2203      	movs	r2, #3
 8003342:	fa02 f303 	lsl.w	r3, r2, r3
 8003346:	43db      	mvns	r3, r3
 8003348:	69ba      	ldr	r2, [r7, #24]
 800334a:	4013      	ands	r3, r2
 800334c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	68da      	ldr	r2, [r3, #12]
 8003352:	69fb      	ldr	r3, [r7, #28]
 8003354:	005b      	lsls	r3, r3, #1
 8003356:	fa02 f303 	lsl.w	r3, r2, r3
 800335a:	69ba      	ldr	r2, [r7, #24]
 800335c:	4313      	orrs	r3, r2
 800335e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	69ba      	ldr	r2, [r7, #24]
 8003364:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800336c:	2201      	movs	r2, #1
 800336e:	69fb      	ldr	r3, [r7, #28]
 8003370:	fa02 f303 	lsl.w	r3, r2, r3
 8003374:	43db      	mvns	r3, r3
 8003376:	69ba      	ldr	r2, [r7, #24]
 8003378:	4013      	ands	r3, r2
 800337a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	091b      	lsrs	r3, r3, #4
 8003382:	f003 0201 	and.w	r2, r3, #1
 8003386:	69fb      	ldr	r3, [r7, #28]
 8003388:	fa02 f303 	lsl.w	r3, r2, r3
 800338c:	69ba      	ldr	r2, [r7, #24]
 800338e:	4313      	orrs	r3, r2
 8003390:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	69ba      	ldr	r2, [r7, #24]
 8003396:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	f003 0303 	and.w	r3, r3, #3
 80033a0:	2b03      	cmp	r3, #3
 80033a2:	d017      	beq.n	80033d4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	68db      	ldr	r3, [r3, #12]
 80033a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	005b      	lsls	r3, r3, #1
 80033ae:	2203      	movs	r2, #3
 80033b0:	fa02 f303 	lsl.w	r3, r2, r3
 80033b4:	43db      	mvns	r3, r3
 80033b6:	69ba      	ldr	r2, [r7, #24]
 80033b8:	4013      	ands	r3, r2
 80033ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	689a      	ldr	r2, [r3, #8]
 80033c0:	69fb      	ldr	r3, [r7, #28]
 80033c2:	005b      	lsls	r3, r3, #1
 80033c4:	fa02 f303 	lsl.w	r3, r2, r3
 80033c8:	69ba      	ldr	r2, [r7, #24]
 80033ca:	4313      	orrs	r3, r2
 80033cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	69ba      	ldr	r2, [r7, #24]
 80033d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	f003 0303 	and.w	r3, r3, #3
 80033dc:	2b02      	cmp	r3, #2
 80033de:	d123      	bne.n	8003428 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80033e0:	69fb      	ldr	r3, [r7, #28]
 80033e2:	08da      	lsrs	r2, r3, #3
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	3208      	adds	r2, #8
 80033e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80033ee:	69fb      	ldr	r3, [r7, #28]
 80033f0:	f003 0307 	and.w	r3, r3, #7
 80033f4:	009b      	lsls	r3, r3, #2
 80033f6:	220f      	movs	r2, #15
 80033f8:	fa02 f303 	lsl.w	r3, r2, r3
 80033fc:	43db      	mvns	r3, r3
 80033fe:	69ba      	ldr	r2, [r7, #24]
 8003400:	4013      	ands	r3, r2
 8003402:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	691a      	ldr	r2, [r3, #16]
 8003408:	69fb      	ldr	r3, [r7, #28]
 800340a:	f003 0307 	and.w	r3, r3, #7
 800340e:	009b      	lsls	r3, r3, #2
 8003410:	fa02 f303 	lsl.w	r3, r2, r3
 8003414:	69ba      	ldr	r2, [r7, #24]
 8003416:	4313      	orrs	r3, r2
 8003418:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800341a:	69fb      	ldr	r3, [r7, #28]
 800341c:	08da      	lsrs	r2, r3, #3
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	3208      	adds	r2, #8
 8003422:	69b9      	ldr	r1, [r7, #24]
 8003424:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800342e:	69fb      	ldr	r3, [r7, #28]
 8003430:	005b      	lsls	r3, r3, #1
 8003432:	2203      	movs	r2, #3
 8003434:	fa02 f303 	lsl.w	r3, r2, r3
 8003438:	43db      	mvns	r3, r3
 800343a:	69ba      	ldr	r2, [r7, #24]
 800343c:	4013      	ands	r3, r2
 800343e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f003 0203 	and.w	r2, r3, #3
 8003448:	69fb      	ldr	r3, [r7, #28]
 800344a:	005b      	lsls	r3, r3, #1
 800344c:	fa02 f303 	lsl.w	r3, r2, r3
 8003450:	69ba      	ldr	r2, [r7, #24]
 8003452:	4313      	orrs	r3, r2
 8003454:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	69ba      	ldr	r2, [r7, #24]
 800345a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003464:	2b00      	cmp	r3, #0
 8003466:	f000 80c0 	beq.w	80035ea <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800346a:	2300      	movs	r3, #0
 800346c:	60fb      	str	r3, [r7, #12]
 800346e:	4b66      	ldr	r3, [pc, #408]	@ (8003608 <HAL_GPIO_Init+0x324>)
 8003470:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003472:	4a65      	ldr	r2, [pc, #404]	@ (8003608 <HAL_GPIO_Init+0x324>)
 8003474:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003478:	6453      	str	r3, [r2, #68]	@ 0x44
 800347a:	4b63      	ldr	r3, [pc, #396]	@ (8003608 <HAL_GPIO_Init+0x324>)
 800347c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800347e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003482:	60fb      	str	r3, [r7, #12]
 8003484:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003486:	4a61      	ldr	r2, [pc, #388]	@ (800360c <HAL_GPIO_Init+0x328>)
 8003488:	69fb      	ldr	r3, [r7, #28]
 800348a:	089b      	lsrs	r3, r3, #2
 800348c:	3302      	adds	r3, #2
 800348e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003492:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003494:	69fb      	ldr	r3, [r7, #28]
 8003496:	f003 0303 	and.w	r3, r3, #3
 800349a:	009b      	lsls	r3, r3, #2
 800349c:	220f      	movs	r2, #15
 800349e:	fa02 f303 	lsl.w	r3, r2, r3
 80034a2:	43db      	mvns	r3, r3
 80034a4:	69ba      	ldr	r2, [r7, #24]
 80034a6:	4013      	ands	r3, r2
 80034a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	4a58      	ldr	r2, [pc, #352]	@ (8003610 <HAL_GPIO_Init+0x32c>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d037      	beq.n	8003522 <HAL_GPIO_Init+0x23e>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	4a57      	ldr	r2, [pc, #348]	@ (8003614 <HAL_GPIO_Init+0x330>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d031      	beq.n	800351e <HAL_GPIO_Init+0x23a>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	4a56      	ldr	r2, [pc, #344]	@ (8003618 <HAL_GPIO_Init+0x334>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d02b      	beq.n	800351a <HAL_GPIO_Init+0x236>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	4a55      	ldr	r2, [pc, #340]	@ (800361c <HAL_GPIO_Init+0x338>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d025      	beq.n	8003516 <HAL_GPIO_Init+0x232>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	4a54      	ldr	r2, [pc, #336]	@ (8003620 <HAL_GPIO_Init+0x33c>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d01f      	beq.n	8003512 <HAL_GPIO_Init+0x22e>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	4a53      	ldr	r2, [pc, #332]	@ (8003624 <HAL_GPIO_Init+0x340>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d019      	beq.n	800350e <HAL_GPIO_Init+0x22a>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	4a52      	ldr	r2, [pc, #328]	@ (8003628 <HAL_GPIO_Init+0x344>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d013      	beq.n	800350a <HAL_GPIO_Init+0x226>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	4a51      	ldr	r2, [pc, #324]	@ (800362c <HAL_GPIO_Init+0x348>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d00d      	beq.n	8003506 <HAL_GPIO_Init+0x222>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	4a50      	ldr	r2, [pc, #320]	@ (8003630 <HAL_GPIO_Init+0x34c>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d007      	beq.n	8003502 <HAL_GPIO_Init+0x21e>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	4a4f      	ldr	r2, [pc, #316]	@ (8003634 <HAL_GPIO_Init+0x350>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d101      	bne.n	80034fe <HAL_GPIO_Init+0x21a>
 80034fa:	2309      	movs	r3, #9
 80034fc:	e012      	b.n	8003524 <HAL_GPIO_Init+0x240>
 80034fe:	230a      	movs	r3, #10
 8003500:	e010      	b.n	8003524 <HAL_GPIO_Init+0x240>
 8003502:	2308      	movs	r3, #8
 8003504:	e00e      	b.n	8003524 <HAL_GPIO_Init+0x240>
 8003506:	2307      	movs	r3, #7
 8003508:	e00c      	b.n	8003524 <HAL_GPIO_Init+0x240>
 800350a:	2306      	movs	r3, #6
 800350c:	e00a      	b.n	8003524 <HAL_GPIO_Init+0x240>
 800350e:	2305      	movs	r3, #5
 8003510:	e008      	b.n	8003524 <HAL_GPIO_Init+0x240>
 8003512:	2304      	movs	r3, #4
 8003514:	e006      	b.n	8003524 <HAL_GPIO_Init+0x240>
 8003516:	2303      	movs	r3, #3
 8003518:	e004      	b.n	8003524 <HAL_GPIO_Init+0x240>
 800351a:	2302      	movs	r3, #2
 800351c:	e002      	b.n	8003524 <HAL_GPIO_Init+0x240>
 800351e:	2301      	movs	r3, #1
 8003520:	e000      	b.n	8003524 <HAL_GPIO_Init+0x240>
 8003522:	2300      	movs	r3, #0
 8003524:	69fa      	ldr	r2, [r7, #28]
 8003526:	f002 0203 	and.w	r2, r2, #3
 800352a:	0092      	lsls	r2, r2, #2
 800352c:	4093      	lsls	r3, r2
 800352e:	69ba      	ldr	r2, [r7, #24]
 8003530:	4313      	orrs	r3, r2
 8003532:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003534:	4935      	ldr	r1, [pc, #212]	@ (800360c <HAL_GPIO_Init+0x328>)
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	089b      	lsrs	r3, r3, #2
 800353a:	3302      	adds	r3, #2
 800353c:	69ba      	ldr	r2, [r7, #24]
 800353e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003542:	4b3d      	ldr	r3, [pc, #244]	@ (8003638 <HAL_GPIO_Init+0x354>)
 8003544:	689b      	ldr	r3, [r3, #8]
 8003546:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	43db      	mvns	r3, r3
 800354c:	69ba      	ldr	r2, [r7, #24]
 800354e:	4013      	ands	r3, r2
 8003550:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d003      	beq.n	8003566 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800355e:	69ba      	ldr	r2, [r7, #24]
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	4313      	orrs	r3, r2
 8003564:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003566:	4a34      	ldr	r2, [pc, #208]	@ (8003638 <HAL_GPIO_Init+0x354>)
 8003568:	69bb      	ldr	r3, [r7, #24]
 800356a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800356c:	4b32      	ldr	r3, [pc, #200]	@ (8003638 <HAL_GPIO_Init+0x354>)
 800356e:	68db      	ldr	r3, [r3, #12]
 8003570:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	43db      	mvns	r3, r3
 8003576:	69ba      	ldr	r2, [r7, #24]
 8003578:	4013      	ands	r3, r2
 800357a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003584:	2b00      	cmp	r3, #0
 8003586:	d003      	beq.n	8003590 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003588:	69ba      	ldr	r2, [r7, #24]
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	4313      	orrs	r3, r2
 800358e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003590:	4a29      	ldr	r2, [pc, #164]	@ (8003638 <HAL_GPIO_Init+0x354>)
 8003592:	69bb      	ldr	r3, [r7, #24]
 8003594:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003596:	4b28      	ldr	r3, [pc, #160]	@ (8003638 <HAL_GPIO_Init+0x354>)
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	43db      	mvns	r3, r3
 80035a0:	69ba      	ldr	r2, [r7, #24]
 80035a2:	4013      	ands	r3, r2
 80035a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d003      	beq.n	80035ba <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80035b2:	69ba      	ldr	r2, [r7, #24]
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	4313      	orrs	r3, r2
 80035b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80035ba:	4a1f      	ldr	r2, [pc, #124]	@ (8003638 <HAL_GPIO_Init+0x354>)
 80035bc:	69bb      	ldr	r3, [r7, #24]
 80035be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80035c0:	4b1d      	ldr	r3, [pc, #116]	@ (8003638 <HAL_GPIO_Init+0x354>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	43db      	mvns	r3, r3
 80035ca:	69ba      	ldr	r2, [r7, #24]
 80035cc:	4013      	ands	r3, r2
 80035ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d003      	beq.n	80035e4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80035dc:	69ba      	ldr	r2, [r7, #24]
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	4313      	orrs	r3, r2
 80035e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80035e4:	4a14      	ldr	r2, [pc, #80]	@ (8003638 <HAL_GPIO_Init+0x354>)
 80035e6:	69bb      	ldr	r3, [r7, #24]
 80035e8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80035ea:	69fb      	ldr	r3, [r7, #28]
 80035ec:	3301      	adds	r3, #1
 80035ee:	61fb      	str	r3, [r7, #28]
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	2b0f      	cmp	r3, #15
 80035f4:	f67f ae84 	bls.w	8003300 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80035f8:	bf00      	nop
 80035fa:	bf00      	nop
 80035fc:	3724      	adds	r7, #36	@ 0x24
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr
 8003606:	bf00      	nop
 8003608:	40023800 	.word	0x40023800
 800360c:	40013800 	.word	0x40013800
 8003610:	40020000 	.word	0x40020000
 8003614:	40020400 	.word	0x40020400
 8003618:	40020800 	.word	0x40020800
 800361c:	40020c00 	.word	0x40020c00
 8003620:	40021000 	.word	0x40021000
 8003624:	40021400 	.word	0x40021400
 8003628:	40021800 	.word	0x40021800
 800362c:	40021c00 	.word	0x40021c00
 8003630:	40022000 	.word	0x40022000
 8003634:	40022400 	.word	0x40022400
 8003638:	40013c00 	.word	0x40013c00

0800363c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800363c:	b480      	push	{r7}
 800363e:	b083      	sub	sp, #12
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
 8003644:	460b      	mov	r3, r1
 8003646:	807b      	strh	r3, [r7, #2]
 8003648:	4613      	mov	r3, r2
 800364a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800364c:	787b      	ldrb	r3, [r7, #1]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d003      	beq.n	800365a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003652:	887a      	ldrh	r2, [r7, #2]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003658:	e003      	b.n	8003662 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800365a:	887b      	ldrh	r3, [r7, #2]
 800365c:	041a      	lsls	r2, r3, #16
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	619a      	str	r2, [r3, #24]
}
 8003662:	bf00      	nop
 8003664:	370c      	adds	r7, #12
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr
	...

08003670 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b086      	sub	sp, #24
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d101      	bne.n	8003682 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e267      	b.n	8003b52 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f003 0301 	and.w	r3, r3, #1
 800368a:	2b00      	cmp	r3, #0
 800368c:	d075      	beq.n	800377a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800368e:	4b88      	ldr	r3, [pc, #544]	@ (80038b0 <HAL_RCC_OscConfig+0x240>)
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	f003 030c 	and.w	r3, r3, #12
 8003696:	2b04      	cmp	r3, #4
 8003698:	d00c      	beq.n	80036b4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800369a:	4b85      	ldr	r3, [pc, #532]	@ (80038b0 <HAL_RCC_OscConfig+0x240>)
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80036a2:	2b08      	cmp	r3, #8
 80036a4:	d112      	bne.n	80036cc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036a6:	4b82      	ldr	r3, [pc, #520]	@ (80038b0 <HAL_RCC_OscConfig+0x240>)
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036ae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80036b2:	d10b      	bne.n	80036cc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036b4:	4b7e      	ldr	r3, [pc, #504]	@ (80038b0 <HAL_RCC_OscConfig+0x240>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d05b      	beq.n	8003778 <HAL_RCC_OscConfig+0x108>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d157      	bne.n	8003778 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80036c8:	2301      	movs	r3, #1
 80036ca:	e242      	b.n	8003b52 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036d4:	d106      	bne.n	80036e4 <HAL_RCC_OscConfig+0x74>
 80036d6:	4b76      	ldr	r3, [pc, #472]	@ (80038b0 <HAL_RCC_OscConfig+0x240>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a75      	ldr	r2, [pc, #468]	@ (80038b0 <HAL_RCC_OscConfig+0x240>)
 80036dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036e0:	6013      	str	r3, [r2, #0]
 80036e2:	e01d      	b.n	8003720 <HAL_RCC_OscConfig+0xb0>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80036ec:	d10c      	bne.n	8003708 <HAL_RCC_OscConfig+0x98>
 80036ee:	4b70      	ldr	r3, [pc, #448]	@ (80038b0 <HAL_RCC_OscConfig+0x240>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a6f      	ldr	r2, [pc, #444]	@ (80038b0 <HAL_RCC_OscConfig+0x240>)
 80036f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80036f8:	6013      	str	r3, [r2, #0]
 80036fa:	4b6d      	ldr	r3, [pc, #436]	@ (80038b0 <HAL_RCC_OscConfig+0x240>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a6c      	ldr	r2, [pc, #432]	@ (80038b0 <HAL_RCC_OscConfig+0x240>)
 8003700:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003704:	6013      	str	r3, [r2, #0]
 8003706:	e00b      	b.n	8003720 <HAL_RCC_OscConfig+0xb0>
 8003708:	4b69      	ldr	r3, [pc, #420]	@ (80038b0 <HAL_RCC_OscConfig+0x240>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a68      	ldr	r2, [pc, #416]	@ (80038b0 <HAL_RCC_OscConfig+0x240>)
 800370e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003712:	6013      	str	r3, [r2, #0]
 8003714:	4b66      	ldr	r3, [pc, #408]	@ (80038b0 <HAL_RCC_OscConfig+0x240>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a65      	ldr	r2, [pc, #404]	@ (80038b0 <HAL_RCC_OscConfig+0x240>)
 800371a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800371e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d013      	beq.n	8003750 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003728:	f7ff fc08 	bl	8002f3c <HAL_GetTick>
 800372c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800372e:	e008      	b.n	8003742 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003730:	f7ff fc04 	bl	8002f3c <HAL_GetTick>
 8003734:	4602      	mov	r2, r0
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	1ad3      	subs	r3, r2, r3
 800373a:	2b64      	cmp	r3, #100	@ 0x64
 800373c:	d901      	bls.n	8003742 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800373e:	2303      	movs	r3, #3
 8003740:	e207      	b.n	8003b52 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003742:	4b5b      	ldr	r3, [pc, #364]	@ (80038b0 <HAL_RCC_OscConfig+0x240>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800374a:	2b00      	cmp	r3, #0
 800374c:	d0f0      	beq.n	8003730 <HAL_RCC_OscConfig+0xc0>
 800374e:	e014      	b.n	800377a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003750:	f7ff fbf4 	bl	8002f3c <HAL_GetTick>
 8003754:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003756:	e008      	b.n	800376a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003758:	f7ff fbf0 	bl	8002f3c <HAL_GetTick>
 800375c:	4602      	mov	r2, r0
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	1ad3      	subs	r3, r2, r3
 8003762:	2b64      	cmp	r3, #100	@ 0x64
 8003764:	d901      	bls.n	800376a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003766:	2303      	movs	r3, #3
 8003768:	e1f3      	b.n	8003b52 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800376a:	4b51      	ldr	r3, [pc, #324]	@ (80038b0 <HAL_RCC_OscConfig+0x240>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003772:	2b00      	cmp	r3, #0
 8003774:	d1f0      	bne.n	8003758 <HAL_RCC_OscConfig+0xe8>
 8003776:	e000      	b.n	800377a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003778:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 0302 	and.w	r3, r3, #2
 8003782:	2b00      	cmp	r3, #0
 8003784:	d063      	beq.n	800384e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003786:	4b4a      	ldr	r3, [pc, #296]	@ (80038b0 <HAL_RCC_OscConfig+0x240>)
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	f003 030c 	and.w	r3, r3, #12
 800378e:	2b00      	cmp	r3, #0
 8003790:	d00b      	beq.n	80037aa <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003792:	4b47      	ldr	r3, [pc, #284]	@ (80038b0 <HAL_RCC_OscConfig+0x240>)
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800379a:	2b08      	cmp	r3, #8
 800379c:	d11c      	bne.n	80037d8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800379e:	4b44      	ldr	r3, [pc, #272]	@ (80038b0 <HAL_RCC_OscConfig+0x240>)
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d116      	bne.n	80037d8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037aa:	4b41      	ldr	r3, [pc, #260]	@ (80038b0 <HAL_RCC_OscConfig+0x240>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 0302 	and.w	r3, r3, #2
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d005      	beq.n	80037c2 <HAL_RCC_OscConfig+0x152>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	68db      	ldr	r3, [r3, #12]
 80037ba:	2b01      	cmp	r3, #1
 80037bc:	d001      	beq.n	80037c2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	e1c7      	b.n	8003b52 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037c2:	4b3b      	ldr	r3, [pc, #236]	@ (80038b0 <HAL_RCC_OscConfig+0x240>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	691b      	ldr	r3, [r3, #16]
 80037ce:	00db      	lsls	r3, r3, #3
 80037d0:	4937      	ldr	r1, [pc, #220]	@ (80038b0 <HAL_RCC_OscConfig+0x240>)
 80037d2:	4313      	orrs	r3, r2
 80037d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037d6:	e03a      	b.n	800384e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	68db      	ldr	r3, [r3, #12]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d020      	beq.n	8003822 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037e0:	4b34      	ldr	r3, [pc, #208]	@ (80038b4 <HAL_RCC_OscConfig+0x244>)
 80037e2:	2201      	movs	r2, #1
 80037e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037e6:	f7ff fba9 	bl	8002f3c <HAL_GetTick>
 80037ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037ec:	e008      	b.n	8003800 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037ee:	f7ff fba5 	bl	8002f3c <HAL_GetTick>
 80037f2:	4602      	mov	r2, r0
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	1ad3      	subs	r3, r2, r3
 80037f8:	2b02      	cmp	r3, #2
 80037fa:	d901      	bls.n	8003800 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80037fc:	2303      	movs	r3, #3
 80037fe:	e1a8      	b.n	8003b52 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003800:	4b2b      	ldr	r3, [pc, #172]	@ (80038b0 <HAL_RCC_OscConfig+0x240>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f003 0302 	and.w	r3, r3, #2
 8003808:	2b00      	cmp	r3, #0
 800380a:	d0f0      	beq.n	80037ee <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800380c:	4b28      	ldr	r3, [pc, #160]	@ (80038b0 <HAL_RCC_OscConfig+0x240>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	691b      	ldr	r3, [r3, #16]
 8003818:	00db      	lsls	r3, r3, #3
 800381a:	4925      	ldr	r1, [pc, #148]	@ (80038b0 <HAL_RCC_OscConfig+0x240>)
 800381c:	4313      	orrs	r3, r2
 800381e:	600b      	str	r3, [r1, #0]
 8003820:	e015      	b.n	800384e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003822:	4b24      	ldr	r3, [pc, #144]	@ (80038b4 <HAL_RCC_OscConfig+0x244>)
 8003824:	2200      	movs	r2, #0
 8003826:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003828:	f7ff fb88 	bl	8002f3c <HAL_GetTick>
 800382c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800382e:	e008      	b.n	8003842 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003830:	f7ff fb84 	bl	8002f3c <HAL_GetTick>
 8003834:	4602      	mov	r2, r0
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	1ad3      	subs	r3, r2, r3
 800383a:	2b02      	cmp	r3, #2
 800383c:	d901      	bls.n	8003842 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800383e:	2303      	movs	r3, #3
 8003840:	e187      	b.n	8003b52 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003842:	4b1b      	ldr	r3, [pc, #108]	@ (80038b0 <HAL_RCC_OscConfig+0x240>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f003 0302 	and.w	r3, r3, #2
 800384a:	2b00      	cmp	r3, #0
 800384c:	d1f0      	bne.n	8003830 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 0308 	and.w	r3, r3, #8
 8003856:	2b00      	cmp	r3, #0
 8003858:	d036      	beq.n	80038c8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	695b      	ldr	r3, [r3, #20]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d016      	beq.n	8003890 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003862:	4b15      	ldr	r3, [pc, #84]	@ (80038b8 <HAL_RCC_OscConfig+0x248>)
 8003864:	2201      	movs	r2, #1
 8003866:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003868:	f7ff fb68 	bl	8002f3c <HAL_GetTick>
 800386c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800386e:	e008      	b.n	8003882 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003870:	f7ff fb64 	bl	8002f3c <HAL_GetTick>
 8003874:	4602      	mov	r2, r0
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	1ad3      	subs	r3, r2, r3
 800387a:	2b02      	cmp	r3, #2
 800387c:	d901      	bls.n	8003882 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800387e:	2303      	movs	r3, #3
 8003880:	e167      	b.n	8003b52 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003882:	4b0b      	ldr	r3, [pc, #44]	@ (80038b0 <HAL_RCC_OscConfig+0x240>)
 8003884:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003886:	f003 0302 	and.w	r3, r3, #2
 800388a:	2b00      	cmp	r3, #0
 800388c:	d0f0      	beq.n	8003870 <HAL_RCC_OscConfig+0x200>
 800388e:	e01b      	b.n	80038c8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003890:	4b09      	ldr	r3, [pc, #36]	@ (80038b8 <HAL_RCC_OscConfig+0x248>)
 8003892:	2200      	movs	r2, #0
 8003894:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003896:	f7ff fb51 	bl	8002f3c <HAL_GetTick>
 800389a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800389c:	e00e      	b.n	80038bc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800389e:	f7ff fb4d 	bl	8002f3c <HAL_GetTick>
 80038a2:	4602      	mov	r2, r0
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	1ad3      	subs	r3, r2, r3
 80038a8:	2b02      	cmp	r3, #2
 80038aa:	d907      	bls.n	80038bc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80038ac:	2303      	movs	r3, #3
 80038ae:	e150      	b.n	8003b52 <HAL_RCC_OscConfig+0x4e2>
 80038b0:	40023800 	.word	0x40023800
 80038b4:	42470000 	.word	0x42470000
 80038b8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038bc:	4b88      	ldr	r3, [pc, #544]	@ (8003ae0 <HAL_RCC_OscConfig+0x470>)
 80038be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038c0:	f003 0302 	and.w	r3, r3, #2
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d1ea      	bne.n	800389e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 0304 	and.w	r3, r3, #4
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	f000 8097 	beq.w	8003a04 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038d6:	2300      	movs	r3, #0
 80038d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038da:	4b81      	ldr	r3, [pc, #516]	@ (8003ae0 <HAL_RCC_OscConfig+0x470>)
 80038dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d10f      	bne.n	8003906 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038e6:	2300      	movs	r3, #0
 80038e8:	60bb      	str	r3, [r7, #8]
 80038ea:	4b7d      	ldr	r3, [pc, #500]	@ (8003ae0 <HAL_RCC_OscConfig+0x470>)
 80038ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ee:	4a7c      	ldr	r2, [pc, #496]	@ (8003ae0 <HAL_RCC_OscConfig+0x470>)
 80038f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80038f6:	4b7a      	ldr	r3, [pc, #488]	@ (8003ae0 <HAL_RCC_OscConfig+0x470>)
 80038f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038fe:	60bb      	str	r3, [r7, #8]
 8003900:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003902:	2301      	movs	r3, #1
 8003904:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003906:	4b77      	ldr	r3, [pc, #476]	@ (8003ae4 <HAL_RCC_OscConfig+0x474>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800390e:	2b00      	cmp	r3, #0
 8003910:	d118      	bne.n	8003944 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003912:	4b74      	ldr	r3, [pc, #464]	@ (8003ae4 <HAL_RCC_OscConfig+0x474>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a73      	ldr	r2, [pc, #460]	@ (8003ae4 <HAL_RCC_OscConfig+0x474>)
 8003918:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800391c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800391e:	f7ff fb0d 	bl	8002f3c <HAL_GetTick>
 8003922:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003924:	e008      	b.n	8003938 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003926:	f7ff fb09 	bl	8002f3c <HAL_GetTick>
 800392a:	4602      	mov	r2, r0
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	1ad3      	subs	r3, r2, r3
 8003930:	2b02      	cmp	r3, #2
 8003932:	d901      	bls.n	8003938 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003934:	2303      	movs	r3, #3
 8003936:	e10c      	b.n	8003b52 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003938:	4b6a      	ldr	r3, [pc, #424]	@ (8003ae4 <HAL_RCC_OscConfig+0x474>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003940:	2b00      	cmp	r3, #0
 8003942:	d0f0      	beq.n	8003926 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	2b01      	cmp	r3, #1
 800394a:	d106      	bne.n	800395a <HAL_RCC_OscConfig+0x2ea>
 800394c:	4b64      	ldr	r3, [pc, #400]	@ (8003ae0 <HAL_RCC_OscConfig+0x470>)
 800394e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003950:	4a63      	ldr	r2, [pc, #396]	@ (8003ae0 <HAL_RCC_OscConfig+0x470>)
 8003952:	f043 0301 	orr.w	r3, r3, #1
 8003956:	6713      	str	r3, [r2, #112]	@ 0x70
 8003958:	e01c      	b.n	8003994 <HAL_RCC_OscConfig+0x324>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	689b      	ldr	r3, [r3, #8]
 800395e:	2b05      	cmp	r3, #5
 8003960:	d10c      	bne.n	800397c <HAL_RCC_OscConfig+0x30c>
 8003962:	4b5f      	ldr	r3, [pc, #380]	@ (8003ae0 <HAL_RCC_OscConfig+0x470>)
 8003964:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003966:	4a5e      	ldr	r2, [pc, #376]	@ (8003ae0 <HAL_RCC_OscConfig+0x470>)
 8003968:	f043 0304 	orr.w	r3, r3, #4
 800396c:	6713      	str	r3, [r2, #112]	@ 0x70
 800396e:	4b5c      	ldr	r3, [pc, #368]	@ (8003ae0 <HAL_RCC_OscConfig+0x470>)
 8003970:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003972:	4a5b      	ldr	r2, [pc, #364]	@ (8003ae0 <HAL_RCC_OscConfig+0x470>)
 8003974:	f043 0301 	orr.w	r3, r3, #1
 8003978:	6713      	str	r3, [r2, #112]	@ 0x70
 800397a:	e00b      	b.n	8003994 <HAL_RCC_OscConfig+0x324>
 800397c:	4b58      	ldr	r3, [pc, #352]	@ (8003ae0 <HAL_RCC_OscConfig+0x470>)
 800397e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003980:	4a57      	ldr	r2, [pc, #348]	@ (8003ae0 <HAL_RCC_OscConfig+0x470>)
 8003982:	f023 0301 	bic.w	r3, r3, #1
 8003986:	6713      	str	r3, [r2, #112]	@ 0x70
 8003988:	4b55      	ldr	r3, [pc, #340]	@ (8003ae0 <HAL_RCC_OscConfig+0x470>)
 800398a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800398c:	4a54      	ldr	r2, [pc, #336]	@ (8003ae0 <HAL_RCC_OscConfig+0x470>)
 800398e:	f023 0304 	bic.w	r3, r3, #4
 8003992:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d015      	beq.n	80039c8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800399c:	f7ff face 	bl	8002f3c <HAL_GetTick>
 80039a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039a2:	e00a      	b.n	80039ba <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039a4:	f7ff faca 	bl	8002f3c <HAL_GetTick>
 80039a8:	4602      	mov	r2, r0
 80039aa:	693b      	ldr	r3, [r7, #16]
 80039ac:	1ad3      	subs	r3, r2, r3
 80039ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d901      	bls.n	80039ba <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80039b6:	2303      	movs	r3, #3
 80039b8:	e0cb      	b.n	8003b52 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039ba:	4b49      	ldr	r3, [pc, #292]	@ (8003ae0 <HAL_RCC_OscConfig+0x470>)
 80039bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039be:	f003 0302 	and.w	r3, r3, #2
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d0ee      	beq.n	80039a4 <HAL_RCC_OscConfig+0x334>
 80039c6:	e014      	b.n	80039f2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039c8:	f7ff fab8 	bl	8002f3c <HAL_GetTick>
 80039cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039ce:	e00a      	b.n	80039e6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039d0:	f7ff fab4 	bl	8002f3c <HAL_GetTick>
 80039d4:	4602      	mov	r2, r0
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	1ad3      	subs	r3, r2, r3
 80039da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039de:	4293      	cmp	r3, r2
 80039e0:	d901      	bls.n	80039e6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80039e2:	2303      	movs	r3, #3
 80039e4:	e0b5      	b.n	8003b52 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039e6:	4b3e      	ldr	r3, [pc, #248]	@ (8003ae0 <HAL_RCC_OscConfig+0x470>)
 80039e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039ea:	f003 0302 	and.w	r3, r3, #2
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d1ee      	bne.n	80039d0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80039f2:	7dfb      	ldrb	r3, [r7, #23]
 80039f4:	2b01      	cmp	r3, #1
 80039f6:	d105      	bne.n	8003a04 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039f8:	4b39      	ldr	r3, [pc, #228]	@ (8003ae0 <HAL_RCC_OscConfig+0x470>)
 80039fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039fc:	4a38      	ldr	r2, [pc, #224]	@ (8003ae0 <HAL_RCC_OscConfig+0x470>)
 80039fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a02:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	699b      	ldr	r3, [r3, #24]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	f000 80a1 	beq.w	8003b50 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003a0e:	4b34      	ldr	r3, [pc, #208]	@ (8003ae0 <HAL_RCC_OscConfig+0x470>)
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	f003 030c 	and.w	r3, r3, #12
 8003a16:	2b08      	cmp	r3, #8
 8003a18:	d05c      	beq.n	8003ad4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	699b      	ldr	r3, [r3, #24]
 8003a1e:	2b02      	cmp	r3, #2
 8003a20:	d141      	bne.n	8003aa6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a22:	4b31      	ldr	r3, [pc, #196]	@ (8003ae8 <HAL_RCC_OscConfig+0x478>)
 8003a24:	2200      	movs	r2, #0
 8003a26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a28:	f7ff fa88 	bl	8002f3c <HAL_GetTick>
 8003a2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a2e:	e008      	b.n	8003a42 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a30:	f7ff fa84 	bl	8002f3c <HAL_GetTick>
 8003a34:	4602      	mov	r2, r0
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	1ad3      	subs	r3, r2, r3
 8003a3a:	2b02      	cmp	r3, #2
 8003a3c:	d901      	bls.n	8003a42 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003a3e:	2303      	movs	r3, #3
 8003a40:	e087      	b.n	8003b52 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a42:	4b27      	ldr	r3, [pc, #156]	@ (8003ae0 <HAL_RCC_OscConfig+0x470>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d1f0      	bne.n	8003a30 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	69da      	ldr	r2, [r3, #28]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6a1b      	ldr	r3, [r3, #32]
 8003a56:	431a      	orrs	r2, r3
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a5c:	019b      	lsls	r3, r3, #6
 8003a5e:	431a      	orrs	r2, r3
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a64:	085b      	lsrs	r3, r3, #1
 8003a66:	3b01      	subs	r3, #1
 8003a68:	041b      	lsls	r3, r3, #16
 8003a6a:	431a      	orrs	r2, r3
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a70:	061b      	lsls	r3, r3, #24
 8003a72:	491b      	ldr	r1, [pc, #108]	@ (8003ae0 <HAL_RCC_OscConfig+0x470>)
 8003a74:	4313      	orrs	r3, r2
 8003a76:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a78:	4b1b      	ldr	r3, [pc, #108]	@ (8003ae8 <HAL_RCC_OscConfig+0x478>)
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a7e:	f7ff fa5d 	bl	8002f3c <HAL_GetTick>
 8003a82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a84:	e008      	b.n	8003a98 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a86:	f7ff fa59 	bl	8002f3c <HAL_GetTick>
 8003a8a:	4602      	mov	r2, r0
 8003a8c:	693b      	ldr	r3, [r7, #16]
 8003a8e:	1ad3      	subs	r3, r2, r3
 8003a90:	2b02      	cmp	r3, #2
 8003a92:	d901      	bls.n	8003a98 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003a94:	2303      	movs	r3, #3
 8003a96:	e05c      	b.n	8003b52 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a98:	4b11      	ldr	r3, [pc, #68]	@ (8003ae0 <HAL_RCC_OscConfig+0x470>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d0f0      	beq.n	8003a86 <HAL_RCC_OscConfig+0x416>
 8003aa4:	e054      	b.n	8003b50 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003aa6:	4b10      	ldr	r3, [pc, #64]	@ (8003ae8 <HAL_RCC_OscConfig+0x478>)
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aac:	f7ff fa46 	bl	8002f3c <HAL_GetTick>
 8003ab0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ab2:	e008      	b.n	8003ac6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ab4:	f7ff fa42 	bl	8002f3c <HAL_GetTick>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	d901      	bls.n	8003ac6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003ac2:	2303      	movs	r3, #3
 8003ac4:	e045      	b.n	8003b52 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ac6:	4b06      	ldr	r3, [pc, #24]	@ (8003ae0 <HAL_RCC_OscConfig+0x470>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d1f0      	bne.n	8003ab4 <HAL_RCC_OscConfig+0x444>
 8003ad2:	e03d      	b.n	8003b50 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	699b      	ldr	r3, [r3, #24]
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	d107      	bne.n	8003aec <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003adc:	2301      	movs	r3, #1
 8003ade:	e038      	b.n	8003b52 <HAL_RCC_OscConfig+0x4e2>
 8003ae0:	40023800 	.word	0x40023800
 8003ae4:	40007000 	.word	0x40007000
 8003ae8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003aec:	4b1b      	ldr	r3, [pc, #108]	@ (8003b5c <HAL_RCC_OscConfig+0x4ec>)
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	699b      	ldr	r3, [r3, #24]
 8003af6:	2b01      	cmp	r3, #1
 8003af8:	d028      	beq.n	8003b4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b04:	429a      	cmp	r2, r3
 8003b06:	d121      	bne.n	8003b4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b12:	429a      	cmp	r2, r3
 8003b14:	d11a      	bne.n	8003b4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b16:	68fa      	ldr	r2, [r7, #12]
 8003b18:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	687a      	ldr	r2, [r7, #4]
 8003b20:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003b22:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d111      	bne.n	8003b4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b32:	085b      	lsrs	r3, r3, #1
 8003b34:	3b01      	subs	r3, #1
 8003b36:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b38:	429a      	cmp	r2, r3
 8003b3a:	d107      	bne.n	8003b4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b46:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b48:	429a      	cmp	r2, r3
 8003b4a:	d001      	beq.n	8003b50 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	e000      	b.n	8003b52 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003b50:	2300      	movs	r3, #0
}
 8003b52:	4618      	mov	r0, r3
 8003b54:	3718      	adds	r7, #24
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}
 8003b5a:	bf00      	nop
 8003b5c:	40023800 	.word	0x40023800

08003b60 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b084      	sub	sp, #16
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
 8003b68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d101      	bne.n	8003b74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b70:	2301      	movs	r3, #1
 8003b72:	e0cc      	b.n	8003d0e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b74:	4b68      	ldr	r3, [pc, #416]	@ (8003d18 <HAL_RCC_ClockConfig+0x1b8>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f003 030f 	and.w	r3, r3, #15
 8003b7c:	683a      	ldr	r2, [r7, #0]
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	d90c      	bls.n	8003b9c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b82:	4b65      	ldr	r3, [pc, #404]	@ (8003d18 <HAL_RCC_ClockConfig+0x1b8>)
 8003b84:	683a      	ldr	r2, [r7, #0]
 8003b86:	b2d2      	uxtb	r2, r2
 8003b88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b8a:	4b63      	ldr	r3, [pc, #396]	@ (8003d18 <HAL_RCC_ClockConfig+0x1b8>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f003 030f 	and.w	r3, r3, #15
 8003b92:	683a      	ldr	r2, [r7, #0]
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d001      	beq.n	8003b9c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	e0b8      	b.n	8003d0e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f003 0302 	and.w	r3, r3, #2
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d020      	beq.n	8003bea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f003 0304 	and.w	r3, r3, #4
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d005      	beq.n	8003bc0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003bb4:	4b59      	ldr	r3, [pc, #356]	@ (8003d1c <HAL_RCC_ClockConfig+0x1bc>)
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	4a58      	ldr	r2, [pc, #352]	@ (8003d1c <HAL_RCC_ClockConfig+0x1bc>)
 8003bba:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003bbe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f003 0308 	and.w	r3, r3, #8
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d005      	beq.n	8003bd8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003bcc:	4b53      	ldr	r3, [pc, #332]	@ (8003d1c <HAL_RCC_ClockConfig+0x1bc>)
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	4a52      	ldr	r2, [pc, #328]	@ (8003d1c <HAL_RCC_ClockConfig+0x1bc>)
 8003bd2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003bd6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bd8:	4b50      	ldr	r3, [pc, #320]	@ (8003d1c <HAL_RCC_ClockConfig+0x1bc>)
 8003bda:	689b      	ldr	r3, [r3, #8]
 8003bdc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	689b      	ldr	r3, [r3, #8]
 8003be4:	494d      	ldr	r1, [pc, #308]	@ (8003d1c <HAL_RCC_ClockConfig+0x1bc>)
 8003be6:	4313      	orrs	r3, r2
 8003be8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 0301 	and.w	r3, r3, #1
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d044      	beq.n	8003c80 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	2b01      	cmp	r3, #1
 8003bfc:	d107      	bne.n	8003c0e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bfe:	4b47      	ldr	r3, [pc, #284]	@ (8003d1c <HAL_RCC_ClockConfig+0x1bc>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d119      	bne.n	8003c3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e07f      	b.n	8003d0e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	2b02      	cmp	r3, #2
 8003c14:	d003      	beq.n	8003c1e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c1a:	2b03      	cmp	r3, #3
 8003c1c:	d107      	bne.n	8003c2e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c1e:	4b3f      	ldr	r3, [pc, #252]	@ (8003d1c <HAL_RCC_ClockConfig+0x1bc>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d109      	bne.n	8003c3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e06f      	b.n	8003d0e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c2e:	4b3b      	ldr	r3, [pc, #236]	@ (8003d1c <HAL_RCC_ClockConfig+0x1bc>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 0302 	and.w	r3, r3, #2
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d101      	bne.n	8003c3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e067      	b.n	8003d0e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c3e:	4b37      	ldr	r3, [pc, #220]	@ (8003d1c <HAL_RCC_ClockConfig+0x1bc>)
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	f023 0203 	bic.w	r2, r3, #3
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	4934      	ldr	r1, [pc, #208]	@ (8003d1c <HAL_RCC_ClockConfig+0x1bc>)
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c50:	f7ff f974 	bl	8002f3c <HAL_GetTick>
 8003c54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c56:	e00a      	b.n	8003c6e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c58:	f7ff f970 	bl	8002f3c <HAL_GetTick>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	1ad3      	subs	r3, r2, r3
 8003c62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d901      	bls.n	8003c6e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	e04f      	b.n	8003d0e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c6e:	4b2b      	ldr	r3, [pc, #172]	@ (8003d1c <HAL_RCC_ClockConfig+0x1bc>)
 8003c70:	689b      	ldr	r3, [r3, #8]
 8003c72:	f003 020c 	and.w	r2, r3, #12
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	009b      	lsls	r3, r3, #2
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d1eb      	bne.n	8003c58 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c80:	4b25      	ldr	r3, [pc, #148]	@ (8003d18 <HAL_RCC_ClockConfig+0x1b8>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f003 030f 	and.w	r3, r3, #15
 8003c88:	683a      	ldr	r2, [r7, #0]
 8003c8a:	429a      	cmp	r2, r3
 8003c8c:	d20c      	bcs.n	8003ca8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c8e:	4b22      	ldr	r3, [pc, #136]	@ (8003d18 <HAL_RCC_ClockConfig+0x1b8>)
 8003c90:	683a      	ldr	r2, [r7, #0]
 8003c92:	b2d2      	uxtb	r2, r2
 8003c94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c96:	4b20      	ldr	r3, [pc, #128]	@ (8003d18 <HAL_RCC_ClockConfig+0x1b8>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f003 030f 	and.w	r3, r3, #15
 8003c9e:	683a      	ldr	r2, [r7, #0]
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	d001      	beq.n	8003ca8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	e032      	b.n	8003d0e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f003 0304 	and.w	r3, r3, #4
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d008      	beq.n	8003cc6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003cb4:	4b19      	ldr	r3, [pc, #100]	@ (8003d1c <HAL_RCC_ClockConfig+0x1bc>)
 8003cb6:	689b      	ldr	r3, [r3, #8]
 8003cb8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	68db      	ldr	r3, [r3, #12]
 8003cc0:	4916      	ldr	r1, [pc, #88]	@ (8003d1c <HAL_RCC_ClockConfig+0x1bc>)
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f003 0308 	and.w	r3, r3, #8
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d009      	beq.n	8003ce6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003cd2:	4b12      	ldr	r3, [pc, #72]	@ (8003d1c <HAL_RCC_ClockConfig+0x1bc>)
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	691b      	ldr	r3, [r3, #16]
 8003cde:	00db      	lsls	r3, r3, #3
 8003ce0:	490e      	ldr	r1, [pc, #56]	@ (8003d1c <HAL_RCC_ClockConfig+0x1bc>)
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003ce6:	f000 f821 	bl	8003d2c <HAL_RCC_GetSysClockFreq>
 8003cea:	4602      	mov	r2, r0
 8003cec:	4b0b      	ldr	r3, [pc, #44]	@ (8003d1c <HAL_RCC_ClockConfig+0x1bc>)
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	091b      	lsrs	r3, r3, #4
 8003cf2:	f003 030f 	and.w	r3, r3, #15
 8003cf6:	490a      	ldr	r1, [pc, #40]	@ (8003d20 <HAL_RCC_ClockConfig+0x1c0>)
 8003cf8:	5ccb      	ldrb	r3, [r1, r3]
 8003cfa:	fa22 f303 	lsr.w	r3, r2, r3
 8003cfe:	4a09      	ldr	r2, [pc, #36]	@ (8003d24 <HAL_RCC_ClockConfig+0x1c4>)
 8003d00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003d02:	4b09      	ldr	r3, [pc, #36]	@ (8003d28 <HAL_RCC_ClockConfig+0x1c8>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4618      	mov	r0, r3
 8003d08:	f7ff f8d4 	bl	8002eb4 <HAL_InitTick>

  return HAL_OK;
 8003d0c:	2300      	movs	r3, #0
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	3710      	adds	r7, #16
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bd80      	pop	{r7, pc}
 8003d16:	bf00      	nop
 8003d18:	40023c00 	.word	0x40023c00
 8003d1c:	40023800 	.word	0x40023800
 8003d20:	08007668 	.word	0x08007668
 8003d24:	20000004 	.word	0x20000004
 8003d28:	20000144 	.word	0x20000144

08003d2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d30:	b094      	sub	sp, #80	@ 0x50
 8003d32:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003d34:	2300      	movs	r3, #0
 8003d36:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003d38:	2300      	movs	r3, #0
 8003d3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003d40:	2300      	movs	r3, #0
 8003d42:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d44:	4b79      	ldr	r3, [pc, #484]	@ (8003f2c <HAL_RCC_GetSysClockFreq+0x200>)
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	f003 030c 	and.w	r3, r3, #12
 8003d4c:	2b08      	cmp	r3, #8
 8003d4e:	d00d      	beq.n	8003d6c <HAL_RCC_GetSysClockFreq+0x40>
 8003d50:	2b08      	cmp	r3, #8
 8003d52:	f200 80e1 	bhi.w	8003f18 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d002      	beq.n	8003d60 <HAL_RCC_GetSysClockFreq+0x34>
 8003d5a:	2b04      	cmp	r3, #4
 8003d5c:	d003      	beq.n	8003d66 <HAL_RCC_GetSysClockFreq+0x3a>
 8003d5e:	e0db      	b.n	8003f18 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003d60:	4b73      	ldr	r3, [pc, #460]	@ (8003f30 <HAL_RCC_GetSysClockFreq+0x204>)
 8003d62:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d64:	e0db      	b.n	8003f1e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003d66:	4b73      	ldr	r3, [pc, #460]	@ (8003f34 <HAL_RCC_GetSysClockFreq+0x208>)
 8003d68:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d6a:	e0d8      	b.n	8003f1e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d6c:	4b6f      	ldr	r3, [pc, #444]	@ (8003f2c <HAL_RCC_GetSysClockFreq+0x200>)
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d74:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d76:	4b6d      	ldr	r3, [pc, #436]	@ (8003f2c <HAL_RCC_GetSysClockFreq+0x200>)
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d063      	beq.n	8003e4a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d82:	4b6a      	ldr	r3, [pc, #424]	@ (8003f2c <HAL_RCC_GetSysClockFreq+0x200>)
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	099b      	lsrs	r3, r3, #6
 8003d88:	2200      	movs	r2, #0
 8003d8a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003d8c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003d8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d94:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d96:	2300      	movs	r3, #0
 8003d98:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d9a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003d9e:	4622      	mov	r2, r4
 8003da0:	462b      	mov	r3, r5
 8003da2:	f04f 0000 	mov.w	r0, #0
 8003da6:	f04f 0100 	mov.w	r1, #0
 8003daa:	0159      	lsls	r1, r3, #5
 8003dac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003db0:	0150      	lsls	r0, r2, #5
 8003db2:	4602      	mov	r2, r0
 8003db4:	460b      	mov	r3, r1
 8003db6:	4621      	mov	r1, r4
 8003db8:	1a51      	subs	r1, r2, r1
 8003dba:	6139      	str	r1, [r7, #16]
 8003dbc:	4629      	mov	r1, r5
 8003dbe:	eb63 0301 	sbc.w	r3, r3, r1
 8003dc2:	617b      	str	r3, [r7, #20]
 8003dc4:	f04f 0200 	mov.w	r2, #0
 8003dc8:	f04f 0300 	mov.w	r3, #0
 8003dcc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003dd0:	4659      	mov	r1, fp
 8003dd2:	018b      	lsls	r3, r1, #6
 8003dd4:	4651      	mov	r1, sl
 8003dd6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003dda:	4651      	mov	r1, sl
 8003ddc:	018a      	lsls	r2, r1, #6
 8003dde:	4651      	mov	r1, sl
 8003de0:	ebb2 0801 	subs.w	r8, r2, r1
 8003de4:	4659      	mov	r1, fp
 8003de6:	eb63 0901 	sbc.w	r9, r3, r1
 8003dea:	f04f 0200 	mov.w	r2, #0
 8003dee:	f04f 0300 	mov.w	r3, #0
 8003df2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003df6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003dfa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003dfe:	4690      	mov	r8, r2
 8003e00:	4699      	mov	r9, r3
 8003e02:	4623      	mov	r3, r4
 8003e04:	eb18 0303 	adds.w	r3, r8, r3
 8003e08:	60bb      	str	r3, [r7, #8]
 8003e0a:	462b      	mov	r3, r5
 8003e0c:	eb49 0303 	adc.w	r3, r9, r3
 8003e10:	60fb      	str	r3, [r7, #12]
 8003e12:	f04f 0200 	mov.w	r2, #0
 8003e16:	f04f 0300 	mov.w	r3, #0
 8003e1a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003e1e:	4629      	mov	r1, r5
 8003e20:	024b      	lsls	r3, r1, #9
 8003e22:	4621      	mov	r1, r4
 8003e24:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003e28:	4621      	mov	r1, r4
 8003e2a:	024a      	lsls	r2, r1, #9
 8003e2c:	4610      	mov	r0, r2
 8003e2e:	4619      	mov	r1, r3
 8003e30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e32:	2200      	movs	r2, #0
 8003e34:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003e36:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003e38:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003e3c:	f7fc fd3e 	bl	80008bc <__aeabi_uldivmod>
 8003e40:	4602      	mov	r2, r0
 8003e42:	460b      	mov	r3, r1
 8003e44:	4613      	mov	r3, r2
 8003e46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e48:	e058      	b.n	8003efc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e4a:	4b38      	ldr	r3, [pc, #224]	@ (8003f2c <HAL_RCC_GetSysClockFreq+0x200>)
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	099b      	lsrs	r3, r3, #6
 8003e50:	2200      	movs	r2, #0
 8003e52:	4618      	mov	r0, r3
 8003e54:	4611      	mov	r1, r2
 8003e56:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003e5a:	623b      	str	r3, [r7, #32]
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e60:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003e64:	4642      	mov	r2, r8
 8003e66:	464b      	mov	r3, r9
 8003e68:	f04f 0000 	mov.w	r0, #0
 8003e6c:	f04f 0100 	mov.w	r1, #0
 8003e70:	0159      	lsls	r1, r3, #5
 8003e72:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e76:	0150      	lsls	r0, r2, #5
 8003e78:	4602      	mov	r2, r0
 8003e7a:	460b      	mov	r3, r1
 8003e7c:	4641      	mov	r1, r8
 8003e7e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003e82:	4649      	mov	r1, r9
 8003e84:	eb63 0b01 	sbc.w	fp, r3, r1
 8003e88:	f04f 0200 	mov.w	r2, #0
 8003e8c:	f04f 0300 	mov.w	r3, #0
 8003e90:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003e94:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003e98:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003e9c:	ebb2 040a 	subs.w	r4, r2, sl
 8003ea0:	eb63 050b 	sbc.w	r5, r3, fp
 8003ea4:	f04f 0200 	mov.w	r2, #0
 8003ea8:	f04f 0300 	mov.w	r3, #0
 8003eac:	00eb      	lsls	r3, r5, #3
 8003eae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003eb2:	00e2      	lsls	r2, r4, #3
 8003eb4:	4614      	mov	r4, r2
 8003eb6:	461d      	mov	r5, r3
 8003eb8:	4643      	mov	r3, r8
 8003eba:	18e3      	adds	r3, r4, r3
 8003ebc:	603b      	str	r3, [r7, #0]
 8003ebe:	464b      	mov	r3, r9
 8003ec0:	eb45 0303 	adc.w	r3, r5, r3
 8003ec4:	607b      	str	r3, [r7, #4]
 8003ec6:	f04f 0200 	mov.w	r2, #0
 8003eca:	f04f 0300 	mov.w	r3, #0
 8003ece:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003ed2:	4629      	mov	r1, r5
 8003ed4:	028b      	lsls	r3, r1, #10
 8003ed6:	4621      	mov	r1, r4
 8003ed8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003edc:	4621      	mov	r1, r4
 8003ede:	028a      	lsls	r2, r1, #10
 8003ee0:	4610      	mov	r0, r2
 8003ee2:	4619      	mov	r1, r3
 8003ee4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	61bb      	str	r3, [r7, #24]
 8003eea:	61fa      	str	r2, [r7, #28]
 8003eec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ef0:	f7fc fce4 	bl	80008bc <__aeabi_uldivmod>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	460b      	mov	r3, r1
 8003ef8:	4613      	mov	r3, r2
 8003efa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003efc:	4b0b      	ldr	r3, [pc, #44]	@ (8003f2c <HAL_RCC_GetSysClockFreq+0x200>)
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	0c1b      	lsrs	r3, r3, #16
 8003f02:	f003 0303 	and.w	r3, r3, #3
 8003f06:	3301      	adds	r3, #1
 8003f08:	005b      	lsls	r3, r3, #1
 8003f0a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003f0c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003f0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f10:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f14:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003f16:	e002      	b.n	8003f1e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003f18:	4b05      	ldr	r3, [pc, #20]	@ (8003f30 <HAL_RCC_GetSysClockFreq+0x204>)
 8003f1a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003f1c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003f20:	4618      	mov	r0, r3
 8003f22:	3750      	adds	r7, #80	@ 0x50
 8003f24:	46bd      	mov	sp, r7
 8003f26:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f2a:	bf00      	nop
 8003f2c:	40023800 	.word	0x40023800
 8003f30:	00f42400 	.word	0x00f42400
 8003f34:	007a1200 	.word	0x007a1200

08003f38 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f3c:	4b03      	ldr	r3, [pc, #12]	@ (8003f4c <HAL_RCC_GetHCLKFreq+0x14>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	46bd      	mov	sp, r7
 8003f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f48:	4770      	bx	lr
 8003f4a:	bf00      	nop
 8003f4c:	20000004 	.word	0x20000004

08003f50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003f54:	f7ff fff0 	bl	8003f38 <HAL_RCC_GetHCLKFreq>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	4b05      	ldr	r3, [pc, #20]	@ (8003f70 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	0a9b      	lsrs	r3, r3, #10
 8003f60:	f003 0307 	and.w	r3, r3, #7
 8003f64:	4903      	ldr	r1, [pc, #12]	@ (8003f74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f66:	5ccb      	ldrb	r3, [r1, r3]
 8003f68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	bd80      	pop	{r7, pc}
 8003f70:	40023800 	.word	0x40023800
 8003f74:	08007678 	.word	0x08007678

08003f78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003f7c:	f7ff ffdc 	bl	8003f38 <HAL_RCC_GetHCLKFreq>
 8003f80:	4602      	mov	r2, r0
 8003f82:	4b05      	ldr	r3, [pc, #20]	@ (8003f98 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f84:	689b      	ldr	r3, [r3, #8]
 8003f86:	0b5b      	lsrs	r3, r3, #13
 8003f88:	f003 0307 	and.w	r3, r3, #7
 8003f8c:	4903      	ldr	r1, [pc, #12]	@ (8003f9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f8e:	5ccb      	ldrb	r3, [r1, r3]
 8003f90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f94:	4618      	mov	r0, r3
 8003f96:	bd80      	pop	{r7, pc}
 8003f98:	40023800 	.word	0x40023800
 8003f9c:	08007678 	.word	0x08007678

08003fa0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b082      	sub	sp, #8
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d101      	bne.n	8003fb2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e041      	b.n	8004036 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fb8:	b2db      	uxtb	r3, r3
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d106      	bne.n	8003fcc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f7fe f9bc 	bl	8002344 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2202      	movs	r2, #2
 8003fd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681a      	ldr	r2, [r3, #0]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	3304      	adds	r3, #4
 8003fdc:	4619      	mov	r1, r3
 8003fde:	4610      	mov	r0, r2
 8003fe0:	f001 f816 	bl	8005010 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2201      	movs	r2, #1
 8003ff0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2201      	movs	r2, #1
 8004000:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2201      	movs	r2, #1
 8004008:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2201      	movs	r2, #1
 8004010:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2201      	movs	r2, #1
 8004018:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2201      	movs	r2, #1
 8004020:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2201      	movs	r2, #1
 8004028:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2201      	movs	r2, #1
 8004030:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004034:	2300      	movs	r3, #0
}
 8004036:	4618      	mov	r0, r3
 8004038:	3708      	adds	r7, #8
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}
	...

08004040 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004040:	b480      	push	{r7}
 8004042:	b085      	sub	sp, #20
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800404e:	b2db      	uxtb	r3, r3
 8004050:	2b01      	cmp	r3, #1
 8004052:	d001      	beq.n	8004058 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004054:	2301      	movs	r3, #1
 8004056:	e04e      	b.n	80040f6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2202      	movs	r2, #2
 800405c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	68da      	ldr	r2, [r3, #12]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f042 0201 	orr.w	r2, r2, #1
 800406e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4a23      	ldr	r2, [pc, #140]	@ (8004104 <HAL_TIM_Base_Start_IT+0xc4>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d022      	beq.n	80040c0 <HAL_TIM_Base_Start_IT+0x80>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004082:	d01d      	beq.n	80040c0 <HAL_TIM_Base_Start_IT+0x80>
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a1f      	ldr	r2, [pc, #124]	@ (8004108 <HAL_TIM_Base_Start_IT+0xc8>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d018      	beq.n	80040c0 <HAL_TIM_Base_Start_IT+0x80>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a1e      	ldr	r2, [pc, #120]	@ (800410c <HAL_TIM_Base_Start_IT+0xcc>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d013      	beq.n	80040c0 <HAL_TIM_Base_Start_IT+0x80>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a1c      	ldr	r2, [pc, #112]	@ (8004110 <HAL_TIM_Base_Start_IT+0xd0>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d00e      	beq.n	80040c0 <HAL_TIM_Base_Start_IT+0x80>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a1b      	ldr	r2, [pc, #108]	@ (8004114 <HAL_TIM_Base_Start_IT+0xd4>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d009      	beq.n	80040c0 <HAL_TIM_Base_Start_IT+0x80>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a19      	ldr	r2, [pc, #100]	@ (8004118 <HAL_TIM_Base_Start_IT+0xd8>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d004      	beq.n	80040c0 <HAL_TIM_Base_Start_IT+0x80>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a18      	ldr	r2, [pc, #96]	@ (800411c <HAL_TIM_Base_Start_IT+0xdc>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d111      	bne.n	80040e4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	689b      	ldr	r3, [r3, #8]
 80040c6:	f003 0307 	and.w	r3, r3, #7
 80040ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	2b06      	cmp	r3, #6
 80040d0:	d010      	beq.n	80040f4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f042 0201 	orr.w	r2, r2, #1
 80040e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040e2:	e007      	b.n	80040f4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f042 0201 	orr.w	r2, r2, #1
 80040f2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80040f4:	2300      	movs	r3, #0
}
 80040f6:	4618      	mov	r0, r3
 80040f8:	3714      	adds	r7, #20
 80040fa:	46bd      	mov	sp, r7
 80040fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004100:	4770      	bx	lr
 8004102:	bf00      	nop
 8004104:	40010000 	.word	0x40010000
 8004108:	40000400 	.word	0x40000400
 800410c:	40000800 	.word	0x40000800
 8004110:	40000c00 	.word	0x40000c00
 8004114:	40010400 	.word	0x40010400
 8004118:	40014000 	.word	0x40014000
 800411c:	40001800 	.word	0x40001800

08004120 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b082      	sub	sp, #8
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d101      	bne.n	8004132 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800412e:	2301      	movs	r3, #1
 8004130:	e041      	b.n	80041b6 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004138:	b2db      	uxtb	r3, r3
 800413a:	2b00      	cmp	r3, #0
 800413c:	d106      	bne.n	800414c <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2200      	movs	r2, #0
 8004142:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004146:	6878      	ldr	r0, [r7, #4]
 8004148:	f000 f839 	bl	80041be <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2202      	movs	r2, #2
 8004150:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681a      	ldr	r2, [r3, #0]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	3304      	adds	r3, #4
 800415c:	4619      	mov	r1, r3
 800415e:	4610      	mov	r0, r2
 8004160:	f000 ff56 	bl	8005010 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2201      	movs	r2, #1
 8004168:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2201      	movs	r2, #1
 8004170:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2201      	movs	r2, #1
 8004178:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2201      	movs	r2, #1
 8004180:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2201      	movs	r2, #1
 8004188:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2201      	movs	r2, #1
 8004190:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2201      	movs	r2, #1
 8004198:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2201      	movs	r2, #1
 80041a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2201      	movs	r2, #1
 80041a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2201      	movs	r2, #1
 80041b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80041b4:	2300      	movs	r3, #0
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3708      	adds	r7, #8
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}

080041be <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80041be:	b480      	push	{r7}
 80041c0:	b083      	sub	sp, #12
 80041c2:	af00      	add	r7, sp, #0
 80041c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80041c6:	bf00      	nop
 80041c8:	370c      	adds	r7, #12
 80041ca:	46bd      	mov	sp, r7
 80041cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d0:	4770      	bx	lr
	...

080041d4 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b084      	sub	sp, #16
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80041de:	2300      	movs	r3, #0
 80041e0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d109      	bne.n	80041fc <HAL_TIM_OC_Start_IT+0x28>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80041ee:	b2db      	uxtb	r3, r3
 80041f0:	2b01      	cmp	r3, #1
 80041f2:	bf14      	ite	ne
 80041f4:	2301      	movne	r3, #1
 80041f6:	2300      	moveq	r3, #0
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	e022      	b.n	8004242 <HAL_TIM_OC_Start_IT+0x6e>
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	2b04      	cmp	r3, #4
 8004200:	d109      	bne.n	8004216 <HAL_TIM_OC_Start_IT+0x42>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004208:	b2db      	uxtb	r3, r3
 800420a:	2b01      	cmp	r3, #1
 800420c:	bf14      	ite	ne
 800420e:	2301      	movne	r3, #1
 8004210:	2300      	moveq	r3, #0
 8004212:	b2db      	uxtb	r3, r3
 8004214:	e015      	b.n	8004242 <HAL_TIM_OC_Start_IT+0x6e>
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	2b08      	cmp	r3, #8
 800421a:	d109      	bne.n	8004230 <HAL_TIM_OC_Start_IT+0x5c>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004222:	b2db      	uxtb	r3, r3
 8004224:	2b01      	cmp	r3, #1
 8004226:	bf14      	ite	ne
 8004228:	2301      	movne	r3, #1
 800422a:	2300      	moveq	r3, #0
 800422c:	b2db      	uxtb	r3, r3
 800422e:	e008      	b.n	8004242 <HAL_TIM_OC_Start_IT+0x6e>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004236:	b2db      	uxtb	r3, r3
 8004238:	2b01      	cmp	r3, #1
 800423a:	bf14      	ite	ne
 800423c:	2301      	movne	r3, #1
 800423e:	2300      	moveq	r3, #0
 8004240:	b2db      	uxtb	r3, r3
 8004242:	2b00      	cmp	r3, #0
 8004244:	d001      	beq.n	800424a <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 8004246:	2301      	movs	r3, #1
 8004248:	e0c7      	b.n	80043da <HAL_TIM_OC_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d104      	bne.n	800425a <HAL_TIM_OC_Start_IT+0x86>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2202      	movs	r2, #2
 8004254:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004258:	e013      	b.n	8004282 <HAL_TIM_OC_Start_IT+0xae>
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	2b04      	cmp	r3, #4
 800425e:	d104      	bne.n	800426a <HAL_TIM_OC_Start_IT+0x96>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2202      	movs	r2, #2
 8004264:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004268:	e00b      	b.n	8004282 <HAL_TIM_OC_Start_IT+0xae>
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	2b08      	cmp	r3, #8
 800426e:	d104      	bne.n	800427a <HAL_TIM_OC_Start_IT+0xa6>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2202      	movs	r2, #2
 8004274:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004278:	e003      	b.n	8004282 <HAL_TIM_OC_Start_IT+0xae>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2202      	movs	r2, #2
 800427e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	2b0c      	cmp	r3, #12
 8004286:	d841      	bhi.n	800430c <HAL_TIM_OC_Start_IT+0x138>
 8004288:	a201      	add	r2, pc, #4	@ (adr r2, 8004290 <HAL_TIM_OC_Start_IT+0xbc>)
 800428a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800428e:	bf00      	nop
 8004290:	080042c5 	.word	0x080042c5
 8004294:	0800430d 	.word	0x0800430d
 8004298:	0800430d 	.word	0x0800430d
 800429c:	0800430d 	.word	0x0800430d
 80042a0:	080042d7 	.word	0x080042d7
 80042a4:	0800430d 	.word	0x0800430d
 80042a8:	0800430d 	.word	0x0800430d
 80042ac:	0800430d 	.word	0x0800430d
 80042b0:	080042e9 	.word	0x080042e9
 80042b4:	0800430d 	.word	0x0800430d
 80042b8:	0800430d 	.word	0x0800430d
 80042bc:	0800430d 	.word	0x0800430d
 80042c0:	080042fb 	.word	0x080042fb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	68da      	ldr	r2, [r3, #12]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f042 0202 	orr.w	r2, r2, #2
 80042d2:	60da      	str	r2, [r3, #12]
      break;
 80042d4:	e01d      	b.n	8004312 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	68da      	ldr	r2, [r3, #12]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f042 0204 	orr.w	r2, r2, #4
 80042e4:	60da      	str	r2, [r3, #12]
      break;
 80042e6:	e014      	b.n	8004312 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	68da      	ldr	r2, [r3, #12]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f042 0208 	orr.w	r2, r2, #8
 80042f6:	60da      	str	r2, [r3, #12]
      break;
 80042f8:	e00b      	b.n	8004312 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	68da      	ldr	r2, [r3, #12]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f042 0210 	orr.w	r2, r2, #16
 8004308:	60da      	str	r2, [r3, #12]
      break;
 800430a:	e002      	b.n	8004312 <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	73fb      	strb	r3, [r7, #15]
      break;
 8004310:	bf00      	nop
  }

  if (status == HAL_OK)
 8004312:	7bfb      	ldrb	r3, [r7, #15]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d15f      	bne.n	80043d8 <HAL_TIM_OC_Start_IT+0x204>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	2201      	movs	r2, #1
 800431e:	6839      	ldr	r1, [r7, #0]
 8004320:	4618      	mov	r0, r3
 8004322:	f001 f965 	bl	80055f0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a2e      	ldr	r2, [pc, #184]	@ (80043e4 <HAL_TIM_OC_Start_IT+0x210>)
 800432c:	4293      	cmp	r3, r2
 800432e:	d004      	beq.n	800433a <HAL_TIM_OC_Start_IT+0x166>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4a2c      	ldr	r2, [pc, #176]	@ (80043e8 <HAL_TIM_OC_Start_IT+0x214>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d101      	bne.n	800433e <HAL_TIM_OC_Start_IT+0x16a>
 800433a:	2301      	movs	r3, #1
 800433c:	e000      	b.n	8004340 <HAL_TIM_OC_Start_IT+0x16c>
 800433e:	2300      	movs	r3, #0
 8004340:	2b00      	cmp	r3, #0
 8004342:	d007      	beq.n	8004354 <HAL_TIM_OC_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004352:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a22      	ldr	r2, [pc, #136]	@ (80043e4 <HAL_TIM_OC_Start_IT+0x210>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d022      	beq.n	80043a4 <HAL_TIM_OC_Start_IT+0x1d0>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004366:	d01d      	beq.n	80043a4 <HAL_TIM_OC_Start_IT+0x1d0>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4a1f      	ldr	r2, [pc, #124]	@ (80043ec <HAL_TIM_OC_Start_IT+0x218>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d018      	beq.n	80043a4 <HAL_TIM_OC_Start_IT+0x1d0>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a1e      	ldr	r2, [pc, #120]	@ (80043f0 <HAL_TIM_OC_Start_IT+0x21c>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d013      	beq.n	80043a4 <HAL_TIM_OC_Start_IT+0x1d0>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a1c      	ldr	r2, [pc, #112]	@ (80043f4 <HAL_TIM_OC_Start_IT+0x220>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d00e      	beq.n	80043a4 <HAL_TIM_OC_Start_IT+0x1d0>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a17      	ldr	r2, [pc, #92]	@ (80043e8 <HAL_TIM_OC_Start_IT+0x214>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d009      	beq.n	80043a4 <HAL_TIM_OC_Start_IT+0x1d0>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a18      	ldr	r2, [pc, #96]	@ (80043f8 <HAL_TIM_OC_Start_IT+0x224>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d004      	beq.n	80043a4 <HAL_TIM_OC_Start_IT+0x1d0>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4a17      	ldr	r2, [pc, #92]	@ (80043fc <HAL_TIM_OC_Start_IT+0x228>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d111      	bne.n	80043c8 <HAL_TIM_OC_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	689b      	ldr	r3, [r3, #8]
 80043aa:	f003 0307 	and.w	r3, r3, #7
 80043ae:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	2b06      	cmp	r3, #6
 80043b4:	d010      	beq.n	80043d8 <HAL_TIM_OC_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f042 0201 	orr.w	r2, r2, #1
 80043c4:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043c6:	e007      	b.n	80043d8 <HAL_TIM_OC_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	681a      	ldr	r2, [r3, #0]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f042 0201 	orr.w	r2, r2, #1
 80043d6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80043d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80043da:	4618      	mov	r0, r3
 80043dc:	3710      	adds	r7, #16
 80043de:	46bd      	mov	sp, r7
 80043e0:	bd80      	pop	{r7, pc}
 80043e2:	bf00      	nop
 80043e4:	40010000 	.word	0x40010000
 80043e8:	40010400 	.word	0x40010400
 80043ec:	40000400 	.word	0x40000400
 80043f0:	40000800 	.word	0x40000800
 80043f4:	40000c00 	.word	0x40000c00
 80043f8:	40014000 	.word	0x40014000
 80043fc:	40001800 	.word	0x40001800

08004400 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b084      	sub	sp, #16
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
 8004408:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800440a:	2300      	movs	r3, #0
 800440c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	2b0c      	cmp	r3, #12
 8004412:	d841      	bhi.n	8004498 <HAL_TIM_OC_Stop_IT+0x98>
 8004414:	a201      	add	r2, pc, #4	@ (adr r2, 800441c <HAL_TIM_OC_Stop_IT+0x1c>)
 8004416:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800441a:	bf00      	nop
 800441c:	08004451 	.word	0x08004451
 8004420:	08004499 	.word	0x08004499
 8004424:	08004499 	.word	0x08004499
 8004428:	08004499 	.word	0x08004499
 800442c:	08004463 	.word	0x08004463
 8004430:	08004499 	.word	0x08004499
 8004434:	08004499 	.word	0x08004499
 8004438:	08004499 	.word	0x08004499
 800443c:	08004475 	.word	0x08004475
 8004440:	08004499 	.word	0x08004499
 8004444:	08004499 	.word	0x08004499
 8004448:	08004499 	.word	0x08004499
 800444c:	08004487 	.word	0x08004487
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	68da      	ldr	r2, [r3, #12]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f022 0202 	bic.w	r2, r2, #2
 800445e:	60da      	str	r2, [r3, #12]
      break;
 8004460:	e01d      	b.n	800449e <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	68da      	ldr	r2, [r3, #12]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f022 0204 	bic.w	r2, r2, #4
 8004470:	60da      	str	r2, [r3, #12]
      break;
 8004472:	e014      	b.n	800449e <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	68da      	ldr	r2, [r3, #12]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f022 0208 	bic.w	r2, r2, #8
 8004482:	60da      	str	r2, [r3, #12]
      break;
 8004484:	e00b      	b.n	800449e <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	68da      	ldr	r2, [r3, #12]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f022 0210 	bic.w	r2, r2, #16
 8004494:	60da      	str	r2, [r3, #12]
      break;
 8004496:	e002      	b.n	800449e <HAL_TIM_OC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8004498:	2301      	movs	r3, #1
 800449a:	73fb      	strb	r3, [r7, #15]
      break;
 800449c:	bf00      	nop
  }

  if (status == HAL_OK)
 800449e:	7bfb      	ldrb	r3, [r7, #15]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d161      	bne.n	8004568 <HAL_TIM_OC_Stop_IT+0x168>
  {
    /* Disable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	2200      	movs	r2, #0
 80044aa:	6839      	ldr	r1, [r7, #0]
 80044ac:	4618      	mov	r0, r3
 80044ae:	f001 f89f 	bl	80055f0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4a2f      	ldr	r2, [pc, #188]	@ (8004574 <HAL_TIM_OC_Stop_IT+0x174>)
 80044b8:	4293      	cmp	r3, r2
 80044ba:	d004      	beq.n	80044c6 <HAL_TIM_OC_Stop_IT+0xc6>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a2d      	ldr	r2, [pc, #180]	@ (8004578 <HAL_TIM_OC_Stop_IT+0x178>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d101      	bne.n	80044ca <HAL_TIM_OC_Stop_IT+0xca>
 80044c6:	2301      	movs	r3, #1
 80044c8:	e000      	b.n	80044cc <HAL_TIM_OC_Stop_IT+0xcc>
 80044ca:	2300      	movs	r3, #0
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d017      	beq.n	8004500 <HAL_TIM_OC_Stop_IT+0x100>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	6a1a      	ldr	r2, [r3, #32]
 80044d6:	f241 1311 	movw	r3, #4369	@ 0x1111
 80044da:	4013      	ands	r3, r2
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d10f      	bne.n	8004500 <HAL_TIM_OC_Stop_IT+0x100>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	6a1a      	ldr	r2, [r3, #32]
 80044e6:	f240 4344 	movw	r3, #1092	@ 0x444
 80044ea:	4013      	ands	r3, r2
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d107      	bne.n	8004500 <HAL_TIM_OC_Stop_IT+0x100>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80044fe:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	6a1a      	ldr	r2, [r3, #32]
 8004506:	f241 1311 	movw	r3, #4369	@ 0x1111
 800450a:	4013      	ands	r3, r2
 800450c:	2b00      	cmp	r3, #0
 800450e:	d10f      	bne.n	8004530 <HAL_TIM_OC_Stop_IT+0x130>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	6a1a      	ldr	r2, [r3, #32]
 8004516:	f240 4344 	movw	r3, #1092	@ 0x444
 800451a:	4013      	ands	r3, r2
 800451c:	2b00      	cmp	r3, #0
 800451e:	d107      	bne.n	8004530 <HAL_TIM_OC_Stop_IT+0x130>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f022 0201 	bic.w	r2, r2, #1
 800452e:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d104      	bne.n	8004540 <HAL_TIM_OC_Stop_IT+0x140>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2201      	movs	r2, #1
 800453a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800453e:	e013      	b.n	8004568 <HAL_TIM_OC_Stop_IT+0x168>
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	2b04      	cmp	r3, #4
 8004544:	d104      	bne.n	8004550 <HAL_TIM_OC_Stop_IT+0x150>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2201      	movs	r2, #1
 800454a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800454e:	e00b      	b.n	8004568 <HAL_TIM_OC_Stop_IT+0x168>
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	2b08      	cmp	r3, #8
 8004554:	d104      	bne.n	8004560 <HAL_TIM_OC_Stop_IT+0x160>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2201      	movs	r2, #1
 800455a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800455e:	e003      	b.n	8004568 <HAL_TIM_OC_Stop_IT+0x168>
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2201      	movs	r2, #1
 8004564:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8004568:	7bfb      	ldrb	r3, [r7, #15]
}
 800456a:	4618      	mov	r0, r3
 800456c:	3710      	adds	r7, #16
 800456e:	46bd      	mov	sp, r7
 8004570:	bd80      	pop	{r7, pc}
 8004572:	bf00      	nop
 8004574:	40010000 	.word	0x40010000
 8004578:	40010400 	.word	0x40010400

0800457c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b082      	sub	sp, #8
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d101      	bne.n	800458e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e041      	b.n	8004612 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004594:	b2db      	uxtb	r3, r3
 8004596:	2b00      	cmp	r3, #0
 8004598:	d106      	bne.n	80045a8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2200      	movs	r2, #0
 800459e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80045a2:	6878      	ldr	r0, [r7, #4]
 80045a4:	f000 f839 	bl	800461a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2202      	movs	r2, #2
 80045ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681a      	ldr	r2, [r3, #0]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	3304      	adds	r3, #4
 80045b8:	4619      	mov	r1, r3
 80045ba:	4610      	mov	r0, r2
 80045bc:	f000 fd28 	bl	8005010 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2201      	movs	r2, #1
 80045c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2201      	movs	r2, #1
 80045cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2201      	movs	r2, #1
 80045d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2201      	movs	r2, #1
 80045dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2201      	movs	r2, #1
 80045e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2201      	movs	r2, #1
 80045ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2201      	movs	r2, #1
 80045f4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2201      	movs	r2, #1
 80045fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2201      	movs	r2, #1
 8004604:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2201      	movs	r2, #1
 800460c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004610:	2300      	movs	r3, #0
}
 8004612:	4618      	mov	r0, r3
 8004614:	3708      	adds	r7, #8
 8004616:	46bd      	mov	sp, r7
 8004618:	bd80      	pop	{r7, pc}

0800461a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800461a:	b480      	push	{r7}
 800461c:	b083      	sub	sp, #12
 800461e:	af00      	add	r7, sp, #0
 8004620:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004622:	bf00      	nop
 8004624:	370c      	adds	r7, #12
 8004626:	46bd      	mov	sp, r7
 8004628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462c:	4770      	bx	lr
	...

08004630 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b084      	sub	sp, #16
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
 8004638:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d109      	bne.n	8004654 <HAL_TIM_PWM_Start+0x24>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004646:	b2db      	uxtb	r3, r3
 8004648:	2b01      	cmp	r3, #1
 800464a:	bf14      	ite	ne
 800464c:	2301      	movne	r3, #1
 800464e:	2300      	moveq	r3, #0
 8004650:	b2db      	uxtb	r3, r3
 8004652:	e022      	b.n	800469a <HAL_TIM_PWM_Start+0x6a>
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	2b04      	cmp	r3, #4
 8004658:	d109      	bne.n	800466e <HAL_TIM_PWM_Start+0x3e>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004660:	b2db      	uxtb	r3, r3
 8004662:	2b01      	cmp	r3, #1
 8004664:	bf14      	ite	ne
 8004666:	2301      	movne	r3, #1
 8004668:	2300      	moveq	r3, #0
 800466a:	b2db      	uxtb	r3, r3
 800466c:	e015      	b.n	800469a <HAL_TIM_PWM_Start+0x6a>
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	2b08      	cmp	r3, #8
 8004672:	d109      	bne.n	8004688 <HAL_TIM_PWM_Start+0x58>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800467a:	b2db      	uxtb	r3, r3
 800467c:	2b01      	cmp	r3, #1
 800467e:	bf14      	ite	ne
 8004680:	2301      	movne	r3, #1
 8004682:	2300      	moveq	r3, #0
 8004684:	b2db      	uxtb	r3, r3
 8004686:	e008      	b.n	800469a <HAL_TIM_PWM_Start+0x6a>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800468e:	b2db      	uxtb	r3, r3
 8004690:	2b01      	cmp	r3, #1
 8004692:	bf14      	ite	ne
 8004694:	2301      	movne	r3, #1
 8004696:	2300      	moveq	r3, #0
 8004698:	b2db      	uxtb	r3, r3
 800469a:	2b00      	cmp	r3, #0
 800469c:	d001      	beq.n	80046a2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	e07c      	b.n	800479c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d104      	bne.n	80046b2 <HAL_TIM_PWM_Start+0x82>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2202      	movs	r2, #2
 80046ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80046b0:	e013      	b.n	80046da <HAL_TIM_PWM_Start+0xaa>
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	2b04      	cmp	r3, #4
 80046b6:	d104      	bne.n	80046c2 <HAL_TIM_PWM_Start+0x92>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2202      	movs	r2, #2
 80046bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80046c0:	e00b      	b.n	80046da <HAL_TIM_PWM_Start+0xaa>
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	2b08      	cmp	r3, #8
 80046c6:	d104      	bne.n	80046d2 <HAL_TIM_PWM_Start+0xa2>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2202      	movs	r2, #2
 80046cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80046d0:	e003      	b.n	80046da <HAL_TIM_PWM_Start+0xaa>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2202      	movs	r2, #2
 80046d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	2201      	movs	r2, #1
 80046e0:	6839      	ldr	r1, [r7, #0]
 80046e2:	4618      	mov	r0, r3
 80046e4:	f000 ff84 	bl	80055f0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a2d      	ldr	r2, [pc, #180]	@ (80047a4 <HAL_TIM_PWM_Start+0x174>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d004      	beq.n	80046fc <HAL_TIM_PWM_Start+0xcc>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a2c      	ldr	r2, [pc, #176]	@ (80047a8 <HAL_TIM_PWM_Start+0x178>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d101      	bne.n	8004700 <HAL_TIM_PWM_Start+0xd0>
 80046fc:	2301      	movs	r3, #1
 80046fe:	e000      	b.n	8004702 <HAL_TIM_PWM_Start+0xd2>
 8004700:	2300      	movs	r3, #0
 8004702:	2b00      	cmp	r3, #0
 8004704:	d007      	beq.n	8004716 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004714:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a22      	ldr	r2, [pc, #136]	@ (80047a4 <HAL_TIM_PWM_Start+0x174>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d022      	beq.n	8004766 <HAL_TIM_PWM_Start+0x136>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004728:	d01d      	beq.n	8004766 <HAL_TIM_PWM_Start+0x136>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4a1f      	ldr	r2, [pc, #124]	@ (80047ac <HAL_TIM_PWM_Start+0x17c>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d018      	beq.n	8004766 <HAL_TIM_PWM_Start+0x136>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4a1d      	ldr	r2, [pc, #116]	@ (80047b0 <HAL_TIM_PWM_Start+0x180>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d013      	beq.n	8004766 <HAL_TIM_PWM_Start+0x136>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4a1c      	ldr	r2, [pc, #112]	@ (80047b4 <HAL_TIM_PWM_Start+0x184>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d00e      	beq.n	8004766 <HAL_TIM_PWM_Start+0x136>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a16      	ldr	r2, [pc, #88]	@ (80047a8 <HAL_TIM_PWM_Start+0x178>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d009      	beq.n	8004766 <HAL_TIM_PWM_Start+0x136>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4a18      	ldr	r2, [pc, #96]	@ (80047b8 <HAL_TIM_PWM_Start+0x188>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d004      	beq.n	8004766 <HAL_TIM_PWM_Start+0x136>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a16      	ldr	r2, [pc, #88]	@ (80047bc <HAL_TIM_PWM_Start+0x18c>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d111      	bne.n	800478a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	689b      	ldr	r3, [r3, #8]
 800476c:	f003 0307 	and.w	r3, r3, #7
 8004770:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2b06      	cmp	r3, #6
 8004776:	d010      	beq.n	800479a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	681a      	ldr	r2, [r3, #0]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f042 0201 	orr.w	r2, r2, #1
 8004786:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004788:	e007      	b.n	800479a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	681a      	ldr	r2, [r3, #0]
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f042 0201 	orr.w	r2, r2, #1
 8004798:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800479a:	2300      	movs	r3, #0
}
 800479c:	4618      	mov	r0, r3
 800479e:	3710      	adds	r7, #16
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}
 80047a4:	40010000 	.word	0x40010000
 80047a8:	40010400 	.word	0x40010400
 80047ac:	40000400 	.word	0x40000400
 80047b0:	40000800 	.word	0x40000800
 80047b4:	40000c00 	.word	0x40000c00
 80047b8:	40014000 	.word	0x40014000
 80047bc:	40001800 	.word	0x40001800

080047c0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b086      	sub	sp, #24
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
 80047c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d101      	bne.n	80047d4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80047d0:	2301      	movs	r3, #1
 80047d2:	e097      	b.n	8004904 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047da:	b2db      	uxtb	r3, r3
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d106      	bne.n	80047ee <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2200      	movs	r2, #0
 80047e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80047e8:	6878      	ldr	r0, [r7, #4]
 80047ea:	f7fd fca3 	bl	8002134 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2202      	movs	r2, #2
 80047f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	687a      	ldr	r2, [r7, #4]
 80047fe:	6812      	ldr	r2, [r2, #0]
 8004800:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004804:	f023 0307 	bic.w	r3, r3, #7
 8004808:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681a      	ldr	r2, [r3, #0]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	3304      	adds	r3, #4
 8004812:	4619      	mov	r1, r3
 8004814:	4610      	mov	r0, r2
 8004816:	f000 fbfb 	bl	8005010 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	689b      	ldr	r3, [r3, #8]
 8004820:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	699b      	ldr	r3, [r3, #24]
 8004828:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	6a1b      	ldr	r3, [r3, #32]
 8004830:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	697a      	ldr	r2, [r7, #20]
 8004838:	4313      	orrs	r3, r2
 800483a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800483c:	693b      	ldr	r3, [r7, #16]
 800483e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004842:	f023 0303 	bic.w	r3, r3, #3
 8004846:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	689a      	ldr	r2, [r3, #8]
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	699b      	ldr	r3, [r3, #24]
 8004850:	021b      	lsls	r3, r3, #8
 8004852:	4313      	orrs	r3, r2
 8004854:	693a      	ldr	r2, [r7, #16]
 8004856:	4313      	orrs	r3, r2
 8004858:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004860:	f023 030c 	bic.w	r3, r3, #12
 8004864:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800486c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004870:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	68da      	ldr	r2, [r3, #12]
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	69db      	ldr	r3, [r3, #28]
 800487a:	021b      	lsls	r3, r3, #8
 800487c:	4313      	orrs	r3, r2
 800487e:	693a      	ldr	r2, [r7, #16]
 8004880:	4313      	orrs	r3, r2
 8004882:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	691b      	ldr	r3, [r3, #16]
 8004888:	011a      	lsls	r2, r3, #4
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	6a1b      	ldr	r3, [r3, #32]
 800488e:	031b      	lsls	r3, r3, #12
 8004890:	4313      	orrs	r3, r2
 8004892:	693a      	ldr	r2, [r7, #16]
 8004894:	4313      	orrs	r3, r2
 8004896:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800489e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80048a6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	685a      	ldr	r2, [r3, #4]
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	695b      	ldr	r3, [r3, #20]
 80048b0:	011b      	lsls	r3, r3, #4
 80048b2:	4313      	orrs	r3, r2
 80048b4:	68fa      	ldr	r2, [r7, #12]
 80048b6:	4313      	orrs	r3, r2
 80048b8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	697a      	ldr	r2, [r7, #20]
 80048c0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	693a      	ldr	r2, [r7, #16]
 80048c8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	68fa      	ldr	r2, [r7, #12]
 80048d0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2201      	movs	r2, #1
 80048d6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2201      	movs	r2, #1
 80048de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2201      	movs	r2, #1
 80048e6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2201      	movs	r2, #1
 80048ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2201      	movs	r2, #1
 80048f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2201      	movs	r2, #1
 80048fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004902:	2300      	movs	r3, #0
}
 8004904:	4618      	mov	r0, r3
 8004906:	3718      	adds	r7, #24
 8004908:	46bd      	mov	sp, r7
 800490a:	bd80      	pop	{r7, pc}

0800490c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b084      	sub	sp, #16
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
 8004914:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800491c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004924:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800492c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004934:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d110      	bne.n	800495e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800493c:	7bfb      	ldrb	r3, [r7, #15]
 800493e:	2b01      	cmp	r3, #1
 8004940:	d102      	bne.n	8004948 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004942:	7b7b      	ldrb	r3, [r7, #13]
 8004944:	2b01      	cmp	r3, #1
 8004946:	d001      	beq.n	800494c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004948:	2301      	movs	r3, #1
 800494a:	e069      	b.n	8004a20 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2202      	movs	r2, #2
 8004950:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2202      	movs	r2, #2
 8004958:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800495c:	e031      	b.n	80049c2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	2b04      	cmp	r3, #4
 8004962:	d110      	bne.n	8004986 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004964:	7bbb      	ldrb	r3, [r7, #14]
 8004966:	2b01      	cmp	r3, #1
 8004968:	d102      	bne.n	8004970 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800496a:	7b3b      	ldrb	r3, [r7, #12]
 800496c:	2b01      	cmp	r3, #1
 800496e:	d001      	beq.n	8004974 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004970:	2301      	movs	r3, #1
 8004972:	e055      	b.n	8004a20 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2202      	movs	r2, #2
 8004978:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2202      	movs	r2, #2
 8004980:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004984:	e01d      	b.n	80049c2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004986:	7bfb      	ldrb	r3, [r7, #15]
 8004988:	2b01      	cmp	r3, #1
 800498a:	d108      	bne.n	800499e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800498c:	7bbb      	ldrb	r3, [r7, #14]
 800498e:	2b01      	cmp	r3, #1
 8004990:	d105      	bne.n	800499e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004992:	7b7b      	ldrb	r3, [r7, #13]
 8004994:	2b01      	cmp	r3, #1
 8004996:	d102      	bne.n	800499e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004998:	7b3b      	ldrb	r3, [r7, #12]
 800499a:	2b01      	cmp	r3, #1
 800499c:	d001      	beq.n	80049a2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800499e:	2301      	movs	r3, #1
 80049a0:	e03e      	b.n	8004a20 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2202      	movs	r2, #2
 80049a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2202      	movs	r2, #2
 80049ae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2202      	movs	r2, #2
 80049b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2202      	movs	r2, #2
 80049be:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d003      	beq.n	80049d0 <HAL_TIM_Encoder_Start+0xc4>
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	2b04      	cmp	r3, #4
 80049cc:	d008      	beq.n	80049e0 <HAL_TIM_Encoder_Start+0xd4>
 80049ce:	e00f      	b.n	80049f0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	2201      	movs	r2, #1
 80049d6:	2100      	movs	r1, #0
 80049d8:	4618      	mov	r0, r3
 80049da:	f000 fe09 	bl	80055f0 <TIM_CCxChannelCmd>
      break;
 80049de:	e016      	b.n	8004a0e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	2201      	movs	r2, #1
 80049e6:	2104      	movs	r1, #4
 80049e8:	4618      	mov	r0, r3
 80049ea:	f000 fe01 	bl	80055f0 <TIM_CCxChannelCmd>
      break;
 80049ee:	e00e      	b.n	8004a0e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	2201      	movs	r2, #1
 80049f6:	2100      	movs	r1, #0
 80049f8:	4618      	mov	r0, r3
 80049fa:	f000 fdf9 	bl	80055f0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	2201      	movs	r2, #1
 8004a04:	2104      	movs	r1, #4
 8004a06:	4618      	mov	r0, r3
 8004a08:	f000 fdf2 	bl	80055f0 <TIM_CCxChannelCmd>
      break;
 8004a0c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	681a      	ldr	r2, [r3, #0]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f042 0201 	orr.w	r2, r2, #1
 8004a1c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004a1e:	2300      	movs	r3, #0
}
 8004a20:	4618      	mov	r0, r3
 8004a22:	3710      	adds	r7, #16
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bd80      	pop	{r7, pc}

08004a28 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b084      	sub	sp, #16
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	68db      	ldr	r3, [r3, #12]
 8004a36:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	691b      	ldr	r3, [r3, #16]
 8004a3e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	f003 0302 	and.w	r3, r3, #2
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d020      	beq.n	8004a8c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	f003 0302 	and.w	r3, r3, #2
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d01b      	beq.n	8004a8c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f06f 0202 	mvn.w	r2, #2
 8004a5c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2201      	movs	r2, #1
 8004a62:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	699b      	ldr	r3, [r3, #24]
 8004a6a:	f003 0303 	and.w	r3, r3, #3
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d003      	beq.n	8004a7a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a72:	6878      	ldr	r0, [r7, #4]
 8004a74:	f000 faad 	bl	8004fd2 <HAL_TIM_IC_CaptureCallback>
 8004a78:	e005      	b.n	8004a86 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a7a:	6878      	ldr	r0, [r7, #4]
 8004a7c:	f7fc f8c8 	bl	8000c10 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a80:	6878      	ldr	r0, [r7, #4]
 8004a82:	f000 fab0 	bl	8004fe6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	f003 0304 	and.w	r3, r3, #4
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d020      	beq.n	8004ad8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	f003 0304 	and.w	r3, r3, #4
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d01b      	beq.n	8004ad8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f06f 0204 	mvn.w	r2, #4
 8004aa8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2202      	movs	r2, #2
 8004aae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	699b      	ldr	r3, [r3, #24]
 8004ab6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d003      	beq.n	8004ac6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004abe:	6878      	ldr	r0, [r7, #4]
 8004ac0:	f000 fa87 	bl	8004fd2 <HAL_TIM_IC_CaptureCallback>
 8004ac4:	e005      	b.n	8004ad2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	f7fc f8a2 	bl	8000c10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004acc:	6878      	ldr	r0, [r7, #4]
 8004ace:	f000 fa8a 	bl	8004fe6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	f003 0308 	and.w	r3, r3, #8
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d020      	beq.n	8004b24 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	f003 0308 	and.w	r3, r3, #8
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d01b      	beq.n	8004b24 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f06f 0208 	mvn.w	r2, #8
 8004af4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2204      	movs	r2, #4
 8004afa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	69db      	ldr	r3, [r3, #28]
 8004b02:	f003 0303 	and.w	r3, r3, #3
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d003      	beq.n	8004b12 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b0a:	6878      	ldr	r0, [r7, #4]
 8004b0c:	f000 fa61 	bl	8004fd2 <HAL_TIM_IC_CaptureCallback>
 8004b10:	e005      	b.n	8004b1e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b12:	6878      	ldr	r0, [r7, #4]
 8004b14:	f7fc f87c 	bl	8000c10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b18:	6878      	ldr	r0, [r7, #4]
 8004b1a:	f000 fa64 	bl	8004fe6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2200      	movs	r2, #0
 8004b22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	f003 0310 	and.w	r3, r3, #16
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d020      	beq.n	8004b70 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	f003 0310 	and.w	r3, r3, #16
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d01b      	beq.n	8004b70 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f06f 0210 	mvn.w	r2, #16
 8004b40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2208      	movs	r2, #8
 8004b46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	69db      	ldr	r3, [r3, #28]
 8004b4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d003      	beq.n	8004b5e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b56:	6878      	ldr	r0, [r7, #4]
 8004b58:	f000 fa3b 	bl	8004fd2 <HAL_TIM_IC_CaptureCallback>
 8004b5c:	e005      	b.n	8004b6a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b5e:	6878      	ldr	r0, [r7, #4]
 8004b60:	f7fc f856 	bl	8000c10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b64:	6878      	ldr	r0, [r7, #4]
 8004b66:	f000 fa3e 	bl	8004fe6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	f003 0301 	and.w	r3, r3, #1
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d00c      	beq.n	8004b94 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	f003 0301 	and.w	r3, r3, #1
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d007      	beq.n	8004b94 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f06f 0201 	mvn.w	r2, #1
 8004b8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004b8e:	6878      	ldr	r0, [r7, #4]
 8004b90:	f7fc f82a 	bl	8000be8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004b94:	68bb      	ldr	r3, [r7, #8]
 8004b96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d00c      	beq.n	8004bb8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d007      	beq.n	8004bb8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004bb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004bb2:	6878      	ldr	r0, [r7, #4]
 8004bb4:	f000 fe1a 	bl	80057ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d00c      	beq.n	8004bdc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d007      	beq.n	8004bdc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004bd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f000 fa0f 	bl	8004ffa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	f003 0320 	and.w	r3, r3, #32
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d00c      	beq.n	8004c00 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	f003 0320 	and.w	r3, r3, #32
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d007      	beq.n	8004c00 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f06f 0220 	mvn.w	r2, #32
 8004bf8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f000 fdec 	bl	80057d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c00:	bf00      	nop
 8004c02:	3710      	adds	r7, #16
 8004c04:	46bd      	mov	sp, r7
 8004c06:	bd80      	pop	{r7, pc}

08004c08 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b086      	sub	sp, #24
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	60f8      	str	r0, [r7, #12]
 8004c10:	60b9      	str	r1, [r7, #8]
 8004c12:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c14:	2300      	movs	r3, #0
 8004c16:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c1e:	2b01      	cmp	r3, #1
 8004c20:	d101      	bne.n	8004c26 <HAL_TIM_OC_ConfigChannel+0x1e>
 8004c22:	2302      	movs	r3, #2
 8004c24:	e048      	b.n	8004cb8 <HAL_TIM_OC_ConfigChannel+0xb0>
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2201      	movs	r2, #1
 8004c2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2b0c      	cmp	r3, #12
 8004c32:	d839      	bhi.n	8004ca8 <HAL_TIM_OC_ConfigChannel+0xa0>
 8004c34:	a201      	add	r2, pc, #4	@ (adr r2, 8004c3c <HAL_TIM_OC_ConfigChannel+0x34>)
 8004c36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c3a:	bf00      	nop
 8004c3c:	08004c71 	.word	0x08004c71
 8004c40:	08004ca9 	.word	0x08004ca9
 8004c44:	08004ca9 	.word	0x08004ca9
 8004c48:	08004ca9 	.word	0x08004ca9
 8004c4c:	08004c7f 	.word	0x08004c7f
 8004c50:	08004ca9 	.word	0x08004ca9
 8004c54:	08004ca9 	.word	0x08004ca9
 8004c58:	08004ca9 	.word	0x08004ca9
 8004c5c:	08004c8d 	.word	0x08004c8d
 8004c60:	08004ca9 	.word	0x08004ca9
 8004c64:	08004ca9 	.word	0x08004ca9
 8004c68:	08004ca9 	.word	0x08004ca9
 8004c6c:	08004c9b 	.word	0x08004c9b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	68b9      	ldr	r1, [r7, #8]
 8004c76:	4618      	mov	r0, r3
 8004c78:	f000 fa70 	bl	800515c <TIM_OC1_SetConfig>
      break;
 8004c7c:	e017      	b.n	8004cae <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	68b9      	ldr	r1, [r7, #8]
 8004c84:	4618      	mov	r0, r3
 8004c86:	f000 fad9 	bl	800523c <TIM_OC2_SetConfig>
      break;
 8004c8a:	e010      	b.n	8004cae <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	68b9      	ldr	r1, [r7, #8]
 8004c92:	4618      	mov	r0, r3
 8004c94:	f000 fb48 	bl	8005328 <TIM_OC3_SetConfig>
      break;
 8004c98:	e009      	b.n	8004cae <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	68b9      	ldr	r1, [r7, #8]
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	f000 fbb5 	bl	8005410 <TIM_OC4_SetConfig>
      break;
 8004ca6:	e002      	b.n	8004cae <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	75fb      	strb	r3, [r7, #23]
      break;
 8004cac:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004cb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004cb8:	4618      	mov	r0, r3
 8004cba:	3718      	adds	r7, #24
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bd80      	pop	{r7, pc}

08004cc0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b086      	sub	sp, #24
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	60f8      	str	r0, [r7, #12]
 8004cc8:	60b9      	str	r1, [r7, #8]
 8004cca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ccc:	2300      	movs	r3, #0
 8004cce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004cd6:	2b01      	cmp	r3, #1
 8004cd8:	d101      	bne.n	8004cde <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004cda:	2302      	movs	r3, #2
 8004cdc:	e0ae      	b.n	8004e3c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	2201      	movs	r2, #1
 8004ce2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2b0c      	cmp	r3, #12
 8004cea:	f200 809f 	bhi.w	8004e2c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004cee:	a201      	add	r2, pc, #4	@ (adr r2, 8004cf4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004cf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cf4:	08004d29 	.word	0x08004d29
 8004cf8:	08004e2d 	.word	0x08004e2d
 8004cfc:	08004e2d 	.word	0x08004e2d
 8004d00:	08004e2d 	.word	0x08004e2d
 8004d04:	08004d69 	.word	0x08004d69
 8004d08:	08004e2d 	.word	0x08004e2d
 8004d0c:	08004e2d 	.word	0x08004e2d
 8004d10:	08004e2d 	.word	0x08004e2d
 8004d14:	08004dab 	.word	0x08004dab
 8004d18:	08004e2d 	.word	0x08004e2d
 8004d1c:	08004e2d 	.word	0x08004e2d
 8004d20:	08004e2d 	.word	0x08004e2d
 8004d24:	08004deb 	.word	0x08004deb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	68b9      	ldr	r1, [r7, #8]
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f000 fa14 	bl	800515c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	699a      	ldr	r2, [r3, #24]
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f042 0208 	orr.w	r2, r2, #8
 8004d42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	699a      	ldr	r2, [r3, #24]
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f022 0204 	bic.w	r2, r2, #4
 8004d52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	6999      	ldr	r1, [r3, #24]
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	691a      	ldr	r2, [r3, #16]
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	430a      	orrs	r2, r1
 8004d64:	619a      	str	r2, [r3, #24]
      break;
 8004d66:	e064      	b.n	8004e32 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	68b9      	ldr	r1, [r7, #8]
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f000 fa64 	bl	800523c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	699a      	ldr	r2, [r3, #24]
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d82:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	699a      	ldr	r2, [r3, #24]
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	6999      	ldr	r1, [r3, #24]
 8004d9a:	68bb      	ldr	r3, [r7, #8]
 8004d9c:	691b      	ldr	r3, [r3, #16]
 8004d9e:	021a      	lsls	r2, r3, #8
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	430a      	orrs	r2, r1
 8004da6:	619a      	str	r2, [r3, #24]
      break;
 8004da8:	e043      	b.n	8004e32 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	68b9      	ldr	r1, [r7, #8]
 8004db0:	4618      	mov	r0, r3
 8004db2:	f000 fab9 	bl	8005328 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	69da      	ldr	r2, [r3, #28]
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f042 0208 	orr.w	r2, r2, #8
 8004dc4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	69da      	ldr	r2, [r3, #28]
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f022 0204 	bic.w	r2, r2, #4
 8004dd4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	69d9      	ldr	r1, [r3, #28]
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	691a      	ldr	r2, [r3, #16]
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	430a      	orrs	r2, r1
 8004de6:	61da      	str	r2, [r3, #28]
      break;
 8004de8:	e023      	b.n	8004e32 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	68b9      	ldr	r1, [r7, #8]
 8004df0:	4618      	mov	r0, r3
 8004df2:	f000 fb0d 	bl	8005410 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	69da      	ldr	r2, [r3, #28]
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e04:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	69da      	ldr	r2, [r3, #28]
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	69d9      	ldr	r1, [r3, #28]
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	691b      	ldr	r3, [r3, #16]
 8004e20:	021a      	lsls	r2, r3, #8
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	430a      	orrs	r2, r1
 8004e28:	61da      	str	r2, [r3, #28]
      break;
 8004e2a:	e002      	b.n	8004e32 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	75fb      	strb	r3, [r7, #23]
      break;
 8004e30:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	2200      	movs	r2, #0
 8004e36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004e3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	3718      	adds	r7, #24
 8004e40:	46bd      	mov	sp, r7
 8004e42:	bd80      	pop	{r7, pc}

08004e44 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b084      	sub	sp, #16
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
 8004e4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e4e:	2300      	movs	r3, #0
 8004e50:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e58:	2b01      	cmp	r3, #1
 8004e5a:	d101      	bne.n	8004e60 <HAL_TIM_ConfigClockSource+0x1c>
 8004e5c:	2302      	movs	r3, #2
 8004e5e:	e0b4      	b.n	8004fca <HAL_TIM_ConfigClockSource+0x186>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2201      	movs	r2, #1
 8004e64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2202      	movs	r2, #2
 8004e6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004e7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004e86:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	68ba      	ldr	r2, [r7, #8]
 8004e8e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e98:	d03e      	beq.n	8004f18 <HAL_TIM_ConfigClockSource+0xd4>
 8004e9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e9e:	f200 8087 	bhi.w	8004fb0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ea2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ea6:	f000 8086 	beq.w	8004fb6 <HAL_TIM_ConfigClockSource+0x172>
 8004eaa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004eae:	d87f      	bhi.n	8004fb0 <HAL_TIM_ConfigClockSource+0x16c>
 8004eb0:	2b70      	cmp	r3, #112	@ 0x70
 8004eb2:	d01a      	beq.n	8004eea <HAL_TIM_ConfigClockSource+0xa6>
 8004eb4:	2b70      	cmp	r3, #112	@ 0x70
 8004eb6:	d87b      	bhi.n	8004fb0 <HAL_TIM_ConfigClockSource+0x16c>
 8004eb8:	2b60      	cmp	r3, #96	@ 0x60
 8004eba:	d050      	beq.n	8004f5e <HAL_TIM_ConfigClockSource+0x11a>
 8004ebc:	2b60      	cmp	r3, #96	@ 0x60
 8004ebe:	d877      	bhi.n	8004fb0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ec0:	2b50      	cmp	r3, #80	@ 0x50
 8004ec2:	d03c      	beq.n	8004f3e <HAL_TIM_ConfigClockSource+0xfa>
 8004ec4:	2b50      	cmp	r3, #80	@ 0x50
 8004ec6:	d873      	bhi.n	8004fb0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ec8:	2b40      	cmp	r3, #64	@ 0x40
 8004eca:	d058      	beq.n	8004f7e <HAL_TIM_ConfigClockSource+0x13a>
 8004ecc:	2b40      	cmp	r3, #64	@ 0x40
 8004ece:	d86f      	bhi.n	8004fb0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ed0:	2b30      	cmp	r3, #48	@ 0x30
 8004ed2:	d064      	beq.n	8004f9e <HAL_TIM_ConfigClockSource+0x15a>
 8004ed4:	2b30      	cmp	r3, #48	@ 0x30
 8004ed6:	d86b      	bhi.n	8004fb0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ed8:	2b20      	cmp	r3, #32
 8004eda:	d060      	beq.n	8004f9e <HAL_TIM_ConfigClockSource+0x15a>
 8004edc:	2b20      	cmp	r3, #32
 8004ede:	d867      	bhi.n	8004fb0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d05c      	beq.n	8004f9e <HAL_TIM_ConfigClockSource+0x15a>
 8004ee4:	2b10      	cmp	r3, #16
 8004ee6:	d05a      	beq.n	8004f9e <HAL_TIM_ConfigClockSource+0x15a>
 8004ee8:	e062      	b.n	8004fb0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004efa:	f000 fb59 	bl	80055b0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	689b      	ldr	r3, [r3, #8]
 8004f04:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004f0c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	68ba      	ldr	r2, [r7, #8]
 8004f14:	609a      	str	r2, [r3, #8]
      break;
 8004f16:	e04f      	b.n	8004fb8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004f28:	f000 fb42 	bl	80055b0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	689a      	ldr	r2, [r3, #8]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004f3a:	609a      	str	r2, [r3, #8]
      break;
 8004f3c:	e03c      	b.n	8004fb8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f4a:	461a      	mov	r2, r3
 8004f4c:	f000 fab6 	bl	80054bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	2150      	movs	r1, #80	@ 0x50
 8004f56:	4618      	mov	r0, r3
 8004f58:	f000 fb0f 	bl	800557a <TIM_ITRx_SetConfig>
      break;
 8004f5c:	e02c      	b.n	8004fb8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f6a:	461a      	mov	r2, r3
 8004f6c:	f000 fad5 	bl	800551a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	2160      	movs	r1, #96	@ 0x60
 8004f76:	4618      	mov	r0, r3
 8004f78:	f000 faff 	bl	800557a <TIM_ITRx_SetConfig>
      break;
 8004f7c:	e01c      	b.n	8004fb8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f8a:	461a      	mov	r2, r3
 8004f8c:	f000 fa96 	bl	80054bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	2140      	movs	r1, #64	@ 0x40
 8004f96:	4618      	mov	r0, r3
 8004f98:	f000 faef 	bl	800557a <TIM_ITRx_SetConfig>
      break;
 8004f9c:	e00c      	b.n	8004fb8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681a      	ldr	r2, [r3, #0]
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4619      	mov	r1, r3
 8004fa8:	4610      	mov	r0, r2
 8004faa:	f000 fae6 	bl	800557a <TIM_ITRx_SetConfig>
      break;
 8004fae:	e003      	b.n	8004fb8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	73fb      	strb	r3, [r7, #15]
      break;
 8004fb4:	e000      	b.n	8004fb8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004fb6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2201      	movs	r2, #1
 8004fbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004fc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	3710      	adds	r7, #16
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bd80      	pop	{r7, pc}

08004fd2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004fd2:	b480      	push	{r7}
 8004fd4:	b083      	sub	sp, #12
 8004fd6:	af00      	add	r7, sp, #0
 8004fd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004fda:	bf00      	nop
 8004fdc:	370c      	adds	r7, #12
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe4:	4770      	bx	lr

08004fe6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004fe6:	b480      	push	{r7}
 8004fe8:	b083      	sub	sp, #12
 8004fea:	af00      	add	r7, sp, #0
 8004fec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004fee:	bf00      	nop
 8004ff0:	370c      	adds	r7, #12
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff8:	4770      	bx	lr

08004ffa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004ffa:	b480      	push	{r7}
 8004ffc:	b083      	sub	sp, #12
 8004ffe:	af00      	add	r7, sp, #0
 8005000:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005002:	bf00      	nop
 8005004:	370c      	adds	r7, #12
 8005006:	46bd      	mov	sp, r7
 8005008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500c:	4770      	bx	lr
	...

08005010 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005010:	b480      	push	{r7}
 8005012:	b085      	sub	sp, #20
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
 8005018:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	4a43      	ldr	r2, [pc, #268]	@ (8005130 <TIM_Base_SetConfig+0x120>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d013      	beq.n	8005050 <TIM_Base_SetConfig+0x40>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800502e:	d00f      	beq.n	8005050 <TIM_Base_SetConfig+0x40>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	4a40      	ldr	r2, [pc, #256]	@ (8005134 <TIM_Base_SetConfig+0x124>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d00b      	beq.n	8005050 <TIM_Base_SetConfig+0x40>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	4a3f      	ldr	r2, [pc, #252]	@ (8005138 <TIM_Base_SetConfig+0x128>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d007      	beq.n	8005050 <TIM_Base_SetConfig+0x40>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	4a3e      	ldr	r2, [pc, #248]	@ (800513c <TIM_Base_SetConfig+0x12c>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d003      	beq.n	8005050 <TIM_Base_SetConfig+0x40>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	4a3d      	ldr	r2, [pc, #244]	@ (8005140 <TIM_Base_SetConfig+0x130>)
 800504c:	4293      	cmp	r3, r2
 800504e:	d108      	bne.n	8005062 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005056:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	685b      	ldr	r3, [r3, #4]
 800505c:	68fa      	ldr	r2, [r7, #12]
 800505e:	4313      	orrs	r3, r2
 8005060:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	4a32      	ldr	r2, [pc, #200]	@ (8005130 <TIM_Base_SetConfig+0x120>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d02b      	beq.n	80050c2 <TIM_Base_SetConfig+0xb2>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005070:	d027      	beq.n	80050c2 <TIM_Base_SetConfig+0xb2>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	4a2f      	ldr	r2, [pc, #188]	@ (8005134 <TIM_Base_SetConfig+0x124>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d023      	beq.n	80050c2 <TIM_Base_SetConfig+0xb2>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	4a2e      	ldr	r2, [pc, #184]	@ (8005138 <TIM_Base_SetConfig+0x128>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d01f      	beq.n	80050c2 <TIM_Base_SetConfig+0xb2>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	4a2d      	ldr	r2, [pc, #180]	@ (800513c <TIM_Base_SetConfig+0x12c>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d01b      	beq.n	80050c2 <TIM_Base_SetConfig+0xb2>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	4a2c      	ldr	r2, [pc, #176]	@ (8005140 <TIM_Base_SetConfig+0x130>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d017      	beq.n	80050c2 <TIM_Base_SetConfig+0xb2>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	4a2b      	ldr	r2, [pc, #172]	@ (8005144 <TIM_Base_SetConfig+0x134>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d013      	beq.n	80050c2 <TIM_Base_SetConfig+0xb2>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	4a2a      	ldr	r2, [pc, #168]	@ (8005148 <TIM_Base_SetConfig+0x138>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d00f      	beq.n	80050c2 <TIM_Base_SetConfig+0xb2>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	4a29      	ldr	r2, [pc, #164]	@ (800514c <TIM_Base_SetConfig+0x13c>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d00b      	beq.n	80050c2 <TIM_Base_SetConfig+0xb2>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	4a28      	ldr	r2, [pc, #160]	@ (8005150 <TIM_Base_SetConfig+0x140>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d007      	beq.n	80050c2 <TIM_Base_SetConfig+0xb2>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	4a27      	ldr	r2, [pc, #156]	@ (8005154 <TIM_Base_SetConfig+0x144>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d003      	beq.n	80050c2 <TIM_Base_SetConfig+0xb2>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	4a26      	ldr	r2, [pc, #152]	@ (8005158 <TIM_Base_SetConfig+0x148>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d108      	bne.n	80050d4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80050c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	68db      	ldr	r3, [r3, #12]
 80050ce:	68fa      	ldr	r2, [r7, #12]
 80050d0:	4313      	orrs	r3, r2
 80050d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	695b      	ldr	r3, [r3, #20]
 80050de:	4313      	orrs	r3, r2
 80050e0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	689a      	ldr	r2, [r3, #8]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	681a      	ldr	r2, [r3, #0]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	4a0e      	ldr	r2, [pc, #56]	@ (8005130 <TIM_Base_SetConfig+0x120>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d003      	beq.n	8005102 <TIM_Base_SetConfig+0xf2>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	4a10      	ldr	r2, [pc, #64]	@ (8005140 <TIM_Base_SetConfig+0x130>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d103      	bne.n	800510a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	691a      	ldr	r2, [r3, #16]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f043 0204 	orr.w	r2, r3, #4
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2201      	movs	r2, #1
 800511a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	68fa      	ldr	r2, [r7, #12]
 8005120:	601a      	str	r2, [r3, #0]
}
 8005122:	bf00      	nop
 8005124:	3714      	adds	r7, #20
 8005126:	46bd      	mov	sp, r7
 8005128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512c:	4770      	bx	lr
 800512e:	bf00      	nop
 8005130:	40010000 	.word	0x40010000
 8005134:	40000400 	.word	0x40000400
 8005138:	40000800 	.word	0x40000800
 800513c:	40000c00 	.word	0x40000c00
 8005140:	40010400 	.word	0x40010400
 8005144:	40014000 	.word	0x40014000
 8005148:	40014400 	.word	0x40014400
 800514c:	40014800 	.word	0x40014800
 8005150:	40001800 	.word	0x40001800
 8005154:	40001c00 	.word	0x40001c00
 8005158:	40002000 	.word	0x40002000

0800515c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800515c:	b480      	push	{r7}
 800515e:	b087      	sub	sp, #28
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
 8005164:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6a1b      	ldr	r3, [r3, #32]
 800516a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6a1b      	ldr	r3, [r3, #32]
 8005170:	f023 0201 	bic.w	r2, r3, #1
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	685b      	ldr	r3, [r3, #4]
 800517c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	699b      	ldr	r3, [r3, #24]
 8005182:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800518a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	f023 0303 	bic.w	r3, r3, #3
 8005192:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	68fa      	ldr	r2, [r7, #12]
 800519a:	4313      	orrs	r3, r2
 800519c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	f023 0302 	bic.w	r3, r3, #2
 80051a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	689b      	ldr	r3, [r3, #8]
 80051aa:	697a      	ldr	r2, [r7, #20]
 80051ac:	4313      	orrs	r3, r2
 80051ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	4a20      	ldr	r2, [pc, #128]	@ (8005234 <TIM_OC1_SetConfig+0xd8>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d003      	beq.n	80051c0 <TIM_OC1_SetConfig+0x64>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	4a1f      	ldr	r2, [pc, #124]	@ (8005238 <TIM_OC1_SetConfig+0xdc>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d10c      	bne.n	80051da <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80051c0:	697b      	ldr	r3, [r7, #20]
 80051c2:	f023 0308 	bic.w	r3, r3, #8
 80051c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	68db      	ldr	r3, [r3, #12]
 80051cc:	697a      	ldr	r2, [r7, #20]
 80051ce:	4313      	orrs	r3, r2
 80051d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80051d2:	697b      	ldr	r3, [r7, #20]
 80051d4:	f023 0304 	bic.w	r3, r3, #4
 80051d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	4a15      	ldr	r2, [pc, #84]	@ (8005234 <TIM_OC1_SetConfig+0xd8>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d003      	beq.n	80051ea <TIM_OC1_SetConfig+0x8e>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	4a14      	ldr	r2, [pc, #80]	@ (8005238 <TIM_OC1_SetConfig+0xdc>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d111      	bne.n	800520e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80051ea:	693b      	ldr	r3, [r7, #16]
 80051ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80051f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80051f2:	693b      	ldr	r3, [r7, #16]
 80051f4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80051f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	695b      	ldr	r3, [r3, #20]
 80051fe:	693a      	ldr	r2, [r7, #16]
 8005200:	4313      	orrs	r3, r2
 8005202:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	699b      	ldr	r3, [r3, #24]
 8005208:	693a      	ldr	r2, [r7, #16]
 800520a:	4313      	orrs	r3, r2
 800520c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	693a      	ldr	r2, [r7, #16]
 8005212:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	68fa      	ldr	r2, [r7, #12]
 8005218:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	685a      	ldr	r2, [r3, #4]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	697a      	ldr	r2, [r7, #20]
 8005226:	621a      	str	r2, [r3, #32]
}
 8005228:	bf00      	nop
 800522a:	371c      	adds	r7, #28
 800522c:	46bd      	mov	sp, r7
 800522e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005232:	4770      	bx	lr
 8005234:	40010000 	.word	0x40010000
 8005238:	40010400 	.word	0x40010400

0800523c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800523c:	b480      	push	{r7}
 800523e:	b087      	sub	sp, #28
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
 8005244:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6a1b      	ldr	r3, [r3, #32]
 800524a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6a1b      	ldr	r3, [r3, #32]
 8005250:	f023 0210 	bic.w	r2, r3, #16
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	685b      	ldr	r3, [r3, #4]
 800525c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	699b      	ldr	r3, [r3, #24]
 8005262:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800526a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005272:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	021b      	lsls	r3, r3, #8
 800527a:	68fa      	ldr	r2, [r7, #12]
 800527c:	4313      	orrs	r3, r2
 800527e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	f023 0320 	bic.w	r3, r3, #32
 8005286:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	011b      	lsls	r3, r3, #4
 800528e:	697a      	ldr	r2, [r7, #20]
 8005290:	4313      	orrs	r3, r2
 8005292:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	4a22      	ldr	r2, [pc, #136]	@ (8005320 <TIM_OC2_SetConfig+0xe4>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d003      	beq.n	80052a4 <TIM_OC2_SetConfig+0x68>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	4a21      	ldr	r2, [pc, #132]	@ (8005324 <TIM_OC2_SetConfig+0xe8>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d10d      	bne.n	80052c0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80052a4:	697b      	ldr	r3, [r7, #20]
 80052a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80052aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	68db      	ldr	r3, [r3, #12]
 80052b0:	011b      	lsls	r3, r3, #4
 80052b2:	697a      	ldr	r2, [r7, #20]
 80052b4:	4313      	orrs	r3, r2
 80052b6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80052b8:	697b      	ldr	r3, [r7, #20]
 80052ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80052be:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	4a17      	ldr	r2, [pc, #92]	@ (8005320 <TIM_OC2_SetConfig+0xe4>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d003      	beq.n	80052d0 <TIM_OC2_SetConfig+0x94>
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	4a16      	ldr	r2, [pc, #88]	@ (8005324 <TIM_OC2_SetConfig+0xe8>)
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d113      	bne.n	80052f8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80052d0:	693b      	ldr	r3, [r7, #16]
 80052d2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80052d6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80052d8:	693b      	ldr	r3, [r7, #16]
 80052da:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80052de:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	695b      	ldr	r3, [r3, #20]
 80052e4:	009b      	lsls	r3, r3, #2
 80052e6:	693a      	ldr	r2, [r7, #16]
 80052e8:	4313      	orrs	r3, r2
 80052ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	699b      	ldr	r3, [r3, #24]
 80052f0:	009b      	lsls	r3, r3, #2
 80052f2:	693a      	ldr	r2, [r7, #16]
 80052f4:	4313      	orrs	r3, r2
 80052f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	693a      	ldr	r2, [r7, #16]
 80052fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	68fa      	ldr	r2, [r7, #12]
 8005302:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	685a      	ldr	r2, [r3, #4]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	697a      	ldr	r2, [r7, #20]
 8005310:	621a      	str	r2, [r3, #32]
}
 8005312:	bf00      	nop
 8005314:	371c      	adds	r7, #28
 8005316:	46bd      	mov	sp, r7
 8005318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531c:	4770      	bx	lr
 800531e:	bf00      	nop
 8005320:	40010000 	.word	0x40010000
 8005324:	40010400 	.word	0x40010400

08005328 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005328:	b480      	push	{r7}
 800532a:	b087      	sub	sp, #28
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
 8005330:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6a1b      	ldr	r3, [r3, #32]
 8005336:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6a1b      	ldr	r3, [r3, #32]
 800533c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	685b      	ldr	r3, [r3, #4]
 8005348:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	69db      	ldr	r3, [r3, #28]
 800534e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005356:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	f023 0303 	bic.w	r3, r3, #3
 800535e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	68fa      	ldr	r2, [r7, #12]
 8005366:	4313      	orrs	r3, r2
 8005368:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800536a:	697b      	ldr	r3, [r7, #20]
 800536c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005370:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	021b      	lsls	r3, r3, #8
 8005378:	697a      	ldr	r2, [r7, #20]
 800537a:	4313      	orrs	r3, r2
 800537c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	4a21      	ldr	r2, [pc, #132]	@ (8005408 <TIM_OC3_SetConfig+0xe0>)
 8005382:	4293      	cmp	r3, r2
 8005384:	d003      	beq.n	800538e <TIM_OC3_SetConfig+0x66>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	4a20      	ldr	r2, [pc, #128]	@ (800540c <TIM_OC3_SetConfig+0xe4>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d10d      	bne.n	80053aa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800538e:	697b      	ldr	r3, [r7, #20]
 8005390:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005394:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	68db      	ldr	r3, [r3, #12]
 800539a:	021b      	lsls	r3, r3, #8
 800539c:	697a      	ldr	r2, [r7, #20]
 800539e:	4313      	orrs	r3, r2
 80053a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80053a2:	697b      	ldr	r3, [r7, #20]
 80053a4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80053a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	4a16      	ldr	r2, [pc, #88]	@ (8005408 <TIM_OC3_SetConfig+0xe0>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d003      	beq.n	80053ba <TIM_OC3_SetConfig+0x92>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	4a15      	ldr	r2, [pc, #84]	@ (800540c <TIM_OC3_SetConfig+0xe4>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d113      	bne.n	80053e2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80053ba:	693b      	ldr	r3, [r7, #16]
 80053bc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80053c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80053c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	695b      	ldr	r3, [r3, #20]
 80053ce:	011b      	lsls	r3, r3, #4
 80053d0:	693a      	ldr	r2, [r7, #16]
 80053d2:	4313      	orrs	r3, r2
 80053d4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	699b      	ldr	r3, [r3, #24]
 80053da:	011b      	lsls	r3, r3, #4
 80053dc:	693a      	ldr	r2, [r7, #16]
 80053de:	4313      	orrs	r3, r2
 80053e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	693a      	ldr	r2, [r7, #16]
 80053e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	68fa      	ldr	r2, [r7, #12]
 80053ec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	685a      	ldr	r2, [r3, #4]
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	697a      	ldr	r2, [r7, #20]
 80053fa:	621a      	str	r2, [r3, #32]
}
 80053fc:	bf00      	nop
 80053fe:	371c      	adds	r7, #28
 8005400:	46bd      	mov	sp, r7
 8005402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005406:	4770      	bx	lr
 8005408:	40010000 	.word	0x40010000
 800540c:	40010400 	.word	0x40010400

08005410 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005410:	b480      	push	{r7}
 8005412:	b087      	sub	sp, #28
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
 8005418:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6a1b      	ldr	r3, [r3, #32]
 800541e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6a1b      	ldr	r3, [r3, #32]
 8005424:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	69db      	ldr	r3, [r3, #28]
 8005436:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800543e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005446:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	021b      	lsls	r3, r3, #8
 800544e:	68fa      	ldr	r2, [r7, #12]
 8005450:	4313      	orrs	r3, r2
 8005452:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005454:	693b      	ldr	r3, [r7, #16]
 8005456:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800545a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	689b      	ldr	r3, [r3, #8]
 8005460:	031b      	lsls	r3, r3, #12
 8005462:	693a      	ldr	r2, [r7, #16]
 8005464:	4313      	orrs	r3, r2
 8005466:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	4a12      	ldr	r2, [pc, #72]	@ (80054b4 <TIM_OC4_SetConfig+0xa4>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d003      	beq.n	8005478 <TIM_OC4_SetConfig+0x68>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	4a11      	ldr	r2, [pc, #68]	@ (80054b8 <TIM_OC4_SetConfig+0xa8>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d109      	bne.n	800548c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800547e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	695b      	ldr	r3, [r3, #20]
 8005484:	019b      	lsls	r3, r3, #6
 8005486:	697a      	ldr	r2, [r7, #20]
 8005488:	4313      	orrs	r3, r2
 800548a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	697a      	ldr	r2, [r7, #20]
 8005490:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	68fa      	ldr	r2, [r7, #12]
 8005496:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	685a      	ldr	r2, [r3, #4]
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	693a      	ldr	r2, [r7, #16]
 80054a4:	621a      	str	r2, [r3, #32]
}
 80054a6:	bf00      	nop
 80054a8:	371c      	adds	r7, #28
 80054aa:	46bd      	mov	sp, r7
 80054ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b0:	4770      	bx	lr
 80054b2:	bf00      	nop
 80054b4:	40010000 	.word	0x40010000
 80054b8:	40010400 	.word	0x40010400

080054bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054bc:	b480      	push	{r7}
 80054be:	b087      	sub	sp, #28
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	60f8      	str	r0, [r7, #12]
 80054c4:	60b9      	str	r1, [r7, #8]
 80054c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	6a1b      	ldr	r3, [r3, #32]
 80054cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	6a1b      	ldr	r3, [r3, #32]
 80054d2:	f023 0201 	bic.w	r2, r3, #1
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	699b      	ldr	r3, [r3, #24]
 80054de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80054e0:	693b      	ldr	r3, [r7, #16]
 80054e2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80054e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	011b      	lsls	r3, r3, #4
 80054ec:	693a      	ldr	r2, [r7, #16]
 80054ee:	4313      	orrs	r3, r2
 80054f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	f023 030a 	bic.w	r3, r3, #10
 80054f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80054fa:	697a      	ldr	r2, [r7, #20]
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	4313      	orrs	r3, r2
 8005500:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	693a      	ldr	r2, [r7, #16]
 8005506:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	697a      	ldr	r2, [r7, #20]
 800550c:	621a      	str	r2, [r3, #32]
}
 800550e:	bf00      	nop
 8005510:	371c      	adds	r7, #28
 8005512:	46bd      	mov	sp, r7
 8005514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005518:	4770      	bx	lr

0800551a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800551a:	b480      	push	{r7}
 800551c:	b087      	sub	sp, #28
 800551e:	af00      	add	r7, sp, #0
 8005520:	60f8      	str	r0, [r7, #12]
 8005522:	60b9      	str	r1, [r7, #8]
 8005524:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	6a1b      	ldr	r3, [r3, #32]
 800552a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	6a1b      	ldr	r3, [r3, #32]
 8005530:	f023 0210 	bic.w	r2, r3, #16
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	699b      	ldr	r3, [r3, #24]
 800553c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800553e:	693b      	ldr	r3, [r7, #16]
 8005540:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005544:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	031b      	lsls	r3, r3, #12
 800554a:	693a      	ldr	r2, [r7, #16]
 800554c:	4313      	orrs	r3, r2
 800554e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005556:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	011b      	lsls	r3, r3, #4
 800555c:	697a      	ldr	r2, [r7, #20]
 800555e:	4313      	orrs	r3, r2
 8005560:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	693a      	ldr	r2, [r7, #16]
 8005566:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	697a      	ldr	r2, [r7, #20]
 800556c:	621a      	str	r2, [r3, #32]
}
 800556e:	bf00      	nop
 8005570:	371c      	adds	r7, #28
 8005572:	46bd      	mov	sp, r7
 8005574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005578:	4770      	bx	lr

0800557a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800557a:	b480      	push	{r7}
 800557c:	b085      	sub	sp, #20
 800557e:	af00      	add	r7, sp, #0
 8005580:	6078      	str	r0, [r7, #4]
 8005582:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	689b      	ldr	r3, [r3, #8]
 8005588:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005590:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005592:	683a      	ldr	r2, [r7, #0]
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	4313      	orrs	r3, r2
 8005598:	f043 0307 	orr.w	r3, r3, #7
 800559c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	68fa      	ldr	r2, [r7, #12]
 80055a2:	609a      	str	r2, [r3, #8]
}
 80055a4:	bf00      	nop
 80055a6:	3714      	adds	r7, #20
 80055a8:	46bd      	mov	sp, r7
 80055aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ae:	4770      	bx	lr

080055b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80055b0:	b480      	push	{r7}
 80055b2:	b087      	sub	sp, #28
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	60f8      	str	r0, [r7, #12]
 80055b8:	60b9      	str	r1, [r7, #8]
 80055ba:	607a      	str	r2, [r7, #4]
 80055bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	689b      	ldr	r3, [r3, #8]
 80055c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80055ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	021a      	lsls	r2, r3, #8
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	431a      	orrs	r2, r3
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	4313      	orrs	r3, r2
 80055d8:	697a      	ldr	r2, [r7, #20]
 80055da:	4313      	orrs	r3, r2
 80055dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	697a      	ldr	r2, [r7, #20]
 80055e2:	609a      	str	r2, [r3, #8]
}
 80055e4:	bf00      	nop
 80055e6:	371c      	adds	r7, #28
 80055e8:	46bd      	mov	sp, r7
 80055ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ee:	4770      	bx	lr

080055f0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b087      	sub	sp, #28
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	60f8      	str	r0, [r7, #12]
 80055f8:	60b9      	str	r1, [r7, #8]
 80055fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	f003 031f 	and.w	r3, r3, #31
 8005602:	2201      	movs	r2, #1
 8005604:	fa02 f303 	lsl.w	r3, r2, r3
 8005608:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	6a1a      	ldr	r2, [r3, #32]
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	43db      	mvns	r3, r3
 8005612:	401a      	ands	r2, r3
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	6a1a      	ldr	r2, [r3, #32]
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	f003 031f 	and.w	r3, r3, #31
 8005622:	6879      	ldr	r1, [r7, #4]
 8005624:	fa01 f303 	lsl.w	r3, r1, r3
 8005628:	431a      	orrs	r2, r3
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	621a      	str	r2, [r3, #32]
}
 800562e:	bf00      	nop
 8005630:	371c      	adds	r7, #28
 8005632:	46bd      	mov	sp, r7
 8005634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005638:	4770      	bx	lr
	...

0800563c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800563c:	b480      	push	{r7}
 800563e:	b085      	sub	sp, #20
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
 8005644:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800564c:	2b01      	cmp	r3, #1
 800564e:	d101      	bne.n	8005654 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005650:	2302      	movs	r3, #2
 8005652:	e05a      	b.n	800570a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2201      	movs	r2, #1
 8005658:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2202      	movs	r2, #2
 8005660:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	689b      	ldr	r3, [r3, #8]
 8005672:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800567a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	68fa      	ldr	r2, [r7, #12]
 8005682:	4313      	orrs	r3, r2
 8005684:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	68fa      	ldr	r2, [r7, #12]
 800568c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4a21      	ldr	r2, [pc, #132]	@ (8005718 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d022      	beq.n	80056de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056a0:	d01d      	beq.n	80056de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4a1d      	ldr	r2, [pc, #116]	@ (800571c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d018      	beq.n	80056de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a1b      	ldr	r2, [pc, #108]	@ (8005720 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d013      	beq.n	80056de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4a1a      	ldr	r2, [pc, #104]	@ (8005724 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d00e      	beq.n	80056de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a18      	ldr	r2, [pc, #96]	@ (8005728 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d009      	beq.n	80056de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4a17      	ldr	r2, [pc, #92]	@ (800572c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d004      	beq.n	80056de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4a15      	ldr	r2, [pc, #84]	@ (8005730 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d10c      	bne.n	80056f8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80056e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	68ba      	ldr	r2, [r7, #8]
 80056ec:	4313      	orrs	r3, r2
 80056ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	68ba      	ldr	r2, [r7, #8]
 80056f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2201      	movs	r2, #1
 80056fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2200      	movs	r2, #0
 8005704:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005708:	2300      	movs	r3, #0
}
 800570a:	4618      	mov	r0, r3
 800570c:	3714      	adds	r7, #20
 800570e:	46bd      	mov	sp, r7
 8005710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005714:	4770      	bx	lr
 8005716:	bf00      	nop
 8005718:	40010000 	.word	0x40010000
 800571c:	40000400 	.word	0x40000400
 8005720:	40000800 	.word	0x40000800
 8005724:	40000c00 	.word	0x40000c00
 8005728:	40010400 	.word	0x40010400
 800572c:	40014000 	.word	0x40014000
 8005730:	40001800 	.word	0x40001800

08005734 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005734:	b480      	push	{r7}
 8005736:	b085      	sub	sp, #20
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
 800573c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800573e:	2300      	movs	r3, #0
 8005740:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005748:	2b01      	cmp	r3, #1
 800574a:	d101      	bne.n	8005750 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800574c:	2302      	movs	r3, #2
 800574e:	e03d      	b.n	80057cc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2201      	movs	r2, #1
 8005754:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	68db      	ldr	r3, [r3, #12]
 8005762:	4313      	orrs	r3, r2
 8005764:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	689b      	ldr	r3, [r3, #8]
 8005770:	4313      	orrs	r3, r2
 8005772:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	685b      	ldr	r3, [r3, #4]
 800577e:	4313      	orrs	r3, r2
 8005780:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	4313      	orrs	r3, r2
 800578e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	691b      	ldr	r3, [r3, #16]
 800579a:	4313      	orrs	r3, r2
 800579c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	695b      	ldr	r3, [r3, #20]
 80057a8:	4313      	orrs	r3, r2
 80057aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	69db      	ldr	r3, [r3, #28]
 80057b6:	4313      	orrs	r3, r2
 80057b8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	68fa      	ldr	r2, [r7, #12]
 80057c0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2200      	movs	r2, #0
 80057c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80057ca:	2300      	movs	r3, #0
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	3714      	adds	r7, #20
 80057d0:	46bd      	mov	sp, r7
 80057d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d6:	4770      	bx	lr

080057d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80057d8:	b480      	push	{r7}
 80057da:	b083      	sub	sp, #12
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80057e0:	bf00      	nop
 80057e2:	370c      	adds	r7, #12
 80057e4:	46bd      	mov	sp, r7
 80057e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ea:	4770      	bx	lr

080057ec <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b083      	sub	sp, #12
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80057f4:	bf00      	nop
 80057f6:	370c      	adds	r7, #12
 80057f8:	46bd      	mov	sp, r7
 80057fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fe:	4770      	bx	lr

08005800 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b082      	sub	sp, #8
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d101      	bne.n	8005812 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800580e:	2301      	movs	r3, #1
 8005810:	e042      	b.n	8005898 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005818:	b2db      	uxtb	r3, r3
 800581a:	2b00      	cmp	r3, #0
 800581c:	d106      	bne.n	800582c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2200      	movs	r2, #0
 8005822:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005826:	6878      	ldr	r0, [r7, #4]
 8005828:	f7fc fe7a 	bl	8002520 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2224      	movs	r2, #36	@ 0x24
 8005830:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	68da      	ldr	r2, [r3, #12]
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005842:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005844:	6878      	ldr	r0, [r7, #4]
 8005846:	f000 fe15 	bl	8006474 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	691a      	ldr	r2, [r3, #16]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005858:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	695a      	ldr	r2, [r3, #20]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005868:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	68da      	ldr	r2, [r3, #12]
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005878:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2200      	movs	r2, #0
 800587e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2220      	movs	r2, #32
 8005884:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2220      	movs	r2, #32
 800588c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2200      	movs	r2, #0
 8005894:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005896:	2300      	movs	r3, #0
}
 8005898:	4618      	mov	r0, r3
 800589a:	3708      	adds	r7, #8
 800589c:	46bd      	mov	sp, r7
 800589e:	bd80      	pop	{r7, pc}

080058a0 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b08a      	sub	sp, #40	@ 0x28
 80058a4:	af02      	add	r7, sp, #8
 80058a6:	60f8      	str	r0, [r7, #12]
 80058a8:	60b9      	str	r1, [r7, #8]
 80058aa:	603b      	str	r3, [r7, #0]
 80058ac:	4613      	mov	r3, r2
 80058ae:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80058b0:	2300      	movs	r3, #0
 80058b2:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80058ba:	b2db      	uxtb	r3, r3
 80058bc:	2b20      	cmp	r3, #32
 80058be:	f040 8081 	bne.w	80059c4 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d002      	beq.n	80058ce <HAL_UART_Receive+0x2e>
 80058c8:	88fb      	ldrh	r3, [r7, #6]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d101      	bne.n	80058d2 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80058ce:	2301      	movs	r3, #1
 80058d0:	e079      	b.n	80059c6 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2200      	movs	r2, #0
 80058d6:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	2222      	movs	r2, #34	@ 0x22
 80058dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	2200      	movs	r2, #0
 80058e4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80058e6:	f7fd fb29 	bl	8002f3c <HAL_GetTick>
 80058ea:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	88fa      	ldrh	r2, [r7, #6]
 80058f0:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	88fa      	ldrh	r2, [r7, #6]
 80058f6:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	689b      	ldr	r3, [r3, #8]
 80058fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005900:	d108      	bne.n	8005914 <HAL_UART_Receive+0x74>
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	691b      	ldr	r3, [r3, #16]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d104      	bne.n	8005914 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 800590a:	2300      	movs	r3, #0
 800590c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800590e:	68bb      	ldr	r3, [r7, #8]
 8005910:	61bb      	str	r3, [r7, #24]
 8005912:	e003      	b.n	800591c <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005918:	2300      	movs	r3, #0
 800591a:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800591c:	e047      	b.n	80059ae <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	9300      	str	r3, [sp, #0]
 8005922:	697b      	ldr	r3, [r7, #20]
 8005924:	2200      	movs	r2, #0
 8005926:	2120      	movs	r1, #32
 8005928:	68f8      	ldr	r0, [r7, #12]
 800592a:	f000 fb75 	bl	8006018 <UART_WaitOnFlagUntilTimeout>
 800592e:	4603      	mov	r3, r0
 8005930:	2b00      	cmp	r3, #0
 8005932:	d005      	beq.n	8005940 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2220      	movs	r2, #32
 8005938:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800593c:	2303      	movs	r3, #3
 800593e:	e042      	b.n	80059c6 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8005940:	69fb      	ldr	r3, [r7, #28]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d10c      	bne.n	8005960 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	b29b      	uxth	r3, r3
 800594e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005952:	b29a      	uxth	r2, r3
 8005954:	69bb      	ldr	r3, [r7, #24]
 8005956:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005958:	69bb      	ldr	r3, [r7, #24]
 800595a:	3302      	adds	r3, #2
 800595c:	61bb      	str	r3, [r7, #24]
 800595e:	e01f      	b.n	80059a0 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	689b      	ldr	r3, [r3, #8]
 8005964:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005968:	d007      	beq.n	800597a <HAL_UART_Receive+0xda>
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	689b      	ldr	r3, [r3, #8]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d10a      	bne.n	8005988 <HAL_UART_Receive+0xe8>
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	691b      	ldr	r3, [r3, #16]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d106      	bne.n	8005988 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	685b      	ldr	r3, [r3, #4]
 8005980:	b2da      	uxtb	r2, r3
 8005982:	69fb      	ldr	r3, [r7, #28]
 8005984:	701a      	strb	r2, [r3, #0]
 8005986:	e008      	b.n	800599a <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	685b      	ldr	r3, [r3, #4]
 800598e:	b2db      	uxtb	r3, r3
 8005990:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005994:	b2da      	uxtb	r2, r3
 8005996:	69fb      	ldr	r3, [r7, #28]
 8005998:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800599a:	69fb      	ldr	r3, [r7, #28]
 800599c:	3301      	adds	r3, #1
 800599e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80059a4:	b29b      	uxth	r3, r3
 80059a6:	3b01      	subs	r3, #1
 80059a8:	b29a      	uxth	r2, r3
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80059b2:	b29b      	uxth	r3, r3
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d1b2      	bne.n	800591e <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	2220      	movs	r2, #32
 80059bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80059c0:	2300      	movs	r3, #0
 80059c2:	e000      	b.n	80059c6 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80059c4:	2302      	movs	r3, #2
  }
}
 80059c6:	4618      	mov	r0, r3
 80059c8:	3720      	adds	r7, #32
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bd80      	pop	{r7, pc}

080059ce <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80059ce:	b480      	push	{r7}
 80059d0:	b085      	sub	sp, #20
 80059d2:	af00      	add	r7, sp, #0
 80059d4:	60f8      	str	r0, [r7, #12]
 80059d6:	60b9      	str	r1, [r7, #8]
 80059d8:	4613      	mov	r3, r2
 80059da:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059e2:	b2db      	uxtb	r3, r3
 80059e4:	2b20      	cmp	r3, #32
 80059e6:	d121      	bne.n	8005a2c <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d002      	beq.n	80059f4 <HAL_UART_Transmit_IT+0x26>
 80059ee:	88fb      	ldrh	r3, [r7, #6]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d101      	bne.n	80059f8 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80059f4:	2301      	movs	r3, #1
 80059f6:	e01a      	b.n	8005a2e <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	68ba      	ldr	r2, [r7, #8]
 80059fc:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	88fa      	ldrh	r2, [r7, #6]
 8005a02:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	88fa      	ldrh	r2, [r7, #6]
 8005a08:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	2221      	movs	r2, #33	@ 0x21
 8005a14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	68da      	ldr	r2, [r3, #12]
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005a26:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005a28:	2300      	movs	r3, #0
 8005a2a:	e000      	b.n	8005a2e <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8005a2c:	2302      	movs	r3, #2
  }
}
 8005a2e:	4618      	mov	r0, r3
 8005a30:	3714      	adds	r7, #20
 8005a32:	46bd      	mov	sp, r7
 8005a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a38:	4770      	bx	lr

08005a3a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a3a:	b580      	push	{r7, lr}
 8005a3c:	b084      	sub	sp, #16
 8005a3e:	af00      	add	r7, sp, #0
 8005a40:	60f8      	str	r0, [r7, #12]
 8005a42:	60b9      	str	r1, [r7, #8]
 8005a44:	4613      	mov	r3, r2
 8005a46:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005a4e:	b2db      	uxtb	r3, r3
 8005a50:	2b20      	cmp	r3, #32
 8005a52:	d112      	bne.n	8005a7a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d002      	beq.n	8005a60 <HAL_UART_Receive_IT+0x26>
 8005a5a:	88fb      	ldrh	r3, [r7, #6]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d101      	bne.n	8005a64 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005a60:	2301      	movs	r3, #1
 8005a62:	e00b      	b.n	8005a7c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	2200      	movs	r2, #0
 8005a68:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005a6a:	88fb      	ldrh	r3, [r7, #6]
 8005a6c:	461a      	mov	r2, r3
 8005a6e:	68b9      	ldr	r1, [r7, #8]
 8005a70:	68f8      	ldr	r0, [r7, #12]
 8005a72:	f000 fb2a 	bl	80060ca <UART_Start_Receive_IT>
 8005a76:	4603      	mov	r3, r0
 8005a78:	e000      	b.n	8005a7c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005a7a:	2302      	movs	r3, #2
  }
}
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	3710      	adds	r7, #16
 8005a80:	46bd      	mov	sp, r7
 8005a82:	bd80      	pop	{r7, pc}

08005a84 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b0ba      	sub	sp, #232	@ 0xe8
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	68db      	ldr	r3, [r3, #12]
 8005a9c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	695b      	ldr	r3, [r3, #20]
 8005aa6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005aaa:	2300      	movs	r3, #0
 8005aac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005ab6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005aba:	f003 030f 	and.w	r3, r3, #15
 8005abe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005ac2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d10f      	bne.n	8005aea <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005aca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ace:	f003 0320 	and.w	r3, r3, #32
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d009      	beq.n	8005aea <HAL_UART_IRQHandler+0x66>
 8005ad6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ada:	f003 0320 	and.w	r3, r3, #32
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d003      	beq.n	8005aea <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005ae2:	6878      	ldr	r0, [r7, #4]
 8005ae4:	f000 fc07 	bl	80062f6 <UART_Receive_IT>
      return;
 8005ae8:	e273      	b.n	8005fd2 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005aea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	f000 80de 	beq.w	8005cb0 <HAL_UART_IRQHandler+0x22c>
 8005af4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005af8:	f003 0301 	and.w	r3, r3, #1
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d106      	bne.n	8005b0e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005b00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b04:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	f000 80d1 	beq.w	8005cb0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005b0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b12:	f003 0301 	and.w	r3, r3, #1
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d00b      	beq.n	8005b32 <HAL_UART_IRQHandler+0xae>
 8005b1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d005      	beq.n	8005b32 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b2a:	f043 0201 	orr.w	r2, r3, #1
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005b32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b36:	f003 0304 	and.w	r3, r3, #4
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d00b      	beq.n	8005b56 <HAL_UART_IRQHandler+0xd2>
 8005b3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005b42:	f003 0301 	and.w	r3, r3, #1
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d005      	beq.n	8005b56 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b4e:	f043 0202 	orr.w	r2, r3, #2
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005b56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b5a:	f003 0302 	and.w	r3, r3, #2
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d00b      	beq.n	8005b7a <HAL_UART_IRQHandler+0xf6>
 8005b62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005b66:	f003 0301 	and.w	r3, r3, #1
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d005      	beq.n	8005b7a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b72:	f043 0204 	orr.w	r2, r3, #4
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005b7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b7e:	f003 0308 	and.w	r3, r3, #8
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d011      	beq.n	8005baa <HAL_UART_IRQHandler+0x126>
 8005b86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b8a:	f003 0320 	and.w	r3, r3, #32
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d105      	bne.n	8005b9e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005b92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005b96:	f003 0301 	and.w	r3, r3, #1
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d005      	beq.n	8005baa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ba2:	f043 0208 	orr.w	r2, r3, #8
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	f000 820a 	beq.w	8005fc8 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005bb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bb8:	f003 0320 	and.w	r3, r3, #32
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d008      	beq.n	8005bd2 <HAL_UART_IRQHandler+0x14e>
 8005bc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bc4:	f003 0320 	and.w	r3, r3, #32
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d002      	beq.n	8005bd2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005bcc:	6878      	ldr	r0, [r7, #4]
 8005bce:	f000 fb92 	bl	80062f6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	695b      	ldr	r3, [r3, #20]
 8005bd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bdc:	2b40      	cmp	r3, #64	@ 0x40
 8005bde:	bf0c      	ite	eq
 8005be0:	2301      	moveq	r3, #1
 8005be2:	2300      	movne	r3, #0
 8005be4:	b2db      	uxtb	r3, r3
 8005be6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bee:	f003 0308 	and.w	r3, r3, #8
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d103      	bne.n	8005bfe <HAL_UART_IRQHandler+0x17a>
 8005bf6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d04f      	beq.n	8005c9e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005bfe:	6878      	ldr	r0, [r7, #4]
 8005c00:	f000 fa9d 	bl	800613e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	695b      	ldr	r3, [r3, #20]
 8005c0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c0e:	2b40      	cmp	r3, #64	@ 0x40
 8005c10:	d141      	bne.n	8005c96 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	3314      	adds	r3, #20
 8005c18:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c1c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005c20:	e853 3f00 	ldrex	r3, [r3]
 8005c24:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005c28:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005c2c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c30:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	3314      	adds	r3, #20
 8005c3a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005c3e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005c42:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c46:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005c4a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005c4e:	e841 2300 	strex	r3, r2, [r1]
 8005c52:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005c56:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d1d9      	bne.n	8005c12 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d013      	beq.n	8005c8e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c6a:	4a8a      	ldr	r2, [pc, #552]	@ (8005e94 <HAL_UART_IRQHandler+0x410>)
 8005c6c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c72:	4618      	mov	r0, r3
 8005c74:	f7fd fb13 	bl	800329e <HAL_DMA_Abort_IT>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d016      	beq.n	8005cac <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c84:	687a      	ldr	r2, [r7, #4]
 8005c86:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005c88:	4610      	mov	r0, r2
 8005c8a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c8c:	e00e      	b.n	8005cac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005c8e:	6878      	ldr	r0, [r7, #4]
 8005c90:	f000 f9ac 	bl	8005fec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c94:	e00a      	b.n	8005cac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005c96:	6878      	ldr	r0, [r7, #4]
 8005c98:	f000 f9a8 	bl	8005fec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c9c:	e006      	b.n	8005cac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005c9e:	6878      	ldr	r0, [r7, #4]
 8005ca0:	f000 f9a4 	bl	8005fec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005caa:	e18d      	b.n	8005fc8 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cac:	bf00      	nop
    return;
 8005cae:	e18b      	b.n	8005fc8 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cb4:	2b01      	cmp	r3, #1
 8005cb6:	f040 8167 	bne.w	8005f88 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005cba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005cbe:	f003 0310 	and.w	r3, r3, #16
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	f000 8160 	beq.w	8005f88 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005cc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ccc:	f003 0310 	and.w	r3, r3, #16
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	f000 8159 	beq.w	8005f88 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	60bb      	str	r3, [r7, #8]
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	60bb      	str	r3, [r7, #8]
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	60bb      	str	r3, [r7, #8]
 8005cea:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	695b      	ldr	r3, [r3, #20]
 8005cf2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cf6:	2b40      	cmp	r3, #64	@ 0x40
 8005cf8:	f040 80ce 	bne.w	8005e98 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005d08:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	f000 80a9 	beq.w	8005e64 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005d16:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005d1a:	429a      	cmp	r2, r3
 8005d1c:	f080 80a2 	bcs.w	8005e64 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005d26:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d2c:	69db      	ldr	r3, [r3, #28]
 8005d2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d32:	f000 8088 	beq.w	8005e46 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	330c      	adds	r3, #12
 8005d3c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d40:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005d44:	e853 3f00 	ldrex	r3, [r3]
 8005d48:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005d4c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005d50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d54:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	330c      	adds	r3, #12
 8005d5e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005d62:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005d66:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d6a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005d6e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005d72:	e841 2300 	strex	r3, r2, [r1]
 8005d76:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005d7a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d1d9      	bne.n	8005d36 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	3314      	adds	r3, #20
 8005d88:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d8a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005d8c:	e853 3f00 	ldrex	r3, [r3]
 8005d90:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005d92:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005d94:	f023 0301 	bic.w	r3, r3, #1
 8005d98:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	3314      	adds	r3, #20
 8005da2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005da6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005daa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dac:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005dae:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005db2:	e841 2300 	strex	r3, r2, [r1]
 8005db6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005db8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d1e1      	bne.n	8005d82 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	3314      	adds	r3, #20
 8005dc4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dc6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005dc8:	e853 3f00 	ldrex	r3, [r3]
 8005dcc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005dce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005dd0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005dd4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	3314      	adds	r3, #20
 8005dde:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005de2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005de4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005de6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005de8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005dea:	e841 2300 	strex	r3, r2, [r1]
 8005dee:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005df0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d1e3      	bne.n	8005dbe <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2220      	movs	r2, #32
 8005dfa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2200      	movs	r2, #0
 8005e02:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	330c      	adds	r3, #12
 8005e0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e0e:	e853 3f00 	ldrex	r3, [r3]
 8005e12:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005e14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e16:	f023 0310 	bic.w	r3, r3, #16
 8005e1a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	330c      	adds	r3, #12
 8005e24:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005e28:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005e2a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e2c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005e2e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005e30:	e841 2300 	strex	r3, r2, [r1]
 8005e34:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005e36:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d1e3      	bne.n	8005e04 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e40:	4618      	mov	r0, r3
 8005e42:	f7fd f9bc 	bl	80031be <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2202      	movs	r2, #2
 8005e4a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005e54:	b29b      	uxth	r3, r3
 8005e56:	1ad3      	subs	r3, r2, r3
 8005e58:	b29b      	uxth	r3, r3
 8005e5a:	4619      	mov	r1, r3
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	f000 f8cf 	bl	8006000 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005e62:	e0b3      	b.n	8005fcc <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005e68:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	f040 80ad 	bne.w	8005fcc <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e76:	69db      	ldr	r3, [r3, #28]
 8005e78:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e7c:	f040 80a6 	bne.w	8005fcc <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2202      	movs	r2, #2
 8005e84:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005e8a:	4619      	mov	r1, r3
 8005e8c:	6878      	ldr	r0, [r7, #4]
 8005e8e:	f000 f8b7 	bl	8006000 <HAL_UARTEx_RxEventCallback>
      return;
 8005e92:	e09b      	b.n	8005fcc <HAL_UART_IRQHandler+0x548>
 8005e94:	08006205 	.word	0x08006205
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005ea0:	b29b      	uxth	r3, r3
 8005ea2:	1ad3      	subs	r3, r2, r3
 8005ea4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005eac:	b29b      	uxth	r3, r3
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	f000 808e 	beq.w	8005fd0 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005eb4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	f000 8089 	beq.w	8005fd0 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	330c      	adds	r3, #12
 8005ec4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ec6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ec8:	e853 3f00 	ldrex	r3, [r3]
 8005ecc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005ece:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ed0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ed4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	330c      	adds	r3, #12
 8005ede:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005ee2:	647a      	str	r2, [r7, #68]	@ 0x44
 8005ee4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ee6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005ee8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005eea:	e841 2300 	strex	r3, r2, [r1]
 8005eee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005ef0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d1e3      	bne.n	8005ebe <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	3314      	adds	r3, #20
 8005efc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f00:	e853 3f00 	ldrex	r3, [r3]
 8005f04:	623b      	str	r3, [r7, #32]
   return(result);
 8005f06:	6a3b      	ldr	r3, [r7, #32]
 8005f08:	f023 0301 	bic.w	r3, r3, #1
 8005f0c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	3314      	adds	r3, #20
 8005f16:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005f1a:	633a      	str	r2, [r7, #48]	@ 0x30
 8005f1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005f20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f22:	e841 2300 	strex	r3, r2, [r1]
 8005f26:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005f28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d1e3      	bne.n	8005ef6 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2220      	movs	r2, #32
 8005f32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	330c      	adds	r3, #12
 8005f42:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f44:	693b      	ldr	r3, [r7, #16]
 8005f46:	e853 3f00 	ldrex	r3, [r3]
 8005f4a:	60fb      	str	r3, [r7, #12]
   return(result);
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	f023 0310 	bic.w	r3, r3, #16
 8005f52:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	330c      	adds	r3, #12
 8005f5c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005f60:	61fa      	str	r2, [r7, #28]
 8005f62:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f64:	69b9      	ldr	r1, [r7, #24]
 8005f66:	69fa      	ldr	r2, [r7, #28]
 8005f68:	e841 2300 	strex	r3, r2, [r1]
 8005f6c:	617b      	str	r3, [r7, #20]
   return(result);
 8005f6e:	697b      	ldr	r3, [r7, #20]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d1e3      	bne.n	8005f3c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2202      	movs	r2, #2
 8005f78:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005f7a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005f7e:	4619      	mov	r1, r3
 8005f80:	6878      	ldr	r0, [r7, #4]
 8005f82:	f000 f83d 	bl	8006000 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005f86:	e023      	b.n	8005fd0 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005f88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d009      	beq.n	8005fa8 <HAL_UART_IRQHandler+0x524>
 8005f94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d003      	beq.n	8005fa8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005fa0:	6878      	ldr	r0, [r7, #4]
 8005fa2:	f000 f940 	bl	8006226 <UART_Transmit_IT>
    return;
 8005fa6:	e014      	b.n	8005fd2 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005fa8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d00e      	beq.n	8005fd2 <HAL_UART_IRQHandler+0x54e>
 8005fb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d008      	beq.n	8005fd2 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005fc0:	6878      	ldr	r0, [r7, #4]
 8005fc2:	f000 f980 	bl	80062c6 <UART_EndTransmit_IT>
    return;
 8005fc6:	e004      	b.n	8005fd2 <HAL_UART_IRQHandler+0x54e>
    return;
 8005fc8:	bf00      	nop
 8005fca:	e002      	b.n	8005fd2 <HAL_UART_IRQHandler+0x54e>
      return;
 8005fcc:	bf00      	nop
 8005fce:	e000      	b.n	8005fd2 <HAL_UART_IRQHandler+0x54e>
      return;
 8005fd0:	bf00      	nop
  }
}
 8005fd2:	37e8      	adds	r7, #232	@ 0xe8
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	bd80      	pop	{r7, pc}

08005fd8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005fd8:	b480      	push	{r7}
 8005fda:	b083      	sub	sp, #12
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005fe0:	bf00      	nop
 8005fe2:	370c      	adds	r7, #12
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fea:	4770      	bx	lr

08005fec <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b083      	sub	sp, #12
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005ff4:	bf00      	nop
 8005ff6:	370c      	adds	r7, #12
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffe:	4770      	bx	lr

08006000 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006000:	b480      	push	{r7}
 8006002:	b083      	sub	sp, #12
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
 8006008:	460b      	mov	r3, r1
 800600a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800600c:	bf00      	nop
 800600e:	370c      	adds	r7, #12
 8006010:	46bd      	mov	sp, r7
 8006012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006016:	4770      	bx	lr

08006018 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b086      	sub	sp, #24
 800601c:	af00      	add	r7, sp, #0
 800601e:	60f8      	str	r0, [r7, #12]
 8006020:	60b9      	str	r1, [r7, #8]
 8006022:	603b      	str	r3, [r7, #0]
 8006024:	4613      	mov	r3, r2
 8006026:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006028:	e03b      	b.n	80060a2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800602a:	6a3b      	ldr	r3, [r7, #32]
 800602c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006030:	d037      	beq.n	80060a2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006032:	f7fc ff83 	bl	8002f3c <HAL_GetTick>
 8006036:	4602      	mov	r2, r0
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	1ad3      	subs	r3, r2, r3
 800603c:	6a3a      	ldr	r2, [r7, #32]
 800603e:	429a      	cmp	r2, r3
 8006040:	d302      	bcc.n	8006048 <UART_WaitOnFlagUntilTimeout+0x30>
 8006042:	6a3b      	ldr	r3, [r7, #32]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d101      	bne.n	800604c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006048:	2303      	movs	r3, #3
 800604a:	e03a      	b.n	80060c2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	68db      	ldr	r3, [r3, #12]
 8006052:	f003 0304 	and.w	r3, r3, #4
 8006056:	2b00      	cmp	r3, #0
 8006058:	d023      	beq.n	80060a2 <UART_WaitOnFlagUntilTimeout+0x8a>
 800605a:	68bb      	ldr	r3, [r7, #8]
 800605c:	2b80      	cmp	r3, #128	@ 0x80
 800605e:	d020      	beq.n	80060a2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	2b40      	cmp	r3, #64	@ 0x40
 8006064:	d01d      	beq.n	80060a2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f003 0308 	and.w	r3, r3, #8
 8006070:	2b08      	cmp	r3, #8
 8006072:	d116      	bne.n	80060a2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006074:	2300      	movs	r3, #0
 8006076:	617b      	str	r3, [r7, #20]
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	617b      	str	r3, [r7, #20]
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	685b      	ldr	r3, [r3, #4]
 8006086:	617b      	str	r3, [r7, #20]
 8006088:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800608a:	68f8      	ldr	r0, [r7, #12]
 800608c:	f000 f857 	bl	800613e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	2208      	movs	r2, #8
 8006094:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	2200      	movs	r2, #0
 800609a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800609e:	2301      	movs	r3, #1
 80060a0:	e00f      	b.n	80060c2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	681a      	ldr	r2, [r3, #0]
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	4013      	ands	r3, r2
 80060ac:	68ba      	ldr	r2, [r7, #8]
 80060ae:	429a      	cmp	r2, r3
 80060b0:	bf0c      	ite	eq
 80060b2:	2301      	moveq	r3, #1
 80060b4:	2300      	movne	r3, #0
 80060b6:	b2db      	uxtb	r3, r3
 80060b8:	461a      	mov	r2, r3
 80060ba:	79fb      	ldrb	r3, [r7, #7]
 80060bc:	429a      	cmp	r2, r3
 80060be:	d0b4      	beq.n	800602a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80060c0:	2300      	movs	r3, #0
}
 80060c2:	4618      	mov	r0, r3
 80060c4:	3718      	adds	r7, #24
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bd80      	pop	{r7, pc}

080060ca <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80060ca:	b480      	push	{r7}
 80060cc:	b085      	sub	sp, #20
 80060ce:	af00      	add	r7, sp, #0
 80060d0:	60f8      	str	r0, [r7, #12]
 80060d2:	60b9      	str	r1, [r7, #8]
 80060d4:	4613      	mov	r3, r2
 80060d6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	68ba      	ldr	r2, [r7, #8]
 80060dc:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	88fa      	ldrh	r2, [r7, #6]
 80060e2:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	88fa      	ldrh	r2, [r7, #6]
 80060e8:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2200      	movs	r2, #0
 80060ee:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2222      	movs	r2, #34	@ 0x22
 80060f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	691b      	ldr	r3, [r3, #16]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d007      	beq.n	8006110 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	68da      	ldr	r2, [r3, #12]
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800610e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	695a      	ldr	r2, [r3, #20]
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f042 0201 	orr.w	r2, r2, #1
 800611e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	68da      	ldr	r2, [r3, #12]
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f042 0220 	orr.w	r2, r2, #32
 800612e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006130:	2300      	movs	r3, #0
}
 8006132:	4618      	mov	r0, r3
 8006134:	3714      	adds	r7, #20
 8006136:	46bd      	mov	sp, r7
 8006138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613c:	4770      	bx	lr

0800613e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800613e:	b480      	push	{r7}
 8006140:	b095      	sub	sp, #84	@ 0x54
 8006142:	af00      	add	r7, sp, #0
 8006144:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	330c      	adds	r3, #12
 800614c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800614e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006150:	e853 3f00 	ldrex	r3, [r3]
 8006154:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006158:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800615c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	330c      	adds	r3, #12
 8006164:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006166:	643a      	str	r2, [r7, #64]	@ 0x40
 8006168:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800616a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800616c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800616e:	e841 2300 	strex	r3, r2, [r1]
 8006172:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006174:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006176:	2b00      	cmp	r3, #0
 8006178:	d1e5      	bne.n	8006146 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	3314      	adds	r3, #20
 8006180:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006182:	6a3b      	ldr	r3, [r7, #32]
 8006184:	e853 3f00 	ldrex	r3, [r3]
 8006188:	61fb      	str	r3, [r7, #28]
   return(result);
 800618a:	69fb      	ldr	r3, [r7, #28]
 800618c:	f023 0301 	bic.w	r3, r3, #1
 8006190:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	3314      	adds	r3, #20
 8006198:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800619a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800619c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800619e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80061a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80061a2:	e841 2300 	strex	r3, r2, [r1]
 80061a6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80061a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d1e5      	bne.n	800617a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061b2:	2b01      	cmp	r3, #1
 80061b4:	d119      	bne.n	80061ea <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	330c      	adds	r3, #12
 80061bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	e853 3f00 	ldrex	r3, [r3]
 80061c4:	60bb      	str	r3, [r7, #8]
   return(result);
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	f023 0310 	bic.w	r3, r3, #16
 80061cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	330c      	adds	r3, #12
 80061d4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80061d6:	61ba      	str	r2, [r7, #24]
 80061d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061da:	6979      	ldr	r1, [r7, #20]
 80061dc:	69ba      	ldr	r2, [r7, #24]
 80061de:	e841 2300 	strex	r3, r2, [r1]
 80061e2:	613b      	str	r3, [r7, #16]
   return(result);
 80061e4:	693b      	ldr	r3, [r7, #16]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d1e5      	bne.n	80061b6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2220      	movs	r2, #32
 80061ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2200      	movs	r2, #0
 80061f6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80061f8:	bf00      	nop
 80061fa:	3754      	adds	r7, #84	@ 0x54
 80061fc:	46bd      	mov	sp, r7
 80061fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006202:	4770      	bx	lr

08006204 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006204:	b580      	push	{r7, lr}
 8006206:	b084      	sub	sp, #16
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006210:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	2200      	movs	r2, #0
 8006216:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006218:	68f8      	ldr	r0, [r7, #12]
 800621a:	f7ff fee7 	bl	8005fec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800621e:	bf00      	nop
 8006220:	3710      	adds	r7, #16
 8006222:	46bd      	mov	sp, r7
 8006224:	bd80      	pop	{r7, pc}

08006226 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006226:	b480      	push	{r7}
 8006228:	b085      	sub	sp, #20
 800622a:	af00      	add	r7, sp, #0
 800622c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006234:	b2db      	uxtb	r3, r3
 8006236:	2b21      	cmp	r3, #33	@ 0x21
 8006238:	d13e      	bne.n	80062b8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	689b      	ldr	r3, [r3, #8]
 800623e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006242:	d114      	bne.n	800626e <UART_Transmit_IT+0x48>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	691b      	ldr	r3, [r3, #16]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d110      	bne.n	800626e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6a1b      	ldr	r3, [r3, #32]
 8006250:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	881b      	ldrh	r3, [r3, #0]
 8006256:	461a      	mov	r2, r3
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006260:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6a1b      	ldr	r3, [r3, #32]
 8006266:	1c9a      	adds	r2, r3, #2
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	621a      	str	r2, [r3, #32]
 800626c:	e008      	b.n	8006280 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6a1b      	ldr	r3, [r3, #32]
 8006272:	1c59      	adds	r1, r3, #1
 8006274:	687a      	ldr	r2, [r7, #4]
 8006276:	6211      	str	r1, [r2, #32]
 8006278:	781a      	ldrb	r2, [r3, #0]
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006284:	b29b      	uxth	r3, r3
 8006286:	3b01      	subs	r3, #1
 8006288:	b29b      	uxth	r3, r3
 800628a:	687a      	ldr	r2, [r7, #4]
 800628c:	4619      	mov	r1, r3
 800628e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006290:	2b00      	cmp	r3, #0
 8006292:	d10f      	bne.n	80062b4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	68da      	ldr	r2, [r3, #12]
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80062a2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	68da      	ldr	r2, [r3, #12]
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80062b2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80062b4:	2300      	movs	r3, #0
 80062b6:	e000      	b.n	80062ba <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80062b8:	2302      	movs	r3, #2
  }
}
 80062ba:	4618      	mov	r0, r3
 80062bc:	3714      	adds	r7, #20
 80062be:	46bd      	mov	sp, r7
 80062c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c4:	4770      	bx	lr

080062c6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80062c6:	b580      	push	{r7, lr}
 80062c8:	b082      	sub	sp, #8
 80062ca:	af00      	add	r7, sp, #0
 80062cc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	68da      	ldr	r2, [r3, #12]
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80062dc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2220      	movs	r2, #32
 80062e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80062e6:	6878      	ldr	r0, [r7, #4]
 80062e8:	f7ff fe76 	bl	8005fd8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80062ec:	2300      	movs	r3, #0
}
 80062ee:	4618      	mov	r0, r3
 80062f0:	3708      	adds	r7, #8
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bd80      	pop	{r7, pc}

080062f6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80062f6:	b580      	push	{r7, lr}
 80062f8:	b08c      	sub	sp, #48	@ 0x30
 80062fa:	af00      	add	r7, sp, #0
 80062fc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80062fe:	2300      	movs	r3, #0
 8006300:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006302:	2300      	movs	r3, #0
 8006304:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800630c:	b2db      	uxtb	r3, r3
 800630e:	2b22      	cmp	r3, #34	@ 0x22
 8006310:	f040 80aa 	bne.w	8006468 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	689b      	ldr	r3, [r3, #8]
 8006318:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800631c:	d115      	bne.n	800634a <UART_Receive_IT+0x54>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	691b      	ldr	r3, [r3, #16]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d111      	bne.n	800634a <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800632a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	b29b      	uxth	r3, r3
 8006334:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006338:	b29a      	uxth	r2, r3
 800633a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800633c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006342:	1c9a      	adds	r2, r3, #2
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	629a      	str	r2, [r3, #40]	@ 0x28
 8006348:	e024      	b.n	8006394 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800634e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	689b      	ldr	r3, [r3, #8]
 8006354:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006358:	d007      	beq.n	800636a <UART_Receive_IT+0x74>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	689b      	ldr	r3, [r3, #8]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d10a      	bne.n	8006378 <UART_Receive_IT+0x82>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	691b      	ldr	r3, [r3, #16]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d106      	bne.n	8006378 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	685b      	ldr	r3, [r3, #4]
 8006370:	b2da      	uxtb	r2, r3
 8006372:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006374:	701a      	strb	r2, [r3, #0]
 8006376:	e008      	b.n	800638a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	685b      	ldr	r3, [r3, #4]
 800637e:	b2db      	uxtb	r3, r3
 8006380:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006384:	b2da      	uxtb	r2, r3
 8006386:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006388:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800638e:	1c5a      	adds	r2, r3, #1
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006398:	b29b      	uxth	r3, r3
 800639a:	3b01      	subs	r3, #1
 800639c:	b29b      	uxth	r3, r3
 800639e:	687a      	ldr	r2, [r7, #4]
 80063a0:	4619      	mov	r1, r3
 80063a2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d15d      	bne.n	8006464 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	68da      	ldr	r2, [r3, #12]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f022 0220 	bic.w	r2, r2, #32
 80063b6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	68da      	ldr	r2, [r3, #12]
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80063c6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	695a      	ldr	r2, [r3, #20]
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f022 0201 	bic.w	r2, r2, #1
 80063d6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2220      	movs	r2, #32
 80063dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2200      	movs	r2, #0
 80063e4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063ea:	2b01      	cmp	r3, #1
 80063ec:	d135      	bne.n	800645a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2200      	movs	r2, #0
 80063f2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	330c      	adds	r3, #12
 80063fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063fc:	697b      	ldr	r3, [r7, #20]
 80063fe:	e853 3f00 	ldrex	r3, [r3]
 8006402:	613b      	str	r3, [r7, #16]
   return(result);
 8006404:	693b      	ldr	r3, [r7, #16]
 8006406:	f023 0310 	bic.w	r3, r3, #16
 800640a:	627b      	str	r3, [r7, #36]	@ 0x24
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	330c      	adds	r3, #12
 8006412:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006414:	623a      	str	r2, [r7, #32]
 8006416:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006418:	69f9      	ldr	r1, [r7, #28]
 800641a:	6a3a      	ldr	r2, [r7, #32]
 800641c:	e841 2300 	strex	r3, r2, [r1]
 8006420:	61bb      	str	r3, [r7, #24]
   return(result);
 8006422:	69bb      	ldr	r3, [r7, #24]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d1e5      	bne.n	80063f4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f003 0310 	and.w	r3, r3, #16
 8006432:	2b10      	cmp	r3, #16
 8006434:	d10a      	bne.n	800644c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006436:	2300      	movs	r3, #0
 8006438:	60fb      	str	r3, [r7, #12]
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	60fb      	str	r3, [r7, #12]
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	685b      	ldr	r3, [r3, #4]
 8006448:	60fb      	str	r3, [r7, #12]
 800644a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006450:	4619      	mov	r1, r3
 8006452:	6878      	ldr	r0, [r7, #4]
 8006454:	f7ff fdd4 	bl	8006000 <HAL_UARTEx_RxEventCallback>
 8006458:	e002      	b.n	8006460 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	f7fa fbf6 	bl	8000c4c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006460:	2300      	movs	r3, #0
 8006462:	e002      	b.n	800646a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006464:	2300      	movs	r3, #0
 8006466:	e000      	b.n	800646a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006468:	2302      	movs	r3, #2
  }
}
 800646a:	4618      	mov	r0, r3
 800646c:	3730      	adds	r7, #48	@ 0x30
 800646e:	46bd      	mov	sp, r7
 8006470:	bd80      	pop	{r7, pc}
	...

08006474 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006474:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006478:	b0c0      	sub	sp, #256	@ 0x100
 800647a:	af00      	add	r7, sp, #0
 800647c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006480:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	691b      	ldr	r3, [r3, #16]
 8006488:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800648c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006490:	68d9      	ldr	r1, [r3, #12]
 8006492:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006496:	681a      	ldr	r2, [r3, #0]
 8006498:	ea40 0301 	orr.w	r3, r0, r1
 800649c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800649e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064a2:	689a      	ldr	r2, [r3, #8]
 80064a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064a8:	691b      	ldr	r3, [r3, #16]
 80064aa:	431a      	orrs	r2, r3
 80064ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064b0:	695b      	ldr	r3, [r3, #20]
 80064b2:	431a      	orrs	r2, r3
 80064b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064b8:	69db      	ldr	r3, [r3, #28]
 80064ba:	4313      	orrs	r3, r2
 80064bc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80064c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	68db      	ldr	r3, [r3, #12]
 80064c8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80064cc:	f021 010c 	bic.w	r1, r1, #12
 80064d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064d4:	681a      	ldr	r2, [r3, #0]
 80064d6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80064da:	430b      	orrs	r3, r1
 80064dc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80064de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	695b      	ldr	r3, [r3, #20]
 80064e6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80064ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064ee:	6999      	ldr	r1, [r3, #24]
 80064f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064f4:	681a      	ldr	r2, [r3, #0]
 80064f6:	ea40 0301 	orr.w	r3, r0, r1
 80064fa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80064fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006500:	681a      	ldr	r2, [r3, #0]
 8006502:	4b8f      	ldr	r3, [pc, #572]	@ (8006740 <UART_SetConfig+0x2cc>)
 8006504:	429a      	cmp	r2, r3
 8006506:	d005      	beq.n	8006514 <UART_SetConfig+0xa0>
 8006508:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800650c:	681a      	ldr	r2, [r3, #0]
 800650e:	4b8d      	ldr	r3, [pc, #564]	@ (8006744 <UART_SetConfig+0x2d0>)
 8006510:	429a      	cmp	r2, r3
 8006512:	d104      	bne.n	800651e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006514:	f7fd fd30 	bl	8003f78 <HAL_RCC_GetPCLK2Freq>
 8006518:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800651c:	e003      	b.n	8006526 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800651e:	f7fd fd17 	bl	8003f50 <HAL_RCC_GetPCLK1Freq>
 8006522:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006526:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800652a:	69db      	ldr	r3, [r3, #28]
 800652c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006530:	f040 810c 	bne.w	800674c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006534:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006538:	2200      	movs	r2, #0
 800653a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800653e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006542:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006546:	4622      	mov	r2, r4
 8006548:	462b      	mov	r3, r5
 800654a:	1891      	adds	r1, r2, r2
 800654c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800654e:	415b      	adcs	r3, r3
 8006550:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006552:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006556:	4621      	mov	r1, r4
 8006558:	eb12 0801 	adds.w	r8, r2, r1
 800655c:	4629      	mov	r1, r5
 800655e:	eb43 0901 	adc.w	r9, r3, r1
 8006562:	f04f 0200 	mov.w	r2, #0
 8006566:	f04f 0300 	mov.w	r3, #0
 800656a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800656e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006572:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006576:	4690      	mov	r8, r2
 8006578:	4699      	mov	r9, r3
 800657a:	4623      	mov	r3, r4
 800657c:	eb18 0303 	adds.w	r3, r8, r3
 8006580:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006584:	462b      	mov	r3, r5
 8006586:	eb49 0303 	adc.w	r3, r9, r3
 800658a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800658e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006592:	685b      	ldr	r3, [r3, #4]
 8006594:	2200      	movs	r2, #0
 8006596:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800659a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800659e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80065a2:	460b      	mov	r3, r1
 80065a4:	18db      	adds	r3, r3, r3
 80065a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80065a8:	4613      	mov	r3, r2
 80065aa:	eb42 0303 	adc.w	r3, r2, r3
 80065ae:	657b      	str	r3, [r7, #84]	@ 0x54
 80065b0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80065b4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80065b8:	f7fa f980 	bl	80008bc <__aeabi_uldivmod>
 80065bc:	4602      	mov	r2, r0
 80065be:	460b      	mov	r3, r1
 80065c0:	4b61      	ldr	r3, [pc, #388]	@ (8006748 <UART_SetConfig+0x2d4>)
 80065c2:	fba3 2302 	umull	r2, r3, r3, r2
 80065c6:	095b      	lsrs	r3, r3, #5
 80065c8:	011c      	lsls	r4, r3, #4
 80065ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80065ce:	2200      	movs	r2, #0
 80065d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80065d4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80065d8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80065dc:	4642      	mov	r2, r8
 80065de:	464b      	mov	r3, r9
 80065e0:	1891      	adds	r1, r2, r2
 80065e2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80065e4:	415b      	adcs	r3, r3
 80065e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80065e8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80065ec:	4641      	mov	r1, r8
 80065ee:	eb12 0a01 	adds.w	sl, r2, r1
 80065f2:	4649      	mov	r1, r9
 80065f4:	eb43 0b01 	adc.w	fp, r3, r1
 80065f8:	f04f 0200 	mov.w	r2, #0
 80065fc:	f04f 0300 	mov.w	r3, #0
 8006600:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006604:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006608:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800660c:	4692      	mov	sl, r2
 800660e:	469b      	mov	fp, r3
 8006610:	4643      	mov	r3, r8
 8006612:	eb1a 0303 	adds.w	r3, sl, r3
 8006616:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800661a:	464b      	mov	r3, r9
 800661c:	eb4b 0303 	adc.w	r3, fp, r3
 8006620:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006624:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006628:	685b      	ldr	r3, [r3, #4]
 800662a:	2200      	movs	r2, #0
 800662c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006630:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006634:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006638:	460b      	mov	r3, r1
 800663a:	18db      	adds	r3, r3, r3
 800663c:	643b      	str	r3, [r7, #64]	@ 0x40
 800663e:	4613      	mov	r3, r2
 8006640:	eb42 0303 	adc.w	r3, r2, r3
 8006644:	647b      	str	r3, [r7, #68]	@ 0x44
 8006646:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800664a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800664e:	f7fa f935 	bl	80008bc <__aeabi_uldivmod>
 8006652:	4602      	mov	r2, r0
 8006654:	460b      	mov	r3, r1
 8006656:	4611      	mov	r1, r2
 8006658:	4b3b      	ldr	r3, [pc, #236]	@ (8006748 <UART_SetConfig+0x2d4>)
 800665a:	fba3 2301 	umull	r2, r3, r3, r1
 800665e:	095b      	lsrs	r3, r3, #5
 8006660:	2264      	movs	r2, #100	@ 0x64
 8006662:	fb02 f303 	mul.w	r3, r2, r3
 8006666:	1acb      	subs	r3, r1, r3
 8006668:	00db      	lsls	r3, r3, #3
 800666a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800666e:	4b36      	ldr	r3, [pc, #216]	@ (8006748 <UART_SetConfig+0x2d4>)
 8006670:	fba3 2302 	umull	r2, r3, r3, r2
 8006674:	095b      	lsrs	r3, r3, #5
 8006676:	005b      	lsls	r3, r3, #1
 8006678:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800667c:	441c      	add	r4, r3
 800667e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006682:	2200      	movs	r2, #0
 8006684:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006688:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800668c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006690:	4642      	mov	r2, r8
 8006692:	464b      	mov	r3, r9
 8006694:	1891      	adds	r1, r2, r2
 8006696:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006698:	415b      	adcs	r3, r3
 800669a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800669c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80066a0:	4641      	mov	r1, r8
 80066a2:	1851      	adds	r1, r2, r1
 80066a4:	6339      	str	r1, [r7, #48]	@ 0x30
 80066a6:	4649      	mov	r1, r9
 80066a8:	414b      	adcs	r3, r1
 80066aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80066ac:	f04f 0200 	mov.w	r2, #0
 80066b0:	f04f 0300 	mov.w	r3, #0
 80066b4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80066b8:	4659      	mov	r1, fp
 80066ba:	00cb      	lsls	r3, r1, #3
 80066bc:	4651      	mov	r1, sl
 80066be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80066c2:	4651      	mov	r1, sl
 80066c4:	00ca      	lsls	r2, r1, #3
 80066c6:	4610      	mov	r0, r2
 80066c8:	4619      	mov	r1, r3
 80066ca:	4603      	mov	r3, r0
 80066cc:	4642      	mov	r2, r8
 80066ce:	189b      	adds	r3, r3, r2
 80066d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80066d4:	464b      	mov	r3, r9
 80066d6:	460a      	mov	r2, r1
 80066d8:	eb42 0303 	adc.w	r3, r2, r3
 80066dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80066e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066e4:	685b      	ldr	r3, [r3, #4]
 80066e6:	2200      	movs	r2, #0
 80066e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80066ec:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80066f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80066f4:	460b      	mov	r3, r1
 80066f6:	18db      	adds	r3, r3, r3
 80066f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80066fa:	4613      	mov	r3, r2
 80066fc:	eb42 0303 	adc.w	r3, r2, r3
 8006700:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006702:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006706:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800670a:	f7fa f8d7 	bl	80008bc <__aeabi_uldivmod>
 800670e:	4602      	mov	r2, r0
 8006710:	460b      	mov	r3, r1
 8006712:	4b0d      	ldr	r3, [pc, #52]	@ (8006748 <UART_SetConfig+0x2d4>)
 8006714:	fba3 1302 	umull	r1, r3, r3, r2
 8006718:	095b      	lsrs	r3, r3, #5
 800671a:	2164      	movs	r1, #100	@ 0x64
 800671c:	fb01 f303 	mul.w	r3, r1, r3
 8006720:	1ad3      	subs	r3, r2, r3
 8006722:	00db      	lsls	r3, r3, #3
 8006724:	3332      	adds	r3, #50	@ 0x32
 8006726:	4a08      	ldr	r2, [pc, #32]	@ (8006748 <UART_SetConfig+0x2d4>)
 8006728:	fba2 2303 	umull	r2, r3, r2, r3
 800672c:	095b      	lsrs	r3, r3, #5
 800672e:	f003 0207 	and.w	r2, r3, #7
 8006732:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	4422      	add	r2, r4
 800673a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800673c:	e106      	b.n	800694c <UART_SetConfig+0x4d8>
 800673e:	bf00      	nop
 8006740:	40011000 	.word	0x40011000
 8006744:	40011400 	.word	0x40011400
 8006748:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800674c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006750:	2200      	movs	r2, #0
 8006752:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006756:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800675a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800675e:	4642      	mov	r2, r8
 8006760:	464b      	mov	r3, r9
 8006762:	1891      	adds	r1, r2, r2
 8006764:	6239      	str	r1, [r7, #32]
 8006766:	415b      	adcs	r3, r3
 8006768:	627b      	str	r3, [r7, #36]	@ 0x24
 800676a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800676e:	4641      	mov	r1, r8
 8006770:	1854      	adds	r4, r2, r1
 8006772:	4649      	mov	r1, r9
 8006774:	eb43 0501 	adc.w	r5, r3, r1
 8006778:	f04f 0200 	mov.w	r2, #0
 800677c:	f04f 0300 	mov.w	r3, #0
 8006780:	00eb      	lsls	r3, r5, #3
 8006782:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006786:	00e2      	lsls	r2, r4, #3
 8006788:	4614      	mov	r4, r2
 800678a:	461d      	mov	r5, r3
 800678c:	4643      	mov	r3, r8
 800678e:	18e3      	adds	r3, r4, r3
 8006790:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006794:	464b      	mov	r3, r9
 8006796:	eb45 0303 	adc.w	r3, r5, r3
 800679a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800679e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067a2:	685b      	ldr	r3, [r3, #4]
 80067a4:	2200      	movs	r2, #0
 80067a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80067aa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80067ae:	f04f 0200 	mov.w	r2, #0
 80067b2:	f04f 0300 	mov.w	r3, #0
 80067b6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80067ba:	4629      	mov	r1, r5
 80067bc:	008b      	lsls	r3, r1, #2
 80067be:	4621      	mov	r1, r4
 80067c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80067c4:	4621      	mov	r1, r4
 80067c6:	008a      	lsls	r2, r1, #2
 80067c8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80067cc:	f7fa f876 	bl	80008bc <__aeabi_uldivmod>
 80067d0:	4602      	mov	r2, r0
 80067d2:	460b      	mov	r3, r1
 80067d4:	4b60      	ldr	r3, [pc, #384]	@ (8006958 <UART_SetConfig+0x4e4>)
 80067d6:	fba3 2302 	umull	r2, r3, r3, r2
 80067da:	095b      	lsrs	r3, r3, #5
 80067dc:	011c      	lsls	r4, r3, #4
 80067de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80067e2:	2200      	movs	r2, #0
 80067e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80067e8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80067ec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80067f0:	4642      	mov	r2, r8
 80067f2:	464b      	mov	r3, r9
 80067f4:	1891      	adds	r1, r2, r2
 80067f6:	61b9      	str	r1, [r7, #24]
 80067f8:	415b      	adcs	r3, r3
 80067fa:	61fb      	str	r3, [r7, #28]
 80067fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006800:	4641      	mov	r1, r8
 8006802:	1851      	adds	r1, r2, r1
 8006804:	6139      	str	r1, [r7, #16]
 8006806:	4649      	mov	r1, r9
 8006808:	414b      	adcs	r3, r1
 800680a:	617b      	str	r3, [r7, #20]
 800680c:	f04f 0200 	mov.w	r2, #0
 8006810:	f04f 0300 	mov.w	r3, #0
 8006814:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006818:	4659      	mov	r1, fp
 800681a:	00cb      	lsls	r3, r1, #3
 800681c:	4651      	mov	r1, sl
 800681e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006822:	4651      	mov	r1, sl
 8006824:	00ca      	lsls	r2, r1, #3
 8006826:	4610      	mov	r0, r2
 8006828:	4619      	mov	r1, r3
 800682a:	4603      	mov	r3, r0
 800682c:	4642      	mov	r2, r8
 800682e:	189b      	adds	r3, r3, r2
 8006830:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006834:	464b      	mov	r3, r9
 8006836:	460a      	mov	r2, r1
 8006838:	eb42 0303 	adc.w	r3, r2, r3
 800683c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006840:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006844:	685b      	ldr	r3, [r3, #4]
 8006846:	2200      	movs	r2, #0
 8006848:	67bb      	str	r3, [r7, #120]	@ 0x78
 800684a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800684c:	f04f 0200 	mov.w	r2, #0
 8006850:	f04f 0300 	mov.w	r3, #0
 8006854:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006858:	4649      	mov	r1, r9
 800685a:	008b      	lsls	r3, r1, #2
 800685c:	4641      	mov	r1, r8
 800685e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006862:	4641      	mov	r1, r8
 8006864:	008a      	lsls	r2, r1, #2
 8006866:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800686a:	f7fa f827 	bl	80008bc <__aeabi_uldivmod>
 800686e:	4602      	mov	r2, r0
 8006870:	460b      	mov	r3, r1
 8006872:	4611      	mov	r1, r2
 8006874:	4b38      	ldr	r3, [pc, #224]	@ (8006958 <UART_SetConfig+0x4e4>)
 8006876:	fba3 2301 	umull	r2, r3, r3, r1
 800687a:	095b      	lsrs	r3, r3, #5
 800687c:	2264      	movs	r2, #100	@ 0x64
 800687e:	fb02 f303 	mul.w	r3, r2, r3
 8006882:	1acb      	subs	r3, r1, r3
 8006884:	011b      	lsls	r3, r3, #4
 8006886:	3332      	adds	r3, #50	@ 0x32
 8006888:	4a33      	ldr	r2, [pc, #204]	@ (8006958 <UART_SetConfig+0x4e4>)
 800688a:	fba2 2303 	umull	r2, r3, r2, r3
 800688e:	095b      	lsrs	r3, r3, #5
 8006890:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006894:	441c      	add	r4, r3
 8006896:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800689a:	2200      	movs	r2, #0
 800689c:	673b      	str	r3, [r7, #112]	@ 0x70
 800689e:	677a      	str	r2, [r7, #116]	@ 0x74
 80068a0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80068a4:	4642      	mov	r2, r8
 80068a6:	464b      	mov	r3, r9
 80068a8:	1891      	adds	r1, r2, r2
 80068aa:	60b9      	str	r1, [r7, #8]
 80068ac:	415b      	adcs	r3, r3
 80068ae:	60fb      	str	r3, [r7, #12]
 80068b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80068b4:	4641      	mov	r1, r8
 80068b6:	1851      	adds	r1, r2, r1
 80068b8:	6039      	str	r1, [r7, #0]
 80068ba:	4649      	mov	r1, r9
 80068bc:	414b      	adcs	r3, r1
 80068be:	607b      	str	r3, [r7, #4]
 80068c0:	f04f 0200 	mov.w	r2, #0
 80068c4:	f04f 0300 	mov.w	r3, #0
 80068c8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80068cc:	4659      	mov	r1, fp
 80068ce:	00cb      	lsls	r3, r1, #3
 80068d0:	4651      	mov	r1, sl
 80068d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80068d6:	4651      	mov	r1, sl
 80068d8:	00ca      	lsls	r2, r1, #3
 80068da:	4610      	mov	r0, r2
 80068dc:	4619      	mov	r1, r3
 80068de:	4603      	mov	r3, r0
 80068e0:	4642      	mov	r2, r8
 80068e2:	189b      	adds	r3, r3, r2
 80068e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80068e6:	464b      	mov	r3, r9
 80068e8:	460a      	mov	r2, r1
 80068ea:	eb42 0303 	adc.w	r3, r2, r3
 80068ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80068f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068f4:	685b      	ldr	r3, [r3, #4]
 80068f6:	2200      	movs	r2, #0
 80068f8:	663b      	str	r3, [r7, #96]	@ 0x60
 80068fa:	667a      	str	r2, [r7, #100]	@ 0x64
 80068fc:	f04f 0200 	mov.w	r2, #0
 8006900:	f04f 0300 	mov.w	r3, #0
 8006904:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006908:	4649      	mov	r1, r9
 800690a:	008b      	lsls	r3, r1, #2
 800690c:	4641      	mov	r1, r8
 800690e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006912:	4641      	mov	r1, r8
 8006914:	008a      	lsls	r2, r1, #2
 8006916:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800691a:	f7f9 ffcf 	bl	80008bc <__aeabi_uldivmod>
 800691e:	4602      	mov	r2, r0
 8006920:	460b      	mov	r3, r1
 8006922:	4b0d      	ldr	r3, [pc, #52]	@ (8006958 <UART_SetConfig+0x4e4>)
 8006924:	fba3 1302 	umull	r1, r3, r3, r2
 8006928:	095b      	lsrs	r3, r3, #5
 800692a:	2164      	movs	r1, #100	@ 0x64
 800692c:	fb01 f303 	mul.w	r3, r1, r3
 8006930:	1ad3      	subs	r3, r2, r3
 8006932:	011b      	lsls	r3, r3, #4
 8006934:	3332      	adds	r3, #50	@ 0x32
 8006936:	4a08      	ldr	r2, [pc, #32]	@ (8006958 <UART_SetConfig+0x4e4>)
 8006938:	fba2 2303 	umull	r2, r3, r2, r3
 800693c:	095b      	lsrs	r3, r3, #5
 800693e:	f003 020f 	and.w	r2, r3, #15
 8006942:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	4422      	add	r2, r4
 800694a:	609a      	str	r2, [r3, #8]
}
 800694c:	bf00      	nop
 800694e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006952:	46bd      	mov	sp, r7
 8006954:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006958:	51eb851f 	.word	0x51eb851f

0800695c <UART_Transmit_EPS32>:
OperationStep currentStep = {STEP_WAIT_FOR_COMMAND};
Position_t currentPosition = {0};
uint8_t command[COMMAND_MAX_SIZE+2] = {0};
bool Rx_flag = false;

void UART_Transmit_EPS32(char *str){
 800695c:	b580      	push	{r7, lr}
 800695e:	b082      	sub	sp, #8
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit_IT(&huart2, (uint8_t *)str, strlen(str));
 8006964:	6878      	ldr	r0, [r7, #4]
 8006966:	f7f9 fc43 	bl	80001f0 <strlen>
 800696a:	4603      	mov	r3, r0
 800696c:	b29b      	uxth	r3, r3
 800696e:	461a      	mov	r2, r3
 8006970:	6879      	ldr	r1, [r7, #4]
 8006972:	4803      	ldr	r0, [pc, #12]	@ (8006980 <UART_Transmit_EPS32+0x24>)
 8006974:	f7ff f82b 	bl	80059ce <HAL_UART_Transmit_IT>
}
 8006978:	bf00      	nop
 800697a:	3708      	adds	r7, #8
 800697c:	46bd      	mov	sp, r7
 800697e:	bd80      	pop	{r7, pc}
 8006980:	200003f8 	.word	0x200003f8

08006984 <UART_Receive_ESP32>:

void UART_Receive_ESP32(){
 8006984:	b580      	push	{r7, lr}
 8006986:	af00      	add	r7, sp, #0
	Rx_flag = false;
 8006988:	4b05      	ldr	r3, [pc, #20]	@ (80069a0 <UART_Receive_ESP32+0x1c>)
 800698a:	2200      	movs	r2, #0
 800698c:	701a      	strb	r2, [r3, #0]
//	memset(command, 0, COMMAND_MAX_SIZE+2);
	HAL_UART_Receive(&huart2, (uint8_t *)command, COMMAND_MAX_SIZE+2,100);
 800698e:	2364      	movs	r3, #100	@ 0x64
 8006990:	2216      	movs	r2, #22
 8006992:	4904      	ldr	r1, [pc, #16]	@ (80069a4 <UART_Receive_ESP32+0x20>)
 8006994:	4804      	ldr	r0, [pc, #16]	@ (80069a8 <UART_Receive_ESP32+0x24>)
 8006996:	f7fe ff83 	bl	80058a0 <HAL_UART_Receive>
}
 800699a:	bf00      	nop
 800699c:	bd80      	pop	{r7, pc}
 800699e:	bf00      	nop
 80069a0:	2000065a 	.word	0x2000065a
 80069a4:	20000644 	.word	0x20000644
 80069a8:	200003f8 	.word	0x200003f8

080069ac <UART_Command_Vaildate>:

void UART_Command_Vaildate(uint8_t length, OperationStep Step){
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b082      	sub	sp, #8
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	4603      	mov	r3, r0
 80069b4:	460a      	mov	r2, r1
 80069b6:	71fb      	strb	r3, [r7, #7]
 80069b8:	4613      	mov	r3, r2
 80069ba:	71bb      	strb	r3, [r7, #6]
	if (strlen((char *)command) != length){
 80069bc:	481d      	ldr	r0, [pc, #116]	@ (8006a34 <UART_Command_Vaildate+0x88>)
 80069be:	f7f9 fc17 	bl	80001f0 <strlen>
 80069c2:	4602      	mov	r2, r0
 80069c4:	79fb      	ldrb	r3, [r7, #7]
 80069c6:	429a      	cmp	r2, r3
 80069c8:	d003      	beq.n	80069d2 <UART_Command_Vaildate+0x26>
		Rx_flag = false;
 80069ca:	4b1b      	ldr	r3, [pc, #108]	@ (8006a38 <UART_Command_Vaildate+0x8c>)
 80069cc:	2200      	movs	r2, #0
 80069ce:	701a      	strb	r2, [r3, #0]
		return;
 80069d0:	e02c      	b.n	8006a2c <UART_Command_Vaildate+0x80>
	}

	if (Step == STEP_WAIT_LIFT_UP){
 80069d2:	79bb      	ldrb	r3, [r7, #6]
 80069d4:	2b02      	cmp	r3, #2
 80069d6:	d107      	bne.n	80069e8 <UART_Command_Vaildate+0x3c>
		if (command[0] == '2') Rx_flag = true;
 80069d8:	4b16      	ldr	r3, [pc, #88]	@ (8006a34 <UART_Command_Vaildate+0x88>)
 80069da:	781b      	ldrb	r3, [r3, #0]
 80069dc:	2b32      	cmp	r3, #50	@ 0x32
 80069de:	d124      	bne.n	8006a2a <UART_Command_Vaildate+0x7e>
 80069e0:	4b15      	ldr	r3, [pc, #84]	@ (8006a38 <UART_Command_Vaildate+0x8c>)
 80069e2:	2201      	movs	r2, #1
 80069e4:	701a      	strb	r2, [r3, #0]
	}
	else if (Step == STEP_WAIT_FOR_COMMAND){
		if ((command[0] >= 'A' && command[0] <= 'R') || (command[0] >= 'a' && command[0] <= 'r'))	Rx_flag = true;
	}

	return;
 80069e6:	e020      	b.n	8006a2a <UART_Command_Vaildate+0x7e>
	else if (Step == STEP_WAIT_LIFT_DOWN){
 80069e8:	79bb      	ldrb	r3, [r7, #6]
 80069ea:	2b06      	cmp	r3, #6
 80069ec:	d107      	bne.n	80069fe <UART_Command_Vaildate+0x52>
		if (command[0] == '3') Rx_flag = true;
 80069ee:	4b11      	ldr	r3, [pc, #68]	@ (8006a34 <UART_Command_Vaildate+0x88>)
 80069f0:	781b      	ldrb	r3, [r3, #0]
 80069f2:	2b33      	cmp	r3, #51	@ 0x33
 80069f4:	d119      	bne.n	8006a2a <UART_Command_Vaildate+0x7e>
 80069f6:	4b10      	ldr	r3, [pc, #64]	@ (8006a38 <UART_Command_Vaildate+0x8c>)
 80069f8:	2201      	movs	r2, #1
 80069fa:	701a      	strb	r2, [r3, #0]
	return;
 80069fc:	e015      	b.n	8006a2a <UART_Command_Vaildate+0x7e>
	else if (Step == STEP_WAIT_FOR_COMMAND){
 80069fe:	79bb      	ldrb	r3, [r7, #6]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d112      	bne.n	8006a2a <UART_Command_Vaildate+0x7e>
		if ((command[0] >= 'A' && command[0] <= 'R') || (command[0] >= 'a' && command[0] <= 'r'))	Rx_flag = true;
 8006a04:	4b0b      	ldr	r3, [pc, #44]	@ (8006a34 <UART_Command_Vaildate+0x88>)
 8006a06:	781b      	ldrb	r3, [r3, #0]
 8006a08:	2b40      	cmp	r3, #64	@ 0x40
 8006a0a:	d903      	bls.n	8006a14 <UART_Command_Vaildate+0x68>
 8006a0c:	4b09      	ldr	r3, [pc, #36]	@ (8006a34 <UART_Command_Vaildate+0x88>)
 8006a0e:	781b      	ldrb	r3, [r3, #0]
 8006a10:	2b52      	cmp	r3, #82	@ 0x52
 8006a12:	d907      	bls.n	8006a24 <UART_Command_Vaildate+0x78>
 8006a14:	4b07      	ldr	r3, [pc, #28]	@ (8006a34 <UART_Command_Vaildate+0x88>)
 8006a16:	781b      	ldrb	r3, [r3, #0]
 8006a18:	2b60      	cmp	r3, #96	@ 0x60
 8006a1a:	d906      	bls.n	8006a2a <UART_Command_Vaildate+0x7e>
 8006a1c:	4b05      	ldr	r3, [pc, #20]	@ (8006a34 <UART_Command_Vaildate+0x88>)
 8006a1e:	781b      	ldrb	r3, [r3, #0]
 8006a20:	2b72      	cmp	r3, #114	@ 0x72
 8006a22:	d802      	bhi.n	8006a2a <UART_Command_Vaildate+0x7e>
 8006a24:	4b04      	ldr	r3, [pc, #16]	@ (8006a38 <UART_Command_Vaildate+0x8c>)
 8006a26:	2201      	movs	r2, #1
 8006a28:	701a      	strb	r2, [r3, #0]
	return;
 8006a2a:	bf00      	nop
}
 8006a2c:	3708      	adds	r7, #8
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	bd80      	pop	{r7, pc}
 8006a32:	bf00      	nop
 8006a34:	20000644 	.word	0x20000644
 8006a38:	2000065a 	.word	0x2000065a

08006a3c <UART_Command_Parse>:
//		else Rx_flag = true;
//		return;
//	}
//}

void UART_Command_Parse(){
 8006a3c:	b480      	push	{r7}
 8006a3e:	af00      	add	r7, sp, #0
// ------------------------------------------------------------------------------------------------
	if (command[0] >= 'a' && command[0] <= 'r'){
 8006a40:	4b7c      	ldr	r3, [pc, #496]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006a42:	781b      	ldrb	r3, [r3, #0]
 8006a44:	2b60      	cmp	r3, #96	@ 0x60
 8006a46:	d907      	bls.n	8006a58 <UART_Command_Parse+0x1c>
 8006a48:	4b7a      	ldr	r3, [pc, #488]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006a4a:	781b      	ldrb	r3, [r3, #0]
 8006a4c:	2b72      	cmp	r3, #114	@ 0x72
 8006a4e:	d803      	bhi.n	8006a58 <UART_Command_Parse+0x1c>
		currentPosition.io_type = 1;
 8006a50:	4b79      	ldr	r3, [pc, #484]	@ (8006c38 <UART_Command_Parse+0x1fc>)
 8006a52:	2201      	movs	r2, #1
 8006a54:	701a      	strb	r2, [r3, #0]
 8006a56:	e002      	b.n	8006a5e <UART_Command_Parse+0x22>
	}
	else {
		currentPosition.io_type = 0;
 8006a58:	4b77      	ldr	r3, [pc, #476]	@ (8006c38 <UART_Command_Parse+0x1fc>)
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	701a      	strb	r2, [r3, #0]
	}
// ------------------------------------------------------------------------------------------------
	if ((command[0] >= 'A' && command[0] <= 'I') || (command[0] >= 'a' && command[0] <= 'i')){
 8006a5e:	4b75      	ldr	r3, [pc, #468]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006a60:	781b      	ldrb	r3, [r3, #0]
 8006a62:	2b40      	cmp	r3, #64	@ 0x40
 8006a64:	d903      	bls.n	8006a6e <UART_Command_Parse+0x32>
 8006a66:	4b73      	ldr	r3, [pc, #460]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006a68:	781b      	ldrb	r3, [r3, #0]
 8006a6a:	2b49      	cmp	r3, #73	@ 0x49
 8006a6c:	d907      	bls.n	8006a7e <UART_Command_Parse+0x42>
 8006a6e:	4b71      	ldr	r3, [pc, #452]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006a70:	781b      	ldrb	r3, [r3, #0]
 8006a72:	2b60      	cmp	r3, #96	@ 0x60
 8006a74:	d907      	bls.n	8006a86 <UART_Command_Parse+0x4a>
 8006a76:	4b6f      	ldr	r3, [pc, #444]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006a78:	781b      	ldrb	r3, [r3, #0]
 8006a7a:	2b69      	cmp	r3, #105	@ 0x69
 8006a7c:	d803      	bhi.n	8006a86 <UART_Command_Parse+0x4a>
		currentPosition.side = 0;
 8006a7e:	4b6e      	ldr	r3, [pc, #440]	@ (8006c38 <UART_Command_Parse+0x1fc>)
 8006a80:	2200      	movs	r2, #0
 8006a82:	705a      	strb	r2, [r3, #1]
 8006a84:	e002      	b.n	8006a8c <UART_Command_Parse+0x50>
	}
	else {
		currentPosition.side = 1;
 8006a86:	4b6c      	ldr	r3, [pc, #432]	@ (8006c38 <UART_Command_Parse+0x1fc>)
 8006a88:	2201      	movs	r2, #1
 8006a8a:	705a      	strb	r2, [r3, #1]
	}
// ------------------------------------------------------------------------------------------------
  if ((command[0] >= 'A' && command[0] <= 'C') || (command[0] >= 'J' && command[0] <= 'L') ||
 8006a8c:	4b69      	ldr	r3, [pc, #420]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006a8e:	781b      	ldrb	r3, [r3, #0]
 8006a90:	2b40      	cmp	r3, #64	@ 0x40
 8006a92:	d903      	bls.n	8006a9c <UART_Command_Parse+0x60>
 8006a94:	4b67      	ldr	r3, [pc, #412]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006a96:	781b      	ldrb	r3, [r3, #0]
 8006a98:	2b43      	cmp	r3, #67	@ 0x43
 8006a9a:	d917      	bls.n	8006acc <UART_Command_Parse+0x90>
 8006a9c:	4b65      	ldr	r3, [pc, #404]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006a9e:	781b      	ldrb	r3, [r3, #0]
 8006aa0:	2b49      	cmp	r3, #73	@ 0x49
 8006aa2:	d903      	bls.n	8006aac <UART_Command_Parse+0x70>
 8006aa4:	4b63      	ldr	r3, [pc, #396]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006aa6:	781b      	ldrb	r3, [r3, #0]
 8006aa8:	2b4c      	cmp	r3, #76	@ 0x4c
 8006aaa:	d90f      	bls.n	8006acc <UART_Command_Parse+0x90>
  		(command[0] >= 'a' && command[0] <= 'c') || (command[0] >= 'j' && command[0] <= 'l')){
 8006aac:	4b61      	ldr	r3, [pc, #388]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006aae:	781b      	ldrb	r3, [r3, #0]
  if ((command[0] >= 'A' && command[0] <= 'C') || (command[0] >= 'J' && command[0] <= 'L') ||
 8006ab0:	2b60      	cmp	r3, #96	@ 0x60
 8006ab2:	d903      	bls.n	8006abc <UART_Command_Parse+0x80>
  		(command[0] >= 'a' && command[0] <= 'c') || (command[0] >= 'j' && command[0] <= 'l')){
 8006ab4:	4b5f      	ldr	r3, [pc, #380]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006ab6:	781b      	ldrb	r3, [r3, #0]
 8006ab8:	2b63      	cmp	r3, #99	@ 0x63
 8006aba:	d907      	bls.n	8006acc <UART_Command_Parse+0x90>
 8006abc:	4b5d      	ldr	r3, [pc, #372]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006abe:	781b      	ldrb	r3, [r3, #0]
 8006ac0:	2b69      	cmp	r3, #105	@ 0x69
 8006ac2:	d907      	bls.n	8006ad4 <UART_Command_Parse+0x98>
 8006ac4:	4b5b      	ldr	r3, [pc, #364]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006ac6:	781b      	ldrb	r3, [r3, #0]
 8006ac8:	2b6c      	cmp	r3, #108	@ 0x6c
 8006aca:	d803      	bhi.n	8006ad4 <UART_Command_Parse+0x98>
    currentPosition.floor = 1;
 8006acc:	4b5a      	ldr	r3, [pc, #360]	@ (8006c38 <UART_Command_Parse+0x1fc>)
 8006ace:	2201      	movs	r2, #1
 8006ad0:	709a      	strb	r2, [r3, #2]
 8006ad2:	e046      	b.n	8006b62 <UART_Command_Parse+0x126>
	}
  else if ((command[0] >= 'D' && command[0] <= 'F') || (command[0] >= 'M' && command[0] <= 'O') ||
 8006ad4:	4b57      	ldr	r3, [pc, #348]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006ad6:	781b      	ldrb	r3, [r3, #0]
 8006ad8:	2b43      	cmp	r3, #67	@ 0x43
 8006ada:	d903      	bls.n	8006ae4 <UART_Command_Parse+0xa8>
 8006adc:	4b55      	ldr	r3, [pc, #340]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006ade:	781b      	ldrb	r3, [r3, #0]
 8006ae0:	2b46      	cmp	r3, #70	@ 0x46
 8006ae2:	d917      	bls.n	8006b14 <UART_Command_Parse+0xd8>
 8006ae4:	4b53      	ldr	r3, [pc, #332]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006ae6:	781b      	ldrb	r3, [r3, #0]
 8006ae8:	2b4c      	cmp	r3, #76	@ 0x4c
 8006aea:	d903      	bls.n	8006af4 <UART_Command_Parse+0xb8>
 8006aec:	4b51      	ldr	r3, [pc, #324]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006aee:	781b      	ldrb	r3, [r3, #0]
 8006af0:	2b4f      	cmp	r3, #79	@ 0x4f
 8006af2:	d90f      	bls.n	8006b14 <UART_Command_Parse+0xd8>
  				(command[0] >= 'd' && command[0] <= 'f') || (command[0] >= 'm' && command[0] <= 'o')){
 8006af4:	4b4f      	ldr	r3, [pc, #316]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006af6:	781b      	ldrb	r3, [r3, #0]
  else if ((command[0] >= 'D' && command[0] <= 'F') || (command[0] >= 'M' && command[0] <= 'O') ||
 8006af8:	2b63      	cmp	r3, #99	@ 0x63
 8006afa:	d903      	bls.n	8006b04 <UART_Command_Parse+0xc8>
  				(command[0] >= 'd' && command[0] <= 'f') || (command[0] >= 'm' && command[0] <= 'o')){
 8006afc:	4b4d      	ldr	r3, [pc, #308]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006afe:	781b      	ldrb	r3, [r3, #0]
 8006b00:	2b66      	cmp	r3, #102	@ 0x66
 8006b02:	d907      	bls.n	8006b14 <UART_Command_Parse+0xd8>
 8006b04:	4b4b      	ldr	r3, [pc, #300]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006b06:	781b      	ldrb	r3, [r3, #0]
 8006b08:	2b6c      	cmp	r3, #108	@ 0x6c
 8006b0a:	d907      	bls.n	8006b1c <UART_Command_Parse+0xe0>
 8006b0c:	4b49      	ldr	r3, [pc, #292]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006b0e:	781b      	ldrb	r3, [r3, #0]
 8006b10:	2b6f      	cmp	r3, #111	@ 0x6f
 8006b12:	d803      	bhi.n	8006b1c <UART_Command_Parse+0xe0>
    currentPosition.floor = 2;
 8006b14:	4b48      	ldr	r3, [pc, #288]	@ (8006c38 <UART_Command_Parse+0x1fc>)
 8006b16:	2202      	movs	r2, #2
 8006b18:	709a      	strb	r2, [r3, #2]
 8006b1a:	e022      	b.n	8006b62 <UART_Command_Parse+0x126>
	}
  else if ((command[0] >= 'G' && command[0] <= 'I') || (command[0] >= 'P' && command[0] <= 'R') ||
 8006b1c:	4b45      	ldr	r3, [pc, #276]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006b1e:	781b      	ldrb	r3, [r3, #0]
 8006b20:	2b46      	cmp	r3, #70	@ 0x46
 8006b22:	d903      	bls.n	8006b2c <UART_Command_Parse+0xf0>
 8006b24:	4b43      	ldr	r3, [pc, #268]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006b26:	781b      	ldrb	r3, [r3, #0]
 8006b28:	2b49      	cmp	r3, #73	@ 0x49
 8006b2a:	d917      	bls.n	8006b5c <UART_Command_Parse+0x120>
 8006b2c:	4b41      	ldr	r3, [pc, #260]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006b2e:	781b      	ldrb	r3, [r3, #0]
 8006b30:	2b4f      	cmp	r3, #79	@ 0x4f
 8006b32:	d903      	bls.n	8006b3c <UART_Command_Parse+0x100>
 8006b34:	4b3f      	ldr	r3, [pc, #252]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006b36:	781b      	ldrb	r3, [r3, #0]
 8006b38:	2b52      	cmp	r3, #82	@ 0x52
 8006b3a:	d90f      	bls.n	8006b5c <UART_Command_Parse+0x120>
  				(command[0] >= 'g' && command[0] <= 'i') || (command[0] >= 'p' && command[0] <= 'r')){
 8006b3c:	4b3d      	ldr	r3, [pc, #244]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006b3e:	781b      	ldrb	r3, [r3, #0]
  else if ((command[0] >= 'G' && command[0] <= 'I') || (command[0] >= 'P' && command[0] <= 'R') ||
 8006b40:	2b66      	cmp	r3, #102	@ 0x66
 8006b42:	d903      	bls.n	8006b4c <UART_Command_Parse+0x110>
  				(command[0] >= 'g' && command[0] <= 'i') || (command[0] >= 'p' && command[0] <= 'r')){
 8006b44:	4b3b      	ldr	r3, [pc, #236]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006b46:	781b      	ldrb	r3, [r3, #0]
 8006b48:	2b69      	cmp	r3, #105	@ 0x69
 8006b4a:	d907      	bls.n	8006b5c <UART_Command_Parse+0x120>
 8006b4c:	4b39      	ldr	r3, [pc, #228]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006b4e:	781b      	ldrb	r3, [r3, #0]
 8006b50:	2b6f      	cmp	r3, #111	@ 0x6f
 8006b52:	d906      	bls.n	8006b62 <UART_Command_Parse+0x126>
 8006b54:	4b37      	ldr	r3, [pc, #220]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006b56:	781b      	ldrb	r3, [r3, #0]
 8006b58:	2b72      	cmp	r3, #114	@ 0x72
 8006b5a:	d802      	bhi.n	8006b62 <UART_Command_Parse+0x126>
    currentPosition.floor = 3;
 8006b5c:	4b36      	ldr	r3, [pc, #216]	@ (8006c38 <UART_Command_Parse+0x1fc>)
 8006b5e:	2203      	movs	r2, #3
 8006b60:	709a      	strb	r2, [r3, #2]
	}
// ------------------------------------------------------------------------------------------------
  if (command[0] == 'A' || command[0] == 'a' ||
 8006b62:	4b34      	ldr	r3, [pc, #208]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006b64:	781b      	ldrb	r3, [r3, #0]
 8006b66:	2b41      	cmp	r3, #65	@ 0x41
 8006b68:	d02b      	beq.n	8006bc2 <UART_Command_Parse+0x186>
 8006b6a:	4b32      	ldr	r3, [pc, #200]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006b6c:	781b      	ldrb	r3, [r3, #0]
 8006b6e:	2b61      	cmp	r3, #97	@ 0x61
 8006b70:	d027      	beq.n	8006bc2 <UART_Command_Parse+0x186>
  		command[0] == 'D' || command[0] == 'd' ||
 8006b72:	4b30      	ldr	r3, [pc, #192]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006b74:	781b      	ldrb	r3, [r3, #0]
  if (command[0] == 'A' || command[0] == 'a' ||
 8006b76:	2b44      	cmp	r3, #68	@ 0x44
 8006b78:	d023      	beq.n	8006bc2 <UART_Command_Parse+0x186>
  		command[0] == 'D' || command[0] == 'd' ||
 8006b7a:	4b2e      	ldr	r3, [pc, #184]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006b7c:	781b      	ldrb	r3, [r3, #0]
 8006b7e:	2b64      	cmp	r3, #100	@ 0x64
 8006b80:	d01f      	beq.n	8006bc2 <UART_Command_Parse+0x186>
			command[0] == 'G' || command[0] == 'g' ||
 8006b82:	4b2c      	ldr	r3, [pc, #176]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006b84:	781b      	ldrb	r3, [r3, #0]
  		command[0] == 'D' || command[0] == 'd' ||
 8006b86:	2b47      	cmp	r3, #71	@ 0x47
 8006b88:	d01b      	beq.n	8006bc2 <UART_Command_Parse+0x186>
			command[0] == 'G' || command[0] == 'g' ||
 8006b8a:	4b2a      	ldr	r3, [pc, #168]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006b8c:	781b      	ldrb	r3, [r3, #0]
 8006b8e:	2b67      	cmp	r3, #103	@ 0x67
 8006b90:	d017      	beq.n	8006bc2 <UART_Command_Parse+0x186>
			command[0] == 'J' || command[0] == 'j' ||
 8006b92:	4b28      	ldr	r3, [pc, #160]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006b94:	781b      	ldrb	r3, [r3, #0]
			command[0] == 'G' || command[0] == 'g' ||
 8006b96:	2b4a      	cmp	r3, #74	@ 0x4a
 8006b98:	d013      	beq.n	8006bc2 <UART_Command_Parse+0x186>
			command[0] == 'J' || command[0] == 'j' ||
 8006b9a:	4b26      	ldr	r3, [pc, #152]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006b9c:	781b      	ldrb	r3, [r3, #0]
 8006b9e:	2b6a      	cmp	r3, #106	@ 0x6a
 8006ba0:	d00f      	beq.n	8006bc2 <UART_Command_Parse+0x186>
			command[0] == 'M' || command[0] == 'm' ||
 8006ba2:	4b24      	ldr	r3, [pc, #144]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006ba4:	781b      	ldrb	r3, [r3, #0]
			command[0] == 'J' || command[0] == 'j' ||
 8006ba6:	2b4d      	cmp	r3, #77	@ 0x4d
 8006ba8:	d00b      	beq.n	8006bc2 <UART_Command_Parse+0x186>
			command[0] == 'M' || command[0] == 'm' ||
 8006baa:	4b22      	ldr	r3, [pc, #136]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006bac:	781b      	ldrb	r3, [r3, #0]
 8006bae:	2b6d      	cmp	r3, #109	@ 0x6d
 8006bb0:	d007      	beq.n	8006bc2 <UART_Command_Parse+0x186>
			command[0] == 'P' || command[0] == 'p'){
 8006bb2:	4b20      	ldr	r3, [pc, #128]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006bb4:	781b      	ldrb	r3, [r3, #0]
			command[0] == 'M' || command[0] == 'm' ||
 8006bb6:	2b50      	cmp	r3, #80	@ 0x50
 8006bb8:	d003      	beq.n	8006bc2 <UART_Command_Parse+0x186>
			command[0] == 'P' || command[0] == 'p'){
 8006bba:	4b1e      	ldr	r3, [pc, #120]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006bbc:	781b      	ldrb	r3, [r3, #0]
 8006bbe:	2b70      	cmp	r3, #112	@ 0x70
 8006bc0:	d103      	bne.n	8006bca <UART_Command_Parse+0x18e>
  	currentPosition.cell = 1;
 8006bc2:	4b1d      	ldr	r3, [pc, #116]	@ (8006c38 <UART_Command_Parse+0x1fc>)
 8006bc4:	2201      	movs	r2, #1
 8006bc6:	70da      	strb	r2, [r3, #3]
 8006bc8:	e06c      	b.n	8006ca4 <UART_Command_Parse+0x268>
	}
  else if (command[0] == 'B' || command[0] == 'b' ||
 8006bca:	4b1a      	ldr	r3, [pc, #104]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006bcc:	781b      	ldrb	r3, [r3, #0]
 8006bce:	2b42      	cmp	r3, #66	@ 0x42
 8006bd0:	d02b      	beq.n	8006c2a <UART_Command_Parse+0x1ee>
 8006bd2:	4b18      	ldr	r3, [pc, #96]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006bd4:	781b      	ldrb	r3, [r3, #0]
 8006bd6:	2b62      	cmp	r3, #98	@ 0x62
 8006bd8:	d027      	beq.n	8006c2a <UART_Command_Parse+0x1ee>
					command[0] == 'E' || command[0] == 'e' ||
 8006bda:	4b16      	ldr	r3, [pc, #88]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006bdc:	781b      	ldrb	r3, [r3, #0]
  else if (command[0] == 'B' || command[0] == 'b' ||
 8006bde:	2b45      	cmp	r3, #69	@ 0x45
 8006be0:	d023      	beq.n	8006c2a <UART_Command_Parse+0x1ee>
					command[0] == 'E' || command[0] == 'e' ||
 8006be2:	4b14      	ldr	r3, [pc, #80]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006be4:	781b      	ldrb	r3, [r3, #0]
 8006be6:	2b65      	cmp	r3, #101	@ 0x65
 8006be8:	d01f      	beq.n	8006c2a <UART_Command_Parse+0x1ee>
					command[0] == 'H' || command[0] == 'h' ||
 8006bea:	4b12      	ldr	r3, [pc, #72]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006bec:	781b      	ldrb	r3, [r3, #0]
					command[0] == 'E' || command[0] == 'e' ||
 8006bee:	2b48      	cmp	r3, #72	@ 0x48
 8006bf0:	d01b      	beq.n	8006c2a <UART_Command_Parse+0x1ee>
					command[0] == 'H' || command[0] == 'h' ||
 8006bf2:	4b10      	ldr	r3, [pc, #64]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006bf4:	781b      	ldrb	r3, [r3, #0]
 8006bf6:	2b68      	cmp	r3, #104	@ 0x68
 8006bf8:	d017      	beq.n	8006c2a <UART_Command_Parse+0x1ee>
					command[0] == 'K' || command[0] == 'k' ||
 8006bfa:	4b0e      	ldr	r3, [pc, #56]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006bfc:	781b      	ldrb	r3, [r3, #0]
					command[0] == 'H' || command[0] == 'h' ||
 8006bfe:	2b4b      	cmp	r3, #75	@ 0x4b
 8006c00:	d013      	beq.n	8006c2a <UART_Command_Parse+0x1ee>
					command[0] == 'K' || command[0] == 'k' ||
 8006c02:	4b0c      	ldr	r3, [pc, #48]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006c04:	781b      	ldrb	r3, [r3, #0]
 8006c06:	2b6b      	cmp	r3, #107	@ 0x6b
 8006c08:	d00f      	beq.n	8006c2a <UART_Command_Parse+0x1ee>
					command[0] == 'N' || command[0] == 'n' ||
 8006c0a:	4b0a      	ldr	r3, [pc, #40]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006c0c:	781b      	ldrb	r3, [r3, #0]
					command[0] == 'K' || command[0] == 'k' ||
 8006c0e:	2b4e      	cmp	r3, #78	@ 0x4e
 8006c10:	d00b      	beq.n	8006c2a <UART_Command_Parse+0x1ee>
					command[0] == 'N' || command[0] == 'n' ||
 8006c12:	4b08      	ldr	r3, [pc, #32]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006c14:	781b      	ldrb	r3, [r3, #0]
 8006c16:	2b6e      	cmp	r3, #110	@ 0x6e
 8006c18:	d007      	beq.n	8006c2a <UART_Command_Parse+0x1ee>
					command[0] == 'Q' || command[0] == 'q'){
 8006c1a:	4b06      	ldr	r3, [pc, #24]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006c1c:	781b      	ldrb	r3, [r3, #0]
					command[0] == 'N' || command[0] == 'n' ||
 8006c1e:	2b51      	cmp	r3, #81	@ 0x51
 8006c20:	d003      	beq.n	8006c2a <UART_Command_Parse+0x1ee>
					command[0] == 'Q' || command[0] == 'q'){
 8006c22:	4b04      	ldr	r3, [pc, #16]	@ (8006c34 <UART_Command_Parse+0x1f8>)
 8006c24:	781b      	ldrb	r3, [r3, #0]
 8006c26:	2b71      	cmp	r3, #113	@ 0x71
 8006c28:	d108      	bne.n	8006c3c <UART_Command_Parse+0x200>
  	currentPosition.cell = 2;
 8006c2a:	4b03      	ldr	r3, [pc, #12]	@ (8006c38 <UART_Command_Parse+0x1fc>)
 8006c2c:	2202      	movs	r2, #2
 8006c2e:	70da      	strb	r2, [r3, #3]
 8006c30:	e038      	b.n	8006ca4 <UART_Command_Parse+0x268>
 8006c32:	bf00      	nop
 8006c34:	20000644 	.word	0x20000644
 8006c38:	20000640 	.word	0x20000640
	}
  else if (command[0] == 'C' || command[0] == 'c' ||
 8006c3c:	4b1c      	ldr	r3, [pc, #112]	@ (8006cb0 <UART_Command_Parse+0x274>)
 8006c3e:	781b      	ldrb	r3, [r3, #0]
 8006c40:	2b43      	cmp	r3, #67	@ 0x43
 8006c42:	d02b      	beq.n	8006c9c <UART_Command_Parse+0x260>
 8006c44:	4b1a      	ldr	r3, [pc, #104]	@ (8006cb0 <UART_Command_Parse+0x274>)
 8006c46:	781b      	ldrb	r3, [r3, #0]
 8006c48:	2b63      	cmp	r3, #99	@ 0x63
 8006c4a:	d027      	beq.n	8006c9c <UART_Command_Parse+0x260>
					command[0] == 'F' || command[0] == 'f' ||
 8006c4c:	4b18      	ldr	r3, [pc, #96]	@ (8006cb0 <UART_Command_Parse+0x274>)
 8006c4e:	781b      	ldrb	r3, [r3, #0]
  else if (command[0] == 'C' || command[0] == 'c' ||
 8006c50:	2b46      	cmp	r3, #70	@ 0x46
 8006c52:	d023      	beq.n	8006c9c <UART_Command_Parse+0x260>
					command[0] == 'F' || command[0] == 'f' ||
 8006c54:	4b16      	ldr	r3, [pc, #88]	@ (8006cb0 <UART_Command_Parse+0x274>)
 8006c56:	781b      	ldrb	r3, [r3, #0]
 8006c58:	2b66      	cmp	r3, #102	@ 0x66
 8006c5a:	d01f      	beq.n	8006c9c <UART_Command_Parse+0x260>
					command[0] == 'I' || command[0] == 'i' ||
 8006c5c:	4b14      	ldr	r3, [pc, #80]	@ (8006cb0 <UART_Command_Parse+0x274>)
 8006c5e:	781b      	ldrb	r3, [r3, #0]
					command[0] == 'F' || command[0] == 'f' ||
 8006c60:	2b49      	cmp	r3, #73	@ 0x49
 8006c62:	d01b      	beq.n	8006c9c <UART_Command_Parse+0x260>
					command[0] == 'I' || command[0] == 'i' ||
 8006c64:	4b12      	ldr	r3, [pc, #72]	@ (8006cb0 <UART_Command_Parse+0x274>)
 8006c66:	781b      	ldrb	r3, [r3, #0]
 8006c68:	2b69      	cmp	r3, #105	@ 0x69
 8006c6a:	d017      	beq.n	8006c9c <UART_Command_Parse+0x260>
					command[0] == 'L' || command[0] == 'l' ||
 8006c6c:	4b10      	ldr	r3, [pc, #64]	@ (8006cb0 <UART_Command_Parse+0x274>)
 8006c6e:	781b      	ldrb	r3, [r3, #0]
					command[0] == 'I' || command[0] == 'i' ||
 8006c70:	2b4c      	cmp	r3, #76	@ 0x4c
 8006c72:	d013      	beq.n	8006c9c <UART_Command_Parse+0x260>
					command[0] == 'L' || command[0] == 'l' ||
 8006c74:	4b0e      	ldr	r3, [pc, #56]	@ (8006cb0 <UART_Command_Parse+0x274>)
 8006c76:	781b      	ldrb	r3, [r3, #0]
 8006c78:	2b6c      	cmp	r3, #108	@ 0x6c
 8006c7a:	d00f      	beq.n	8006c9c <UART_Command_Parse+0x260>
					command[0] == 'O' || command[0] == 'o' ||
 8006c7c:	4b0c      	ldr	r3, [pc, #48]	@ (8006cb0 <UART_Command_Parse+0x274>)
 8006c7e:	781b      	ldrb	r3, [r3, #0]
					command[0] == 'L' || command[0] == 'l' ||
 8006c80:	2b4f      	cmp	r3, #79	@ 0x4f
 8006c82:	d00b      	beq.n	8006c9c <UART_Command_Parse+0x260>
					command[0] == 'O' || command[0] == 'o' ||
 8006c84:	4b0a      	ldr	r3, [pc, #40]	@ (8006cb0 <UART_Command_Parse+0x274>)
 8006c86:	781b      	ldrb	r3, [r3, #0]
 8006c88:	2b6f      	cmp	r3, #111	@ 0x6f
 8006c8a:	d007      	beq.n	8006c9c <UART_Command_Parse+0x260>
					command[0] == 'R' || command[0] == 'r'){
 8006c8c:	4b08      	ldr	r3, [pc, #32]	@ (8006cb0 <UART_Command_Parse+0x274>)
 8006c8e:	781b      	ldrb	r3, [r3, #0]
					command[0] == 'O' || command[0] == 'o' ||
 8006c90:	2b52      	cmp	r3, #82	@ 0x52
 8006c92:	d003      	beq.n	8006c9c <UART_Command_Parse+0x260>
					command[0] == 'R' || command[0] == 'r'){
 8006c94:	4b06      	ldr	r3, [pc, #24]	@ (8006cb0 <UART_Command_Parse+0x274>)
 8006c96:	781b      	ldrb	r3, [r3, #0]
 8006c98:	2b72      	cmp	r3, #114	@ 0x72
 8006c9a:	d103      	bne.n	8006ca4 <UART_Command_Parse+0x268>
  	currentPosition.cell = 3;
 8006c9c:	4b05      	ldr	r3, [pc, #20]	@ (8006cb4 <UART_Command_Parse+0x278>)
 8006c9e:	2203      	movs	r2, #3
 8006ca0:	70da      	strb	r2, [r3, #3]
	}
// ------------------------------------------------------------------------------------------------
}
 8006ca2:	e7ff      	b.n	8006ca4 <UART_Command_Parse+0x268>
 8006ca4:	bf00      	nop
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cac:	4770      	bx	lr
 8006cae:	bf00      	nop
 8006cb0:	20000644 	.word	0x20000644
 8006cb4:	20000640 	.word	0x20000640

08006cb8 <siprintf>:
 8006cb8:	b40e      	push	{r1, r2, r3}
 8006cba:	b510      	push	{r4, lr}
 8006cbc:	b09d      	sub	sp, #116	@ 0x74
 8006cbe:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006cc0:	9002      	str	r0, [sp, #8]
 8006cc2:	9006      	str	r0, [sp, #24]
 8006cc4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006cc8:	480a      	ldr	r0, [pc, #40]	@ (8006cf4 <siprintf+0x3c>)
 8006cca:	9107      	str	r1, [sp, #28]
 8006ccc:	9104      	str	r1, [sp, #16]
 8006cce:	490a      	ldr	r1, [pc, #40]	@ (8006cf8 <siprintf+0x40>)
 8006cd0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006cd4:	9105      	str	r1, [sp, #20]
 8006cd6:	2400      	movs	r4, #0
 8006cd8:	a902      	add	r1, sp, #8
 8006cda:	6800      	ldr	r0, [r0, #0]
 8006cdc:	9301      	str	r3, [sp, #4]
 8006cde:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006ce0:	f000 f994 	bl	800700c <_svfiprintf_r>
 8006ce4:	9b02      	ldr	r3, [sp, #8]
 8006ce6:	701c      	strb	r4, [r3, #0]
 8006ce8:	b01d      	add	sp, #116	@ 0x74
 8006cea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cee:	b003      	add	sp, #12
 8006cf0:	4770      	bx	lr
 8006cf2:	bf00      	nop
 8006cf4:	2000014c 	.word	0x2000014c
 8006cf8:	ffff0208 	.word	0xffff0208

08006cfc <memset>:
 8006cfc:	4402      	add	r2, r0
 8006cfe:	4603      	mov	r3, r0
 8006d00:	4293      	cmp	r3, r2
 8006d02:	d100      	bne.n	8006d06 <memset+0xa>
 8006d04:	4770      	bx	lr
 8006d06:	f803 1b01 	strb.w	r1, [r3], #1
 8006d0a:	e7f9      	b.n	8006d00 <memset+0x4>

08006d0c <__errno>:
 8006d0c:	4b01      	ldr	r3, [pc, #4]	@ (8006d14 <__errno+0x8>)
 8006d0e:	6818      	ldr	r0, [r3, #0]
 8006d10:	4770      	bx	lr
 8006d12:	bf00      	nop
 8006d14:	2000014c 	.word	0x2000014c

08006d18 <__libc_init_array>:
 8006d18:	b570      	push	{r4, r5, r6, lr}
 8006d1a:	4d0d      	ldr	r5, [pc, #52]	@ (8006d50 <__libc_init_array+0x38>)
 8006d1c:	4c0d      	ldr	r4, [pc, #52]	@ (8006d54 <__libc_init_array+0x3c>)
 8006d1e:	1b64      	subs	r4, r4, r5
 8006d20:	10a4      	asrs	r4, r4, #2
 8006d22:	2600      	movs	r6, #0
 8006d24:	42a6      	cmp	r6, r4
 8006d26:	d109      	bne.n	8006d3c <__libc_init_array+0x24>
 8006d28:	4d0b      	ldr	r5, [pc, #44]	@ (8006d58 <__libc_init_array+0x40>)
 8006d2a:	4c0c      	ldr	r4, [pc, #48]	@ (8006d5c <__libc_init_array+0x44>)
 8006d2c:	f000 fc64 	bl	80075f8 <_init>
 8006d30:	1b64      	subs	r4, r4, r5
 8006d32:	10a4      	asrs	r4, r4, #2
 8006d34:	2600      	movs	r6, #0
 8006d36:	42a6      	cmp	r6, r4
 8006d38:	d105      	bne.n	8006d46 <__libc_init_array+0x2e>
 8006d3a:	bd70      	pop	{r4, r5, r6, pc}
 8006d3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d40:	4798      	blx	r3
 8006d42:	3601      	adds	r6, #1
 8006d44:	e7ee      	b.n	8006d24 <__libc_init_array+0xc>
 8006d46:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d4a:	4798      	blx	r3
 8006d4c:	3601      	adds	r6, #1
 8006d4e:	e7f2      	b.n	8006d36 <__libc_init_array+0x1e>
 8006d50:	080076bc 	.word	0x080076bc
 8006d54:	080076bc 	.word	0x080076bc
 8006d58:	080076bc 	.word	0x080076bc
 8006d5c:	080076c0 	.word	0x080076c0

08006d60 <__retarget_lock_acquire_recursive>:
 8006d60:	4770      	bx	lr

08006d62 <__retarget_lock_release_recursive>:
 8006d62:	4770      	bx	lr

08006d64 <_free_r>:
 8006d64:	b538      	push	{r3, r4, r5, lr}
 8006d66:	4605      	mov	r5, r0
 8006d68:	2900      	cmp	r1, #0
 8006d6a:	d041      	beq.n	8006df0 <_free_r+0x8c>
 8006d6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006d70:	1f0c      	subs	r4, r1, #4
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	bfb8      	it	lt
 8006d76:	18e4      	addlt	r4, r4, r3
 8006d78:	f000 f8e0 	bl	8006f3c <__malloc_lock>
 8006d7c:	4a1d      	ldr	r2, [pc, #116]	@ (8006df4 <_free_r+0x90>)
 8006d7e:	6813      	ldr	r3, [r2, #0]
 8006d80:	b933      	cbnz	r3, 8006d90 <_free_r+0x2c>
 8006d82:	6063      	str	r3, [r4, #4]
 8006d84:	6014      	str	r4, [r2, #0]
 8006d86:	4628      	mov	r0, r5
 8006d88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006d8c:	f000 b8dc 	b.w	8006f48 <__malloc_unlock>
 8006d90:	42a3      	cmp	r3, r4
 8006d92:	d908      	bls.n	8006da6 <_free_r+0x42>
 8006d94:	6820      	ldr	r0, [r4, #0]
 8006d96:	1821      	adds	r1, r4, r0
 8006d98:	428b      	cmp	r3, r1
 8006d9a:	bf01      	itttt	eq
 8006d9c:	6819      	ldreq	r1, [r3, #0]
 8006d9e:	685b      	ldreq	r3, [r3, #4]
 8006da0:	1809      	addeq	r1, r1, r0
 8006da2:	6021      	streq	r1, [r4, #0]
 8006da4:	e7ed      	b.n	8006d82 <_free_r+0x1e>
 8006da6:	461a      	mov	r2, r3
 8006da8:	685b      	ldr	r3, [r3, #4]
 8006daa:	b10b      	cbz	r3, 8006db0 <_free_r+0x4c>
 8006dac:	42a3      	cmp	r3, r4
 8006dae:	d9fa      	bls.n	8006da6 <_free_r+0x42>
 8006db0:	6811      	ldr	r1, [r2, #0]
 8006db2:	1850      	adds	r0, r2, r1
 8006db4:	42a0      	cmp	r0, r4
 8006db6:	d10b      	bne.n	8006dd0 <_free_r+0x6c>
 8006db8:	6820      	ldr	r0, [r4, #0]
 8006dba:	4401      	add	r1, r0
 8006dbc:	1850      	adds	r0, r2, r1
 8006dbe:	4283      	cmp	r3, r0
 8006dc0:	6011      	str	r1, [r2, #0]
 8006dc2:	d1e0      	bne.n	8006d86 <_free_r+0x22>
 8006dc4:	6818      	ldr	r0, [r3, #0]
 8006dc6:	685b      	ldr	r3, [r3, #4]
 8006dc8:	6053      	str	r3, [r2, #4]
 8006dca:	4408      	add	r0, r1
 8006dcc:	6010      	str	r0, [r2, #0]
 8006dce:	e7da      	b.n	8006d86 <_free_r+0x22>
 8006dd0:	d902      	bls.n	8006dd8 <_free_r+0x74>
 8006dd2:	230c      	movs	r3, #12
 8006dd4:	602b      	str	r3, [r5, #0]
 8006dd6:	e7d6      	b.n	8006d86 <_free_r+0x22>
 8006dd8:	6820      	ldr	r0, [r4, #0]
 8006dda:	1821      	adds	r1, r4, r0
 8006ddc:	428b      	cmp	r3, r1
 8006dde:	bf04      	itt	eq
 8006de0:	6819      	ldreq	r1, [r3, #0]
 8006de2:	685b      	ldreq	r3, [r3, #4]
 8006de4:	6063      	str	r3, [r4, #4]
 8006de6:	bf04      	itt	eq
 8006de8:	1809      	addeq	r1, r1, r0
 8006dea:	6021      	streq	r1, [r4, #0]
 8006dec:	6054      	str	r4, [r2, #4]
 8006dee:	e7ca      	b.n	8006d86 <_free_r+0x22>
 8006df0:	bd38      	pop	{r3, r4, r5, pc}
 8006df2:	bf00      	nop
 8006df4:	200007a0 	.word	0x200007a0

08006df8 <sbrk_aligned>:
 8006df8:	b570      	push	{r4, r5, r6, lr}
 8006dfa:	4e0f      	ldr	r6, [pc, #60]	@ (8006e38 <sbrk_aligned+0x40>)
 8006dfc:	460c      	mov	r4, r1
 8006dfe:	6831      	ldr	r1, [r6, #0]
 8006e00:	4605      	mov	r5, r0
 8006e02:	b911      	cbnz	r1, 8006e0a <sbrk_aligned+0x12>
 8006e04:	f000 fba4 	bl	8007550 <_sbrk_r>
 8006e08:	6030      	str	r0, [r6, #0]
 8006e0a:	4621      	mov	r1, r4
 8006e0c:	4628      	mov	r0, r5
 8006e0e:	f000 fb9f 	bl	8007550 <_sbrk_r>
 8006e12:	1c43      	adds	r3, r0, #1
 8006e14:	d103      	bne.n	8006e1e <sbrk_aligned+0x26>
 8006e16:	f04f 34ff 	mov.w	r4, #4294967295
 8006e1a:	4620      	mov	r0, r4
 8006e1c:	bd70      	pop	{r4, r5, r6, pc}
 8006e1e:	1cc4      	adds	r4, r0, #3
 8006e20:	f024 0403 	bic.w	r4, r4, #3
 8006e24:	42a0      	cmp	r0, r4
 8006e26:	d0f8      	beq.n	8006e1a <sbrk_aligned+0x22>
 8006e28:	1a21      	subs	r1, r4, r0
 8006e2a:	4628      	mov	r0, r5
 8006e2c:	f000 fb90 	bl	8007550 <_sbrk_r>
 8006e30:	3001      	adds	r0, #1
 8006e32:	d1f2      	bne.n	8006e1a <sbrk_aligned+0x22>
 8006e34:	e7ef      	b.n	8006e16 <sbrk_aligned+0x1e>
 8006e36:	bf00      	nop
 8006e38:	2000079c 	.word	0x2000079c

08006e3c <_malloc_r>:
 8006e3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e40:	1ccd      	adds	r5, r1, #3
 8006e42:	f025 0503 	bic.w	r5, r5, #3
 8006e46:	3508      	adds	r5, #8
 8006e48:	2d0c      	cmp	r5, #12
 8006e4a:	bf38      	it	cc
 8006e4c:	250c      	movcc	r5, #12
 8006e4e:	2d00      	cmp	r5, #0
 8006e50:	4606      	mov	r6, r0
 8006e52:	db01      	blt.n	8006e58 <_malloc_r+0x1c>
 8006e54:	42a9      	cmp	r1, r5
 8006e56:	d904      	bls.n	8006e62 <_malloc_r+0x26>
 8006e58:	230c      	movs	r3, #12
 8006e5a:	6033      	str	r3, [r6, #0]
 8006e5c:	2000      	movs	r0, #0
 8006e5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e62:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006f38 <_malloc_r+0xfc>
 8006e66:	f000 f869 	bl	8006f3c <__malloc_lock>
 8006e6a:	f8d8 3000 	ldr.w	r3, [r8]
 8006e6e:	461c      	mov	r4, r3
 8006e70:	bb44      	cbnz	r4, 8006ec4 <_malloc_r+0x88>
 8006e72:	4629      	mov	r1, r5
 8006e74:	4630      	mov	r0, r6
 8006e76:	f7ff ffbf 	bl	8006df8 <sbrk_aligned>
 8006e7a:	1c43      	adds	r3, r0, #1
 8006e7c:	4604      	mov	r4, r0
 8006e7e:	d158      	bne.n	8006f32 <_malloc_r+0xf6>
 8006e80:	f8d8 4000 	ldr.w	r4, [r8]
 8006e84:	4627      	mov	r7, r4
 8006e86:	2f00      	cmp	r7, #0
 8006e88:	d143      	bne.n	8006f12 <_malloc_r+0xd6>
 8006e8a:	2c00      	cmp	r4, #0
 8006e8c:	d04b      	beq.n	8006f26 <_malloc_r+0xea>
 8006e8e:	6823      	ldr	r3, [r4, #0]
 8006e90:	4639      	mov	r1, r7
 8006e92:	4630      	mov	r0, r6
 8006e94:	eb04 0903 	add.w	r9, r4, r3
 8006e98:	f000 fb5a 	bl	8007550 <_sbrk_r>
 8006e9c:	4581      	cmp	r9, r0
 8006e9e:	d142      	bne.n	8006f26 <_malloc_r+0xea>
 8006ea0:	6821      	ldr	r1, [r4, #0]
 8006ea2:	1a6d      	subs	r5, r5, r1
 8006ea4:	4629      	mov	r1, r5
 8006ea6:	4630      	mov	r0, r6
 8006ea8:	f7ff ffa6 	bl	8006df8 <sbrk_aligned>
 8006eac:	3001      	adds	r0, #1
 8006eae:	d03a      	beq.n	8006f26 <_malloc_r+0xea>
 8006eb0:	6823      	ldr	r3, [r4, #0]
 8006eb2:	442b      	add	r3, r5
 8006eb4:	6023      	str	r3, [r4, #0]
 8006eb6:	f8d8 3000 	ldr.w	r3, [r8]
 8006eba:	685a      	ldr	r2, [r3, #4]
 8006ebc:	bb62      	cbnz	r2, 8006f18 <_malloc_r+0xdc>
 8006ebe:	f8c8 7000 	str.w	r7, [r8]
 8006ec2:	e00f      	b.n	8006ee4 <_malloc_r+0xa8>
 8006ec4:	6822      	ldr	r2, [r4, #0]
 8006ec6:	1b52      	subs	r2, r2, r5
 8006ec8:	d420      	bmi.n	8006f0c <_malloc_r+0xd0>
 8006eca:	2a0b      	cmp	r2, #11
 8006ecc:	d917      	bls.n	8006efe <_malloc_r+0xc2>
 8006ece:	1961      	adds	r1, r4, r5
 8006ed0:	42a3      	cmp	r3, r4
 8006ed2:	6025      	str	r5, [r4, #0]
 8006ed4:	bf18      	it	ne
 8006ed6:	6059      	strne	r1, [r3, #4]
 8006ed8:	6863      	ldr	r3, [r4, #4]
 8006eda:	bf08      	it	eq
 8006edc:	f8c8 1000 	streq.w	r1, [r8]
 8006ee0:	5162      	str	r2, [r4, r5]
 8006ee2:	604b      	str	r3, [r1, #4]
 8006ee4:	4630      	mov	r0, r6
 8006ee6:	f000 f82f 	bl	8006f48 <__malloc_unlock>
 8006eea:	f104 000b 	add.w	r0, r4, #11
 8006eee:	1d23      	adds	r3, r4, #4
 8006ef0:	f020 0007 	bic.w	r0, r0, #7
 8006ef4:	1ac2      	subs	r2, r0, r3
 8006ef6:	bf1c      	itt	ne
 8006ef8:	1a1b      	subne	r3, r3, r0
 8006efa:	50a3      	strne	r3, [r4, r2]
 8006efc:	e7af      	b.n	8006e5e <_malloc_r+0x22>
 8006efe:	6862      	ldr	r2, [r4, #4]
 8006f00:	42a3      	cmp	r3, r4
 8006f02:	bf0c      	ite	eq
 8006f04:	f8c8 2000 	streq.w	r2, [r8]
 8006f08:	605a      	strne	r2, [r3, #4]
 8006f0a:	e7eb      	b.n	8006ee4 <_malloc_r+0xa8>
 8006f0c:	4623      	mov	r3, r4
 8006f0e:	6864      	ldr	r4, [r4, #4]
 8006f10:	e7ae      	b.n	8006e70 <_malloc_r+0x34>
 8006f12:	463c      	mov	r4, r7
 8006f14:	687f      	ldr	r7, [r7, #4]
 8006f16:	e7b6      	b.n	8006e86 <_malloc_r+0x4a>
 8006f18:	461a      	mov	r2, r3
 8006f1a:	685b      	ldr	r3, [r3, #4]
 8006f1c:	42a3      	cmp	r3, r4
 8006f1e:	d1fb      	bne.n	8006f18 <_malloc_r+0xdc>
 8006f20:	2300      	movs	r3, #0
 8006f22:	6053      	str	r3, [r2, #4]
 8006f24:	e7de      	b.n	8006ee4 <_malloc_r+0xa8>
 8006f26:	230c      	movs	r3, #12
 8006f28:	6033      	str	r3, [r6, #0]
 8006f2a:	4630      	mov	r0, r6
 8006f2c:	f000 f80c 	bl	8006f48 <__malloc_unlock>
 8006f30:	e794      	b.n	8006e5c <_malloc_r+0x20>
 8006f32:	6005      	str	r5, [r0, #0]
 8006f34:	e7d6      	b.n	8006ee4 <_malloc_r+0xa8>
 8006f36:	bf00      	nop
 8006f38:	200007a0 	.word	0x200007a0

08006f3c <__malloc_lock>:
 8006f3c:	4801      	ldr	r0, [pc, #4]	@ (8006f44 <__malloc_lock+0x8>)
 8006f3e:	f7ff bf0f 	b.w	8006d60 <__retarget_lock_acquire_recursive>
 8006f42:	bf00      	nop
 8006f44:	20000798 	.word	0x20000798

08006f48 <__malloc_unlock>:
 8006f48:	4801      	ldr	r0, [pc, #4]	@ (8006f50 <__malloc_unlock+0x8>)
 8006f4a:	f7ff bf0a 	b.w	8006d62 <__retarget_lock_release_recursive>
 8006f4e:	bf00      	nop
 8006f50:	20000798 	.word	0x20000798

08006f54 <__ssputs_r>:
 8006f54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f58:	688e      	ldr	r6, [r1, #8]
 8006f5a:	461f      	mov	r7, r3
 8006f5c:	42be      	cmp	r6, r7
 8006f5e:	680b      	ldr	r3, [r1, #0]
 8006f60:	4682      	mov	sl, r0
 8006f62:	460c      	mov	r4, r1
 8006f64:	4690      	mov	r8, r2
 8006f66:	d82d      	bhi.n	8006fc4 <__ssputs_r+0x70>
 8006f68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006f6c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006f70:	d026      	beq.n	8006fc0 <__ssputs_r+0x6c>
 8006f72:	6965      	ldr	r5, [r4, #20]
 8006f74:	6909      	ldr	r1, [r1, #16]
 8006f76:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006f7a:	eba3 0901 	sub.w	r9, r3, r1
 8006f7e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006f82:	1c7b      	adds	r3, r7, #1
 8006f84:	444b      	add	r3, r9
 8006f86:	106d      	asrs	r5, r5, #1
 8006f88:	429d      	cmp	r5, r3
 8006f8a:	bf38      	it	cc
 8006f8c:	461d      	movcc	r5, r3
 8006f8e:	0553      	lsls	r3, r2, #21
 8006f90:	d527      	bpl.n	8006fe2 <__ssputs_r+0x8e>
 8006f92:	4629      	mov	r1, r5
 8006f94:	f7ff ff52 	bl	8006e3c <_malloc_r>
 8006f98:	4606      	mov	r6, r0
 8006f9a:	b360      	cbz	r0, 8006ff6 <__ssputs_r+0xa2>
 8006f9c:	6921      	ldr	r1, [r4, #16]
 8006f9e:	464a      	mov	r2, r9
 8006fa0:	f000 fae6 	bl	8007570 <memcpy>
 8006fa4:	89a3      	ldrh	r3, [r4, #12]
 8006fa6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006faa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006fae:	81a3      	strh	r3, [r4, #12]
 8006fb0:	6126      	str	r6, [r4, #16]
 8006fb2:	6165      	str	r5, [r4, #20]
 8006fb4:	444e      	add	r6, r9
 8006fb6:	eba5 0509 	sub.w	r5, r5, r9
 8006fba:	6026      	str	r6, [r4, #0]
 8006fbc:	60a5      	str	r5, [r4, #8]
 8006fbe:	463e      	mov	r6, r7
 8006fc0:	42be      	cmp	r6, r7
 8006fc2:	d900      	bls.n	8006fc6 <__ssputs_r+0x72>
 8006fc4:	463e      	mov	r6, r7
 8006fc6:	6820      	ldr	r0, [r4, #0]
 8006fc8:	4632      	mov	r2, r6
 8006fca:	4641      	mov	r1, r8
 8006fcc:	f000 faa6 	bl	800751c <memmove>
 8006fd0:	68a3      	ldr	r3, [r4, #8]
 8006fd2:	1b9b      	subs	r3, r3, r6
 8006fd4:	60a3      	str	r3, [r4, #8]
 8006fd6:	6823      	ldr	r3, [r4, #0]
 8006fd8:	4433      	add	r3, r6
 8006fda:	6023      	str	r3, [r4, #0]
 8006fdc:	2000      	movs	r0, #0
 8006fde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fe2:	462a      	mov	r2, r5
 8006fe4:	f000 fad2 	bl	800758c <_realloc_r>
 8006fe8:	4606      	mov	r6, r0
 8006fea:	2800      	cmp	r0, #0
 8006fec:	d1e0      	bne.n	8006fb0 <__ssputs_r+0x5c>
 8006fee:	6921      	ldr	r1, [r4, #16]
 8006ff0:	4650      	mov	r0, sl
 8006ff2:	f7ff feb7 	bl	8006d64 <_free_r>
 8006ff6:	230c      	movs	r3, #12
 8006ff8:	f8ca 3000 	str.w	r3, [sl]
 8006ffc:	89a3      	ldrh	r3, [r4, #12]
 8006ffe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007002:	81a3      	strh	r3, [r4, #12]
 8007004:	f04f 30ff 	mov.w	r0, #4294967295
 8007008:	e7e9      	b.n	8006fde <__ssputs_r+0x8a>
	...

0800700c <_svfiprintf_r>:
 800700c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007010:	4698      	mov	r8, r3
 8007012:	898b      	ldrh	r3, [r1, #12]
 8007014:	061b      	lsls	r3, r3, #24
 8007016:	b09d      	sub	sp, #116	@ 0x74
 8007018:	4607      	mov	r7, r0
 800701a:	460d      	mov	r5, r1
 800701c:	4614      	mov	r4, r2
 800701e:	d510      	bpl.n	8007042 <_svfiprintf_r+0x36>
 8007020:	690b      	ldr	r3, [r1, #16]
 8007022:	b973      	cbnz	r3, 8007042 <_svfiprintf_r+0x36>
 8007024:	2140      	movs	r1, #64	@ 0x40
 8007026:	f7ff ff09 	bl	8006e3c <_malloc_r>
 800702a:	6028      	str	r0, [r5, #0]
 800702c:	6128      	str	r0, [r5, #16]
 800702e:	b930      	cbnz	r0, 800703e <_svfiprintf_r+0x32>
 8007030:	230c      	movs	r3, #12
 8007032:	603b      	str	r3, [r7, #0]
 8007034:	f04f 30ff 	mov.w	r0, #4294967295
 8007038:	b01d      	add	sp, #116	@ 0x74
 800703a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800703e:	2340      	movs	r3, #64	@ 0x40
 8007040:	616b      	str	r3, [r5, #20]
 8007042:	2300      	movs	r3, #0
 8007044:	9309      	str	r3, [sp, #36]	@ 0x24
 8007046:	2320      	movs	r3, #32
 8007048:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800704c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007050:	2330      	movs	r3, #48	@ 0x30
 8007052:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80071f0 <_svfiprintf_r+0x1e4>
 8007056:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800705a:	f04f 0901 	mov.w	r9, #1
 800705e:	4623      	mov	r3, r4
 8007060:	469a      	mov	sl, r3
 8007062:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007066:	b10a      	cbz	r2, 800706c <_svfiprintf_r+0x60>
 8007068:	2a25      	cmp	r2, #37	@ 0x25
 800706a:	d1f9      	bne.n	8007060 <_svfiprintf_r+0x54>
 800706c:	ebba 0b04 	subs.w	fp, sl, r4
 8007070:	d00b      	beq.n	800708a <_svfiprintf_r+0x7e>
 8007072:	465b      	mov	r3, fp
 8007074:	4622      	mov	r2, r4
 8007076:	4629      	mov	r1, r5
 8007078:	4638      	mov	r0, r7
 800707a:	f7ff ff6b 	bl	8006f54 <__ssputs_r>
 800707e:	3001      	adds	r0, #1
 8007080:	f000 80a7 	beq.w	80071d2 <_svfiprintf_r+0x1c6>
 8007084:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007086:	445a      	add	r2, fp
 8007088:	9209      	str	r2, [sp, #36]	@ 0x24
 800708a:	f89a 3000 	ldrb.w	r3, [sl]
 800708e:	2b00      	cmp	r3, #0
 8007090:	f000 809f 	beq.w	80071d2 <_svfiprintf_r+0x1c6>
 8007094:	2300      	movs	r3, #0
 8007096:	f04f 32ff 	mov.w	r2, #4294967295
 800709a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800709e:	f10a 0a01 	add.w	sl, sl, #1
 80070a2:	9304      	str	r3, [sp, #16]
 80070a4:	9307      	str	r3, [sp, #28]
 80070a6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80070aa:	931a      	str	r3, [sp, #104]	@ 0x68
 80070ac:	4654      	mov	r4, sl
 80070ae:	2205      	movs	r2, #5
 80070b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070b4:	484e      	ldr	r0, [pc, #312]	@ (80071f0 <_svfiprintf_r+0x1e4>)
 80070b6:	f7f9 f8a3 	bl	8000200 <memchr>
 80070ba:	9a04      	ldr	r2, [sp, #16]
 80070bc:	b9d8      	cbnz	r0, 80070f6 <_svfiprintf_r+0xea>
 80070be:	06d0      	lsls	r0, r2, #27
 80070c0:	bf44      	itt	mi
 80070c2:	2320      	movmi	r3, #32
 80070c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80070c8:	0711      	lsls	r1, r2, #28
 80070ca:	bf44      	itt	mi
 80070cc:	232b      	movmi	r3, #43	@ 0x2b
 80070ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80070d2:	f89a 3000 	ldrb.w	r3, [sl]
 80070d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80070d8:	d015      	beq.n	8007106 <_svfiprintf_r+0xfa>
 80070da:	9a07      	ldr	r2, [sp, #28]
 80070dc:	4654      	mov	r4, sl
 80070de:	2000      	movs	r0, #0
 80070e0:	f04f 0c0a 	mov.w	ip, #10
 80070e4:	4621      	mov	r1, r4
 80070e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80070ea:	3b30      	subs	r3, #48	@ 0x30
 80070ec:	2b09      	cmp	r3, #9
 80070ee:	d94b      	bls.n	8007188 <_svfiprintf_r+0x17c>
 80070f0:	b1b0      	cbz	r0, 8007120 <_svfiprintf_r+0x114>
 80070f2:	9207      	str	r2, [sp, #28]
 80070f4:	e014      	b.n	8007120 <_svfiprintf_r+0x114>
 80070f6:	eba0 0308 	sub.w	r3, r0, r8
 80070fa:	fa09 f303 	lsl.w	r3, r9, r3
 80070fe:	4313      	orrs	r3, r2
 8007100:	9304      	str	r3, [sp, #16]
 8007102:	46a2      	mov	sl, r4
 8007104:	e7d2      	b.n	80070ac <_svfiprintf_r+0xa0>
 8007106:	9b03      	ldr	r3, [sp, #12]
 8007108:	1d19      	adds	r1, r3, #4
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	9103      	str	r1, [sp, #12]
 800710e:	2b00      	cmp	r3, #0
 8007110:	bfbb      	ittet	lt
 8007112:	425b      	neglt	r3, r3
 8007114:	f042 0202 	orrlt.w	r2, r2, #2
 8007118:	9307      	strge	r3, [sp, #28]
 800711a:	9307      	strlt	r3, [sp, #28]
 800711c:	bfb8      	it	lt
 800711e:	9204      	strlt	r2, [sp, #16]
 8007120:	7823      	ldrb	r3, [r4, #0]
 8007122:	2b2e      	cmp	r3, #46	@ 0x2e
 8007124:	d10a      	bne.n	800713c <_svfiprintf_r+0x130>
 8007126:	7863      	ldrb	r3, [r4, #1]
 8007128:	2b2a      	cmp	r3, #42	@ 0x2a
 800712a:	d132      	bne.n	8007192 <_svfiprintf_r+0x186>
 800712c:	9b03      	ldr	r3, [sp, #12]
 800712e:	1d1a      	adds	r2, r3, #4
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	9203      	str	r2, [sp, #12]
 8007134:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007138:	3402      	adds	r4, #2
 800713a:	9305      	str	r3, [sp, #20]
 800713c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007200 <_svfiprintf_r+0x1f4>
 8007140:	7821      	ldrb	r1, [r4, #0]
 8007142:	2203      	movs	r2, #3
 8007144:	4650      	mov	r0, sl
 8007146:	f7f9 f85b 	bl	8000200 <memchr>
 800714a:	b138      	cbz	r0, 800715c <_svfiprintf_r+0x150>
 800714c:	9b04      	ldr	r3, [sp, #16]
 800714e:	eba0 000a 	sub.w	r0, r0, sl
 8007152:	2240      	movs	r2, #64	@ 0x40
 8007154:	4082      	lsls	r2, r0
 8007156:	4313      	orrs	r3, r2
 8007158:	3401      	adds	r4, #1
 800715a:	9304      	str	r3, [sp, #16]
 800715c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007160:	4824      	ldr	r0, [pc, #144]	@ (80071f4 <_svfiprintf_r+0x1e8>)
 8007162:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007166:	2206      	movs	r2, #6
 8007168:	f7f9 f84a 	bl	8000200 <memchr>
 800716c:	2800      	cmp	r0, #0
 800716e:	d036      	beq.n	80071de <_svfiprintf_r+0x1d2>
 8007170:	4b21      	ldr	r3, [pc, #132]	@ (80071f8 <_svfiprintf_r+0x1ec>)
 8007172:	bb1b      	cbnz	r3, 80071bc <_svfiprintf_r+0x1b0>
 8007174:	9b03      	ldr	r3, [sp, #12]
 8007176:	3307      	adds	r3, #7
 8007178:	f023 0307 	bic.w	r3, r3, #7
 800717c:	3308      	adds	r3, #8
 800717e:	9303      	str	r3, [sp, #12]
 8007180:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007182:	4433      	add	r3, r6
 8007184:	9309      	str	r3, [sp, #36]	@ 0x24
 8007186:	e76a      	b.n	800705e <_svfiprintf_r+0x52>
 8007188:	fb0c 3202 	mla	r2, ip, r2, r3
 800718c:	460c      	mov	r4, r1
 800718e:	2001      	movs	r0, #1
 8007190:	e7a8      	b.n	80070e4 <_svfiprintf_r+0xd8>
 8007192:	2300      	movs	r3, #0
 8007194:	3401      	adds	r4, #1
 8007196:	9305      	str	r3, [sp, #20]
 8007198:	4619      	mov	r1, r3
 800719a:	f04f 0c0a 	mov.w	ip, #10
 800719e:	4620      	mov	r0, r4
 80071a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80071a4:	3a30      	subs	r2, #48	@ 0x30
 80071a6:	2a09      	cmp	r2, #9
 80071a8:	d903      	bls.n	80071b2 <_svfiprintf_r+0x1a6>
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d0c6      	beq.n	800713c <_svfiprintf_r+0x130>
 80071ae:	9105      	str	r1, [sp, #20]
 80071b0:	e7c4      	b.n	800713c <_svfiprintf_r+0x130>
 80071b2:	fb0c 2101 	mla	r1, ip, r1, r2
 80071b6:	4604      	mov	r4, r0
 80071b8:	2301      	movs	r3, #1
 80071ba:	e7f0      	b.n	800719e <_svfiprintf_r+0x192>
 80071bc:	ab03      	add	r3, sp, #12
 80071be:	9300      	str	r3, [sp, #0]
 80071c0:	462a      	mov	r2, r5
 80071c2:	4b0e      	ldr	r3, [pc, #56]	@ (80071fc <_svfiprintf_r+0x1f0>)
 80071c4:	a904      	add	r1, sp, #16
 80071c6:	4638      	mov	r0, r7
 80071c8:	f3af 8000 	nop.w
 80071cc:	1c42      	adds	r2, r0, #1
 80071ce:	4606      	mov	r6, r0
 80071d0:	d1d6      	bne.n	8007180 <_svfiprintf_r+0x174>
 80071d2:	89ab      	ldrh	r3, [r5, #12]
 80071d4:	065b      	lsls	r3, r3, #25
 80071d6:	f53f af2d 	bmi.w	8007034 <_svfiprintf_r+0x28>
 80071da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80071dc:	e72c      	b.n	8007038 <_svfiprintf_r+0x2c>
 80071de:	ab03      	add	r3, sp, #12
 80071e0:	9300      	str	r3, [sp, #0]
 80071e2:	462a      	mov	r2, r5
 80071e4:	4b05      	ldr	r3, [pc, #20]	@ (80071fc <_svfiprintf_r+0x1f0>)
 80071e6:	a904      	add	r1, sp, #16
 80071e8:	4638      	mov	r0, r7
 80071ea:	f000 f879 	bl	80072e0 <_printf_i>
 80071ee:	e7ed      	b.n	80071cc <_svfiprintf_r+0x1c0>
 80071f0:	08007680 	.word	0x08007680
 80071f4:	0800768a 	.word	0x0800768a
 80071f8:	00000000 	.word	0x00000000
 80071fc:	08006f55 	.word	0x08006f55
 8007200:	08007686 	.word	0x08007686

08007204 <_printf_common>:
 8007204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007208:	4616      	mov	r6, r2
 800720a:	4698      	mov	r8, r3
 800720c:	688a      	ldr	r2, [r1, #8]
 800720e:	690b      	ldr	r3, [r1, #16]
 8007210:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007214:	4293      	cmp	r3, r2
 8007216:	bfb8      	it	lt
 8007218:	4613      	movlt	r3, r2
 800721a:	6033      	str	r3, [r6, #0]
 800721c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007220:	4607      	mov	r7, r0
 8007222:	460c      	mov	r4, r1
 8007224:	b10a      	cbz	r2, 800722a <_printf_common+0x26>
 8007226:	3301      	adds	r3, #1
 8007228:	6033      	str	r3, [r6, #0]
 800722a:	6823      	ldr	r3, [r4, #0]
 800722c:	0699      	lsls	r1, r3, #26
 800722e:	bf42      	ittt	mi
 8007230:	6833      	ldrmi	r3, [r6, #0]
 8007232:	3302      	addmi	r3, #2
 8007234:	6033      	strmi	r3, [r6, #0]
 8007236:	6825      	ldr	r5, [r4, #0]
 8007238:	f015 0506 	ands.w	r5, r5, #6
 800723c:	d106      	bne.n	800724c <_printf_common+0x48>
 800723e:	f104 0a19 	add.w	sl, r4, #25
 8007242:	68e3      	ldr	r3, [r4, #12]
 8007244:	6832      	ldr	r2, [r6, #0]
 8007246:	1a9b      	subs	r3, r3, r2
 8007248:	42ab      	cmp	r3, r5
 800724a:	dc26      	bgt.n	800729a <_printf_common+0x96>
 800724c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007250:	6822      	ldr	r2, [r4, #0]
 8007252:	3b00      	subs	r3, #0
 8007254:	bf18      	it	ne
 8007256:	2301      	movne	r3, #1
 8007258:	0692      	lsls	r2, r2, #26
 800725a:	d42b      	bmi.n	80072b4 <_printf_common+0xb0>
 800725c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007260:	4641      	mov	r1, r8
 8007262:	4638      	mov	r0, r7
 8007264:	47c8      	blx	r9
 8007266:	3001      	adds	r0, #1
 8007268:	d01e      	beq.n	80072a8 <_printf_common+0xa4>
 800726a:	6823      	ldr	r3, [r4, #0]
 800726c:	6922      	ldr	r2, [r4, #16]
 800726e:	f003 0306 	and.w	r3, r3, #6
 8007272:	2b04      	cmp	r3, #4
 8007274:	bf02      	ittt	eq
 8007276:	68e5      	ldreq	r5, [r4, #12]
 8007278:	6833      	ldreq	r3, [r6, #0]
 800727a:	1aed      	subeq	r5, r5, r3
 800727c:	68a3      	ldr	r3, [r4, #8]
 800727e:	bf0c      	ite	eq
 8007280:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007284:	2500      	movne	r5, #0
 8007286:	4293      	cmp	r3, r2
 8007288:	bfc4      	itt	gt
 800728a:	1a9b      	subgt	r3, r3, r2
 800728c:	18ed      	addgt	r5, r5, r3
 800728e:	2600      	movs	r6, #0
 8007290:	341a      	adds	r4, #26
 8007292:	42b5      	cmp	r5, r6
 8007294:	d11a      	bne.n	80072cc <_printf_common+0xc8>
 8007296:	2000      	movs	r0, #0
 8007298:	e008      	b.n	80072ac <_printf_common+0xa8>
 800729a:	2301      	movs	r3, #1
 800729c:	4652      	mov	r2, sl
 800729e:	4641      	mov	r1, r8
 80072a0:	4638      	mov	r0, r7
 80072a2:	47c8      	blx	r9
 80072a4:	3001      	adds	r0, #1
 80072a6:	d103      	bne.n	80072b0 <_printf_common+0xac>
 80072a8:	f04f 30ff 	mov.w	r0, #4294967295
 80072ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072b0:	3501      	adds	r5, #1
 80072b2:	e7c6      	b.n	8007242 <_printf_common+0x3e>
 80072b4:	18e1      	adds	r1, r4, r3
 80072b6:	1c5a      	adds	r2, r3, #1
 80072b8:	2030      	movs	r0, #48	@ 0x30
 80072ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80072be:	4422      	add	r2, r4
 80072c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80072c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80072c8:	3302      	adds	r3, #2
 80072ca:	e7c7      	b.n	800725c <_printf_common+0x58>
 80072cc:	2301      	movs	r3, #1
 80072ce:	4622      	mov	r2, r4
 80072d0:	4641      	mov	r1, r8
 80072d2:	4638      	mov	r0, r7
 80072d4:	47c8      	blx	r9
 80072d6:	3001      	adds	r0, #1
 80072d8:	d0e6      	beq.n	80072a8 <_printf_common+0xa4>
 80072da:	3601      	adds	r6, #1
 80072dc:	e7d9      	b.n	8007292 <_printf_common+0x8e>
	...

080072e0 <_printf_i>:
 80072e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80072e4:	7e0f      	ldrb	r7, [r1, #24]
 80072e6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80072e8:	2f78      	cmp	r7, #120	@ 0x78
 80072ea:	4691      	mov	r9, r2
 80072ec:	4680      	mov	r8, r0
 80072ee:	460c      	mov	r4, r1
 80072f0:	469a      	mov	sl, r3
 80072f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80072f6:	d807      	bhi.n	8007308 <_printf_i+0x28>
 80072f8:	2f62      	cmp	r7, #98	@ 0x62
 80072fa:	d80a      	bhi.n	8007312 <_printf_i+0x32>
 80072fc:	2f00      	cmp	r7, #0
 80072fe:	f000 80d1 	beq.w	80074a4 <_printf_i+0x1c4>
 8007302:	2f58      	cmp	r7, #88	@ 0x58
 8007304:	f000 80b8 	beq.w	8007478 <_printf_i+0x198>
 8007308:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800730c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007310:	e03a      	b.n	8007388 <_printf_i+0xa8>
 8007312:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007316:	2b15      	cmp	r3, #21
 8007318:	d8f6      	bhi.n	8007308 <_printf_i+0x28>
 800731a:	a101      	add	r1, pc, #4	@ (adr r1, 8007320 <_printf_i+0x40>)
 800731c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007320:	08007379 	.word	0x08007379
 8007324:	0800738d 	.word	0x0800738d
 8007328:	08007309 	.word	0x08007309
 800732c:	08007309 	.word	0x08007309
 8007330:	08007309 	.word	0x08007309
 8007334:	08007309 	.word	0x08007309
 8007338:	0800738d 	.word	0x0800738d
 800733c:	08007309 	.word	0x08007309
 8007340:	08007309 	.word	0x08007309
 8007344:	08007309 	.word	0x08007309
 8007348:	08007309 	.word	0x08007309
 800734c:	0800748b 	.word	0x0800748b
 8007350:	080073b7 	.word	0x080073b7
 8007354:	08007445 	.word	0x08007445
 8007358:	08007309 	.word	0x08007309
 800735c:	08007309 	.word	0x08007309
 8007360:	080074ad 	.word	0x080074ad
 8007364:	08007309 	.word	0x08007309
 8007368:	080073b7 	.word	0x080073b7
 800736c:	08007309 	.word	0x08007309
 8007370:	08007309 	.word	0x08007309
 8007374:	0800744d 	.word	0x0800744d
 8007378:	6833      	ldr	r3, [r6, #0]
 800737a:	1d1a      	adds	r2, r3, #4
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	6032      	str	r2, [r6, #0]
 8007380:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007384:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007388:	2301      	movs	r3, #1
 800738a:	e09c      	b.n	80074c6 <_printf_i+0x1e6>
 800738c:	6833      	ldr	r3, [r6, #0]
 800738e:	6820      	ldr	r0, [r4, #0]
 8007390:	1d19      	adds	r1, r3, #4
 8007392:	6031      	str	r1, [r6, #0]
 8007394:	0606      	lsls	r6, r0, #24
 8007396:	d501      	bpl.n	800739c <_printf_i+0xbc>
 8007398:	681d      	ldr	r5, [r3, #0]
 800739a:	e003      	b.n	80073a4 <_printf_i+0xc4>
 800739c:	0645      	lsls	r5, r0, #25
 800739e:	d5fb      	bpl.n	8007398 <_printf_i+0xb8>
 80073a0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80073a4:	2d00      	cmp	r5, #0
 80073a6:	da03      	bge.n	80073b0 <_printf_i+0xd0>
 80073a8:	232d      	movs	r3, #45	@ 0x2d
 80073aa:	426d      	negs	r5, r5
 80073ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80073b0:	4858      	ldr	r0, [pc, #352]	@ (8007514 <_printf_i+0x234>)
 80073b2:	230a      	movs	r3, #10
 80073b4:	e011      	b.n	80073da <_printf_i+0xfa>
 80073b6:	6821      	ldr	r1, [r4, #0]
 80073b8:	6833      	ldr	r3, [r6, #0]
 80073ba:	0608      	lsls	r0, r1, #24
 80073bc:	f853 5b04 	ldr.w	r5, [r3], #4
 80073c0:	d402      	bmi.n	80073c8 <_printf_i+0xe8>
 80073c2:	0649      	lsls	r1, r1, #25
 80073c4:	bf48      	it	mi
 80073c6:	b2ad      	uxthmi	r5, r5
 80073c8:	2f6f      	cmp	r7, #111	@ 0x6f
 80073ca:	4852      	ldr	r0, [pc, #328]	@ (8007514 <_printf_i+0x234>)
 80073cc:	6033      	str	r3, [r6, #0]
 80073ce:	bf14      	ite	ne
 80073d0:	230a      	movne	r3, #10
 80073d2:	2308      	moveq	r3, #8
 80073d4:	2100      	movs	r1, #0
 80073d6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80073da:	6866      	ldr	r6, [r4, #4]
 80073dc:	60a6      	str	r6, [r4, #8]
 80073de:	2e00      	cmp	r6, #0
 80073e0:	db05      	blt.n	80073ee <_printf_i+0x10e>
 80073e2:	6821      	ldr	r1, [r4, #0]
 80073e4:	432e      	orrs	r6, r5
 80073e6:	f021 0104 	bic.w	r1, r1, #4
 80073ea:	6021      	str	r1, [r4, #0]
 80073ec:	d04b      	beq.n	8007486 <_printf_i+0x1a6>
 80073ee:	4616      	mov	r6, r2
 80073f0:	fbb5 f1f3 	udiv	r1, r5, r3
 80073f4:	fb03 5711 	mls	r7, r3, r1, r5
 80073f8:	5dc7      	ldrb	r7, [r0, r7]
 80073fa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80073fe:	462f      	mov	r7, r5
 8007400:	42bb      	cmp	r3, r7
 8007402:	460d      	mov	r5, r1
 8007404:	d9f4      	bls.n	80073f0 <_printf_i+0x110>
 8007406:	2b08      	cmp	r3, #8
 8007408:	d10b      	bne.n	8007422 <_printf_i+0x142>
 800740a:	6823      	ldr	r3, [r4, #0]
 800740c:	07df      	lsls	r7, r3, #31
 800740e:	d508      	bpl.n	8007422 <_printf_i+0x142>
 8007410:	6923      	ldr	r3, [r4, #16]
 8007412:	6861      	ldr	r1, [r4, #4]
 8007414:	4299      	cmp	r1, r3
 8007416:	bfde      	ittt	le
 8007418:	2330      	movle	r3, #48	@ 0x30
 800741a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800741e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007422:	1b92      	subs	r2, r2, r6
 8007424:	6122      	str	r2, [r4, #16]
 8007426:	f8cd a000 	str.w	sl, [sp]
 800742a:	464b      	mov	r3, r9
 800742c:	aa03      	add	r2, sp, #12
 800742e:	4621      	mov	r1, r4
 8007430:	4640      	mov	r0, r8
 8007432:	f7ff fee7 	bl	8007204 <_printf_common>
 8007436:	3001      	adds	r0, #1
 8007438:	d14a      	bne.n	80074d0 <_printf_i+0x1f0>
 800743a:	f04f 30ff 	mov.w	r0, #4294967295
 800743e:	b004      	add	sp, #16
 8007440:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007444:	6823      	ldr	r3, [r4, #0]
 8007446:	f043 0320 	orr.w	r3, r3, #32
 800744a:	6023      	str	r3, [r4, #0]
 800744c:	4832      	ldr	r0, [pc, #200]	@ (8007518 <_printf_i+0x238>)
 800744e:	2778      	movs	r7, #120	@ 0x78
 8007450:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007454:	6823      	ldr	r3, [r4, #0]
 8007456:	6831      	ldr	r1, [r6, #0]
 8007458:	061f      	lsls	r7, r3, #24
 800745a:	f851 5b04 	ldr.w	r5, [r1], #4
 800745e:	d402      	bmi.n	8007466 <_printf_i+0x186>
 8007460:	065f      	lsls	r7, r3, #25
 8007462:	bf48      	it	mi
 8007464:	b2ad      	uxthmi	r5, r5
 8007466:	6031      	str	r1, [r6, #0]
 8007468:	07d9      	lsls	r1, r3, #31
 800746a:	bf44      	itt	mi
 800746c:	f043 0320 	orrmi.w	r3, r3, #32
 8007470:	6023      	strmi	r3, [r4, #0]
 8007472:	b11d      	cbz	r5, 800747c <_printf_i+0x19c>
 8007474:	2310      	movs	r3, #16
 8007476:	e7ad      	b.n	80073d4 <_printf_i+0xf4>
 8007478:	4826      	ldr	r0, [pc, #152]	@ (8007514 <_printf_i+0x234>)
 800747a:	e7e9      	b.n	8007450 <_printf_i+0x170>
 800747c:	6823      	ldr	r3, [r4, #0]
 800747e:	f023 0320 	bic.w	r3, r3, #32
 8007482:	6023      	str	r3, [r4, #0]
 8007484:	e7f6      	b.n	8007474 <_printf_i+0x194>
 8007486:	4616      	mov	r6, r2
 8007488:	e7bd      	b.n	8007406 <_printf_i+0x126>
 800748a:	6833      	ldr	r3, [r6, #0]
 800748c:	6825      	ldr	r5, [r4, #0]
 800748e:	6961      	ldr	r1, [r4, #20]
 8007490:	1d18      	adds	r0, r3, #4
 8007492:	6030      	str	r0, [r6, #0]
 8007494:	062e      	lsls	r6, r5, #24
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	d501      	bpl.n	800749e <_printf_i+0x1be>
 800749a:	6019      	str	r1, [r3, #0]
 800749c:	e002      	b.n	80074a4 <_printf_i+0x1c4>
 800749e:	0668      	lsls	r0, r5, #25
 80074a0:	d5fb      	bpl.n	800749a <_printf_i+0x1ba>
 80074a2:	8019      	strh	r1, [r3, #0]
 80074a4:	2300      	movs	r3, #0
 80074a6:	6123      	str	r3, [r4, #16]
 80074a8:	4616      	mov	r6, r2
 80074aa:	e7bc      	b.n	8007426 <_printf_i+0x146>
 80074ac:	6833      	ldr	r3, [r6, #0]
 80074ae:	1d1a      	adds	r2, r3, #4
 80074b0:	6032      	str	r2, [r6, #0]
 80074b2:	681e      	ldr	r6, [r3, #0]
 80074b4:	6862      	ldr	r2, [r4, #4]
 80074b6:	2100      	movs	r1, #0
 80074b8:	4630      	mov	r0, r6
 80074ba:	f7f8 fea1 	bl	8000200 <memchr>
 80074be:	b108      	cbz	r0, 80074c4 <_printf_i+0x1e4>
 80074c0:	1b80      	subs	r0, r0, r6
 80074c2:	6060      	str	r0, [r4, #4]
 80074c4:	6863      	ldr	r3, [r4, #4]
 80074c6:	6123      	str	r3, [r4, #16]
 80074c8:	2300      	movs	r3, #0
 80074ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80074ce:	e7aa      	b.n	8007426 <_printf_i+0x146>
 80074d0:	6923      	ldr	r3, [r4, #16]
 80074d2:	4632      	mov	r2, r6
 80074d4:	4649      	mov	r1, r9
 80074d6:	4640      	mov	r0, r8
 80074d8:	47d0      	blx	sl
 80074da:	3001      	adds	r0, #1
 80074dc:	d0ad      	beq.n	800743a <_printf_i+0x15a>
 80074de:	6823      	ldr	r3, [r4, #0]
 80074e0:	079b      	lsls	r3, r3, #30
 80074e2:	d413      	bmi.n	800750c <_printf_i+0x22c>
 80074e4:	68e0      	ldr	r0, [r4, #12]
 80074e6:	9b03      	ldr	r3, [sp, #12]
 80074e8:	4298      	cmp	r0, r3
 80074ea:	bfb8      	it	lt
 80074ec:	4618      	movlt	r0, r3
 80074ee:	e7a6      	b.n	800743e <_printf_i+0x15e>
 80074f0:	2301      	movs	r3, #1
 80074f2:	4632      	mov	r2, r6
 80074f4:	4649      	mov	r1, r9
 80074f6:	4640      	mov	r0, r8
 80074f8:	47d0      	blx	sl
 80074fa:	3001      	adds	r0, #1
 80074fc:	d09d      	beq.n	800743a <_printf_i+0x15a>
 80074fe:	3501      	adds	r5, #1
 8007500:	68e3      	ldr	r3, [r4, #12]
 8007502:	9903      	ldr	r1, [sp, #12]
 8007504:	1a5b      	subs	r3, r3, r1
 8007506:	42ab      	cmp	r3, r5
 8007508:	dcf2      	bgt.n	80074f0 <_printf_i+0x210>
 800750a:	e7eb      	b.n	80074e4 <_printf_i+0x204>
 800750c:	2500      	movs	r5, #0
 800750e:	f104 0619 	add.w	r6, r4, #25
 8007512:	e7f5      	b.n	8007500 <_printf_i+0x220>
 8007514:	08007691 	.word	0x08007691
 8007518:	080076a2 	.word	0x080076a2

0800751c <memmove>:
 800751c:	4288      	cmp	r0, r1
 800751e:	b510      	push	{r4, lr}
 8007520:	eb01 0402 	add.w	r4, r1, r2
 8007524:	d902      	bls.n	800752c <memmove+0x10>
 8007526:	4284      	cmp	r4, r0
 8007528:	4623      	mov	r3, r4
 800752a:	d807      	bhi.n	800753c <memmove+0x20>
 800752c:	1e43      	subs	r3, r0, #1
 800752e:	42a1      	cmp	r1, r4
 8007530:	d008      	beq.n	8007544 <memmove+0x28>
 8007532:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007536:	f803 2f01 	strb.w	r2, [r3, #1]!
 800753a:	e7f8      	b.n	800752e <memmove+0x12>
 800753c:	4402      	add	r2, r0
 800753e:	4601      	mov	r1, r0
 8007540:	428a      	cmp	r2, r1
 8007542:	d100      	bne.n	8007546 <memmove+0x2a>
 8007544:	bd10      	pop	{r4, pc}
 8007546:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800754a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800754e:	e7f7      	b.n	8007540 <memmove+0x24>

08007550 <_sbrk_r>:
 8007550:	b538      	push	{r3, r4, r5, lr}
 8007552:	4d06      	ldr	r5, [pc, #24]	@ (800756c <_sbrk_r+0x1c>)
 8007554:	2300      	movs	r3, #0
 8007556:	4604      	mov	r4, r0
 8007558:	4608      	mov	r0, r1
 800755a:	602b      	str	r3, [r5, #0]
 800755c:	f7fb f904 	bl	8002768 <_sbrk>
 8007560:	1c43      	adds	r3, r0, #1
 8007562:	d102      	bne.n	800756a <_sbrk_r+0x1a>
 8007564:	682b      	ldr	r3, [r5, #0]
 8007566:	b103      	cbz	r3, 800756a <_sbrk_r+0x1a>
 8007568:	6023      	str	r3, [r4, #0]
 800756a:	bd38      	pop	{r3, r4, r5, pc}
 800756c:	20000794 	.word	0x20000794

08007570 <memcpy>:
 8007570:	440a      	add	r2, r1
 8007572:	4291      	cmp	r1, r2
 8007574:	f100 33ff 	add.w	r3, r0, #4294967295
 8007578:	d100      	bne.n	800757c <memcpy+0xc>
 800757a:	4770      	bx	lr
 800757c:	b510      	push	{r4, lr}
 800757e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007582:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007586:	4291      	cmp	r1, r2
 8007588:	d1f9      	bne.n	800757e <memcpy+0xe>
 800758a:	bd10      	pop	{r4, pc}

0800758c <_realloc_r>:
 800758c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007590:	4607      	mov	r7, r0
 8007592:	4614      	mov	r4, r2
 8007594:	460d      	mov	r5, r1
 8007596:	b921      	cbnz	r1, 80075a2 <_realloc_r+0x16>
 8007598:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800759c:	4611      	mov	r1, r2
 800759e:	f7ff bc4d 	b.w	8006e3c <_malloc_r>
 80075a2:	b92a      	cbnz	r2, 80075b0 <_realloc_r+0x24>
 80075a4:	f7ff fbde 	bl	8006d64 <_free_r>
 80075a8:	4625      	mov	r5, r4
 80075aa:	4628      	mov	r0, r5
 80075ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80075b0:	f000 f81a 	bl	80075e8 <_malloc_usable_size_r>
 80075b4:	4284      	cmp	r4, r0
 80075b6:	4606      	mov	r6, r0
 80075b8:	d802      	bhi.n	80075c0 <_realloc_r+0x34>
 80075ba:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80075be:	d8f4      	bhi.n	80075aa <_realloc_r+0x1e>
 80075c0:	4621      	mov	r1, r4
 80075c2:	4638      	mov	r0, r7
 80075c4:	f7ff fc3a 	bl	8006e3c <_malloc_r>
 80075c8:	4680      	mov	r8, r0
 80075ca:	b908      	cbnz	r0, 80075d0 <_realloc_r+0x44>
 80075cc:	4645      	mov	r5, r8
 80075ce:	e7ec      	b.n	80075aa <_realloc_r+0x1e>
 80075d0:	42b4      	cmp	r4, r6
 80075d2:	4622      	mov	r2, r4
 80075d4:	4629      	mov	r1, r5
 80075d6:	bf28      	it	cs
 80075d8:	4632      	movcs	r2, r6
 80075da:	f7ff ffc9 	bl	8007570 <memcpy>
 80075de:	4629      	mov	r1, r5
 80075e0:	4638      	mov	r0, r7
 80075e2:	f7ff fbbf 	bl	8006d64 <_free_r>
 80075e6:	e7f1      	b.n	80075cc <_realloc_r+0x40>

080075e8 <_malloc_usable_size_r>:
 80075e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80075ec:	1f18      	subs	r0, r3, #4
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	bfbc      	itt	lt
 80075f2:	580b      	ldrlt	r3, [r1, r0]
 80075f4:	18c0      	addlt	r0, r0, r3
 80075f6:	4770      	bx	lr

080075f8 <_init>:
 80075f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075fa:	bf00      	nop
 80075fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075fe:	bc08      	pop	{r3}
 8007600:	469e      	mov	lr, r3
 8007602:	4770      	bx	lr

08007604 <_fini>:
 8007604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007606:	bf00      	nop
 8007608:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800760a:	bc08      	pop	{r3}
 800760c:	469e      	mov	lr, r3
 800760e:	4770      	bx	lr
