{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629763385589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629763385589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 23 18:03:05 2021 " "Processing started: Mon Aug 23 18:03:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629763385589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629763385589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema2 -c Problema2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema2 -c Problema2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629763385589 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1629763386048 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1629763386048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_6_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_6_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_6_to_bcd-funcional " "Found design unit 1: bin_6_to_bcd-funcional" {  } { { "bin_6_to_bcd.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/bin_6_to_bcd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629763392719 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_6_to_bcd " "Found entity 1: bin_6_to_bcd" {  } { { "bin_6_to_bcd.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/bin_6_to_bcd.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629763392719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629763392719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_1-archSum_1 " "Found design unit 1: sumador_1-archSum_1" {  } { { "sumador_1.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629763392724 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_1 " "Found entity 1: sumador_1" {  } { { "sumador_1.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_1.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629763392724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629763392724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_1_tb-arch " "Found design unit 1: sumador_1_tb-arch" {  } { { "sumador_1_tb.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_1_tb.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629763392729 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_1_tb " "Found entity 1: sumador_1_tb" {  } { { "sumador_1_tb.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_1_tb.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629763392729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629763392729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_4-archSum_4 " "Found design unit 1: sumador_4-archSum_4" {  } { { "sumador_4.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629763392734 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_4 " "Found entity 1: sumador_4" {  } { { "sumador_4.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629763392734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629763392734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_4_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_4_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_4_tb-arch " "Found design unit 1: sumador_4_tb-arch" {  } { { "sumador_4_tb.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4_tb.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629763392739 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_4_tb " "Found entity 1: sumador_4_tb" {  } { { "sumador_4_tb.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4_tb.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629763392739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629763392739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_4_fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_4_fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_4_fpga-archSum_4 " "Found design unit 1: sumador_4_fpga-archSum_4" {  } { { "sumador_4_fpga.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4_fpga.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629763392743 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_4_fpga " "Found entity 1: sumador_4_fpga" {  } { { "sumador_4_fpga.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4_fpga.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629763392743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629763392743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 to_7seg-Behavioral " "Found design unit 1: to_7seg-Behavioral" {  } { { "to_7seg.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/to_7seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629763392749 ""} { "Info" "ISGN_ENTITY_NAME" "1 to_7seg " "Found entity 1: to_7seg" {  } { { "to_7seg.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/to_7seg.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629763392749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629763392749 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sumador_4_fpga " "Elaborating entity \"sumador_4_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1629763392781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sumador_1 sumador_1:sum0 A:archsum_1 " "Elaborating entity \"sumador_1\" using architecture \"A:archsum_1\" for hierarchy \"sumador_1:sum0\"" {  } { { "sumador_4_fpga.vhd" "sum0" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4_fpga.vhd" 38 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629763392783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_6_to_bcd bin_6_to_bcd:deco " "Elaborating entity \"bin_6_to_bcd\" for hierarchy \"bin_6_to_bcd:deco\"" {  } { { "sumador_4_fpga.vhd" "deco" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4_fpga.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629763392786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_7seg to_7seg:seg1 " "Elaborating entity \"to_7seg\" for hierarchy \"to_7seg:seg1\"" {  } { { "sumador_4_fpga.vhd" "seg1" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4_fpga.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629763392788 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "bin_6_to_bcd:deco\|Ram0 " "RAM logic \"bin_6_to_bcd:deco\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "bin_6_to_bcd.vhd" "Ram0" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/bin_6_to_bcd.vhd" 22 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1629763393021 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1629763393021 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[5\] GND " "Pin \"hex2\[5\]\" is stuck at GND" {  } { { "sumador_4_fpga.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4_fpga.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629763393331 "|sumador_4_fpga|hex2[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1629763393331 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1629763393399 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1629763393667 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629763393667 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1629763393697 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1629763393697 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1629763393697 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1629763393697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629763393709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 23 18:03:13 2021 " "Processing ended: Mon Aug 23 18:03:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629763393709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629763393709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629763393709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629763393709 ""}
