// Seed: 1284308417
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  input id_6;
  inout id_5;
  inout id_4;
  output id_3;
  output id_2;
  inout id_1;
  assign id_2 = id_4;
  assign id_7 = 1;
  always @(posedge id_1 or posedge id_6)
    case (1)
      id_1: id_4 = id_6;
      id_4: id_4 = id_6;
      default: begin
        id_4 <= id_6;
        if (1) id_4 <= 1 == 1;
      end
    endcase
endmodule
