FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"V3P3\G";
2"GND\G";
3"MTCA_MIMIC_DATA_RDY_MZ";
4"I2C_SDA";
5"GPIO1";
6"I2C_SCL";
7"LE2_MZ";
8"MUX_ENABLE_MZ";
9"CNTRL_RDY_MZ";
10"JTAG_TCK";
11"JTAG_TDO";
12"PWR_EN";
13"GND\G";
14"GND\G";
15"SCALER4_MZ";
16"SCALER5_MZ";
17"SCALER6_MZ";
18"CLK100_IN_MZ";
19"BCKP_CLK_IN_USE_MZ";
20"GENERIC_PULSE_MZ";
21"VBAT";
22"JX1_SE_0";
23"VCCIO\G";
24"VCCIO\G";
25"VCCIO\G";
26"VCCIO\G";
27"CLOCKS_DATA_RDY_MZ";
28"RESET_CLK_MZ";
29"CLK100_IN";
30"BCKP_CLK_IN_USE";
31"GND\G";
32"GND\G";
33"EXT_TRIG<7>";
34"GENERIC_DELAY_IN";
35"SMELLIE_PRE_DELAY";
36"TELLIE_PRE_DELAY";
37"GND\G";
38"V3P3\G";
39"CAEN_DATA_RDY";
40"GENERIC_PULSE";
41"GENERIC_DELAY_OUT";
42"CLOCKS_DATA_RDY";
43"RESET_CLK";
44"TELLIE_PULSE";
45"SMELLIE_PULSE";
46"TELLIE_DELAY";
47"SMELLIE_DELAY";
48"UN$1$LEDL$I102$A";
49"VCC\G";
50"VCC\G";
51"GND\G";
52"V3P3\G";
53"VCC\G";
54"VCC\G";
55"V3P3";
56"GND\G";
57"V3P3\G";
58"V3P3\G";
59"EXT_TRIG<1>";
60"V3P3\G";
61"EXT_TRIG<0>";
62"SCALER<4>";
63"SCALER<5>";
64"READ_CNTRL_REG_BIT";
65"SCALER<6>";
66"TUBII_RT_OUT";
67"CNTRL_REG_CHK";
68"JX1_GUIDE_PIN2";
69"GND\G";
70"GND\G";
71"GND\G";
72"SPKR";
73"UNNUSED_MZ<0>";
74"V3P3\G";
75"V3P3\G";
76"MTCA_MIMIC_TRIG2";
77"GT";
78"SYNC24";
79"GND\G";
80"UNNUSED_MZ<2>";
81"UNNUSED_MZ<4>";
82"UNNUSED_MZ<6>";
83"CLK";
84"MTCA_MIMIC_DATA_RDY";
85"DATA";
86"UNNUSED_MZ<3>";
87"VCC\G";
88"SYNC";
89"EXT_TRIG<15>";
90"JX1_GUIDE_PIN1";
91"UNNUSED_MZ<7>";
92"V3P3\G";
93"UNNUSED_MZ<8>";
94"UNNUSED_MZ<9>";
95"UNNUSED_MZ<10>";
96"UNNUSED_MZ<11>";
97"UNNUSED_MZ<12>";
98"UNNUSED_MZ<13>";
99"UNNUSED_MZ<15>";
100"UNNUSED_MZ<14>";
101"EXT_TRIG<4>";
102"EXT_TRIG<5>";
103"UNNUSED_MZ<1>";
104"SMELLIE_PULSE_MZ";
105"SPKR_MZ";
106"CLK_MZ";
107"DATA_MZ";
108"GND\G";
109"MTCA_MIMIC_TRIG1";
110"EXT_TRIG<12>";
111"TELLIE_DELAY_MZ";
112"TELLIE_PULSE_MZ";
113"EXT_TRIG<9>";
114"EXT_TRIG<14>";
115"EXT_TRIG<13>";
116"UNNUSED_MZ<5>";
117"EXT_TRIG<11>";
118"EXT_TRIG<8>";
119"SYNC_MZ";
120"MUX_ENABLE";
121"LE<2>";
122"VCC\G";
123"GND\G";
124"SMELLIE_DELAY_MZ";
125"EXT_TRIG<3>";
126"EXT_TRIG<2>";
127"VCC\G";
128"JX2_GUIDE_PIN1";
129"READ_CNTRL_REG_BIT_MZ";
130"VCC\G";
131"EXT_TRIG<6>";
132"SYNC24_MZ";
133"V3P3\G";
134"GT_MZ";
135"EXT_TRIG<10>";
136"VCC\G";
137"JX2_GUIDE_PIN2";
138"CNTRL_REG_CHK_MZ";
139"GENERIC_DELAY_OUT_MZ";
140"GND\G";
141"GPIO4";
142"GPIO2";
143"GPIO0";
144"CAEN_DATA_RDY_MZ";
145"JTAG_TDI";
146"CARRIER_SRST#";
147"TUBII_RT_OUT_MZ";
148"MZ_HAPPY";
149"UN$1$FCI61083-101400LF$I23$14";
150"FPGA_DONE";
151"LE<1>";
152"CNTRL_RDY";
153"LE<0>";
154"JTAG_TMS";
155"MTCA_MIMIC_TRIG1_MZ";
156"MTCA_MIMIC_TRIG2_MZ";
157"PWR_GOOD";
158"JX2_SE_0";
159"INIT#";
160"JX1_SE_1";
161"JX2_SE_1";
162"VCC\G";
163"SMELLIE_PRE_DELAY_MZ";
164"TELLIE_PRE_DELAY_MZ";
165"LE0_MZ";
166"LE1_MZ";
167"V3P3\G";
168"UN$1$BSS138$I128$1";
169"V3P3\G";
170"VCC\G";
171"VCC\G";
172"GPIO3";
173"GPIO5";
174"GENERIC_DELAY_IN_MZ";
175"GND\G";
176"GND\G";
177"VCC_IO_EN";
178"GND\G";
179"VCCIO_EN_0";
180"UN$1$74LV06A$I237$VCC";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
$LOCATION"U5"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LIB"misc";
"102"
$PN"102"90;
"100"
$PN"100"0;
"96"
$PN"96"2;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"2;
"88"
$PN"88"0;
"84"
$PN"84"91;
"82"
$PN"82"82;
"80"
$PN"80"24;
"76"
$PN"76"116;
"78"
$PN"78"24;
"74"
$PN"74"81;
"72"
$PN"72"2;
"70"
$PN"70"86;
"66"
$PN"66"2;
"68"
$PN"68"80;
"64"
$PN"64"103;
"62"
$PN"62"73;
"60"
$PN"60"87;
"58"
$PN"58"87;
"56"
$PN"56"0;
"52"
$PN"52"2;
"50"
$PN"50"111;
"54"
$PN"54"124;
"48"
$PN"48"104;
"46"
$PN"46"2;
"42"
$PN"42"105;
"40"
$PN"40"2;
"44"
$PN"44"112;
"38"
$PN"38"106;
"36"
$PN"36"107;
"34"
$PN"34"2;
"32"
$PN"32"3;
"30"
$PN"30"155;
"28"
$PN"28"2;
"26"
$PN"26"156;
"24"
$PN"24"134;
"22"
$PN"22"2;
"20"
$PN"20"119;
"18"
$PN"18"132;
"16"
$PN"16"2;
"14"
$PN"14"161;
"12"
$PN"12"162;
"10"
$PN"10"179;
"8"
$PN"8"173;
"6"
$PN"6"172;
"4"
$PN"4"5;
"2"
$PN"2"4;
"101"
$PN"101"68;
"99"
$PN"99"0;
"95"
$PN"95"2;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"2;
"87"
$PN"87"0;
"83"
$PN"83"89;
"81"
$PN"81"110;
"79"
$PN"79"25;
"75"
$PN"75"115;
"77"
$PN"77"2;
"73"
$PN"73"114;
"71"
$PN"71"2;
"69"
$PN"69"117;
"65"
$PN"65"2;
"67"
$PN"67"118;
"63"
$PN"63"113;
"61"
$PN"61"135;
"59"
$PN"59"136;
"57"
$PN"57"136;
"55"
$PN"55"8;
"51"
$PN"51"2;
"49"
$PN"49"166;
"53"
$PN"53"7;
"47"
$PN"47"165;
"45"
$PN"45"2;
"41"
$PN"41"0;
"39"
$PN"39"2;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"2;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"2;
"25"
$PN"25"0;
"23"
$PN"23"174;
"21"
$PN"21"2;
"19"
$PN"19"164;
"15"
$PN"15"2;
"17"
$PN"17"163;
"13"
$PN"13"158;
"9"
$PN"9"159;
"11"
$PN"11"157;
"5"
$PN"5"142;
"7"
$PN"7"141;
"3"
$PN"3"143;
"1"
$PN"1"6;
%"LED_L"
"1","(175,3450)","1","misc","I102";
;
$LOCATION"D15"
CDS_LOCATION"D15"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"LED"
ABBREV"LED"
NEEDS_NO_SIZE"TRUE";
"A\NAC"
$PN"2"48;
"B\NAC"
$PN"1"14;
%"RSMD0805"
"1","(400,3450)","0","resistors","I103";
;
$LOCATION"R367"
CDS_LOCATION"R367"
$SEC"1"
CDS_SEC"1"
VALUE"100"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"48;
"B<0>"
$PN"2"148;
%"74LV07A"
"1","(-3550,2950)","0","ttl","I104";
;
$LOCATION"U76"
CDS_LOCATION"U76"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150";
"VCC"
$PN"14"133;
"GND"
$PN"7"79;
"Y6"
$PN"12"0;
"Y5"
$PN"10"156;
"Y4"
$PN"8"155;
"Y3"
$PN"6"134;
"Y2"
$PN"4"119;
"Y1"
$PN"2"132;
"A6"
$PN"13"76;
"A5"
$PN"11"76;
"A4"
$PN"9"109;
"A3"
$PN"5"77;
"A2"
$PN"3"88;
"A1"
$PN"1"78;
%"INPORT"
"1","(-4275,3075)","0","standard","I105";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"78;
%"INPORT"
"1","(-4275,3025)","0","standard","I106";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"88;
%"INPORT"
"1","(-4275,2975)","0","standard","I107";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"77;
%"INPORT"
"1","(-4275,2925)","0","standard","I108";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"109;
%"INPORT"
"1","(-4275,2875)","0","standard","I109";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"76;
%"RSMD0603"
"1","(-3275,3675)","1","resistors","I111";
;
$LOCATION"R140"
CDS_LOCATION"R140"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"132;
"B<0>"
$PN"2"92;
%"RSMD0603"
"1","(-3225,3675)","1","resistors","I112";
;
$LOCATION"R141"
CDS_LOCATION"R141"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"119;
"B<0>"
$PN"2"92;
%"RSMD0603"
"1","(-3100,3675)","1","resistors","I113";
;
$LOCATION"R142"
CDS_LOCATION"R142"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"134;
"B<0>"
$PN"2"92;
%"RSMD0603"
"1","(-3075,3675)","1","resistors","I114";
;
$LOCATION"R143"
CDS_LOCATION"R143"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"156;
"B<0>"
$PN"2"92;
%"RSMD0603"
"1","(-3050,3675)","1","resistors","I115";
;
$LOCATION"R144"
CDS_LOCATION"R144"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"155;
"B<0>"
$PN"2"92;
%"CSMD0603"
"1","(-3525,3425)","0","capacitors","I116";
;
$LOCATION"C203"
CDS_LOCATION"C203"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"
$PN"2"133;
"A<0>"
$PN"1"79;
%"74LV07A"
"1","(3250,2775)","2","ttl","I117";
;
$LOCATION"U161"
CDS_LOCATION"U161"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl";
"VCC"
$PN"14"55;
"GND"
$PN"7"69;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"0;
"Y3"
$PN"6"0;
"Y2"
$PN"4"19;
"Y1"
$PN"2"18;
"A6"
$PN"13"31;
"A5"
$PN"11"31;
"A4"
$PN"9"31;
"A3"
$PN"5"31;
"A2"
$PN"3"29;
"A1"
$PN"1"30;
%"INPORT"
"1","(3025,2350)","0","standard","I118";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"30;
%"INPORT"
"1","(3025,2450)","0","standard","I119";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"29;
%"CSMD0603"
"1","(3250,3250)","0","capacitors","I120";
;
$LOCATION"C206"
CDS_LOCATION"C206"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"69;
"A<0>"
$PN"1"55;
%"BSS138"
"1","(2140,4585)","0","transistors","I128";
;
$LOCATION"U218"
CDS_LOCATION"U218"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-150,150,100,-100"
CDS_LIB"transistors";
"1"
$PN"1"168;
"2"
$PN"2"13;
"3"
$PN"3"12;
%"RSMD0805"
"1","(1900,4775)","0","resistors","I129";
;
$LOCATION"R420"
CDS_LOCATION"R420"
$SEC"1"
CDS_SEC"1"
VALUE"NS"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"169;
"B<0>"
$PN"2"12;
%"RSMD0805"
"1","(1575,4575)","0","resistors","I130";
;
$LOCATION"R418"
CDS_LOCATION"R418"
$SEC"1"
CDS_SEC"1"
VALUE"1000"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"170;
"B<0>"
$PN"2"168;
%"RSMD0805"
"1","(1750,4425)","1","resistors","I131";
;
$LOCATION"R419"
CDS_LOCATION"R419"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"
$PN"1"13;
"B<0>"
$PN"2"168;
%"CSMD0805"
"1","(1875,4425)","1","capacitors","I132";
;
$LOCATION"C217"
CDS_LOCATION"C217"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0805"
VALUE"5PF"
TOL"5%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"
$PN"2"168;
"A<0>"
$PN"1"13;
%"TESTPOINT_L"
"1","(-3600,4525)","2","misc","I133";
;
$LOCATION"TP53"
CDS_LOCATION"TP53"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"
$PN"1"179;
%"TESTPOINT_L"
"1","(2325,4775)","0","misc","I134";
;
$LOCATION"TP52"
CDS_LOCATION"TP52"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"12;
%"74LV07A"
"1","(-3550,2350)","2","ttl","I135";
;
$LOCATION"U221"
CDS_LOCATION"U221"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl";
"VCC"
$PN"14"75;
"GND"
$PN"7"108;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"72;
"Y3"
$PN"6"83;
"Y2"
$PN"4"85;
"Y1"
$PN"2"84;
"A6"
$PN"13"70;
"A5"
$PN"11"70;
"A4"
$PN"9"105;
"A3"
$PN"5"106;
"A2"
$PN"3"107;
"A1"
$PN"1"3;
%"74LV07A"
"1","(-3550,1825)","2","ttl","I136";
;
$LOCATION"U222"
CDS_LOCATION"U222"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl";
"VCC"
$PN"14"74;
"GND"
$PN"7"71;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"47;
"Y3"
$PN"6"46;
"Y2"
$PN"4"45;
"Y1"
$PN"2"44;
"A6"
$PN"13"37;
"A5"
$PN"11"37;
"A4"
$PN"9"124;
"A3"
$PN"5"111;
"A2"
$PN"3"104;
"A1"
$PN"1"112;
%"OUTPORT"
"1","(-4200,2475)","2","standard","I138";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"84;
%"OUTPORT"
"1","(-4200,2425)","2","standard","I139";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"85;
%"OUTPORT"
"1","(-4200,2375)","2","standard","I140";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"83;
%"OUTPORT"
"1","(-4200,2325)","2","standard","I141";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"72;
%"OUTPORT"
"1","(-4175,1975)","2","standard","I142";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"44;
%"OUTPORT"
"1","(-4175,1925)","2","standard","I143";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"45;
%"OUTPORT"
"1","(-4175,1875)","2","standard","I144";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"46;
%"OUTPORT"
"1","(-4175,1825)","2","standard","I145";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"47;
%"CSMD0603"
"1","(-3575,2750)","0","capacitors","I146";
;
$LOCATION"C218"
CDS_LOCATION"C218"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"
$PN"2"108;
"A<0>"
$PN"1"75;
%"CSMD0603"
"1","(-3550,2175)","0","capacitors","I147";
;
$LOCATION"C219"
CDS_LOCATION"C219"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"71;
"A<0>"
$PN"1"74;
%"RSMD0805"
"1","(-3825,1650)","1","resistors","I149";
;
$LOCATION"R431"
CDS_LOCATION"R431"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"49;
"B<0>"
$PN"2"44;
%"RSMD0805"
"1","(-3875,1650)","1","resistors","I150";
;
$LOCATION"R430"
CDS_LOCATION"R430"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"49;
"B<0>"
$PN"2"45;
%"RSMD0805"
"1","(-3925,1650)","1","resistors","I151";
;
$LOCATION"R428"
CDS_LOCATION"R428"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"49;
"B<0>"
$PN"2"46;
%"RSMD0805"
"1","(-3975,1650)","1","resistors","I152";
;
$LOCATION"R426"
CDS_LOCATION"R426"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"49;
"B<0>"
$PN"2"47;
%"RSMD0805"
"1","(-3900,2200)","1","resistors","I153";
;
$LOCATION"R429"
CDS_LOCATION"R429"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"50;
"B<0>"
$PN"2"84;
%"RSMD0805"
"1","(-3950,2200)","1","resistors","I154";
;
$LOCATION"R427"
CDS_LOCATION"R427"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"50;
"B<0>"
$PN"2"85;
%"RSMD0805"
"1","(-4000,2200)","1","resistors","I155";
;
$LOCATION"R425"
CDS_LOCATION"R425"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"50;
"B<0>"
$PN"2"83;
%"RSMD0805"
"1","(-4050,2200)","1","resistors","I156";
;
$LOCATION"R424"
CDS_LOCATION"R424"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"50;
"B<0>"
$PN"2"72;
%"74LV07A"
"1","(2950,3775)","0","ttl","I157";
;
$LOCATION"U223"
CDS_LOCATION"U223"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl";
"VCC"
$PN"14"38;
"GND"
$PN"7"32;
"Y6"
$PN"12"0;
"Y5"
$PN"10"43;
"Y4"
$PN"8"42;
"Y3"
$PN"6"41;
"Y2"
$PN"4"40;
"Y1"
$PN"2"39;
"A6"
$PN"13"0;
"A5"
$PN"11"28;
"A4"
$PN"9"27;
"A3"
$PN"5"139;
"A2"
$PN"3"20;
"A1"
$PN"1"144;
%"OUTPORT"
"1","(3475,3900)","0","standard","I158";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"39;
%"OUTPORT"
"1","(3475,3850)","0","standard","I159";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"40;
%"OUTPORT"
"1","(3475,3800)","0","standard","I160";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"41;
%"OUTPORT"
"1","(3475,3750)","0","standard","I161";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"42;
%"OUTPORT"
"1","(3475,3700)","0","standard","I162";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"43;
%"CSMD0603"
"1","(2950,4275)","0","capacitors","I163";
;
$LOCATION"C220"
CDS_LOCATION"C220"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VALUE"0.1UF"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"
$PN"2"38;
"A<0>"
$PN"1"32;
%"RSMD0805"
"1","(3375,4125)","1","resistors","I164";
;
$LOCATION"R436"
CDS_LOCATION"R436"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"43;
"B<0>"
$PN"2"53;
%"RSMD0805"
"1","(3350,4125)","1","resistors","I165";
;
$LOCATION"R435"
CDS_LOCATION"R435"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"42;
"B<0>"
$PN"2"53;
%"RSMD0805"
"1","(3325,4125)","1","resistors","I166";
;
$LOCATION"R434"
CDS_LOCATION"R434"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"41;
"B<0>"
$PN"2"53;
%"RSMD0805"
"1","(3300,4125)","1","resistors","I167";
;
$LOCATION"R433"
CDS_LOCATION"R433"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"40;
"B<0>"
$PN"2"53;
%"RSMD0805"
"1","(3250,4125)","1","resistors","I168";
;
$LOCATION"R432"
CDS_LOCATION"R432"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"39;
"B<0>"
$PN"2"53;
%"74LV07A"
"1","(-1100,4400)","0","ttl","I169";
;
$LOCATION"U224"
CDS_LOCATION"U224"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl";
"VCC"
$PN"14"52;
"GND"
$PN"7"51;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"0;
"Y3"
$PN"6"174;
"Y2"
$PN"4"164;
"Y1"
$PN"2"163;
"A6"
$PN"13"175;
"A5"
$PN"11"175;
"A4"
$PN"9"175;
"A3"
$PN"5"34;
"A2"
$PN"3"36;
"A1"
$PN"1"35;
%"CSMD0603"
"1","(-1075,4775)","0","capacitors","I170";
;
$LOCATION"C221"
CDS_LOCATION"C221"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"
$PN"2"52;
"A<0>"
$PN"1"51;
%"INPORT"
"1","(-1675,4525)","0","standard","I171";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"35;
%"INPORT"
"1","(-1675,4475)","0","standard","I172";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"36;
%"INPORT"
"1","(-1675,4425)","0","standard","I173";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"34;
%"74LV07A"
"1","(75,4450)","0","ttl","I174";
;
$LOCATION"U225"
CDS_LOCATION"U225"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl";
"VCC"
$PN"14"167;
"GND"
$PN"7"140;
"Y6"
$PN"12"0;
"Y5"
$PN"10"152;
"Y4"
$PN"8"120;
"Y3"
$PN"6"121;
"Y2"
$PN"4"151;
"Y1"
$PN"2"153;
"A6"
$PN"13"123;
"A5"
$PN"11"9;
"A4"
$PN"9"8;
"A3"
$PN"5"7;
"A2"
$PN"3"166;
"A1"
$PN"1"165;
%"OUTPORT"
"1","(600,4575)","0","standard","I175";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"153;
%"OUTPORT"
"1","(600,4525)","0","standard","I176";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"151;
%"OUTPORT"
"1","(600,4475)","0","standard","I177";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"121;
%"OUTPORT"
"1","(600,4425)","0","standard","I178";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"120;
%"RSMD0603"
"1","(-775,4300)","1","resistors","I179";
;
$LOCATION"R437"
CDS_LOCATION"R437"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"58;
"B<0>"
$PN"2"174;
%"RSMD0603"
"1","(-725,4300)","1","resistors","I180";
;
$LOCATION"R438"
CDS_LOCATION"R438"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"58;
"B<0>"
$PN"2"164;
%"RSMD0603"
"1","(-675,4300)","1","resistors","I181";
;
$LOCATION"R439"
CDS_LOCATION"R439"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"58;
"B<0>"
$PN"2"163;
%"RSMD0603"
"1","(525,4150)","1","resistors","I183";
;
$LOCATION"R443"
CDS_LOCATION"R443"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%";
"A<0>"
$PN"1"122;
"B<0>"
$PN"2"153;
%"RSMD0603"
"1","(475,4175)","1","resistors","I184";
;
$LOCATION"R442"
CDS_LOCATION"R442"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"122;
"B<0>"
$PN"2"151;
%"RSMD0603"
"1","(375,4150)","1","resistors","I185";
;
$LOCATION"R440"
CDS_LOCATION"R440"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"122;
"B<0>"
$PN"2"120;
%"RSMD0603"
"1","(425,4150)","1","resistors","I186";
;
$LOCATION"R441"
CDS_LOCATION"R441"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"122;
"B<0>"
$PN"2"121;
%"CSMD0603"
"1","(100,4825)","0","capacitors","I187";
;
$LOCATION"C222"
CDS_LOCATION"C222"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"167;
"A<0>"
$PN"1"140;
%"OUTPORT"
"1","(600,4375)","0","standard","I188";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"152;
%"RSMD0603"
"1","(325,4150)","1","resistors","I189";
;
$LOCATION"R444"
CDS_LOCATION"R444"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"122;
"B<0>"
$PN"2"152;
%"74LVC07A"
"1","(175,725)","0","ttl","I190";
;
$LOCATION"U226"
CDS_LOCATION"U226"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150";
"VCC"
$PN"14"57;
"GND"
$PN"7"56;
"Y6"
$PN"12"66;
"Y5"
$PN"10"138;
"Y4"
$PN"8"64;
"Y3"
$PN"6"63;
"Y2"
$PN"4"65;
"Y1"
$PN"2"62;
"A6"
$PN"13"147;
"A5"
$PN"11"67;
"A4"
$PN"9"129;
"A3"
$PN"5"17;
"A2"
$PN"3"16;
"A1"
$PN"1"15;
%"INPORT"
"1","(-650,650)","0","standard","I191";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"67;
%"OUTPORT"
"1","(1150,850)","0","standard","I192";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"62;
%"OUTPORT"
"1","(1150,750)","0","standard","I193";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"63;
%"OUTPORT"
"1","(1150,800)","0","standard","I194";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"65;
%"OUTPORT"
"1","(1150,700)","0","standard","I195";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"64;
%"OUTPORT"
"1","(1125,625)","0","standard","I196";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"66;
%"CSMD0603"
"1","(200,1075)","0","capacitors","I197";
;
$LOCATION"C223"
CDS_LOCATION"C223"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"
$PN"2"56;
"A<0>"
$PN"1"57;
%"RSMD0603"
"1","(-100,325)","1","resistors","I198";
;
$LOCATION"R445"
CDS_LOCATION"R445"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"60;
"B<0>"
$PN"2"138;
%"RSMD0603"
"1","(900,1075)","2","resistors","I200";
;
$LOCATION"R448"
CDS_LOCATION"R448"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"127;
"B<0>"
$PN"2"62;
%"RSMD0603"
"1","(1150,1050)","2","resistors","I201";
;
$LOCATION"R450"
CDS_LOCATION"R450"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"127;
"B<0>"
$PN"2"65;
%"RSMD0603"
"1","(775,1025)","2","resistors","I202";
;
$LOCATION"R446"
CDS_LOCATION"R446"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"127;
"B<0>"
$PN"2"63;
%"RSMD0603"
"1","(1050,1000)","2","resistors","I203";
;
$LOCATION"R449"
CDS_LOCATION"R449"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"127;
"B<0>"
$PN"2"64;
%"RSMD0603"
"1","(825,975)","2","resistors","I204";
;
$LOCATION"R447"
CDS_LOCATION"R447"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"127;
"B<0>"
$PN"2"66;
%"OUTPORT"
"1","(-2625,2350)","2","standard","I205";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"73;
%"OUTPORT"
"1","(-2625,2300)","2","standard","I206";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"103;
%"OUTPORT"
"1","(-2625,2200)","2","standard","I207";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"80;
%"OUTPORT"
"1","(-2625,2150)","2","standard","I208";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"86;
%"OUTPORT"
"1","(-2625,2050)","2","standard","I209";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"81;
%"OUTPORT"
"1","(-2625,2000)","2","standard","I210";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"116;
%"OUTPORT"
"1","(-2625,1850)","2","standard","I211";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"82;
%"OUTPORT"
"1","(-2625,1800)","2","standard","I212";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"91;
%"TESTPOINT_L"
"1","(300,3850)","2","misc","I227";
;
$LOCATION"TP67"
CDS_LOCATION"TP67"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"154;
%"TESTPOINT_L"
"1","(300,3550)","2","misc","I228";
;
$LOCATION"TP68"
CDS_LOCATION"TP68"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"149;
%"OUTPORT"
"1","(2500,2350)","0","standard","I229";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"93;
%"FCI_61083-101400LF"
"1","(1450,2500)","0","misc","I23";
;
$LOCATION"U65"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300";
"102"
$PN"102"128;
"100"
$PN"100"0;
"96"
$PN"96"14;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"14;
"88"
$PN"88"0;
"84"
$PN"84"61;
"82"
$PN"82"59;
"80"
$PN"80"26;
"76"
$PN"76"126;
"78"
$PN"78"26;
"74"
$PN"74"125;
"72"
$PN"72"14;
"70"
$PN"70"101;
"66"
$PN"66"14;
"68"
$PN"68"102;
"64"
$PN"64"131;
"62"
$PN"62"33;
"60"
$PN"60"130;
"58"
$PN"58"130;
"56"
$PN"56"0;
"52"
$PN"52"14;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"14;
"42"
$PN"42"0;
"40"
$PN"40"14;
"44"
$PN"44"0;
"38"
$PN"38"9;
"36"
$PN"36"129;
"34"
$PN"34"14;
"32"
$PN"32"138;
"30"
$PN"30"17;
"28"
$PN"28"14;
"26"
$PN"26"16;
"24"
$PN"24"15;
"22"
$PN"22"14;
"20"
$PN"20"147;
"18"
$PN"18"148;
"16"
$PN"16"14;
"14"
$PN"14"149;
"12"
$PN"12"0;
"10"
$PN"10"160;
"8"
$PN"8"150;
"6"
$PN"6"146;
"4"
$PN"4"145;
"2"
$PN"2"154;
"101"
$PN"101"137;
"99"
$PN"99"0;
"95"
$PN"95"14;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"14;
"87"
$PN"87"0;
"83"
$PN"83"99;
"81"
$PN"81"100;
"79"
$PN"79"23;
"75"
$PN"75"98;
"77"
$PN"77"14;
"73"
$PN"73"97;
"71"
$PN"71"14;
"69"
$PN"69"96;
"65"
$PN"65"14;
"67"
$PN"67"95;
"63"
$PN"63"94;
"61"
$PN"61"93;
"59"
$PN"59"54;
"57"
$PN"57"54;
"55"
$PN"55"0;
"51"
$PN"51"14;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"28;
"45"
$PN"45"14;
"41"
$PN"41"19;
"39"
$PN"39"14;
"43"
$PN"43"18;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"14;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"14;
"25"
$PN"25"27;
"23"
$PN"23"139;
"21"
$PN"21"14;
"19"
$PN"19"20;
"15"
$PN"15"14;
"17"
$PN"17"144;
"13"
$PN"13"0;
"9"
$PN"9"22;
"11"
$PN"11"0;
"5"
$PN"5"12;
"7"
$PN"7"21;
"3"
$PN"3"11;
"1"
$PN"1"10;
%"OUTPORT"
"1","(2500,2300)","0","standard","I230";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"94;
%"OUTPORT"
"1","(2500,2200)","0","standard","I231";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"95;
%"OUTPORT"
"1","(2500,2150)","0","standard","I232";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"96;
%"OUTPORT"
"1","(2500,2050)","0","standard","I233";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"97;
%"OUTPORT"
"1","(2500,2000)","0","standard","I234";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"98;
%"OUTPORT"
"1","(2500,1850)","0","standard","I235";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"100;
%"OUTPORT"
"1","(2500,1800)","0","standard","I236";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"99;
%"74LV06A"
"1","(-2875,4400)","0","ttl","I237";
;
$LOCATION"U219"
CDS_LOCATION"U219"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150";
"GND"
$PN"7"176;
"VCC"
$PN"14"180;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"0;
"Y3"
$PN"6"0;
"Y2"
$PN"4"0;
"Y1"
$PN"2"177;
"A6"
$PN"13"178;
"A5"
$PN"11"178;
"A4"
$PN"9"178;
"A3"
$PN"5"178;
"A2"
$PN"3"178;
"A1"
$PN"1"179;
%"CSMD0603"
"1","(-2850,4800)","0","capacitors","I238";
;
$LOCATION"C224"
CDS_LOCATION"C224"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"176;
"A<0>"
$PN"1"180;
%"RSMD0603"
"1","(-2325,4375)","1","resistors","I239";
;
$LOCATION"R421"
CDS_LOCATION"R421"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%";
"A<0>"
$PN"1"171;
"B<0>"
$PN"2"177;
%"OUTPORT"
"1","(-2125,4525)","0","standard","I240";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"177;
%"TESTPOINT_L"
"1","(300,3800)","2","misc","I241";
;
$LOCATION"TP64"
CDS_LOCATION"TP64"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"145;
%"TESTPOINT_L"
"1","(300,3750)","2","misc","I242";
;
$LOCATION"TP65"
CDS_LOCATION"TP65"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"146;
%"TESTPOINT_L"
"1","(300,3700)","2","misc","I243";
;
$LOCATION"TP66"
CDS_LOCATION"TP66"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"150;
%"TESTPOINT_L"
"1","(2550,3850)","0","misc","I244";
;
$LOCATION"TP69"
CDS_LOCATION"TP69"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"10;
%"TESTPOINT_L"
"1","(2550,3800)","0","misc","I245";
;
$LOCATION"TP70"
CDS_LOCATION"TP70"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"11;
%"TESTPOINT_L"
"1","(2550,3700)","0","misc","I247";
;
$LOCATION"TP71"
CDS_LOCATION"TP71"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"21;
%"TESTPOINT_L"
"1","(2550,3650)","0","misc","I248";
;
$LOCATION"TP72"
CDS_LOCATION"TP72"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"22;
%"TESTPOINT_L"
"1","(-600,3850)","0","misc","I249";
;
$LOCATION"TP60"
CDS_LOCATION"TP60"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"
$PN"1"6;
%"TESTPOINT_L"
"1","(-600,3600)","0","misc","I250";
;
$LOCATION"TP62"
CDS_LOCATION"TP62"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"
$PN"1"157;
%"TESTPOINT_L"
"1","(-600,3550)","0","misc","I251";
;
$LOCATION"TP63"
CDS_LOCATION"TP63"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"
$PN"1"158;
%"TESTPOINT_L"
"1","(-600,3650)","0","misc","I252";
;
$LOCATION"TP61"
CDS_LOCATION"TP61"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"159;
%"TESTPOINT_L"
"1","(-2850,3850)","2","misc","I253";
;
$LOCATION"TP54"
CDS_LOCATION"TP54"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"4;
%"TESTPOINT_L"
"1","(-2850,3550)","2","misc","I254";
;
$LOCATION"TP59"
CDS_LOCATION"TP59"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"161;
%"LED_1206"
"1","(-3275,4800)","5","misc","I255";
;
$LOCATION"LED4"
CDS_LOCATION"LED4"
$SEC"1"
CDS_SEC"1"
COLOR"RED"
VALUE"RED"
PACKTYPE"1206"
VOLTAGE"16V"
CDS_LMAN_SYM_OUTLINE"-25,75,100,-25"
NEEDS_NO_SIZE"TRUE"
ABBREV"LED"
TITLE"LED"
CDS_LIB"misc";
"A"
$PN"2"1;
"B"
$PN"1"180;
%"TESTPOINT_L"
"1","(-2350,4750)","7","misc","I256";
;
$LOCATION"TP40"
CDS_LOCATION"TP40"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"
$PN"1"177;
%"TESTPOINT_L"
"1","(-3075,4900)","7","misc","I257";
;
$LOCATION"TP41"
CDS_LOCATION"TP41"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"180;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"135;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"113;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"118;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"117;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"114;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"115;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"110;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"89;
%"INPORT"
"1","(350,2350)","0","standard","I54";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"33;
%"INPORT"
"1","(350,2300)","0","standard","I55";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"131;
%"INPORT"
"1","(350,2200)","0","standard","I56";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"102;
%"INPORT"
"1","(350,2150)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"101;
%"INPORT"
"1","(350,2050)","0","standard","I58";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"125;
%"INPORT"
"1","(350,2000)","0","standard","I59";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"126;
%"INPORT"
"1","(350,1850)","0","standard","I60";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"59;
%"INPORT"
"1","(350,1800)","0","standard","I61";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"61;
END.
