{"vcs1":{"timestamp_begin":1681675732.799643420, "rt":1.01, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1681675733.844911312, "rt":0.92, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681675734.793824820, "rt":0.85, "ut":0.06, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681675732.507377097}
{"VCS_COMP_START_TIME": 1681675732.507377097}
{"VCS_COMP_END_TIME": 1681675736.365487054}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338276}}
{"stitch_vcselab": {"peak_mem": 222604}}
