#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001583446e210 .scope module, "alu" "alu" 2 47;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
v0000015834482a50_0 .net "ADD_RESULT", 7 0, v000001583446c510_0;  1 drivers
v000001583450af60_0 .net "AND_RESULT", 7 0, L_00000158344a6b20;  1 drivers
o00000158344bef88 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001583450ac40_0 .net "DATA1", 7 0, o00000158344bef88;  0 drivers
o00000158344befb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001583450ae20_0 .net "DATA2", 7 0, o00000158344befb8;  0 drivers
v000001583450a9c0_0 .net "MOV_RESULT", 7 0, L_00000158344a6a40;  1 drivers
v000001583450a060_0 .net "OR_RESULT", 7 0, L_00000158344a6960;  1 drivers
v000001583450a420_0 .var "RESULT", 7 0;
o00000158344bf2e8 .functor BUFZ 3, C4<zzz>; HiZ drive
v000001583450ad80_0 .net "SELECT", 2 0, o00000158344bf2e8;  0 drivers
v000001583450aba0_0 .var "ZERO", 0 0;
E_00000158344a5cf0/0 .event anyedge, v000001583450ad80_0, v00000158344b57b0_0, v000001583446c510_0, v00000158344b54e0_0;
E_00000158344a5cf0/1 .event anyedge, v00000158344829b0_0;
E_00000158344a5cf0 .event/or E_00000158344a5cf0/0, E_00000158344a5cf0/1;
E_00000158344a5eb0 .event anyedge, v000001583450a420_0;
S_000001583446e3a0 .scope module, "add1" "add_module" 2 62, 2 13 0, S_000001583446e210;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001583446c3d0_0 .net "DATA1", 7 0, o00000158344bef88;  alias, 0 drivers
v000001583446c470_0 .net "DATA2", 7 0, o00000158344befb8;  alias, 0 drivers
v000001583446c510_0 .var "RESULT", 7 0;
E_00000158344a5b70 .event anyedge, v000001583446c470_0, v000001583446c3d0_0;
S_000001583446c5b0 .scope module, "and1" "and_module" 2 63, 2 28 0, S_000001583446e210;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000158344a6b20 .functor AND 8, o00000158344bef88, o00000158344befb8, C4<11111111>, C4<11111111>;
v000001583446c740_0 .net "DATA1", 7 0, o00000158344bef88;  alias, 0 drivers
v00000158344b5440_0 .net "DATA2", 7 0, o00000158344befb8;  alias, 0 drivers
v00000158344b54e0_0 .net "RESULT", 7 0, L_00000158344a6b20;  alias, 1 drivers
S_00000158344b5580 .scope module, "mov1" "mov_module" 2 61, 2 5 0, S_000001583446e210;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_00000158344a6a40 .functor BUFZ 8, o00000158344befb8, C4<00000000>, C4<00000000>, C4<00000000>;
v00000158344b5710_0 .net "DATA2", 7 0, o00000158344befb8;  alias, 0 drivers
v00000158344b57b0_0 .net "RESULT", 7 0, L_00000158344a6a40;  alias, 1 drivers
S_00000158344826e0 .scope module, "or1" "or_module" 2 64, 2 37 0, S_000001583446e210;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000158344a6960 .functor OR 8, o00000158344bef88, o00000158344befb8, C4<00000000>, C4<00000000>;
v0000015834482870_0 .net "DATA1", 7 0, o00000158344bef88;  alias, 0 drivers
v0000015834482910_0 .net "DATA2", 7 0, o00000158344befb8;  alias, 0 drivers
v00000158344829b0_0 .net "RESULT", 7 0, L_00000158344a6960;  alias, 1 drivers
    .scope S_000001583446e3a0;
T_0 ;
    %wait E_00000158344a5b70;
    %load/vec4 v000001583446c470_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_0.0, 5;
    %load/vec4 v000001583446c3d0_0;
    %load/vec4 v000001583446c470_0;
    %sub;
    %store/vec4 v000001583446c510_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001583446c3d0_0;
    %load/vec4 v000001583446c470_0;
    %add;
    %store/vec4 v000001583446c510_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001583446e210;
T_1 ;
    %wait E_00000158344a5eb0;
    %load/vec4 v000001583450a420_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001583450aba0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001583450aba0_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001583446e210;
T_2 ;
    %wait E_00000158344a5cf0;
    %load/vec4 v000001583450ad80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %delay 1, 0;
    %load/vec4 v000001583450a9c0_0;
    %store/vec4 v000001583450a420_0, 0, 8;
    %jmp T_2.4;
T_2.1 ;
    %delay 2, 0;
    %load/vec4 v0000015834482a50_0;
    %store/vec4 v000001583450a420_0, 0, 8;
    %jmp T_2.4;
T_2.2 ;
    %delay 1, 0;
    %load/vec4 v000001583450af60_0;
    %store/vec4 v000001583450a420_0, 0, 8;
    %jmp T_2.4;
T_2.3 ;
    %delay 1, 0;
    %load/vec4 v000001583450a060_0;
    %store/vec4 v000001583450a420_0, 0, 8;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "alu.v";
