<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_DB3C1AAB-E8E3-498A-88B6-F326FA9585E0"><title>I2S MCLK: 1-Load (Add-In Card) Topology</title><body><section id="SECTION_C0DEECE9-C663-42AE-935E-AF74FDDC0749"><fig id="FIG_i2s_mclk__1-load_add-in_card_topology_diagram_1"><title>I2S MCLK: 1-Load (Add-In Card) Topology Diagram</title><image href="FIG_i2s mclk_ 1-load (add-in card) topology diagram_1.jpg" scalefit="yes" id="IMG_i2s_mclk__1-load_add-in_card_topology_diagram_1_jpg" /></fig><table id="TABLE_C0DEECE9-C663-42AE-935E-AF74FDDC0749_1"><title>I2S MCLK: 1-Load (Add-In Card) Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>R1</p></entry><entry><p>33 Ω. </p><p>Recommended to be placed 12.7 mm from CPU, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</p></entry></row><row><entry><p>Reference plane</p></entry><entry><p>[1] Continuous GND is recommended.</p><p>[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).</p><p>[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</p></entry></row><row><entry><p>Minimum length</p></entry><entry><p>38.1 mm</p></entry></row><row><entry><p>Trace spacing between CLK and other signals</p></entry><entry><p>0.375 mm</p></entry></row><row><entry><p>Signal name/ list</p></entry><entry><p>I2S_MCLK1_OUT</p></entry></row><row><entry><p>CPU buffer driver strength</p></entry><entry><p>50 Ω.</p></entry></row></tbody></tgroup></table><table id="TABLE_C0DEECE9-C663-42AE-935E-AF74FDDC0749_2"><title>Max Number of vias</title><tgroup cols="3"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry></row></thead><tbody><row><entry><p>Tx</p></entry><entry><p>7</p></entry><entry><p>Total Channel</p></entry></row></tbody></tgroup></table></section><section id="SECTION_6DF1D426-224C-447C-AE4C-3B9F2C846D46"><title>Segment Lengths</title><table id="TABLE_6DF1D426-224C-447C-AE4C-3B9F2C846D46_1"><title>I2S MCLK: 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</title><tgroup cols="4"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry><entry>Max Length Segment Note</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>DSL, MS, SL</p></entry><entry><p>12.7</p></entry><entry><p /></entry></row><row><entry><p>M1</p></entry><entry><p>DSL, MS, SL</p></entry><entry><p /></entry><entry><p>M1 + M2 &lt; 368.3</p></entry></row><row><entry><p>M2</p></entry><entry><p>DSL, MS, SL</p></entry><entry><p /></entry><entry><p>M1 + M2 &lt; 368.3</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 381</p></section></body></topic>