{
  "creator": "Next Generation Place and Route (Version nextpnr-0.7-52-geb099a92)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/tangnano9k.cst",
        "packer.partno": "GW1NR-LV9QN88PC6/I5",
        "packer.chipdb": "GW1N-9C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:30.1-162.10"
      },
      "ports": {
        "ioSdin": {
          "direction": "output",
          "bits": [ 7318 ]
        },
        "ioSclk": {
          "direction": "output",
          "bits": [ 7317 ]
        },
        "ioReset": {
          "direction": "output",
          "bits": [ 7316 ]
        },
        "ioDc": {
          "direction": "output",
          "bits": [ 7315 ]
        },
        "ioCs": {
          "direction": "output",
          "bits": [ 7314 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 7313 ]
        }
      },
      "cells": {
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 10701 ]
          }
        },
        "te.fontBuffer.0.0_AD_LUT2_F_I1_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y23/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7676 ],
            "I2": [ 7742 ],
            "I1": [ 7766 ],
            "I0": [ 7770 ],
            "F": [ 10684 ]
          }
        },
        "te.fontBuffer.0.0_AD_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y23/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10684 ],
            "I2": [ 7608 ],
            "I1": [ 7616 ],
            "I0": [ 7821 ],
            "F": [ 10649 ]
          }
        },
        "te.fontBuffer.0.0_AD_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y23/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7821 ],
            "I0": [ 7770 ],
            "F": [ 10648 ]
          }
        },
        "te.fontBuffer.0.0_AD_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y24/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10649 ],
            "I0": [ 7770 ],
            "F": [ 10651 ]
          }
        },
        "te.fontBuffer.0.0": {
          "hide_name": 0,
          "type": "SP",
          "parameters": {
            "WRITE_MODE": "00000000000000000000000000000010",
            "RESET_MODE": "ASYNC",
            "READ_MODE": "0",
            "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000001000000000000000001000000000000000000010000000000000001000000000000000000000000000000000000000000000",
            "INIT_RAM_2E": "000000000000000000000000000000000000000000001000000000000000110011000000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111011100000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_2D": "000000000000000000000000000000000000000001000000100000000000110011000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000010000000000001001010000000000001010010000000000001100010000000000001000010000000000000000000000000000000000000000000",
            "INIT_RAM_2C": "000000000000000000000011111010000000000101000000000000000101000000000000000101000000000000000000111010000000000000000000000000000000000000000000000000000000000000000001000010000000000000101000000000000000010000000000000000101000000000000001000010000000000000000000000000000000000000000000",
            "INIT_RAM_2B": "000000000000000000000000111010000000000001000000000000000000110000000000000001000000000000000000111010000000000000000000000000000000000000000000000000000000000000000000011010000000000000100000000000000001000000000000000000100000000000000000011010000000000000000000000000000000000000000000",
            "INIT_RAM_2A": "000000000000000000000001111010000000000001000000000000000001000000000000000001000000000000000000111010000000000000000000000000000000000000000000000000000000000000000001000000000000000001000010000000000001000010000000000000111011100000000000000010000000000000000000000000000000000000000000",
            "INIT_RAM_29": "000000000000000000000000100010000000000001010010000000000001010010000000000001010010000000000001001000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000010000000000000000010000000000000001000000000000001111010000000000000000000000000000000000000000000",
            "INIT_RAM_28": "000000000000000000000111111010000000000001000010000000000001000010000000000001000010000000000000111000000000000000000000000000000000000000000000000000000000000000000000111000000000000001000010000000000001000010000000000001000010000000000111111010000000000000000000000000000000000000000000",
            "INIT_RAM_27": "000000000000000000000000111000000000000001000010000000000001000010000000000001000010000000000000111000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000010000000000000000010000000000000000010000000000001111010000000000000000000000000000000000000000000",
            "INIT_RAM_26": "000000000000000000000001111000000000000000000010000000000001111010000000000000000010000000000001111010000000000000000000000000000000000000000000000000000000000000000001000000000000000001000000000000000001000000000000000000111011100000000000000000100000000000000000000000000000000000000000",
            "INIT_RAM_25": "000000000000000000000001000010000000000000101000000000000000010000000000000000010000000000000001111011100000000000000000000000000000000000000000000000000000000000000011111010100000000100000010000000000100000000000000000100000000000000000010000000000000000000000000000000000000000000000000",
            "INIT_RAM_24": "000000000000000000000001000000000000000001000000000000000001111010100000000001000010000000000001000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000010000000000000000010000000000000000010000000000001111011100000000000000000000000000000000000000000",
            "INIT_RAM_23": "000000000000000000000011111010000000000101000010000000000101000010000000000101000010000000000000111000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001000100000000000001000100000000001111011000000000000001000000000000000000000000000000000000000000000",
            "INIT_RAM_22": "000000000000000000000000011000000000000001010010000000000001010010000000000001010010000000000000111000000000000000000000000000000000000000000000000000000000000000000001111011100000000001000010000000000001000010000000000001000010000000000000111000000000000000000000000000000000000000000000",
            "INIT_RAM_21": "000000000000000000000000101000000000000001000010000000000001000010000000000001000010000000000000111000000000000000000000000000000000000000000000000000000000000000000000111000000000000001000010000000000001000010000000000001000010000000000001111011100000000000000000000000000000000000000000",
            "INIT_RAM_20": "000000000000000000000001111010000000000001000010000000000001000010000000000001000010000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000100000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_1F": "000000000000000000000001000000000000000001000000000000000001000000000000000001000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000001000000000000000000100000000000000001000000000000000010000000000000000000000000000000000000000000",
            "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000001111011100000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000010000000000000000001000000000000000000010000000000000000001100000000000000000000000000000000000000000",
            "INIT_RAM_1D": "000000000000000000000000000000000000000001000000100000000001111011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001100000000001000010100000000001001000100000000001010000100000000001100000100000000000000000000000000000000000000000",
            "INIT_RAM_1C": "000000000000000000000000000001100000000000000010000000000001111000000000000000000010000000000000000001100000000000000000000000000000000000000000000000000000000000000001100001100000000000010010000000000000001000000000000000010010000000000001100001100000000000000000000000000000000000000000",
            "INIT_RAM_1B": "000000000000000000000001111011100000000000100000000000000000010000000000000000100000000000000001111011100000000000000000000000000000000000000000000000000000000000000000001011100000000000110000000000000001000000000000000000110000000000000000001011100000000000000000000000000000000000000000",
            "INIT_RAM_1A": "000000000000000000000000111011100000000001000000000000000001000000000000000001000000000000000000111011100000000000000000000000000000000000000000000000000000000000000000000000100000000000000000100000000001111011100000000000000000100000000000000000100000000000000000000000000000000000000000",
            "INIT_RAM_19": "000000000000000000000000110001000000000001001000100000000001001000100000000001001000100000000000100011000000000000000000000000000000000000000000000000000000000000000001110011000000000000001000100000000000001000100000000000001000100000000001111011100000000000000000000000000000000000000000",
            "INIT_RAM_18": "000000000000000000000010111011000000000011000000100000000001000000100000000001000000100000000000111011000000000000000000000000000000000000000000000000000000000000000000000011000000000000001000100000000000001000100000000000001000100000000001111011100000000000000000000000000000000000000000",
            "INIT_RAM_17": "000000000000000000000000111011000000000001000000100000000001000000100000000001000000100000000000111011000000000000000000000000000000000000000000000000000000000000000001111011100000000000010000000000000000001000000000000000000010000000000001111011100000000000000000000000000000000000000000",
            "INIT_RAM_16": "000000000000000000000001111011100000000000000001000000000000000010000000000000000001000000000001111011100000000000000000000000000000000000000000000000000000000000000001000000000000000001000000000000000001000000000000000001000000000000000001111011100000000000000000000000000000000000000000",
            "INIT_RAM_15": "000000000000000000000001000000100000000000100001000000000000010010000000000000001000000000000001111011100000000000000000000000000000000000000000000000000000000000000000111011100000000001000000000000000001000000000000000001000000000000000000110000000000000000000000000000000000000000000000",
            "INIT_RAM_14": "000000000000000000000001000000100000000001000000100000000001111011100000000001000000100000000001000000100000000000000000000000000000000000000000000000000000000000000001111011100000000000001000000000000000001000000000000000001000000000000001111011100000000000000000000000000000000000000000",
            "INIT_RAM_13": "000000000000000000000000111001000000000001001000100000000001001000100000000001000000100000000000111011000000000000000000000000000000000000000000000000000000000000000000000000100000000000001000100000000000001000100000000000001000100000000001111011100000000000000000000000000000000000000000",
            "INIT_RAM_12": "000000000000000000000001000000100000000001001000100000000001001000100000000001001000100000000001111011100000000000000000000000000000000000000000000000000000000000000000111011000000000001000000100000000001000000100000000001000000100000000001111011100000000000000000000000000000000000000000",
            "INIT_RAM_11": "000000000000000000000000100001000000000001000000100000000001000000100000000001000000100000000000111011000000000000000000000000000000000000000000000000000000000000000000110011000000000001001000100000000001001000100000000001001000100000000001111011100000000000000000000000000000000000000000",
            "INIT_RAM_10": "000000000000000000000001111011000000000000010000100000000000010000100000000000010000100000000001111011000000000000000000000000000000000000000000000000000000000000000000011011000000000001010001100000000001001010100000000001000000100000000000111011000000000000000000000000000000000000000000",
            "INIT_RAM_0F": "000000000000000000000000000011000000000000001000100000000001010000100000000000000000100000000000000001000000000000000000000000000000000000000000000000000000000000000000001000000000000000010010000000000000010010000000000000100001000000000000100001000000000000000000000000000000000000000000",
            "INIT_RAM_0E": "000000000000000000000000010010000000000000010010000000000000010010000000000000010010000000000000010010000000000000000000000000000000000000000000000000000000000000000000100001000000000000100001000000000000010010000000000000010010000000000000001000000000000000000000000000000000000000000000",
            "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000001100011000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100011000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_0C": "000000000000000000000000111011000000000001001000100000000001001000100000000001001000100000000000100011000000000000000000000000000000000000000000000000000000000000000000110011000000000001001000100000000001001000100000000001001000100000000000110011000000000000000000000000000000000000000000",
            "INIT_RAM_0B": "000000000000000000000000000011100000000000001000100000000001110000100000000000000000100000000000000000100000000000000000000000000000000000000000000000000000000000000000110000000000000001001000100000000001001000100000000001001000100000000000111011000000000000000000000000000000000000000000",
            "INIT_RAM_0A": "000000000000000000000000111000100000000001000010100000000001000010100000000001000010100000000000100011100000000000000000000000000000000000000000000000000000000000000001111011100000000000001000000000000000001000000000000000001001100000000000001010000000000000000000000000000000000000000000",
            "INIT_RAM_09": "000000000000000000000000110011000000000001001000100000000001001000100000000001000000100000000000100001000000000000000000000000000000000000000000000000000000000000000001000011000000000001001000100000000001010000100000000001100000100000000001000001000000000000000000000000000000000000000000",
            "INIT_RAM_08": "000000000000000000000001000000000000000001000000000000000001111011100000000001000001000000000001000000000000000000000000000000000000000000000000000000000000000000000000111011000000000001000010100000000001001000100000000001010000100000000000111011000000000000000000000000000000000000000000",
            "INIT_RAM_07": "000000000000000000000000000001100000000000000010000000000000001000000000000000010000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_06": "000000000000000000000000001000000000000000001000000000000000001000000000000000001000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000010000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_05": "000000000000000000000000001000000000000000001000000000000000111011000000000000001000000000000000001000000000000000000000000000000000000000000000000000000000000000000000010010000000000000001000000000000000111011000000000000001000000000000000010010000000000000000000000000000000000000000000",
            "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000111011000000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000100000000000111011000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000000000000000111011000000000001001000100000000001001000100000000000110011000000000000000000000000000000000000000000",
            "INIT_RAM_02": "000000000000000000000001100001100000000000000010000000000000001000000000000000010000000000000001100001100000000000000000000000000000000000000000000000000000000000000000010001000000000000101001000000000001111011100000000000101001000000000000100010000000000000000000000000000000000000000000",
            "INIT_RAM_01": "000000000000000000000000100010000000000001111011000000000000100010000000000001111011000000000000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000001011011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "BLK_SEL": "000",
            "BIT_WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y27/BSRAM",
            "BSRAM_SUBTYPE": "X9",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:150.4-160.3",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "DO35": "output",
            "RESET": "input",
            "OCE": "input",
            "DO34": "output",
            "DO33": "output",
            "DO32": "output",
            "DO31": "output",
            "DO30": "output",
            "DO29": "output",
            "DO28": "output",
            "DO27": "output",
            "DO26": "output",
            "DO25": "output",
            "DO24": "output",
            "DO23": "output",
            "DO22": "output",
            "DO21": "output",
            "DO20": "output",
            "DO19": "output",
            "DO18": "output",
            "DO17": "output",
            "DO16": "output",
            "DO15": "output",
            "DO14": "output",
            "DO13": "output",
            "DO12": "output",
            "DO11": "output",
            "DO10": "output",
            "DO9": "output",
            "DO8": "output",
            "DO7": "output",
            "DO6": "output",
            "DO5": "output",
            "DO4": "output",
            "DO3": "output",
            "DO2": "output",
            "DO1": "output",
            "DO0": "output",
            "DI35": "input",
            "DI34": "input",
            "DI33": "input",
            "DI32": "input",
            "DI31": "input",
            "DI30": "input",
            "DI29": "input",
            "DI28": "input",
            "DI27": "input",
            "DI26": "input",
            "DI25": "input",
            "DI24": "input",
            "DI23": "input",
            "DI22": "input",
            "DI21": "input",
            "DI20": "input",
            "DI19": "input",
            "DI18": "input",
            "DI17": "input",
            "DI16": "input",
            "DI15": "input",
            "DI14": "input",
            "DI13": "input",
            "DI12": "input",
            "DI11": "input",
            "DI10": "input",
            "DI9": "input",
            "DI8": "input",
            "DI7": "input",
            "DI6": "input",
            "DI5": "input",
            "DI4": "input",
            "DI3": "input",
            "DI2": "input",
            "DI1": "input",
            "DI0": "input",
            "AD13": "input",
            "CLK": "input",
            "CE": "input",
            "BLKSEL1": "input",
            "BLKSEL0": "input",
            "WRE": "input",
            "AD12": "input",
            "AD11": "input",
            "AD10": "input",
            "AD9": "input",
            "AD8": "input",
            "AD7": "input",
            "AD6": "input",
            "AD5": "input",
            "AD4": "input",
            "AD3": "input",
            "AD2": "input",
            "AD1": "input",
            "AD0": "input",
            "BLKSEL2": "input"
          },
          "connections": {
            "DO35": [ 10680 ],
            "RESET": [ 10702 ],
            "OCE": [ 10701 ],
            "DO34": [ 10679 ],
            "DO33": [ 10678 ],
            "DO32": [ 10677 ],
            "DO31": [ 10676 ],
            "DO30": [ 10675 ],
            "DO29": [ 10674 ],
            "DO28": [ 10673 ],
            "DO27": [ 10672 ],
            "DO26": [ 10671 ],
            "DO25": [ 10670 ],
            "DO24": [ 10669 ],
            "DO23": [ 10668 ],
            "DO22": [ 10667 ],
            "DO21": [ 10666 ],
            "DO20": [ 10665 ],
            "DO19": [ 10664 ],
            "DO18": [ 10663 ],
            "DO17": [ 10662 ],
            "DO16": [ 10661 ],
            "DO15": [ 10660 ],
            "DO14": [ 10659 ],
            "DO13": [ 10658 ],
            "DO12": [ 10657 ],
            "DO11": [ 10656 ],
            "DO10": [ 10655 ],
            "DO9": [ 10654 ],
            "DO8": [ 10653 ],
            "DO7": [ 10093 ],
            "DO6": [ 9968 ],
            "DO5": [ 9988 ],
            "DO4": [ 10016 ],
            "DO3": [ 10033 ],
            "DO2": [ 10051 ],
            "DO1": [ 10068 ],
            "DO0": [ 10079 ],
            "DI35": [ 10702 ],
            "DI34": [ 10702 ],
            "DI33": [ 10702 ],
            "DI32": [ 10702 ],
            "DI31": [ 10702 ],
            "DI30": [ 10702 ],
            "DI29": [ 10702 ],
            "DI28": [ 10702 ],
            "DI27": [ 10702 ],
            "DI26": [ 10702 ],
            "DI25": [ 10702 ],
            "DI24": [ 10702 ],
            "DI23": [ 10702 ],
            "DI22": [ 10702 ],
            "DI21": [ 10702 ],
            "DI20": [ 10702 ],
            "DI19": [ 10702 ],
            "DI18": [ 10702 ],
            "DI17": [ 10702 ],
            "DI16": [ 10702 ],
            "DI15": [ 10702 ],
            "DI14": [ 10702 ],
            "DI13": [ 10702 ],
            "DI12": [ 10702 ],
            "DI11": [ 10702 ],
            "DI10": [ 10702 ],
            "DI9": [ 10702 ],
            "DI8": [ 10702 ],
            "DI7": [ 10702 ],
            "DI6": [ 10702 ],
            "DI5": [ 10702 ],
            "DI4": [ 10702 ],
            "DI3": [ 10702 ],
            "DI2": [ 10702 ],
            "DI1": [ 10702 ],
            "DI0": [ 10702 ],
            "AD13": [ 10651 ],
            "CLK": [ 7592 ],
            "CE": [ 10701 ],
            "BLKSEL1": [ 10702 ],
            "BLKSEL0": [ 10702 ],
            "WRE": [ 10702 ],
            "AD12": [ 10648 ],
            "AD11": [ 10636 ],
            "AD10": [ 10639 ],
            "AD9": [ 10641 ],
            "AD8": [ 10643 ],
            "AD7": [ 10645 ],
            "AD6": [ 10126 ],
            "AD5": [ 10131 ],
            "AD4": [ 10136 ],
            "AD3": [ 10108 ],
            "AD2": [ 10702 ],
            "AD1": [ 10702 ],
            "AD0": [ 10702 ],
            "BLKSEL2": [ 10702 ]
          }
        },
        "te.chosenChar_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y26/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10649 ],
            "I0": [ 10648 ],
            "F": [ 10637 ]
          }
        },
        "te.chosenChar_LUT2_F_4": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y26/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10637 ],
            "I0": [ 7608 ],
            "F": [ 10645 ]
          }
        },
        "te.chosenChar_LUT2_F_3": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y26/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10637 ],
            "I0": [ 7616 ],
            "F": [ 10643 ]
          }
        },
        "te.chosenChar_LUT2_F_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y26/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10637 ],
            "I0": [ 7676 ],
            "F": [ 10641 ]
          }
        },
        "te.chosenChar_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y26/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10637 ],
            "I0": [ 7742 ],
            "F": [ 10639 ]
          }
        },
        "te.chosenChar_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y26/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10637 ],
            "I0": [ 7766 ],
            "F": [ 10636 ]
          }
        },
        "sm.storage.0.0_WRE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9389 ],
            "I0": [ 7919 ],
            "F": [ 10569 ]
          }
        },
        "sm.storage.0.0": {
          "hide_name": 0,
          "type": "SP",
          "parameters": {
            "WRITE_MODE": "00000000000000000000000000000000",
            "RESET_MODE": "ASYNC",
            "READ_MODE": "0",
            "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "BLK_SEL": "000",
            "BIT_WIDTH": "00000000000000000000000000100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y9/BSRAM",
            "BSRAM_SUBTYPE": "X9",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:150.4-160.3",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "DO35": "output",
            "RESETB": "input",
            "CEB": "input",
            "OCEB": "input",
            "CLKB": "input",
            "ADB13": "input",
            "AD13": "input",
            "AD12": "input",
            "AD11": "input",
            "AD10": "input",
            "AD9": "input",
            "AD8": "input",
            "AD7": "input",
            "AD6": "input",
            "AD5": "input",
            "AD4": "input",
            "AD3": "input",
            "AD2": "input",
            "AD1": "input",
            "AD0": "input",
            "BLKSEL2": "input",
            "BLKSEL1": "input",
            "BLKSEL0": "input",
            "RESET": "input",
            "OCE": "input",
            "DO34": "output",
            "DO33": "output",
            "DO32": "output",
            "DO31": "output",
            "DO30": "output",
            "DO29": "output",
            "DO28": "output",
            "DO27": "output",
            "DO26": "output",
            "DO25": "output",
            "DO24": "output",
            "DO23": "output",
            "DO22": "output",
            "DO21": "output",
            "DO20": "output",
            "DO19": "output",
            "DO18": "output",
            "DO17": "output",
            "DO16": "output",
            "DO15": "output",
            "DO14": "output",
            "DO13": "output",
            "DO12": "output",
            "DO11": "output",
            "DO10": "output",
            "DO9": "output",
            "DO8": "output",
            "DO7": "output",
            "DO6": "output",
            "DO5": "output",
            "DO4": "output",
            "DO3": "output",
            "DO2": "output",
            "DO1": "output",
            "DO0": "output",
            "DI35": "input",
            "DI34": "input",
            "DI33": "input",
            "DI32": "input",
            "DI31": "input",
            "DI30": "input",
            "DI29": "input",
            "DI28": "input",
            "DI27": "input",
            "DI26": "input",
            "DI25": "input",
            "DI24": "input",
            "DI23": "input",
            "DI22": "input",
            "DI21": "input",
            "DI20": "input",
            "DI19": "input",
            "DI18": "input",
            "DI17": "input",
            "DI16": "input",
            "DI15": "input",
            "DI14": "input",
            "DI13": "input",
            "DI12": "input",
            "DI11": "input",
            "DI10": "input",
            "DI9": "input",
            "DI8": "input",
            "DI7": "input",
            "DI6": "input",
            "DI5": "input",
            "DI4": "input",
            "DI3": "input",
            "DI2": "input",
            "DI1": "input",
            "DI0": "input",
            "WREB": "input",
            "CLK": "input",
            "CE": "input",
            "BLKSELB1": "input",
            "BLKSELB0": "input",
            "WRE": "input",
            "ADB12": "input",
            "ADB11": "input",
            "ADB10": "input",
            "ADB9": "input",
            "ADB8": "input",
            "ADB7": "input",
            "ADB6": "input",
            "ADB5": "input",
            "ADB4": "input",
            "ADB3": "input",
            "ADB2": "input",
            "ADB1": "input",
            "ADB0": "input",
            "BLKSELB2": "input"
          },
          "connections": {
            "DO35": [ 10568 ],
            "RESETB": [ 10702 ],
            "CEB": [ 9061 ],
            "OCEB": [ 9061 ],
            "CLKB": [ 7592 ],
            "ADB13": [ 10702 ],
            "AD13": [ 10702 ],
            "AD12": [ 10702 ],
            "AD11": [ 10702 ],
            "AD10": [ 10702 ],
            "AD9": [ 9061 ],
            "AD8": [ 9061 ],
            "AD7": [ 10702 ],
            "AD6": [ 10702 ],
            "AD5": [ 10702 ],
            "AD4": [ 10702 ],
            "AD3": [ 10701 ],
            "AD2": [ 10701 ],
            "AD1": [ 10701 ],
            "AD0": [ 10701 ],
            "BLKSEL2": [ 10702 ],
            "BLKSEL1": [ 10702 ],
            "BLKSEL0": [ 10702 ],
            "RESET": [ 10702 ],
            "OCE": [ 9061 ],
            "DO34": [ 10566 ],
            "DO33": [ 10564 ],
            "DO32": [ 10562 ],
            "DO31": [ 9030 ],
            "DO30": [ 8759 ],
            "DO29": [ 8765 ],
            "DO28": [ 8939 ],
            "DO27": [ 8946 ],
            "DO26": [ 8953 ],
            "DO25": [ 8968 ],
            "DO24": [ 8975 ],
            "DO23": [ 8982 ],
            "DO22": [ 9015 ],
            "DO21": [ 8621 ],
            "DO20": [ 8628 ],
            "DO19": [ 8648 ],
            "DO18": [ 8655 ],
            "DO17": [ 8662 ],
            "DO16": [ 8683 ],
            "DO15": [ 8690 ],
            "DO14": [ 8697 ],
            "DO13": [ 8724 ],
            "DO12": [ 8731 ],
            "DO11": [ 8738 ],
            "DO10": [ 8785 ],
            "DO9": [ 8792 ],
            "DO8": [ 8799 ],
            "DO7": [ 8826 ],
            "DO6": [ 8833 ],
            "DO5": [ 8840 ],
            "DO4": [ 8867 ],
            "DO3": [ 8874 ],
            "DO2": [ 8881 ],
            "DO1": [ 8908 ],
            "DO0": [ 8914 ],
            "DI35": [ 10702 ],
            "DI34": [ 10702 ],
            "DI33": [ 10702 ],
            "DI32": [ 10702 ],
            "DI31": [ 10465 ],
            "DI30": [ 10471 ],
            "DI29": [ 10302 ],
            "DI28": [ 10308 ],
            "DI27": [ 10314 ],
            "DI26": [ 10320 ],
            "DI25": [ 10326 ],
            "DI24": [ 10332 ],
            "DI23": [ 10338 ],
            "DI22": [ 10344 ],
            "DI21": [ 10350 ],
            "DI20": [ 10356 ],
            "DI19": [ 10374 ],
            "DI18": [ 10380 ],
            "DI17": [ 10386 ],
            "DI16": [ 10392 ],
            "DI15": [ 10398 ],
            "DI14": [ 10404 ],
            "DI13": [ 10410 ],
            "DI12": [ 10416 ],
            "DI11": [ 10422 ],
            "DI10": [ 10434 ],
            "DI9": [ 10292 ],
            "DI8": [ 10297 ],
            "DI7": [ 10363 ],
            "DI6": [ 10429 ],
            "DI5": [ 10447 ],
            "DI4": [ 10453 ],
            "DI3": [ 10459 ],
            "DI2": [ 10477 ],
            "DI1": [ 10368 ],
            "DI0": [ 10440 ],
            "WREB": [ 10569 ],
            "CLK": [ 7592 ],
            "CE": [ 9061 ],
            "BLKSELB1": [ 10702 ],
            "BLKSELB0": [ 10702 ],
            "WRE": [ 10569 ],
            "ADB12": [ 10702 ],
            "ADB11": [ 10702 ],
            "ADB10": [ 10702 ],
            "ADB9": [ 9061 ],
            "ADB8": [ 9061 ],
            "ADB7": [ 10702 ],
            "ADB6": [ 10702 ],
            "ADB5": [ 10702 ],
            "ADB4": [ 10701 ],
            "ADB3": [ 10701 ],
            "ADB2": [ 10701 ],
            "ADB1": [ 10701 ],
            "ADB0": [ 10701 ],
            "BLKSELB2": [ 10702 ]
          }
        },
        "sm.dataIn_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y14/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9309 ],
            "I2": [ 8815 ],
            "I1": [ 9086 ],
            "I0": [ 7901 ],
            "F": [ 10294 ]
          }
        },
        "sm.dataIn_LUT2_F_9_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9337 ],
            "I2": [ 8903 ],
            "I1": [ 9086 ],
            "I0": [ 7901 ],
            "F": [ 10479 ]
          }
        },
        "sm.dataIn_LUT2_F_9": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10479 ],
            "I0": [ 7919 ],
            "F": [ 10477 ]
          }
        },
        "sm.dataIn_LUT2_F_8_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9253 ],
            "I2": [ 8612 ],
            "I1": [ 9086 ],
            "I0": [ 7901 ],
            "F": [ 10473 ]
          }
        },
        "sm.dataIn_LUT2_F_8": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10473 ],
            "I0": [ 7919 ],
            "F": [ 10471 ]
          }
        },
        "sm.dataIn_LUT2_F_7_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8607 ],
            "I2": [ 9249 ],
            "I1": [ 9086 ],
            "I0": [ 7901 ],
            "F": [ 10467 ]
          }
        },
        "sm.dataIn_LUT2_F_7": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10467 ],
            "I0": [ 7919 ],
            "F": [ 10465 ]
          }
        },
        "sm.dataIn_LUT2_F_6_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8897 ],
            "I2": [ 9333 ],
            "I1": [ 9086 ],
            "I0": [ 7901 ],
            "F": [ 10461 ]
          }
        },
        "sm.dataIn_LUT2_F_6": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10461 ],
            "I0": [ 7919 ],
            "F": [ 10459 ]
          }
        },
        "sm.dataIn_LUT2_F_5_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9329 ],
            "I2": [ 8891 ],
            "I1": [ 9086 ],
            "I0": [ 7901 ],
            "F": [ 10455 ]
          }
        },
        "sm.dataIn_LUT2_F_5": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10455 ],
            "I0": [ 7919 ],
            "F": [ 10453 ]
          }
        },
        "sm.dataIn_LUT2_F_4_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9325 ],
            "I2": [ 8862 ],
            "I1": [ 9086 ],
            "I0": [ 7901 ],
            "F": [ 10449 ]
          }
        },
        "sm.dataIn_LUT2_F_4": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10449 ],
            "I0": [ 7919 ],
            "F": [ 10447 ]
          }
        },
        "sm.dataIn_LUT2_F_3_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9321 ],
            "I2": [ 8856 ],
            "I1": [ 9086 ],
            "I0": [ 7901 ],
            "F": [ 10431 ]
          }
        },
        "sm.dataIn_LUT2_F_31_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8934 ],
            "I2": [ 9349 ],
            "I1": [ 9086 ],
            "I0": [ 7901 ],
            "F": [ 10442 ]
          }
        },
        "sm.dataIn_LUT2_F_31": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10442 ],
            "I0": [ 7919 ],
            "F": [ 10440 ]
          }
        },
        "sm.dataIn_LUT2_F_30_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8809 ],
            "I2": [ 9305 ],
            "I1": [ 9086 ],
            "I0": [ 7901 ],
            "F": [ 10436 ]
          }
        },
        "sm.dataIn_LUT2_F_30": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10436 ],
            "I0": [ 7919 ],
            "F": [ 10434 ]
          }
        },
        "sm.dataIn_LUT2_F_3": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10431 ],
            "I0": [ 7919 ],
            "F": [ 10429 ]
          }
        },
        "sm.dataIn_LUT2_F_2_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8850 ],
            "I2": [ 9317 ],
            "I1": [ 9086 ],
            "I0": [ 7901 ],
            "F": [ 10365 ]
          }
        },
        "sm.dataIn_LUT2_F_29_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9301 ],
            "I2": [ 8780 ],
            "I1": [ 9086 ],
            "I0": [ 7901 ],
            "F": [ 10424 ]
          }
        },
        "sm.dataIn_LUT2_F_29": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10424 ],
            "I0": [ 7919 ],
            "F": [ 10422 ]
          }
        },
        "sm.dataIn_LUT2_F_28_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8754 ],
            "I2": [ 9293 ],
            "I1": [ 9086 ],
            "I0": [ 7901 ],
            "F": [ 10418 ]
          }
        },
        "sm.dataIn_LUT2_F_28": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10418 ],
            "I0": [ 7919 ],
            "F": [ 10416 ]
          }
        },
        "sm.dataIn_LUT2_F_27_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8748 ],
            "I2": [ 9289 ],
            "I1": [ 9086 ],
            "I0": [ 7901 ],
            "F": [ 10412 ]
          }
        },
        "sm.dataIn_LUT2_F_27": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10412 ],
            "I0": [ 7919 ],
            "F": [ 10410 ]
          }
        },
        "sm.dataIn_LUT2_F_26_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8719 ],
            "I2": [ 9285 ],
            "I1": [ 9086 ],
            "I0": [ 7901 ],
            "F": [ 10406 ]
          }
        },
        "sm.dataIn_LUT2_F_26": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10406 ],
            "I0": [ 7919 ],
            "F": [ 10404 ]
          }
        },
        "sm.dataIn_LUT2_F_25_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9281 ],
            "I2": [ 8713 ],
            "I1": [ 9086 ],
            "I0": [ 7901 ],
            "F": [ 10400 ]
          }
        },
        "sm.dataIn_LUT2_F_25": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10400 ],
            "I0": [ 7919 ],
            "F": [ 10398 ]
          }
        },
        "sm.dataIn_LUT2_F_24_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8707 ],
            "I2": [ 9277 ],
            "I1": [ 9086 ],
            "I0": [ 7901 ],
            "F": [ 10394 ]
          }
        },
        "sm.dataIn_LUT2_F_24": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10394 ],
            "I0": [ 7919 ],
            "F": [ 10392 ]
          }
        },
        "sm.dataIn_LUT2_F_23_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9273 ],
            "I2": [ 8678 ],
            "I1": [ 9086 ],
            "I0": [ 7901 ],
            "F": [ 10388 ]
          }
        },
        "sm.dataIn_LUT2_F_23": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10388 ],
            "I0": [ 7919 ],
            "F": [ 10386 ]
          }
        },
        "sm.dataIn_LUT2_F_22_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9269 ],
            "I2": [ 8672 ],
            "I1": [ 9086 ],
            "I0": [ 7901 ],
            "F": [ 10382 ]
          }
        },
        "sm.dataIn_LUT2_F_22": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10382 ],
            "I0": [ 7919 ],
            "F": [ 10380 ]
          }
        },
        "sm.dataIn_LUT2_F_21_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8644 ],
            "I2": [ 9265 ],
            "I1": [ 9086 ],
            "I0": [ 7901 ],
            "F": [ 10376 ]
          }
        },
        "sm.dataIn_LUT2_F_21": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10376 ],
            "I0": [ 7919 ],
            "F": [ 10374 ]
          }
        },
        "sm.dataIn_LUT2_F_20_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9345 ],
            "I2": [ 8928 ],
            "I1": [ 9086 ],
            "I0": [ 7901 ],
            "F": [ 10370 ]
          }
        },
        "sm.dataIn_LUT2_F_20": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10370 ],
            "I0": [ 7919 ],
            "F": [ 10368 ]
          }
        },
        "sm.dataIn_LUT2_F_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10365 ],
            "I0": [ 7919 ],
            "F": [ 10363 ]
          }
        },
        "sm.dataIn_LUT2_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8821 ],
            "I2": [ 9313 ],
            "I1": [ 9086 ],
            "I0": [ 7901 ],
            "F": [ 10299 ]
          }
        },
        "sm.dataIn_LUT2_F_19_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9261 ],
            "I2": [ 8638 ],
            "I1": [ 9086 ],
            "I0": [ 7901 ],
            "F": [ 10358 ]
          }
        },
        "sm.dataIn_LUT2_F_19": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10358 ],
            "I0": [ 7919 ],
            "F": [ 10356 ]
          }
        },
        "sm.dataIn_LUT2_F_18_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8617 ],
            "I2": [ 9257 ],
            "I1": [ 9086 ],
            "I0": [ 7901 ],
            "F": [ 10352 ]
          }
        },
        "sm.dataIn_LUT2_F_18": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10352 ],
            "I0": [ 7919 ],
            "F": [ 10350 ]
          }
        },
        "sm.dataIn_LUT2_F_17_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9373 ],
            "I2": [ 9024 ],
            "I1": [ 9086 ],
            "I0": [ 7901 ],
            "F": [ 10346 ]
          }
        },
        "sm.dataIn_LUT2_F_17": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10346 ],
            "I0": [ 7919 ],
            "F": [ 10344 ]
          }
        },
        "sm.dataIn_LUT2_F_16_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9369 ],
            "I2": [ 9010 ],
            "I1": [ 9086 ],
            "I0": [ 7901 ],
            "F": [ 10340 ]
          }
        },
        "sm.dataIn_LUT2_F_16": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10340 ],
            "I0": [ 7919 ],
            "F": [ 10338 ]
          }
        },
        "sm.dataIn_LUT2_F_15_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9365 ],
            "I2": [ 9004 ],
            "I1": [ 9086 ],
            "I0": [ 7901 ],
            "F": [ 10334 ]
          }
        },
        "sm.dataIn_LUT2_F_15": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10334 ],
            "I0": [ 7919 ],
            "F": [ 10332 ]
          }
        },
        "sm.dataIn_LUT2_F_14_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9361 ],
            "I2": [ 8998 ],
            "I1": [ 9086 ],
            "I0": [ 7901 ],
            "F": [ 10328 ]
          }
        },
        "sm.dataIn_LUT2_F_14": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10328 ],
            "I0": [ 7919 ],
            "F": [ 10326 ]
          }
        },
        "sm.dataIn_LUT2_F_13_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8992 ],
            "I2": [ 9357 ],
            "I1": [ 9086 ],
            "I0": [ 7901 ],
            "F": [ 10322 ]
          }
        },
        "sm.dataIn_LUT2_F_13": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10322 ],
            "I0": [ 7919 ],
            "F": [ 10320 ]
          }
        },
        "sm.dataIn_LUT2_F_12_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9353 ],
            "I2": [ 8963 ],
            "I1": [ 9086 ],
            "I0": [ 7901 ],
            "F": [ 10316 ]
          }
        },
        "sm.dataIn_LUT2_F_12": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10316 ],
            "I0": [ 7919 ],
            "F": [ 10314 ]
          }
        },
        "sm.dataIn_LUT2_F_11_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8923 ],
            "I2": [ 9341 ],
            "I1": [ 9086 ],
            "I0": [ 7901 ],
            "F": [ 10310 ]
          }
        },
        "sm.dataIn_LUT2_F_11": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10310 ],
            "I0": [ 7919 ],
            "F": [ 10308 ]
          }
        },
        "sm.dataIn_LUT2_F_10_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9297 ],
            "I2": [ 8775 ],
            "I1": [ 9086 ],
            "I0": [ 7901 ],
            "F": [ 10304 ]
          }
        },
        "sm.dataIn_LUT2_F_10": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10304 ],
            "I0": [ 7919 ],
            "F": [ 10302 ]
          }
        },
        "sm.dataIn_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10299 ],
            "I0": [ 7919 ],
            "F": [ 10297 ]
          }
        },
        "sm.dataIn_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10294 ],
            "I0": [ 7919 ],
            "F": [ 10292 ]
          }
        },
        "sm.address_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y15/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7919 ],
            "I1": [ 9086 ],
            "I0": [ 7901 ],
            "F": [ 9061 ]
          }
        },
        "scr.state_LUT3_I0_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y23/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9942 ],
            "I1": [ 9938 ],
            "I0": [ 9935 ],
            "F": [ 9659 ]
          }
        },
        "scr.state_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y24/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9942 ],
            "I1": [ 9938 ],
            "I0": [ 9935 ],
            "F": [ 9946 ]
          }
        },
        "scr.state_DFFRE_Q_RESET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y24/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10255 ],
            "I1": [ 9648 ],
            "I0": [ 9931 ],
            "F": [ 10281 ]
          }
        },
        "scr.state_DFFRE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y24/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9640 ],
            "I0": [ 9648 ],
            "F": [ 10280 ]
          }
        },
        "scr.state_DFFRE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y24/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10270 ],
            "I2": [ 9942 ],
            "I1": [ 9938 ],
            "I0": [ 9935 ],
            "F": [ 10283 ]
          }
        },
        "scr.state_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y24/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10281 ],
            "Q": [ 9935 ],
            "D": [ 10283 ],
            "CLK": [ 7592 ],
            "CE": [ 10255 ]
          }
        },
        "scr.state_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y24/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 10281 ],
            "Q": [ 9938 ],
            "D": [ 10280 ],
            "CLK": [ 7592 ],
            "CE": [ 10255 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100110101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y24/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9692 ],
            "I2": [ 9686 ],
            "I1": [ 9667 ],
            "I0": [ 9679 ],
            "F": [ 9670 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT3_I2_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y24/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9697 ],
            "I1": [ 9705 ],
            "I0": [ 9686 ],
            "F": [ 10002 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT3_I2_F_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y24/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9670 ],
            "I2": [ 9697 ],
            "I1": [ 9705 ],
            "I0": [ 9686 ],
            "F": [ 10275 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT3_I2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y24/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10275 ],
            "I0": [ 9946 ],
            "F": [ 10004 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10011010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y23/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9692 ],
            "I1": [ 9686 ],
            "I0": [ 9667 ],
            "F": [ 9661 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y23/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9697 ],
            "I0": [ 9705 ],
            "F": [ 9692 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y24/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9692 ],
            "I2": [ 9686 ],
            "I1": [ 9667 ],
            "I0": [ 9679 ],
            "F": [ 10270 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110111101101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y24/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10270 ],
            "I2": [ 9942 ],
            "I1": [ 9938 ],
            "I0": [ 9935 ],
            "F": [ 10268 ]
          }
        },
        "scr.state_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y24/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9942 ],
            "D": [ 10268 ],
            "CLK": [ 7592 ],
            "CE": [ 10255 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y25/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9639 ],
            "I2": [ 9637 ],
            "I1": [ 10043 ],
            "I0": [ 10025 ],
            "F": [ 10258 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010001000110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y25/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9639 ],
            "I2": [ 10071 ],
            "I1": [ 9637 ],
            "I0": [ 10060 ],
            "F": [ 10257 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I1_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y25/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9639 ],
            "I2": [ 9637 ],
            "I1": [ 9960 ],
            "I0": [ 9957 ],
            "F": [ 10262 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I1_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y25/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9639 ],
            "I2": [ 9637 ],
            "I1": [ 10008 ],
            "I0": [ 9980 ],
            "F": [ 10261 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y25/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10262 ],
            "I0": [ 10261 ],
            "F": [ 10259 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010011111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y25/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10259 ],
            "I2": [ 10258 ],
            "I1": [ 10257 ],
            "I0": [ 9634 ],
            "F": [ 10248 ]
          }
        },
        "scr.sdin_DFFE_Q_CE_LUT4_I3_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y24/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10159 ],
            "I2": [ 10251 ],
            "I1": [ 9648 ],
            "I0": [ 9646 ],
            "F": [ 10255 ]
          }
        },
        "scr.sdin_DFFE_Q_CE_LUT4_I3_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y24/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9639 ],
            "I2": [ 9637 ],
            "I1": [ 9634 ],
            "I0": [ 9656 ],
            "F": [ 9646 ]
          }
        },
        "scr.sdin_DFFE_Q_CE_LUT4_I3_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y24/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9718 ],
            "I1": [ 9713 ],
            "I0": [ 9938 ],
            "F": [ 10159 ]
          }
        },
        "scr.sdin_DFFE_Q_CE_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y24/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9652 ],
            "I2": [ 9942 ],
            "I1": [ 9938 ],
            "I0": [ 9935 ],
            "F": [ 10251 ]
          }
        },
        "scr.sdin_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y24/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10181 ],
            "I0": [ 9648 ],
            "F": [ 9652 ]
          }
        },
        "scr.sdin_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y25/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8440 ],
            "D": [ 10248 ],
            "CLK": [ 7592 ],
            "CE": [ 9652 ]
          }
        },
        "scr.sclk_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y24/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 10702 ],
            "Q": [ 8437 ],
            "D": [ 10181 ],
            "CLK": [ 7592 ],
            "CE": [ 9648 ]
          }
        },
        "scr.reset_DFFSE_Q_SET_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y24/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10211 ],
            "I2": [ 9926 ],
            "I1": [ 9713 ],
            "I0": [ 9938 ],
            "F": [ 10161 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10221 ],
            "I2": [ 10218 ],
            "I1": [ 10235 ],
            "I0": [ 10189 ],
            "F": [ 10243 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10243 ],
            "I0": [ 10190 ],
            "F": [ 9718 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9900 ],
            "I2": [ 9892 ],
            "I1": [ 9824 ],
            "I0": [ 9729 ],
            "F": [ 10193 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_I2_LUT3_F_I1_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010100010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10238 ],
            "I2": [ 9834 ],
            "I1": [ 9814 ],
            "I0": [ 9811 ],
            "F": [ 10214 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_I2_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9845 ],
            "I0": [ 9841 ],
            "F": [ 10238 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10169 ],
            "I1": [ 10238 ],
            "I0": [ 10164 ],
            "F": [ 10195 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT4_I3_F_LUT2_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9914 ],
            "I2": [ 9908 ],
            "I1": [ 9904 ],
            "I0": [ 9902 ],
            "F": [ 10235 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT4_I3_F_LUT2_I1_F_LUT3_F_1_I0_LUT4_F_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9811 ],
            "I2": [ 9808 ],
            "I1": [ 9791 ],
            "I0": [ 9787 ],
            "F": [ 10232 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT4_I3_F_LUT2_I1_F_LUT3_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10232 ],
            "I2": [ 9841 ],
            "I1": [ 9834 ],
            "I0": [ 9814 ],
            "F": [ 10223 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT4_I3_F_LUT2_I1_F_LUT3_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9811 ],
            "I2": [ 9808 ],
            "I1": [ 9791 ],
            "I0": [ 9787 ],
            "F": [ 10222 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT4_I3_F_LUT2_I1_F_LUT3_F_1_I0_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9747 ],
            "I2": [ 9743 ],
            "I1": [ 9733 ],
            "I0": [ 9918 ],
            "F": [ 10227 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT4_I3_F_LUT2_I1_F_LUT3_F_1_I0_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9782 ],
            "I2": [ 9766 ],
            "I1": [ 9763 ],
            "I0": [ 9759 ],
            "F": [ 10226 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT4_I3_F_LUT2_I1_F_LUT3_F_1_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10227 ],
            "I0": [ 10226 ],
            "F": [ 10224 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT4_I3_F_LUT2_I1_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10224 ],
            "I1": [ 10223 ],
            "I0": [ 10222 ],
            "F": [ 10221 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT4_I3_F_LUT2_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9908 ],
            "I1": [ 9904 ],
            "I0": [ 9902 ],
            "F": [ 10189 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT4_I3_F_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10216 ],
            "I0": [ 9918 ],
            "F": [ 10218 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10203 ],
            "I2": [ 9747 ],
            "I1": [ 9743 ],
            "I0": [ 9733 ],
            "F": [ 10216 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT3_I1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10214 ],
            "I2": [ 9808 ],
            "I1": [ 9791 ],
            "I0": [ 9787 ],
            "F": [ 10207 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT3_I1_F_LUT3_I2_F_LUT4_I3_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y23/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9942 ],
            "I0": [ 9935 ],
            "F": [ 9713 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT3_I1_F_LUT3_I2_F_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y24/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10209 ],
            "I2": [ 9733 ],
            "I1": [ 9918 ],
            "I0": [ 9914 ],
            "F": [ 10211 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT3_I1_F_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10206 ],
            "I1": [ 9747 ],
            "I0": [ 9743 ],
            "F": [ 10209 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10207 ],
            "I1": [ 10203 ],
            "I0": [ 9782 ],
            "F": [ 10206 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9766 ],
            "I1": [ 9763 ],
            "I0": [ 9759 ],
            "F": [ 10203 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10203 ],
            "I2": [ 9782 ],
            "I1": [ 9914 ],
            "I0": [ 9727 ],
            "F": [ 10182 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y23/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9715 ],
            "I2": [ 9885 ],
            "I1": [ 9884 ],
            "I0": [ 9883 ],
            "F": [ 10198 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9869 ],
            "I2": [ 9867 ],
            "I1": [ 9865 ],
            "I0": [ 9857 ],
            "F": [ 10197 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10198 ],
            "I0": [ 10197 ],
            "F": [ 10183 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10195 ],
            "I1": [ 10193 ],
            "I0": [ 10189 ],
            "F": [ 10184 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10193 ],
            "I0": [ 9727 ],
            "F": [ 10190 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10190 ],
            "I0": [ 10189 ],
            "F": [ 9926 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9733 ],
            "I1": [ 9918 ],
            "I0": [ 9914 ],
            "F": [ 10165 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I1_LUT2_F_I1_LUT4_F_I3_LUT3_F_I2_LUT4_F_I3_LUT4_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9713 ],
            "I0": [ 9938 ],
            "F": [ 9648 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I1_LUT2_F_I1_LUT4_F_I3_LUT3_F_I2_LUT4_F_I3_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10184 ],
            "I2": [ 10183 ],
            "I1": [ 10182 ],
            "I0": [ 10178 ],
            "F": [ 10181 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I1_LUT2_F_I1_LUT4_F_I3_LUT3_F_I2_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9834 ],
            "I2": [ 9814 ],
            "I1": [ 9811 ],
            "I0": [ 9808 ],
            "F": [ 10178 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I1_LUT2_F_I1_LUT4_F_I3_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10178 ],
            "I2": [ 9857 ],
            "I1": [ 9845 ],
            "I0": [ 9841 ],
            "F": [ 10175 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I1_LUT2_F_I1_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10175 ],
            "I1": [ 9791 ],
            "I0": [ 9787 ],
            "F": [ 10173 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I1_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10173 ],
            "I2": [ 9782 ],
            "I1": [ 9766 ],
            "I0": [ 9763 ],
            "F": [ 10171 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10171 ],
            "I0": [ 9759 ],
            "F": [ 10166 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9791 ],
            "I2": [ 9787 ],
            "I1": [ 9733 ],
            "I0": [ 9918 ],
            "F": [ 10169 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9747 ],
            "I0": [ 9743 ],
            "F": [ 10164 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111101001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10166 ],
            "I2": [ 9926 ],
            "I1": [ 10165 ],
            "I0": [ 10164 ],
            "F": [ 10160 ]
          }
        },
        "scr.reset_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y24/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 10161 ],
            "Q": [ 8434 ],
            "D": [ 10160 ],
            "CLK": [ 7592 ],
            "CE": [ 10159 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10112 ],
            "I2": [ 7685 ],
            "I1": [ 10108 ],
            "I0": [ 7833 ],
            "F": [ 10156 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10156 ],
            "I0": [ 7825 ],
            "F": [ 10103 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_9_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y23/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10136 ],
            "F": [ 10153 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y23/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10136 ],
            "D": [ 10153 ],
            "CLK": [ 7592 ],
            "CE": [ 9946 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_8_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y22/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10136 ],
            "I0": [ 10131 ],
            "F": [ 10150 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y22/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10131 ],
            "D": [ 10150 ],
            "CLK": [ 7592 ],
            "CE": [ 9946 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y24/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10136 ],
            "I1": [ 10131 ],
            "I0": [ 10126 ],
            "F": [ 10147 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y24/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10126 ],
            "D": [ 10147 ],
            "CLK": [ 7592 ],
            "CE": [ 9946 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_6_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10114 ],
            "I0": [ 7711 ],
            "F": [ 10144 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7711 ],
            "D": [ 10144 ],
            "CLK": [ 7592 ],
            "CE": [ 9946 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10114 ],
            "I1": [ 7711 ],
            "I0": [ 7703 ],
            "F": [ 10141 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7703 ],
            "D": [ 10141 ],
            "CLK": [ 7592 ],
            "CE": [ 9946 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_4_D_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y23/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10136 ],
            "I1": [ 10131 ],
            "I0": [ 10126 ],
            "F": [ 10114 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10114 ],
            "I2": [ 7711 ],
            "I1": [ 7703 ],
            "I0": [ 7694 ],
            "F": [ 10122 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7694 ],
            "D": [ 10122 ],
            "CLK": [ 7592 ],
            "CE": [ 9946 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10112 ],
            "I0": [ 7685 ],
            "F": [ 10119 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7685 ],
            "D": [ 10119 ],
            "CLK": [ 7592 ],
            "CE": [ 9946 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10112 ],
            "I1": [ 7685 ],
            "I0": [ 10108 ],
            "F": [ 10116 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10108 ],
            "D": [ 10116 ],
            "CLK": [ 7592 ],
            "CE": [ 9946 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_1_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10114 ],
            "I2": [ 7711 ],
            "I1": [ 7703 ],
            "I0": [ 7694 ],
            "F": [ 10112 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10112 ],
            "I2": [ 7685 ],
            "I1": [ 10108 ],
            "I0": [ 7833 ],
            "F": [ 10105 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7833 ],
            "D": [ 10105 ],
            "CLK": [ 7592 ],
            "CE": [ 9946 ]
          }
        },
        "scr.pixelCounter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7825 ],
            "D": [ 10103 ],
            "CLK": [ 7592 ],
            "CE": [ 9946 ]
          }
        },
        "scr.dc_DFFSE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y24/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9659 ],
            "I0": [ 9946 ],
            "F": [ 9640 ]
          }
        },
        "scr.dc_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y25/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 10702 ],
            "Q": [ 8431 ],
            "D": [ 9946 ],
            "CLK": [ 7592 ],
            "CE": [ 9640 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT4_F_I2_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000001110111100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y24/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9697 ],
            "I2": [ 9705 ],
            "I1": [ 9686 ],
            "I0": [ 9667 ],
            "F": [ 10098 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT4_F_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y24/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9670 ],
            "I2": [ 9661 ],
            "I1": [ 10098 ],
            "I0": [ 9697 ],
            "F": [ 10095 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y24/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9670 ],
            "I2": [ 9697 ],
            "I1": [ 9705 ],
            "I0": [ 9686 ],
            "F": [ 10094 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y25/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10095 ],
            "I2": [ 10094 ],
            "I1": [ 9946 ],
            "I0": [ 10093 ],
            "F": [ 9956 ]
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y23/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9697 ],
            "I1": [ 9705 ],
            "I0": [ 9686 ],
            "F": [ 10084 ]
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_LUT3_F_I2_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010100011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y23/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9670 ],
            "I2": [ 9661 ],
            "I1": [ 10039 ],
            "I0": [ 10084 ],
            "F": [ 10082 ]
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y23/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10082 ],
            "I2": [ 9670 ],
            "I1": [ 9703 ],
            "I0": [ 9686 ],
            "F": [ 10080 ]
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y25/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10080 ],
            "I1": [ 9946 ],
            "I0": [ 10079 ],
            "F": [ 10070 ]
          }
        },
        "scr.dataToSend_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y25/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10071 ],
            "D": [ 10070 ],
            "CLK": [ 7592 ],
            "CE": [ 9640 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y25/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10001 ],
            "I2": [ 9999 ],
            "I1": [ 9946 ],
            "I0": [ 10068 ],
            "F": [ 10059 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y25/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10060 ],
            "D": [ 10059 ],
            "CLK": [ 7592 ],
            "CE": [ 9640 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT3_F_I2_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111011001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y24/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9697 ],
            "I2": [ 9705 ],
            "I1": [ 9686 ],
            "I0": [ 9667 ],
            "F": [ 10056 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y24/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10004 ],
            "I1": [ 9670 ],
            "I0": [ 10056 ],
            "F": [ 10054 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y24/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10054 ],
            "I1": [ 9999 ],
            "I0": [ 9697 ],
            "F": [ 10052 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y25/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10052 ],
            "I1": [ 9946 ],
            "I0": [ 10051 ],
            "F": [ 10042 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y25/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10043 ],
            "D": [ 10042 ],
            "CLK": [ 7592 ],
            "CE": [ 9640 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I2_LUT4_F_1_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y23/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9697 ],
            "I1": [ 9705 ],
            "I0": [ 9686 ],
            "F": [ 10039 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001100011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y24/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9670 ],
            "I2": [ 9661 ],
            "I1": [ 10039 ],
            "I0": [ 9705 ],
            "F": [ 10035 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y24/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9670 ],
            "I2": [ 9697 ],
            "I1": [ 9705 ],
            "I0": [ 9686 ],
            "F": [ 10034 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y25/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10035 ],
            "I2": [ 10034 ],
            "I1": [ 9946 ],
            "I0": [ 10033 ],
            "F": [ 10024 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y25/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10025 ],
            "D": [ 10024 ],
            "CLK": [ 7592 ],
            "CE": [ 9640 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I2_LUT4_F_I1_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y23/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9976 ],
            "I1": [ 9972 ],
            "I0": [ 9686 ],
            "F": [ 10020 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I2_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y24/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9697 ],
            "I1": [ 9705 ],
            "I0": [ 9686 ],
            "F": [ 10019 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y24/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10020 ],
            "I2": [ 9661 ],
            "I1": [ 10019 ],
            "I0": [ 9679 ],
            "F": [ 10017 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y25/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10017 ],
            "I1": [ 9946 ],
            "I0": [ 10016 ],
            "F": [ 10007 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y25/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10008 ],
            "D": [ 10007 ],
            "CLK": [ 7592 ],
            "CE": [ 9640 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I2_LUT4_F_1_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y23/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9695 ],
            "I1": [ 9684 ],
            "I0": [ 9703 ],
            "F": [ 9995 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I2_LUT4_F_1_I0_LUT2_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y24/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10004 ],
            "I2": [ 9661 ],
            "I1": [ 10002 ],
            "I0": [ 9679 ],
            "F": [ 10001 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I2_LUT4_F_1_I0_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y24/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9994 ],
            "I0": [ 9705 ],
            "F": [ 9999 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I2_LUT4_F_1_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y24/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9686 ],
            "I0": [ 9667 ],
            "F": [ 9994 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y24/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9995 ],
            "I2": [ 9670 ],
            "I1": [ 9692 ],
            "I0": [ 9994 ],
            "F": [ 9990 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y24/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9670 ],
            "I2": [ 9697 ],
            "I1": [ 9705 ],
            "I0": [ 9686 ],
            "F": [ 9989 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y25/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9990 ],
            "I2": [ 9989 ],
            "I1": [ 9946 ],
            "I0": [ 9988 ],
            "F": [ 9979 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y25/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9980 ],
            "D": [ 9979 ],
            "CLK": [ 7592 ],
            "CE": [ 9640 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I2_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y23/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9697 ],
            "I2": [ 9705 ],
            "I1": [ 9686 ],
            "I0": [ 9667 ],
            "F": [ 9973 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I2_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y23/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9670 ],
            "I2": [ 9661 ],
            "I1": [ 9684 ],
            "I0": [ 9697 ],
            "F": [ 9976 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I2_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y23/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9697 ],
            "I0": [ 9705 ],
            "F": [ 9972 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101111101011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y23/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9695 ],
            "I2": [ 9670 ],
            "I1": [ 9973 ],
            "I0": [ 9972 ],
            "F": [ 9969 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y25/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9969 ],
            "I1": [ 9946 ],
            "I0": [ 9968 ],
            "F": [ 9959 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y25/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9960 ],
            "D": [ 9959 ],
            "CLK": [ 7592 ],
            "CE": [ 9640 ]
          }
        },
        "scr.dataToSend_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y25/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9957 ],
            "D": [ 9956 ],
            "CLK": [ 7592 ],
            "CE": [ 9640 ]
          }
        },
        "scr.cs_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y23/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9659 ],
            "I0": [ 9946 ],
            "F": [ 9932 ]
          }
        },
        "scr.cs_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y23/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9942 ],
            "I1": [ 9938 ],
            "I0": [ 9935 ],
            "F": [ 9931 ]
          }
        },
        "scr.cs_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y23/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8428 ],
            "D": [ 9932 ],
            "CLK": [ 7592 ],
            "CE": [ 9931 ]
          }
        },
        "scr.counter_DFFRE_Q_9_D_LUT3_F_I2_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y24/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9739 ],
            "I2": [ 9918 ],
            "I1": [ 9914 ],
            "I0": [ 9908 ],
            "F": [ 9910 ]
          }
        },
        "scr.counter_DFFRE_Q_9_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9750 ],
            "I2": [ 9747 ],
            "I1": [ 9743 ],
            "I0": [ 9733 ],
            "F": [ 9739 ]
          }
        },
        "scr.counter_DFFRE_Q_9_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9739 ],
            "I1": [ 9918 ],
            "I0": [ 9926 ],
            "F": [ 9923 ]
          }
        },
        "scr.counter_DFFRE_Q_9": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9648 ],
            "Q": [ 9918 ],
            "D": [ 9923 ],
            "CLK": [ 7592 ],
            "CE": [ 9713 ]
          }
        },
        "scr.counter_DFFRE_Q_8_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9739 ],
            "I2": [ 9718 ],
            "I1": [ 9918 ],
            "I0": [ 9914 ],
            "F": [ 9912 ]
          }
        },
        "scr.counter_DFFRE_Q_8": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9648 ],
            "Q": [ 9914 ],
            "D": [ 9912 ],
            "CLK": [ 7592 ],
            "CE": [ 9713 ]
          }
        },
        "scr.counter_DFFRE_Q_7_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y24/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9910 ],
            "I0": [ 9718 ],
            "F": [ 9906 ]
          }
        },
        "scr.counter_DFFRE_Q_7": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y24/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9648 ],
            "Q": [ 9908 ],
            "D": [ 9906 ],
            "CLK": [ 7592 ],
            "CE": [ 9713 ]
          }
        },
        "scr.counter_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9648 ],
            "Q": [ 9904 ],
            "D": [ 10702 ],
            "CLK": [ 7592 ],
            "CE": [ 9713 ]
          }
        },
        "scr.counter_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9648 ],
            "Q": [ 9902 ],
            "D": [ 10702 ],
            "CLK": [ 7592 ],
            "CE": [ 9713 ]
          }
        },
        "scr.counter_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9648 ],
            "Q": [ 9900 ],
            "D": [ 10702 ],
            "CLK": [ 7592 ],
            "CE": [ 9713 ]
          }
        },
        "scr.counter_DFFRE_Q_31_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y24/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9718 ],
            "I1": [ 9715 ],
            "I0": [ 9885 ],
            "F": [ 9897 ]
          }
        },
        "scr.counter_DFFRE_Q_31": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y24/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9648 ],
            "Q": [ 9885 ],
            "D": [ 9897 ],
            "CLK": [ 7592 ],
            "CE": [ 9713 ]
          }
        },
        "scr.counter_DFFRE_Q_30_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y24/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9718 ],
            "I2": [ 9715 ],
            "I1": [ 9885 ],
            "I0": [ 9884 ],
            "F": [ 9894 ]
          }
        },
        "scr.counter_DFFRE_Q_30": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y24/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9648 ],
            "Q": [ 9884 ],
            "D": [ 9894 ],
            "CLK": [ 7592 ],
            "CE": [ 9713 ]
          }
        },
        "scr.counter_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9648 ],
            "Q": [ 9892 ],
            "D": [ 10702 ],
            "CLK": [ 7592 ],
            "CE": [ 9713 ]
          }
        },
        "scr.counter_DFFRE_Q_29_D_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y23/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9715 ],
            "I2": [ 9885 ],
            "I1": [ 9884 ],
            "I0": [ 9883 ],
            "F": [ 9889 ]
          }
        },
        "scr.counter_DFFRE_Q_29_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y23/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9718 ],
            "I0": [ 9889 ],
            "F": [ 9887 ]
          }
        },
        "scr.counter_DFFRE_Q_29": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y23/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9648 ],
            "Q": [ 9883 ],
            "D": [ 9887 ],
            "CLK": [ 7592 ],
            "CE": [ 9713 ]
          }
        },
        "scr.counter_DFFRE_Q_28_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y23/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9715 ],
            "I2": [ 9885 ],
            "I1": [ 9884 ],
            "I0": [ 9883 ],
            "F": [ 9870 ]
          }
        },
        "scr.counter_DFFRE_Q_28_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9718 ],
            "I1": [ 9870 ],
            "I0": [ 9869 ],
            "F": [ 9880 ]
          }
        },
        "scr.counter_DFFRE_Q_28": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9648 ],
            "Q": [ 9869 ],
            "D": [ 9880 ],
            "CLK": [ 7592 ],
            "CE": [ 9713 ]
          }
        },
        "scr.counter_DFFRE_Q_27_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9718 ],
            "I2": [ 9870 ],
            "I1": [ 9869 ],
            "I0": [ 9867 ],
            "F": [ 9877 ]
          }
        },
        "scr.counter_DFFRE_Q_27": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9648 ],
            "Q": [ 9867 ],
            "D": [ 9877 ],
            "CLK": [ 7592 ],
            "CE": [ 9713 ]
          }
        },
        "scr.counter_DFFRE_Q_26_D_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y21/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9870 ],
            "I2": [ 9869 ],
            "I1": [ 9867 ],
            "I0": [ 9865 ],
            "F": [ 9874 ]
          }
        },
        "scr.counter_DFFRE_Q_26_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y21/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9718 ],
            "I0": [ 9874 ],
            "F": [ 9872 ]
          }
        },
        "scr.counter_DFFRE_Q_26": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y21/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9648 ],
            "Q": [ 9865 ],
            "D": [ 9872 ],
            "CLK": [ 7592 ],
            "CE": [ 9713 ]
          }
        },
        "scr.counter_DFFRE_Q_25_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y21/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9870 ],
            "I2": [ 9869 ],
            "I1": [ 9867 ],
            "I0": [ 9865 ],
            "F": [ 9860 ]
          }
        },
        "scr.counter_DFFRE_Q_25_D_LUT3_F_I1_LUT2_I1_F_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9847 ],
            "I2": [ 9845 ],
            "I1": [ 9841 ],
            "I0": [ 9834 ],
            "F": [ 9817 ]
          }
        },
        "scr.counter_DFFRE_Q_25_D_LUT3_F_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9860 ],
            "I0": [ 9857 ],
            "F": [ 9847 ]
          }
        },
        "scr.counter_DFFRE_Q_25_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9718 ],
            "I1": [ 9860 ],
            "I0": [ 9857 ],
            "F": [ 9855 ]
          }
        },
        "scr.counter_DFFRE_Q_25": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9648 ],
            "Q": [ 9857 ],
            "D": [ 9855 ],
            "CLK": [ 7592 ],
            "CE": [ 9713 ]
          }
        },
        "scr.counter_DFFRE_Q_24_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9718 ],
            "I1": [ 9847 ],
            "I0": [ 9845 ],
            "F": [ 9852 ]
          }
        },
        "scr.counter_DFFRE_Q_24": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9648 ],
            "Q": [ 9845 ],
            "D": [ 9852 ],
            "CLK": [ 7592 ],
            "CE": [ 9713 ]
          }
        },
        "scr.counter_DFFRE_Q_23_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9718 ],
            "I2": [ 9847 ],
            "I1": [ 9845 ],
            "I0": [ 9841 ],
            "F": [ 9849 ]
          }
        },
        "scr.counter_DFFRE_Q_23": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9648 ],
            "Q": [ 9841 ],
            "D": [ 9849 ],
            "CLK": [ 7592 ],
            "CE": [ 9713 ]
          }
        },
        "scr.counter_DFFRE_Q_22_D_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9847 ],
            "I2": [ 9845 ],
            "I1": [ 9841 ],
            "I0": [ 9834 ],
            "F": [ 9838 ]
          }
        },
        "scr.counter_DFFRE_Q_22_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9718 ],
            "I0": [ 9838 ],
            "F": [ 9832 ]
          }
        },
        "scr.counter_DFFRE_Q_22": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9648 ],
            "Q": [ 9834 ],
            "D": [ 9832 ],
            "CLK": [ 7592 ],
            "CE": [ 9713 ]
          }
        },
        "scr.counter_DFFRE_Q_21_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9718 ],
            "I1": [ 9817 ],
            "I0": [ 9814 ],
            "F": [ 9829 ]
          }
        },
        "scr.counter_DFFRE_Q_21": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9648 ],
            "Q": [ 9814 ],
            "D": [ 9829 ],
            "CLK": [ 7592 ],
            "CE": [ 9713 ]
          }
        },
        "scr.counter_DFFRE_Q_20_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9718 ],
            "I2": [ 9817 ],
            "I1": [ 9814 ],
            "I0": [ 9811 ],
            "F": [ 9826 ]
          }
        },
        "scr.counter_DFFRE_Q_20": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9648 ],
            "Q": [ 9811 ],
            "D": [ 9826 ],
            "CLK": [ 7592 ],
            "CE": [ 9713 ]
          }
        },
        "scr.counter_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9648 ],
            "Q": [ 9824 ],
            "D": [ 10702 ],
            "CLK": [ 7592 ],
            "CE": [ 9713 ]
          }
        },
        "scr.counter_DFFRE_Q_19_D_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9817 ],
            "I2": [ 9814 ],
            "I1": [ 9811 ],
            "I0": [ 9808 ],
            "F": [ 9821 ]
          }
        },
        "scr.counter_DFFRE_Q_19_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9718 ],
            "I0": [ 9821 ],
            "F": [ 9819 ]
          }
        },
        "scr.counter_DFFRE_Q_19": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9648 ],
            "Q": [ 9808 ],
            "D": [ 9819 ],
            "CLK": [ 7592 ],
            "CE": [ 9713 ]
          }
        },
        "scr.counter_DFFRE_Q_18_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9817 ],
            "I2": [ 9814 ],
            "I1": [ 9811 ],
            "I0": [ 9808 ],
            "F": [ 9794 ]
          }
        },
        "scr.counter_DFFRE_Q_18_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9718 ],
            "I1": [ 9794 ],
            "I0": [ 9791 ],
            "F": [ 9804 ]
          }
        },
        "scr.counter_DFFRE_Q_18": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9648 ],
            "Q": [ 9791 ],
            "D": [ 9804 ],
            "CLK": [ 7592 ],
            "CE": [ 9713 ]
          }
        },
        "scr.counter_DFFRE_Q_17_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9718 ],
            "I2": [ 9794 ],
            "I1": [ 9791 ],
            "I0": [ 9787 ],
            "F": [ 9801 ]
          }
        },
        "scr.counter_DFFRE_Q_17": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9648 ],
            "Q": [ 9787 ],
            "D": [ 9801 ],
            "CLK": [ 7592 ],
            "CE": [ 9713 ]
          }
        },
        "scr.counter_DFFRE_Q_16_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9794 ],
            "I1": [ 9791 ],
            "I0": [ 9787 ],
            "F": [ 9798 ]
          }
        },
        "scr.counter_DFFRE_Q_16_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9798 ],
            "I1": [ 9718 ],
            "I0": [ 9782 ],
            "F": [ 9796 ]
          }
        },
        "scr.counter_DFFRE_Q_16": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9648 ],
            "Q": [ 9782 ],
            "D": [ 9796 ],
            "CLK": [ 7592 ],
            "CE": [ 9713 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9794 ],
            "I2": [ 9791 ],
            "I1": [ 9787 ],
            "I0": [ 9782 ],
            "F": [ 9768 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9768 ],
            "I1": [ 9718 ],
            "I0": [ 9766 ],
            "F": [ 9778 ]
          }
        },
        "scr.counter_DFFRE_Q_15": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9648 ],
            "Q": [ 9766 ],
            "D": [ 9778 ],
            "CLK": [ 7592 ],
            "CE": [ 9713 ]
          }
        },
        "scr.counter_DFFRE_Q_14_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9768 ],
            "I2": [ 9718 ],
            "I1": [ 9766 ],
            "I0": [ 9763 ],
            "F": [ 9775 ]
          }
        },
        "scr.counter_DFFRE_Q_14": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9648 ],
            "Q": [ 9763 ],
            "D": [ 9775 ],
            "CLK": [ 7592 ],
            "CE": [ 9713 ]
          }
        },
        "scr.counter_DFFRE_Q_13_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9768 ],
            "I1": [ 9766 ],
            "I0": [ 9763 ],
            "F": [ 9772 ]
          }
        },
        "scr.counter_DFFRE_Q_13_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9772 ],
            "I1": [ 9718 ],
            "I0": [ 9759 ],
            "F": [ 9770 ]
          }
        },
        "scr.counter_DFFRE_Q_13": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9648 ],
            "Q": [ 9759 ],
            "D": [ 9770 ],
            "CLK": [ 7592 ],
            "CE": [ 9713 ]
          }
        },
        "scr.counter_DFFRE_Q_12_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9768 ],
            "I2": [ 9766 ],
            "I1": [ 9763 ],
            "I0": [ 9759 ],
            "F": [ 9750 ]
          }
        },
        "scr.counter_DFFRE_Q_12_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9750 ],
            "I1": [ 9718 ],
            "I0": [ 9747 ],
            "F": [ 9755 ]
          }
        },
        "scr.counter_DFFRE_Q_12": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9648 ],
            "Q": [ 9747 ],
            "D": [ 9755 ],
            "CLK": [ 7592 ],
            "CE": [ 9713 ]
          }
        },
        "scr.counter_DFFRE_Q_11_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y24/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9750 ],
            "I2": [ 9718 ],
            "I1": [ 9747 ],
            "I0": [ 9743 ],
            "F": [ 9752 ]
          }
        },
        "scr.counter_DFFRE_Q_11": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y24/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9648 ],
            "Q": [ 9743 ],
            "D": [ 9752 ],
            "CLK": [ 7592 ],
            "CE": [ 9713 ]
          }
        },
        "scr.counter_DFFRE_Q_10_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y24/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9750 ],
            "I2": [ 9747 ],
            "I1": [ 9743 ],
            "I0": [ 9733 ],
            "F": [ 9737 ]
          }
        },
        "scr.counter_DFFRE_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y24/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9739 ],
            "I1": [ 9737 ],
            "I0": [ 9718 ],
            "F": [ 9731 ]
          }
        },
        "scr.counter_DFFRE_Q_10": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y24/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9648 ],
            "Q": [ 9733 ],
            "D": [ 9731 ],
            "CLK": [ 7592 ],
            "CE": [ 9713 ]
          }
        },
        "scr.counter_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9648 ],
            "Q": [ 9729 ],
            "D": [ 10702 ],
            "CLK": [ 7592 ],
            "CE": [ 9713 ]
          }
        },
        "scr.counter_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9648 ],
            "Q": [ 9727 ],
            "D": [ 10702 ],
            "CLK": [ 7592 ],
            "CE": [ 9713 ]
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000111110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y24/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9718 ],
            "I2": [ 9652 ],
            "I1": [ 9648 ],
            "I0": [ 9715 ],
            "F": [ 9714 ]
          }
        },
        "scr.counter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y24/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9715 ],
            "D": [ 9714 ],
            "CLK": [ 7592 ],
            "CE": [ 9713 ]
          }
        },
        "scr.commandIndex_DFFSE_Q_3_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y23/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9697 ],
            "F": [ 9710 ]
          }
        },
        "scr.commandIndex_DFFSE_Q_3": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y23/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 10702 ],
            "Q": [ 9697 ],
            "D": [ 9710 ],
            "CLK": [ 7592 ],
            "CE": [ 9659 ]
          }
        },
        "scr.commandIndex_DFFSE_Q_2": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y23/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 10702 ],
            "Q": [ 9705 ],
            "D": [ 9703 ],
            "CLK": [ 7592 ],
            "CE": [ 9659 ]
          }
        },
        "scr.commandIndex_DFFSE_Q_1_D_LUT3_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y23/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9697 ],
            "I0": [ 9705 ],
            "F": [ 9703 ]
          }
        },
        "scr.commandIndex_DFFSE_Q_1_D_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y23/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9661 ],
            "I1": [ 9684 ],
            "I0": [ 9697 ],
            "F": [ 9695 ]
          }
        },
        "scr.commandIndex_DFFSE_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y23/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9692 ],
            "I0": [ 9686 ],
            "F": [ 9684 ]
          }
        },
        "scr.commandIndex_DFFSE_Q_1": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y23/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 10702 ],
            "Q": [ 9686 ],
            "D": [ 9684 ],
            "CLK": [ 7592 ],
            "CE": [ 9659 ]
          }
        },
        "scr.commandIndex_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y24/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 10702 ],
            "Q": [ 9679 ],
            "D": [ 9670 ],
            "CLK": [ 7592 ],
            "CE": [ 9659 ]
          }
        },
        "scr.commandIndex_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y23/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9667 ],
            "D": [ 9661 ],
            "CLK": [ 7592 ],
            "CE": [ 9659 ]
          }
        },
        "scr.bitNumber_DFFRE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y24/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9639 ],
            "I2": [ 9637 ],
            "I1": [ 9634 ],
            "I0": [ 9656 ],
            "F": [ 9655 ]
          }
        },
        "scr.bitNumber_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y24/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9640 ],
            "Q": [ 9656 ],
            "D": [ 9655 ],
            "CLK": [ 7592 ],
            "CE": [ 9631 ]
          }
        },
        "scr.bitNumber_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y24/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9640 ],
            "I2": [ 9639 ],
            "I1": [ 9637 ],
            "I0": [ 9634 ],
            "F": [ 9632 ]
          }
        },
        "scr.bitNumber_DFFE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y24/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9652 ],
            "I2": [ 9640 ],
            "I1": [ 9648 ],
            "I0": [ 9646 ],
            "F": [ 9631 ]
          }
        },
        "scr.bitNumber_DFFE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y24/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9640 ],
            "I0": [ 9639 ],
            "F": [ 9642 ]
          }
        },
        "scr.bitNumber_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y24/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9639 ],
            "D": [ 9642 ],
            "CLK": [ 7592 ],
            "CE": [ 9631 ]
          }
        },
        "scr.bitNumber_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y24/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9640 ],
            "I1": [ 9639 ],
            "I0": [ 9637 ],
            "F": [ 9636 ]
          }
        },
        "scr.bitNumber_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y24/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9637 ],
            "D": [ 9636 ],
            "CLK": [ 7592 ],
            "CE": [ 9631 ]
          }
        },
        "scr.bitNumber_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y24/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9634 ],
            "D": [ 9632 ],
            "CLK": [ 7592 ],
            "CE": [ 9631 ]
          }
        },
        "mr.state_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y20/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9617 ],
            "I0": [ 9615 ],
            "F": [ 9578 ]
          }
        },
        "mr.state_DFFRE_Q_RESET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y22/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9413 ],
            "I1": [ 9617 ],
            "I0": [ 9615 ],
            "F": [ 9626 ]
          }
        },
        "mr.state_DFFRE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y22/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9617 ],
            "I0": [ 9615 ],
            "F": [ 9625 ]
          }
        },
        "mr.state_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y22/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9626 ],
            "Q": [ 9615 ],
            "D": [ 9625 ],
            "CLK": [ 7592 ],
            "CE": [ 9620 ]
          }
        },
        "mr.state_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y20/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9617 ],
            "I0": [ 9615 ],
            "F": [ 9621 ]
          }
        },
        "mr.state_DFFE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010110000101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y20/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9413 ],
            "I2": [ 9617 ],
            "I1": [ 9615 ],
            "I0": [ 7919 ],
            "F": [ 9620 ]
          }
        },
        "mr.state_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y20/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9617 ],
            "D": [ 9621 ],
            "CLK": [ 7592 ],
            "CE": [ 9620 ]
          }
        },
        "mr.requestingMemory_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y20/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9617 ],
            "I0": [ 9615 ],
            "F": [ 9612 ]
          }
        },
        "mr.requestingMemory_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y20/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9413 ],
            "I1": [ 9617 ],
            "I0": [ 9615 ],
            "F": [ 9611 ]
          }
        },
        "mr.requestingMemory_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y20/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7918 ],
            "D": [ 9612 ],
            "CLK": [ 7592 ],
            "CE": [ 9611 ]
          }
        },
        "mr.outputData_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8325 ],
            "D": [ 9015 ],
            "CLK": [ 7592 ],
            "CE": [ 9578 ]
          }
        },
        "mr.outputData_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8334 ],
            "D": [ 8982 ],
            "CLK": [ 7592 ],
            "CE": [ 9578 ]
          }
        },
        "mr.outputData_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8387 ],
            "D": [ 8975 ],
            "CLK": [ 7592 ],
            "CE": [ 9578 ]
          }
        },
        "mr.outputData_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8372 ],
            "D": [ 8968 ],
            "CLK": [ 7592 ],
            "CE": [ 9578 ]
          }
        },
        "mr.outputData_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8369 ],
            "D": [ 8953 ],
            "CLK": [ 7592 ],
            "CE": [ 9578 ]
          }
        },
        "mr.outputData_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8378 ],
            "D": [ 8946 ],
            "CLK": [ 7592 ],
            "CE": [ 9578 ]
          }
        },
        "mr.outputData_DFFE_Q_31": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8168 ],
            "D": [ 8914 ],
            "CLK": [ 7592 ],
            "CE": [ 9578 ]
          }
        },
        "mr.outputData_DFFE_Q_30": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8153 ],
            "D": [ 8908 ],
            "CLK": [ 7592 ],
            "CE": [ 9578 ]
          }
        },
        "mr.outputData_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8419 ],
            "D": [ 8939 ],
            "CLK": [ 7592 ],
            "CE": [ 9578 ]
          }
        },
        "mr.outputData_DFFE_Q_29": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8150 ],
            "D": [ 8881 ],
            "CLK": [ 7592 ],
            "CE": [ 9578 ]
          }
        },
        "mr.outputData_DFFE_Q_28": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8159 ],
            "D": [ 8874 ],
            "CLK": [ 7592 ],
            "CE": [ 9578 ]
          }
        },
        "mr.outputData_DFFE_Q_27": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8208 ],
            "D": [ 8867 ],
            "CLK": [ 7592 ],
            "CE": [ 9578 ]
          }
        },
        "mr.outputData_DFFE_Q_26": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8193 ],
            "D": [ 8840 ],
            "CLK": [ 7592 ],
            "CE": [ 9578 ]
          }
        },
        "mr.outputData_DFFE_Q_25": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8190 ],
            "D": [ 8833 ],
            "CLK": [ 7592 ],
            "CE": [ 9578 ]
          }
        },
        "mr.outputData_DFFE_Q_24": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8199 ],
            "D": [ 8826 ],
            "CLK": [ 7592 ],
            "CE": [ 9578 ]
          }
        },
        "mr.outputData_DFFE_Q_23": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8242 ],
            "D": [ 8799 ],
            "CLK": [ 7592 ],
            "CE": [ 9578 ]
          }
        },
        "mr.outputData_DFFE_Q_22": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8227 ],
            "D": [ 8792 ],
            "CLK": [ 7592 ],
            "CE": [ 9578 ]
          }
        },
        "mr.outputData_DFFE_Q_21": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8224 ],
            "D": [ 8785 ],
            "CLK": [ 7592 ],
            "CE": [ 9578 ]
          }
        },
        "mr.outputData_DFFE_Q_20": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8233 ],
            "D": [ 8738 ],
            "CLK": [ 7592 ],
            "CE": [ 9578 ]
          }
        },
        "mr.outputData_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8404 ],
            "D": [ 8765 ],
            "CLK": [ 7592 ],
            "CE": [ 9578 ]
          }
        },
        "mr.outputData_DFFE_Q_19": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8277 ],
            "D": [ 8731 ],
            "CLK": [ 7592 ],
            "CE": [ 9578 ]
          }
        },
        "mr.outputData_DFFE_Q_18": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8262 ],
            "D": [ 8724 ],
            "CLK": [ 7592 ],
            "CE": [ 9578 ]
          }
        },
        "mr.outputData_DFFE_Q_17": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8259 ],
            "D": [ 8697 ],
            "CLK": [ 7592 ],
            "CE": [ 9578 ]
          }
        },
        "mr.outputData_DFFE_Q_16": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8268 ],
            "D": [ 8690 ],
            "CLK": [ 7592 ],
            "CE": [ 9578 ]
          }
        },
        "mr.outputData_DFFE_Q_15": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8309 ],
            "D": [ 8683 ],
            "CLK": [ 7592 ],
            "CE": [ 9578 ]
          }
        },
        "mr.outputData_DFFE_Q_14": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8294 ],
            "D": [ 8662 ],
            "CLK": [ 7592 ],
            "CE": [ 9578 ]
          }
        },
        "mr.outputData_DFFE_Q_13": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8291 ],
            "D": [ 8655 ],
            "CLK": [ 7592 ],
            "CE": [ 9578 ]
          }
        },
        "mr.outputData_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8300 ],
            "D": [ 8648 ],
            "CLK": [ 7592 ],
            "CE": [ 9578 ]
          }
        },
        "mr.outputData_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8343 ],
            "D": [ 8628 ],
            "CLK": [ 7592 ],
            "CE": [ 9578 ]
          }
        },
        "mr.outputData_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8328 ],
            "D": [ 8621 ],
            "CLK": [ 7592 ],
            "CE": [ 9578 ]
          }
        },
        "mr.outputData_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8401 ],
            "D": [ 8759 ],
            "CLK": [ 7592 ],
            "CE": [ 9578 ]
          }
        },
        "mr.outputData_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:78.5-98.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8410 ],
            "D": [ 9030 ],
            "CLK": [ 7592 ],
            "CE": [ 9578 ]
          }
        },
        "mr.grantedAccess_DFFRE_Q_D_LUT3_F_I1_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7996 ],
            "I1": [ 7966 ],
            "I0": [ 8034 ],
            "F": [ 9574 ]
          }
        },
        "mr.grantedAccess_DFFRE_Q_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y16/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7966 ],
            "I1": [ 8019 ],
            "I0": [ 8003 ],
            "F": [ 9573 ]
          }
        },
        "mr.grantedAccess_DFFRE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11011000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9574 ],
            "I1": [ 9573 ],
            "I0": [ 7961 ],
            "F": [ 9570 ]
          }
        },
        "mr.grantedAccess_DFFRE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7958 ],
            "I1": [ 7970 ],
            "I0": [ 9061 ],
            "F": [ 8596 ]
          }
        },
        "mr.grantedAccess_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:35.5-50.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7958 ],
            "Q": [ 7919 ],
            "D": [ 9570 ],
            "CLK": [ 7592 ],
            "CE": [ 8596 ]
          }
        },
        "mr.counter_DFFRE_Q_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9520 ],
            "I2": [ 9519 ],
            "I1": [ 9517 ],
            "I0": [ 9514 ],
            "F": [ 9487 ]
          }
        },
        "mr.counter_DFFRE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9487 ],
            "I2": [ 9486 ],
            "I1": [ 9418 ],
            "I0": [ 9415 ],
            "F": [ 9414 ]
          }
        },
        "mr.counter_DFFRE_Q_CE_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y20/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9457 ],
            "I2": [ 9455 ],
            "I1": [ 9445 ],
            "I0": [ 9425 ],
            "F": [ 9552 ]
          }
        },
        "mr.counter_DFFRE_Q_CE_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y20/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9476 ],
            "I2": [ 9474 ],
            "I1": [ 9472 ],
            "I0": [ 9459 ],
            "F": [ 9551 ]
          }
        },
        "mr.counter_DFFRE_Q_CE_LUT4_F_I0_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y19/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9497 ],
            "I2": [ 9496 ],
            "I1": [ 9495 ],
            "I0": [ 9494 ],
            "F": [ 9556 ]
          }
        },
        "mr.counter_DFFRE_Q_CE_LUT4_F_I0_LUT3_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9530 ],
            "I2": [ 9519 ],
            "I1": [ 9517 ],
            "I0": [ 9514 ],
            "F": [ 9560 ]
          }
        },
        "mr.counter_DFFRE_Q_CE_LUT4_F_I0_LUT3_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y22/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9422 ],
            "I2": [ 9540 ],
            "I1": [ 9538 ],
            "I0": [ 9536 ],
            "F": [ 9559 ]
          }
        },
        "mr.counter_DFFRE_Q_CE_LUT4_F_I0_LUT3_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9486 ],
            "I1": [ 9418 ],
            "I0": [ 9415 ],
            "F": [ 9558 ]
          }
        },
        "mr.counter_DFFRE_Q_CE_LUT4_F_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9560 ],
            "I1": [ 9559 ],
            "I0": [ 9558 ],
            "F": [ 9554 ]
          }
        },
        "mr.counter_DFFRE_Q_CE_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y19/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9556 ],
            "I1": [ 9439 ],
            "I0": [ 9427 ],
            "F": [ 9553 ]
          }
        },
        "mr.counter_DFFRE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y20/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9554 ],
            "I2": [ 9553 ],
            "I1": [ 9552 ],
            "I0": [ 9551 ],
            "F": [ 9413 ]
          }
        },
        "mr.counter_DFFRE_Q_9_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y22/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9449 ],
            "I0": [ 9540 ],
            "F": [ 9548 ]
          }
        },
        "mr.counter_DFFRE_Q_9": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y22/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:65.5-70.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7919 ],
            "Q": [ 9540 ],
            "D": [ 9548 ],
            "CLK": [ 7592 ],
            "CE": [ 9413 ]
          }
        },
        "mr.counter_DFFRE_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y22/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9449 ],
            "I1": [ 9540 ],
            "I0": [ 9538 ],
            "F": [ 9545 ]
          }
        },
        "mr.counter_DFFRE_Q_8": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y22/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:65.5-70.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7919 ],
            "Q": [ 9538 ],
            "D": [ 9545 ],
            "CLK": [ 7592 ],
            "CE": [ 9413 ]
          }
        },
        "mr.counter_DFFRE_Q_7_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y22/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9449 ],
            "I2": [ 9540 ],
            "I1": [ 9538 ],
            "I0": [ 9536 ],
            "F": [ 9542 ]
          }
        },
        "mr.counter_DFFRE_Q_7": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y22/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:65.5-70.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7919 ],
            "Q": [ 9536 ],
            "D": [ 9542 ],
            "CLK": [ 7592 ],
            "CE": [ 9413 ]
          }
        },
        "mr.counter_DFFRE_Q_6_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y22/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9449 ],
            "I2": [ 9540 ],
            "I1": [ 9538 ],
            "I0": [ 9536 ],
            "F": [ 9532 ]
          }
        },
        "mr.counter_DFFRE_Q_6_D_LUT2_F_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9532 ],
            "I0": [ 9530 ],
            "F": [ 9520 ]
          }
        },
        "mr.counter_DFFRE_Q_6_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9532 ],
            "I0": [ 9530 ],
            "F": [ 9528 ]
          }
        },
        "mr.counter_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:65.5-70.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7919 ],
            "Q": [ 9530 ],
            "D": [ 9528 ],
            "CLK": [ 7592 ],
            "CE": [ 9413 ]
          }
        },
        "mr.counter_DFFRE_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9520 ],
            "I0": [ 9519 ],
            "F": [ 9525 ]
          }
        },
        "mr.counter_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:65.5-70.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7919 ],
            "Q": [ 9519 ],
            "D": [ 9525 ],
            "CLK": [ 7592 ],
            "CE": [ 9413 ]
          }
        },
        "mr.counter_DFFRE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9520 ],
            "I1": [ 9519 ],
            "I0": [ 9517 ],
            "F": [ 9522 ]
          }
        },
        "mr.counter_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:65.5-70.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7919 ],
            "Q": [ 9517 ],
            "D": [ 9522 ],
            "CLK": [ 7592 ],
            "CE": [ 9413 ]
          }
        },
        "mr.counter_DFFRE_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9520 ],
            "I2": [ 9519 ],
            "I1": [ 9517 ],
            "I0": [ 9514 ],
            "F": [ 9512 ]
          }
        },
        "mr.counter_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:65.5-70.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7919 ],
            "Q": [ 9514 ],
            "D": [ 9512 ],
            "CLK": [ 7592 ],
            "CE": [ 9413 ]
          }
        },
        "mr.counter_DFFRE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y22/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9487 ],
            "I0": [ 9486 ],
            "F": [ 9489 ]
          }
        },
        "mr.counter_DFFRE_Q_24_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9497 ],
            "F": [ 9508 ]
          }
        },
        "mr.counter_DFFRE_Q_24": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:65.5-70.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7919 ],
            "Q": [ 9497 ],
            "D": [ 9508 ],
            "CLK": [ 7592 ],
            "CE": [ 9413 ]
          }
        },
        "mr.counter_DFFRE_Q_23_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9497 ],
            "I0": [ 9496 ],
            "F": [ 9505 ]
          }
        },
        "mr.counter_DFFRE_Q_23": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:65.5-70.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7919 ],
            "Q": [ 9496 ],
            "D": [ 9505 ],
            "CLK": [ 7592 ],
            "CE": [ 9413 ]
          }
        },
        "mr.counter_DFFRE_Q_22_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9497 ],
            "I1": [ 9496 ],
            "I0": [ 9495 ],
            "F": [ 9502 ]
          }
        },
        "mr.counter_DFFRE_Q_22": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:65.5-70.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7919 ],
            "Q": [ 9495 ],
            "D": [ 9502 ],
            "CLK": [ 7592 ],
            "CE": [ 9413 ]
          }
        },
        "mr.counter_DFFRE_Q_21_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y19/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9497 ],
            "I2": [ 9496 ],
            "I1": [ 9495 ],
            "I0": [ 9494 ],
            "F": [ 9499 ]
          }
        },
        "mr.counter_DFFRE_Q_21": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y19/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:65.5-70.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7919 ],
            "Q": [ 9494 ],
            "D": [ 9499 ],
            "CLK": [ 7592 ],
            "CE": [ 9413 ]
          }
        },
        "mr.counter_DFFRE_Q_20_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y19/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9497 ],
            "I2": [ 9496 ],
            "I1": [ 9495 ],
            "I0": [ 9494 ],
            "F": [ 9477 ]
          }
        },
        "mr.counter_DFFRE_Q_20_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y20/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9477 ],
            "I0": [ 9476 ],
            "F": [ 9491 ]
          }
        },
        "mr.counter_DFFRE_Q_20": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y20/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:65.5-70.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7919 ],
            "Q": [ 9476 ],
            "D": [ 9491 ],
            "CLK": [ 7592 ],
            "CE": [ 9413 ]
          }
        },
        "mr.counter_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y22/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:65.5-70.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7919 ],
            "Q": [ 9486 ],
            "D": [ 9489 ],
            "CLK": [ 7592 ],
            "CE": [ 9413 ]
          }
        },
        "mr.counter_DFFRE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9487 ],
            "I1": [ 9486 ],
            "I0": [ 9418 ],
            "F": [ 9417 ]
          }
        },
        "mr.counter_DFFRE_Q_19_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y20/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9477 ],
            "I1": [ 9476 ],
            "I0": [ 9474 ],
            "F": [ 9482 ]
          }
        },
        "mr.counter_DFFRE_Q_19": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y20/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:65.5-70.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7919 ],
            "Q": [ 9474 ],
            "D": [ 9482 ],
            "CLK": [ 7592 ],
            "CE": [ 9413 ]
          }
        },
        "mr.counter_DFFRE_Q_18_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y20/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9477 ],
            "I2": [ 9476 ],
            "I1": [ 9474 ],
            "I0": [ 9472 ],
            "F": [ 9479 ]
          }
        },
        "mr.counter_DFFRE_Q_18": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y20/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:65.5-70.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7919 ],
            "Q": [ 9472 ],
            "D": [ 9479 ],
            "CLK": [ 7592 ],
            "CE": [ 9413 ]
          }
        },
        "mr.counter_DFFRE_Q_17_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y20/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9477 ],
            "I2": [ 9476 ],
            "I1": [ 9474 ],
            "I0": [ 9472 ],
            "F": [ 9460 ]
          }
        },
        "mr.counter_DFFRE_Q_17_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y21/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9460 ],
            "I0": [ 9459 ],
            "F": [ 9468 ]
          }
        },
        "mr.counter_DFFRE_Q_17": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y21/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:65.5-70.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7919 ],
            "Q": [ 9459 ],
            "D": [ 9468 ],
            "CLK": [ 7592 ],
            "CE": [ 9413 ]
          }
        },
        "mr.counter_DFFRE_Q_16_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y21/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9460 ],
            "I1": [ 9459 ],
            "I0": [ 9457 ],
            "F": [ 9465 ]
          }
        },
        "mr.counter_DFFRE_Q_16": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y21/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:65.5-70.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7919 ],
            "Q": [ 9457 ],
            "D": [ 9465 ],
            "CLK": [ 7592 ],
            "CE": [ 9413 ]
          }
        },
        "mr.counter_DFFRE_Q_15_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y20/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9460 ],
            "I2": [ 9459 ],
            "I1": [ 9457 ],
            "I0": [ 9455 ],
            "F": [ 9462 ]
          }
        },
        "mr.counter_DFFRE_Q_15": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y20/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:65.5-70.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7919 ],
            "Q": [ 9455 ],
            "D": [ 9462 ],
            "CLK": [ 7592 ],
            "CE": [ 9413 ]
          }
        },
        "mr.counter_DFFRE_Q_14_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y20/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9460 ],
            "I2": [ 9459 ],
            "I1": [ 9457 ],
            "I0": [ 9455 ],
            "F": [ 9446 ]
          }
        },
        "mr.counter_DFFRE_Q_14_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y21/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9446 ],
            "I0": [ 9445 ],
            "F": [ 9451 ]
          }
        },
        "mr.counter_DFFRE_Q_14": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y21/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:65.5-70.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7919 ],
            "Q": [ 9445 ],
            "D": [ 9451 ],
            "CLK": [ 7592 ],
            "CE": [ 9413 ]
          }
        },
        "mr.counter_DFFRE_Q_13_D_LUT2_F_I1_LUT2_I1_F_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y19/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9429 ],
            "I2": [ 9427 ],
            "I1": [ 9425 ],
            "I0": [ 9422 ],
            "F": [ 9449 ]
          }
        },
        "mr.counter_DFFRE_Q_13_D_LUT2_F_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y19/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9442 ],
            "I0": [ 9439 ],
            "F": [ 9429 ]
          }
        },
        "mr.counter_DFFRE_Q_13_D_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y21/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9446 ],
            "I0": [ 9445 ],
            "F": [ 9442 ]
          }
        },
        "mr.counter_DFFRE_Q_13_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y19/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9442 ],
            "I0": [ 9439 ],
            "F": [ 9437 ]
          }
        },
        "mr.counter_DFFRE_Q_13": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y19/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:65.5-70.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7919 ],
            "Q": [ 9439 ],
            "D": [ 9437 ],
            "CLK": [ 7592 ],
            "CE": [ 9413 ]
          }
        },
        "mr.counter_DFFRE_Q_12_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y19/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9429 ],
            "I0": [ 9427 ],
            "F": [ 9434 ]
          }
        },
        "mr.counter_DFFRE_Q_12": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y19/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:65.5-70.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7919 ],
            "Q": [ 9427 ],
            "D": [ 9434 ],
            "CLK": [ 7592 ],
            "CE": [ 9413 ]
          }
        },
        "mr.counter_DFFRE_Q_11_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y19/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9429 ],
            "I1": [ 9427 ],
            "I0": [ 9425 ],
            "F": [ 9431 ]
          }
        },
        "mr.counter_DFFRE_Q_11": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y19/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:65.5-70.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7919 ],
            "Q": [ 9425 ],
            "D": [ 9431 ],
            "CLK": [ 7592 ],
            "CE": [ 9413 ]
          }
        },
        "mr.counter_DFFRE_Q_10_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y19/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9429 ],
            "I2": [ 9427 ],
            "I1": [ 9425 ],
            "I0": [ 9422 ],
            "F": [ 9420 ]
          }
        },
        "mr.counter_DFFRE_Q_10": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y19/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:65.5-70.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7919 ],
            "Q": [ 9422 ],
            "D": [ 9420 ],
            "CLK": [ 7592 ],
            "CE": [ 9413 ]
          }
        },
        "mr.counter_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:65.5-70.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7919 ],
            "Q": [ 9418 ],
            "D": [ 9417 ],
            "CLK": [ 7592 ],
            "CE": [ 9413 ]
          }
        },
        "mr.counter_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:65.5-70.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7919 ],
            "Q": [ 9415 ],
            "D": [ 9414 ],
            "CLK": [ 7592 ],
            "CE": [ 9413 ]
          }
        },
        "m2.state_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9385 ],
            "I0": [ 9383 ],
            "F": [ 9247 ]
          }
        },
        "m2.state_DFFRE_Q_RESET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9083 ],
            "I1": [ 9385 ],
            "I0": [ 9383 ],
            "F": [ 9397 ]
          }
        },
        "m2.state_DFFRE_Q_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9385 ],
            "I0": [ 9383 ],
            "F": [ 9392 ]
          }
        },
        "m2.state_DFFRE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9385 ],
            "I0": [ 9383 ],
            "F": [ 9407 ]
          }
        },
        "m2.state_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9397 ],
            "Q": [ 9383 ],
            "D": [ 9407 ],
            "CLK": [ 7592 ],
            "CE": [ 9402 ]
          }
        },
        "m2.state_DFFE_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9385 ],
            "F": [ 9403 ]
          }
        },
        "m2.state_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9376 ],
            "I1": [ 9385 ],
            "I0": [ 9086 ],
            "F": [ 9402 ]
          }
        },
        "m2.state_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9385 ],
            "D": [ 9403 ],
            "CLK": [ 7592 ],
            "CE": [ 9402 ]
          }
        },
        "m2.requestingMemory_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y15/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7919 ],
            "I2": [ 9086 ],
            "I1": [ 9395 ],
            "I0": [ 7918 ],
            "F": [ 9068 ]
          }
        },
        "m2.requestingMemory_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011101011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8012 ],
            "I2": [ 7896 ],
            "I1": [ 9086 ],
            "I0": [ 9395 ],
            "F": [ 7895 ]
          }
        },
        "m2.requestingMemory_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8012 ],
            "I1": [ 7896 ],
            "I0": [ 9395 ],
            "F": [ 7907 ]
          }
        },
        "m2.requestingMemory_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9397 ],
            "I0": [ 9392 ],
            "F": [ 9391 ]
          }
        },
        "m2.requestingMemory_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9395 ],
            "D": [ 9392 ],
            "CLK": [ 7592 ],
            "CE": [ 9391 ]
          }
        },
        "m2.readWrite_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101011001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y15/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9086 ],
            "I2": [ 7901 ],
            "I1": [ 9041 ],
            "I0": [ 9380 ],
            "F": [ 9389 ]
          }
        },
        "m2.readWrite_DFFSE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9385 ],
            "I0": [ 9383 ],
            "F": [ 9377 ]
          }
        },
        "m2.readWrite_DFFSE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9083 ],
            "I1": [ 9385 ],
            "I0": [ 9383 ],
            "F": [ 9376 ]
          }
        },
        "m2.readWrite_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 10702 ],
            "Q": [ 9380 ],
            "D": [ 9377 ],
            "CLK": [ 7592 ],
            "CE": [ 9376 ]
          }
        },
        "m2.outputData_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9373 ],
            "D": [ 9022 ],
            "CLK": [ 7592 ],
            "CE": [ 9247 ]
          }
        },
        "m2.outputData_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9369 ],
            "D": [ 9008 ],
            "CLK": [ 7592 ],
            "CE": [ 9247 ]
          }
        },
        "m2.outputData_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9365 ],
            "D": [ 9002 ],
            "CLK": [ 7592 ],
            "CE": [ 9247 ]
          }
        },
        "m2.outputData_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9361 ],
            "D": [ 8996 ],
            "CLK": [ 7592 ],
            "CE": [ 9247 ]
          }
        },
        "m2.outputData_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9357 ],
            "D": [ 8990 ],
            "CLK": [ 7592 ],
            "CE": [ 9247 ]
          }
        },
        "m2.outputData_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9353 ],
            "D": [ 8961 ],
            "CLK": [ 7592 ],
            "CE": [ 9247 ]
          }
        },
        "m2.outputData_DFFE_Q_31": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9349 ],
            "D": [ 8932 ],
            "CLK": [ 7592 ],
            "CE": [ 9247 ]
          }
        },
        "m2.outputData_DFFE_Q_30": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9345 ],
            "D": [ 8926 ],
            "CLK": [ 7592 ],
            "CE": [ 9247 ]
          }
        },
        "m2.outputData_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9341 ],
            "D": [ 8921 ],
            "CLK": [ 7592 ],
            "CE": [ 9247 ]
          }
        },
        "m2.outputData_DFFE_Q_29": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9337 ],
            "D": [ 8901 ],
            "CLK": [ 7592 ],
            "CE": [ 9247 ]
          }
        },
        "m2.outputData_DFFE_Q_28": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9333 ],
            "D": [ 8895 ],
            "CLK": [ 7592 ],
            "CE": [ 9247 ]
          }
        },
        "m2.outputData_DFFE_Q_27": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9329 ],
            "D": [ 8889 ],
            "CLK": [ 7592 ],
            "CE": [ 9247 ]
          }
        },
        "m2.outputData_DFFE_Q_26": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9325 ],
            "D": [ 8860 ],
            "CLK": [ 7592 ],
            "CE": [ 9247 ]
          }
        },
        "m2.outputData_DFFE_Q_25": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9321 ],
            "D": [ 8854 ],
            "CLK": [ 7592 ],
            "CE": [ 9247 ]
          }
        },
        "m2.outputData_DFFE_Q_24": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9317 ],
            "D": [ 8848 ],
            "CLK": [ 7592 ],
            "CE": [ 9247 ]
          }
        },
        "m2.outputData_DFFE_Q_23": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9313 ],
            "D": [ 8819 ],
            "CLK": [ 7592 ],
            "CE": [ 9247 ]
          }
        },
        "m2.outputData_DFFE_Q_22": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y14/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9309 ],
            "D": [ 8813 ],
            "CLK": [ 7592 ],
            "CE": [ 9247 ]
          }
        },
        "m2.outputData_DFFE_Q_21": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9305 ],
            "D": [ 8807 ],
            "CLK": [ 7592 ],
            "CE": [ 9247 ]
          }
        },
        "m2.outputData_DFFE_Q_20": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9301 ],
            "D": [ 8778 ],
            "CLK": [ 7592 ],
            "CE": [ 9247 ]
          }
        },
        "m2.outputData_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9297 ],
            "D": [ 8773 ],
            "CLK": [ 7592 ],
            "CE": [ 9247 ]
          }
        },
        "m2.outputData_DFFE_Q_19": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9293 ],
            "D": [ 8752 ],
            "CLK": [ 7592 ],
            "CE": [ 9247 ]
          }
        },
        "m2.outputData_DFFE_Q_18": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9289 ],
            "D": [ 8746 ],
            "CLK": [ 7592 ],
            "CE": [ 9247 ]
          }
        },
        "m2.outputData_DFFE_Q_17": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9285 ],
            "D": [ 8717 ],
            "CLK": [ 7592 ],
            "CE": [ 9247 ]
          }
        },
        "m2.outputData_DFFE_Q_16": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9281 ],
            "D": [ 8711 ],
            "CLK": [ 7592 ],
            "CE": [ 9247 ]
          }
        },
        "m2.outputData_DFFE_Q_15": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9277 ],
            "D": [ 8705 ],
            "CLK": [ 7592 ],
            "CE": [ 9247 ]
          }
        },
        "m2.outputData_DFFE_Q_14": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9273 ],
            "D": [ 8676 ],
            "CLK": [ 7592 ],
            "CE": [ 9247 ]
          }
        },
        "m2.outputData_DFFE_Q_13": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9269 ],
            "D": [ 8670 ],
            "CLK": [ 7592 ],
            "CE": [ 9247 ]
          }
        },
        "m2.outputData_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9265 ],
            "D": [ 8642 ],
            "CLK": [ 7592 ],
            "CE": [ 9247 ]
          }
        },
        "m2.outputData_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9261 ],
            "D": [ 8636 ],
            "CLK": [ 7592 ],
            "CE": [ 9247 ]
          }
        },
        "m2.outputData_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9257 ],
            "D": [ 8615 ],
            "CLK": [ 7592 ],
            "CE": [ 9247 ]
          }
        },
        "m2.outputData_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9253 ],
            "D": [ 8610 ],
            "CLK": [ 7592 ],
            "CE": [ 9247 ]
          }
        },
        "m2.outputData_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9249 ],
            "D": [ 8605 ],
            "CLK": [ 7592 ],
            "CE": [ 9247 ]
          }
        },
        "m2.grantedAccess_DFFRE_Q_D_LUT3_F_I1_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7966 ],
            "I1": [ 8039 ],
            "I0": [ 8024 ],
            "F": [ 9243 ]
          }
        },
        "m2.grantedAccess_DFFRE_Q_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7966 ],
            "I1": [ 8008 ],
            "I0": [ 7983 ],
            "F": [ 9242 ]
          }
        },
        "m2.grantedAccess_DFFRE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11011000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9243 ],
            "I1": [ 9242 ],
            "I0": [ 7961 ],
            "F": [ 9240 ]
          }
        },
        "m2.grantedAccess_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:35.5-50.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7958 ],
            "Q": [ 9086 ],
            "D": [ 9240 ],
            "CLK": [ 7592 ],
            "CE": [ 8596 ]
          }
        },
        "m2.counter_DFFRE_Q_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9190 ],
            "I2": [ 9189 ],
            "I1": [ 9187 ],
            "I0": [ 9185 ],
            "F": [ 9159 ]
          }
        },
        "m2.counter_DFFRE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9159 ],
            "I2": [ 9158 ],
            "I1": [ 9092 ],
            "I0": [ 9085 ],
            "F": [ 9084 ]
          }
        },
        "m2.counter_DFFRE_Q_CE_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9167 ],
            "I2": [ 9166 ],
            "I1": [ 9112 ],
            "I0": [ 9101 ],
            "F": [ 9232 ]
          }
        },
        "m2.counter_DFFRE_Q_CE_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9129 ],
            "I2": [ 9127 ],
            "I1": [ 9117 ],
            "I0": [ 9099 ],
            "F": [ 9231 ]
          }
        },
        "m2.counter_DFFRE_Q_CE_LUT4_F_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9148 ],
            "I2": [ 9146 ],
            "I1": [ 9144 ],
            "I0": [ 9131 ],
            "F": [ 9230 ]
          }
        },
        "m2.counter_DFFRE_Q_CE_LUT4_F_I0_LUT4_F_2_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y13/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9169 ],
            "I0": [ 9168 ],
            "F": [ 9229 ]
          }
        },
        "m2.counter_DFFRE_Q_CE_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9232 ],
            "I2": [ 9231 ],
            "I1": [ 9230 ],
            "I0": [ 9229 ],
            "F": [ 9224 ]
          }
        },
        "m2.counter_DFFRE_Q_CE_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9200 ],
            "I2": [ 9189 ],
            "I1": [ 9187 ],
            "I0": [ 9185 ],
            "F": [ 9223 ]
          }
        },
        "m2.counter_DFFRE_Q_CE_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9096 ],
            "I2": [ 9210 ],
            "I1": [ 9208 ],
            "I0": [ 9206 ],
            "F": [ 9222 ]
          }
        },
        "m2.counter_DFFRE_Q_CE_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9158 ],
            "I1": [ 9092 ],
            "I0": [ 9085 ],
            "F": [ 9221 ]
          }
        },
        "m2.counter_DFFRE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9224 ],
            "I2": [ 9223 ],
            "I1": [ 9222 ],
            "I0": [ 9221 ],
            "F": [ 9083 ]
          }
        },
        "m2.counter_DFFRE_Q_9_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9121 ],
            "I0": [ 9210 ],
            "F": [ 9218 ]
          }
        },
        "m2.counter_DFFRE_Q_9": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9086 ],
            "Q": [ 9210 ],
            "D": [ 9218 ],
            "CLK": [ 7592 ],
            "CE": [ 9083 ]
          }
        },
        "m2.counter_DFFRE_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9121 ],
            "I1": [ 9210 ],
            "I0": [ 9208 ],
            "F": [ 9215 ]
          }
        },
        "m2.counter_DFFRE_Q_8": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9086 ],
            "Q": [ 9208 ],
            "D": [ 9215 ],
            "CLK": [ 7592 ],
            "CE": [ 9083 ]
          }
        },
        "m2.counter_DFFRE_Q_7_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9121 ],
            "I2": [ 9210 ],
            "I1": [ 9208 ],
            "I0": [ 9206 ],
            "F": [ 9212 ]
          }
        },
        "m2.counter_DFFRE_Q_7": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9086 ],
            "Q": [ 9206 ],
            "D": [ 9212 ],
            "CLK": [ 7592 ],
            "CE": [ 9083 ]
          }
        },
        "m2.counter_DFFRE_Q_6_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9121 ],
            "I2": [ 9210 ],
            "I1": [ 9208 ],
            "I0": [ 9206 ],
            "F": [ 9202 ]
          }
        },
        "m2.counter_DFFRE_Q_6_D_LUT2_F_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y15/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9202 ],
            "I0": [ 9200 ],
            "F": [ 9190 ]
          }
        },
        "m2.counter_DFFRE_Q_6_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y15/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9202 ],
            "I0": [ 9200 ],
            "F": [ 9198 ]
          }
        },
        "m2.counter_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y15/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9086 ],
            "Q": [ 9200 ],
            "D": [ 9198 ],
            "CLK": [ 7592 ],
            "CE": [ 9083 ]
          }
        },
        "m2.counter_DFFRE_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9190 ],
            "I0": [ 9189 ],
            "F": [ 9195 ]
          }
        },
        "m2.counter_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9086 ],
            "Q": [ 9189 ],
            "D": [ 9195 ],
            "CLK": [ 7592 ],
            "CE": [ 9083 ]
          }
        },
        "m2.counter_DFFRE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9190 ],
            "I1": [ 9189 ],
            "I0": [ 9187 ],
            "F": [ 9192 ]
          }
        },
        "m2.counter_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9086 ],
            "Q": [ 9187 ],
            "D": [ 9192 ],
            "CLK": [ 7592 ],
            "CE": [ 9083 ]
          }
        },
        "m2.counter_DFFRE_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9190 ],
            "I2": [ 9189 ],
            "I1": [ 9187 ],
            "I0": [ 9185 ],
            "F": [ 9184 ]
          }
        },
        "m2.counter_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9086 ],
            "Q": [ 9185 ],
            "D": [ 9184 ],
            "CLK": [ 7592 ],
            "CE": [ 9083 ]
          }
        },
        "m2.counter_DFFRE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9159 ],
            "I0": [ 9158 ],
            "F": [ 9161 ]
          }
        },
        "m2.counter_DFFRE_Q_24_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y13/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9169 ],
            "F": [ 9180 ]
          }
        },
        "m2.counter_DFFRE_Q_24": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y13/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9086 ],
            "Q": [ 9169 ],
            "D": [ 9180 ],
            "CLK": [ 7592 ],
            "CE": [ 9083 ]
          }
        },
        "m2.counter_DFFRE_Q_23_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y13/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9169 ],
            "I0": [ 9168 ],
            "F": [ 9177 ]
          }
        },
        "m2.counter_DFFRE_Q_23": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y13/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9086 ],
            "Q": [ 9168 ],
            "D": [ 9177 ],
            "CLK": [ 7592 ],
            "CE": [ 9083 ]
          }
        },
        "m2.counter_DFFRE_Q_22_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y13/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9169 ],
            "I1": [ 9168 ],
            "I0": [ 9167 ],
            "F": [ 9174 ]
          }
        },
        "m2.counter_DFFRE_Q_22": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y13/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9086 ],
            "Q": [ 9167 ],
            "D": [ 9174 ],
            "CLK": [ 7592 ],
            "CE": [ 9083 ]
          }
        },
        "m2.counter_DFFRE_Q_21_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y13/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9169 ],
            "I2": [ 9168 ],
            "I1": [ 9167 ],
            "I0": [ 9166 ],
            "F": [ 9171 ]
          }
        },
        "m2.counter_DFFRE_Q_21": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y13/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9086 ],
            "Q": [ 9166 ],
            "D": [ 9171 ],
            "CLK": [ 7592 ],
            "CE": [ 9083 ]
          }
        },
        "m2.counter_DFFRE_Q_20_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y13/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9169 ],
            "I2": [ 9168 ],
            "I1": [ 9167 ],
            "I0": [ 9166 ],
            "F": [ 9149 ]
          }
        },
        "m2.counter_DFFRE_Q_20_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9149 ],
            "I0": [ 9148 ],
            "F": [ 9163 ]
          }
        },
        "m2.counter_DFFRE_Q_20": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9086 ],
            "Q": [ 9148 ],
            "D": [ 9163 ],
            "CLK": [ 7592 ],
            "CE": [ 9083 ]
          }
        },
        "m2.counter_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9086 ],
            "Q": [ 9158 ],
            "D": [ 9161 ],
            "CLK": [ 7592 ],
            "CE": [ 9083 ]
          }
        },
        "m2.counter_DFFRE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9159 ],
            "I1": [ 9158 ],
            "I0": [ 9092 ],
            "F": [ 9091 ]
          }
        },
        "m2.counter_DFFRE_Q_19_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9149 ],
            "I1": [ 9148 ],
            "I0": [ 9146 ],
            "F": [ 9154 ]
          }
        },
        "m2.counter_DFFRE_Q_19": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9086 ],
            "Q": [ 9146 ],
            "D": [ 9154 ],
            "CLK": [ 7592 ],
            "CE": [ 9083 ]
          }
        },
        "m2.counter_DFFRE_Q_18_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9149 ],
            "I2": [ 9148 ],
            "I1": [ 9146 ],
            "I0": [ 9144 ],
            "F": [ 9151 ]
          }
        },
        "m2.counter_DFFRE_Q_18": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9086 ],
            "Q": [ 9144 ],
            "D": [ 9151 ],
            "CLK": [ 7592 ],
            "CE": [ 9083 ]
          }
        },
        "m2.counter_DFFRE_Q_17_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9149 ],
            "I2": [ 9148 ],
            "I1": [ 9146 ],
            "I0": [ 9144 ],
            "F": [ 9132 ]
          }
        },
        "m2.counter_DFFRE_Q_17_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9132 ],
            "I0": [ 9131 ],
            "F": [ 9140 ]
          }
        },
        "m2.counter_DFFRE_Q_17": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9086 ],
            "Q": [ 9131 ],
            "D": [ 9140 ],
            "CLK": [ 7592 ],
            "CE": [ 9083 ]
          }
        },
        "m2.counter_DFFRE_Q_16_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9132 ],
            "I1": [ 9131 ],
            "I0": [ 9129 ],
            "F": [ 9137 ]
          }
        },
        "m2.counter_DFFRE_Q_16": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9086 ],
            "Q": [ 9129 ],
            "D": [ 9137 ],
            "CLK": [ 7592 ],
            "CE": [ 9083 ]
          }
        },
        "m2.counter_DFFRE_Q_15_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9132 ],
            "I2": [ 9131 ],
            "I1": [ 9129 ],
            "I0": [ 9127 ],
            "F": [ 9134 ]
          }
        },
        "m2.counter_DFFRE_Q_15": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9086 ],
            "Q": [ 9127 ],
            "D": [ 9134 ],
            "CLK": [ 7592 ],
            "CE": [ 9083 ]
          }
        },
        "m2.counter_DFFRE_Q_14_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9132 ],
            "I2": [ 9131 ],
            "I1": [ 9129 ],
            "I0": [ 9127 ],
            "F": [ 9118 ]
          }
        },
        "m2.counter_DFFRE_Q_14_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9118 ],
            "I0": [ 9117 ],
            "F": [ 9123 ]
          }
        },
        "m2.counter_DFFRE_Q_14": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9086 ],
            "Q": [ 9117 ],
            "D": [ 9123 ],
            "CLK": [ 7592 ],
            "CE": [ 9083 ]
          }
        },
        "m2.counter_DFFRE_Q_13_D_LUT2_F_I1_LUT2_I1_F_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9102 ],
            "I2": [ 9101 ],
            "I1": [ 9099 ],
            "I0": [ 9096 ],
            "F": [ 9121 ]
          }
        },
        "m2.counter_DFFRE_Q_13_D_LUT2_F_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9114 ],
            "I0": [ 9112 ],
            "F": [ 9102 ]
          }
        },
        "m2.counter_DFFRE_Q_13_D_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9118 ],
            "I0": [ 9117 ],
            "F": [ 9114 ]
          }
        },
        "m2.counter_DFFRE_Q_13_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9114 ],
            "I0": [ 9112 ],
            "F": [ 9110 ]
          }
        },
        "m2.counter_DFFRE_Q_13": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9086 ],
            "Q": [ 9112 ],
            "D": [ 9110 ],
            "CLK": [ 7592 ],
            "CE": [ 9083 ]
          }
        },
        "m2.counter_DFFRE_Q_12_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9102 ],
            "I0": [ 9101 ],
            "F": [ 9107 ]
          }
        },
        "m2.counter_DFFRE_Q_12": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9086 ],
            "Q": [ 9101 ],
            "D": [ 9107 ],
            "CLK": [ 7592 ],
            "CE": [ 9083 ]
          }
        },
        "m2.counter_DFFRE_Q_11_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9102 ],
            "I1": [ 9101 ],
            "I0": [ 9099 ],
            "F": [ 9104 ]
          }
        },
        "m2.counter_DFFRE_Q_11": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9086 ],
            "Q": [ 9099 ],
            "D": [ 9104 ],
            "CLK": [ 7592 ],
            "CE": [ 9083 ]
          }
        },
        "m2.counter_DFFRE_Q_10_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9102 ],
            "I2": [ 9101 ],
            "I1": [ 9099 ],
            "I0": [ 9096 ],
            "F": [ 9094 ]
          }
        },
        "m2.counter_DFFRE_Q_10": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9086 ],
            "Q": [ 9096 ],
            "D": [ 9094 ],
            "CLK": [ 7592 ],
            "CE": [ 9083 ]
          }
        },
        "m2.counter_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9086 ],
            "Q": [ 9092 ],
            "D": [ 9091 ],
            "CLK": [ 7592 ],
            "CE": [ 9083 ]
          }
        },
        "m2.counter_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9086 ],
            "Q": [ 9085 ],
            "D": [ 9084 ],
            "CLK": [ 7592 ],
            "CE": [ 9083 ]
          }
        },
        "m1.state_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y15/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9046 ],
            "I0": [ 9044 ],
            "F": [ 8604 ]
          }
        },
        "m1.state_DFFRE_Q_RESET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8442 ],
            "I1": [ 9046 ],
            "I0": [ 9044 ],
            "F": [ 9057 ]
          }
        },
        "m1.state_DFFRE_Q_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9046 ],
            "I0": [ 9044 ],
            "F": [ 9051 ]
          }
        },
        "m1.state_DFFRE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9046 ],
            "I0": [ 9044 ],
            "F": [ 9077 ]
          }
        },
        "m1.state_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9057 ],
            "Q": [ 9044 ],
            "D": [ 9077 ],
            "CLK": [ 7592 ],
            "CE": [ 9072 ]
          }
        },
        "m1.state_DFFE_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9046 ],
            "F": [ 9073 ]
          }
        },
        "m1.state_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9037 ],
            "I1": [ 9046 ],
            "I0": [ 7901 ],
            "F": [ 9072 ]
          }
        },
        "m1.state_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9046 ],
            "D": [ 9073 ],
            "CLK": [ 7592 ],
            "CE": [ 9072 ]
          }
        },
        "m1.requestingMemory_LUT4_I0_2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y16/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7972 ],
            "I0": [ 7971 ],
            "F": [ 8000 ]
          }
        },
        "m1.requestingMemory_LUT4_I0_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010100110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7911 ],
            "I2": [ 7899 ],
            "I1": [ 7918 ],
            "I0": [ 9055 ],
            "F": [ 8012 ]
          }
        },
        "m1.requestingMemory_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y15/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9068 ],
            "I2": [ 9061 ],
            "I1": [ 7901 ],
            "I0": [ 9055 ],
            "F": [ 7956 ]
          }
        },
        "m1.requestingMemory_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7911 ],
            "I2": [ 7899 ],
            "I1": [ 7918 ],
            "I0": [ 9055 ],
            "F": [ 7906 ]
          }
        },
        "m1.requestingMemory_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9057 ],
            "I0": [ 9051 ],
            "F": [ 9050 ]
          }
        },
        "m1.requestingMemory_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9055 ],
            "D": [ 9051 ],
            "CLK": [ 7592 ],
            "CE": [ 9050 ]
          }
        },
        "m1.readWrite_DFFSE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y15/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9046 ],
            "I0": [ 9044 ],
            "F": [ 9038 ]
          }
        },
        "m1.readWrite_DFFSE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8442 ],
            "I1": [ 9046 ],
            "I0": [ 9044 ],
            "F": [ 9037 ]
          }
        },
        "m1.readWrite_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y15/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 10702 ],
            "Q": [ 9041 ],
            "D": [ 9038 ],
            "CLK": [ 7592 ],
            "CE": [ 9037 ]
          }
        },
        "m1.outputData_DFFE_Q_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8959 ],
            "I2": [ 8953 ],
            "I1": [ 8946 ],
            "I0": [ 8939 ],
            "F": [ 8771 ]
          }
        },
        "m1.outputData_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8771 ],
            "I2": [ 8765 ],
            "I1": [ 8759 ],
            "I0": [ 9030 ],
            "F": [ 8605 ]
          }
        },
        "m1.outputData_DFFE_Q_9_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8668 ],
            "I2": [ 8662 ],
            "I1": [ 8655 ],
            "I0": [ 8648 ],
            "F": [ 8634 ]
          }
        },
        "m1.outputData_DFFE_Q_9_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8634 ],
            "I2": [ 8628 ],
            "I1": [ 8621 ],
            "I0": [ 9015 ],
            "F": [ 9022 ]
          }
        },
        "m1.outputData_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9024 ],
            "D": [ 9022 ],
            "CLK": [ 7592 ],
            "CE": [ 8604 ]
          }
        },
        "m1.outputData_DFFE_Q_8_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8634 ],
            "I2": [ 8628 ],
            "I1": [ 8621 ],
            "I0": [ 9015 ],
            "F": [ 8988 ]
          }
        },
        "m1.outputData_DFFE_Q_8_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8988 ],
            "I0": [ 8982 ],
            "F": [ 9008 ]
          }
        },
        "m1.outputData_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9010 ],
            "D": [ 9008 ],
            "CLK": [ 7592 ],
            "CE": [ 8604 ]
          }
        },
        "m1.outputData_DFFE_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8988 ],
            "I1": [ 8982 ],
            "I0": [ 8975 ],
            "F": [ 9002 ]
          }
        },
        "m1.outputData_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9004 ],
            "D": [ 9002 ],
            "CLK": [ 7592 ],
            "CE": [ 8604 ]
          }
        },
        "m1.outputData_DFFE_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8988 ],
            "I2": [ 8982 ],
            "I1": [ 8975 ],
            "I0": [ 8968 ],
            "F": [ 8996 ]
          }
        },
        "m1.outputData_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8998 ],
            "D": [ 8996 ],
            "CLK": [ 7592 ],
            "CE": [ 8604 ]
          }
        },
        "m1.outputData_DFFE_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8959 ],
            "I0": [ 8953 ],
            "F": [ 8990 ]
          }
        },
        "m1.outputData_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8992 ],
            "D": [ 8990 ],
            "CLK": [ 7592 ],
            "CE": [ 8604 ]
          }
        },
        "m1.outputData_DFFE_Q_4_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8988 ],
            "I2": [ 8982 ],
            "I1": [ 8975 ],
            "I0": [ 8968 ],
            "F": [ 8959 ]
          }
        },
        "m1.outputData_DFFE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8959 ],
            "I1": [ 8953 ],
            "I0": [ 8946 ],
            "F": [ 8961 ]
          }
        },
        "m1.outputData_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8963 ],
            "D": [ 8961 ],
            "CLK": [ 7592 ],
            "CE": [ 8604 ]
          }
        },
        "m1.outputData_DFFE_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8959 ],
            "I2": [ 8953 ],
            "I1": [ 8946 ],
            "I0": [ 8939 ],
            "F": [ 8921 ]
          }
        },
        "m1.outputData_DFFE_Q_31_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8914 ],
            "F": [ 8932 ]
          }
        },
        "m1.outputData_DFFE_Q_31": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8934 ],
            "D": [ 8932 ],
            "CLK": [ 7592 ],
            "CE": [ 8604 ]
          }
        },
        "m1.outputData_DFFE_Q_30_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8914 ],
            "I0": [ 8908 ],
            "F": [ 8926 ]
          }
        },
        "m1.outputData_DFFE_Q_30": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8928 ],
            "D": [ 8926 ],
            "CLK": [ 7592 ],
            "CE": [ 8604 ]
          }
        },
        "m1.outputData_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8923 ],
            "D": [ 8921 ],
            "CLK": [ 7592 ],
            "CE": [ 8604 ]
          }
        },
        "m1.outputData_DFFE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8771 ],
            "I0": [ 8765 ],
            "F": [ 8773 ]
          }
        },
        "m1.outputData_DFFE_Q_29_D_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8914 ],
            "I0": [ 8908 ],
            "F": [ 8887 ]
          }
        },
        "m1.outputData_DFFE_Q_29_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8887 ],
            "I0": [ 8881 ],
            "F": [ 8901 ]
          }
        },
        "m1.outputData_DFFE_Q_29": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8903 ],
            "D": [ 8901 ],
            "CLK": [ 7592 ],
            "CE": [ 8604 ]
          }
        },
        "m1.outputData_DFFE_Q_28_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8887 ],
            "I1": [ 8881 ],
            "I0": [ 8874 ],
            "F": [ 8895 ]
          }
        },
        "m1.outputData_DFFE_Q_28": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8897 ],
            "D": [ 8895 ],
            "CLK": [ 7592 ],
            "CE": [ 8604 ]
          }
        },
        "m1.outputData_DFFE_Q_27_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8887 ],
            "I2": [ 8881 ],
            "I1": [ 8874 ],
            "I0": [ 8867 ],
            "F": [ 8889 ]
          }
        },
        "m1.outputData_DFFE_Q_27": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8891 ],
            "D": [ 8889 ],
            "CLK": [ 7592 ],
            "CE": [ 8604 ]
          }
        },
        "m1.outputData_DFFE_Q_26_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8887 ],
            "I2": [ 8881 ],
            "I1": [ 8874 ],
            "I0": [ 8867 ],
            "F": [ 8846 ]
          }
        },
        "m1.outputData_DFFE_Q_26_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8846 ],
            "I0": [ 8840 ],
            "F": [ 8860 ]
          }
        },
        "m1.outputData_DFFE_Q_26": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8862 ],
            "D": [ 8860 ],
            "CLK": [ 7592 ],
            "CE": [ 8604 ]
          }
        },
        "m1.outputData_DFFE_Q_25_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8846 ],
            "I1": [ 8840 ],
            "I0": [ 8833 ],
            "F": [ 8854 ]
          }
        },
        "m1.outputData_DFFE_Q_25": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8856 ],
            "D": [ 8854 ],
            "CLK": [ 7592 ],
            "CE": [ 8604 ]
          }
        },
        "m1.outputData_DFFE_Q_24_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8846 ],
            "I2": [ 8840 ],
            "I1": [ 8833 ],
            "I0": [ 8826 ],
            "F": [ 8848 ]
          }
        },
        "m1.outputData_DFFE_Q_24": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8850 ],
            "D": [ 8848 ],
            "CLK": [ 7592 ],
            "CE": [ 8604 ]
          }
        },
        "m1.outputData_DFFE_Q_23_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8846 ],
            "I2": [ 8840 ],
            "I1": [ 8833 ],
            "I0": [ 8826 ],
            "F": [ 8805 ]
          }
        },
        "m1.outputData_DFFE_Q_23_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8805 ],
            "I0": [ 8799 ],
            "F": [ 8819 ]
          }
        },
        "m1.outputData_DFFE_Q_23": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8821 ],
            "D": [ 8819 ],
            "CLK": [ 7592 ],
            "CE": [ 8604 ]
          }
        },
        "m1.outputData_DFFE_Q_22_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y14/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8805 ],
            "I1": [ 8799 ],
            "I0": [ 8792 ],
            "F": [ 8813 ]
          }
        },
        "m1.outputData_DFFE_Q_22": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y14/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8815 ],
            "D": [ 8813 ],
            "CLK": [ 7592 ],
            "CE": [ 8604 ]
          }
        },
        "m1.outputData_DFFE_Q_21_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8805 ],
            "I2": [ 8799 ],
            "I1": [ 8792 ],
            "I0": [ 8785 ],
            "F": [ 8807 ]
          }
        },
        "m1.outputData_DFFE_Q_21": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8809 ],
            "D": [ 8807 ],
            "CLK": [ 7592 ],
            "CE": [ 8604 ]
          }
        },
        "m1.outputData_DFFE_Q_20_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8805 ],
            "I2": [ 8799 ],
            "I1": [ 8792 ],
            "I0": [ 8785 ],
            "F": [ 8744 ]
          }
        },
        "m1.outputData_DFFE_Q_20_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8744 ],
            "I0": [ 8738 ],
            "F": [ 8778 ]
          }
        },
        "m1.outputData_DFFE_Q_20": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8780 ],
            "D": [ 8778 ],
            "CLK": [ 7592 ],
            "CE": [ 8604 ]
          }
        },
        "m1.outputData_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8775 ],
            "D": [ 8773 ],
            "CLK": [ 7592 ],
            "CE": [ 8604 ]
          }
        },
        "m1.outputData_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8771 ],
            "I1": [ 8765 ],
            "I0": [ 8759 ],
            "F": [ 8610 ]
          }
        },
        "m1.outputData_DFFE_Q_19_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8744 ],
            "I1": [ 8738 ],
            "I0": [ 8731 ],
            "F": [ 8752 ]
          }
        },
        "m1.outputData_DFFE_Q_19": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8754 ],
            "D": [ 8752 ],
            "CLK": [ 7592 ],
            "CE": [ 8604 ]
          }
        },
        "m1.outputData_DFFE_Q_18_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8744 ],
            "I2": [ 8738 ],
            "I1": [ 8731 ],
            "I0": [ 8724 ],
            "F": [ 8746 ]
          }
        },
        "m1.outputData_DFFE_Q_18": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8748 ],
            "D": [ 8746 ],
            "CLK": [ 7592 ],
            "CE": [ 8604 ]
          }
        },
        "m1.outputData_DFFE_Q_17_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8744 ],
            "I2": [ 8738 ],
            "I1": [ 8731 ],
            "I0": [ 8724 ],
            "F": [ 8703 ]
          }
        },
        "m1.outputData_DFFE_Q_17_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8703 ],
            "I0": [ 8697 ],
            "F": [ 8717 ]
          }
        },
        "m1.outputData_DFFE_Q_17": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8719 ],
            "D": [ 8717 ],
            "CLK": [ 7592 ],
            "CE": [ 8604 ]
          }
        },
        "m1.outputData_DFFE_Q_16_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8703 ],
            "I1": [ 8697 ],
            "I0": [ 8690 ],
            "F": [ 8711 ]
          }
        },
        "m1.outputData_DFFE_Q_16": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8713 ],
            "D": [ 8711 ],
            "CLK": [ 7592 ],
            "CE": [ 8604 ]
          }
        },
        "m1.outputData_DFFE_Q_15_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8703 ],
            "I2": [ 8697 ],
            "I1": [ 8690 ],
            "I0": [ 8683 ],
            "F": [ 8705 ]
          }
        },
        "m1.outputData_DFFE_Q_15": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8707 ],
            "D": [ 8705 ],
            "CLK": [ 7592 ],
            "CE": [ 8604 ]
          }
        },
        "m1.outputData_DFFE_Q_14_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8703 ],
            "I2": [ 8697 ],
            "I1": [ 8690 ],
            "I0": [ 8683 ],
            "F": [ 8668 ]
          }
        },
        "m1.outputData_DFFE_Q_14_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8668 ],
            "I0": [ 8662 ],
            "F": [ 8676 ]
          }
        },
        "m1.outputData_DFFE_Q_14": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8678 ],
            "D": [ 8676 ],
            "CLK": [ 7592 ],
            "CE": [ 8604 ]
          }
        },
        "m1.outputData_DFFE_Q_13_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8668 ],
            "I1": [ 8662 ],
            "I0": [ 8655 ],
            "F": [ 8670 ]
          }
        },
        "m1.outputData_DFFE_Q_13": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8672 ],
            "D": [ 8670 ],
            "CLK": [ 7592 ],
            "CE": [ 8604 ]
          }
        },
        "m1.outputData_DFFE_Q_12_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8668 ],
            "I2": [ 8662 ],
            "I1": [ 8655 ],
            "I0": [ 8648 ],
            "F": [ 8642 ]
          }
        },
        "m1.outputData_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8644 ],
            "D": [ 8642 ],
            "CLK": [ 7592 ],
            "CE": [ 8604 ]
          }
        },
        "m1.outputData_DFFE_Q_11_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8634 ],
            "I0": [ 8628 ],
            "F": [ 8636 ]
          }
        },
        "m1.outputData_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8638 ],
            "D": [ 8636 ],
            "CLK": [ 7592 ],
            "CE": [ 8604 ]
          }
        },
        "m1.outputData_DFFE_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8634 ],
            "I1": [ 8628 ],
            "I0": [ 8621 ],
            "F": [ 8615 ]
          }
        },
        "m1.outputData_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8617 ],
            "D": [ 8615 ],
            "CLK": [ 7592 ],
            "CE": [ 8604 ]
          }
        },
        "m1.outputData_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8612 ],
            "D": [ 8610 ],
            "CLK": [ 7592 ],
            "CE": [ 8604 ]
          }
        },
        "m1.outputData_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:26.5-51.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8607 ],
            "D": [ 8605 ],
            "CLK": [ 7592 ],
            "CE": [ 8604 ]
          }
        },
        "m1.grantedAccess_DFFRE_Q_D_LUT3_F_I1_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7966 ],
            "I1": [ 7990 ],
            "I0": [ 8029 ],
            "F": [ 8600 ]
          }
        },
        "m1.grantedAccess_DFFRE_Q_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7966 ],
            "I1": [ 8015 ],
            "I0": [ 7987 ],
            "F": [ 8599 ]
          }
        },
        "m1.grantedAccess_DFFRE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11011000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8600 ],
            "I1": [ 8599 ],
            "I0": [ 7961 ],
            "F": [ 8597 ]
          }
        },
        "m1.grantedAccess_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:35.5-50.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7958 ],
            "Q": [ 7901 ],
            "D": [ 8597 ],
            "CLK": [ 7592 ],
            "CE": [ 8596 ]
          }
        },
        "m1.counter_DFFRE_Q_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8571 ],
            "I2": [ 8525 ],
            "I1": [ 8523 ],
            "I0": [ 8534 ],
            "F": [ 8549 ]
          }
        },
        "m1.counter_DFFRE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8549 ],
            "I2": [ 8532 ],
            "I1": [ 8447 ],
            "I0": [ 8444 ],
            "F": [ 8443 ]
          }
        },
        "m1.counter_DFFRE_Q_9_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y13/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8454 ],
            "I0": [ 8520 ],
            "F": [ 8591 ]
          }
        },
        "m1.counter_DFFRE_Q_9": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y13/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7901 ],
            "Q": [ 8520 ],
            "D": [ 8591 ],
            "CLK": [ 7592 ],
            "CE": [ 8442 ]
          }
        },
        "m1.counter_DFFRE_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y13/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8454 ],
            "I1": [ 8520 ],
            "I0": [ 8518 ],
            "F": [ 8588 ]
          }
        },
        "m1.counter_DFFRE_Q_8": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y13/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7901 ],
            "Q": [ 8518 ],
            "D": [ 8588 ],
            "CLK": [ 7592 ],
            "CE": [ 8442 ]
          }
        },
        "m1.counter_DFFRE_Q_7_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y13/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8454 ],
            "I2": [ 8520 ],
            "I1": [ 8518 ],
            "I0": [ 8529 ],
            "F": [ 8585 ]
          }
        },
        "m1.counter_DFFRE_Q_7": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y13/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7901 ],
            "Q": [ 8529 ],
            "D": [ 8585 ],
            "CLK": [ 7592 ],
            "CE": [ 8442 ]
          }
        },
        "m1.counter_DFFRE_Q_6_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y13/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8454 ],
            "I2": [ 8520 ],
            "I1": [ 8518 ],
            "I0": [ 8529 ],
            "F": [ 8581 ]
          }
        },
        "m1.counter_DFFRE_Q_6_D_LUT2_F_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y13/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8581 ],
            "I0": [ 8527 ],
            "F": [ 8571 ]
          }
        },
        "m1.counter_DFFRE_Q_6_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y13/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8581 ],
            "I0": [ 8527 ],
            "F": [ 8579 ]
          }
        },
        "m1.counter_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y13/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7901 ],
            "Q": [ 8527 ],
            "D": [ 8579 ],
            "CLK": [ 7592 ],
            "CE": [ 8442 ]
          }
        },
        "m1.counter_DFFRE_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8571 ],
            "I0": [ 8525 ],
            "F": [ 8576 ]
          }
        },
        "m1.counter_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7901 ],
            "Q": [ 8525 ],
            "D": [ 8576 ],
            "CLK": [ 7592 ],
            "CE": [ 8442 ]
          }
        },
        "m1.counter_DFFRE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8571 ],
            "I1": [ 8525 ],
            "I0": [ 8523 ],
            "F": [ 8573 ]
          }
        },
        "m1.counter_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7901 ],
            "Q": [ 8523 ],
            "D": [ 8573 ],
            "CLK": [ 7592 ],
            "CE": [ 8442 ]
          }
        },
        "m1.counter_DFFRE_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8571 ],
            "I2": [ 8525 ],
            "I1": [ 8523 ],
            "I0": [ 8534 ],
            "F": [ 8569 ]
          }
        },
        "m1.counter_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7901 ],
            "Q": [ 8534 ],
            "D": [ 8569 ],
            "CLK": [ 7592 ],
            "CE": [ 8442 ]
          }
        },
        "m1.counter_DFFRE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8549 ],
            "I0": [ 8532 ],
            "F": [ 8551 ]
          }
        },
        "m1.counter_DFFRE_Q_24_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8510 ],
            "F": [ 8565 ]
          }
        },
        "m1.counter_DFFRE_Q_24": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7901 ],
            "Q": [ 8510 ],
            "D": [ 8565 ],
            "CLK": [ 7592 ],
            "CE": [ 8442 ]
          }
        },
        "m1.counter_DFFRE_Q_23_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8510 ],
            "I0": [ 8508 ],
            "F": [ 8562 ]
          }
        },
        "m1.counter_DFFRE_Q_23": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7901 ],
            "Q": [ 8508 ],
            "D": [ 8562 ],
            "CLK": [ 7592 ],
            "CE": [ 8442 ]
          }
        },
        "m1.counter_DFFRE_Q_22_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8510 ],
            "I1": [ 8508 ],
            "I0": [ 8514 ],
            "F": [ 8559 ]
          }
        },
        "m1.counter_DFFRE_Q_22": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7901 ],
            "Q": [ 8514 ],
            "D": [ 8559 ],
            "CLK": [ 7592 ],
            "CE": [ 8442 ]
          }
        },
        "m1.counter_DFFRE_Q_21_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8510 ],
            "I2": [ 8508 ],
            "I1": [ 8514 ],
            "I0": [ 8513 ],
            "F": [ 8556 ]
          }
        },
        "m1.counter_DFFRE_Q_21": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7901 ],
            "Q": [ 8513 ],
            "D": [ 8556 ],
            "CLK": [ 7592 ],
            "CE": [ 8442 ]
          }
        },
        "m1.counter_DFFRE_Q_20_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8495 ],
            "I0": [ 8494 ],
            "F": [ 8553 ]
          }
        },
        "m1.counter_DFFRE_Q_20": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7901 ],
            "Q": [ 8494 ],
            "D": [ 8553 ],
            "CLK": [ 7592 ],
            "CE": [ 8442 ]
          }
        },
        "m1.counter_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7901 ],
            "Q": [ 8532 ],
            "D": [ 8551 ],
            "CLK": [ 7592 ],
            "CE": [ 8442 ]
          }
        },
        "m1.counter_DFFRE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8549 ],
            "I1": [ 8532 ],
            "I0": [ 8447 ],
            "F": [ 8446 ]
          }
        },
        "m1.counter_DFFRE_Q_19_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8495 ],
            "I1": [ 8494 ],
            "I0": [ 8492 ],
            "F": [ 8546 ]
          }
        },
        "m1.counter_DFFRE_Q_19": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7901 ],
            "Q": [ 8492 ],
            "D": [ 8546 ],
            "CLK": [ 7592 ],
            "CE": [ 8442 ]
          }
        },
        "m1.counter_DFFRE_Q_18_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8510 ],
            "I2": [ 8508 ],
            "I1": [ 8514 ],
            "I0": [ 8513 ],
            "F": [ 8495 ]
          }
        },
        "m1.counter_DFFRE_Q_18_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8495 ],
            "I2": [ 8494 ],
            "I1": [ 8492 ],
            "I0": [ 8490 ],
            "F": [ 8542 ]
          }
        },
        "m1.counter_DFFRE_Q_18": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7901 ],
            "Q": [ 8490 ],
            "D": [ 8542 ],
            "CLK": [ 7592 ],
            "CE": [ 8442 ]
          }
        },
        "m1.counter_DFFRE_Q_17_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8487 ],
            "I0": [ 8486 ],
            "F": [ 8539 ]
          }
        },
        "m1.counter_DFFRE_Q_17": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7901 ],
            "Q": [ 8486 ],
            "D": [ 8539 ],
            "CLK": [ 7592 ],
            "CE": [ 8442 ]
          }
        },
        "m1.counter_DFFRE_Q_16_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8487 ],
            "I1": [ 8486 ],
            "I0": [ 8484 ],
            "F": [ 8536 ]
          }
        },
        "m1.counter_DFFRE_Q_16": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7901 ],
            "Q": [ 8484 ],
            "D": [ 8536 ],
            "CLK": [ 7592 ],
            "CE": [ 8442 ]
          }
        },
        "m1.counter_DFFRE_Q_15_D_LUT4_F_I3_LUT4_I3_F_LUT4_I0_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8534 ],
            "I2": [ 8532 ],
            "I1": [ 8447 ],
            "I0": [ 8444 ],
            "F": [ 8500 ]
          }
        },
        "m1.counter_DFFRE_Q_15_D_LUT4_F_I3_LUT4_I3_F_LUT4_I0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8529 ],
            "I2": [ 8527 ],
            "I1": [ 8525 ],
            "I0": [ 8523 ],
            "F": [ 8499 ]
          }
        },
        "m1.counter_DFFRE_Q_15_D_LUT4_F_I3_LUT4_I3_F_LUT4_I0_I1_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y13/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8457 ],
            "I2": [ 8451 ],
            "I1": [ 8520 ],
            "I0": [ 8518 ],
            "F": [ 8504 ]
          }
        },
        "m1.counter_DFFRE_Q_15_D_LUT4_F_I3_LUT4_I3_F_LUT4_I0_I1_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8490 ],
            "I2": [ 8486 ],
            "I1": [ 8484 ],
            "I0": [ 8481 ],
            "F": [ 8503 ]
          }
        },
        "m1.counter_DFFRE_Q_15_D_LUT4_F_I3_LUT4_I3_F_LUT4_I0_I1_LUT3_F_I0_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8514 ],
            "I2": [ 8513 ],
            "I1": [ 8494 ],
            "I0": [ 8492 ],
            "F": [ 8511 ]
          }
        },
        "m1.counter_DFFRE_Q_15_D_LUT4_F_I3_LUT4_I3_F_LUT4_I0_I1_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8511 ],
            "I1": [ 8510 ],
            "I0": [ 8508 ],
            "F": [ 8505 ]
          }
        },
        "m1.counter_DFFRE_Q_15_D_LUT4_F_I3_LUT4_I3_F_LUT4_I0_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8505 ],
            "I1": [ 8504 ],
            "I0": [ 8503 ],
            "F": [ 8501 ]
          }
        },
        "m1.counter_DFFRE_Q_15_D_LUT4_F_I3_LUT4_I3_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8501 ],
            "I2": [ 8500 ],
            "I1": [ 8499 ],
            "I0": [ 8464 ],
            "F": [ 8442 ]
          }
        },
        "m1.counter_DFFRE_Q_15_D_LUT4_F_I3_LUT4_I3_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8471 ],
            "I1": [ 8470 ],
            "I0": [ 8468 ],
            "F": [ 8464 ]
          }
        },
        "m1.counter_DFFRE_Q_15_D_LUT4_F_I3_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8487 ],
            "I2": [ 8486 ],
            "I1": [ 8484 ],
            "I0": [ 8481 ],
            "F": [ 8465 ]
          }
        },
        "m1.counter_DFFRE_Q_15_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8495 ],
            "I2": [ 8494 ],
            "I1": [ 8492 ],
            "I0": [ 8490 ],
            "F": [ 8487 ]
          }
        },
        "m1.counter_DFFRE_Q_15_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8487 ],
            "I2": [ 8486 ],
            "I1": [ 8484 ],
            "I0": [ 8481 ],
            "F": [ 8479 ]
          }
        },
        "m1.counter_DFFRE_Q_15": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7901 ],
            "Q": [ 8481 ],
            "D": [ 8479 ],
            "CLK": [ 7592 ],
            "CE": [ 8442 ]
          }
        },
        "m1.counter_DFFRE_Q_14_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8465 ],
            "I0": [ 8471 ],
            "F": [ 8476 ]
          }
        },
        "m1.counter_DFFRE_Q_14": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7901 ],
            "Q": [ 8471 ],
            "D": [ 8476 ],
            "CLK": [ 7592 ],
            "CE": [ 8442 ]
          }
        },
        "m1.counter_DFFRE_Q_13_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8465 ],
            "I1": [ 8471 ],
            "I0": [ 8470 ],
            "F": [ 8473 ]
          }
        },
        "m1.counter_DFFRE_Q_13": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7901 ],
            "Q": [ 8470 ],
            "D": [ 8473 ],
            "CLK": [ 7592 ],
            "CE": [ 8442 ]
          }
        },
        "m1.counter_DFFRE_Q_12_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8465 ],
            "I2": [ 8471 ],
            "I1": [ 8470 ],
            "I0": [ 8468 ],
            "F": [ 8467 ]
          }
        },
        "m1.counter_DFFRE_Q_12": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7901 ],
            "Q": [ 8468 ],
            "D": [ 8467 ],
            "CLK": [ 7592 ],
            "CE": [ 8442 ]
          }
        },
        "m1.counter_DFFRE_Q_11_D_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8465 ],
            "I0": [ 8464 ],
            "F": [ 8458 ]
          }
        },
        "m1.counter_DFFRE_Q_11_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y13/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8458 ],
            "I0": [ 8457 ],
            "F": [ 8460 ]
          }
        },
        "m1.counter_DFFRE_Q_11": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y13/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7901 ],
            "Q": [ 8457 ],
            "D": [ 8460 ],
            "CLK": [ 7592 ],
            "CE": [ 8442 ]
          }
        },
        "m1.counter_DFFRE_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y13/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8458 ],
            "I1": [ 8457 ],
            "I0": [ 8451 ],
            "F": [ 8449 ]
          }
        },
        "m1.counter_DFFRE_Q_10_D_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y13/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8451 ],
            "I0": [ 8449 ],
            "F": [ 8454 ]
          }
        },
        "m1.counter_DFFRE_Q_10": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y13/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7901 ],
            "Q": [ 8451 ],
            "D": [ 8449 ],
            "CLK": [ 7592 ],
            "CE": [ 8442 ]
          }
        },
        "m1.counter_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7901 ],
            "Q": [ 8447 ],
            "D": [ 8446 ],
            "CLK": [ 7592 ],
            "CE": [ 8442 ]
          }
        },
        "m1.counter_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:12.5-17.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7901 ],
            "Q": [ 8444 ],
            "D": [ 8443 ],
            "CLK": [ 7592 ],
            "CE": [ 8442 ]
          }
        },
        "ioSdin_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y28/IOBB",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:37.12-37.18",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7318 ],
            "I": [ 8440 ]
          }
        },
        "ioSclk_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X10Y28/IOBA",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:36.12-36.18",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 10702 ],
            "BOTTOM_IO_PORT_A": [ 10702 ],
            "O": [ 7317 ],
            "I": [ 8437 ]
          }
        },
        "ioReset_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y28/IOBA",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:40.12-40.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 10702 ],
            "BOTTOM_IO_PORT_A": [ 10702 ],
            "O": [ 7316 ],
            "I": [ 8434 ]
          }
        },
        "ioDc_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X32Y28/IOBA",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:39.12-39.16",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 10702 ],
            "BOTTOM_IO_PORT_A": [ 10702 ],
            "O": [ 7315 ],
            "I": [ 8431 ]
          }
        },
        "ioCs_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X28Y28/IOBB",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:38.12-38.16",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7314 ],
            "I": [ 8428 ]
          }
        },
        "hexVal[7].converter.hexChar_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8419 ],
            "I2": [ 8404 ],
            "I1": [ 8401 ],
            "I0": [ 8410 ],
            "F": [ 8414 ]
          }
        },
        "hexVal[7].converter.hexChar_DFF_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8395 ],
            "I1": [ 8419 ],
            "I0": [ 8410 ],
            "F": [ 8423 ]
          }
        },
        "hexVal[7].converter.hexChar_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/DFF3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8356 ],
            "D": [ 8423 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[7].converter.hexChar_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000001011000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8419 ],
            "I2": [ 8404 ],
            "I1": [ 8401 ],
            "I0": [ 8410 ],
            "F": [ 8416 ]
          }
        },
        "hexVal[7].converter.hexChar_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/DFF0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7631 ],
            "D": [ 8416 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[7].converter.hexChar_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/DFF5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7725 ],
            "D": [ 8414 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[7].converter.hexChar_DFFS_Q_SET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8410 ],
            "F": [ 8396 ]
          }
        },
        "hexVal[7].converter.hexChar_DFFS_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8404 ],
            "I0": [ 8401 ],
            "F": [ 8398 ]
          }
        },
        "hexVal[7].converter.hexChar_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/DFF5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 8396 ],
            "Q": [ 7883 ],
            "D": [ 8398 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[7].converter.hexChar_DFFR_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8404 ],
            "I0": [ 8401 ],
            "F": [ 8395 ]
          }
        },
        "hexVal[7].converter.hexChar_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/DFF4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8396 ],
            "Q": [ 7752 ],
            "D": [ 8398 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[7].converter.hexChar_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/DFF4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8396 ],
            "Q": [ 7780 ],
            "D": [ 8395 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[6].converter.hexChar_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8387 ],
            "I2": [ 8372 ],
            "I1": [ 8369 ],
            "I0": [ 8378 ],
            "F": [ 8382 ]
          }
        },
        "hexVal[6].converter.hexChar_DFF_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8363 ],
            "I1": [ 8387 ],
            "I0": [ 8378 ],
            "F": [ 8391 ]
          }
        },
        "hexVal[6].converter.hexChar_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/DFF0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7809 ],
            "D": [ 8391 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[6].converter.hexChar_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000001011000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8387 ],
            "I2": [ 8372 ],
            "I1": [ 8369 ],
            "I0": [ 8378 ],
            "F": [ 8384 ]
          }
        },
        "hexVal[6].converter.hexChar_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/DFF2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7644 ],
            "D": [ 8384 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[6].converter.hexChar_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/DFF1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7735 ],
            "D": [ 8382 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[6].converter.hexChar_DFFS_Q_SET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8378 ],
            "F": [ 8364 ]
          }
        },
        "hexVal[6].converter.hexChar_DFFS_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8372 ],
            "I0": [ 8369 ],
            "F": [ 8366 ]
          }
        },
        "hexVal[6].converter.hexChar_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/DFF3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 8364 ],
            "Q": [ 7856 ],
            "D": [ 8366 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[6].converter.hexChar_DFFR_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8372 ],
            "I0": [ 8369 ],
            "F": [ 8363 ]
          }
        },
        "hexVal[6].converter.hexChar_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/DFF5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8364 ],
            "Q": [ 8358 ],
            "D": [ 8366 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[6].converter.hexChar_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/DFF3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8364 ],
            "Q": [ 7794 ],
            "D": [ 8363 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[5].converter.hexChar_LUT4_I0_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7711 ],
            "I2": [ 7703 ],
            "I1": [ 7694 ],
            "I0": [ 7685 ],
            "F": [ 7634 ]
          }
        },
        "hexVal[5].converter.hexChar_LUT4_I0_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7711 ],
            "I2": [ 7703 ],
            "I1": [ 7694 ],
            "I0": [ 7685 ],
            "F": [ 7626 ]
          }
        },
        "hexVal[5].converter.hexChar_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7649 ],
            "I2": [ 7626 ],
            "I1": [ 8358 ],
            "I0": [ 8321 ],
            "F": [ 7760 ]
          }
        },
        "hexVal[5].converter.hexChar_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7634 ],
            "I2": [ 7626 ],
            "I1": [ 8356 ],
            "I0": [ 8350 ],
            "F": [ 7817 ]
          }
        },
        "hexVal[5].converter.hexChar_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8343 ],
            "I2": [ 8328 ],
            "I1": [ 8325 ],
            "I0": [ 8334 ],
            "F": [ 8338 ]
          }
        },
        "hexVal[5].converter.hexChar_DFF_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y21/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8317 ],
            "I1": [ 8343 ],
            "I0": [ 8334 ],
            "F": [ 8347 ]
          }
        },
        "hexVal[5].converter.hexChar_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/DFF4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8350 ],
            "D": [ 8347 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[5].converter.hexChar_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000001011000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8343 ],
            "I2": [ 8328 ],
            "I1": [ 8325 ],
            "I0": [ 8334 ],
            "F": [ 8340 ]
          }
        },
        "hexVal[5].converter.hexChar_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/DFF2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7623 ],
            "D": [ 8340 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[5].converter.hexChar_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/DFF3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7719 ],
            "D": [ 8338 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[5].converter.hexChar_DFFS_Q_SET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y21/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8334 ],
            "F": [ 8318 ]
          }
        },
        "hexVal[5].converter.hexChar_DFFS_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y21/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8328 ],
            "I0": [ 8325 ],
            "F": [ 8320 ]
          }
        },
        "hexVal[5].converter.hexChar_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/DFF1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 8318 ],
            "Q": [ 7865 ],
            "D": [ 8320 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[5].converter.hexChar_DFFR_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y21/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8328 ],
            "I0": [ 8325 ],
            "F": [ 8317 ]
          }
        },
        "hexVal[5].converter.hexChar_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/DFF0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8318 ],
            "Q": [ 8321 ],
            "D": [ 8320 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[5].converter.hexChar_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y21/DFF2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8318 ],
            "Q": [ 7797 ],
            "D": [ 8317 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[4].converter.hexChar_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8309 ],
            "I2": [ 8294 ],
            "I1": [ 8291 ],
            "I0": [ 8300 ],
            "F": [ 8304 ]
          }
        },
        "hexVal[4].converter.hexChar_DFF_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8285 ],
            "I1": [ 8309 ],
            "I0": [ 8300 ],
            "F": [ 8313 ]
          }
        },
        "hexVal[4].converter.hexChar_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/DFF5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8181 ],
            "D": [ 8313 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[4].converter.hexChar_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000001011000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8309 ],
            "I2": [ 8294 ],
            "I1": [ 8291 ],
            "I0": [ 8300 ],
            "F": [ 8306 ]
          }
        },
        "hexVal[4].converter.hexChar_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/DFF5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7663 ],
            "D": [ 8306 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[4].converter.hexChar_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/DFF4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7679 ],
            "D": [ 8304 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[4].converter.hexChar_DFFS_Q_SET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8300 ],
            "F": [ 8286 ]
          }
        },
        "hexVal[4].converter.hexChar_DFFS_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8294 ],
            "I0": [ 8291 ],
            "F": [ 8288 ]
          }
        },
        "hexVal[4].converter.hexChar_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/DFF2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 8286 ],
            "Q": [ 7887 ],
            "D": [ 8288 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[4].converter.hexChar_DFFR_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8294 ],
            "I0": [ 8291 ],
            "F": [ 8285 ]
          }
        },
        "hexVal[4].converter.hexChar_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/DFF3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8286 ],
            "Q": [ 8250 ],
            "D": [ 8288 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[4].converter.hexChar_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/DFF1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8286 ],
            "Q": [ 7784 ],
            "D": [ 8285 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[3].converter.hexChar_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8277 ],
            "I2": [ 8262 ],
            "I1": [ 8259 ],
            "I0": [ 8268 ],
            "F": [ 8272 ]
          }
        },
        "hexVal[3].converter.hexChar_DFF_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8253 ],
            "I1": [ 8277 ],
            "I0": [ 8268 ],
            "F": [ 8281 ]
          }
        },
        "hexVal[3].converter.hexChar_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/DFF4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7803 ],
            "D": [ 8281 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[3].converter.hexChar_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000001011000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8277 ],
            "I2": [ 8262 ],
            "I1": [ 8259 ],
            "I0": [ 8268 ],
            "F": [ 8274 ]
          }
        },
        "hexVal[3].converter.hexChar_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/DFF1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7660 ],
            "D": [ 8274 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[3].converter.hexChar_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/DFF5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7732 ],
            "D": [ 8272 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[3].converter.hexChar_DFFS_Q_SET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8268 ],
            "F": [ 8254 ]
          }
        },
        "hexVal[3].converter.hexChar_DFFS_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8262 ],
            "I0": [ 8259 ],
            "F": [ 8256 ]
          }
        },
        "hexVal[3].converter.hexChar_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/DFF5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 8254 ],
            "Q": [ 7846 ],
            "D": [ 8256 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[3].converter.hexChar_DFFR_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8262 ],
            "I0": [ 8259 ],
            "F": [ 8253 ]
          }
        },
        "hexVal[3].converter.hexChar_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/DFF0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8254 ],
            "Q": [ 7754 ],
            "D": [ 8256 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[3].converter.hexChar_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/DFF3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8254 ],
            "Q": [ 7773 ],
            "D": [ 8253 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[2].converter.hexChar_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7666 ],
            "I2": [ 7641 ],
            "I1": [ 8250 ],
            "I0": [ 8220 ],
            "F": [ 7761 ]
          }
        },
        "hexVal[2].converter.hexChar_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8242 ],
            "I2": [ 8227 ],
            "I1": [ 8224 ],
            "I0": [ 8233 ],
            "F": [ 8237 ]
          }
        },
        "hexVal[2].converter.hexChar_DFF_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8216 ],
            "I1": [ 8242 ],
            "I0": [ 8233 ],
            "F": [ 8246 ]
          }
        },
        "hexVal[2].converter.hexChar_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/DFF0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7815 ],
            "D": [ 8246 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[2].converter.hexChar_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000001011000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8242 ],
            "I2": [ 8227 ],
            "I1": [ 8224 ],
            "I0": [ 8233 ],
            "F": [ 8239 ]
          }
        },
        "hexVal[2].converter.hexChar_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/DFF2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7639 ],
            "D": [ 8239 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[2].converter.hexChar_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/DFF1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7721 ],
            "D": [ 8237 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[2].converter.hexChar_DFFS_Q_SET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8233 ],
            "F": [ 8217 ]
          }
        },
        "hexVal[2].converter.hexChar_DFFS_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8227 ],
            "I0": [ 8224 ],
            "F": [ 8219 ]
          }
        },
        "hexVal[2].converter.hexChar_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/DFF3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 8217 ],
            "Q": [ 7861 ],
            "D": [ 8219 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[2].converter.hexChar_DFFR_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8227 ],
            "I0": [ 8224 ],
            "F": [ 8216 ]
          }
        },
        "hexVal[2].converter.hexChar_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/DFF5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8217 ],
            "Q": [ 8220 ],
            "D": [ 8219 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[2].converter.hexChar_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/DFF1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8217 ],
            "Q": [ 7799 ],
            "D": [ 8216 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[1].converter.hexChar_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8208 ],
            "I2": [ 8193 ],
            "I1": [ 8190 ],
            "I0": [ 8199 ],
            "F": [ 8203 ]
          }
        },
        "hexVal[1].converter.hexChar_DFF_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8184 ],
            "I1": [ 8208 ],
            "I0": [ 8199 ],
            "F": [ 8212 ]
          }
        },
        "hexVal[1].converter.hexChar_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/DFF5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7811 ],
            "D": [ 8212 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[1].converter.hexChar_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000001011000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8208 ],
            "I2": [ 8193 ],
            "I1": [ 8190 ],
            "I0": [ 8199 ],
            "F": [ 8205 ]
          }
        },
        "hexVal[1].converter.hexChar_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/DFF1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7647 ],
            "D": [ 8205 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[1].converter.hexChar_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/DFF2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7737 ],
            "D": [ 8203 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[1].converter.hexChar_DFFS_Q_SET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8199 ],
            "F": [ 8185 ]
          }
        },
        "hexVal[1].converter.hexChar_DFFS_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8193 ],
            "I0": [ 8190 ],
            "F": [ 8187 ]
          }
        },
        "hexVal[1].converter.hexChar_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/DFF5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 8185 ],
            "Q": [ 7869 ],
            "D": [ 8187 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[1].converter.hexChar_DFFR_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8193 ],
            "I0": [ 8190 ],
            "F": [ 8184 ]
          }
        },
        "hexVal[1].converter.hexChar_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/DFF4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8185 ],
            "Q": [ 7745 ],
            "D": [ 8187 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[1].converter.hexChar_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/DFF2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8185 ],
            "Q": [ 7778 ],
            "D": [ 8184 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[0].converter.hexChar_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7666 ],
            "I2": [ 7657 ],
            "I1": [ 8181 ],
            "I0": [ 8174 ],
            "F": [ 7818 ]
          }
        },
        "hexVal[0].converter.hexChar_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7657 ],
            "I0": [ 8146 ],
            "F": [ 7759 ]
          }
        },
        "hexVal[0].converter.hexChar_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8168 ],
            "I2": [ 8153 ],
            "I1": [ 8150 ],
            "I0": [ 8159 ],
            "F": [ 8163 ]
          }
        },
        "hexVal[0].converter.hexChar_DFF_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8142 ],
            "I1": [ 8168 ],
            "I0": [ 8159 ],
            "F": [ 8172 ]
          }
        },
        "hexVal[0].converter.hexChar_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/DFF4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8174 ],
            "D": [ 8172 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[0].converter.hexChar_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000001011000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8168 ],
            "I2": [ 8153 ],
            "I1": [ 8150 ],
            "I0": [ 8159 ],
            "F": [ 8165 ]
          }
        },
        "hexVal[0].converter.hexChar_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/DFF2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7654 ],
            "D": [ 8165 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[0].converter.hexChar_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/DFF1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7730 ],
            "D": [ 8163 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[0].converter.hexChar_DFFS_Q_SET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8159 ],
            "F": [ 8143 ]
          }
        },
        "hexVal[0].converter.hexChar_DFFS_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8153 ],
            "I0": [ 8150 ],
            "F": [ 8145 ]
          }
        },
        "hexVal[0].converter.hexChar_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/DFF1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 8143 ],
            "Q": [ 7878 ],
            "D": [ 8145 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[0].converter.hexChar_DFFR_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8153 ],
            "I0": [ 8150 ],
            "F": [ 8142 ]
          }
        },
        "hexVal[0].converter.hexChar_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/DFF0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8143 ],
            "Q": [ 8146 ],
            "D": [ 8145 ],
            "CLK": [ 7592 ]
          }
        },
        "hexVal[0].converter.hexChar_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/DFF2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8143 ],
            "Q": [ 7789 ],
            "D": [ 8142 ],
            "CLK": [ 7592 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 10702 ]
          }
        },
        "fc.queue_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y17/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8012 ],
            "I1": [ 8000 ],
            "I0": [ 7983 ],
            "F": [ 7981 ]
          }
        },
        "fc.queue_DFFE_Q_9_D_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7972 ],
            "I0": [ 7971 ],
            "F": [ 7992 ]
          }
        },
        "fc.queue_DFFE_Q_9_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y17/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8012 ],
            "I1": [ 7992 ],
            "I0": [ 8039 ],
            "F": [ 8038 ]
          }
        },
        "fc.queue_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y17/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:35.5-50.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8039 ],
            "D": [ 8038 ],
            "CLK": [ 7592 ],
            "CE": [ 7907 ]
          }
        },
        "fc.queue_DFFE_Q_8_D_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7972 ],
            "I0": [ 7971 ],
            "F": [ 8026 ]
          }
        },
        "fc.queue_DFFE_Q_8_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8026 ],
            "I2": [ 7911 ],
            "I1": [ 8034 ],
            "I0": [ 7918 ],
            "F": [ 8032 ]
          }
        },
        "fc.queue_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:35.5-50.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8034 ],
            "D": [ 8032 ],
            "CLK": [ 7592 ],
            "CE": [ 7907 ]
          }
        },
        "fc.queue_DFFE_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y17/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7906 ],
            "I1": [ 8026 ],
            "I0": [ 8029 ],
            "F": [ 8028 ]
          }
        },
        "fc.queue_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y17/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:35.5-50.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8029 ],
            "D": [ 8028 ],
            "CLK": [ 7592 ],
            "CE": [ 7907 ]
          }
        },
        "fc.queue_DFFE_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8012 ],
            "I1": [ 8026 ],
            "I0": [ 8024 ],
            "F": [ 8023 ]
          }
        },
        "fc.queue_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:35.5-50.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8024 ],
            "D": [ 8023 ],
            "CLK": [ 7592 ],
            "CE": [ 7907 ]
          }
        },
        "fc.queue_DFFE_Q_5_D_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7972 ],
            "I0": [ 7971 ],
            "F": [ 8010 ]
          }
        },
        "fc.queue_DFFE_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8010 ],
            "I2": [ 7911 ],
            "I1": [ 8019 ],
            "I0": [ 7918 ],
            "F": [ 8018 ]
          }
        },
        "fc.queue_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:35.5-50.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8019 ],
            "D": [ 8018 ],
            "CLK": [ 7592 ],
            "CE": [ 7907 ]
          }
        },
        "fc.queue_DFFE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y15/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7906 ],
            "I1": [ 8010 ],
            "I0": [ 8015 ],
            "F": [ 8014 ]
          }
        },
        "fc.queue_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y15/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:35.5-50.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8015 ],
            "D": [ 8014 ],
            "CLK": [ 7592 ],
            "CE": [ 7907 ]
          }
        },
        "fc.queue_DFFE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8012 ],
            "I1": [ 8010 ],
            "I0": [ 8008 ],
            "F": [ 8006 ]
          }
        },
        "fc.queue_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:35.5-50.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8008 ],
            "D": [ 8006 ],
            "CLK": [ 7592 ],
            "CE": [ 7907 ]
          }
        },
        "fc.queue_DFFE_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y16/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8000 ],
            "I2": [ 7911 ],
            "I1": [ 8003 ],
            "I0": [ 7918 ],
            "F": [ 8002 ]
          }
        },
        "fc.queue_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y16/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:35.5-50.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8003 ],
            "D": [ 8002 ],
            "CLK": [ 7592 ],
            "CE": [ 7907 ]
          }
        },
        "fc.queue_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y17/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8000 ],
            "I1": [ 7906 ],
            "I0": [ 7987 ],
            "F": [ 7985 ]
          }
        },
        "fc.queue_DFFE_Q_11_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010001011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y16/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7992 ],
            "I2": [ 7996 ],
            "I1": [ 7911 ],
            "I0": [ 7918 ],
            "F": [ 7994 ]
          }
        },
        "fc.queue_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y16/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:35.5-50.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7996 ],
            "D": [ 7994 ],
            "CLK": [ 7592 ],
            "CE": [ 7907 ]
          }
        },
        "fc.queue_DFFE_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7992 ],
            "I1": [ 7906 ],
            "I0": [ 7990 ],
            "F": [ 7989 ]
          }
        },
        "fc.queue_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:35.5-50.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7990 ],
            "D": [ 7989 ],
            "CLK": [ 7592 ],
            "CE": [ 7907 ]
          }
        },
        "fc.queue_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y17/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:35.5-50.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7987 ],
            "D": [ 7985 ],
            "CLK": [ 7592 ],
            "CE": [ 7907 ]
          }
        },
        "fc.queue_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y17/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:35.5-50.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7983 ],
            "D": [ 7981 ],
            "CLK": [ 7592 ],
            "CE": [ 7907 ]
          }
        },
        "fc.queueNextIndex_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7972 ],
            "I0": [ 7971 ],
            "F": [ 7975 ]
          }
        },
        "fc.queueNextIndex_DFFE_Q_1_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7972 ],
            "F": [ 7977 ]
          }
        },
        "fc.queueNextIndex_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:35.5-50.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7972 ],
            "D": [ 7977 ],
            "CLK": [ 7592 ],
            "CE": [ 7907 ]
          }
        },
        "fc.queueNextIndex_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:35.5-50.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7971 ],
            "D": [ 7975 ],
            "CLK": [ 7592 ],
            "CE": [ 7907 ]
          }
        },
        "fc.queueCurrIndex_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y15/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7966 ],
            "I0": [ 7961 ],
            "F": [ 7959 ]
          }
        },
        "fc.queueCurrIndex_DFFE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7972 ],
            "I2": [ 7966 ],
            "I1": [ 7971 ],
            "I0": [ 7961 ],
            "F": [ 7970 ]
          }
        },
        "fc.queueCurrIndex_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y15/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7907 ],
            "I0": [ 7956 ],
            "F": [ 7958 ]
          }
        },
        "fc.queueCurrIndex_DFFE_Q_1_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y16/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7966 ],
            "F": [ 7965 ]
          }
        },
        "fc.queueCurrIndex_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y16/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:35.5-50.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7966 ],
            "D": [ 7965 ],
            "CLK": [ 7592 ],
            "CE": [ 7958 ]
          }
        },
        "fc.queueCurrIndex_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y15/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:35.5-50.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7961 ],
            "D": [ 7959 ],
            "CLK": [ 7592 ],
            "CE": [ 7958 ]
          }
        },
        "fc.currentlyInQueue_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y15/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7907 ],
            "I0": [ 7956 ],
            "F": [ 7894 ]
          }
        },
        "fc.currentlyInQueue_DFFE_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101000110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y15/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7907 ],
            "I2": [ 7911 ],
            "I1": [ 7919 ],
            "I0": [ 7918 ],
            "F": [ 7909 ]
          }
        },
        "fc.currentlyInQueue_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y15/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:35.5-50.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7911 ],
            "D": [ 7909 ],
            "CLK": [ 7592 ],
            "CE": [ 7894 ]
          }
        },
        "fc.currentlyInQueue_DFFE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7907 ],
            "I2": [ 7906 ],
            "I1": [ 7899 ],
            "I0": [ 7901 ],
            "F": [ 7898 ]
          }
        },
        "fc.currentlyInQueue_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:35.5-50.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7899 ],
            "D": [ 7898 ],
            "CLK": [ 7592 ],
            "CE": [ 7894 ]
          }
        },
        "fc.currentlyInQueue_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:35.5-50.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7896 ],
            "D": [ 7895 ],
            "CLK": [ 7592 ],
            "CE": [ 7894 ]
          }
        },
        "fc.clk_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y16/IOBA",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:35.11-35.14",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7592 ],
            "I": [ 7313 ]
          }
        },
        "charOutput_DFFSE_Q_SET_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7590 ],
            "I2": [ 7703 ],
            "I1": [ 7694 ],
            "I0": [ 7685 ],
            "F": [ 7611 ]
          }
        },
        "charOutput_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7711 ],
            "I2": [ 7703 ],
            "I1": [ 7694 ],
            "I0": [ 7685 ],
            "F": [ 7641 ]
          }
        },
        "charOutput_DFFSE_Q_D_LUT3_F_I0_LUT4_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7634 ],
            "I2": [ 7666 ],
            "I1": [ 7887 ],
            "I0": [ 7883 ],
            "F": [ 7874 ]
          }
        },
        "charOutput_DFFSE_Q_D_LUT3_F_I0_LUT4_F_1_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7657 ],
            "I0": [ 7878 ],
            "F": [ 7873 ]
          }
        },
        "charOutput_DFFSE_Q_D_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7874 ],
            "I2": [ 7873 ],
            "I1": [ 7651 ],
            "I0": [ 7869 ],
            "F": [ 7843 ]
          }
        },
        "charOutput_DFFSE_Q_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7641 ],
            "I2": [ 7626 ],
            "I1": [ 7865 ],
            "I0": [ 7861 ],
            "F": [ 7841 ]
          }
        },
        "charOutput_DFFSE_Q_D_LUT3_F_I0_LUT3_F_I2_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7711 ],
            "I1": [ 7703 ],
            "I0": [ 7856 ],
            "F": [ 7852 ]
          }
        },
        "charOutput_DFFSE_Q_D_LUT3_F_I0_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7852 ],
            "I1": [ 7694 ],
            "I0": [ 7685 ],
            "F": [ 7850 ]
          }
        },
        "charOutput_DFFSE_Q_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7850 ],
            "I1": [ 7670 ],
            "I0": [ 7846 ],
            "F": [ 7842 ]
          }
        },
        "charOutput_DFFSE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7843 ],
            "I1": [ 7842 ],
            "I0": [ 7841 ],
            "F": [ 7764 ]
          }
        },
        "charOutput_DFFSE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7833 ],
            "I0": [ 7825 ],
            "F": [ 7590 ]
          }
        },
        "charOutput_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y23/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:145.5-161.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 7611 ],
            "Q": [ 7821 ],
            "D": [ 7764 ],
            "CLK": [ 7592 ],
            "CE": [ 7590 ]
          }
        },
        "charOutput_DFFRE_Q_D_LUT4_F_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7818 ],
            "I2": [ 7817 ],
            "I1": [ 7641 ],
            "I0": [ 7815 ],
            "F": [ 7806 ]
          }
        },
        "charOutput_DFFRE_Q_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7651 ],
            "I2": [ 7649 ],
            "I1": [ 7811 ],
            "I0": [ 7809 ],
            "F": [ 7805 ]
          }
        },
        "charOutput_DFFRE_Q_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7711 ],
            "I2": [ 7703 ],
            "I1": [ 7694 ],
            "I0": [ 7685 ],
            "F": [ 7670 ]
          }
        },
        "charOutput_DFFRE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7806 ],
            "I2": [ 7805 ],
            "I1": [ 7670 ],
            "I0": [ 7803 ],
            "F": [ 7606 ]
          }
        },
        "charOutput_DFFRE_Q_5_D_LUT4_F_I2_LUT4_F_1_I3_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7641 ],
            "I2": [ 7626 ],
            "I1": [ 7799 ],
            "I0": [ 7797 ],
            "F": [ 7792 ]
          }
        },
        "charOutput_DFFRE_Q_5_D_LUT4_F_I2_LUT4_F_1_I3_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7649 ],
            "I0": [ 7794 ],
            "F": [ 7791 ]
          }
        },
        "charOutput_DFFRE_Q_5_D_LUT4_F_I2_LUT4_F_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7792 ],
            "I2": [ 7791 ],
            "I1": [ 7657 ],
            "I0": [ 7789 ],
            "F": [ 7786 ]
          }
        },
        "charOutput_DFFRE_Q_5_D_LUT4_F_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7786 ],
            "I2": [ 7758 ],
            "I1": [ 7666 ],
            "I0": [ 7784 ],
            "F": [ 7776 ]
          }
        },
        "charOutput_DFFRE_Q_5_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7651 ],
            "I2": [ 7634 ],
            "I1": [ 7780 ],
            "I0": [ 7778 ],
            "F": [ 7775 ]
          }
        },
        "charOutput_DFFRE_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7776 ],
            "I2": [ 7775 ],
            "I1": [ 7670 ],
            "I0": [ 7773 ],
            "F": [ 7768 ]
          }
        },
        "charOutput_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y23/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:145.5-161.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7611 ],
            "Q": [ 7770 ],
            "D": [ 7768 ],
            "CLK": [ 7592 ],
            "CE": [ 7590 ]
          }
        },
        "charOutput_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y23/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:145.5-161.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7611 ],
            "Q": [ 7766 ],
            "D": [ 7764 ],
            "CLK": [ 7592 ],
            "CE": [ 7590 ]
          }
        },
        "charOutput_DFFRE_Q_3_D_LUT4_F_I2_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7711 ],
            "I2": [ 7703 ],
            "I1": [ 7694 ],
            "I0": [ 7685 ],
            "F": [ 7758 ]
          }
        },
        "charOutput_DFFRE_Q_3_D_LUT4_F_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7761 ],
            "I2": [ 7760 ],
            "I1": [ 7759 ],
            "I0": [ 7758 ],
            "F": [ 7748 ]
          }
        },
        "charOutput_DFFRE_Q_3_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7670 ],
            "I2": [ 7634 ],
            "I1": [ 7754 ],
            "I0": [ 7752 ],
            "F": [ 7747 ]
          }
        },
        "charOutput_DFFRE_Q_3_D_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7711 ],
            "I2": [ 7703 ],
            "I1": [ 7694 ],
            "I0": [ 7685 ],
            "F": [ 7651 ]
          }
        },
        "charOutput_DFFRE_Q_3_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7711 ],
            "I2": [ 7703 ],
            "I1": [ 7694 ],
            "I0": [ 7685 ],
            "F": [ 7649 ]
          }
        },
        "charOutput_DFFRE_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7748 ],
            "I2": [ 7747 ],
            "I1": [ 7651 ],
            "I0": [ 7745 ],
            "F": [ 7740 ]
          }
        },
        "charOutput_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:145.5-161.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7611 ],
            "Q": [ 7742 ],
            "D": [ 7740 ],
            "CLK": [ 7592 ],
            "CE": [ 7590 ]
          }
        },
        "charOutput_DFFRE_Q_2_D_LUT4_F_I2_LUT4_F_1_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7651 ],
            "I2": [ 7649 ],
            "I1": [ 7737 ],
            "I0": [ 7735 ],
            "F": [ 7728 ]
          }
        },
        "charOutput_DFFRE_Q_2_D_LUT4_F_I2_LUT4_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7670 ],
            "I2": [ 7657 ],
            "I1": [ 7732 ],
            "I0": [ 7730 ],
            "F": [ 7727 ]
          }
        },
        "charOutput_DFFRE_Q_2_D_LUT4_F_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7728 ],
            "I2": [ 7727 ],
            "I1": [ 7634 ],
            "I0": [ 7725 ],
            "F": [ 7682 ]
          }
        },
        "charOutput_DFFRE_Q_2_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7641 ],
            "I2": [ 7626 ],
            "I1": [ 7721 ],
            "I0": [ 7719 ],
            "F": [ 7681 ]
          }
        },
        "charOutput_DFFRE_Q_2_D_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7711 ],
            "I2": [ 7703 ],
            "I1": [ 7694 ],
            "I0": [ 7685 ],
            "F": [ 7666 ]
          }
        },
        "charOutput_DFFRE_Q_2_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7711 ],
            "I2": [ 7703 ],
            "I1": [ 7694 ],
            "I0": [ 7685 ],
            "F": [ 7657 ]
          }
        },
        "charOutput_DFFRE_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7682 ],
            "I2": [ 7681 ],
            "I1": [ 7666 ],
            "I0": [ 7679 ],
            "F": [ 7674 ]
          }
        },
        "charOutput_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y23/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:145.5-161.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7611 ],
            "Q": [ 7676 ],
            "D": [ 7674 ],
            "CLK": [ 7592 ],
            "CE": [ 7590 ]
          }
        },
        "charOutput_DFFRE_Q_1_D_LUT2_F_I0_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7670 ],
            "I2": [ 7666 ],
            "I1": [ 7663 ],
            "I0": [ 7660 ],
            "F": [ 7628 ]
          }
        },
        "charOutput_DFFRE_Q_1_D_LUT2_F_I0_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7657 ],
            "I0": [ 7654 ],
            "F": [ 7627 ]
          }
        },
        "charOutput_DFFRE_Q_1_D_LUT2_F_I0_LUT4_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7651 ],
            "I2": [ 7649 ],
            "I1": [ 7647 ],
            "I0": [ 7644 ],
            "F": [ 7637 ]
          }
        },
        "charOutput_DFFRE_Q_1_D_LUT2_F_I0_LUT4_F_1_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7641 ],
            "I0": [ 7639 ],
            "F": [ 7636 ]
          }
        },
        "charOutput_DFFRE_Q_1_D_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7637 ],
            "I2": [ 7636 ],
            "I1": [ 7634 ],
            "I0": [ 7631 ],
            "F": [ 7620 ]
          }
        },
        "charOutput_DFFRE_Q_1_D_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7628 ],
            "I2": [ 7627 ],
            "I1": [ 7626 ],
            "I0": [ 7623 ],
            "F": [ 7619 ]
          }
        },
        "charOutput_DFFRE_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7620 ],
            "I0": [ 7619 ],
            "F": [ 7614 ]
          }
        },
        "charOutput_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y23/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:145.5-161.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7611 ],
            "Q": [ 7616 ],
            "D": [ 7614 ],
            "CLK": [ 7592 ],
            "CE": [ 7590 ]
          }
        },
        "charOutput_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:145.5-161.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7611 ],
            "Q": [ 7608 ],
            "D": [ 7606 ],
            "CLK": [ 7592 ],
            "CE": [ 7590 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 10701 ]
          }
        }
      },
      "netnames": {
        "te.fontBuffer.0.0_AD_LUT2_F_I1_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 10684 ] ,
          "attributes": {
            "ROUTING": "X8Y23/F4;;1;X8Y23/X03;X8Y23/X03/F4;1;X8Y23/D0;X8Y23/D0/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.fontBuffer.0.0_DO[35]": {
          "hide_name": 0,
          "bits": [ 10680 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[34]": {
          "hide_name": 0,
          "bits": [ 10679 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[33]": {
          "hide_name": 0,
          "bits": [ 10678 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[32]": {
          "hide_name": 0,
          "bits": [ 10677 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[31]": {
          "hide_name": 0,
          "bits": [ 10676 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[30]": {
          "hide_name": 0,
          "bits": [ 10675 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[29]": {
          "hide_name": 0,
          "bits": [ 10674 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[28]": {
          "hide_name": 0,
          "bits": [ 10673 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[27]": {
          "hide_name": 0,
          "bits": [ 10672 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[26]": {
          "hide_name": 0,
          "bits": [ 10671 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[25]": {
          "hide_name": 0,
          "bits": [ 10670 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[24]": {
          "hide_name": 0,
          "bits": [ 10669 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[23]": {
          "hide_name": 0,
          "bits": [ 10668 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[22]": {
          "hide_name": 0,
          "bits": [ 10667 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[21]": {
          "hide_name": 0,
          "bits": [ 10666 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[20]": {
          "hide_name": 0,
          "bits": [ 10665 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[19]": {
          "hide_name": 0,
          "bits": [ 10664 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[18]": {
          "hide_name": 0,
          "bits": [ 10663 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[17]": {
          "hide_name": 0,
          "bits": [ 10662 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[16]": {
          "hide_name": 0,
          "bits": [ 10661 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[15]": {
          "hide_name": 0,
          "bits": [ 10660 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[14]": {
          "hide_name": 0,
          "bits": [ 10659 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[13]": {
          "hide_name": 0,
          "bits": [ 10658 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[12]": {
          "hide_name": 0,
          "bits": [ 10657 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[11]": {
          "hide_name": 0,
          "bits": [ 10656 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[10]": {
          "hide_name": 0,
          "bits": [ 10655 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[9]": {
          "hide_name": 0,
          "bits": [ 10654 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[8]": {
          "hide_name": 0,
          "bits": [ 10653 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_AD[1]": {
          "hide_name": 0,
          "bits": [ 10651 ] ,
          "attributes": {
            "ROUTING": "X8Y24/F1;;1;X8Y24/E810;X8Y24/E810/F1;1;X12Y24/S810;X12Y24/S810/E814;1;X12Y28/W210;X12Y28/W210/S814;1;X11Y28/S210;X11Y28/S210/W211;1;X11Y27/X04;X11Y27/X04/N212;1;X11Y27/C3;X11Y27/C3/X04;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/text.v:20.38-20.54|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.fontBuffer.0.0_AD_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10649 ] ,
          "attributes": {
            "ROUTING": "X8Y25/S230;X8Y25/S230/S232;1;X8Y26/B0;X8Y26/B0/S231;1;X8Y23/F0;;1;X8Y23/W100;X8Y23/W100/F0;1;X8Y23/S230;X8Y23/S230/W100;1;X8Y24/B1;X8Y24/B1/S231;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.fontBuffer.0.0_AD[0]": {
          "hide_name": 0,
          "bits": [ 10648 ] ,
          "attributes": {
            "ROUTING": "X8Y26/X03;X8Y26/X03/S262;1;X8Y26/A0;X8Y26/A0/X03;1;X8Y23/F6;;1;X8Y23/SN20;X8Y23/SN20/F6;1;X8Y24/S260;X8Y24/S260/S121;1;X8Y26/E260;X8Y26/E260/S262;1;X10Y26/E260;X10Y26/E260/E262;1;X11Y26/S260;X11Y26/S260/E261;1;X11Y27/C2;X11Y27/C2/S261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.chosenChar[0]": {
          "hide_name": 0,
          "bits": [ 10645 ] ,
          "attributes": {
            "ROUTING": "X8Y26/F4;;1;X8Y26/SN20;X8Y26/SN20/F4;1;X8Y27/E260;X8Y27/E260/S121;1;X10Y27/C1;X10Y27/C1/E262;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/text.v:17.16-17.26",
            "hdlname": "te chosenChar"
          }
        },
        "te.chosenChar[1]": {
          "hide_name": 0,
          "bits": [ 10643 ] ,
          "attributes": {
            "ROUTING": "X8Y26/F7;;1;X8Y26/S820;X8Y26/S820/F7;1;X8Y27/E240;X8Y27/E240/N824;1;X10Y27/C2;X10Y27/C2/E242;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/text.v:17.16-17.26",
            "hdlname": "te chosenChar"
          }
        },
        "te.chosenChar[2]": {
          "hide_name": 0,
          "bits": [ 10641 ] ,
          "attributes": {
            "ROUTING": "X8Y26/F3;;1;X8Y26/E130;X8Y26/E130/F3;1;X9Y26/S830;X9Y26/S830/E131;1;X9Y27/E260;X9Y27/E260/N834;1;X10Y27/C3;X10Y27/C3/E261;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/text.v:17.16-17.26",
            "hdlname": "te chosenChar"
          }
        },
        "te.chosenChar[3]": {
          "hide_name": 0,
          "bits": [ 10639 ] ,
          "attributes": {
            "ROUTING": "X8Y26/F5;;1;X8Y26/E250;X8Y26/E250/F5;1;X10Y26/S250;X10Y26/S250/E252;1;X10Y27/X06;X10Y27/X06/S251;1;X10Y27/C4;X10Y27/C4/X06;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/text.v:17.16-17.26",
            "hdlname": "te chosenChar"
          }
        },
        "te.chosenChar_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10637 ] ,
          "attributes": {
            "ROUTING": "X8Y26/B3;X8Y26/B3/X01;1;X8Y26/B6;X8Y26/B6/X05;1;X8Y26/B5;X8Y26/B5/X01;1;X8Y26/X05;X8Y26/X05/F0;1;X8Y26/B7;X8Y26/B7/X05;1;X8Y26/F0;;1;X8Y26/X01;X8Y26/X01/F0;1;X8Y26/B4;X8Y26/B4/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.chosenChar[4]": {
          "hide_name": 0,
          "bits": [ 10636 ] ,
          "attributes": {
            "ROUTING": "X8Y26/F6;;1;X8Y26/SN10;X8Y26/SN10/F6;1;X8Y27/E250;X8Y27/E250/S111;1;X10Y27/X08;X10Y27/X08/E252;1;X10Y27/C5;X10Y27/C5/X08;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/text.v:17.16-17.26",
            "hdlname": "te chosenChar"
          }
        },
        "sm.storage.0.0_WRE": {
          "hide_name": 0,
          "bits": [ 10569 ] ,
          "attributes": {
            "ROUTING": "X5Y11/N130;X5Y11/N130/F5;1;X5Y10/N270;X5Y10/N270/N131;1;X4Y9/BSRAMWREBLSR1;X5Y9/LSR1/N271;1;X5Y11/F5;;1;X5Y11/W250;X5Y11/W250/F5;1;X4Y11/N250;X4Y11/N250/W251;1;X4Y9/X08;X4Y9/X08/N252;1;X4Y9/LSR1;X4Y9/LSR1/X08;1"
          }
        },
        "sm.storage.0.0_DO[35]": {
          "hide_name": 0,
          "bits": [ 10568 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32 33 34 35"
          }
        },
        "sm.storage.0.0_DO[34]": {
          "hide_name": 0,
          "bits": [ 10566 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32 33 34 35"
          }
        },
        "sm.storage.0.0_DO[33]": {
          "hide_name": 0,
          "bits": [ 10564 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32 33 34 35"
          }
        },
        "sm.storage.0.0_DO[32]": {
          "hide_name": 0,
          "bits": [ 10562 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "32 33 34 35"
          }
        },
        "sm.dataIn_LUT2_F_9_I1[1]": {
          "hide_name": 0,
          "bits": [ 10479 ] ,
          "attributes": {
            "ROUTING": "X5Y12/F6;;1;X5Y12/N100;X5Y12/N100/F6;1;X5Y11/N240;X5Y11/N240/N101;1;X5Y10/E240;X5Y10/E240/N241;1;X5Y10/B7;X5Y10/B7/E240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToMem[2]": {
          "hide_name": 0,
          "bits": [ 10477 ] ,
          "attributes": {
            "ROUTING": "X5Y10/F7;;1;X5Y10/N100;X5Y10/N100/F7;1;X5Y9/W200;X5Y9/W200/N101;1;X4Y9/D2;X4Y9/D2/W201;1",
            "hdlname": "sm dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:10.18-10.24"
          }
        },
        "sm.dataIn_LUT2_F_8_I1[1]": {
          "hide_name": 0,
          "bits": [ 10473 ] ,
          "attributes": {
            "ROUTING": "X2Y15/F6;;1;X2Y15/N130;X2Y15/N130/F6;1;X2Y14/B0;X2Y14/B0/N131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToMem[30]": {
          "hide_name": 0,
          "bits": [ 10471 ] ,
          "attributes": {
            "ROUTING": "X2Y14/F0;;1;X2Y14/EW10;X2Y14/EW10/F0;1;X3Y14/N810;X3Y14/N810/E111;1;X3Y10/E210;X3Y10/E210/N814;1;X5Y10/N210;X5Y10/N210/E212;1;X5Y9/E210;X5Y9/E210/N211;1;X4Y9/BSRAMDIB12B4;X6Y9/B4/E211;1",
            "hdlname": "sm dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:10.18-10.24"
          }
        },
        "sm.dataIn_LUT2_F_7_I1[1]": {
          "hide_name": 0,
          "bits": [ 10467 ] ,
          "attributes": {
            "ROUTING": "X2Y12/F6;;1;X2Y12/N260;X2Y12/N260/F6;1;X2Y10/X05;X2Y10/X05/N262;1;X2Y10/B7;X2Y10/B7/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToMem[31]": {
          "hide_name": 0,
          "bits": [ 10465 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F7;;1;X2Y10/E270;X2Y10/E270/F7;1;X4Y10/E270;X4Y10/E270/E272;1;X6Y10/N270;X6Y10/N270/E272;1;X6Y9/B5;X6Y9/B5/N271;1",
            "hdlname": "sm dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:10.18-10.24"
          }
        },
        "sm.dataIn_LUT2_F_6_I1[1]": {
          "hide_name": 0,
          "bits": [ 10461 ] ,
          "attributes": {
            "ROUTING": "X1Y15/F4;;1;X1Y15/N130;X1Y15/N130/F4;1;X1Y14/N270;X1Y14/N270/N131;1;X1Y12/E270;X1Y12/E270/N272;1;X2Y12/N270;X2Y12/N270/E271;1;X2Y11/B4;X2Y11/B4/N271;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToMem[3]": {
          "hide_name": 0,
          "bits": [ 10459 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F4;;1;X2Y11/N240;X2Y11/N240/F4;1;X2Y9/E240;X2Y9/E240/N242;1;X4Y9/X03;X4Y9/X03/E242;1;X4Y9/D3;X4Y9/D3/X03;1",
            "hdlname": "sm dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:10.18-10.24"
          }
        },
        "sm.dataIn_LUT2_F_5_I1[1]": {
          "hide_name": 0,
          "bits": [ 10455 ] ,
          "attributes": {
            "ROUTING": "X3Y12/F7;;1;X3Y12/SN10;X3Y12/SN10/F7;1;X3Y11/E210;X3Y11/E210/N111;1;X4Y11/B6;X4Y11/B6/E211;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToMem[4]": {
          "hide_name": 0,
          "bits": [ 10453 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F6;;1;X4Y11/N260;X4Y11/N260/F6;1;X4Y9/D4;X4Y9/D4/N262;1",
            "hdlname": "sm dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:10.18-10.24"
          }
        },
        "sm.dataIn_LUT2_F_4_I1[1]": {
          "hide_name": 0,
          "bits": [ 10449 ] ,
          "attributes": {
            "ROUTING": "X5Y12/F1;;1;X5Y12/N210;X5Y12/N210/F1;1;X5Y10/W210;X5Y10/W210/N212;1;X4Y10/B2;X4Y10/B2/W211;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToMem[5]": {
          "hide_name": 0,
          "bits": [ 10447 ] ,
          "attributes": {
            "ROUTING": "X4Y10/F2;;1;X4Y10/N130;X4Y10/N130/F2;1;X4Y9/D5;X4Y9/D5/N131;1",
            "hdlname": "sm dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:10.18-10.24"
          }
        },
        "sm.dataIn_LUT2_F_31_I1[1]": {
          "hide_name": 0,
          "bits": [ 10442 ] ,
          "attributes": {
            "ROUTING": "X4Y14/F3;;1;X4Y14/N100;X4Y14/N100/F3;1;X4Y13/N200;X4Y13/N200/N101;1;X4Y11/N210;X4Y11/N210/N202;1;X4Y10/B1;X4Y10/B1/N211;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToMem[0]": {
          "hide_name": 0,
          "bits": [ 10440 ] ,
          "attributes": {
            "ROUTING": "X4Y10/F1;;1;X4Y10/N100;X4Y10/N100/F1;1;X4Y9/D0;X4Y9/D0/N101;1",
            "hdlname": "sm dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:10.18-10.24"
          }
        },
        "sm.dataIn_LUT2_F_30_I1[1]": {
          "hide_name": 0,
          "bits": [ 10436 ] ,
          "attributes": {
            "ROUTING": "X5Y13/F3;;1;X5Y13/N100;X5Y13/N100/F3;1;X5Y12/N200;X5Y12/N200/N101;1;X5Y11/W200;X5Y11/W200/N201;1;X4Y11/X01;X4Y11/X01/W201;1;X4Y11/B5;X4Y11/B5/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToMem[10]": {
          "hide_name": 0,
          "bits": [ 10434 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F5;;1;X4Y11/EW10;X4Y11/EW10/F5;1;X5Y11/N210;X5Y11/N210/E111;1;X4Y9/BSRAMDIA10B0;X5Y9/B0/N212;1",
            "hdlname": "sm dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:10.18-10.24"
          }
        },
        "sm.dataIn_LUT2_F_3_I1[1]": {
          "hide_name": 0,
          "bits": [ 10431 ] ,
          "attributes": {
            "ROUTING": "X2Y13/F4;;1;X2Y13/E240;X2Y13/E240/F4;1;X2Y13/B6;X2Y13/B6/E240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToMem[6]": {
          "hide_name": 0,
          "bits": [ 10429 ] ,
          "attributes": {
            "ROUTING": "X2Y13/F6;;1;X2Y13/N130;X2Y13/N130/F6;1;X2Y12/N830;X2Y12/N830/N131;1;X2Y8/E250;X2Y8/E250/N834;1;X4Y8/S250;X4Y8/S250/E252;1;X4Y9/X04;X4Y9/X04/S251;1;X4Y9/D6;X4Y9/D6/X04;1",
            "hdlname": "sm dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:10.18-10.24"
          }
        },
        "sm.dataIn_LUT2_F_29_I1[1]": {
          "hide_name": 0,
          "bits": [ 10424 ] ,
          "attributes": {
            "ROUTING": "X2Y14/F6;;1;X2Y14/E100;X2Y14/E100/F6;1;X3Y14/N800;X3Y14/N800/E101;1;X3Y10/W800;X3Y10/W800/N804;1;X4Y10/W230;X4Y10/W230/E808;1;X3Y10/B3;X3Y10/B3/W231;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToMem[11]": {
          "hide_name": 0,
          "bits": [ 10422 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F3;;1;X3Y10/N100;X3Y10/N100/F3;1;X3Y9/E200;X3Y9/E200/N101;1;X4Y9/BSRAMDIA11D0;X5Y9/D0/E202;1",
            "hdlname": "sm dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:10.18-10.24"
          }
        },
        "sm.dataIn_LUT2_F_28_I1[1]": {
          "hide_name": 0,
          "bits": [ 10418 ] ,
          "attributes": {
            "ROUTING": "X1Y16/F1;;1;X1Y16/N810;X1Y16/N810/F1;1;X1Y12/E210;X1Y12/E210/N814;1;X3Y12/B6;X3Y12/B6/E212;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToMem[12]": {
          "hide_name": 0,
          "bits": [ 10416 ] ,
          "attributes": {
            "ROUTING": "X3Y12/F6;;1;X3Y12/N100;X3Y12/N100/F6;1;X3Y11/N240;X3Y11/N240/N101;1;X3Y9/E240;X3Y9/E240/N242;1;X5Y9/X07;X5Y9/X07/E242;1;X4Y9/BSRAMDI12B1;X5Y9/B1/X07;1",
            "hdlname": "sm dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:10.18-10.24"
          }
        },
        "sm.dataIn_LUT2_F_27_I1[1]": {
          "hide_name": 0,
          "bits": [ 10412 ] ,
          "attributes": {
            "ROUTING": "X4Y13/F5;;1;X4Y13/SN10;X4Y13/SN10/F5;1;X4Y12/N250;X4Y12/N250/N111;1;X4Y11/W250;X4Y11/W250/N251;1;X4Y11/B0;X4Y11/B0/W250;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToMem[13]": {
          "hide_name": 0,
          "bits": [ 10410 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F0;;1;X4Y11/N200;X4Y11/N200/F0;1;X4Y9/E200;X4Y9/E200/N202;1;X4Y9/BSRAMDI13D1;X5Y9/D1/E201;1",
            "hdlname": "sm dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:10.18-10.24"
          }
        },
        "sm.dataIn_LUT2_F_26_I1[1]": {
          "hide_name": 0,
          "bits": [ 10406 ] ,
          "attributes": {
            "ROUTING": "X2Y12/F7;;1;X2Y12/N130;X2Y12/N130/F7;1;X2Y11/B0;X2Y11/B0/N131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToMem[14]": {
          "hide_name": 0,
          "bits": [ 10404 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F0;;1;X2Y11/W800;X2Y11/W800/F0;1;X5Y11/N230;X5Y11/N230/E808;1;X4Y9/BSRAMDI14B2;X5Y9/B2/N232;1",
            "hdlname": "sm dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:10.18-10.24"
          }
        },
        "sm.dataIn_LUT2_F_25_I1[1]": {
          "hide_name": 0,
          "bits": [ 10400 ] ,
          "attributes": {
            "ROUTING": "X3Y13/F6;;1;X3Y13/SN20;X3Y13/SN20/F6;1;X3Y12/W820;X3Y12/W820/N121;1;X4Y12/N270;X4Y12/N270/E828;1;X4Y11/B4;X4Y11/B4/N271;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToMem[15]": {
          "hide_name": 0,
          "bits": [ 10398 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F4;;1;X4Y11/E100;X4Y11/E100/F4;1;X5Y11/N200;X5Y11/N200/E101;1;X5Y9/D2;X5Y9/D2/N202;1",
            "hdlname": "sm dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:10.18-10.24"
          }
        },
        "sm.dataIn_LUT2_F_24_I1[1]": {
          "hide_name": 0,
          "bits": [ 10394 ] ,
          "attributes": {
            "ROUTING": "X5Y15/F1;;1;X5Y15/B6;X5Y15/B6/F1;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToMem[16]": {
          "hide_name": 0,
          "bits": [ 10392 ] ,
          "attributes": {
            "ROUTING": "X5Y15/F6;;1;X5Y15/N830;X5Y15/N830/F6;1;X5Y7/S260;X5Y7/S260/N838;1;X5Y9/X01;X5Y9/X01/S262;1;X4Y9/BSRAMDIA16B3;X5Y9/B3/X01;1",
            "hdlname": "sm dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:10.18-10.24"
          }
        },
        "sm.dataIn_LUT2_F_23_I1[1]": {
          "hide_name": 0,
          "bits": [ 10388 ] ,
          "attributes": {
            "ROUTING": "X1Y12/F5;;1;X1Y12/E100;X1Y12/E100/F5;1;X2Y12/N200;X2Y12/N200/E101;1;X2Y10/X01;X2Y10/X01/N202;1;X2Y10/B2;X2Y10/B2/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToMem[17]": {
          "hide_name": 0,
          "bits": [ 10386 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F2;;1;X2Y10/W810;X2Y10/W810/F2;1;X5Y10/N220;X5Y10/N220/E818;1;X4Y9/BSRAMDI17D3;X5Y9/D3/N221;1",
            "hdlname": "sm dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:10.18-10.24"
          }
        },
        "sm.dataIn_LUT2_F_22_I1[1]": {
          "hide_name": 0,
          "bits": [ 10382 ] ,
          "attributes": {
            "ROUTING": "X1Y17/F7;;1;X1Y17/EW20;X1Y17/EW20/F7;1;X2Y17/N260;X2Y17/N260/E121;1;X2Y15/N830;X2Y15/N830/N262;1;X2Y11/E250;X2Y11/E250/N834;1;X3Y11/X08;X3Y11/X08/E251;1;X3Y11/B5;X3Y11/B5/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToMem[18]": {
          "hide_name": 0,
          "bits": [ 10380 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F5;;1;X3Y11/N250;X3Y11/N250/F5;1;X3Y9/E250;X3Y9/E250/N252;1;X5Y9/X08;X5Y9/X08/E252;1;X4Y9/BSRAMDI18B4;X5Y9/B4/X08;1",
            "hdlname": "sm dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:10.18-10.24"
          }
        },
        "sm.dataIn_LUT2_F_21_I1[1]": {
          "hide_name": 0,
          "bits": [ 10376 ] ,
          "attributes": {
            "ROUTING": "X3Y16/F2;;1;X3Y16/N130;X3Y16/N130/F2;1;X3Y15/N230;X3Y15/N230/N131;1;X3Y14/X08;X3Y14/X08/N231;1;X3Y14/B6;X3Y14/B6/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToMem[19]": {
          "hide_name": 0,
          "bits": [ 10374 ] ,
          "attributes": {
            "ROUTING": "X3Y14/F6;;1;X3Y14/SN20;X3Y14/SN20/F6;1;X3Y13/E260;X3Y13/E260/N121;1;X5Y13/N260;X5Y13/N260/E262;1;X5Y11/N270;X5Y11/N270/N262;1;X5Y9/X04;X5Y9/X04/N272;1;X5Y9/D4;X5Y9/D4/X04;1",
            "hdlname": "sm dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:10.18-10.24"
          }
        },
        "sm.dataIn_LUT2_F_20_I1[1]": {
          "hide_name": 0,
          "bits": [ 10370 ] ,
          "attributes": {
            "ROUTING": "X1Y14/F4;;1;X1Y14/N240;X1Y14/N240/F4;1;X1Y12/E240;X1Y12/E240/N242;1;X2Y12/N240;X2Y12/N240/E241;1;X2Y11/X03;X2Y11/X03/N241;1;X2Y11/B3;X2Y11/B3/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToMem[1]": {
          "hide_name": 0,
          "bits": [ 10368 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F3;;1;X2Y11/N230;X2Y11/N230/F3;1;X2Y9/E230;X2Y9/E230/N232;1;X4Y9/X06;X4Y9/X06/E232;1;X4Y9/D1;X4Y9/D1/X06;1",
            "hdlname": "sm dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:10.18-10.24"
          }
        },
        "sm.dataIn_LUT2_F_2_I1[1]": {
          "hide_name": 0,
          "bits": [ 10365 ] ,
          "attributes": {
            "ROUTING": "X4Y12/F3;;1;X4Y12/N230;X4Y12/N230/F3;1;X4Y10/X08;X4Y10/X08/N232;1;X4Y10/B5;X4Y10/B5/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToMem[7]": {
          "hide_name": 0,
          "bits": [ 10363 ] ,
          "attributes": {
            "ROUTING": "X4Y10/F5;;1;X4Y10/E130;X4Y10/E130/F5;1;X4Y10/N260;X4Y10/N260/E130;1;X4Y9/D7;X4Y9/D7/N261;1",
            "hdlname": "sm dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:10.18-10.24"
          }
        },
        "sm.dataIn_LUT2_F_19_I1[1]": {
          "hide_name": 0,
          "bits": [ 10358 ] ,
          "attributes": {
            "ROUTING": "X4Y16/F6;;1;X4Y16/N130;X4Y16/N130/F6;1;X4Y15/B0;X4Y15/B0/N131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToMem[20]": {
          "hide_name": 0,
          "bits": [ 10356 ] ,
          "attributes": {
            "ROUTING": "X4Y15/F0;;1;X4Y15/N100;X4Y15/N100/F0;1;X4Y14/N240;X4Y14/N240/N101;1;X4Y12/N820;X4Y12/N820/N242;1;X4Y8/E270;X4Y8/E270/N824;1;X5Y8/S270;X5Y8/S270/E271;1;X4Y9/BSRAMDIB2B5;X5Y9/B5/S271;1",
            "hdlname": "sm dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:10.18-10.24"
          }
        },
        "sm.dataIn_LUT2_F_18_I1[1]": {
          "hide_name": 0,
          "bits": [ 10352 ] ,
          "attributes": {
            "ROUTING": "X3Y15/F6;;1;X3Y15/N830;X3Y15/N830/F6;1;X3Y7/S260;X3Y7/S260/N838;1;X3Y9/S270;X3Y9/S270/S262;1;X3Y10/X04;X3Y10/X04/S271;1;X3Y10/B0;X3Y10/B0/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToMem[21]": {
          "hide_name": 0,
          "bits": [ 10350 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F0;;1;X3Y10/SN20;X3Y10/SN20/F0;1;X3Y9/E220;X3Y9/E220/N121;1;X4Y9/BSRAMDIB3D5;X5Y9/D5/E222;1",
            "hdlname": "sm dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:10.18-10.24"
          }
        },
        "sm.dataIn_LUT2_F_17_I1[1]": {
          "hide_name": 0,
          "bits": [ 10346 ] ,
          "attributes": {
            "ROUTING": "X2Y16/F0;;1;X2Y16/N200;X2Y16/N200/F0;1;X2Y14/N200;X2Y14/N200/N202;1;X2Y12/E200;X2Y12/E200/N202;1;X3Y12/X01;X3Y12/X01/E201;1;X3Y12/B4;X3Y12/B4/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToMem[22]": {
          "hide_name": 0,
          "bits": [ 10344 ] ,
          "attributes": {
            "ROUTING": "X3Y12/F4;;1;X3Y12/N820;X3Y12/N820/F4;1;X3Y8/E240;X3Y8/E240/N824;1;X5Y8/S240;X5Y8/S240/E242;1;X5Y9/X05;X5Y9/X05/S241;1;X5Y9/B6;X5Y9/B6/X05;1",
            "hdlname": "sm dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:10.18-10.24"
          }
        },
        "sm.dataIn_LUT2_F_16_I1[1]": {
          "hide_name": 0,
          "bits": [ 10340 ] ,
          "attributes": {
            "ROUTING": "X3Y13/F3;;1;X3Y13/N800;X3Y13/N800/F3;1;X3Y9/E230;X3Y9/E230/N804;1;X4Y9/S230;X4Y9/S230/E231;1;X4Y10/B0;X4Y10/B0/S231;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToMem[23]": {
          "hide_name": 0,
          "bits": [ 10338 ] ,
          "attributes": {
            "ROUTING": "X4Y10/F0;;1;X4Y10/SN20;X4Y10/SN20/F0;1;X4Y9/E220;X4Y9/E220/N121;1;X4Y9/BSRAMDIB5D6;X5Y9/D6/E221;1",
            "hdlname": "sm dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:10.18-10.24"
          }
        },
        "sm.dataIn_LUT2_F_15_I1[1]": {
          "hide_name": 0,
          "bits": [ 10334 ] ,
          "attributes": {
            "ROUTING": "X1Y17/F4;;1;X1Y17/N130;X1Y17/N130/F4;1;X1Y16/E230;X1Y16/E230/N131;1;X3Y16/E230;X3Y16/E230/E232;1;X4Y16/B4;X4Y16/B4/E231;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToMem[24]": {
          "hide_name": 0,
          "bits": [ 10332 ] ,
          "attributes": {
            "ROUTING": "X4Y16/F4;;1;X4Y16/E100;X4Y16/E100/F4;1;X5Y16/N240;X5Y16/N240/E101;1;X5Y14/N820;X5Y14/N820/N242;1;X5Y6/S240;X5Y6/S240/N828;1;X5Y8/S250;X5Y8/S250/S242;1;X5Y9/B7;X5Y9/B7/S251;1",
            "hdlname": "sm dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:10.18-10.24"
          }
        },
        "sm.dataIn_LUT2_F_14_I1[1]": {
          "hide_name": 0,
          "bits": [ 10328 ] ,
          "attributes": {
            "ROUTING": "X3Y15/F5;;1;X3Y15/W830;X3Y15/W830/F5;1;X4Y15/N260;X4Y15/N260/E838;1;X4Y13/N260;X4Y13/N260/N262;1;X4Y11/N270;X4Y11/N270/N262;1;X4Y10/B4;X4Y10/B4/N271;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToMem[25]": {
          "hide_name": 0,
          "bits": [ 10326 ] ,
          "attributes": {
            "ROUTING": "X4Y10/F4;;1;X4Y10/EW20;X4Y10/EW20/F4;1;X5Y10/N260;X5Y10/N260/E121;1;X5Y9/D7;X5Y9/D7/N261;1",
            "hdlname": "sm dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:10.18-10.24"
          }
        },
        "sm.dataIn_LUT2_F_13_I1[1]": {
          "hide_name": 0,
          "bits": [ 10322 ] ,
          "attributes": {
            "ROUTING": "X3Y14/F0;;1;X3Y14/N200;X3Y14/N200/F0;1;X3Y12/N200;X3Y12/N200/N202;1;X3Y10/X05;X3Y10/X05/N202;1;X3Y10/B1;X3Y10/B1/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToMem[26]": {
          "hide_name": 0,
          "bits": [ 10320 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F1;;1;X3Y10/EW10;X3Y10/EW10/F1;1;X4Y10/E210;X4Y10/E210/E111;1;X6Y10/N210;X6Y10/N210/E212;1;X6Y9/B0;X6Y9/B0/N211;1",
            "hdlname": "sm dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:10.18-10.24"
          }
        },
        "sm.dataIn_LUT2_F_12_I1[1]": {
          "hide_name": 0,
          "bits": [ 10316 ] ,
          "attributes": {
            "ROUTING": "X4Y15/F2;;1;X4Y15/N130;X4Y15/N130/F2;1;X4Y14/N830;X4Y14/N830/N131;1;X4Y10/W830;X4Y10/W830/N834;1;X3Y10/E250;X3Y10/E250/E838;1;X4Y10/N250;X4Y10/N250/E251;1;X4Y10/B7;X4Y10/B7/N250;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToMem[27]": {
          "hide_name": 0,
          "bits": [ 10314 ] ,
          "attributes": {
            "ROUTING": "X4Y10/F7;;1;X4Y10/W100;X4Y10/W100/F7;1;X4Y10/N230;X4Y10/N230/W100;1;X4Y9/E230;X4Y9/E230/N231;1;X4Y9/BSRAMDI27B1;X6Y9/B1/E232;1",
            "hdlname": "sm dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:10.18-10.24"
          }
        },
        "sm.dataIn_LUT2_F_11_I1[1]": {
          "hide_name": 0,
          "bits": [ 10310 ] ,
          "attributes": {
            "ROUTING": "X2Y15/F0;;1;X2Y15/E100;X2Y15/E100/F0;1;X3Y15/N800;X3Y15/N800/E101;1;X3Y7/S200;X3Y7/S200/N808;1;X3Y9/S210;X3Y9/S210/S202;1;X3Y10/X08;X3Y10/X08/S211;1;X3Y10/B7;X3Y10/B7/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToMem[28]": {
          "hide_name": 0,
          "bits": [ 10308 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F7;;1;X3Y10/W100;X3Y10/W100/F7;1;X2Y10/E800;X2Y10/E800/W101;1;X6Y10/N230;X6Y10/N230/E804;1;X4Y9/BSRAMDIB10B2;X6Y9/B2/N231;1",
            "hdlname": "sm dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:10.18-10.24"
          }
        },
        "sm.dataIn_LUT2_F_10_I1[1]": {
          "hide_name": 0,
          "bits": [ 10304 ] ,
          "attributes": {
            "ROUTING": "X4Y12/F6;;1;X4Y12/N260;X4Y12/N260/F6;1;X4Y10/X01;X4Y10/X01/N262;1;X4Y10/B3;X4Y10/B3/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToMem[29]": {
          "hide_name": 0,
          "bits": [ 10302 ] ,
          "attributes": {
            "ROUTING": "X4Y10/F3;;1;X4Y10/SN10;X4Y10/SN10/F3;1;X4Y9/E210;X4Y9/E210/N111;1;X4Y9/BSRAMDI29B3;X6Y9/B3/E212;1",
            "hdlname": "sm dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:10.18-10.24"
          }
        },
        "sm.dataIn_LUT2_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 10299 ] ,
          "attributes": {
            "ROUTING": "X3Y14/F1;;1;X3Y14/SN10;X3Y14/SN10/F1;1;X3Y13/N210;X3Y13/N210/N111;1;X3Y11/N210;X3Y11/N210/N212;1;X3Y10/B2;X3Y10/B2/N211;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToMem[8]": {
          "hide_name": 0,
          "bits": [ 10297 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F2;;1;X3Y10/E130;X3Y10/E130/F2;1;X4Y10/N270;X4Y10/N270/E131;1;X4Y9/B6;X4Y9/B6/N271;1",
            "hdlname": "sm dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:10.18-10.24"
          }
        },
        "sm.dataIn_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10294 ] ,
          "attributes": {
            "ROUTING": "X5Y14/F5;;1;X5Y14/N830;X5Y14/N830/F5;1;X5Y10/W250;X5Y10/W250/N834;1;X5Y10/B0;X5Y10/B0/W250;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToMem[9]": {
          "hide_name": 0,
          "bits": [ 10292 ] ,
          "attributes": {
            "ROUTING": "X5Y10/F0;;1;X5Y10/N130;X5Y10/N130/F0;1;X5Y9/W230;X5Y9/W230/N131;1;X4Y9/B7;X4Y9/B7/W231;1",
            "hdlname": "sm dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:10.18-10.24"
          }
        },
        "scr.state_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 10283 ] ,
          "attributes": {
            "ROUTING": "X6Y24/F4;;1;X6Y24/XD4;X6Y24/XD4/F4;1"
          }
        },
        "scr.state_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 10281 ] ,
          "attributes": {
            "ROUTING": "X6Y24/F7;;1;X6Y24/X08;X6Y24/X08/F7;1;X6Y24/LSR2;X6Y24/LSR2/X08;1"
          }
        },
        "scr.state_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 10280 ] ,
          "attributes": {
            "ROUTING": "X7Y24/F6;;1;X7Y24/EW20;X7Y24/EW20/F6;1;X6Y24/D5;X6Y24/D5/W121;1;X6Y24/XD5;X6Y24/XD5/D5;1"
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT3_I2_F_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10275 ] ,
          "attributes": {
            "ROUTING": "X8Y24/F5;;1;X8Y24/N250;X8Y24/N250/F5;1;X8Y24/B6;X8Y24/B6/N250;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 10270 ] ,
          "attributes": {
            "ROUTING": "X6Y24/X02;X6Y24/X02/W232;1;X6Y24/D4;X6Y24/D4/X02;1;X8Y24/F3;;1;X8Y24/W230;X8Y24/W230/F3;1;X6Y24/X06;X6Y24/X06/W232;1;X6Y24/D1;X6Y24/D1/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.state_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 10268 ] ,
          "attributes": {
            "ROUTING": "X6Y24/F1;;1;X6Y24/XD1;X6Y24/XD1/F1;1"
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I1_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 10262 ] ,
          "attributes": {
            "ROUTING": "X8Y25/F0;;1;X8Y25/W130;X8Y25/W130/F0;1;X8Y25/B7;X8Y25/B7/W130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I1_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 10261 ] ,
          "attributes": {
            "ROUTING": "X8Y25/F2;;1;X8Y25/E130;X8Y25/E130/F2;1;X8Y25/A7;X8Y25/A7/E130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 10259 ] ,
          "attributes": {
            "ROUTING": "X8Y25/F7;;1;X8Y25/S130;X8Y25/S130/F7;1;X8Y25/D6;X8Y25/D6/S130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 10258 ] ,
          "attributes": {
            "ROUTING": "X8Y25/F4;;1;X8Y25/C6;X8Y25/C6/F4;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10257 ] ,
          "attributes": {
            "ROUTING": "X8Y25/F3;;1;X8Y25/B6;X8Y25/B6/F3;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.cs_DFFE_Q_CE[2]": {
          "hide_name": 0,
          "bits": [ 10255 ] ,
          "attributes": {
            "ROUTING": "X6Y24/C7;X6Y24/C7/F6;1;X6Y24/CE2;X6Y24/CE2/X07;1;X6Y24/F6;;1;X6Y24/X07;X6Y24/X07/F6;1;X6Y24/CE0;X6Y24/CE0/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.sdin_DFFE_Q_CE_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 10251 ] ,
          "attributes": {
            "ROUTING": "X6Y24/F2;;1;X6Y24/N130;X6Y24/N130/F2;1;X6Y24/C6;X6Y24/C6/N130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.sdin_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 10248 ] ,
          "attributes": {
            "ROUTING": "X8Y25/F6;;1;X8Y25/W260;X8Y25/W260/F6;1;X7Y25/C2;X7Y25/C2/W261;1;X7Y25/XD2;X7Y25/XD2/C2;1"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10243 ] ,
          "attributes": {
            "ROUTING": "X1Y22/F2;;1;X1Y22/EW10;X1Y22/EW10/F2;1;X2Y22/S250;X2Y22/S250/E111;1;X2Y22/B2;X2Y22/B2/S250;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 10238 ] ,
          "attributes": {
            "ROUTING": "X1Y22/E240;X1Y22/E240/S101;1;X2Y22/S240;X2Y22/S240/E241;1;X2Y22/B1;X2Y22/B1/S240;1;X1Y21/F1;;1;X1Y21/S100;X1Y21/S100/F1;1;X1Y21/D4;X1Y21/D4/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT4_I3_F_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 10235 ] ,
          "attributes": {
            "ROUTING": "X1Y22/F3;;1;X1Y22/B2;X1Y22/B2/F3;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT4_I3_F_LUT2_I1_F_LUT3_F_1_I0_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 10232 ] ,
          "attributes": {
            "ROUTING": "X1Y21/F2;;1;X1Y21/D6;X1Y21/D6/F2;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT4_I3_F_LUT2_I1_F_LUT3_F_1_I0_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 10227 ] ,
          "attributes": {
            "ROUTING": "X1Y23/F3;;1;X1Y23/B4;X1Y23/B4/F3;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT4_I3_F_LUT2_I1_F_LUT3_F_1_I0_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 10226 ] ,
          "attributes": {
            "ROUTING": "X1Y23/F1;;1;X1Y23/W210;X1Y23/W210/F1;1;X1Y23/A4;X1Y23/A4/W210;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT4_I3_F_LUT2_I1_F_LUT3_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 10224 ] ,
          "attributes": {
            "ROUTING": "X1Y23/F4;;1;X1Y23/N240;X1Y23/N240/F4;1;X1Y21/C0;X1Y21/C0/N242;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT4_I3_F_LUT2_I1_F_LUT3_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 10223 ] ,
          "attributes": {
            "ROUTING": "X1Y21/F6;;1;X1Y21/N130;X1Y21/N130/F6;1;X1Y21/S240;X1Y21/S240/N130;1;X1Y21/B0;X1Y21/B0/S240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT4_I3_F_LUT2_I1_F_LUT3_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 10222 ] ,
          "attributes": {
            "ROUTING": "X1Y21/F7;;1;X1Y21/A0;X1Y21/A0/F7;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT4_I3_F_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 10221 ] ,
          "attributes": {
            "ROUTING": "X1Y21/F0;;1;X1Y21/S200;X1Y21/S200/F0;1;X1Y22/D2;X1Y22/D2/S201;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT4_I3_F_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 10218 ] ,
          "attributes": {
            "ROUTING": "X1Y22/F6;;1;X1Y22/C2;X1Y22/C2/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 10216 ] ,
          "attributes": {
            "ROUTING": "X1Y23/F5;;1;X1Y23/N250;X1Y23/N250/F5;1;X1Y22/B6;X1Y22/B6/N251;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_I2_LUT3_F_I1_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 10214 ] ,
          "attributes": {
            "ROUTING": "X1Y21/F4;;1;X1Y21/X03;X1Y21/X03/F4;1;X1Y21/D3;X1Y21/D3/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT3_I1_F_LUT3_I2_F_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 10211 ] ,
          "attributes": {
            "ROUTING": "X3Y24/F0;;1;X3Y24/D1;X3Y24/D1/F0;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT3_I1_F_LUT3_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 10209 ] ,
          "attributes": {
            "ROUTING": "X2Y24/F6;;1;X2Y24/E130;X2Y24/E130/F6;1;X3Y24/E270;X3Y24/E270/E131;1;X3Y24/D0;X3Y24/D0/E270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT3_I1_I2[2]": {
          "hide_name": 0,
          "bits": [ 10207 ] ,
          "attributes": {
            "ROUTING": "X1Y21/F3;;1;X1Y21/S230;X1Y21/S230/F3;1;X1Y23/X04;X1Y23/X04/S232;1;X1Y23/C0;X1Y23/C0/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT3_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 10206 ] ,
          "attributes": {
            "ROUTING": "X1Y23/F0;;1;X1Y23/W800;X1Y23/W800/F0;1;X2Y23/S200;X2Y23/S200/E804;1;X2Y24/C6;X2Y24/C6/S201;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 10203 ] ,
          "attributes": {
            "ROUTING": "X1Y23/D5;X1Y23/D5/X07;1;X1Y23/X07;X1Y23/X07/F6;1;X1Y23/B0;X1Y23/B0/X07;1;X1Y23/F6;;1;X1Y23/E100;X1Y23/E100/F6;1;X2Y23/D7;X2Y23/D7/E101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 10198 ] ,
          "attributes": {
            "ROUTING": "X4Y23/F6;;1;X4Y23/EW10;X4Y23/EW10/F6;1;X3Y23/B6;X3Y23/B6/W111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 10197 ] ,
          "attributes": {
            "ROUTING": "X3Y22/F4;;1;X3Y22/W100;X3Y22/W100/F4;1;X3Y22/S230;X3Y22/S230/W100;1;X3Y23/A6;X3Y23/A6/S231;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_I2[2]": {
          "hide_name": 0,
          "bits": [ 10195 ] ,
          "attributes": {
            "ROUTING": "X2Y22/F1;;1;X2Y22/X06;X2Y22/X06/F1;1;X2Y22/C7;X2Y22/C7/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10193 ] ,
          "attributes": {
            "ROUTING": "X2Y22/B7;X2Y22/B7/S121;1;X2Y21/F7;;1;X2Y21/SN20;X2Y21/SN20/F7;1;X2Y22/B6;X2Y22/B6/S121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 10190 ] ,
          "attributes": {
            "ROUTING": "X2Y22/N130;X2Y22/N130/F6;1;X2Y22/A2;X2Y22/A2/N130;1;X2Y22/F6;;1;X2Y22/SN10;X2Y22/SN10/F6;1;X2Y23/B1;X2Y23/B1/S111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT4_I3_F_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 10189 ] ,
          "attributes": {
            "ROUTING": "X1Y22/A2;X1Y22/A2/F7;1;X1Y22/E270;X1Y22/E270/F7;1;X2Y22/A7;X2Y22/A7/E271;1;X1Y22/F7;;1;X1Y22/E130;X1Y22/E130/F7;1;X2Y22/S270;X2Y22/S270/E131;1;X2Y23/A1;X2Y23/A1/S271;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 10184 ] ,
          "attributes": {
            "ROUTING": "X2Y22/F7;;1;X2Y22/E100;X2Y22/E100/F7;1;X3Y22/S240;X3Y22/S240/E101;1;X3Y23/D4;X3Y23/D4/S241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 10183 ] ,
          "attributes": {
            "ROUTING": "X3Y23/F6;;1;X3Y23/C4;X3Y23/C4/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 10182 ] ,
          "attributes": {
            "ROUTING": "X2Y23/F7;;1;X2Y23/EW10;X2Y23/EW10/F7;1;X3Y23/E250;X3Y23/E250/E111;1;X3Y23/B4;X3Y23/B4/E250;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I1_LUT2_F_I1_LUT4_F_I3_LUT3_F_I2_LUT4_F_I3_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 10181 ] ,
          "attributes": {
            "ROUTING": "X5Y24/N240;X5Y24/N240/E242;1;X5Y24/B5;X5Y24/B5/N240;1;X3Y23/F4;;1;X3Y23/S100;X3Y23/S100/F4;1;X3Y24/E240;X3Y24/E240/S101;1;X5Y24/C2;X5Y24/C2/E242;1;X5Y24/XD2;X5Y24/XD2/C2;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I1_LUT2_F_I1_LUT4_F_I3_LUT3_F_I2_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 10178 ] ,
          "attributes": {
            "ROUTING": "X1Y21/S250;X1Y21/S250/F5;1;X1Y23/E250;X1Y23/E250/S252;1;X3Y23/A4;X3Y23/A4/E252;1;X1Y21/F5;;1;X1Y21/E100;X1Y21/E100/F5;1;X2Y21/D6;X2Y21/D6/E101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I1_LUT2_F_I1_LUT4_F_I3_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10175 ] ,
          "attributes": {
            "ROUTING": "X2Y21/F6;;1;X2Y21/S260;X2Y21/S260/F6;1;X2Y22/C0;X2Y22/C0/S261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I1_LUT2_F_I1_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 10173 ] ,
          "attributes": {
            "ROUTING": "X2Y22/F0;;1;X2Y22/E130;X2Y22/E130/F0;1;X2Y22/S260;X2Y22/S260/E130;1;X2Y23/D4;X2Y23/D4/S261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I1_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10171 ] ,
          "attributes": {
            "ROUTING": "X2Y23/F4;;1;X2Y23/S130;X2Y23/S130/F4;1;X2Y23/N250;X2Y23/N250/S130;1;X2Y23/B6;X2Y23/B6/N250;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 10169 ] ,
          "attributes": {
            "ROUTING": "X2Y22/F5;;1;X2Y22/X04;X2Y22/X04/F5;1;X2Y22/C1;X2Y22/C1/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 10166 ] ,
          "attributes": {
            "ROUTING": "X2Y23/F6;;1;X2Y23/E100;X2Y23/E100/F6;1;X3Y23/D3;X3Y23/D3/E101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10165 ] ,
          "attributes": {
            "ROUTING": "X3Y23/F7;;1;X3Y23/X04;X3Y23/X04/F7;1;X3Y23/B3;X3Y23/B3/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 10164 ] ,
          "attributes": {
            "ROUTING": "X2Y23/E250;X2Y23/E250/F5;1;X3Y23/A3;X3Y23/A3/E251;1;X2Y23/F5;;1;X2Y23/N100;X2Y23/N100/F5;1;X2Y22/N200;X2Y22/N200/N101;1;X2Y22/A1;X2Y22/A1/N200;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_SET": {
          "hide_name": 0,
          "bits": [ 10161 ] ,
          "attributes": {
            "ROUTING": "X3Y24/F1;;1;X3Y24/X06;X3Y24/X06/F1;1;X3Y24/LSR1;X3Y24/LSR1/X06;1"
          }
        },
        "scr.reset_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 10160 ] ,
          "attributes": {
            "ROUTING": "X3Y23/F3;;1;X3Y23/SN20;X3Y23/SN20/F3;1;X3Y24/D2;X3Y24/D2/S121;1;X3Y24/XD2;X3Y24/XD2/D2;1"
          }
        },
        "scr.sdin_DFFE_Q_CE_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 10159 ] ,
          "attributes": {
            "ROUTING": "X4Y24/EW20;X4Y24/EW20/F6;1;X5Y24/E220;X5Y24/E220/E121;1;X6Y24/D6;X6Y24/D6/E221;1;X4Y24/F6;;1;X4Y24/W260;X4Y24/W260/F6;1;X3Y24/X07;X3Y24/X07/W261;1;X3Y24/CE1;X3Y24/CE1/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10156 ] ,
          "attributes": {
            "ROUTING": "X8Y22/F5;;1;X8Y22/S130;X8Y22/S130/F5;1;X8Y22/B3;X8Y22/B3/S130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 10153 ] ,
          "attributes": {
            "ROUTING": "X11Y23/F4;;1;X11Y23/C3;X11Y23/C3/F4;1;X11Y23/XD3;X11Y23/XD3/C3;1"
          }
        },
        "scr.pixelCounter_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 10150 ] ,
          "attributes": {
            "ROUTING": "X11Y22/F0;;1;X11Y22/XD0;X11Y22/XD0/F0;1"
          }
        },
        "scr.pixelCounter_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 10147 ] ,
          "attributes": {
            "ROUTING": "X8Y24/F4;;1;X8Y24/XD4;X8Y24/XD4/F4;1"
          }
        },
        "scr.pixelCounter_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 10144 ] ,
          "attributes": {
            "ROUTING": "X8Y21/F0;;1;X8Y21/XD0;X8Y21/XD0/F0;1"
          }
        },
        "scr.pixelCounter_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 10141 ] ,
          "attributes": {
            "ROUTING": "X8Y20/F7;;1;X8Y20/A3;X8Y20/A3/F7;1;X8Y20/XD3;X8Y20/XD3/A3;1"
          }
        },
        "pixelAddress[0]": {
          "hide_name": 0,
          "bits": [ 10136 ] ,
          "attributes": {
            "ROUTING": "X11Y23/W230;X11Y23/W230/Q3;1;X9Y23/W260;X9Y23/W260/W232;1;X8Y23/C1;X8Y23/C1/W261;1;X11Y24/S210;X11Y24/S210/S111;1;X11Y26/S240;X11Y26/S240/S212;1;X10Y27/BSRAMADA4C0;X11Y27/C0/S241;1;X11Y23/E100;X11Y23/E100/Q3;1;X11Y23/A4;X11Y23/A4/E100;1;X11Y23/SN10;X11Y23/SN10/Q3;1;X11Y22/W250;X11Y22/W250/N111;1;X11Y22/B0;X11Y22/B0/W250;1;X11Y23/Q3;;1;X11Y23/S230;X11Y23/S230/Q3;1;X11Y24/W230;X11Y24/W230/S231;1;X9Y24/W260;X9Y24/W260/W232;1;X8Y24/C4;X8Y24/C4/W261;1",
            "hdlname": "te pixelAddress",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/text.v:5.17-5.29"
          }
        },
        "pixelAddress[1]": {
          "hide_name": 0,
          "bits": [ 10131 ] ,
          "attributes": {
            "ROUTING": "X8Y23/B1;X8Y23/B1/S211;1;X11Y22/N100;X11Y22/N100/Q0;1;X11Y22/A0;X11Y22/A0/N100;1;X10Y22/S210;X10Y22/S210/W111;1;X10Y24/S210;X10Y24/S210/S212;1;X10Y26/S240;X10Y26/S240/S212;1;X10Y27/E240;X10Y27/E240/S241;1;X10Y27/BSRAMADA5C1;X11Y27/C1/E241;1;X11Y22/Q0;;1;X11Y22/EW10;X11Y22/EW10/Q0;1;X10Y22/W210;X10Y22/W210/W111;1;X8Y22/S210;X8Y22/S210/W212;1;X8Y24/X08;X8Y24/X08/S212;1;X8Y24/B4;X8Y24/B4/X08;1",
            "hdlname": "te pixelAddress",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/text.v:5.17-5.29"
          }
        },
        "pixelAddress[2]": {
          "hide_name": 0,
          "bits": [ 10126 ] ,
          "attributes": {
            "ROUTING": "X8Y24/X07;X8Y24/X07/Q4;1;X8Y24/A4;X8Y24/A4/X07;1;X8Y25/S210;X8Y25/S210/S111;1;X8Y27/E210;X8Y27/E210/S212;1;X10Y27/X02;X10Y27/X02/E212;1;X10Y27/C0;X10Y27/C0/X02;1;X8Y24/Q4;;1;X8Y24/SN10;X8Y24/SN10/Q4;1;X8Y23/A1;X8Y23/A1/N111;1",
            "hdlname": "te pixelAddress",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/text.v:5.17-5.29"
          }
        },
        "scr.pixelCounter_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 10122 ] ,
          "attributes": {
            "ROUTING": "X8Y20/F5;;1;X8Y20/XD5;X8Y20/XD5/F5;1"
          }
        },
        "scr.pixelCounter_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 10119 ] ,
          "attributes": {
            "ROUTING": "X8Y21/F7;;1;X8Y21/A5;X8Y21/A5/F7;1;X8Y21/XD5;X8Y21/XD5/A5;1"
          }
        },
        "scr.pixelCounter_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 10116 ] ,
          "attributes": {
            "ROUTING": "X8Y21/F4;;1;X8Y21/C2;X8Y21/C2/F4;1;X8Y21/XD2;X8Y21/XD2/C2;1"
          }
        },
        "scr.pixelCounter_DFFE_Q_4_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 10114 ] ,
          "attributes": {
            "ROUTING": "X8Y21/B0;X8Y21/B0/N231;1;X8Y22/N230;X8Y22/N230/N131;1;X8Y20/X02;X8Y20/X02/N232;1;X8Y20/D5;X8Y20/D5/X02;1;X8Y23/N130;X8Y23/N130/F1;1;X8Y22/D4;X8Y22/D4/N131;1;X8Y23/F1;;1;X8Y23/SN10;X8Y23/SN10/F1;1;X8Y22/N250;X8Y22/N250/N111;1;X8Y20/X08;X8Y20/X08/N252;1;X8Y20/C7;X8Y20/C7/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_1_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 10112 ] ,
          "attributes": {
            "ROUTING": "X8Y22/SN10;X8Y22/SN10/F4;1;X8Y21/C4;X8Y21/C4/N111;1;X8Y21/B7;X8Y21/B7/N101;1;X8Y22/N100;X8Y22/N100/F4;1;X8Y21/D1;X8Y21/D1/N101;1;X8Y22/F4;;1;X8Y22/X07;X8Y22/X07/F4;1;X8Y22/D5;X8Y22/D5/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelAddress[7]": {
          "hide_name": 0,
          "bits": [ 10108 ] ,
          "attributes": {
            "ROUTING": "X8Y22/S820;X8Y22/S820/S121;1;X8Y27/E270;X8Y27/E270/N828;1;X10Y27/E270;X10Y27/E270/E272;1;X11Y27/X08;X11Y27/X08/E271;1;X10Y27/BSRAMAD3C7;X11Y27/C7/X08;1;X8Y21/B1;X8Y21/B1/X05;1;X8Y21/X05;X8Y21/X05/Q2;1;X8Y21/A4;X8Y21/A4/X05;1;X8Y21/Q2;;1;X8Y21/SN20;X8Y21/SN20/Q2;1;X8Y22/B5;X8Y22/B5/S121;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te pixelAddress",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/text.v:5.17-5.29"
          }
        },
        "scr.pixelCounter_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 10105 ] ,
          "attributes": {
            "ROUTING": "X8Y21/F1;;1;X8Y21/B3;X8Y21/B3/F1;1;X8Y21/XD3;X8Y21/XD3/B3;1"
          }
        },
        "scr.pixelCounter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 10103 ] ,
          "attributes": {
            "ROUTING": "X8Y22/F3;;1;X8Y22/B1;X8Y22/B1/F3;1;X8Y22/XD1;X8Y22/XD1/B1;1"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT4_F_I2_LUT4_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 10098 ] ,
          "attributes": {
            "ROUTING": "X10Y24/F0;;1;X10Y24/W130;X10Y24/W130/F0;1;X10Y24/B6;X10Y24/B6/W130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 10095 ] ,
          "attributes": {
            "ROUTING": "X10Y24/F6;;1;X10Y24/S830;X10Y24/S830/F6;1;X10Y25/S260;X10Y25/S260/N838;1;X10Y25/D1;X10Y25/D1/S260;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10094 ] ,
          "attributes": {
            "ROUTING": "X10Y24/F7;;1;X10Y24/S270;X10Y24/S270/F7;1;X10Y25/X04;X10Y25/X04/S271;1;X10Y25/C1;X10Y25/C1/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "textPixelData[7]": {
          "hide_name": 0,
          "bits": [ 10093 ] ,
          "attributes": {
            "ROUTING": "X10Y27/BSRAMDO7F1;;1;X11Y27/EW10;X11Y27/EW10/F1;1;X10Y27/N210;X10Y27/N210/W111;1;X10Y25/E210;X10Y25/E210/N212;1;X10Y25/A1;X10Y25/A1/E210;1",
            "unused_bits": "8",
            "hdlname": "te pixelData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:53.16-53.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 10084 ] ,
          "attributes": {
            "ROUTING": "X10Y23/F6;;1;X10Y23/X07;X10Y23/X07/F6;1;X10Y23/A2;X10Y23/A2/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_LUT3_F_I2_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 10082 ] ,
          "attributes": {
            "ROUTING": "X10Y23/F2;;1;X10Y23/D4;X10Y23/D4/F2;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10080 ] ,
          "attributes": {
            "ROUTING": "X10Y23/F4;;1;X10Y23/S240;X10Y23/S240/F4;1;X10Y25/C2;X10Y25/C2/S242;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "textPixelData[0]": {
          "hide_name": 0,
          "bits": [ 10079 ] ,
          "attributes": {
            "ROUTING": "X10Y27/F0;;1;X10Y27/N200;X10Y27/N200/F0;1;X10Y25/E200;X10Y25/E200/N202;1;X10Y25/A2;X10Y25/A2/E200;1",
            "unused_bits": "8",
            "hdlname": "te pixelData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:53.16-53.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend[0]": {
          "hide_name": 0,
          "bits": [ 10071 ] ,
          "attributes": {
            "ROUTING": "X9Y25/Q3;;1;X9Y25/W100;X9Y25/W100/Q3;1;X8Y25/C3;X8Y25/C3/W101;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "scr.dataToSend_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 10070 ] ,
          "attributes": {
            "ROUTING": "X10Y25/F2;;1;X10Y25/EW20;X10Y25/EW20/F2;1;X9Y25/D3;X9Y25/D3/W121;1;X9Y25/XD3;X9Y25/XD3/D3;1"
          }
        },
        "textPixelData[1]": {
          "hide_name": 0,
          "bits": [ 10068 ] ,
          "attributes": {
            "ROUTING": "X10Y27/F1;;1;X10Y27/EW10;X10Y27/EW10/F1;1;X9Y27/N210;X9Y27/N210/W111;1;X9Y25/A5;X9Y25/A5/N212;1",
            "unused_bits": "8",
            "hdlname": "te pixelData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:53.16-53.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend[1]": {
          "hide_name": 0,
          "bits": [ 10060 ] ,
          "attributes": {
            "ROUTING": "X9Y25/Q5;;1;X9Y25/W250;X9Y25/W250/Q5;1;X8Y25/A3;X8Y25/A3/W251;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 10059 ] ,
          "attributes": {
            "ROUTING": "X9Y25/F5;;1;X9Y25/XD5;X9Y25/XD5/F5;1"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT3_F_I2_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 10056 ] ,
          "attributes": {
            "ROUTING": "X9Y24/F6;;1;X9Y24/N100;X9Y24/N100/F6;1;X9Y24/A0;X9Y24/A0/N100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10054 ] ,
          "attributes": {
            "ROUTING": "X9Y24/F0;;1;X9Y24/N130;X9Y24/N130/F0;1;X9Y24/C7;X9Y24/C7/N130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10052 ] ,
          "attributes": {
            "ROUTING": "X9Y24/F7;;1;X9Y24/S100;X9Y24/S100/F7;1;X9Y25/C1;X9Y25/C1/S101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "textPixelData[2]": {
          "hide_name": 0,
          "bits": [ 10051 ] ,
          "attributes": {
            "ROUTING": "X10Y27/F2;;1;X10Y27/W130;X10Y27/W130/F2;1;X9Y27/N270;X9Y27/N270/W131;1;X9Y25/A1;X9Y25/A1/N272;1",
            "unused_bits": "8",
            "hdlname": "te pixelData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:53.16-53.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend[2]": {
          "hide_name": 0,
          "bits": [ 10043 ] ,
          "attributes": {
            "ROUTING": "X9Y25/Q2;;1;X9Y25/EW10;X9Y25/EW10/Q2;1;X8Y25/B4;X8Y25/B4/W111;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 10042 ] ,
          "attributes": {
            "ROUTING": "X9Y25/F1;;1;X9Y25/B2;X9Y25/B2/F1;1;X9Y25/XD2;X9Y25/XD2/B2;1"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I2_LUT4_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 10039 ] ,
          "attributes": {
            "ROUTING": "X10Y23/X04;X10Y23/X04/F7;1;X10Y23/B2;X10Y23/B2/X04;1;X10Y23/F7;;1;X10Y23/SN10;X10Y23/SN10/F7;1;X10Y24/B3;X10Y24/B3/S111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 10035 ] ,
          "attributes": {
            "ROUTING": "X10Y24/F3;;1;X10Y24/SN20;X10Y24/SN20/F3;1;X10Y25/D3;X10Y25/D3/S121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10034 ] ,
          "attributes": {
            "ROUTING": "X10Y24/F1;;1;X10Y24/S100;X10Y24/S100/F1;1;X10Y25/C3;X10Y25/C3/S101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "textPixelData[3]": {
          "hide_name": 0,
          "bits": [ 10033 ] ,
          "attributes": {
            "ROUTING": "X10Y27/F3;;1;X10Y27/N230;X10Y27/N230/F3;1;X10Y25/X02;X10Y25/X02/N232;1;X10Y25/A3;X10Y25/A3/X02;1",
            "unused_bits": "8",
            "hdlname": "te pixelData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:53.16-53.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend[3]": {
          "hide_name": 0,
          "bits": [ 10025 ] ,
          "attributes": {
            "ROUTING": "X10Y25/Q0;;1;X10Y25/W200;X10Y25/W200/Q0;1;X8Y25/S200;X8Y25/S200/W202;1;X8Y25/A4;X8Y25/A4/S200;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 10024 ] ,
          "attributes": {
            "ROUTING": "X10Y25/F3;;1;X10Y25/B0;X10Y25/B0/F3;1;X10Y25/XD0;X10Y25/XD0/B0;1"
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I2_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 10020 ] ,
          "attributes": {
            "ROUTING": "X9Y23/F2;;1;X9Y23/SN20;X9Y23/SN20/F2;1;X9Y24/D1;X9Y24/D1/S121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I2_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10019 ] ,
          "attributes": {
            "ROUTING": "X9Y24/F3;;1;X9Y24/B1;X9Y24/B1/F3;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10017 ] ,
          "attributes": {
            "ROUTING": "X9Y24/F1;;1;X9Y24/S810;X9Y24/S810/F1;1;X9Y25/E220;X9Y25/E220/N818;1;X9Y25/C7;X9Y25/C7/E220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "textPixelData[4]": {
          "hide_name": 0,
          "bits": [ 10016 ] ,
          "attributes": {
            "ROUTING": "X10Y27/F4;;1;X10Y27/W100;X10Y27/W100/F4;1;X9Y27/N200;X9Y27/N200/W101;1;X9Y25/X03;X9Y25/X03/N202;1;X9Y25/A7;X9Y25/A7/X03;1",
            "unused_bits": "8",
            "hdlname": "te pixelData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:53.16-53.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend[4]": {
          "hide_name": 0,
          "bits": [ 10008 ] ,
          "attributes": {
            "ROUTING": "X8Y25/Q5;;1;X8Y25/X04;X8Y25/X04/Q5;1;X8Y25/B2;X8Y25/B2/X04;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "scr.dataToSend_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 10007 ] ,
          "attributes": {
            "ROUTING": "X9Y25/F7;;1;X9Y25/W270;X9Y25/W270/F7;1;X8Y25/A5;X8Y25/A5/W271;1;X8Y25/XD5;X8Y25/XD5/A5;1"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT3_F_I2_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 10004 ] ,
          "attributes": {
            "ROUTING": "X8Y24/W260;X8Y24/W260/F6;1;X8Y24/D7;X8Y24/D7/W260;1;X8Y24/F6;;1;X8Y24/EW20;X8Y24/EW20/F6;1;X9Y24/C0;X9Y24/C0/E121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_LUT4_F_I3_LUT3_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 10002 ] ,
          "attributes": {
            "ROUTING": "X8Y24/F0;;1;X8Y24/W130;X8Y24/W130/F0;1;X8Y24/B7;X8Y24/B7/W130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I2_LUT4_F_1_I0_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 10001 ] ,
          "attributes": {
            "ROUTING": "X8Y24/F7;;1;X8Y24/S100;X8Y24/S100/F7;1;X8Y25/E200;X8Y25/E200/S101;1;X9Y25/D5;X9Y25/D5/E201;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I2_LUT4_F_1_I0_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 9999 ] ,
          "attributes": {
            "ROUTING": "X9Y24/W130;X9Y24/W130/F5;1;X9Y24/B7;X9Y24/B7/W130;1;X9Y24/F5;;1;X9Y24/S130;X9Y24/S130/F5;1;X9Y25/C5;X9Y25/C5/S131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I2_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 9995 ] ,
          "attributes": {
            "ROUTING": "X9Y23/F4;;1;X9Y23/SN10;X9Y23/SN10/F4;1;X9Y24/D4;X9Y24/D4/S111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I2_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 9994 ] ,
          "attributes": {
            "ROUTING": "X9Y24/X01;X9Y24/X01/F2;1;X9Y24/B5;X9Y24/B5/X01;1;X9Y24/F2;;1;X9Y24/X05;X9Y24/X05/F2;1;X9Y24/A4;X9Y24/A4/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 9990 ] ,
          "attributes": {
            "ROUTING": "X9Y24/F4;;1;X9Y24/EW20;X9Y24/EW20/F4;1;X10Y24/S260;X10Y24/S260/E121;1;X10Y25/D6;X10Y25/D6/S261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9989 ] ,
          "attributes": {
            "ROUTING": "X10Y24/F4;;1;X10Y24/S130;X10Y24/S130/F4;1;X10Y25/C6;X10Y25/C6/S131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "textPixelData[5]": {
          "hide_name": 0,
          "bits": [ 9988 ] ,
          "attributes": {
            "ROUTING": "X10Y27/F5;;1;X10Y27/SN10;X10Y27/SN10/F5;1;X10Y26/N210;X10Y26/N210/N111;1;X10Y25/A6;X10Y25/A6/N211;1",
            "unused_bits": "8",
            "hdlname": "te pixelData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:53.16-53.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend[5]": {
          "hide_name": 0,
          "bits": [ 9980 ] ,
          "attributes": {
            "ROUTING": "X9Y25/Q4;;1;X9Y25/W130;X9Y25/W130/Q4;1;X8Y25/A2;X8Y25/A2/W131;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9979 ] ,
          "attributes": {
            "ROUTING": "X10Y25/F6;;1;X10Y25/W100;X10Y25/W100/F6;1;X9Y25/C4;X9Y25/C4/W101;1;X9Y25/XD4;X9Y25/XD4/C4;1"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I2_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 9976 ] ,
          "attributes": {
            "ROUTING": "X9Y23/F1;;1;X9Y23/E130;X9Y23/E130/F1;1;X9Y23/C2;X9Y23/C2/E130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I2_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9973 ] ,
          "attributes": {
            "ROUTING": "X9Y23/F6;;1;X9Y23/X07;X9Y23/X07/F6;1;X9Y23/B7;X9Y23/B7/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I2_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9972 ] ,
          "attributes": {
            "ROUTING": "X9Y23/S130;X9Y23/S130/F0;1;X9Y23/B2;X9Y23/B2/S130;1;X9Y23/A7;X9Y23/A7/W200;1;X9Y23/W200;X9Y23/W200/F0;1;X9Y23/F0;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9969 ] ,
          "attributes": {
            "ROUTING": "X9Y23/F7;;1;X9Y23/S100;X9Y23/S100/F7;1;X9Y24/S200;X9Y24/S200/S101;1;X9Y25/C6;X9Y25/C6/S201;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "textPixelData[6]": {
          "hide_name": 0,
          "bits": [ 9968 ] ,
          "attributes": {
            "ROUTING": "X11Y27/F0;;1;X11Y27/N200;X11Y27/N200/F0;1;X11Y25/W200;X11Y25/W200/N202;1;X9Y25/X01;X9Y25/X01/W202;1;X9Y25/A6;X9Y25/A6/X01;1",
            "unused_bits": "8",
            "hdlname": "te pixelData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:53.16-53.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend[6]": {
          "hide_name": 0,
          "bits": [ 9960 ] ,
          "attributes": {
            "ROUTING": "X9Y25/Q0;;1;X9Y25/W200;X9Y25/W200/Q0;1;X8Y25/X05;X8Y25/X05/W201;1;X8Y25/B0;X8Y25/B0/X05;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9959 ] ,
          "attributes": {
            "ROUTING": "X9Y25/F6;;1;X9Y25/C0;X9Y25/C0/F6;1;X9Y25/XD0;X9Y25/XD0/C0;1"
          }
        },
        "scr.dataToSend[7]": {
          "hide_name": 0,
          "bits": [ 9957 ] ,
          "attributes": {
            "ROUTING": "X10Y25/Q1;;1;X10Y25/W130;X10Y25/W130/Q1;1;X10Y25/W270;X10Y25/W270/W130;1;X8Y25/A0;X8Y25/A0/W272;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "scr.dataToSend_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9956 ] ,
          "attributes": {
            "ROUTING": "X10Y25/F1;;1;X10Y25/XD1;X10Y25/XD1/F1;1"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 9946 ] ,
          "attributes": {
            "ROUTING": "X9Y25/X08;X9Y25/X08/S211;1;X9Y25/B6;X9Y25/B6/X08;1;X10Y25/X01;X10Y25/X01/S221;1;X10Y25/B2;X10Y25/B2/X01;1;X8Y20/CE2;X8Y20/CE2/N212;1;X8Y21/CE1;X8Y21/CE1/N211;1;X8Y22/X05;X8Y22/X05/N202;1;X8Y22/CE0;X8Y22/CE0/X05;1;X8Y21/CE0;X8Y21/CE0/N211;1;X11Y23/X07;X11Y23/X07/N221;1;X11Y23/CE1;X11Y23/CE1/X07;1;X9Y25/E210;X9Y25/E210/S211;1;X10Y25/B3;X10Y25/B3/E211;1;X9Y25/B5;X9Y25/B5/E211;1;X8Y24/CE2;X8Y24/CE2/E271;1;X10Y24/S220;X10Y24/S220/E221;1;X10Y25/X07;X10Y25/X07/S221;1;X10Y25/B6;X10Y25/B6/X07;1;X10Y24/X02;X10Y24/X02/E212;1;X10Y24/A2;X10Y24/A2/X02;1;X8Y24/N270;X8Y24/N270/E271;1;X8Y22/N270;X8Y22/N270/N272;1;X8Y21/X06;X8Y21/X06/N271;1;X8Y21/CE2;X8Y21/CE2/X06;1;X10Y25/B1;X10Y25/B1/E212;1;X9Y24/E220;X9Y24/E220/E272;1;X11Y24/N220;X11Y24/N220/E222;1;X11Y22/X07;X11Y22/X07/N222;1;X11Y22/CE0;X11Y22/CE0/X07;1;X6Y24/E130;X6Y24/E130/F0;1;X7Y24/E270;X7Y24/E270/E131;1;X8Y24/A6;X8Y24/A6/E271;1;X8Y24/N200;X8Y24/N200/E202;1;X8Y22/N210;X8Y22/N210/N202;1;X8Y20/CE1;X8Y20/CE1/N212;1;X6Y25/E210;X6Y25/E210/S111;1;X8Y25/E210;X8Y25/E210/E212;1;X9Y25/B7;X9Y25/B7/E211;1;X6Y24/SN10;X6Y24/SN10/F0;1;X6Y23/A2;X6Y23/A2/N111;1;X10Y24/E240;X10Y24/E240/E212;1;X11Y24/S240;X11Y24/S240/E241;1;X11Y25/D5;X11Y25/D5/S241;1;X11Y25/XD5;X11Y25/XD5/D5;1;X6Y24/F0;;1;X6Y24/E200;X6Y24/E200/F0;1;X8Y24/E210;X8Y24/E210/E202;1;X9Y24/S210;X9Y24/S210/E211;1;X9Y25/B1;X9Y25/B1/S211;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.sdin_DFFE_Q_CE[2]": {
          "hide_name": 0,
          "bits": [ 9942 ] ,
          "attributes": {
            "ROUTING": "X6Y24/C0;X6Y24/C0/E100;1;X6Y23/W240;X6Y23/W240/N101;1;X6Y23/B3;X6Y23/B3/W240;1;X6Y24/W220;X6Y24/W220/E100;1;X6Y24/C2;X6Y24/C2/W220;1;X6Y24/N220;X6Y24/N220/E100;1;X6Y23/C5;X6Y23/C5/N221;1;X6Y24/E100;X6Y24/E100/Q1;1;X6Y24/C1;X6Y24/C1/E100;1;X6Y24/SN20;X6Y24/SN20/Q1;1;X6Y23/C1;X6Y23/C1/N121;1;X6Y24/Q1;;1;X6Y24/N100;X6Y24/N100/Q1;1;X6Y24/C4;X6Y24/C4/N100;1",
            "hdlname": "scr state",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT3_I1_F_LUT3_I2_F_LUT4_I3_F[0]": {
          "hide_name": 0,
          "bits": [ 9938 ] ,
          "attributes": {
            "ROUTING": "X6Y24/W100;X6Y24/W100/Q5;1;X6Y24/B4;X6Y24/B4/W100;1;X6Y24/B0;X6Y24/B0/X04;1;X6Y23/X04;X6Y23/X04/N251;1;X6Y23/B1;X6Y23/B1/X04;1;X6Y24/B1;X6Y24/B1/X04;1;X3Y24/N250;X3Y24/N250/W252;1;X3Y23/A1;X3Y23/A1/N251;1;X6Y24/N250;X6Y24/N250/Q5;1;X6Y23/B5;X6Y23/B5/N251;1;X6Y24/X04;X6Y24/X04/Q5;1;X6Y24/B2;X6Y24/B2/X04;1;X3Y24/A1;X3Y24/A1/W252;1;X6Y24/Q5;;1;X6Y24/EW10;X6Y24/EW10/Q5;1;X5Y24/W250;X5Y24/W250/W111;1;X4Y24/A6;X4Y24/A6/W251;1",
            "hdlname": "scr state",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.sdin_DFFE_Q_CE[0]": {
          "hide_name": 0,
          "bits": [ 9935 ] ,
          "attributes": {
            "ROUTING": "X6Y23/X03;X6Y23/X03/N241;1;X6Y23/A1;X6Y23/A1/X03;1;X6Y23/A5;X6Y23/A5/X05;1;X6Y24/A1;X6Y24/A1/X03;1;X6Y24/X03;X6Y24/X03/Q4;1;X6Y24/A0;X6Y24/A0/X03;1;X6Y24/N210;X6Y24/N210/S100;1;X6Y24/A2;X6Y24/A2/N210;1;X6Y24/S100;X6Y24/S100/Q4;1;X6Y24/W210;X6Y24/W210/S100;1;X6Y24/A4;X6Y24/A4/W210;1;X6Y24/Q4;;1;X6Y24/N240;X6Y24/N240/Q4;1;X6Y23/X05;X6Y23/X05/N241;1;X6Y23/A3;X6Y23/A3/X05;1",
            "hdlname": "scr state",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.cs_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9932 ] ,
          "attributes": {
            "ROUTING": "X6Y23/F2;;1;X6Y23/XD2;X6Y23/XD2/F2;1"
          }
        },
        "scr.cs_DFFE_Q_CE[0]": {
          "hide_name": 0,
          "bits": [ 9931 ] ,
          "attributes": {
            "ROUTING": "X6Y23/S100;X6Y23/S100/F1;1;X6Y24/A7;X6Y24/A7/S101;1;X6Y23/F1;;1;X6Y23/X06;X6Y23/X06/F1;1;X6Y23/CE1;X6Y23/CE1/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9926 ] ,
          "attributes": {
            "ROUTING": "X2Y23/S100;X2Y23/S100/F1;1;X2Y24/A4;X2Y24/A4/S101;1;X3Y23/S230;X3Y23/S230/E131;1;X3Y24/X02;X3Y24/X02/S231;1;X3Y24/C1;X3Y24/C1/X02;1;X2Y23/F1;;1;X2Y23/E130;X2Y23/E130/F1;1;X3Y23/N230;X3Y23/N230/E131;1;X3Y23/C3;X3Y23/C3/N230;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 9923 ] ,
          "attributes": {
            "ROUTING": "X2Y24/F4;;1;X2Y24/XD4;X2Y24/XD4/F4;1"
          }
        },
        "scr.counter[23]": {
          "hide_name": 0,
          "bits": [ 9918 ] ,
          "attributes": {
            "ROUTING": "X3Y24/S240;X3Y24/S240/E241;1;X3Y24/B0;X3Y24/B0/S240;1;X2Y23/N230;X2Y23/N230/N131;1;X2Y22/A5;X2Y22/A5/N231;1;X2Y24/W240;X2Y24/W240/Q4;1;X1Y24/C5;X1Y24/C5/W241;1;X1Y23/N270;X1Y23/N270/W271;1;X1Y22/X06;X1Y22/X06/N271;1;X1Y22/A6;X1Y22/A6/X06;1;X2Y24/B7;X2Y24/B7/E240;1;X2Y24/X03;X2Y24/X03/Q4;1;X2Y24/B4;X2Y24/B4/X03;1;X2Y24/N130;X2Y24/N130/Q4;1;X2Y23/W270;X2Y23/W270/N131;1;X1Y23/A3;X1Y23/A3/W271;1;X2Y24/Q4;;1;X2Y24/E240;X2Y24/E240/Q4;1;X3Y24/N240;X3Y24/N240/E241;1;X3Y23/X05;X3Y23/X05/N241;1;X3Y23/B7;X3Y23/B7/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[24]": {
          "hide_name": 0,
          "bits": [ 9914 ] ,
          "attributes": {
            "ROUTING": "X2Y23/E200;X2Y23/E200/N201;1;X3Y23/X01;X3Y23/X01/E201;1;X3Y23/A7;X3Y23/A7/X01;1;X2Y24/S100;X2Y24/S100/Q0;1;X2Y24/S210;X2Y24/S210/S100;1;X2Y24/A7;X2Y24/A7/S210;1;X1Y24/B5;X1Y24/B5/W111;1;X2Y24/EW10;X2Y24/EW10/Q0;1;X3Y24/A0;X3Y24/A0/E111;1;X2Y24/W800;X2Y24/W800/Q0;1;X1Y24/N200;X1Y24/N200/E804;1;X1Y22/D3;X1Y22/D3/N202;1;X2Y24/Q0;;1;X2Y24/N200;X2Y24/N200/Q0;1;X2Y23/X07;X2Y23/X07/N201;1;X2Y23/B7;X2Y23/B7/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 9912 ] ,
          "attributes": {
            "ROUTING": "X2Y24/F7;;1;X2Y24/A0;X2Y24/A0/F7;1;X2Y24/XD0;X2Y24/XD0/A0;1"
          }
        },
        "scr.counter_DFFRE_Q_9_D_LUT3_F_I2_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 9910 ] ,
          "attributes": {
            "ROUTING": "X1Y24/F5;;1;X1Y24/W100;X1Y24/W100/F5;1;X1Y24/B4;X1Y24/B4/W100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[25]": {
          "hide_name": 0,
          "bits": [ 9908 ] ,
          "attributes": {
            "ROUTING": "X1Y22/C7;X1Y22/C7/N221;1;X1Y24/E100;X1Y24/E100/Q4;1;X1Y24/A5;X1Y24/A5/E100;1;X1Y24/Q4;;1;X1Y24/SN20;X1Y24/SN20/Q4;1;X1Y23/N220;X1Y23/N220/N121;1;X1Y22/X01;X1Y22/X01/N221;1;X1Y22/C3;X1Y22/C3/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 9906 ] ,
          "attributes": {
            "ROUTING": "X1Y24/F4;;1;X1Y24/XD4;X1Y24/XD4/F4;1"
          }
        },
        "scr.counter[26]": {
          "hide_name": 0,
          "bits": [ 9904 ] ,
          "attributes": {
            "ROUTING": "X1Y22/W130;X1Y22/W130/Q5;1;X1Y22/B7;X1Y22/B7/W130;1;X1Y22/Q5;;1;X1Y22/X04;X1Y22/X04/Q5;1;X1Y22/B3;X1Y22/B3/X04;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[27]": {
          "hide_name": 0,
          "bits": [ 9902 ] ,
          "attributes": {
            "ROUTING": "X1Y22/N130;X1Y22/N130/Q4;1;X1Y22/A3;X1Y22/A3/N130;1;X1Y22/Q4;;1;X1Y22/X03;X1Y22/X03/Q4;1;X1Y22/A7;X1Y22/A7/X03;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[28]": {
          "hide_name": 0,
          "bits": [ 9900 ] ,
          "attributes": {
            "ROUTING": "X2Y21/Q1;;1;X2Y21/X02;X2Y21/X02/Q1;1;X2Y21/D7;X2Y21/D7/X02;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_31_D": {
          "hide_name": 0,
          "bits": [ 9897 ] ,
          "attributes": {
            "ROUTING": "X4Y24/F3;;1;X4Y24/B0;X4Y24/B0/F3;1;X4Y24/XD0;X4Y24/XD0/B0;1"
          }
        },
        "scr.counter_DFFRE_Q_30_D": {
          "hide_name": 0,
          "bits": [ 9894 ] ,
          "attributes": {
            "ROUTING": "X4Y24/F4;;1;X4Y24/C1;X4Y24/C1/F4;1;X4Y24/XD1;X4Y24/XD1/C1;1"
          }
        },
        "scr.counter[29]": {
          "hide_name": 0,
          "bits": [ 9892 ] ,
          "attributes": {
            "ROUTING": "X2Y21/Q4;;1;X2Y21/N130;X2Y21/N130/Q4;1;X2Y21/C7;X2Y21/C7/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_29_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9889 ] ,
          "attributes": {
            "ROUTING": "X4Y23/F7;;1;X4Y23/A4;X4Y23/A4/F7;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_29_D": {
          "hide_name": 0,
          "bits": [ 9887 ] ,
          "attributes": {
            "ROUTING": "X4Y23/F4;;1;X4Y23/XD4;X4Y23/XD4/F4;1"
          }
        },
        "scr.counter[1]": {
          "hide_name": 0,
          "bits": [ 9885 ] ,
          "attributes": {
            "ROUTING": "X4Y23/C6;X4Y23/C6/N201;1;X4Y24/E200;X4Y24/E200/Q0;1;X4Y24/A3;X4Y24/A3/E200;1;X4Y23/C5;X4Y23/C5/N201;1;X4Y24/X01;X4Y24/X01/Q0;1;X4Y24/B4;X4Y24/B4/X01;1;X4Y24/Q0;;1;X4Y24/N200;X4Y24/N200/Q0;1;X4Y23/C7;X4Y23/C7/N201;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[2]": {
          "hide_name": 0,
          "bits": [ 9884 ] ,
          "attributes": {
            "ROUTING": "X4Y23/B5;X4Y23/B5/N101;1;X4Y23/B7;X4Y23/B7/N101;1;X4Y24/N100;X4Y24/N100/Q1;1;X4Y23/B6;X4Y23/B6/N101;1;X4Y24/Q1;;1;X4Y24/X06;X4Y24/X06/Q1;1;X4Y24/A4;X4Y24/A4/X06;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[3]": {
          "hide_name": 0,
          "bits": [ 9883 ] ,
          "attributes": {
            "ROUTING": "X4Y23/A7;X4Y23/A7/X03;1;X4Y23/E100;X4Y23/E100/Q4;1;X4Y23/A5;X4Y23/A5/E100;1;X4Y23/Q4;;1;X4Y23/X03;X4Y23/X03/Q4;1;X4Y23/A6;X4Y23/A6/X03;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_28_D": {
          "hide_name": 0,
          "bits": [ 9880 ] ,
          "attributes": {
            "ROUTING": "X3Y22/F2;;1;X3Y22/XD2;X3Y22/XD2/F2;1"
          }
        },
        "scr.counter_DFFRE_Q_27_D": {
          "hide_name": 0,
          "bits": [ 9877 ] ,
          "attributes": {
            "ROUTING": "X3Y22/F0;;1;X3Y22/D1;X3Y22/D1/F0;1;X3Y22/XD1;X3Y22/XD1/D1;1"
          }
        },
        "scr.counter_DFFRE_Q_26_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9874 ] ,
          "attributes": {
            "ROUTING": "X3Y21/F5;;1;X3Y21/A1;X3Y21/A1/F5;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_26_D": {
          "hide_name": 0,
          "bits": [ 9872 ] ,
          "attributes": {
            "ROUTING": "X3Y21/F1;;1;X3Y21/B4;X3Y21/B4/F1;1;X3Y21/XD4;X3Y21/XD4/B4;1"
          }
        },
        "scr.counter_DFFRE_Q_28_D_LUT3_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 9870 ] ,
          "attributes": {
            "ROUTING": "X3Y22/C0;X3Y22/C0/X04;1;X3Y21/D5;X3Y21/D5/X04;1;X3Y22/X04;X3Y22/X04/N251;1;X3Y22/B2;X3Y22/B2/X04;1;X4Y23/F5;;1;X4Y23/W830;X4Y23/W830/F5;1;X3Y23/N250;X3Y23/N250/E838;1;X3Y21/X04;X3Y21/X04/N252;1;X3Y21/D7;X3Y21/D7/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[4]": {
          "hide_name": 0,
          "bits": [ 9869 ] ,
          "attributes": {
            "ROUTING": "X3Y21/C5;X3Y21/C5/N221;1;X3Y22/B0;X3Y22/B0/S100;1;X3Y22/N220;X3Y22/N220/Q2;1;X3Y21/C7;X3Y21/C7/N221;1;X3Y22/S100;X3Y22/S100/Q2;1;X3Y22/D4;X3Y22/D4/S100;1;X3Y22/Q2;;1;X3Y22/N130;X3Y22/N130/Q2;1;X3Y22/A2;X3Y22/A2/N130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[5]": {
          "hide_name": 0,
          "bits": [ 9867 ] ,
          "attributes": {
            "ROUTING": "X3Y21/B5;X3Y21/B5/N101;1;X3Y22/N100;X3Y22/N100/Q1;1;X3Y21/B7;X3Y21/B7/N101;1;X3Y22/X06;X3Y22/X06/Q1;1;X3Y22/C4;X3Y22/C4/X06;1;X3Y22/Q1;;1;X3Y22/E210;X3Y22/E210/Q1;1;X3Y22/A0;X3Y22/A0/E210;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[6]": {
          "hide_name": 0,
          "bits": [ 9865 ] ,
          "attributes": {
            "ROUTING": "X3Y21/N100;X3Y21/N100/Q4;1;X3Y21/S200;X3Y21/S200/N100;1;X3Y21/A5;X3Y21/A5/S200;1;X3Y21/SN20;X3Y21/SN20/Q4;1;X3Y22/B4;X3Y22/B4/S121;1;X3Y21/Q4;;1;X3Y21/E130;X3Y21/E130/Q4;1;X3Y21/A7;X3Y21/A7/E130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_25_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9860 ] ,
          "attributes": {
            "ROUTING": "X2Y20/X04;X2Y20/X04/N271;1;X2Y20/B3;X2Y20/B3/X04;1;X3Y21/F7;;1;X3Y21/W270;X3Y21/W270/F7;1;X2Y21/N270;X2Y21/N270/W271;1;X2Y20/B6;X2Y20/B6/N271;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[7]": {
          "hide_name": 0,
          "bits": [ 9857 ] ,
          "attributes": {
            "ROUTING": "X2Y20/N130;X2Y20/N130/Q5;1;X2Y20/A3;X2Y20/A3/N130;1;X2Y21/S270;X2Y21/S270/S131;1;X2Y22/E270;X2Y22/E270/S271;1;X3Y22/A4;X3Y22/A4/E271;1;X2Y20/N100;X2Y20/N100/Q5;1;X2Y20/W200;X2Y20/W200/N100;1;X2Y20/A6;X2Y20/A6/W200;1;X2Y20/Q5;;1;X2Y20/S130;X2Y20/S130/Q5;1;X2Y21/C6;X2Y21/C6/S131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_25_D": {
          "hide_name": 0,
          "bits": [ 9855 ] ,
          "attributes": {
            "ROUTING": "X2Y20/F6;;1;X2Y20/C5;X2Y20/C5/F6;1;X2Y20/XD5;X2Y20/XD5/C5;1"
          }
        },
        "scr.counter_DFFRE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 9852 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F2;;1;X1Y19/D0;X1Y19/D0/F2;1;X1Y19/XD0;X1Y19/XD0/D0;1"
          }
        },
        "scr.counter_DFFRE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 9849 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F5;;1;X1Y19/A4;X1Y19/A4/F5;1;X1Y19/XD4;X1Y19/XD4/A4;1"
          }
        },
        "scr.counter_DFFRE_Q_25_D_LUT3_F_I1_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 9847 ] ,
          "attributes": {
            "ROUTING": "X1Y20/N220;X1Y20/N220/W121;1;X1Y19/C5;X1Y19/C5/N221;1;X2Y20/EW20;X2Y20/EW20/F3;1;X1Y20/D1;X1Y20/D1/W121;1;X1Y19/X03;X1Y19/X03/N241;1;X1Y19/B2;X1Y19/B2/X03;1;X2Y20/F3;;1;X2Y20/W100;X2Y20/W100/F3;1;X1Y20/N240;X1Y20/N240/W101;1;X1Y19/D6;X1Y19/D6/N241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[8]": {
          "hide_name": 0,
          "bits": [ 9845 ] ,
          "attributes": {
            "ROUTING": "X1Y19/S230;X1Y19/S230/W100;1;X1Y21/B1;X1Y21/B1/S232;1;X1Y19/A2;X1Y19/A2/X05;1;X1Y19/X05;X1Y19/X05/Q0;1;X1Y19/C6;X1Y19/C6/X05;1;X1Y19/EW10;X1Y19/EW10/Q0;1;X2Y19/S250;X2Y19/S250/E111;1;X2Y21/B6;X2Y21/B6/S252;1;X1Y19/S200;X1Y19/S200/Q0;1;X1Y20/X01;X1Y20/X01/S201;1;X1Y20/C1;X1Y20/C1/X01;1;X1Y19/Q0;;1;X1Y19/W100;X1Y19/W100/Q0;1;X1Y19/B5;X1Y19/B5/W100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[9]": {
          "hide_name": 0,
          "bits": [ 9841 ] ,
          "attributes": {
            "ROUTING": "X1Y20/S210;X1Y20/S210/S111;1;X1Y21/X02;X1Y21/X02/S211;1;X1Y21/A1;X1Y21/A1/X02;1;X2Y21/A6;X2Y21/A6/X03;1;X1Y19/SN10;X1Y19/SN10/Q4;1;X1Y20/B1;X1Y20/B1/S111;1;X1Y19/SN20;X1Y19/SN20/Q4;1;X1Y20/S220;X1Y20/S220/S121;1;X1Y21/C6;X1Y21/C6/S221;1;X1Y19/E100;X1Y19/E100/Q4;1;X1Y19/A5;X1Y19/A5/E100;1;X1Y19/S240;X1Y19/S240/Q4;1;X1Y21/E240;X1Y21/E240/S242;1;X2Y21/X03;X2Y21/X03/E241;1;X1Y19/Q4;;1;X1Y19/E240;X1Y19/E240/Q4;1;X1Y19/B6;X1Y19/B6/E240;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_22_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9838 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F6;;1;X1Y19/N130;X1Y19/N130/F6;1;X1Y19/A3;X1Y19/A3/N130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[10]": {
          "hide_name": 0,
          "bits": [ 9834 ] ,
          "attributes": {
            "ROUTING": "X1Y19/X06;X1Y19/X06/Q1;1;X1Y19/A6;X1Y19/A6/X06;1;X1Y19/S130;X1Y19/S130/Q1;1;X1Y20/A1;X1Y20/A1/S131;1;X1Y21/D5;X1Y21/D5/S241;1;X1Y21/B6;X1Y21/B6/X05;1;X1Y19/Q1;;1;X1Y19/S100;X1Y19/S100/Q1;1;X1Y20/S240;X1Y20/S240/S101;1;X1Y21/X05;X1Y21/X05/S241;1;X1Y21/C4;X1Y21/C4/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 9832 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F3;;1;X1Y19/B1;X1Y19/B1/F3;1;X1Y19/XD1;X1Y19/XD1/B1;1"
          }
        },
        "scr.counter_DFFRE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 9829 ] ,
          "attributes": {
            "ROUTING": "X1Y20/F5;;1;X1Y20/A4;X1Y20/A4/F5;1;X1Y20/XD4;X1Y20/XD4/A4;1"
          }
        },
        "scr.counter_DFFRE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 9826 ] ,
          "attributes": {
            "ROUTING": "X1Y20/F2;;1;X1Y20/XD2;X1Y20/XD2/F2;1"
          }
        },
        "scr.counter[30]": {
          "hide_name": 0,
          "bits": [ 9824 ] ,
          "attributes": {
            "ROUTING": "X2Y21/Q3;;1;X2Y21/W130;X2Y21/W130/Q3;1;X2Y21/B7;X2Y21/B7/W130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_19_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9821 ] ,
          "attributes": {
            "ROUTING": "X1Y20/F7;;1;X1Y20/A6;X1Y20/A6/F7;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 9819 ] ,
          "attributes": {
            "ROUTING": "X1Y20/F6;;1;X1Y20/C0;X1Y20/C0/F6;1;X1Y20/XD0;X1Y20/XD0/C0;1"
          }
        },
        "scr.counter_DFFRE_Q_21_D_LUT3_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 9817 ] ,
          "attributes": {
            "ROUTING": "X1Y20/W130;X1Y20/W130/F1;1;X1Y20/D3;X1Y20/D3/W130;1;X1Y20/C2;X1Y20/C2/X02;1;X1Y20/B5;X1Y20/B5/F1;1;X1Y20/F1;;1;X1Y20/X02;X1Y20/X02/F1;1;X1Y20/D7;X1Y20/D7/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[11]": {
          "hide_name": 0,
          "bits": [ 9814 ] ,
          "attributes": {
            "ROUTING": "X1Y21/B4;X1Y21/B4/S121;1;X1Y21/A6;X1Y21/A6/S231;1;X1Y20/W100;X1Y20/W100/Q4;1;X1Y20/S230;X1Y20/S230/W100;1;X1Y20/C7;X1Y20/C7/S230;1;X1Y20/X07;X1Y20/X07/Q4;1;X1Y20/A5;X1Y20/A5/X07;1;X1Y20/SN20;X1Y20/SN20/Q4;1;X1Y21/S220;X1Y21/S220/S121;1;X1Y21/C5;X1Y21/C5/S220;1;X1Y20/W240;X1Y20/W240/Q4;1;X1Y20/B2;X1Y20/B2/W240;1;X1Y20/Q4;;1;X1Y20/E130;X1Y20/E130/Q4;1;X1Y20/C3;X1Y20/C3/E130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[12]": {
          "hide_name": 0,
          "bits": [ 9811 ] ,
          "attributes": {
            "ROUTING": "X1Y20/S100;X1Y20/S100/Q2;1;X1Y21/A4;X1Y21/A4/S101;1;X1Y21/B5;X1Y21/B5/S251;1;X1Y21/S270;X1Y21/S270/S131;1;X1Y21/D2;X1Y21/D2/S270;1;X1Y20/S250;X1Y20/S250/S130;1;X1Y21/X04;X1Y21/X04/S251;1;X1Y21/D7;X1Y21/D7/X04;1;X1Y20/S130;X1Y20/S130/Q2;1;X1Y20/B3;X1Y20/B3/S130;1;X1Y20/A2;X1Y20/A2/X05;1;X1Y20/Q2;;1;X1Y20/X05;X1Y20/X05/Q2;1;X1Y20/B7;X1Y20/B7/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[13]": {
          "hide_name": 0,
          "bits": [ 9808 ] ,
          "attributes": {
            "ROUTING": "X1Y21/C3;X1Y21/C3/X01;1;X1Y21/C2;X1Y21/C2/X01;1;X1Y21/A5;X1Y21/A5/X07;1;X1Y20/S200;X1Y20/S200/Q0;1;X1Y21/C7;X1Y21/C7/S201;1;X1Y20/A3;X1Y20/A3/N130;1;X1Y21/X07;X1Y21/X07/S201;1;X1Y20/N130;X1Y20/N130/Q0;1;X1Y21/X01;X1Y21/X01/S201;1;X1Y20/Q0;;1;X1Y20/W200;X1Y20/W200/Q0;1;X1Y20/A7;X1Y20/A7/W200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 9804 ] ,
          "attributes": {
            "ROUTING": "X2Y20/F7;;1;X2Y20/A0;X2Y20/A0/F7;1;X2Y20/XD0;X2Y20/XD0/A0;1"
          }
        },
        "scr.counter_DFFRE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 9801 ] ,
          "attributes": {
            "ROUTING": "X2Y22/F4;;1;X2Y22/XD4;X2Y22/XD4/F4;1"
          }
        },
        "scr.counter_DFFRE_Q_16_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9798 ] ,
          "attributes": {
            "ROUTING": "X2Y21/F0;;1;X2Y21/E130;X2Y21/E130/F0;1;X2Y21/C2;X2Y21/C2/E130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 9796 ] ,
          "attributes": {
            "ROUTING": "X2Y21/F2;;1;X2Y21/XD2;X2Y21/XD2/F2;1"
          }
        },
        "scr.counter_DFFRE_Q_18_D_LUT3_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 9794 ] ,
          "attributes": {
            "ROUTING": "X2Y22/D3;X2Y22/D3/S221;1;X2Y21/C0;X2Y21/C0/X04;1;X1Y20/EW10;X1Y20/EW10/F3;1;X2Y20/N250;X2Y20/N250/E111;1;X2Y20/B7;X2Y20/B7/N250;1;X2Y22/C4;X2Y22/C4/S221;1;X1Y20/F3;;1;X1Y20/SN10;X1Y20/SN10/F3;1;X1Y21/W810;X1Y21/W810/S111;1;X2Y21/S220;X2Y21/S220/E814;1;X1Y21/E250;X1Y21/E250/S111;1;X2Y21/X04;X2Y21/X04/E251;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[14]": {
          "hide_name": 0,
          "bits": [ 9791 ] ,
          "attributes": {
            "ROUTING": "X1Y21/B3;X1Y21/B3/W211;1;X2Y21/B0;X2Y21/B0/S111;1;X2Y22/C3;X2Y22/C3/X02;1;X2Y22/B0;X2Y22/B0/S211;1;X2Y21/W210;X2Y21/W210/S111;1;X1Y21/B2;X1Y21/B2/W211;1;X2Y20/E130;X2Y20/E130/Q0;1;X2Y20/A7;X2Y20/A7/E130;1;X2Y22/X08;X2Y22/X08/S211;1;X2Y22/B4;X2Y22/B4/X08;1;X2Y21/S210;X2Y21/S210/S111;1;X2Y22/X02;X2Y22/X02/S211;1;X2Y22/D5;X2Y22/D5/X02;1;X2Y20/Q0;;1;X2Y20/SN10;X2Y20/SN10/Q0;1;X2Y21/W250;X2Y21/W250/S111;1;X1Y21/N250;X1Y21/N250/W251;1;X1Y21/B7;X1Y21/B7/N250;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[15]": {
          "hide_name": 0,
          "bits": [ 9787 ] ,
          "attributes": {
            "ROUTING": "X2Y22/B3;X2Y22/B3/X03;1;X2Y21/N200;X2Y21/N200/N101;1;X2Y21/A0;X2Y21/A0/N200;1;X2Y22/N100;X2Y22/N100/Q4;1;X2Y22/C5;X2Y22/C5/N100;1;X2Y22/X07;X2Y22/X07/Q4;1;X2Y22/A4;X2Y22/A4/X07;1;X2Y22/X03;X2Y22/X03/Q4;1;X2Y22/A0;X2Y22/A0/X03;1;X1Y21/X06;X1Y21/X06/N271;1;X1Y21/A7;X1Y21/A7/X06;1;X1Y21/A3;X1Y21/A3/N271;1;X2Y22/Q4;;1;X2Y22/W820;X2Y22/W820/Q4;1;X1Y22/N270;X1Y22/N270/E824;1;X1Y21/A2;X1Y21/A2/N271;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[16]": {
          "hide_name": 0,
          "bits": [ 9782 ] ,
          "attributes": {
            "ROUTING": "X1Y23/A0;X1Y23/A0/S251;1;X2Y23/C4;X2Y23/C4/S201;1;X2Y21/S100;X2Y21/S100/Q2;1;X2Y22/S200;X2Y22/S200/S101;1;X2Y23/C7;X2Y23/C7/S201;1;X2Y22/W830;X2Y22/W830/S131;1;X1Y22/S250;X1Y22/S250/E834;1;X1Y23/X06;X1Y23/X06/S251;1;X1Y23/D1;X1Y23/D1/X06;1;X2Y21/X05;X2Y21/X05/Q2;1;X2Y21/A2;X2Y21/A2/X05;1;X2Y21/Q2;;1;X2Y21/S130;X2Y21/S130/Q2;1;X2Y22/A3;X2Y22/A3/S131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 9778 ] ,
          "attributes": {
            "ROUTING": "X1Y22/F0;;1;X1Y22/D1;X1Y22/D1/F0;1;X1Y22/XD1;X1Y22/XD1/D1;1"
          }
        },
        "scr.counter_DFFRE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 9775 ] ,
          "attributes": {
            "ROUTING": "X1Y23/F2;;1;X1Y23/XD2;X1Y23/XD2/F2;1"
          }
        },
        "scr.counter_DFFRE_Q_13_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9772 ] ,
          "attributes": {
            "ROUTING": "X2Y23/F0;;1;X2Y23/X01;X2Y23/X01/F0;1;X2Y23/C2;X2Y23/C2/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 9770 ] ,
          "attributes": {
            "ROUTING": "X2Y23/F2;;1;X2Y23/D3;X2Y23/D3/F2;1;X2Y23/XD3;X2Y23/XD3/D3;1"
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 9768 ] ,
          "attributes": {
            "ROUTING": "X1Y23/X03;X1Y23/X03/S241;1;X1Y23/D2;X1Y23/D2/X03;1;X1Y22/S240;X1Y22/S240/W101;1;X1Y23/D7;X1Y23/D7/S241;1;X2Y22/S230;X2Y22/S230/F3;1;X2Y23/W230;X2Y23/W230/S231;1;X2Y23/C0;X2Y23/C0/W230;1;X2Y22/F3;;1;X2Y22/W100;X2Y22/W100/F3;1;X1Y22/C0;X1Y22/C0/W101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[17]": {
          "hide_name": 0,
          "bits": [ 9766 ] ,
          "attributes": {
            "ROUTING": "X1Y23/C6;X1Y23/C6/S131;1;X1Y22/E210;X1Y22/E210/Q1;1;X1Y22/A0;X1Y22/A0/E210;1;X2Y23/B0;X2Y23/B0/E231;1;X1Y22/SN10;X1Y22/SN10/Q1;1;X1Y23/B2;X1Y23/B2/S111;1;X1Y23/C7;X1Y23/C7/S131;1;X1Y23/W230;X1Y23/W230/S131;1;X1Y23/C1;X1Y23/C1/W230;1;X1Y22/Q1;;1;X1Y22/S130;X1Y22/S130/Q1;1;X1Y23/E230;X1Y23/E230/S131;1;X2Y23/B4;X2Y23/B4/E231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[18]": {
          "hide_name": 0,
          "bits": [ 9763 ] ,
          "attributes": {
            "ROUTING": "X1Y23/B7;X1Y23/B7/X05;1;X1Y23/A2;X1Y23/A2/X05;1;X2Y23/A4;X2Y23/A4/E111;1;X1Y23/EW10;X1Y23/EW10/Q2;1;X2Y23/A0;X2Y23/A0/E111;1;X1Y23/B1;X1Y23/B1/X05;1;X1Y23/Q2;;1;X1Y23/X05;X1Y23/X05/Q2;1;X1Y23/B6;X1Y23/B6/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[19]": {
          "hide_name": 0,
          "bits": [ 9759 ] ,
          "attributes": {
            "ROUTING": "X2Y23/X06;X2Y23/X06/Q3;1;X2Y23/A6;X2Y23/A6/X06;1;X1Y23/A1;X1Y23/A1/W131;1;X1Y23/A7;X1Y23/A7/W131;1;X2Y23/W130;X2Y23/W130/Q3;1;X1Y23/A6;X1Y23/A6/W131;1;X2Y23/Q3;;1;X2Y23/X02;X2Y23/X02/Q3;1;X2Y23/A2;X2Y23/A2/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 9755 ] ,
          "attributes": {
            "ROUTING": "X2Y24/F5;;1;X2Y24/XD5;X2Y24/XD5/F5;1"
          }
        },
        "scr.counter_DFFRE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 9752 ] ,
          "attributes": {
            "ROUTING": "X1Y24/F2;;1;X1Y24/XD2;X1Y24/XD2/F2;1"
          }
        },
        "scr.counter_DFFRE_Q_12_D_LUT3_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 9750 ] ,
          "attributes": {
            "ROUTING": "X1Y23/SN20;X1Y23/SN20/F7;1;X1Y24/D2;X1Y24/D2/S121;1;X2Y24/D3;X2Y24/D3/X08;1;X1Y23/SN10;X1Y23/SN10/F7;1;X1Y24/D6;X1Y24/D6/S111;1;X1Y23/F7;;1;X1Y23/E130;X1Y23/E130/F7;1;X2Y23/S230;X2Y23/S230/E131;1;X2Y24/X08;X2Y24/X08/S231;1;X2Y24/C5;X2Y24/C5/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[20]": {
          "hide_name": 0,
          "bits": [ 9747 ] ,
          "attributes": {
            "ROUTING": "X2Y24/W250;X2Y24/W250/Q5;1;X1Y24/S250;X1Y24/S250/W251;1;X1Y24/B2;X1Y24/B2/S250;1;X2Y24/A5;X2Y24/A5/Q5;1;X2Y24/B6;X2Y24/B6/W130;1;X2Y23/W240;X2Y23/W240/N101;1;X1Y23/C5;X1Y23/C5/W241;1;X2Y23/W200;X2Y23/W200/N101;1;X1Y23/D3;X1Y23/D3/W201;1;X2Y24/X04;X2Y24/X04/Q5;1;X2Y24/C3;X2Y24/C3/X04;1;X2Y24/N100;X2Y24/N100/Q5;1;X2Y23/B5;X2Y23/B5/N101;1;X2Y24/Q5;;1;X2Y24/W130;X2Y24/W130/Q5;1;X1Y24/S230;X1Y24/S230/W131;1;X1Y24/C6;X1Y24/C6/S230;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[21]": {
          "hide_name": 0,
          "bits": [ 9743 ] ,
          "attributes": {
            "ROUTING": "X1Y24/E270;X1Y24/E270/W130;1;X2Y24/A6;X2Y24/A6/E271;1;X2Y24/B3;X2Y24/B3/E211;1;X2Y23/A5;X2Y23/A5/E271;1;X1Y24/N130;X1Y24/N130/Q2;1;X1Y24/A2;X1Y24/A2/N130;1;X1Y24/E210;X1Y24/E210/S100;1;X1Y24/N220;X1Y24/N220/Q2;1;X1Y23/X01;X1Y23/X01/N221;1;X1Y23/B5;X1Y23/B5/X01;1;X1Y24/S100;X1Y24/S100/Q2;1;X1Y23/C3;X1Y23/C3/X01;1;X1Y23/E270;X1Y23/E270/N131;1;X1Y24/Q2;;1;X1Y24/W130;X1Y24/W130/Q2;1;X1Y24/B6;X1Y24/B6/W130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_10_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9739 ] ,
          "attributes": {
            "ROUTING": "X2Y24/EW20;X2Y24/EW20/F3;1;X1Y24/D5;X1Y24/D5/W121;1;X2Y24/E230;X2Y24/E230/F3;1;X2Y24/C4;X2Y24/C4/E230;1;X2Y24/W100;X2Y24/W100/F3;1;X1Y24/C7;X1Y24/C7/W101;1;X2Y24/F3;;1;X2Y24/S130;X2Y24/S130/F3;1;X2Y24/D7;X2Y24/D7/S130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_10_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9737 ] ,
          "attributes": {
            "ROUTING": "X1Y24/F6;;1;X1Y24/X07;X1Y24/X07/F6;1;X1Y24/B7;X1Y24/B7/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[22]": {
          "hide_name": 0,
          "bits": [ 9733 ] ,
          "attributes": {
            "ROUTING": "X2Y24/E250;X2Y24/E250/E111;1;X3Y24/X04;X3Y24/X04/E251;1;X3Y24/C0;X3Y24/C0/X04;1;X1Y23/B3;X1Y23/B3/N211;1;X2Y23/E210;X2Y23/E210/N211;1;X3Y23/X06;X3Y23/X06/E211;1;X3Y23/C7;X3Y23/C7/X06;1;X1Y24/N210;X1Y24/N210/Q1;1;X1Y23/A5;X1Y23/A5/N211;1;X1Y24/E130;X1Y24/E130/Q1;1;X1Y24/A6;X1Y24/A6/E130;1;X2Y24/N210;X2Y24/N210/E111;1;X2Y22/N240;X2Y22/N240/N212;1;X2Y22/B5;X2Y22/B5/N240;1;X1Y24/Q1;;1;X1Y24/EW10;X1Y24/EW10/Q1;1;X2Y24/A3;X2Y24/A3/E111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 9731 ] ,
          "attributes": {
            "ROUTING": "X1Y24/F7;;1;X1Y24/A1;X1Y24/A1/F7;1;X1Y24/XD1;X1Y24/XD1/A1;1"
          }
        },
        "scr.counter[31]": {
          "hide_name": 0,
          "bits": [ 9729 ] ,
          "attributes": {
            "ROUTING": "X2Y21/Q5;;1;X2Y21/N100;X2Y21/N100/Q5;1;X2Y21/W200;X2Y21/W200/N100;1;X2Y21/A7;X2Y21/A7/W200;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[32]": {
          "hide_name": 0,
          "bits": [ 9727 ] ,
          "attributes": {
            "ROUTING": "X2Y23/N220;X2Y23/N220/N121;1;X2Y22/X01;X2Y22/X01/N221;1;X2Y22/A6;X2Y22/A6/X01;1;X2Y24/Q1;;1;X2Y24/SN20;X2Y24/SN20/Q1;1;X2Y23/A7;X2Y23/A7/N121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_10_D_LUT3_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 9718 ] ,
          "attributes": {
            "ROUTING": "X2Y22/S220;X2Y22/S220/F2;1;X2Y24/X01;X2Y24/X01/S222;1;X2Y24/B5;X2Y24/B5/X01;1;X1Y24/A4;X1Y24/A4/S212;1;X2Y23/S220;X2Y23/S220/S121;1;X2Y24/C7;X2Y24/C7/S221;1;X1Y24/A7;X1Y24/A7/S212;1;X3Y22/N210;X3Y22/N210/E111;1;X3Y21/B1;X3Y21/B1/N211;1;X4Y24/D7;X4Y24/D7/X07;1;X2Y20/N230;X2Y20/N230/N222;1;X2Y19/W230;X2Y19/W230/N231;1;X1Y19/B3;X1Y19/B3/W231;1;X4Y23/B4;X4Y23/B4/N240;1;X3Y22/S260;X3Y22/S260/E121;1;X3Y22/D0;X3Y22/D0/S260;1;X4Y24/C3;X4Y24/C3/S241;1;X2Y23/E240;X2Y23/E240/S101;1;X4Y23/S240;X4Y23/S240/E242;1;X4Y24/D4;X4Y24/D4/S241;1;X2Y22/S100;X2Y22/S100/F2;1;X2Y22/S210;X2Y22/S210/S100;1;X2Y23/B2;X2Y23/B2/S211;1;X1Y20/D2;X1Y20/D2/X06;1;X2Y21/X01;X2Y21/X01/N221;1;X2Y21/B2;X2Y21/B2/X01;1;X2Y20/C7;X2Y20/C7/N221;1;X1Y20/B6;X1Y20/B6/N252;1;X2Y20/C6;X2Y20/C6/N221;1;X2Y21/N220;X2Y21/N220/N121;1;X1Y22/S260;X1Y22/S260/W121;1;X1Y23/C2;X1Y23/C2/S261;1;X1Y20/X06;X1Y20/X06/N252;1;X1Y20/C5;X1Y20/C5/X06;1;X4Y23/N240;X4Y23/N240/E242;1;X3Y22/S250;X3Y22/S250/E111;1;X3Y24/E250;X3Y24/E250/S252;1;X4Y24/X08;X4Y24/X08/E251;1;X4Y24/C6;X4Y24/C6/X08;1;X2Y22/EW20;X2Y22/EW20/F2;1;X3Y22/C2;X3Y22/C2/E121;1;X1Y22/S210;X1Y22/S210/W111;1;X1Y24/X04;X1Y24/X04/S212;1;X1Y24/C2;X1Y24/C2/X04;1;X1Y22/N250;X1Y22/N250/W111;1;X1Y20/N250;X1Y20/N250/N252;1;X1Y19/X04;X1Y19/X04/N251;1;X1Y19/D5;X1Y19/D5/X04;1;X2Y22/D4;X2Y22/D4/F2;1;X2Y23/S260;X2Y23/S260/S121;1;X2Y24/E260;X2Y24/E260/S261;1;X4Y24/X07;X4Y24/X07/E262;1;X2Y22/EW10;X2Y22/EW10/F2;1;X1Y22/B0;X1Y22/B0/W111;1;X2Y22/F2;;1;X1Y19/C2;X1Y19/C2/X04;1;X2Y22/N220;X2Y22/N220/F2;1;X2Y22/SN20;X2Y22/SN20/F2;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[0]": {
          "hide_name": 0,
          "bits": [ 9715 ] ,
          "attributes": {
            "ROUTING": "X4Y24/W100;X4Y24/W100/Q5;1;X4Y24/E230;X4Y24/E230/W100;1;X4Y24/C4;X4Y24/C4/E230;1;X4Y24/E130;X4Y24/E130/Q5;1;X4Y24/A7;X4Y24/A7/E130;1;X4Y23/D6;X4Y23/D6/N131;1;X4Y24/S250;X4Y24/S250/Q5;1;X4Y24/B3;X4Y24/B3/S250;1;X4Y23/D7;X4Y23/D7/N131;1;X4Y24/Q5;;1;X4Y24/N130;X4Y24/N130/Q5;1;X4Y23/D5;X4Y23/D5/N131;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9714 ] ,
          "attributes": {
            "ROUTING": "X4Y24/F7;;1;X4Y24/A5;X4Y24/A5/F7;1;X4Y24/XD5;X4Y24/XD5/A5;1"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_F_I1_LUT3_I1_F_LUT4_F_I3_LUT3_I1_F_LUT3_I2_F_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 9713 ] ,
          "attributes": {
            "ROUTING": "X3Y21/X07;X3Y21/X07/N262;1;X3Y21/CE2;X3Y21/CE2/X07;1;X1Y23/S270;X1Y23/S270/W272;1;X1Y24/X06;X1Y24/X06/S271;1;X1Y24/CE0;X1Y24/CE0/X06;1;X2Y21/CE1;X2Y21/CE1/X07;1;X3Y23/W260;X3Y23/W260/W262;1;X2Y23/N260;X2Y23/N260/W261;1;X2Y22/X05;X2Y22/X05/N261;1;X2Y22/CE2;X2Y22/CE2/X05;1;X3Y23/X07;X3Y23/X07/W262;1;X3Y23/B1;X3Y23/B1/X07;1;X1Y20/CE1;X1Y20/CE1/S211;1;X3Y23/S260;X3Y23/S260/W262;1;X3Y24/X05;X3Y24/X05/S261;1;X3Y24/B1;X3Y24/B1/X05;1;X4Y24/CE0;X4Y24/CE0/X05;1;X3Y22/CE1;X3Y22/CE1/X05;1;X2Y20/CE0;X2Y20/CE0/X06;1;X2Y23/X08;X2Y23/X08/W271;1;X2Y23/CE1;X2Y23/CE1/X08;1;X2Y24/CE2;X2Y24/CE2/X05;1;X1Y21/N260;X1Y21/N260/W262;1;X1Y19/X07;X1Y19/X07/N262;1;X1Y19/CE2;X1Y19/CE2/X07;1;X3Y23/W270;X3Y23/W270/W262;1;X1Y23/X08;X1Y23/X08/W272;1;X1Y23/CE1;X1Y23/CE1/X08;1;X2Y21/X06;X2Y21/X06/N251;1;X2Y21/CE0;X2Y21/CE0/X06;1;X3Y21/W260;X3Y21/W260/N262;1;X2Y21/X07;X2Y21/X07/W261;1;X2Y21/CE2;X2Y21/CE2/X07;1;X4Y24/W200;X4Y24/W200/W252;1;X2Y24/X05;X2Y24/X05/W202;1;X2Y24/CE0;X2Y24/CE0/X05;1;X3Y23/N260;X3Y23/N260/W262;1;X3Y22/X05;X3Y22/X05/N261;1;X3Y22/CE0;X3Y22/CE0/X05;1;X4Y23/S260;X4Y23/S260/W261;1;X4Y24/X05;X4Y24/X05/S261;1;X4Y24/CE2;X4Y24/CE2/X05;1;X6Y23/EW20;X6Y23/EW20/F3;1;X5Y23/W260;X5Y23/W260/W121;1;X4Y23/X07;X4Y23/X07/W261;1;X4Y23/CE2;X4Y23/CE2/X07;1;X4Y24/N250;X4Y24/N250/W252;1;X4Y24/B6;X4Y24/B6/N250;1;X1Y22/CE2;X1Y22/CE2/X05;1;X1Y19/CE0;X1Y19/CE0/W211;1;X2Y22/W200;X2Y22/W200/W252;1;X1Y22/X05;X1Y22/X05/W201;1;X1Y22/CE0;X1Y22/CE0/X05;1;X1Y24/CE1;X1Y24/CE1/X05;1;X2Y20/X06;X2Y20/X06/N252;1;X2Y20/CE2;X2Y20/CE2/X06;1;X6Y22/W250;X6Y22/W250/N111;1;X4Y22/W250;X4Y22/W250/W252;1;X2Y22/N250;X2Y22/N250/W252;1;X2Y20/W250;X2Y20/W250/N252;1;X1Y20/X08;X1Y20/X08/W251;1;X1Y20/CE0;X1Y20/CE0/X08;1;X6Y23/SN10;X6Y23/SN10/F3;1;X6Y24/W250;X6Y24/W250/S111;1;X4Y24/W250;X4Y24/W250/W252;1;X2Y24/W200;X2Y24/W200/W252;1;X1Y24/X05;X1Y24/X05/W201;1;X1Y24/CE2;X1Y24/CE2/X05;1;X6Y23/F3;;1;X6Y23/N800;X6Y23/N800/F3;1;X6Y19/W200;X6Y19/W200/N804;1;X4Y19/W200;X4Y19/W200/W202;1;X2Y19/W210;X2Y19/W210/W202;1;X1Y19/S210;X1Y19/S210/W211;1;X1Y20/CE2;X1Y20/CE2/S211;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex_DFFSE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9710 ] ,
          "attributes": {
            "ROUTING": "X10Y23/F5;;1;X10Y23/XD5;X10Y23/XD5/F5;1"
          }
        },
        "scr.commandIndex[4]": {
          "hide_name": 0,
          "bits": [ 9705 ] ,
          "attributes": {
            "ROUTING": "X8Y24/S240;X8Y24/S240/W241;1;X8Y24/B0;X8Y24/B0/S240;1;X10Y23/S270;X10Y23/S270/W130;1;X10Y24/A3;X10Y24/A3/S271;1;X10Y23/B6;X10Y23/B6/W130;1;X10Y23/E130;X10Y23/E130/Q3;1;X10Y23/S260;X10Y23/S260/E130;1;X10Y24/C0;X10Y24/C0/S261;1;X9Y24/X07;X9Y24/X07/W261;1;X9Y24/A5;X9Y24/A5/X07;1;X8Y23/A3;X8Y23/A3/X02;1;X9Y23/S240;X9Y23/S240/W101;1;X9Y24/W240;X9Y24/W240/S241;1;X9Y24/B3;X9Y24/B3/W240;1;X10Y23/S230;X10Y23/S230/Q3;1;X10Y24/B1;X10Y24/B1/S231;1;X10Y24/W260;X10Y24/W260/S121;1;X8Y24/X03;X8Y24/X03/W262;1;X8Y24/B5;X8Y24/B5/X03;1;X10Y23/A3;X10Y23/A3/N130;1;X10Y23/B7;X10Y23/B7/W130;1;X10Y23/W130;X10Y23/W130/Q3;1;X9Y23/C6;X9Y23/C6/W101;1;X10Y24/B4;X10Y24/B4/S121;1;X10Y23/W230;X10Y23/W230/Q3;1;X8Y23/X02;X8Y23/X02/W232;1;X10Y23/N130;X10Y23/N130/Q3;1;X9Y24/C6;X9Y24/C6/W261;1;X10Y23/SN20;X10Y23/SN20/Q3;1;X10Y24/B7;X10Y24/B7/S121;1;X10Y23/Q3;;1;X10Y23/W100;X10Y23/W100/Q3;1;X9Y23/N200;X9Y23/N200/W101;1;X9Y23/A0;X9Y23/A0/N200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr commandIndex"
          }
        },
        "scr.commandIndex_DFFSE_Q_1_D_LUT3_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 9703 ] ,
          "attributes": {
            "ROUTING": "X10Y23/N230;X10Y23/N230/F3;1;X10Y22/W230;X10Y22/W230/N231;1;X9Y22/S230;X9Y22/S230/W231;1;X9Y23/A4;X9Y23/A4/S231;1;X10Y23/F3;;1;X10Y23/B4;X10Y23/B4/F3;1;X10Y23/XD3;X10Y23/XD3/F3;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex[3]": {
          "hide_name": 0,
          "bits": [ 9697 ] ,
          "attributes": {
            "ROUTING": "X9Y24/N230;X9Y24/N230/W231;1;X9Y24/C3;X9Y24/C3/N230;1;X8Y23/X04;X8Y23/X04/W252;1;X8Y23/B3;X8Y23/B3/X04;1;X10Y23/EW10;X10Y23/EW10/Q5;1;X9Y23/B0;X9Y23/B0/W111;1;X10Y23/EW20;X10Y23/EW20/Q5;1;X9Y23/D6;X9Y23/D6/W121;1;X10Y24/C4;X10Y24/C4/S131;1;X10Y23/A5;X10Y23/A5/Q5;1;X9Y23/A5;X9Y23/A5/W251;1;X10Y24/E270;X10Y24/E270/S131;1;X10Y24/D0;X10Y24/D0/E270;1;X10Y23/S100;X10Y23/S100/Q5;1;X10Y24/A6;X10Y24/A6/S101;1;X10Y23/B3;X10Y23/B3/S130;1;X10Y24/C1;X10Y24/C1/W230;1;X9Y24/N270;X9Y24/N270/W271;1;X9Y24/D6;X9Y24/D6/N270;1;X10Y23/C7;X10Y23/C7/X08;1;X10Y24/W270;X10Y24/W270/S131;1;X8Y24/X04;X8Y24/X04/W272;1;X8Y24/C0;X8Y24/C0/X04;1;X10Y23/W250;X10Y23/W250/Q5;1;X9Y23/A1;X9Y23/A1/W251;1;X10Y23/X08;X10Y23/X08/Q5;1;X10Y23/C6;X10Y23/C6/X08;1;X9Y24/X06;X9Y24/X06/W231;1;X9Y24/A7;X9Y24/A7/X06;1;X10Y24/W230;X10Y24/W230/S131;1;X8Y24/X06;X8Y24/X06/W232;1;X8Y24/C5;X8Y24/C5/X06;1;X10Y23/Q5;;1;X10Y23/S130;X10Y23/S130/Q5;1;X10Y24/C7;X10Y24/C7/S131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr commandIndex"
          }
        },
        "scr.commandIndex_DFFSE_Q_1_D_LUT3_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 9695 ] ,
          "attributes": {
            "ROUTING": "X9Y23/X04;X9Y23/X04/F5;1;X9Y23/D7;X9Y23/D7/X04;1;X9Y23/F5;;1;X9Y23/X08;X9Y23/X08/F5;1;X9Y23/C4;X9Y23/C4/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I2_LUT4_F_1_I3[1]": {
          "hide_name": 0,
          "bits": [ 9692 ] ,
          "attributes": {
            "ROUTING": "X8Y23/E100;X8Y23/E100/F3;1;X8Y23/E220;X8Y23/E220/E100;1;X8Y23/C7;X8Y23/C7/E220;1;X8Y24/E260;X8Y24/E260/S261;1;X8Y24/D2;X8Y24/D2/E260;1;X9Y23/S270;X9Y23/S270/E131;1;X9Y24/B4;X9Y24/B4/S271;1;X8Y23/E130;X8Y23/E130/F3;1;X9Y23/B3;X9Y23/B3/E131;1;X8Y23/F3;;1;X8Y24/D3;X8Y24/D3/E260;1;X8Y23/S260;X8Y23/S260/E130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex[5]": {
          "hide_name": 0,
          "bits": [ 9686 ] ,
          "attributes": {
            "ROUTING": "X10Y23/S250;X10Y23/S250/E111;1;X10Y24/A1;X10Y24/A1/S251;1;X8Y24/A5;X8Y24/A5/S211;1;X9Y24/B2;X9Y24/B2/S231;1;X8Y24/C3;X8Y24/C3/X02;1;X9Y23/A2;X9Y23/A2/N130;1;X8Y23/B7;X8Y23/B7/W111;1;X10Y23/S210;X10Y23/S210/E111;1;X10Y24/B0;X10Y24/B0/S211;1;X10Y23/A7;X10Y23/A7/E111;1;X10Y24/A7;X10Y24/A7/X06;1;X9Y23/N130;X9Y23/N130/Q3;1;X9Y23/A3;X9Y23/A3/N130;1;X9Y24/W230;X9Y24/W230/S231;1;X8Y24/N230;X8Y24/N230/W231;1;X8Y24/C2;X8Y24/C2/N230;1;X10Y23/A4;X10Y23/A4/E111;1;X9Y24/X02;X9Y24/X02/S231;1;X9Y24/A3;X9Y24/A3/X02;1;X9Y23/W130;X9Y23/W130/Q3;1;X9Y23/B6;X9Y23/B6/W130;1;X8Y23/S210;X8Y23/S210/W111;1;X8Y24/X02;X8Y24/X02/S211;1;X8Y24/A0;X8Y24/A0/X02;1;X9Y24/E230;X9Y24/E230/S231;1;X10Y24/X06;X10Y24/X06/E231;1;X10Y24/A4;X10Y24/A4/X06;1;X9Y23/EW10;X9Y23/EW10/Q3;1;X10Y23/A6;X10Y23/A6/E111;1;X9Y23/Q3;;1;X9Y23/S230;X9Y23/S230/Q3;1;X9Y24/X08;X9Y24/X08/S231;1;X9Y24/B6;X9Y24/B6/X08;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr commandIndex"
          }
        },
        "scr.commandIndex_DFFSE_Q_1_D[1]": {
          "hide_name": 0,
          "bits": [ 9684 ] ,
          "attributes": {
            "ROUTING": "X9Y23/B5;X9Y23/B5/F3;1;X9Y23/B4;X9Y23/B4/F3;1;X9Y23/XD3;X9Y23/XD3/F3;1;X9Y23/F3;;1;X9Y23/B1;X9Y23/B1/F3;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex[7]": {
          "hide_name": 0,
          "bits": [ 9679 ] ,
          "attributes": {
            "ROUTING": "X8Y24/A3;X8Y24/A3/X05;1;X8Y24/E130;X8Y24/E130/Q2;1;X8Y24/A7;X8Y24/A7/E130;1;X8Y24/EW10;X8Y24/EW10/Q2;1;X9Y24/A1;X9Y24/A1/E111;1;X8Y24/Q2;;1;X8Y24/X05;X8Y24/X05/Q2;1;X8Y24/A2;X8Y24/A2/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr commandIndex"
          }
        },
        "scr.commandIndex_DFFSE_Q_1_D[3]": {
          "hide_name": 0,
          "bits": [ 9670 ] ,
          "attributes": {
            "ROUTING": "X9Y24/N220;X9Y24/N220/E221;1;X9Y23/C7;X9Y23/C7/N221;1;X10Y23/D2;X10Y23/D2/N221;1;X10Y24/D7;X10Y24/D7/E222;1;X8Y24/E100;X8Y24/E100/F2;1;X9Y24/S240;X9Y24/S240/E101;1;X9Y24/B0;X9Y24/B0/S240;1;X8Y23/E230;X8Y23/E230/N131;1;X9Y23/X06;X9Y23/X06/E231;1;X9Y23/D1;X9Y23/D1/X06;1;X10Y24/D6;X10Y24/D6/E222;1;X8Y24/N130;X8Y24/N130/F2;1;X8Y24/E240;X8Y24/E240/N130;1;X9Y24/C4;X9Y24/C4/E241;1;X10Y24/N220;X10Y24/N220/E222;1;X10Y23/C4;X10Y23/C4/N221;1;X10Y24/D3;X10Y24/D3/E222;1;X8Y24/D5;X8Y24/D5/F2;1;X8Y24/XD2;X8Y24/XD2/F2;1;X10Y24/D1;X10Y24/D1/E222;1;X8Y24/F2;;1;X8Y24/E220;X8Y24/E220/F2;1;X10Y24/D4;X10Y24/D4/E222;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex[6]": {
          "hide_name": 0,
          "bits": [ 9667 ] ,
          "attributes": {
            "ROUTING": "X8Y24/B2;X8Y24/B2/X01;1;X9Y23/X01;X9Y23/X01/W201;1;X9Y23/A6;X9Y23/A6/X01;1;X9Y24/W200;X9Y24/W200/S201;1;X9Y24/A6;X9Y24/A6/W200;1;X10Y23/S200;X10Y23/S200/Q0;1;X10Y24/X01;X10Y24/X01/S201;1;X10Y24/A0;X10Y24/A0/X01;1;X9Y23/S200;X9Y23/S200/W201;1;X9Y24/E200;X9Y24/E200/S201;1;X9Y24/A2;X9Y24/A2/E200;1;X8Y23/W200;X8Y23/W200/W202;1;X8Y23/A7;X8Y23/A7/W200;1;X10Y23/Q0;;1;X10Y23/W200;X10Y23/W200/Q0;1;X8Y23/S200;X8Y23/S200/W202;1;X8Y24/X01;X8Y24/X01/S201;1;X8Y24/B3;X8Y24/B3/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr commandIndex"
          }
        },
        "scr.commandIndex_DFFSE_Q_1_D[2]": {
          "hide_name": 0,
          "bits": [ 9661 ] ,
          "attributes": {
            "ROUTING": "X8Y23/S130;X8Y23/S130/F7;1;X8Y24/C7;X8Y24/C7/S131;1;X9Y23/C1;X9Y23/C1/E121;1;X9Y23/C5;X9Y23/C5/E121;1;X10Y23/S220;X10Y23/S220/E221;1;X10Y24/C6;X10Y24/C6/S221;1;X9Y23/E260;X9Y23/E260/E121;1;X10Y23/C2;X10Y23/C2/E261;1;X9Y24/E260;X9Y24/E260/S261;1;X10Y24/C3;X10Y24/C3/E261;1;X9Y23/E220;X9Y23/E220/E121;1;X10Y23/D0;X10Y23/D0/E221;1;X10Y23/XD0;X10Y23/XD0/D0;1;X8Y23/F7;;1;X8Y23/EW20;X8Y23/EW20/F7;1;X9Y23/S260;X9Y23/S260/E121;1;X9Y24/C1;X9Y24/C1/S261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.state_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 9659 ] ,
          "attributes": {
            "ROUTING": "X10Y23/CE1;X10Y23/CE1/X05;1;X10Y23/CE0;X10Y23/CE0/X05;1;X9Y23/X05;X9Y23/X05/E201;1;X9Y23/CE1;X9Y23/CE1/X05;1;X6Y24/E270;X6Y24/E270/S131;1;X8Y24/CE1;X8Y24/CE1/E272;1;X8Y23/E200;X8Y23/E200/E252;1;X10Y23/X05;X10Y23/X05/E202;1;X10Y23/CE2;X10Y23/CE2/X05;1;X6Y23/S130;X6Y23/S130/F5;1;X6Y23/B2;X6Y23/B2/S130;1;X6Y23/F5;;1;X6Y23/E250;X6Y23/E250/F5;1;X8Y23/S250;X8Y23/S250/E252;1;X8Y24/E250;X8Y24/E250/S251;1;X10Y24/X04;X10Y24/X04/E252;1;X10Y24/B2;X10Y24/B2/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber[3]": {
          "hide_name": 0,
          "bits": [ 9656 ] ,
          "attributes": {
            "ROUTING": "X7Y24/X01;X7Y24/X01/Q2;1;X7Y24/A0;X7Y24/A0/X01;1;X7Y24/Q2;;1;X7Y24/N130;X7Y24/N130/Q2;1;X7Y24/A3;X7Y24/A3/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:34.13-34.22",
            "hdlname": "scr bitNumber"
          }
        },
        "scr.bitNumber_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 9655 ] ,
          "attributes": {
            "ROUTING": "X7Y24/F0;;1;X7Y24/D2;X7Y24/D2/F0;1;X7Y24/XD2;X7Y24/XD2/D2;1"
          }
        },
        "scr.dc_DFFSE_Q_CE[3]": {
          "hide_name": 0,
          "bits": [ 9652 ] ,
          "attributes": {
            "ROUTING": "X7Y24/S240;X7Y24/S240/E241;1;X7Y25/X05;X7Y25/X05/S241;1;X7Y25/CE1;X7Y25/CE1/X05;1;X5Y24/W100;X5Y24/W100/F5;1;X4Y24/C7;X4Y24/C7/W101;1;X6Y24/E240;X6Y24/E240/E101;1;X7Y24/X07;X7Y24/X07/E241;1;X7Y24/D7;X7Y24/D7/X07;1;X5Y24/F5;;1;X5Y24/E100;X5Y24/E100/F5;1;X6Y24/D2;X6Y24/D2/E101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.cs_DFFE_Q_CE[1]": {
          "hide_name": 0,
          "bits": [ 9648 ] ,
          "attributes": {
            "ROUTING": "X2Y21/N820;X2Y21/N820/N272;1;X2Y17/W820;X2Y17/W820/N824;1;X1Y17/S270;X1Y17/S270/E824;1;X1Y19/LSR0;X1Y19/LSR0/S272;1;X4Y24/E250;X4Y24/E250/S251;1;X5Y24/X08;X5Y24/X08/E251;1;X5Y24/CE1;X5Y24/CE1/X08;1;X2Y21/LSR1;X2Y21/LSR1/W211;1;X2Y20/LSR0;X2Y20/LSR0/W211;1;X1Y24/LSR0;X1Y24/LSR0/X08;1;X1Y23/N210;X1Y23/N210/W212;1;X1Y21/N210;X1Y21/N210/N212;1;X1Y19/X08;X1Y19/X08/N212;1;X1Y19/LSR2;X1Y19/LSR2/X08;1;X3Y21/W210;X3Y21/W210/N212;1;X2Y21/LSR2;X2Y21/LSR2/W211;1;X1Y20/LSR2;X1Y20/LSR2/W211;1;X1Y24/LSR2;X1Y24/LSR2/X08;1;X2Y20/X08;X2Y20/X08/N211;1;X2Y20/LSR2;X2Y20/LSR2/X08;1;X5Y24/X06;X5Y24/X06/E212;1;X5Y24/A5;X5Y24/A5/X06;1;X3Y21/N210;X3Y21/N210/N212;1;X3Y20/W210;X3Y20/W210/N211;1;X1Y20/LSR1;X1Y20/LSR1/W212;1;X2Y23/N270;X2Y23/N270/W131;1;X2Y22/LSR2;X2Y22/LSR2/N271;1;X3Y22/LSR1;X3Y22/LSR1/X08;1;X1Y23/S210;X1Y23/S210/W212;1;X1Y24/X08;X1Y24/X08/S211;1;X1Y24/LSR1;X1Y24/LSR1/X08;1;X5Y24/E210;X5Y24/E210/E212;1;X6Y24/B7;X6Y24/B7/E211;1;X3Y22/X08;X3Y22/X08/N211;1;X3Y22/LSR0;X3Y22/LSR0/X08;1;X2Y23/S270;X2Y23/S270/W131;1;X2Y24/LSR0;X2Y24/LSR0/S271;1;X4Y23/S250;X4Y23/S250/E111;1;X4Y24/B7;X4Y24/B7/S251;1;X5Y24/E240;X5Y24/E240/E212;1;X7Y24/E240;X7Y24/E240/E242;1;X7Y24/B7;X7Y24/B7/E240;1;X2Y21/N210;X2Y21/N210/N212;1;X2Y20/W210;X2Y20/W210/N211;1;X1Y20/LSR0;X1Y20/LSR0/W211;1;X3Y23/W130;X3Y23/W130/F1;1;X3Y23/E270;X3Y23/E270/W130;1;X4Y23/LSR2;X4Y23/LSR2/E271;1;X3Y23/S210;X3Y23/S210/F1;1;X3Y24/E210;X3Y24/E210/S211;1;X4Y24/LSR0;X4Y24/LSR0/E211;1;X6Y24/E250;X6Y24/E250/S251;1;X7Y24/A6;X7Y24/A6/E251;1;X2Y23/S250;X2Y23/S250/W111;1;X2Y24/X06;X2Y24/X06/S251;1;X2Y24/LSR2;X2Y24/LSR2/X06;1;X3Y23/N210;X3Y23/N210/F1;1;X3Y21/X06;X3Y21/X06/N212;1;X3Y21/LSR2;X3Y21/LSR2/X06;1;X3Y23/W210;X3Y23/W210/F1;1;X2Y23/LSR1;X2Y23/LSR1/W211;1;X1Y22/LSR2;X1Y22/LSR2/W211;1;X2Y22/W210;X2Y22/W210/N211;1;X1Y22/LSR0;X1Y22/LSR0/W211;1;X2Y23/N210;X2Y23/N210/W111;1;X2Y21/X08;X2Y21/X08/N212;1;X2Y21/LSR0;X2Y21/LSR0/X08;1;X4Y23/E250;X4Y23/E250/E111;1;X6Y23/S250;X6Y23/S250/E252;1;X6Y24/B6;X6Y24/B6/S251;1;X3Y23/F1;;1;X3Y23/EW10;X3Y23/EW10/F1;1;X2Y23/W210;X2Y23/W210/W111;1;X1Y23/LSR1;X1Y23/LSR1/W211;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dc_DFFSE_Q_CE[0]": {
          "hide_name": 0,
          "bits": [ 9646 ] ,
          "attributes": {
            "ROUTING": "X7Y24/EW10;X7Y24/EW10/F3;1;X6Y24/S210;X6Y24/S210/W111;1;X6Y24/A6;X6Y24/A6/S210;1;X7Y24/F3;;1;X7Y24/X06;X7Y24/X06/F3;1;X7Y24/A7;X7Y24/A7/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9642 ] ,
          "attributes": {
            "ROUTING": "X7Y24/F5;;1;X7Y24/XD5;X7Y24/XD5/F5;1"
          }
        },
        "scr.dc_DFFSE_Q_CE[2]": {
          "hide_name": 0,
          "bits": [ 9640 ] ,
          "attributes": {
            "ROUTING": "X11Y24/S250;X11Y24/S250/E111;1;X11Y25/X06;X11Y25/X06/S251;1;X11Y25/CE2;X11Y25/CE2/X06;1;X9Y25/CE2;X9Y25/CE2/X07;1;X7Y24/D4;X7Y24/D4/X02;1;X7Y24/B6;X7Y24/B6/X05;1;X9Y24/S250;X9Y24/S250/W111;1;X9Y25/X06;X9Y25/X06/S251;1;X9Y25/CE0;X9Y25/CE0/X06;1;X10Y24/N130;X10Y24/N130/F2;1;X10Y24/S240;X10Y24/S240/N130;1;X10Y25/X05;X10Y25/X05/S241;1;X10Y25/CE0;X10Y25/CE0/X05;1;X7Y24/X02;X7Y24/X02/W212;1;X7Y24/C1;X7Y24/C1/X02;1;X9Y24/W210;X9Y24/W210/W111;1;X7Y24/B5;X7Y24/B5/W212;1;X9Y25/CE1;X9Y25/CE1/X07;1;X8Y24/S220;X8Y24/S220/W221;1;X8Y25/X07;X8Y25/X07/S221;1;X8Y25/CE2;X8Y25/CE2/X07;1;X7Y24/LSR1;X7Y24/LSR1/X05;1;X10Y24/EW10;X10Y24/EW10/F2;1;X9Y24/S220;X9Y24/S220/W121;1;X9Y25/X07;X9Y25/X07/S221;1;X10Y24/F2;;1;X10Y24/EW20;X10Y24/EW20/F2;1;X9Y24/W220;X9Y24/W220/W121;1;X7Y24/X05;X7Y24/X05/W222;1;X7Y24/C7;X7Y24/C7/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber[0]": {
          "hide_name": 0,
          "bits": [ 9639 ] ,
          "attributes": {
            "ROUTING": "X8Y25/D2;X8Y25/D2/E201;1;X8Y25/D3;X8Y25/D3/E201;1;X7Y24/X08;X7Y24/X08/Q5;1;X7Y24/D0;X7Y24/D0/X08;1;X7Y24/D3;X7Y24/D3/W130;1;X7Y25/E200;X7Y25/E200/S101;1;X8Y25/D0;X8Y25/D0/E201;1;X7Y24/S100;X7Y24/S100/Q5;1;X7Y24/B1;X7Y24/B1/S100;1;X7Y24/N100;X7Y24/N100/Q5;1;X7Y24/C4;X7Y24/C4/N100;1;X8Y25/D4;X8Y25/D4/E201;1;X7Y24/W130;X7Y24/W130/Q5;1;X7Y24/Q5;;1;X7Y24/A5;X7Y24/A5/Q5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:34.13-34.22",
            "hdlname": "scr bitNumber"
          }
        },
        "scr.bitNumber[1]": {
          "hide_name": 0,
          "bits": [ 9637 ] ,
          "attributes": {
            "ROUTING": "X7Y24/W230;X7Y24/W230/W100;1;X7Y24/C0;X7Y24/C0/W230;1;X7Y24/E130;X7Y24/E130/Q1;1;X7Y24/C3;X7Y24/C3/E130;1;X7Y24/W100;X7Y24/W100/Q1;1;X7Y24/B4;X7Y24/B4/W100;1;X8Y25/C0;X8Y25/C0/X02;1;X8Y25/X08;X8Y25/X08/S211;1;X8Y25/C4;X8Y25/C4/X08;1;X8Y25/X02;X8Y25/X02/S211;1;X8Y25/C2;X8Y25/C2/X02;1;X7Y24/A1;X7Y24/A1/E210;1;X7Y24/Q1;;1;X7Y24/E210;X7Y24/E210/Q1;1;X8Y24/S210;X8Y24/S210/E211;1;X8Y25/B3;X8Y25/B3/S211;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:34.13-34.22",
            "hdlname": "scr bitNumber"
          }
        },
        "scr.bitNumber_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9636 ] ,
          "attributes": {
            "ROUTING": "X7Y24/F1;;1;X7Y24/XD1;X7Y24/XD1/F1;1"
          }
        },
        "scr.bitNumber[2]": {
          "hide_name": 0,
          "bits": [ 9634 ] ,
          "attributes": {
            "ROUTING": "X7Y24/W250;X7Y24/W250/S130;1;X7Y24/B0;X7Y24/B0/W250;1;X7Y24/E100;X7Y24/E100/Q4;1;X7Y24/A4;X7Y24/A4/E100;1;X7Y24/S130;X7Y24/S130/Q4;1;X7Y24/B3;X7Y24/B3/S130;1;X7Y24/Q4;;1;X7Y24/SN10;X7Y24/SN10/Q4;1;X7Y25/E250;X7Y25/E250/S111;1;X8Y25/A6;X8Y25/A6/E251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr bitNumber"
          }
        },
        "scr.bitNumber_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9632 ] ,
          "attributes": {
            "ROUTING": "X7Y24/F4;;1;X7Y24/XD4;X7Y24/XD4/F4;1"
          }
        },
        "scr.bitNumber_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9631 ] ,
          "attributes": {
            "ROUTING": "X7Y24/CE2;X7Y24/CE2/N211;1;X7Y24/CE0;X7Y24/CE0/N211;1;X7Y25/S100;X7Y25/S100/N828;1;X7Y25/N210;X7Y25/N210/S100;1;X7Y24/CE1;X7Y24/CE1/N211;1;X7Y24/F7;;1;X7Y24/S820;X7Y24/S820/F7;1"
          }
        },
        "mr.state_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 9626 ] ,
          "attributes": {
            "ROUTING": "X10Y22/F6;;1;X10Y22/X07;X10Y22/X07/F6;1;X10Y22/LSR2;X10Y22/LSR2/X07;1"
          }
        },
        "mr.state_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 9625 ] ,
          "attributes": {
            "ROUTING": "X10Y22/F4;;1;X10Y22/XD4;X10Y22/XD4/F4;1"
          }
        },
        "mr.state_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9621 ] ,
          "attributes": {
            "ROUTING": "X10Y20/F0;;1;X10Y20/D1;X10Y20/D1/F0;1;X10Y20/XD1;X10Y20/XD1/D1;1"
          }
        },
        "mr.state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9620 ] ,
          "attributes": {
            "ROUTING": "X10Y20/S260;X10Y20/S260/F6;1;X10Y22/X05;X10Y22/X05/S262;1;X10Y22/CE2;X10Y22/CE2/X05;1;X10Y20/CE0;X10Y20/CE0/X07;1;X10Y20/F6;;1;X10Y20/X07;X10Y20/X07/F6;1"
          }
        },
        "mr.counter_DFFRE_Q_CE[1]": {
          "hide_name": 0,
          "bits": [ 9617 ] ,
          "attributes": {
            "ROUTING": "X10Y20/B0;X10Y20/B0/S100;1;X9Y20/B6;X9Y20/B6/W111;1;X10Y22/E240;X10Y22/E240/S241;1;X10Y22/B6;X10Y22/B6/E240;1;X9Y20/B2;X9Y20/B2/W111;1;X10Y20/EW10;X10Y20/EW10/Q1;1;X9Y20/B0;X9Y20/B0/W111;1;X10Y20/S100;X10Y20/S100/Q1;1;X10Y21/S240;X10Y21/S240/S101;1;X10Y22/X03;X10Y22/X03/S241;1;X10Y22/B4;X10Y22/B4/X03;1;X10Y20/Q1;;1;X10Y20/N130;X10Y20/N130/Q1;1;X10Y20/C6;X10Y20/C6/N130;1",
            "hdlname": "mr state",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:72.15-72.20",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "mr.counter_DFFRE_Q_CE[0]": {
          "hide_name": 0,
          "bits": [ 9615 ] ,
          "attributes": {
            "ROUTING": "X10Y22/E100;X10Y22/E100/Q4;1;X10Y22/A4;X10Y22/A4/E100;1;X10Y20/E240;X10Y20/E240/N242;1;X10Y20/B6;X10Y20/B6/E240;1;X10Y20/X03;X10Y20/X03/N242;1;X10Y20/A0;X10Y20/A0/X03;1;X9Y20/X07;X9Y20/X07/W241;1;X9Y20/A2;X9Y20/A2/X07;1;X10Y22/E130;X10Y22/E130/Q4;1;X10Y22/A6;X10Y22/A6/E130;1;X9Y20/A0;X9Y20/A0/X03;1;X10Y22/Q4;;1;X10Y22/N240;X10Y22/N240/Q4;1;X10Y20/W240;X10Y20/W240/N242;1;X9Y20/X03;X9Y20/X03/W241;1;X9Y20/A6;X9Y20/A6/X03;1",
            "hdlname": "mr state",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:72.15-72.20",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "mr.requestingMemory_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9612 ] ,
          "attributes": {
            "ROUTING": "X9Y20/F6;;1;X9Y20/C1;X9Y20/C1/F6;1;X9Y20/XD1;X9Y20/XD1/C1;1"
          }
        },
        "mr.requestingMemory_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9611 ] ,
          "attributes": {
            "ROUTING": "X9Y20/F2;;1;X9Y20/X05;X9Y20/X05/F2;1;X9Y20/CE0;X9Y20/CE0/X05;1"
          }
        },
        "mr.state_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 9578 ] ,
          "attributes": {
            "ROUTING": "X5Y16/W210;X5Y16/W210/W212;1;X4Y16/CE1;X4Y16/CE1/W211;1;X5Y17/W810;X5Y17/W810/W212;1;X2Y17/E210;X2Y17/E210/E818;1;X3Y17/CE1;X3Y17/CE1/E211;1;X4Y19/N200;X4Y19/N200/W201;1;X4Y17/X05;X4Y17/X05/N202;1;X4Y17/CE0;X4Y17/CE0/X05;1;X7Y17/W210;X7Y17/W210/W212;1;X6Y17/CE2;X6Y17/CE2/W211;1;X4Y16/X05;X4Y16/X05/N202;1;X4Y16/CE0;X4Y16/CE0/X05;1;X3Y20/N210;X3Y20/N210/W212;1;X3Y18/N210;X3Y18/N210/N212;1;X3Y17/CE0;X3Y17/CE0/N211;1;X3Y19/CE2;X3Y19/CE2/W212;1;X6Y20/N200;X6Y20/N200/W201;1;X6Y18/N210;X6Y18/N210/N202;1;X6Y16/CE1;X6Y16/CE1/N212;1;X5Y16/CE2;X5Y16/CE2/W212;1;X5Y19/W200;X5Y19/W200/N201;1;X3Y19/X05;X3Y19/X05/W202;1;X3Y19/CE0;X3Y19/CE0/X05;1;X4Y19/CE1;X4Y19/CE1/W211;1;X4Y17/CE1;X4Y17/CE1/X07;1;X3Y19/CE1;X3Y19/CE1/W212;1;X5Y20/N200;X5Y20/N200/W202;1;X5Y18/N200;X5Y18/N200/N202;1;X5Y16/X05;X5Y16/X05/N202;1;X5Y16/CE0;X5Y16/CE0/X05;1;X5Y20/X05;X5Y20/X05/W202;1;X5Y20/CE2;X5Y20/CE2/X05;1;X5Y18/W200;X5Y18/W200/N202;1;X4Y18/N200;X4Y18/N200/W201;1;X4Y17/X07;X4Y17/X07/W241;1;X4Y17/CE2;X4Y17/CE2/X07;1;X5Y19/X05;X5Y19/X05/W202;1;X5Y19/CE0;X5Y19/CE0/X05;1;X9Y19/W200;X9Y19/W200/N201;1;X7Y19/W200;X7Y19/W200/W202;1;X5Y19/W210;X5Y19/W210/W202;1;X4Y19/CE2;X4Y19/CE2/W211;1;X9Y20/W200;X9Y20/W200/F0;1;X7Y20/W200;X7Y20/W200/W202;1;X5Y20/W210;X5Y20/W210/W202;1;X4Y20/CE1;X4Y20/CE1/W211;1;X9Y16/W210;X9Y16/W210/N212;1;X7Y16/W210;X7Y16/W210/W212;1;X5Y16/CE1;X5Y16/CE1/W212;1;X9Y20/F0;;1;X9Y20/N200;X9Y20/N200/F0;1;X9Y18/N210;X9Y18/N210/N202;1;X9Y17/W210;X9Y17/W210/N211;1;X7Y17/W240;X7Y17/W240/W212;1;X5Y17/W240;X5Y17/W240/W242;1;X3Y17/X07;X3Y17/X07/W242;1;X3Y17/CE2;X3Y17/CE2/X07;1"
          }
        },
        "mr.grantedAccess_DFFRE_Q_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9574 ] ,
          "attributes": {
            "ROUTING": "X9Y16/F7;;1;X9Y16/X04;X9Y16/X04/F7;1;X9Y16/C1;X9Y16/C1/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "mr.grantedAccess_DFFRE_Q_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9573 ] ,
          "attributes": {
            "ROUTING": "X10Y16/F3;;1;X10Y16/W230;X10Y16/W230/F3;1;X9Y16/B1;X9Y16/B1/W231;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "mr.grantedAccess_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 9570 ] ,
          "attributes": {
            "ROUTING": "X9Y16/F1;;1;X9Y16/XD1;X9Y16/XD1/F1;1"
          }
        },
        "mr.counter_DFFRE_Q_CE_LUT4_F_I0_LUT3_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 9560 ] ,
          "attributes": {
            "ROUTING": "X10Y21/F5;;1;X10Y21/N130;X10Y21/N130/F5;1;X10Y21/C6;X10Y21/C6/N130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "mr.counter_DFFRE_Q_CE_LUT4_F_I0_LUT3_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 9559 ] ,
          "attributes": {
            "ROUTING": "X10Y22/F5;;1;X10Y22/N100;X10Y22/N100/F5;1;X10Y21/B6;X10Y21/B6/N101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "mr.counter_DFFRE_Q_CE_LUT4_F_I0_LUT3_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 9558 ] ,
          "attributes": {
            "ROUTING": "X9Y21/F4;;1;X9Y21/EW10;X9Y21/EW10/F4;1;X10Y21/A6;X10Y21/A6/E111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "mr.counter_DFFRE_Q_CE_LUT4_F_I0_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9556 ] ,
          "attributes": {
            "ROUTING": "X11Y19/F5;;1;X11Y19/W100;X11Y19/W100/F5;1;X10Y19/C0;X10Y19/C0/W101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "mr.counter_DFFRE_Q_CE_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 9554 ] ,
          "attributes": {
            "ROUTING": "X10Y21/F6;;1;X10Y21/N100;X10Y21/N100/F6;1;X10Y20/D2;X10Y20/D2/N101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "mr.counter_DFFRE_Q_CE_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 9553 ] ,
          "attributes": {
            "ROUTING": "X10Y19/F0;;1;X10Y19/SN20;X10Y19/SN20/F0;1;X10Y20/W220;X10Y20/W220/S121;1;X10Y20/C2;X10Y20/C2/W220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "mr.counter_DFFRE_Q_CE_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9552 ] ,
          "attributes": {
            "ROUTING": "X10Y20/F4;;1;X10Y20/S130;X10Y20/S130/F4;1;X10Y20/B2;X10Y20/B2/S130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "mr.counter_DFFRE_Q_CE_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9551 ] ,
          "attributes": {
            "ROUTING": "X11Y20/F1;;1;X11Y20/W130;X11Y20/W130/F1;1;X10Y20/A2;X10Y20/A2/W131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "mr.counter_DFFRE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 9548 ] ,
          "attributes": {
            "ROUTING": "X10Y22/F2;;1;X10Y22/D1;X10Y22/D1/F2;1;X10Y22/XD1;X10Y22/XD1/D1;1"
          }
        },
        "mr.counter_DFFRE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 9545 ] ,
          "attributes": {
            "ROUTING": "X11Y22/F5;;1;X11Y22/XD5;X11Y22/XD5/F5;1"
          }
        },
        "mr.counter_DFFRE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 9542 ] ,
          "attributes": {
            "ROUTING": "X11Y22/F1;;1;X11Y22/B4;X11Y22/B4/F1;1;X11Y22/XD4;X11Y22/XD4/B4;1"
          }
        },
        "mr.counter[15]": {
          "hide_name": 0,
          "bits": [ 9540 ] ,
          "attributes": {
            "ROUTING": "X10Y22/E210;X10Y22/E210/Q1;1;X11Y22/B5;X11Y22/B5/E211;1;X10Y22/EW20;X10Y22/EW20/Q1;1;X11Y22/C1;X11Y22/C1/E121;1;X10Y22/X02;X10Y22/X02/Q1;1;X10Y22/A2;X10Y22/A2/X02;1;X10Y22/C7;X10Y22/C7/X06;1;X10Y22/Q1;;1;X10Y22/X06;X10Y22/X06/Q1;1;X10Y22/C5;X10Y22/C5/X06;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "mr counter"
          }
        },
        "mr.counter[16]": {
          "hide_name": 0,
          "bits": [ 9538 ] ,
          "attributes": {
            "ROUTING": "X10Y22/B7;X10Y22/B7/W211;1;X11Y22/S100;X11Y22/S100/Q5;1;X11Y22/W210;X11Y22/W210/S100;1;X10Y22/B5;X10Y22/B5/W211;1;X11Y22/X04;X11Y22/X04/Q5;1;X11Y22/B1;X11Y22/B1/X04;1;X11Y22/Q5;;1;X11Y22/A5;X11Y22/A5/Q5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "mr counter"
          }
        },
        "mr.counter[17]": {
          "hide_name": 0,
          "bits": [ 9536 ] ,
          "attributes": {
            "ROUTING": "X10Y22/A7;X10Y22/A7/W131;1;X11Y22/X03;X11Y22/X03/Q4;1;X11Y22/A1;X11Y22/A1/X03;1;X11Y22/Q4;;1;X11Y22/W130;X11Y22/W130/Q4;1;X10Y22/A5;X10Y22/A5/W131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "mr counter"
          }
        },
        "mr.counter_DFFRE_Q_6_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9532 ] ,
          "attributes": {
            "ROUTING": "X10Y21/X04;X10Y21/X04/N271;1;X10Y21/B1;X10Y21/B1/X04;1;X10Y22/F7;;1;X10Y22/N270;X10Y22/N270/F7;1;X10Y21/B7;X10Y21/B7/N271;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "mr.counter[18]": {
          "hide_name": 0,
          "bits": [ 9530 ] ,
          "attributes": {
            "ROUTING": "X10Y21/X01;X10Y21/X01/Q2;1;X10Y21/A1;X10Y21/A1/X01;1;X10Y21/E130;X10Y21/E130/Q2;1;X10Y21/A7;X10Y21/A7/E130;1;X10Y21/Q2;;1;X10Y21/S100;X10Y21/S100/Q2;1;X10Y21/D5;X10Y21/D5/S100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "mr counter"
          }
        },
        "mr.counter_DFFRE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 9528 ] ,
          "attributes": {
            "ROUTING": "X10Y21/F7;;1;X10Y21/A2;X10Y21/A2/F7;1;X10Y21/XD2;X10Y21/XD2/A2;1"
          }
        },
        "mr.counter_DFFRE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9525 ] ,
          "attributes": {
            "ROUTING": "X9Y21/F0;;1;X9Y21/D1;X9Y21/D1/F0;1;X9Y21/XD1;X9Y21/XD1/D1;1"
          }
        },
        "mr.counter_DFFRE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9522 ] ,
          "attributes": {
            "ROUTING": "X9Y21/F6;;1;X9Y21/C3;X9Y21/C3/F6;1;X9Y21/XD3;X9Y21/XD3/C3;1"
          }
        },
        "mr.counter_DFFRE_Q_6_D_LUT2_F_I1_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 9520 ] ,
          "attributes": {
            "ROUTING": "X10Y21/W100;X10Y21/W100/F1;1;X9Y21/C6;X9Y21/C6/W101;1;X10Y21/EW10;X10Y21/EW10/F1;1;X9Y21/B0;X9Y21/B0/W111;1;X10Y21/X02;X10Y21/X02/F1;1;X10Y21/D4;X10Y21/D4/X02;1;X10Y21/F1;;1;X10Y21/X06;X10Y21/X06/F1;1;X10Y21/D3;X10Y21/D3/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "mr.counter[19]": {
          "hide_name": 0,
          "bits": [ 9519 ] ,
          "attributes": {
            "ROUTING": "X9Y21/X02;X9Y21/X02/Q1;1;X9Y21/A0;X9Y21/A0/X02;1;X10Y21/C3;X10Y21/C3/E121;1;X10Y21/C5;X10Y21/C5/E121;1;X9Y21/W130;X9Y21/W130/Q1;1;X9Y21/B6;X9Y21/B6/W130;1;X9Y21/Q1;;1;X9Y21/EW20;X9Y21/EW20/Q1;1;X10Y21/C4;X10Y21/C4/E121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "mr counter"
          }
        },
        "mr.counter[20]": {
          "hide_name": 0,
          "bits": [ 9517 ] ,
          "attributes": {
            "ROUTING": "X10Y21/B5;X10Y21/B5/E231;1;X9Y21/X06;X9Y21/X06/Q3;1;X9Y21/A6;X9Y21/A6/X06;1;X10Y21/B4;X10Y21/B4/E231;1;X9Y21/Q3;;1;X9Y21/E230;X9Y21/E230/Q3;1;X10Y21/B3;X10Y21/B3/E231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "mr counter"
          }
        },
        "mr.counter[21]": {
          "hide_name": 0,
          "bits": [ 9514 ] ,
          "attributes": {
            "ROUTING": "X10Y21/E200;X10Y21/E200/Q0;1;X10Y21/A3;X10Y21/A3/E200;1;X10Y21/A5;X10Y21/A5/E100;1;X10Y21/Q0;;1;X10Y21/E100;X10Y21/E100/Q0;1;X10Y21/A4;X10Y21/A4/E100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "mr counter"
          }
        },
        "mr.counter_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9512 ] ,
          "attributes": {
            "ROUTING": "X10Y21/F3;;1;X10Y21/B0;X10Y21/B0/F3;1;X10Y21/XD0;X10Y21/XD0/B0;1"
          }
        },
        "mr.counter_DFFRE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 9508 ] ,
          "attributes": {
            "ROUTING": "X11Y17/F2;;1;X11Y17/XD2;X11Y17/XD2/F2;1"
          }
        },
        "mr.counter_DFFRE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 9505 ] ,
          "attributes": {
            "ROUTING": "X11Y17/F6;;1;X11Y17/C3;X11Y17/C3/F6;1;X11Y17/XD3;X11Y17/XD3/C3;1"
          }
        },
        "mr.counter_DFFRE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 9502 ] ,
          "attributes": {
            "ROUTING": "X11Y17/F7;;1;X11Y17/A5;X11Y17/A5/F7;1;X11Y17/XD5;X11Y17/XD5/A5;1"
          }
        },
        "mr.counter_DFFRE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 9499 ] ,
          "attributes": {
            "ROUTING": "X11Y19/F4;;1;X11Y19/XD4;X11Y19/XD4/F4;1"
          }
        },
        "mr.counter[0]": {
          "hide_name": 0,
          "bits": [ 9497 ] ,
          "attributes": {
            "ROUTING": "X11Y17/X05;X11Y17/X05/Q2;1;X11Y17/B6;X11Y17/B6/X05;1;X11Y19/D5;X11Y19/D5/S261;1;X11Y17/A2;X11Y17/A2/N130;1;X11Y17/N130;X11Y17/N130/Q2;1;X11Y17/C7;X11Y17/C7/N130;1;X11Y19/D6;X11Y19/D6/S261;1;X11Y17/Q2;;1;X11Y17/SN20;X11Y17/SN20/Q2;1;X11Y18/S260;X11Y18/S260/S121;1;X11Y19/D4;X11Y19/D4/S261;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:64.16-64.23",
            "hdlname": "mr counter"
          }
        },
        "mr.counter[1]": {
          "hide_name": 0,
          "bits": [ 9496 ] ,
          "attributes": {
            "ROUTING": "X11Y17/X06;X11Y17/X06/Q3;1;X11Y17/A6;X11Y17/A6/X06;1;X11Y17/W130;X11Y17/W130/Q3;1;X11Y17/B7;X11Y17/B7/W130;1;X11Y19/C5;X11Y19/C5/X08;1;X11Y19/C4;X11Y19/C4/X08;1;X11Y17/Q3;;1;X11Y17/S130;X11Y17/S130/Q3;1;X11Y18/S230;X11Y18/S230/S131;1;X11Y19/X08;X11Y19/X08/S231;1;X11Y19/C6;X11Y19/C6/X08;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:64.16-64.23",
            "hdlname": "mr counter"
          }
        },
        "mr.counter[2]": {
          "hide_name": 0,
          "bits": [ 9495 ] ,
          "attributes": {
            "ROUTING": "X11Y19/B5;X11Y19/B5/X01;1;X11Y17/E130;X11Y17/E130/Q5;1;X11Y17/A7;X11Y17/A7/E130;1;X11Y19/X07;X11Y19/X07/S201;1;X11Y19/B6;X11Y19/B6/X07;1;X11Y17/Q5;;1;X11Y17/S100;X11Y17/S100/Q5;1;X11Y18/S200;X11Y18/S200/S101;1;X11Y19/X01;X11Y19/X01/S201;1;X11Y19/B4;X11Y19/B4/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:64.16-64.23",
            "hdlname": "mr counter"
          }
        },
        "mr.counter[3]": {
          "hide_name": 0,
          "bits": [ 9494 ] ,
          "attributes": {
            "ROUTING": "X11Y19/A5;X11Y19/A5/E100;1;X11Y19/E130;X11Y19/E130/Q4;1;X11Y19/A6;X11Y19/A6/E130;1;X11Y19/Q4;;1;X11Y19/E100;X11Y19/E100/Q4;1;X11Y19/A4;X11Y19/A4/E100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:64.16-64.23",
            "hdlname": "mr counter"
          }
        },
        "mr.counter_DFFRE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 9491 ] ,
          "attributes": {
            "ROUTING": "X11Y20/F0;;1;X11Y20/XD0;X11Y20/XD0/F0;1"
          }
        },
        "mr.counter_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9489 ] ,
          "attributes": {
            "ROUTING": "X9Y22/F0;;1;X9Y22/D3;X9Y22/D3/F0;1;X9Y22/XD3;X9Y22/XD3/D3;1"
          }
        },
        "mr.counter_DFFRE_Q_D_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 9487 ] ,
          "attributes": {
            "ROUTING": "X9Y21/S220;X9Y21/S220/W121;1;X9Y22/X07;X9Y22/X07/S221;1;X9Y22/B0;X9Y22/B0/X07;1;X9Y21/W220;X9Y21/W220/W121;1;X9Y21/C2;X9Y21/C2/W220;1;X10Y21/F4;;1;X10Y21/EW20;X10Y21/EW20/F4;1;X9Y21/D5;X9Y21/D5/W121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "mr.counter[22]": {
          "hide_name": 0,
          "bits": [ 9486 ] ,
          "attributes": {
            "ROUTING": "X9Y22/X02;X9Y22/X02/Q3;1;X9Y22/A0;X9Y22/A0/X02;1;X9Y21/C5;X9Y21/C5/N111;1;X9Y22/SN10;X9Y22/SN10/Q3;1;X9Y21/C4;X9Y21/C4/N111;1;X9Y22/Q3;;1;X9Y22/N130;X9Y22/N130/Q3;1;X9Y21/B2;X9Y21/B2/N131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "mr counter"
          }
        },
        "mr.counter_DFFRE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 9482 ] ,
          "attributes": {
            "ROUTING": "X11Y20/F2;;1;X11Y20/XD2;X11Y20/XD2/F2;1"
          }
        },
        "mr.counter_DFFRE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 9479 ] ,
          "attributes": {
            "ROUTING": "X11Y20/F4;;1;X11Y20/XD4;X11Y20/XD4/F4;1"
          }
        },
        "mr.counter_DFFRE_Q_20_D_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 9477 ] ,
          "attributes": {
            "ROUTING": "X11Y19/S100;X11Y19/S100/F6;1;X11Y20/C2;X11Y20/C2/S101;1;X11Y20/D4;X11Y20/D4/S111;1;X11Y19/SN10;X11Y19/SN10/F6;1;X11Y20/B0;X11Y20/B0/S111;1;X11Y19/F6;;1;X11Y19/S130;X11Y19/S130/F6;1;X11Y20/S270;X11Y20/S270/S131;1;X11Y20/D3;X11Y20/D3/S270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "mr.counter[4]": {
          "hide_name": 0,
          "bits": [ 9476 ] ,
          "attributes": {
            "ROUTING": "X11Y20/S130;X11Y20/S130/Q0;1;X11Y20/B2;X11Y20/B2/S130;1;X11Y20/W100;X11Y20/W100/Q0;1;X11Y20/D1;X11Y20/D1/W100;1;X11Y20/C4;X11Y20/C4/N100;1;X11Y20/E100;X11Y20/E100/Q0;1;X11Y20/W220;X11Y20/W220/E100;1;X11Y20/C3;X11Y20/C3/W220;1;X11Y20/Q0;;1;X11Y20/N100;X11Y20/N100/Q0;1;X11Y20/A0;X11Y20/A0/N100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "mr counter"
          }
        },
        "mr.counter[5]": {
          "hide_name": 0,
          "bits": [ 9474 ] ,
          "attributes": {
            "ROUTING": "X11Y20/C1;X11Y20/C1/X01;1;X11Y20/N130;X11Y20/N130/Q2;1;X11Y20/A2;X11Y20/A2/N130;1;X11Y20/B4;X11Y20/B4/X01;1;X11Y20/Q2;;1;X11Y20/X01;X11Y20/X01/Q2;1;X11Y20/B3;X11Y20/B3/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "mr counter"
          }
        },
        "mr.counter[6]": {
          "hide_name": 0,
          "bits": [ 9472 ] ,
          "attributes": {
            "ROUTING": "X11Y20/A4;X11Y20/A4/X07;1;X11Y20/B1;X11Y20/B1/X07;1;X11Y20/Q4;;1;X11Y20/X07;X11Y20/X07/Q4;1;X11Y20/A3;X11Y20/A3/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "mr counter"
          }
        },
        "mr.counter_DFFRE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 9468 ] ,
          "attributes": {
            "ROUTING": "X11Y21/F7;;1;X11Y21/A5;X11Y21/A5/F7;1;X11Y21/XD5;X11Y21/XD5/A5;1"
          }
        },
        "mr.counter_DFFRE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 9465 ] ,
          "attributes": {
            "ROUTING": "X11Y21/F1;;1;X11Y21/B3;X11Y21/B3/F1;1;X11Y21/XD3;X11Y21/XD3/B3;1"
          }
        },
        "mr.counter_DFFRE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 9462 ] ,
          "attributes": {
            "ROUTING": "X11Y20/F5;;1;X11Y20/XD5;X11Y20/XD5/F5;1"
          }
        },
        "mr.counter_DFFRE_Q_17_D_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 9460 ] ,
          "attributes": {
            "ROUTING": "X11Y20/D7;X11Y20/D7/X02;1;X11Y20/S100;X11Y20/S100/F3;1;X11Y21/C1;X11Y21/C1/S101;1;X11Y20/SN20;X11Y20/SN20/F3;1;X11Y21/B7;X11Y21/B7/S121;1;X11Y20/F3;;1;X11Y20/X02;X11Y20/X02/F3;1;X11Y20/D5;X11Y20/D5/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "mr.counter[7]": {
          "hide_name": 0,
          "bits": [ 9459 ] ,
          "attributes": {
            "ROUTING": "X11Y21/E130;X11Y21/E130/Q5;1;X11Y21/A7;X11Y21/A7/E130;1;X11Y20/C7;X11Y20/C7/N111;1;X11Y21/W250;X11Y21/W250/Q5;1;X11Y21/B1;X11Y21/B1/W250;1;X11Y20/C5;X11Y20/C5/N111;1;X11Y21/Q5;;1;X11Y21/SN10;X11Y21/SN10/Q5;1;X11Y20/A1;X11Y20/A1/N111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "mr counter"
          }
        },
        "mr.counter[8]": {
          "hide_name": 0,
          "bits": [ 9457 ] ,
          "attributes": {
            "ROUTING": "X11Y21/A1;X11Y21/A1/N100;1;X11Y20/W200;X11Y20/W200/N101;1;X10Y20/D4;X10Y20/D4/W201;1;X11Y20/B7;X11Y20/B7/N101;1;X11Y21/Q3;;1;X11Y21/N100;X11Y21/N100/Q3;1;X11Y20/B5;X11Y20/B5/N101;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "mr counter"
          }
        },
        "mr.counter[9]": {
          "hide_name": 0,
          "bits": [ 9455 ] ,
          "attributes": {
            "ROUTING": "X11Y20/W250;X11Y20/W250/Q5;1;X10Y20/X08;X10Y20/X08/W251;1;X10Y20/C4;X10Y20/C4/X08;1;X11Y20/E130;X11Y20/E130/Q5;1;X11Y20/A7;X11Y20/A7/E130;1;X11Y20/Q5;;1;X11Y20/A5;X11Y20/A5/Q5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "mr counter"
          }
        },
        "mr.counter_DFFRE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 9451 ] ,
          "attributes": {
            "ROUTING": "X11Y21/F4;;1;X11Y21/XD4;X11Y21/XD4/F4;1"
          }
        },
        "mr.counter_DFFRE_Q_9_D_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 9449 ] ,
          "attributes": {
            "ROUTING": "X10Y22/B2;X10Y22/B2/X04;1;X11Y22/W270;X11Y22/W270/N271;1;X10Y22/X04;X10Y22/X04/W271;1;X10Y22/D7;X10Y22/D7/X04;1;X10Y23/E270;X10Y23/E270/S824;1;X11Y23/N270;X11Y23/N270/E271;1;X11Y22/E270;X11Y22/E270/N271;1;X11Y22/D1;X11Y22/D1/E270;1;X10Y19/F7;;1;X10Y19/S820;X10Y19/S820/F7;1;X10Y23/E240;X10Y23/E240/S824;1;X11Y23/N240;X11Y23/N240/E241;1;X11Y22/X05;X11Y22/X05/N241;1;X11Y22/C5;X11Y22/C5/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "mr.counter_DFFRE_Q_14_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9446 ] ,
          "attributes": {
            "ROUTING": "X11Y21/E250;X11Y21/E250/S111;1;X11Y21/B4;X11Y21/B4/E250;1;X11Y20/F7;;1;X11Y20/SN10;X11Y20/SN10/F7;1;X11Y21/B2;X11Y21/B2/S111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "mr.counter[10]": {
          "hide_name": 0,
          "bits": [ 9445 ] ,
          "attributes": {
            "ROUTING": "X11Y21/EW10;X11Y21/EW10/Q4;1;X10Y21/N250;X10Y21/N250/W111;1;X10Y20/B4;X10Y20/B4/N251;1;X11Y21/A4;X11Y21/A4/X07;1;X11Y21/Q4;;1;X11Y21/X07;X11Y21/X07/Q4;1;X11Y21/A2;X11Y21/A2/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "mr counter"
          }
        },
        "mr.counter_DFFRE_Q_13_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9442 ] ,
          "attributes": {
            "ROUTING": "X11Y19/X05;X11Y19/X05/N222;1;X11Y19/B7;X11Y19/B7/X05;1;X11Y21/F2;;1;X11Y21/N220;X11Y21/N220/F2;1;X11Y19/X03;X11Y19/X03/N222;1;X11Y19/B2;X11Y19/B2/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "mr.counter[11]": {
          "hide_name": 0,
          "bits": [ 9439 ] ,
          "attributes": {
            "ROUTING": "X11Y19/W200;X11Y19/W200/Q0;1;X11Y19/A7;X11Y19/A7/W200;1;X11Y19/EW10;X11Y19/EW10/Q0;1;X10Y19/B0;X10Y19/B0/W111;1;X11Y19/Q0;;1;X11Y19/N130;X11Y19/N130/Q0;1;X11Y19/A2;X11Y19/A2/N130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "mr counter"
          }
        },
        "mr.counter_DFFRE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 9437 ] ,
          "attributes": {
            "ROUTING": "X11Y19/F7;;1;X11Y19/A0;X11Y19/A0/F7;1;X11Y19/XD0;X11Y19/XD0/A0;1"
          }
        },
        "mr.counter_DFFRE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 9434 ] ,
          "attributes": {
            "ROUTING": "X10Y19/F1;;1;X10Y19/XD1;X10Y19/XD1/F1;1"
          }
        },
        "mr.counter_DFFRE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 9431 ] ,
          "attributes": {
            "ROUTING": "X10Y19/F5;;1;X10Y19/A4;X10Y19/A4/F5;1;X10Y19/XD4;X10Y19/XD4/A4;1"
          }
        },
        "mr.counter_DFFRE_Q_13_D_LUT2_F_I1_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 9429 ] ,
          "attributes": {
            "ROUTING": "X10Y19/D3;X10Y19/D3/W221;1;X10Y19/D7;X10Y19/D7/W221;1;X10Y19/B1;X10Y19/B1/X05;1;X11Y19/F2;;1;X11Y19/W220;X11Y19/W220/F2;1;X10Y19/X05;X10Y19/X05/W221;1;X10Y19/C5;X10Y19/C5/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "mr.counter[12]": {
          "hide_name": 0,
          "bits": [ 9427 ] ,
          "attributes": {
            "ROUTING": "X10Y19/A0;X10Y19/A0/N100;1;X10Y19/N100;X10Y19/N100/Q1;1;X10Y19/A1;X10Y19/A1/N100;1;X10Y19/N130;X10Y19/N130/Q1;1;X10Y19/C7;X10Y19/C7/N130;1;X10Y19/E130;X10Y19/E130/Q1;1;X10Y19/C3;X10Y19/C3/E130;1;X10Y19/Q1;;1;X10Y19/W100;X10Y19/W100/Q1;1;X10Y19/B5;X10Y19/B5/W100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "mr counter"
          }
        },
        "mr.counter[13]": {
          "hide_name": 0,
          "bits": [ 9425 ] ,
          "attributes": {
            "ROUTING": "X10Y19/E240;X10Y19/E240/Q4;1;X10Y19/B7;X10Y19/B7/E240;1;X10Y20/A4;X10Y20/A4/S101;1;X10Y19/E100;X10Y19/E100/Q4;1;X10Y19/A5;X10Y19/A5/E100;1;X10Y19/B3;X10Y19/B3/W240;1;X10Y19/Q4;;1;X10Y19/W240;X10Y19/W240/Q4;1;X10Y19/S100;X10Y19/S100/Q4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "mr counter"
          }
        },
        "mr.counter[14]": {
          "hide_name": 0,
          "bits": [ 9422 ] ,
          "attributes": {
            "ROUTING": "X10Y19/X02;X10Y19/X02/Q3;1;X10Y19/A3;X10Y19/A3/X02;1;X10Y19/S230;X10Y19/S230/Q3;1;X10Y21/S260;X10Y21/S260/S232;1;X10Y22/D5;X10Y22/D5/S261;1;X10Y19/Q3;;1;X10Y19/X06;X10Y19/X06/Q3;1;X10Y19/A7;X10Y19/A7/X06;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "mr counter"
          }
        },
        "mr.counter_DFFRE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 9420 ] ,
          "attributes": {
            "ROUTING": "X10Y19/F3;;1;X10Y19/XD3;X10Y19/XD3/F3;1"
          }
        },
        "mr.counter[23]": {
          "hide_name": 0,
          "bits": [ 9418 ] ,
          "attributes": {
            "ROUTING": "X9Y21/B4;X9Y21/B4/X01;1;X9Y21/N130;X9Y21/N130/Q2;1;X9Y21/A2;X9Y21/A2/N130;1;X9Y21/Q2;;1;X9Y21/X01;X9Y21/X01/Q2;1;X9Y21/B5;X9Y21/B5/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:64.16-64.23",
            "hdlname": "mr counter"
          }
        },
        "mr.counter_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9417 ] ,
          "attributes": {
            "ROUTING": "X9Y21/F2;;1;X9Y21/XD2;X9Y21/XD2/F2;1"
          }
        },
        "mr.counter[24]": {
          "hide_name": 0,
          "bits": [ 9415 ] ,
          "attributes": {
            "ROUTING": "X9Y21/A5;X9Y21/A5/Q5;1;X9Y21/Q5;;1;X9Y21/E100;X9Y21/E100/Q5;1;X9Y21/A4;X9Y21/A4/E100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:64.16-64.23",
            "hdlname": "mr counter"
          }
        },
        "mr.counter_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 9414 ] ,
          "attributes": {
            "ROUTING": "X9Y21/F5;;1;X9Y21/XD5;X9Y21/XD5/F5;1"
          }
        },
        "mr.counter_DFFRE_Q_CE[2]": {
          "hide_name": 0,
          "bits": [ 9413 ] ,
          "attributes": {
            "ROUTING": "X11Y19/N210;X11Y19/N210/E211;1;X11Y17/CE1;X11Y17/CE1/N212;1;X10Y18/E220;X10Y18/E220/N222;1;X11Y18/N220;X11Y18/N220/E221;1;X11Y17/X07;X11Y17/X07/N221;1;X11Y17/CE2;X11Y17/CE2/X07;1;X11Y20/CE0;X11Y20/CE0/X05;1;X11Y19/CE0;X11Y19/CE0/E211;1;X10Y20/W100;X10Y20/W100/F2;1;X9Y20/C2;X9Y20/C2/W101;1;X9Y21/CE2;X9Y21/CE2/W211;1;X9Y21/CE1;X9Y21/CE1/W211;1;X10Y22/C6;X10Y22/C6/S222;1;X10Y19/CE2;X10Y19/CE2/X07;1;X10Y20/D6;X10Y20/D6/F2;1;X10Y19/CE0;X10Y19/CE0/X07;1;X10Y20/N220;X10Y20/N220/F2;1;X10Y19/X07;X10Y19/X07/N221;1;X10Y19/CE1;X10Y19/CE1/X07;1;X11Y20/CE1;X11Y20/CE1/X05;1;X10Y20/E220;X10Y20/E220/F2;1;X11Y20/X05;X11Y20/X05/E221;1;X11Y20/CE2;X11Y20/CE2/X05;1;X10Y21/CE0;X10Y21/CE0/X07;1;X11Y21/CE1;X11Y21/CE1/E211;1;X10Y21/W210;X10Y21/W210/S111;1;X9Y21/CE0;X9Y21/CE0/W211;1;X10Y21/S210;X10Y21/S210/S111;1;X10Y22/CE0;X10Y22/CE0/S211;1;X10Y22/E250;X10Y22/E250/S251;1;X11Y22/X08;X11Y22/X08/E251;1;X11Y22/CE2;X11Y22/CE2/X08;1;X10Y20/S220;X10Y20/S220/F2;1;X10Y21/X07;X10Y21/X07/S221;1;X10Y21/CE1;X10Y21/CE1/X07;1;X10Y21/S250;X10Y21/S250/S111;1;X10Y22/W250;X10Y22/W250/S251;1;X9Y22/X08;X9Y22/X08/W251;1;X9Y22/CE1;X9Y22/CE1/X08;1;X10Y21/E210;X10Y21/E210/S111;1;X11Y21/CE2;X11Y21/CE2/E211;1;X10Y20/F2;;1;X10Y20/SN10;X10Y20/SN10/F2;1;X10Y19/E210;X10Y19/E210/N111;1;X11Y19/CE2;X11Y19/CE2/E211;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m2.state_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 9407 ] ,
          "attributes": {
            "ROUTING": "X6Y17/F1;;1;X6Y17/XD1;X6Y17/XD1/F1;1"
          }
        },
        "m2.state_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9403 ] ,
          "attributes": {
            "ROUTING": "X6Y17/F3;;1;X6Y17/B2;X6Y17/B2/F3;1;X6Y17/XD2;X6Y17/XD2/B2;1"
          }
        },
        "m2.state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9402 ] ,
          "attributes": {
            "ROUTING": "X6Y17/CE0;X6Y17/CE0/X07;1;X6Y16/F2;;1;X6Y16/S220;X6Y16/S220/F2;1;X6Y17/X07;X6Y17/X07/S221;1;X6Y17/CE1;X6Y17/CE1/X07;1"
          }
        },
        "m2.state_DFFRE_Q_RESET[1]": {
          "hide_name": 0,
          "bits": [ 9397 ] ,
          "attributes": {
            "ROUTING": "X6Y17/B6;X6Y17/B6/S271;1;X6Y16/F0;;1;X6Y16/W130;X6Y16/W130/F0;1;X6Y16/S270;X6Y16/S270/W130;1;X6Y17/LSR0;X6Y17/LSR0/S271;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "req3": {
          "hide_name": 0,
          "bits": [ 9395 ] ,
          "attributes": {
            "ROUTING": "X7Y17/N130;X7Y17/N130/Q0;1;X7Y16/E270;X7Y16/E270/N131;1;X8Y16/A3;X8Y16/A3/E271;1;X8Y16/N200;X8Y16/N200/E201;1;X8Y15/X01;X8Y15/X01/N201;1;X8Y15/B2;X8Y15/B2/X01;1;X7Y17/Q0;;1;X7Y17/N100;X7Y17/N100/Q0;1;X7Y16/E200;X7Y16/E200/N101;1;X8Y16/S200;X8Y16/S200/E201;1;X8Y16/A4;X8Y16/A4/S200;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:46.22-46.26",
            "hdlname": "m2 requestingMemory"
          }
        },
        "m2.state_DFFRE_Q_RESET[0]": {
          "hide_name": 0,
          "bits": [ 9392 ] ,
          "attributes": {
            "ROUTING": "X6Y17/E100;X6Y17/E100/F7;1;X7Y17/D0;X7Y17/D0/E101;1;X7Y17/XD0;X7Y17/XD0/D0;1;X6Y17/F7;;1;X6Y17/A6;X6Y17/A6/F7;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m2.requestingMemory_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9391 ] ,
          "attributes": {
            "ROUTING": "X6Y17/F6;;1;X6Y17/E260;X6Y17/E260/F6;1;X7Y17/X07;X7Y17/X07/E261;1;X7Y17/CE0;X7Y17/CE0/X07;1"
          }
        },
        "m2.readWrite_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 9389 ] ,
          "attributes": {
            "ROUTING": "X6Y15/F6;;1;X6Y15/SN10;X6Y15/SN10/F6;1;X6Y14/N810;X6Y14/N810/N111;1;X6Y10/W210;X6Y10/W210/N814;1;X5Y10/S210;X5Y10/S210/W211;1;X5Y11/X08;X5Y11/X08/S211;1;X5Y11/B5;X5Y11/B5/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m2.counter_DFFRE_Q_CE[1]": {
          "hide_name": 0,
          "bits": [ 9385 ] ,
          "attributes": {
            "ROUTING": "X6Y17/X01;X6Y17/X01/Q2;1;X6Y17/B4;X6Y17/B4/X01;1;X6Y16/B2;X6Y16/B2/N131;1;X6Y17/N130;X6Y17/N130/Q2;1;X6Y16/B0;X6Y16/B0/N131;1;X6Y16/B7;X6Y16/B7/N101;1;X6Y17/A3;X6Y17/A3/X05;1;X6Y17/B7;X6Y17/B7/X05;1;X6Y17/N100;X6Y17/N100/Q2;1;X6Y16/B5;X6Y16/B5/N101;1;X6Y17/Q2;;1;X6Y17/X05;X6Y17/X05/Q2;1;X6Y17/B1;X6Y17/B1/X05;1",
            "hdlname": "m2 state",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:19.15-19.20",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m2.counter_DFFRE_Q_CE[0]": {
          "hide_name": 0,
          "bits": [ 9383 ] ,
          "attributes": {
            "ROUTING": "X6Y16/A5;X6Y16/A5/N121;1;X6Y17/X06;X6Y17/X06/Q1;1;X6Y17/A4;X6Y17/A4/X06;1;X6Y17/E210;X6Y17/E210/Q1;1;X6Y17/A1;X6Y17/A1/E210;1;X6Y17/SN20;X6Y17/SN20/Q1;1;X6Y16/A7;X6Y16/A7/N121;1;X6Y17/SN10;X6Y17/SN10/Q1;1;X6Y16/A0;X6Y16/A0/N111;1;X6Y17/Q1;;1;X6Y17/S210;X6Y17/S210/Q1;1;X6Y17/A7;X6Y17/A7/S210;1",
            "hdlname": "m2 state",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:19.15-19.20",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "readWrite3": {
          "hide_name": 0,
          "bits": [ 9380 ] ,
          "attributes": {
            "ROUTING": "X6Y16/Q1;;1;X6Y16/N210;X6Y16/N210/Q1;1;X6Y15/A6;X6Y15/A6/N211;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:48.34-48.44",
            "hdlname": "m2 readWrite"
          }
        },
        "m2.readWrite_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 9377 ] ,
          "attributes": {
            "ROUTING": "X6Y16/F7;;1;X6Y16/A1;X6Y16/A1/F7;1;X6Y16/XD1;X6Y16/XD1/A1;1"
          }
        },
        "m2.readWrite_DFFSE_Q_CE[2]": {
          "hide_name": 0,
          "bits": [ 9376 ] ,
          "attributes": {
            "ROUTING": "X6Y16/X08;X6Y16/X08/F5;1;X6Y16/CE0;X6Y16/CE0/X08;1;X6Y16/F5;;1;X6Y16/X04;X6Y16/X04/F5;1;X6Y16/C2;X6Y16/C2/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToMem3[22]": {
          "hide_name": 0,
          "bits": [ 9373 ] ,
          "attributes": {
            "ROUTING": "X2Y16/Q2;;1;X2Y16/W100;X2Y16/W100/Q2;1;X2Y16/D0;X2Y16/D0/W100;1",
            "hdlname": "m2 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "dataToMem3[23]": {
          "hide_name": 0,
          "bits": [ 9369 ] ,
          "attributes": {
            "ROUTING": "X3Y13/Q2;;1;X3Y13/W130;X3Y13/W130/Q2;1;X3Y13/D3;X3Y13/D3/W130;1",
            "hdlname": "m2 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "dataToMem3[24]": {
          "hide_name": 0,
          "bits": [ 9365 ] ,
          "attributes": {
            "ROUTING": "X1Y17/Q3;;1;X1Y17/X02;X1Y17/X02/Q3;1;X1Y17/D4;X1Y17/D4/X02;1",
            "hdlname": "m2 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "dataToMem3[25]": {
          "hide_name": 0,
          "bits": [ 9361 ] ,
          "attributes": {
            "ROUTING": "X3Y15/Q3;;1;X3Y15/S100;X3Y15/S100/Q3;1;X3Y15/D5;X3Y15/D5/S100;1",
            "hdlname": "m2 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "dataToMem3[26]": {
          "hide_name": 0,
          "bits": [ 9357 ] ,
          "attributes": {
            "ROUTING": "X3Y14/Q5;;1;X3Y14/X04;X3Y14/X04/Q5;1;X3Y14/C0;X3Y14/C0/X04;1",
            "hdlname": "m2 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "dataToMem3[27]": {
          "hide_name": 0,
          "bits": [ 9353 ] ,
          "attributes": {
            "ROUTING": "X4Y15/Q1;;1;X4Y15/W130;X4Y15/W130/Q1;1;X4Y15/D2;X4Y15/D2/W130;1",
            "hdlname": "m2 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "dataToMem3[0]": {
          "hide_name": 0,
          "bits": [ 9349 ] ,
          "attributes": {
            "ROUTING": "X4Y14/Q0;;1;X4Y14/E130;X4Y14/E130/Q0;1;X4Y14/C3;X4Y14/C3/E130;1",
            "hdlname": "m2 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "dataToMem3[1]": {
          "hide_name": 0,
          "bits": [ 9345 ] ,
          "attributes": {
            "ROUTING": "X1Y14/Q0;;1;X1Y14/S100;X1Y14/S100/Q0;1;X1Y14/D4;X1Y14/D4/S100;1",
            "hdlname": "m2 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "dataToMem3[28]": {
          "hide_name": 0,
          "bits": [ 9341 ] ,
          "attributes": {
            "ROUTING": "X2Y15/Q3;;1;X2Y15/W230;X2Y15/W230/Q3;1;X2Y15/C0;X2Y15/C0/W230;1",
            "hdlname": "m2 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "dataToMem3[2]": {
          "hide_name": 0,
          "bits": [ 9337 ] ,
          "attributes": {
            "ROUTING": "X5Y12/Q2;;1;X5Y12/S130;X5Y12/S130/Q2;1;X5Y12/D6;X5Y12/D6/S130;1",
            "hdlname": "m2 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "dataToMem3[3]": {
          "hide_name": 0,
          "bits": [ 9333 ] ,
          "attributes": {
            "ROUTING": "X1Y15/Q0;;1;X1Y15/N100;X1Y15/N100/Q0;1;X1Y15/C4;X1Y15/C4/N100;1",
            "hdlname": "m2 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "dataToMem3[4]": {
          "hide_name": 0,
          "bits": [ 9329 ] ,
          "attributes": {
            "ROUTING": "X3Y12/Q2;;1;X3Y12/S130;X3Y12/S130/Q2;1;X3Y12/D7;X3Y12/D7/S130;1",
            "hdlname": "m2 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "dataToMem3[5]": {
          "hide_name": 0,
          "bits": [ 9325 ] ,
          "attributes": {
            "ROUTING": "X5Y12/Q3;;1;X5Y12/W100;X5Y12/W100/Q3;1;X5Y12/D1;X5Y12/D1/W100;1",
            "hdlname": "m2 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "dataToMem3[6]": {
          "hide_name": 0,
          "bits": [ 9321 ] ,
          "attributes": {
            "ROUTING": "X2Y13/Q5;;1;X2Y13/S100;X2Y13/S100/Q5;1;X2Y13/D4;X2Y13/D4/S100;1",
            "hdlname": "m2 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "dataToMem3[7]": {
          "hide_name": 0,
          "bits": [ 9317 ] ,
          "attributes": {
            "ROUTING": "X4Y12/Q5;;1;X4Y12/E130;X4Y12/E130/Q5;1;X4Y12/C3;X4Y12/C3/E130;1",
            "hdlname": "m2 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "dataToMem3[8]": {
          "hide_name": 0,
          "bits": [ 9313 ] ,
          "attributes": {
            "ROUTING": "X3Y14/Q4;;1;X3Y14/E100;X3Y14/E100/Q4;1;X3Y14/C1;X3Y14/C1/E100;1",
            "hdlname": "m2 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "dataToMem3[9]": {
          "hide_name": 0,
          "bits": [ 9309 ] ,
          "attributes": {
            "ROUTING": "X5Y14/Q4;;1;X5Y14/X07;X5Y14/X07/Q4;1;X5Y14/D5;X5Y14/D5/X07;1",
            "hdlname": "m2 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "dataToMem3[10]": {
          "hide_name": 0,
          "bits": [ 9305 ] ,
          "attributes": {
            "ROUTING": "X5Y13/Q2;;1;X5Y13/E130;X5Y13/E130/Q2;1;X5Y13/C3;X5Y13/C3/E130;1",
            "hdlname": "m2 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "dataToMem3[11]": {
          "hide_name": 0,
          "bits": [ 9301 ] ,
          "attributes": {
            "ROUTING": "X2Y14/Q1;;1;X2Y14/S130;X2Y14/S130/Q1;1;X2Y14/D6;X2Y14/D6/S130;1",
            "hdlname": "m2 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "dataToMem3[29]": {
          "hide_name": 0,
          "bits": [ 9297 ] ,
          "attributes": {
            "ROUTING": "X4Y12/Q0;;1;X4Y12/S130;X4Y12/S130/Q0;1;X4Y12/D6;X4Y12/D6/S130;1",
            "hdlname": "m2 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "dataToMem3[12]": {
          "hide_name": 0,
          "bits": [ 9293 ] ,
          "attributes": {
            "ROUTING": "X1Y16/Q3;;1;X1Y16/X02;X1Y16/X02/Q3;1;X1Y16/C1;X1Y16/C1/X02;1",
            "hdlname": "m2 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "dataToMem3[13]": {
          "hide_name": 0,
          "bits": [ 9289 ] ,
          "attributes": {
            "ROUTING": "X4Y13/Q0;;1;X4Y13/N100;X4Y13/N100/Q0;1;X4Y13/C5;X4Y13/C5/N100;1",
            "hdlname": "m2 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "dataToMem3[14]": {
          "hide_name": 0,
          "bits": [ 9285 ] ,
          "attributes": {
            "ROUTING": "X2Y12/Q5;;1;X2Y12/E100;X2Y12/E100/Q5;1;X2Y12/E220;X2Y12/E220/E100;1;X2Y12/C7;X2Y12/C7/E220;1",
            "hdlname": "m2 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "dataToMem3[15]": {
          "hide_name": 0,
          "bits": [ 9281 ] ,
          "attributes": {
            "ROUTING": "X3Y13/Q0;;1;X3Y13/S130;X3Y13/S130/Q0;1;X3Y13/D6;X3Y13/D6/S130;1",
            "hdlname": "m2 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "dataToMem3[16]": {
          "hide_name": 0,
          "bits": [ 9277 ] ,
          "attributes": {
            "ROUTING": "X5Y15/Q0;;1;X5Y15/E100;X5Y15/E100/Q0;1;X5Y15/C1;X5Y15/C1/E100;1",
            "hdlname": "m2 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "dataToMem3[17]": {
          "hide_name": 0,
          "bits": [ 9273 ] ,
          "attributes": {
            "ROUTING": "X1Y12/Q1;;1;X1Y12/S100;X1Y12/S100/Q1;1;X1Y12/D5;X1Y12/D5/S100;1",
            "hdlname": "m2 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "dataToMem3[18]": {
          "hide_name": 0,
          "bits": [ 9269 ] ,
          "attributes": {
            "ROUTING": "X1Y17/Q2;;1;X1Y17/S130;X1Y17/S130/Q2;1;X1Y17/D7;X1Y17/D7/S130;1",
            "hdlname": "m2 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "dataToMem3[19]": {
          "hide_name": 0,
          "bits": [ 9265 ] ,
          "attributes": {
            "ROUTING": "X3Y16/Q3;;1;X3Y16/N230;X3Y16/N230/Q3;1;X3Y16/C2;X3Y16/C2/N230;1",
            "hdlname": "m2 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "dataToMem3[20]": {
          "hide_name": 0,
          "bits": [ 9261 ] ,
          "attributes": {
            "ROUTING": "X4Y16/Q5;;1;X4Y16/X04;X4Y16/X04/Q5;1;X4Y16/D6;X4Y16/D6/X04;1",
            "hdlname": "m2 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "dataToMem3[21]": {
          "hide_name": 0,
          "bits": [ 9257 ] ,
          "attributes": {
            "ROUTING": "X3Y15/Q1;;1;X3Y15/N130;X3Y15/N130/Q1;1;X3Y15/C6;X3Y15/C6/N130;1",
            "hdlname": "m2 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "dataToMem3[30]": {
          "hide_name": 0,
          "bits": [ 9253 ] ,
          "attributes": {
            "ROUTING": "X2Y15/Q2;;1;X2Y15/S130;X2Y15/S130/Q2;1;X2Y15/D6;X2Y15/D6/S130;1",
            "hdlname": "m2 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "dataToMem3[31]": {
          "hide_name": 0,
          "bits": [ 9249 ] ,
          "attributes": {
            "ROUTING": "X2Y12/Q4;;1;X2Y12/W100;X2Y12/W100/Q4;1;X2Y12/S230;X2Y12/S230/W100;1;X2Y12/C6;X2Y12/C6/S230;1",
            "hdlname": "m2 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "m2.state_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 9247 ] ,
          "attributes": {
            "ROUTING": "X3Y17/N200;X3Y17/N200/W202;1;X3Y15/N210;X3Y15/N210/N202;1;X3Y13/CE0;X3Y13/CE0/N212;1;X3Y15/CE0;X3Y15/CE0/X07;1;X4Y16/X06;X4Y16/X06/N251;1;X4Y16/CE2;X4Y16/CE2/X06;1;X2Y16/X08;X2Y16/X08/W251;1;X2Y16/CE1;X2Y16/CE1/X08;1;X5Y17/W200;X5Y17/W200/W101;1;X3Y17/W210;X3Y17/W210/W202;1;X1Y17/CE1;X1Y17/CE1/W212;1;X4Y12/CE0;X4Y12/CE0/X05;1;X4Y14/X07;X4Y14/X07/N201;1;X4Y14/CE0;X4Y14/CE0/X07;1;X2Y12/CE2;X2Y12/CE2/X08;1;X6Y17/EW10;X6Y17/EW10/F4;1;X5Y17/W250;X5Y17/W250/W111;1;X4Y17/N250;X4Y17/N250/W251;1;X4Y15/X08;X4Y15/X08/N252;1;X4Y15/CE0;X4Y15/CE0/X08;1;X5Y15/CE0;X5Y15/CE0/X05;1;X3Y15/X07;X3Y15/X07/W242;1;X3Y15/CE1;X3Y15/CE1/X07;1;X2Y15/X07;X2Y15/X07/W241;1;X2Y15/CE1;X2Y15/CE1/X07;1;X1Y13/S210;X1Y13/S210/W212;1;X1Y14/CE0;X1Y14/CE0/S211;1;X3Y13/X07;X3Y13/X07/W242;1;X3Y13/CE1;X3Y13/CE1/X07;1;X4Y13/X05;X4Y13/X05/W201;1;X4Y13/CE0;X4Y13/CE0/X05;1;X5Y15/N240;X5Y15/N240/N242;1;X5Y13/N240;X5Y13/N240/N242;1;X5Y12/X05;X5Y12/X05/N241;1;X5Y12/CE1;X5Y12/CE1/X05;1;X2Y15/N240;X2Y15/N240/W241;1;X2Y14/X05;X2Y14/X05/N241;1;X2Y14/CE0;X2Y14/CE0/X05;1;X3Y14/CE2;X3Y14/CE2/X05;1;X3Y13/N200;X3Y13/N200/W202;1;X3Y12/E200;X3Y12/E200/N201;1;X4Y12/X05;X4Y12/X05/E201;1;X4Y12/CE2;X4Y12/CE2/X05;1;X3Y16/W250;X3Y16/W250/W242;1;X1Y16/X08;X1Y16/X08/W252;1;X1Y16/CE1;X1Y16/CE1/X08;1;X3Y15/W240;X3Y15/W240/W242;1;X1Y15/X07;X1Y15/X07/W242;1;X1Y15/CE0;X1Y15/CE0/X07;1;X3Y13/W210;X3Y13/W210/W202;1;X2Y13/CE2;X2Y13/CE2/W211;1;X5Y13/W200;X5Y13/W200/N804;1;X3Y13/N250;X3Y13/N250/N242;1;X3Y12/W250;X3Y12/W250/N251;1;X2Y12/X08;X2Y12/X08/W251;1;X1Y12/X07;X1Y12/X07/W242;1;X1Y12/CE0;X1Y12/CE0/X07;1;X5Y13/X08;X5Y13/X08/N252;1;X5Y13/CE1;X5Y13/CE1/X08;1;X5Y13/W240;X5Y13/W240/N242;1;X5Y17/N240;X5Y17/N240/W101;1;X5Y16/W240;X5Y16/W240/N241;1;X3Y12/CE1;X3Y12/CE1/X07;1;X3Y12/X07;X3Y12/X07/N201;1;X5Y15/X05;X5Y15/X05/N242;1;X5Y15/N250;X5Y15/N250/N242;1;X3Y16/X07;X3Y16/X07/W242;1;X3Y16/CE1;X3Y16/CE1/X07;1;X3Y14/X05;X3Y14/X05/N241;1;X3Y15/N240;X3Y15/N240/W242;1;X3Y13/N240;X3Y13/N240/N242;1;X3Y12/W240;X3Y12/W240/N241;1;X6Y17/F4;;1;X6Y17/W100;X6Y17/W100/F4;1;X5Y17/N800;X5Y17/N800/W101;1;X5Y15/W240;X5Y15/W240/N242;1;X5Y14/X06;X5Y14/X06/N251;1;X5Y14/CE2;X5Y14/CE2/X06;1;X4Y15/N200;X4Y15/N200/N252;1"
          }
        },
        "m2.grantedAccess_DFFRE_Q_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9243 ] ,
          "attributes": {
            "ROUTING": "X9Y17/F2;;1;X9Y17/SN20;X9Y17/SN20/F2;1;X9Y16/C0;X9Y16/C0/N121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m2.grantedAccess_DFFRE_Q_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9242 ] ,
          "attributes": {
            "ROUTING": "X9Y17/F6;;1;X9Y17/SN10;X9Y17/SN10/F6;1;X9Y16/W250;X9Y16/W250/N111;1;X9Y16/B0;X9Y16/B0/W250;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m2.grantedAccess_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 9240 ] ,
          "attributes": {
            "ROUTING": "X9Y16/F0;;1;X9Y16/XD0;X9Y16/XD0/F0;1"
          }
        },
        "m2.counter_DFFRE_Q_CE_LUT4_F_I0_LUT4_F_2_I0[3]": {
          "hide_name": 0,
          "bits": [ 9232 ] ,
          "attributes": {
            "ROUTING": "X7Y13/F7;;1;X7Y13/X04;X7Y13/X04/F7;1;X7Y13/D6;X7Y13/D6/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m2.counter_DFFRE_Q_CE_LUT4_F_I0_LUT4_F_2_I0[2]": {
          "hide_name": 0,
          "bits": [ 9231 ] ,
          "attributes": {
            "ROUTING": "X7Y14/F6;;1;X7Y14/SN10;X7Y14/SN10/F6;1;X7Y13/C6;X7Y13/C6/N111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m2.counter_DFFRE_Q_CE_LUT4_F_I0_LUT4_F_2_I0[1]": {
          "hide_name": 0,
          "bits": [ 9230 ] ,
          "attributes": {
            "ROUTING": "X7Y13/F2;;1;X7Y13/X05;X7Y13/X05/F2;1;X7Y13/B6;X7Y13/B6/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m2.counter_DFFRE_Q_CE_LUT4_F_I0_LUT4_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 9229 ] ,
          "attributes": {
            "ROUTING": "X8Y13/F5;;1;X8Y13/W250;X8Y13/W250/F5;1;X7Y13/A6;X7Y13/A6/W251;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m2.counter_DFFRE_Q_CE_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 9224 ] ,
          "attributes": {
            "ROUTING": "X7Y13/F6;;1;X7Y13/S260;X7Y13/S260/F6;1;X7Y15/D6;X7Y15/D6/S262;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m2.counter_DFFRE_Q_CE_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 9223 ] ,
          "attributes": {
            "ROUTING": "X7Y15/F4;;1;X7Y15/C6;X7Y15/C6/F4;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m2.counter_DFFRE_Q_CE_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9222 ] ,
          "attributes": {
            "ROUTING": "X6Y13/F1;;1;X6Y13/S210;X6Y13/S210/F1;1;X6Y15/E210;X6Y15/E210/S212;1;X7Y15/B6;X7Y15/B6/E211;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m2.counter_DFFRE_Q_CE_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9221 ] ,
          "attributes": {
            "ROUTING": "X7Y16/F1;;1;X7Y16/SN20;X7Y16/SN20/F1;1;X7Y15/A6;X7Y15/A6/N121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m2.counter_DFFRE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 9218 ] ,
          "attributes": {
            "ROUTING": "X6Y13/F3;;1;X6Y13/B4;X6Y13/B4/F3;1;X6Y13/XD4;X6Y13/XD4/B4;1"
          }
        },
        "m2.counter_DFFRE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 9215 ] ,
          "attributes": {
            "ROUTING": "X6Y13/F2;;1;X6Y13/D5;X6Y13/D5/F2;1;X6Y13/XD5;X6Y13/XD5/D5;1"
          }
        },
        "m2.counter_DFFRE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 9212 ] ,
          "attributes": {
            "ROUTING": "X6Y13/F7;;1;X6Y13/A0;X6Y13/A0/F7;1;X6Y13/XD0;X6Y13/XD0/A0;1"
          }
        },
        "m2.counter[15]": {
          "hide_name": 0,
          "bits": [ 9210 ] ,
          "attributes": {
            "ROUTING": "X6Y13/C7;X6Y13/C7/N130;1;X6Y13/E100;X6Y13/E100/Q4;1;X6Y13/C1;X6Y13/C1/E100;1;X6Y13/A3;X6Y13/A3/N130;1;X6Y13/N130;X6Y13/N130/Q4;1;X6Y13/C6;X6Y13/C6/N130;1;X6Y13/Q4;;1;X6Y13/W240;X6Y13/W240/Q4;1;X6Y13/B2;X6Y13/B2/W240;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m2 counter"
          }
        },
        "m2.counter[16]": {
          "hide_name": 0,
          "bits": [ 9208 ] ,
          "attributes": {
            "ROUTING": "X6Y13/B6;X6Y13/B6/W130;1;X6Y13/W130;X6Y13/W130/Q5;1;X6Y13/B7;X6Y13/B7/W130;1;X6Y13/B1;X6Y13/B1/S100;1;X6Y13/Q5;;1;X6Y13/S100;X6Y13/S100/Q5;1;X6Y13/N210;X6Y13/N210/S100;1;X6Y13/A2;X6Y13/A2/N210;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m2 counter"
          }
        },
        "m2.counter[17]": {
          "hide_name": 0,
          "bits": [ 9206 ] ,
          "attributes": {
            "ROUTING": "X6Y13/A6;X6Y13/A6/X01;1;X6Y13/A1;X6Y13/A1/X01;1;X6Y13/Q0;;1;X6Y13/X01;X6Y13/X01/Q0;1;X6Y13/A7;X6Y13/A7/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m2 counter"
          }
        },
        "m2.counter_DFFRE_Q_6_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9202 ] ,
          "attributes": {
            "ROUTING": "X6Y15/X05;X6Y15/X05/S262;1;X6Y15/B0;X6Y15/B0/X05;1;X6Y13/F6;;1;X6Y13/S260;X6Y13/S260/F6;1;X6Y15/X03;X6Y15/X03/S262;1;X6Y15/B3;X6Y15/B3/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m2.counter[18]": {
          "hide_name": 0,
          "bits": [ 9200 ] ,
          "attributes": {
            "ROUTING": "X6Y15/E200;X6Y15/E200/N100;1;X6Y15/A3;X6Y15/A3/E200;1;X6Y15/N100;X6Y15/N100/Q2;1;X6Y15/A0;X6Y15/A0/N100;1;X6Y15/Q2;;1;X6Y15/E220;X6Y15/E220/Q2;1;X7Y15/D4;X7Y15/D4/E221;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m2 counter"
          }
        },
        "m2.counter_DFFRE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 9198 ] ,
          "attributes": {
            "ROUTING": "X6Y15/F0;;1;X6Y15/D2;X6Y15/D2/F0;1;X6Y15/XD2;X6Y15/XD2/D2;1"
          }
        },
        "m2.counter_DFFRE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9195 ] ,
          "attributes": {
            "ROUTING": "X7Y15/F0;;1;X7Y15/XD0;X7Y15/XD0/F0;1"
          }
        },
        "m2.counter_DFFRE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9192 ] ,
          "attributes": {
            "ROUTING": "X7Y15/F5;;1;X7Y15/XD5;X7Y15/XD5/F5;1"
          }
        },
        "m2.counter_DFFRE_Q_6_D_LUT2_F_I1_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 9190 ] ,
          "attributes": {
            "ROUTING": "X6Y15/EW20;X6Y15/EW20/F3;1;X7Y15/C5;X7Y15/C5/E121;1;X7Y15/S240;X7Y15/S240/E101;1;X7Y15/B0;X7Y15/B0/S240;1;X7Y15/D2;X7Y15/D2/E101;1;X6Y15/F3;;1;X6Y15/E100;X6Y15/E100/F3;1;X7Y15/D3;X7Y15/D3/E101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m2.counter[19]": {
          "hide_name": 0,
          "bits": [ 9189 ] ,
          "attributes": {
            "ROUTING": "X7Y15/X01;X7Y15/X01/Q0;1;X7Y15/B5;X7Y15/B5/X01;1;X7Y15/A0;X7Y15/A0/N100;1;X7Y15/C2;X7Y15/C2/E130;1;X7Y15/E130;X7Y15/E130/Q0;1;X7Y15/C3;X7Y15/C3/E130;1;X7Y15/Q0;;1;X7Y15/N100;X7Y15/N100/Q0;1;X7Y15/C4;X7Y15/C4/N100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m2 counter"
          }
        },
        "m2.counter[20]": {
          "hide_name": 0,
          "bits": [ 9187 ] ,
          "attributes": {
            "ROUTING": "X7Y15/A5;X7Y15/A5/Q5;1;X7Y15/B3;X7Y15/B3/X04;1;X7Y15/X04;X7Y15/X04/Q5;1;X7Y15/B2;X7Y15/B2/X04;1;X7Y15/Q5;;1;X7Y15/E250;X7Y15/E250/Q5;1;X7Y15/B4;X7Y15/B4/E250;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:11.16-11.23",
            "hdlname": "m2 counter"
          }
        },
        "m2.counter[21]": {
          "hide_name": 0,
          "bits": [ 9185 ] ,
          "attributes": {
            "ROUTING": "X7Y15/A2;X7Y15/A2/N130;1;X7Y15/E100;X7Y15/E100/Q3;1;X7Y15/A4;X7Y15/A4/E100;1;X7Y15/Q3;;1;X7Y15/N130;X7Y15/N130/Q3;1;X7Y15/A3;X7Y15/A3/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:11.16-11.23",
            "hdlname": "m2 counter"
          }
        },
        "m2.counter_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9184 ] ,
          "attributes": {
            "ROUTING": "X7Y15/F3;;1;X7Y15/XD3;X7Y15/XD3/F3;1"
          }
        },
        "m2.counter_DFFRE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 9180 ] ,
          "attributes": {
            "ROUTING": "X8Y13/F4;;1;X8Y13/C2;X8Y13/C2/F4;1;X8Y13/XD2;X8Y13/XD2/C2;1"
          }
        },
        "m2.counter_DFFRE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 9177 ] ,
          "attributes": {
            "ROUTING": "X8Y13/F3;;1;X8Y13/XD3;X8Y13/XD3/F3;1"
          }
        },
        "m2.counter_DFFRE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 9174 ] ,
          "attributes": {
            "ROUTING": "X8Y13/F0;;1;X8Y13/XD0;X8Y13/XD0/F0;1"
          }
        },
        "m2.counter_DFFRE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 9171 ] ,
          "attributes": {
            "ROUTING": "X8Y13/F1;;1;X8Y13/XD1;X8Y13/XD1/F1;1"
          }
        },
        "m2.counter[0]": {
          "hide_name": 0,
          "bits": [ 9169 ] ,
          "attributes": {
            "ROUTING": "X8Y13/A4;X8Y13/A4/E100;1;X8Y13/E130;X8Y13/E130/Q2;1;X8Y13/S260;X8Y13/S260/E130;1;X8Y13/D1;X8Y13/D1/S260;1;X8Y13/X01;X8Y13/X01/Q2;1;X8Y13/B5;X8Y13/B5/X01;1;X8Y13/E100;X8Y13/E100/Q2;1;X8Y13/C0;X8Y13/C0/E100;1;X8Y13/B3;X8Y13/B3/S130;1;X8Y13/Q2;;1;X8Y13/S130;X8Y13/S130/Q2;1;X8Y13/D7;X8Y13/D7/S130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:11.16-11.23",
            "hdlname": "m2 counter"
          }
        },
        "m2.counter[1]": {
          "hide_name": 0,
          "bits": [ 9168 ] ,
          "attributes": {
            "ROUTING": "X8Y13/W230;X8Y13/W230/Q3;1;X8Y13/C1;X8Y13/C1/W230;1;X8Y13/B0;X8Y13/B0/S100;1;X8Y13/N130;X8Y13/N130/Q3;1;X8Y13/A3;X8Y13/A3/N130;1;X8Y13/S100;X8Y13/S100/Q3;1;X8Y13/W210;X8Y13/W210/S100;1;X8Y13/A5;X8Y13/A5/W210;1;X8Y13/Q3;;1;X8Y13/S230;X8Y13/S230/Q3;1;X8Y13/C7;X8Y13/C7/S230;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:11.16-11.23",
            "hdlname": "m2 counter"
          }
        },
        "m2.counter[2]": {
          "hide_name": 0,
          "bits": [ 9167 ] ,
          "attributes": {
            "ROUTING": "X8Y13/X05;X8Y13/X05/Q0;1;X8Y13/B1;X8Y13/B1/X05;1;X8Y13/N200;X8Y13/N200/Q0;1;X8Y13/A0;X8Y13/A0/N200;1;X7Y13/N270;X7Y13/N270/W131;1;X7Y13/D7;X7Y13/D7/N270;1;X8Y13/Q0;;1;X8Y13/W130;X8Y13/W130/Q0;1;X8Y13/B7;X8Y13/B7/W130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:11.16-11.23",
            "hdlname": "m2 counter"
          }
        },
        "m2.counter[3]": {
          "hide_name": 0,
          "bits": [ 9166 ] ,
          "attributes": {
            "ROUTING": "X8Y13/X02;X8Y13/X02/Q1;1;X8Y13/A1;X8Y13/A1/X02;1;X8Y13/W100;X8Y13/W100/Q1;1;X7Y13/C7;X7Y13/C7/W101;1;X8Y13/Q1;;1;X8Y13/X06;X8Y13/X06/Q1;1;X8Y13/A7;X8Y13/A7/X06;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:11.16-11.23",
            "hdlname": "m2 counter"
          }
        },
        "m2.counter_DFFRE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 9163 ] ,
          "attributes": {
            "ROUTING": "X8Y14/F7;;1;X8Y14/A3;X8Y14/A3/F7;1;X8Y14/XD3;X8Y14/XD3/A3;1"
          }
        },
        "m2.counter_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9161 ] ,
          "attributes": {
            "ROUTING": "X7Y15/F1;;1;X7Y15/XD1;X7Y15/XD1/F1;1"
          }
        },
        "m2.counter_DFFRE_Q_D_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 9159 ] ,
          "attributes": {
            "ROUTING": "X7Y15/S130;X7Y15/S130/F2;1;X7Y15/W250;X7Y15/W250/S130;1;X7Y15/B1;X7Y15/B1/W250;1;X7Y16/D2;X7Y16/D2/S121;1;X7Y15/F2;;1;X7Y15/SN20;X7Y15/SN20/F2;1;X7Y16/E220;X7Y16/E220/S121;1;X7Y16/C7;X7Y16/C7/E220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m2.counter[22]": {
          "hide_name": 0,
          "bits": [ 9158 ] ,
          "attributes": {
            "ROUTING": "X7Y16/C1;X7Y16/C1/X02;1;X7Y16/X02;X7Y16/X02/S211;1;X7Y16/C2;X7Y16/C2/X02;1;X7Y15/S210;X7Y15/S210/Q1;1;X7Y16/X08;X7Y16/X08/S211;1;X7Y16/B7;X7Y16/B7/X08;1;X7Y15/Q1;;1;X7Y15/E210;X7Y15/E210/Q1;1;X7Y15/A1;X7Y15/A1/E210;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m2 counter"
          }
        },
        "m2.counter_DFFRE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 9154 ] ,
          "attributes": {
            "ROUTING": "X8Y14/F1;;1;X8Y14/B5;X8Y14/B5/F1;1;X8Y14/XD5;X8Y14/XD5/B5;1"
          }
        },
        "m2.counter_DFFRE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 9151 ] ,
          "attributes": {
            "ROUTING": "X7Y13/F0;;1;X7Y13/D5;X7Y13/D5/F0;1;X7Y13/XD5;X7Y13/XD5/D5;1"
          }
        },
        "m2.counter_DFFRE_Q_20_D_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 9149 ] ,
          "attributes": {
            "ROUTING": "X8Y14/X04;X8Y14/X04/S271;1;X8Y14/C1;X8Y14/C1/X04;1;X7Y13/D3;X7Y13/D3/W121;1;X8Y13/EW20;X8Y13/EW20/F7;1;X7Y13/D0;X7Y13/D0/W121;1;X8Y13/F7;;1;X8Y13/S270;X8Y13/S270/F7;1;X8Y14/B7;X8Y14/B7/S271;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m2.counter[4]": {
          "hide_name": 0,
          "bits": [ 9148 ] ,
          "attributes": {
            "ROUTING": "X7Y13/C3;X7Y13/C3/W261;1;X8Y14/X06;X8Y14/X06/Q3;1;X8Y14/A7;X8Y14/A7/X06;1;X8Y14/S100;X8Y14/S100/Q3;1;X8Y14/B1;X8Y14/B1/S100;1;X7Y13/C0;X7Y13/C0/W261;1;X8Y14/Q3;;1;X8Y14/SN20;X8Y14/SN20/Q3;1;X8Y13/W260;X8Y13/W260/N121;1;X7Y13/X03;X7Y13/X03/W261;1;X7Y13/D2;X7Y13/D2/X03;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m2 counter"
          }
        },
        "m2.counter[5]": {
          "hide_name": 0,
          "bits": [ 9146 ] ,
          "attributes": {
            "ROUTING": "X8Y13/W240;X8Y13/W240/N101;1;X7Y13/C2;X7Y13/C2/W241;1;X8Y14/N100;X8Y14/N100/Q5;1;X8Y14/A1;X8Y14/A1/N100;1;X7Y13/B0;X7Y13/B0/N211;1;X8Y14/Q5;;1;X8Y14/EW10;X8Y14/EW10/Q5;1;X7Y14/N210;X7Y14/N210/W111;1;X7Y13/B3;X7Y13/B3/N211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m2 counter"
          }
        },
        "m2.counter[6]": {
          "hide_name": 0,
          "bits": [ 9144 ] ,
          "attributes": {
            "ROUTING": "X7Y13/S130;X7Y13/S130/Q5;1;X7Y13/B2;X7Y13/B2/S130;1;X7Y13/N100;X7Y13/N100/Q5;1;X7Y13/A0;X7Y13/A0/N100;1;X7Y13/Q5;;1;X7Y13/N130;X7Y13/N130/Q5;1;X7Y13/A3;X7Y13/A3/N130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m2 counter"
          }
        },
        "m2.counter_DFFRE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 9140 ] ,
          "attributes": {
            "ROUTING": "X7Y14/F0;;1;X7Y14/XD0;X7Y14/XD0/F0;1"
          }
        },
        "m2.counter_DFFRE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 9137 ] ,
          "attributes": {
            "ROUTING": "X7Y14/F5;;1;X7Y14/XD5;X7Y14/XD5/F5;1"
          }
        },
        "m2.counter_DFFRE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 9134 ] ,
          "attributes": {
            "ROUTING": "X7Y14/F1;;1;X7Y14/XD1;X7Y14/XD1/F1;1"
          }
        },
        "m2.counter_DFFRE_Q_17_D_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 9132 ] ,
          "attributes": {
            "ROUTING": "X7Y14/D3;X7Y14/D3/S121;1;X7Y14/E230;X7Y14/E230/S231;1;X7Y14/C5;X7Y14/C5/E230;1;X7Y13/S230;X7Y13/S230/F3;1;X7Y14/B0;X7Y14/B0/S231;1;X7Y13/F3;;1;X7Y13/SN20;X7Y13/SN20/F3;1;X7Y14/D1;X7Y14/D1/S121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m2.counter[7]": {
          "hide_name": 0,
          "bits": [ 9131 ] ,
          "attributes": {
            "ROUTING": "X7Y14/A0;X7Y14/A0/N200;1;X7Y14/N200;X7Y14/N200/Q0;1;X7Y13/E200;X7Y13/E200/N201;1;X7Y13/A2;X7Y13/A2/E200;1;X7Y14/B5;X7Y14/B5/X01;1;X7Y14/Q0;;1;X7Y14/C3;X7Y14/C3/X01;1;X7Y14/C1;X7Y14/C1/X01;1;X7Y14/X01;X7Y14/X01/Q0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m2 counter"
          }
        },
        "m2.counter[8]": {
          "hide_name": 0,
          "bits": [ 9129 ] ,
          "attributes": {
            "ROUTING": "X7Y14/S100;X7Y14/S100/Q5;1;X7Y14/B1;X7Y14/B1/S100;1;X7Y14/D6;X7Y14/D6/S130;1;X7Y14/S130;X7Y14/S130/Q5;1;X7Y14/B3;X7Y14/B3/S130;1;X7Y14/Q5;;1;X7Y14/A5;X7Y14/A5/Q5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m2 counter"
          }
        },
        "m2.counter[9]": {
          "hide_name": 0,
          "bits": [ 9127 ] ,
          "attributes": {
            "ROUTING": "X7Y14/A1;X7Y14/A1/X02;1;X7Y14/X06;X7Y14/X06/Q1;1;X7Y14/C6;X7Y14/C6/X06;1;X7Y14/Q1;;1;X7Y14/X02;X7Y14/X02/Q1;1;X7Y14/A3;X7Y14/A3/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m2 counter"
          }
        },
        "m2.counter_DFFRE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 9123 ] ,
          "attributes": {
            "ROUTING": "X7Y14/F7;;1;X7Y14/A4;X7Y14/A4/F7;1;X7Y14/XD4;X7Y14/XD4/A4;1"
          }
        },
        "m2.counter_DFFRE_Q_9_D_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 9121 ] ,
          "attributes": {
            "ROUTING": "X6Y13/D7;X6Y13/D7/S111;1;X6Y13/B3;X6Y13/B3/S111;1;X6Y12/S100;X6Y12/S100/F7;1;X6Y13/C2;X6Y13/C2/S101;1;X6Y12/F7;;1;X6Y12/SN10;X6Y12/SN10/F7;1;X6Y13/D6;X6Y13/D6/S111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m2.counter_DFFRE_Q_14_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9118 ] ,
          "attributes": {
            "ROUTING": "X7Y14/B7;X7Y14/B7/F3;1;X7Y14/F3;;1;X7Y14/B2;X7Y14/B2/F3;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m2.counter[10]": {
          "hide_name": 0,
          "bits": [ 9117 ] ,
          "attributes": {
            "ROUTING": "X7Y14/E240;X7Y14/E240/Q4;1;X7Y14/B6;X7Y14/B6/E240;1;X7Y14/E200;X7Y14/E200/N100;1;X7Y14/A2;X7Y14/A2/E200;1;X7Y14/A7;X7Y14/A7/X03;1;X7Y14/Q4;;1;X7Y14/N100;X7Y14/N100/Q4;1;X7Y14/X03;X7Y14/X03/Q4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m2 counter"
          }
        },
        "m2.counter_DFFRE_Q_13_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9114 ] ,
          "attributes": {
            "ROUTING": "X7Y12/X08;X7Y12/X08/N231;1;X7Y12/B7;X7Y12/B7/X08;1;X7Y14/F2;;1;X7Y14/N130;X7Y14/N130/F2;1;X7Y13/N230;X7Y13/N230/N131;1;X7Y12/B2;X7Y12/B2/N231;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m2.counter[11]": {
          "hide_name": 0,
          "bits": [ 9112 ] ,
          "attributes": {
            "ROUTING": "X7Y12/E130;X7Y12/E130/Q5;1;X7Y12/A7;X7Y12/A7/E130;1;X7Y12/SN20;X7Y12/SN20/Q5;1;X7Y13/B7;X7Y13/B7/S121;1;X7Y12/Q5;;1;X7Y12/N130;X7Y12/N130/Q5;1;X7Y12/A2;X7Y12/A2/N130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m2 counter"
          }
        },
        "m2.counter_DFFRE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 9110 ] ,
          "attributes": {
            "ROUTING": "X7Y12/F2;;1;X7Y12/D5;X7Y12/D5/F2;1;X7Y12/XD5;X7Y12/XD5/D5;1"
          }
        },
        "m2.counter_DFFRE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 9107 ] ,
          "attributes": {
            "ROUTING": "X7Y12/F1;;1;X7Y12/B3;X7Y12/B3/F1;1;X7Y12/XD3;X7Y12/XD3/B3;1"
          }
        },
        "m2.counter_DFFRE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 9104 ] ,
          "attributes": {
            "ROUTING": "X6Y12/F5;;1;X6Y12/A4;X6Y12/A4/F5;1;X6Y12/XD4;X6Y12/XD4/A4;1"
          }
        },
        "m2.counter_DFFRE_Q_13_D_LUT2_F_I1_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 9102 ] ,
          "attributes": {
            "ROUTING": "X6Y12/D0;X6Y12/D0/W121;1;X7Y12/X04;X7Y12/X04/F7;1;X7Y12/B1;X7Y12/B1/X04;1;X6Y12/S220;X6Y12/S220/W121;1;X6Y12/C5;X6Y12/C5/S220;1;X7Y12/F7;;1;X7Y12/EW20;X7Y12/EW20/F7;1;X6Y12/D7;X6Y12/D7/W121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m2.counter[12]": {
          "hide_name": 0,
          "bits": [ 9101 ] ,
          "attributes": {
            "ROUTING": "X6Y12/C0;X6Y12/C0/W101;1;X7Y12/X02;X7Y12/X02/Q3;1;X7Y12/A1;X7Y12/A1/X02;1;X7Y12/W100;X7Y12/W100/Q3;1;X6Y12/C7;X6Y12/C7/W101;1;X7Y12/EW10;X7Y12/EW10/Q3;1;X6Y12/B5;X6Y12/B5/W111;1;X7Y12/Q3;;1;X7Y12/S100;X7Y12/S100/Q3;1;X7Y13/A7;X7Y13/A7/S101;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m2 counter"
          }
        },
        "m2.counter[13]": {
          "hide_name": 0,
          "bits": [ 9099 ] ,
          "attributes": {
            "ROUTING": "X6Y12/B7;X6Y12/B7/X07;1;X6Y12/A5;X6Y12/A5/X07;1;X6Y12/S130;X6Y12/S130/Q4;1;X6Y13/S270;X6Y13/S270/S131;1;X6Y14/E270;X6Y14/E270/S271;1;X7Y14/A6;X7Y14/A6/E271;1;X6Y12/Q4;;1;X6Y12/X07;X6Y12/X07/Q4;1;X6Y12/B0;X6Y12/B0/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m2 counter"
          }
        },
        "m2.counter[14]": {
          "hide_name": 0,
          "bits": [ 9096 ] ,
          "attributes": {
            "ROUTING": "X6Y12/A0;X6Y12/A0/X01;1;X6Y12/X01;X6Y12/X01/Q0;1;X6Y12/A7;X6Y12/A7/X01;1;X6Y12/Q0;;1;X6Y12/SN20;X6Y12/SN20/Q0;1;X6Y13/D1;X6Y13/D1/S121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m2 counter"
          }
        },
        "m2.counter_DFFRE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 9094 ] ,
          "attributes": {
            "ROUTING": "X6Y12/F0;;1;X6Y12/XD0;X6Y12/XD0/F0;1"
          }
        },
        "m2.counter[23]": {
          "hide_name": 0,
          "bits": [ 9092 ] ,
          "attributes": {
            "ROUTING": "X7Y16/E130;X7Y16/E130/Q5;1;X7Y16/A7;X7Y16/A7/E130;1;X7Y16/X04;X7Y16/X04/Q5;1;X7Y16/B1;X7Y16/B1/X04;1;X7Y16/Q5;;1;X7Y16/S250;X7Y16/S250/Q5;1;X7Y16/B2;X7Y16/B2/S250;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:11.16-11.23",
            "hdlname": "m2 counter"
          }
        },
        "m2.counter_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9091 ] ,
          "attributes": {
            "ROUTING": "X7Y16/F7;;1;X7Y16/A5;X7Y16/A5/F7;1;X7Y16/XD5;X7Y16/XD5/A5;1"
          }
        },
        "grantedAccess[2]": {
          "hide_name": 0,
          "bits": [ 9086 ] ,
          "attributes": {
            "ROUTING": "X7Y15/W240;X7Y15/W240/W242;1;X5Y15/W820;X5Y15/W820/W242;1;X2Y15/N820;X2Y15/N820/E828;1;X2Y11/E270;X2Y11/E270/N824;1;X3Y11/S270;X3Y11/S270/E271;1;X3Y12/B7;X3Y12/B7/S271;1;X8Y13/LSR1;X8Y13/LSR1/X08;1;X5Y12/B1;X5Y12/B1/N232;1;X3Y14/B0;X3Y14/B0/W212;1;X5Y12/W810;X5Y12/W810/W212;1;X2Y12/W130;X2Y12/W130/E818;1;X2Y12/B7;X2Y12/B7/W130;1;X8Y15/N240;X8Y15/N240/W241;1;X8Y14/X05;X8Y14/X05/N241;1;X8Y14/LSR1;X8Y14/LSR1/X05;1;X9Y15/W200;X9Y15/W200/N101;1;X7Y15/W210;X7Y15/W210/W202;1;X6Y15/LSR1;X6Y15/LSR1/W211;1;X3Y16/X01;X3Y16/X01/E202;1;X3Y16/B2;X3Y16/B2/X01;1;X6Y15/S230;X6Y15/S230/E231;1;X6Y16/X02;X6Y16/X02/S231;1;X6Y16/A2;X6Y16/A2/X02;1;X2Y16/S240;X2Y16/S240/W824;1;X2Y16/B0;X2Y16/B0/S240;1;X4Y15/S250;X4Y15/S250/W251;1;X4Y15/B2;X4Y15/B2/S250;1;X9Y16/N100;X9Y16/N100/Q0;1;X9Y15/W240;X9Y15/W240/N101;1;X8Y15/S240;X8Y15/S240/W241;1;X8Y15/B0;X8Y15/B0/S240;1;X6Y16/W250;X6Y16/W250/W242;1;X5Y16/N250;X5Y16/N250/W251;1;X5Y15/W250;X5Y15/W250/N251;1;X5Y15/B1;X5Y15/B1/W250;1;X2Y14/B6;X2Y14/B6/N272;1;X2Y12/W230;X2Y12/W230/E808;1;X1Y12/B5;X1Y12/B5/W231;1;X9Y12/W200;X9Y12/W200/N804;1;X7Y12/W210;X7Y12/W210/W202;1;X6Y12/LSR0;X6Y12/LSR0/W211;1;X7Y14/N240;X7Y14/N240/W241;1;X7Y12/X07;X7Y12/X07/N242;1;X7Y12/LSR1;X7Y12/LSR1/X07;1;X8Y14/W240;X8Y14/W240/N242;1;X1Y16/W800;X1Y16/W800/W808;1;X6Y16/W230;X6Y16/W230/E808;1;X2Y12/B6;X2Y12/B6/W130;1;X4Y16/B6;X4Y16/B6/W232;1;X1Y15/X01;X1Y15/X01/N201;1;X1Y15/B4;X1Y15/B4/X01;1;X4Y14/N270;X4Y14/N270/E272;1;X4Y13/B5;X4Y13/B5/N271;1;X8Y14/LSR2;X8Y14/LSR2/X07;1;X6Y12/S230;X6Y12/S230/W231;1;X6Y13/X08;X6Y13/X08/S231;1;X6Y13/LSR0;X6Y13/LSR0/X08;1;X8Y16/N240;X8Y16/N240/W101;1;X8Y16/B4;X8Y16/B4/N240;1;X1Y17/X07;X1Y17/X07/S201;1;X1Y17/B7;X1Y17/B7/X07;1;X7Y16/N240;X7Y16/N240/W241;1;X7Y15/X05;X7Y15/X05/N241;1;X7Y15/LSR1;X7Y15/LSR1/X05;1;X2Y14/N270;X2Y14/N270/N272;1;X2Y13/B4;X2Y13/B4/N271;1;X7Y12/X06;X7Y12/X06/W232;1;X7Y12/LSR2;X7Y12/LSR2/X06;1;X6Y16/W820;X6Y16/W820/W242;1;X2Y16/N270;X2Y16/N270/W824;1;X2Y14/E270;X2Y14/E270/N272;1;X7Y14/X07;X7Y14/X07/W241;1;X7Y14/LSR0;X7Y14/LSR0/X07;1;X9Y16/W100;X9Y16/W100/Q0;1;X8Y16/W240;X8Y16/W240/W101;1;X7Y16/X07;X7Y16/X07/W241;1;X7Y16/LSR1;X7Y16/LSR1/X07;1;X5Y12/W800;X5Y12/W800/W232;1;X2Y12/E230;X2Y12/E230/E808;1;X3Y12/S230;X3Y12/S230/E231;1;X3Y13/B3;X3Y13/B3/S231;1;X7Y12/S230;X7Y12/S230/W232;1;X7Y13/X08;X7Y13/X08/S231;1;X7Y13/LSR2;X7Y13/LSR2/X08;1;X8Y12/S230;X8Y12/S230/W231;1;X8Y13/X08;X8Y13/X08/S231;1;X8Y13/LSR0;X8Y13/LSR0/X08;1;X7Y12/W230;X7Y12/W230/W232;1;X5Y12/B6;X5Y12/B6/W232;1;X5Y14/N230;X5Y14/N230/N232;1;X5Y12/E230;X5Y12/E230/N232;1;X6Y12/X06;X6Y12/X06/E231;1;X6Y12/LSR2;X6Y12/LSR2/X06;1;X5Y13/B3;X5Y13/B3/N231;1;X5Y14/W210;X5Y14/W210/W202;1;X6Y12/S260;X6Y12/S260/W261;1;X6Y13/X05;X6Y13/X05/S261;1;X6Y13/LSR2;X6Y13/LSR2/X05;1;X2Y15/X08;X2Y15/X08/N211;1;X2Y15/B6;X2Y15/B6/X08;1;X6Y15/X02;X6Y15/X02/E231;1;X6Y15/D6;X6Y15/D6/X02;1;X3Y14/B1;X3Y14/B1/W212;1;X7Y14/LSR2;X7Y14/LSR2/X07;1;X7Y15/N200;X7Y15/N200/W202;1;X7Y14/W200;X7Y14/W200/N201;1;X3Y15/B6;X3Y15/B6/E211;1;X7Y16/LSR2;X7Y16/LSR2/X07;1;X8Y14/X07;X8Y14/X07/N242;1;X5Y14/X08;X5Y14/X08/N232;1;X5Y14/B5;X5Y14/B5/X08;1;X1Y16/N200;X1Y16/N200/W808;1;X1Y14/X03;X1Y14/X03/N202;1;X1Y14/B4;X1Y14/B4/X03;1;X3Y12/S260;X3Y12/S260/W262;1;X3Y13/X05;X3Y13/X05/S261;1;X3Y13/B6;X3Y13/B6/X05;1;X7Y15/LSR0;X7Y15/LSR0/X06;1;X4Y12/X03;X4Y12/X03/W261;1;X4Y12/B3;X4Y12/B3/X03;1;X7Y15/X06;X7Y15/X06/E232;1;X7Y15/LSR2;X7Y15/LSR2/X06;1;X2Y15/E210;X2Y15/E210/N211;1;X3Y15/B5;X3Y15/B5/E211;1;X1Y16/W810;X1Y16/W810/W808;1;X2Y16/N210;X2Y16/N210/E814;1;X2Y15/B0;X2Y15/B0/N211;1;X1Y16/S200;X1Y16/S200/W808;1;X1Y17/X01;X1Y17/X01/S201;1;X1Y17/B4;X1Y17/B4/X01;1;X1Y16/W230;X1Y16/W230/W808;1;X0Y16/E230;X0Y16/E230/E232;1;X1Y16/B1;X1Y16/B1/E231;1;X9Y16/W800;X9Y16/W800/Q0;1;X5Y16/N230;X5Y16/N230/W804;1;X5Y15/E230;X5Y15/E230/N231;1;X8Y15/C2;X8Y15/C2/N241;1;X1Y16/E200;X1Y16/E200/W808;1;X5Y12/W270;X5Y12/W270/W262;1;X4Y12/S270;X4Y12/S270/W271;1;X4Y14/X04;X4Y14/X04/S272;1;X4Y14/B3;X4Y14/B3/X04;1;X9Y16/Q0;;1;X9Y16/N800;X9Y16/N800/Q0;1;X9Y12/W230;X9Y12/W230/N804;1;X7Y12/W260;X7Y12/W260/W232;1;X5Y12/W260;X5Y12/W260/W262;1;X4Y12/X07;X4Y12/X07/W261;1;X4Y12/B6;X4Y12/B6/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m2 grantedAccess"
          }
        },
        "m2.counter[24]": {
          "hide_name": 0,
          "bits": [ 9085 ] ,
          "attributes": {
            "ROUTING": "X7Y16/S100;X7Y16/S100/Q2;1;X7Y16/E210;X7Y16/E210/S100;1;X7Y16/A1;X7Y16/A1/E210;1;X7Y16/Q2;;1;X7Y16/N130;X7Y16/N130/Q2;1;X7Y16/A2;X7Y16/A2/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:11.16-11.23",
            "hdlname": "m2 counter"
          }
        },
        "m2.counter_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 9084 ] ,
          "attributes": {
            "ROUTING": "X7Y16/F2;;1;X7Y16/XD2;X7Y16/XD2/F2;1"
          }
        },
        "m2.counter_DFFRE_Q_CE[2]": {
          "hide_name": 0,
          "bits": [ 9083 ] ,
          "attributes": {
            "ROUTING": "X7Y15/CE1;X7Y15/CE1/X07;1;X7Y13/X07;X7Y13/X07/N262;1;X7Y13/CE2;X7Y13/CE2/X07;1;X8Y14/CE1;X8Y14/CE1/N211;1;X7Y14/CE0;X7Y14/CE0/X05;1;X6Y13/X07;X6Y13/X07/N242;1;X6Y13/CE2;X6Y13/CE2/X07;1;X6Y12/CE0;X6Y12/CE0/X05;1;X7Y15/W260;X7Y15/W260/F6;1;X6Y15/X07;X6Y15/X07/W261;1;X6Y15/CE1;X6Y15/CE1/X07;1;X7Y12/CE1;X7Y12/CE1/X05;1;X6Y15/N250;X6Y15/N250/W111;1;X6Y13/X06;X6Y13/X06/N252;1;X6Y13/CE0;X6Y13/CE0/X06;1;X7Y13/E260;X7Y13/E260/N262;1;X8Y13/X07;X8Y13/X07/E261;1;X8Y13/CE0;X8Y13/CE0/X07;1;X7Y15/CE0;X7Y15/CE0/X07;1;X7Y14/X05;X7Y14/X05/N261;1;X7Y14/CE2;X7Y14/CE2/X05;1;X8Y13/CE1;X8Y13/CE1/N212;1;X7Y15/X07;X7Y15/X07/F6;1;X7Y15/CE2;X7Y15/CE2/X07;1;X7Y16/CE2;X7Y16/CE2/X05;1;X6Y15/S200;X6Y15/S200/W101;1;X6Y16/C5;X6Y16/C5/S201;1;X6Y15/N240;X6Y15/N240/W101;1;X6Y13/N240;X6Y13/N240/N242;1;X6Y12/X05;X6Y12/X05/N241;1;X6Y12/CE2;X6Y12/CE2/X05;1;X7Y15/N260;X7Y15/N260/F6;1;X7Y13/N260;X7Y13/N260/N262;1;X7Y12/X05;X7Y12/X05/N261;1;X7Y12/CE2;X7Y12/CE2/X05;1;X7Y15/S260;X7Y15/S260/F6;1;X7Y16/X05;X7Y16/X05/S261;1;X7Y16/CE1;X7Y16/CE1/X05;1;X7Y15/EW10;X7Y15/EW10/F6;1;X8Y15/N210;X8Y15/N210/E111;1;X8Y14/CE2;X8Y14/CE2/N211;1;X7Y15/F6;;1;X7Y15/W100;X7Y15/W100/F6;1;X6Y15/S240;X6Y15/S240/W101;1;X6Y16/C0;X6Y16/C0/S241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m1.state_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 9077 ] ,
          "attributes": {
            "ROUTING": "X6Y16/F4;;1;X6Y16/XD4;X6Y16/XD4/F4;1"
          }
        },
        "m1.state_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9073 ] ,
          "attributes": {
            "ROUTING": "X7Y16/F0;;1;X7Y16/XD0;X7Y16/XD0/F0;1"
          }
        },
        "m1.state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9072 ] ,
          "attributes": {
            "ROUTING": "X6Y16/W100;X6Y16/W100/F6;1;X6Y16/E230;X6Y16/E230/W100;1;X7Y16/X06;X7Y16/X06/E231;1;X7Y16/CE0;X7Y16/CE0/X06;1;X6Y16/F6;;1;X6Y16/X07;X6Y16/X07/F6;1;X6Y16/CE2;X6Y16/CE2/X07;1"
          }
        },
        "m2.requestingMemory_LUT4_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 9068 ] ,
          "attributes": {
            "ROUTING": "X8Y15/F2;;1;X8Y15/D4;X8Y15/D4/F2;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "address[3]": {
          "hide_name": 0,
          "bits": [ 9061 ] ,
          "attributes": {
            "ROUTING": "X4Y9/C2;X4Y9/C2/N230;1;X4Y9/CE1;X4Y9/CE1/X07;1;X8Y12/N800;X8Y12/N800/N202;1;X8Y8/W230;X8Y8/W230/N804;1;X6Y8/W260;X6Y8/W260/W232;1;X4Y8/S260;X4Y8/S260/W262;1;X4Y9/X05;X4Y9/X05/S261;1;X4Y9/A3;X4Y9/A3/X05;1;X6Y9/W260;X6Y9/W260/W232;1;X4Y9/CE0;X4Y9/CE0/X07;1;X4Y9/X07;X4Y9/X07/W262;1;X4Y9/N230;X4Y9/N230/W232;1;X4Y9/C3;X4Y9/C3/N230;1;X4Y9/A2;X4Y9/A2/X02;1;X5Y9/CE1;X5Y9/CE1/X06;1;X4Y9/X02;X4Y9/X02/W232;1;X8Y14/N200;X8Y14/N200/N101;1;X8Y15/S130;X8Y15/S130/F0;1;X8Y16/E270;X8Y16/E270/S131;1;X9Y16/A5;X9Y16/A5/E271;1;X8Y15/N100;X8Y15/N100/F0;1;X8Y15/C4;X8Y15/C4/N100;1;X8Y15/F0;;1;X8Y15/N200;X8Y15/N200/F0;1;X8Y13/N800;X8Y13/N800/N202;1;X8Y9/W230;X8Y9/W230/N804;1;X6Y9/W230;X6Y9/W230/W232;1;X5Y9/X06;X5Y9/X06/W231;1;X4Y9/BSRAMOCEBCE0;X5Y9/CE0/X06;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "sm address",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:7.17-7.24"
          }
        },
        "m1.state_DFFRE_Q_RESET[1]": {
          "hide_name": 0,
          "bits": [ 9057 ] ,
          "attributes": {
            "ROUTING": "X7Y16/E100;X7Y16/E100/F6;1;X8Y16/S240;X8Y16/S240/E101;1;X8Y16/B0;X8Y16/B0/S240;1;X7Y16/F6;;1;X7Y16/W100;X7Y16/W100/F6;1;X7Y16/W230;X7Y16/W230/W100;1;X6Y16/X06;X6Y16/X06/W231;1;X6Y16/LSR2;X6Y16/LSR2/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "req2": {
          "hide_name": 0,
          "bits": [ 9055 ] ,
          "attributes": {
            "ROUTING": "X8Y16/A6;X8Y16/A6/S210;1;X8Y16/A7;X8Y16/A7/S210;1;X8Y16/S210;X8Y16/S210/Q1;1;X8Y16/Q1;;1;X8Y16/SN20;X8Y16/SN20/Q1;1;X8Y15/A4;X8Y15/A4/N121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:46.16-46.20",
            "hdlname": "m1 requestingMemory"
          }
        },
        "m1.state_DFFRE_Q_RESET[0]": {
          "hide_name": 0,
          "bits": [ 9051 ] ,
          "attributes": {
            "ROUTING": "X8Y16/A0;X8Y16/A0/E111;1;X7Y16/F3;;1;X7Y16/EW10;X7Y16/EW10/F3;1;X8Y16/A1;X8Y16/A1/E111;1;X8Y16/XD1;X8Y16/XD1/A1;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m1.requestingMemory_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9050 ] ,
          "attributes": {
            "ROUTING": "X8Y16/F0;;1;X8Y16/X05;X8Y16/X05/F0;1;X8Y16/CE0;X8Y16/CE0/X05;1"
          }
        },
        "m1.counter_DFFRE_Q_15_D_LUT4_F_I3_LUT4_I3_F_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 9046 ] ,
          "attributes": {
            "ROUTING": "X6Y15/B7;X6Y15/B7/N271;1;X7Y16/A0;X7Y16/A0/N100;1;X6Y16/N270;X6Y16/N270/W131;1;X6Y15/B4;X6Y15/B4/N271;1;X7Y16/W130;X7Y16/W130/Q0;1;X7Y16/B6;X7Y16/B6/W130;1;X7Y16/N100;X7Y16/N100/Q0;1;X7Y15/B7;X7Y15/B7/N101;1;X6Y16/X05;X6Y16/X05/W201;1;X6Y16/B6;X6Y16/B6/X05;1;X7Y16/X01;X7Y16/X01/Q0;1;X7Y16/B3;X7Y16/B3/X01;1;X7Y16/Q0;;1;X7Y16/W200;X7Y16/W200/Q0;1;X6Y16/X01;X6Y16/X01/W201;1;X6Y16/B4;X6Y16/B4/X01;1",
            "hdlname": "m1 state",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:19.15-19.20",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m1.counter_DFFRE_Q_15_D_LUT4_F_I3_LUT4_I3_F_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 9044 ] ,
          "attributes": {
            "ROUTING": "X7Y16/A6;X7Y16/A6/E111;1;X6Y16/EW10;X6Y16/EW10/Q4;1;X7Y16/A3;X7Y16/A3/E111;1;X6Y15/E260;X6Y15/E260/N121;1;X7Y15/X03;X7Y15/X03/E261;1;X7Y15/A7;X7Y15/A7/X03;1;X6Y16/E100;X6Y16/E100/Q4;1;X6Y16/A4;X6Y16/A4/E100;1;X6Y15/A7;X6Y15/A7/N121;1;X6Y16/Q4;;1;X6Y16/SN20;X6Y16/SN20/Q4;1;X6Y15/A4;X6Y15/A4/N121;1",
            "hdlname": "m1 state",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:19.15-19.20",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "readWrite2": {
          "hide_name": 0,
          "bits": [ 9041 ] ,
          "attributes": {
            "ROUTING": "X6Y15/Q1;;1;X6Y15/N130;X6Y15/N130/Q1;1;X6Y15/E240;X6Y15/E240/N130;1;X6Y15/B6;X6Y15/B6/E240;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:48.22-48.32",
            "hdlname": "m1 readWrite"
          }
        },
        "m1.readWrite_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 9038 ] ,
          "attributes": {
            "ROUTING": "X6Y15/F4;;1;X6Y15/C1;X6Y15/C1/F4;1;X6Y15/XD1;X6Y15/XD1/C1;1"
          }
        },
        "m1.readWrite_DFFSE_Q_CE[2]": {
          "hide_name": 0,
          "bits": [ 9037 ] ,
          "attributes": {
            "ROUTING": "X7Y15/W270;X7Y15/W270/F7;1;X6Y15/X08;X6Y15/X08/W271;1;X6Y15/CE0;X6Y15/CE0/X08;1;X7Y15/F7;;1;X7Y15/S100;X7Y15/S100/F7;1;X7Y16/W240;X7Y16/W240/S101;1;X6Y16/C6;X6Y16/C6/W241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataFromMem[31]": {
          "hide_name": 0,
          "bits": [ 9030 ] ,
          "attributes": {
            "ROUTING": "X6Y12/S800;X6Y12/S800/S232;1;X6Y16/W800;X6Y16/W800/S804;1;X2Y16/S200;X2Y16/S200/W804;1;X2Y17/E200;X2Y17/E200/S201;1;X4Y17/D5;X4Y17/D5/E202;1;X4Y17/XD5;X4Y17/XD5/D5;1;X4Y12/A4;X4Y12/A4/X06;1;X6Y12/W230;X6Y12/W230/S232;1;X4Y12/X06;X4Y12/X06/W232;1;X4Y9/BSRAMDOB13Q1;;1;X6Y9/S130;X6Y9/S130/Q1;1;X6Y10/S230;X6Y10/S230/S131;1",
            "unused_bits": "32 33 34 35",
            "hdlname": "sm dataOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:9.23-9.30"
          }
        },
        "dataToMem2[22]": {
          "hide_name": 0,
          "bits": [ 9024 ] ,
          "attributes": {
            "ROUTING": "X2Y16/Q4;;1;X2Y16/E100;X2Y16/E100/Q4;1;X2Y16/C0;X2Y16/C0/E100;1",
            "hdlname": "m1 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "m1.outputData_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 9022 ] ,
          "attributes": {
            "ROUTING": "X2Y16/A2;X2Y16/A2/W131;1;X2Y16/XD2;X2Y16/XD2/A2;1;X3Y16/F5;;1;X3Y16/W130;X3Y16/W130/F5;1;X2Y16/A4;X2Y16/A4/W131;1;X2Y16/XD4;X2Y16/XD4/A4;1"
          }
        },
        "dataFromMem[22]": {
          "hide_name": 0,
          "bits": [ 9015 ] ,
          "attributes": {
            "ROUTING": "X3Y17/A4;X3Y17/A4/S232;1;X3Y17/XD4;X3Y17/XD4/A4;1;X3Y15/S230;X3Y15/S230/S232;1;X3Y16/A5;X3Y16/A5/S231;1;X4Y9/Q4;;1;X4Y9/W130;X4Y9/W130/Q4;1;X3Y9/S230;X3Y9/S230/W131;1;X3Y11/S230;X3Y11/S230/S232;1;X3Y13/S230;X3Y13/S230/S232;1;X3Y15/X02;X3Y15/X02/S232;1;X3Y15/A2;X3Y15/A2/X02;1",
            "unused_bits": "32 33 34 35",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "sm dataOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:9.23-9.30"
          }
        },
        "dataToMem2[23]": {
          "hide_name": 0,
          "bits": [ 9010 ] ,
          "attributes": {
            "ROUTING": "X3Y13/Q4;;1;X3Y13/E130;X3Y13/E130/Q4;1;X3Y13/C3;X3Y13/C3/E130;1",
            "hdlname": "m1 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "m1.outputData_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 9008 ] ,
          "attributes": {
            "ROUTING": "X3Y13/XD2;X3Y13/XD2/F2;1;X3Y13/F2;;1;X3Y13/D4;X3Y13/D4/F2;1;X3Y13/XD4;X3Y13/XD4/D4;1"
          }
        },
        "dataToMem2[24]": {
          "hide_name": 0,
          "bits": [ 9004 ] ,
          "attributes": {
            "ROUTING": "X1Y17/Q1;;1;X1Y17/N100;X1Y17/N100/Q1;1;X1Y17/C4;X1Y17/C4/N100;1",
            "hdlname": "m1 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "m1.outputData_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 9002 ] ,
          "attributes": {
            "ROUTING": "X1Y17/A3;X1Y17/A3/W252;1;X1Y17/XD3;X1Y17/XD3/A3;1;X3Y17/F5;;1;X3Y17/W250;X3Y17/W250/F5;1;X1Y17/A1;X1Y17/A1/W252;1;X1Y17/XD1;X1Y17/XD1/A1;1"
          }
        },
        "dataToMem2[25]": {
          "hide_name": 0,
          "bits": [ 8998 ] ,
          "attributes": {
            "ROUTING": "X2Y15/Q1;;1;X2Y15/EW20;X2Y15/EW20/Q1;1;X3Y15/C5;X3Y15/C5/E121;1",
            "hdlname": "m1 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "m1.outputData_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 8996 ] ,
          "attributes": {
            "ROUTING": "X3Y15/W230;X3Y15/W230/F3;1;X2Y15/B1;X2Y15/B1/W231;1;X2Y15/XD1;X2Y15/XD1/B1;1;X3Y15/F3;;1;X3Y15/XD3;X3Y15/XD3/F3;1"
          }
        },
        "dataToMem2[26]": {
          "hide_name": 0,
          "bits": [ 8992 ] ,
          "attributes": {
            "ROUTING": "X3Y14/Q3;;1;X3Y14/W100;X3Y14/W100/Q3;1;X3Y14/D0;X3Y14/D0/W100;1",
            "hdlname": "m1 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "m1.outputData_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 8990 ] ,
          "attributes": {
            "ROUTING": "X3Y14/B5;X3Y14/B5/F3;1;X3Y14/XD5;X3Y14/XD5/B5;1;X3Y14/F3;;1;X3Y14/XD3;X3Y14/XD3/F3;1"
          }
        },
        "m1.outputData_DFFE_Q_8_D_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8988 ] ,
          "attributes": {
            "ROUTING": "X3Y15/D3;X3Y15/D3/F2;1;X3Y16/S210;X3Y16/S210/S111;1;X3Y17/X08;X3Y17/X08/S211;1;X3Y17/C5;X3Y17/C5/X08;1;X3Y15/D0;X3Y15/D0/F2;1;X3Y15/F2;;1;X3Y15/SN10;X3Y15/SN10/F2;1;X3Y14/N250;X3Y14/N250/N111;1;X3Y13/X04;X3Y13/X04/N251;1;X3Y13/B2;X3Y13/B2/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataFromMem[23]": {
          "hide_name": 0,
          "bits": [ 8982 ] ,
          "attributes": {
            "ROUTING": "X3Y15/C3;X3Y15/C3/W261;1;X3Y17/C0;X3Y17/C0/W261;1;X3Y17/XD0;X3Y17/XD0/C0;1;X4Y17/N260;X4Y17/N260/S838;1;X4Y15/W260;X4Y15/W260/N262;1;X3Y15/C0;X3Y15/C0/W261;1;X4Y13/W250;X4Y13/W250/S834;1;X3Y13/A2;X3Y13/A2/W251;1;X4Y9/Q5;;1;X4Y9/S830;X4Y9/S830/Q5;1;X4Y17/W260;X4Y17/W260/S838;1;X3Y17/X03;X3Y17/X03/W261;1;X3Y17/B5;X3Y17/B5/X03;1",
            "unused_bits": "32 33 34 35",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "sm dataOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:9.23-9.30"
          }
        },
        "dataFromMem[24]": {
          "hide_name": 0,
          "bits": [ 8975 ] ,
          "attributes": {
            "ROUTING": "X3Y17/A1;X3Y17/A1/W251;1;X3Y17/XD1;X3Y17/XD1/A1;1;X3Y15/X05;X3Y15/X05/S262;1;X3Y15/B0;X3Y15/B0/X05;1;X3Y17/W830;X3Y17/W830/S834;1;X4Y17/W250;X4Y17/W250/E838;1;X3Y17/A5;X3Y17/A5/W251;1;X3Y13/S830;X3Y13/S830/S262;1;X5Y9/Q0;;1;X5Y9/W130;X5Y9/W130/Q0;1;X4Y9/W830;X4Y9/W830/W131;1;X3Y9/S260;X3Y9/S260/E838;1;X3Y11/S260;X3Y11/S260/S262;1;X3Y13/S260;X3Y13/S260/S262;1;X3Y15/X03;X3Y15/X03/S262;1;X3Y15/B3;X3Y15/B3/X03;1",
            "unused_bits": "32 33 34 35",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "sm dataOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:9.23-9.30"
          }
        },
        "dataFromMem[25]": {
          "hide_name": 0,
          "bits": [ 8968 ] ,
          "attributes": {
            "ROUTING": "X3Y15/S800;X3Y15/S800/E808;1;X3Y19/E230;X3Y19/E230/S804;1;X3Y19/C4;X3Y19/C4/E230;1;X3Y19/XD4;X3Y19/XD4/C4;1;X3Y15/N200;X3Y15/N200/E808;1;X3Y15/A0;X3Y15/A0/N200;1;X5Y9/Q1;;1;X5Y9/W810;X5Y9/W810/Q1;1;X2Y9/S220;X2Y9/S220/E818;1;X2Y11/S220;X2Y11/S220/S222;1;X2Y13/S230;X2Y13/S230/S222;1;X2Y15/E230;X2Y15/E230/S232;1;X4Y15/W800;X4Y15/W800/E232;1;X3Y15/E200;X3Y15/E200/E808;1;X3Y15/A3;X3Y15/A3/E200;1",
            "unused_bits": "32 33 34 35",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "sm dataOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:9.23-9.30"
          }
        },
        "dataToMem2[27]": {
          "hide_name": 0,
          "bits": [ 8963 ] ,
          "attributes": {
            "ROUTING": "X4Y15/Q4;;1;X4Y15/E130;X4Y15/E130/Q4;1;X4Y15/C2;X4Y15/C2/E130;1",
            "hdlname": "m1 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "m1.outputData_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 8961 ] ,
          "attributes": {
            "ROUTING": "X4Y15/C1;X4Y15/C1/F4;1;X4Y15/XD1;X4Y15/XD1/C1;1;X4Y15/F4;;1;X4Y15/XD4;X4Y15/XD4/F4;1"
          }
        },
        "m1.outputData_DFFE_Q_4_D_LUT3_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 8959 ] ,
          "attributes": {
            "ROUTING": "X3Y15/EW20;X3Y15/EW20/F0;1;X4Y15/C4;X4Y15/C4/E121;1;X3Y14/E200;X3Y14/E200/N101;1;X4Y14/D5;X4Y14/D5/E201;1;X3Y15/N100;X3Y15/N100/F0;1;X3Y14/W240;X3Y14/W240/N101;1;X3Y14/B3;X3Y14/B3/W240;1;X3Y15/F0;;1;X3Y15/E100;X3Y15/E100/F0;1;X4Y15/D6;X4Y15/D6/E101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataFromMem[26]": {
          "hide_name": 0,
          "bits": [ 8953 ] ,
          "attributes": {
            "ROUTING": "X4Y15/S270;X4Y15/S270/S262;1;X4Y17/S270;X4Y17/S270/S272;1;X4Y19/W270;X4Y19/W270/S272;1;X3Y19/A3;X3Y19/A3/W271;1;X3Y19/XD3;X3Y19/XD3/A3;1;X4Y15/X03;X4Y15/X03/S262;1;X4Y15/B4;X4Y15/B4/X03;1;X4Y14/W260;X4Y14/W260/S261;1;X3Y14/X07;X3Y14/X07/W261;1;X3Y14/A3;X3Y14/A3/X07;1;X4Y14/X05;X4Y14/X05/S261;1;X4Y14/C5;X4Y14/C5/X05;1;X4Y15/C6;X4Y15/C6/X05;1;X5Y9/EW20;X5Y9/EW20/Q2;1;X4Y9/S260;X4Y9/S260/W121;1;X4Y11/S260;X4Y11/S260/S262;1;X4Y13/S260;X4Y13/S260/S262;1;X4Y15/X05;X4Y15/X05/S262;1;X4Y9/BSRAMDOB8Q2;;1",
            "unused_bits": "32 33 34 35",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "sm dataOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:9.23-9.30"
          }
        },
        "dataFromMem[27]": {
          "hide_name": 0,
          "bits": [ 8946 ] ,
          "attributes": {
            "ROUTING": "X4Y19/N250;X4Y19/N250/S838;1;X4Y17/A0;X4Y17/A0/N252;1;X4Y17/XD0;X4Y17/XD0/A0;1;X4Y15/N270;X4Y15/N270/E131;1;X4Y14/B5;X4Y14/B5/N271;1;X3Y15/E130;X3Y15/E130/E838;1;X4Y15/B6;X4Y15/B6/E131;1;X4Y9/BSRAMDO27Q3;;1;X5Y9/EW10;X5Y9/EW10/Q3;1;X4Y9/S250;X4Y9/S250/W111;1;X4Y11/S830;X4Y11/S830/S252;1;X4Y15/W830;X4Y15/W830/S834;1;X3Y15/E250;X3Y15/E250/E838;1;X4Y15/A4;X4Y15/A4/E251;1",
            "unused_bits": "32 33 34 35",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "sm dataOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:9.23-9.30"
          }
        },
        "dataFromMem[28]": {
          "hide_name": 0,
          "bits": [ 8939 ] ,
          "attributes": {
            "ROUTING": "X5Y14/W200;X5Y14/W200/S202;1;X3Y14/W800;X3Y14/W800/W202;1;X4Y14/E100;X4Y14/E100/E808;1;X4Y14/A5;X4Y14/A5/E100;1;X4Y20/N230;X4Y20/N230/W231;1;X4Y19/B2;X4Y19/B2/N231;1;X4Y19/XD2;X4Y19/XD2/B2;1;X4Y15/A6;X4Y15/A6/X01;1;X5Y15/W200;X5Y15/W200/S201;1;X4Y15/X01;X4Y15/X01/W201;1;X5Y9/Q4;;1;X5Y9/S100;X5Y9/S100/Q4;1;X5Y10/S200;X5Y10/S200/S101;1;X5Y12/S200;X5Y12/S200/S202;1;X5Y16/S800;X5Y16/S800/S202;1;X5Y14/S200;X5Y14/S200/S202;1;X5Y20/W230;X5Y20/W230/S804;1",
            "unused_bits": "32 33 34 35",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "sm dataOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:9.23-9.30"
          }
        },
        "dataToMem2[0]": {
          "hide_name": 0,
          "bits": [ 8934 ] ,
          "attributes": {
            "ROUTING": "X4Y14/Q2;;1;X4Y14/W130;X4Y14/W130/Q2;1;X4Y14/D3;X4Y14/D3/W130;1",
            "hdlname": "m1 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "m1.outputData_DFFE_Q_31_D": {
          "hide_name": 0,
          "bits": [ 8932 ] ,
          "attributes": {
            "ROUTING": "X4Y14/XD0;X4Y14/XD0/F0;1;X4Y14/F0;;1;X4Y14/D2;X4Y14/D2/F0;1;X4Y14/XD2;X4Y14/XD2/D2;1"
          }
        },
        "dataToMem2[1]": {
          "hide_name": 0,
          "bits": [ 8928 ] ,
          "attributes": {
            "ROUTING": "X1Y14/Q5;;1;X1Y14/X08;X1Y14/X08/Q5;1;X1Y14/C4;X1Y14/C4/X08;1",
            "hdlname": "m1 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "m1.outputData_DFFE_Q_30_D": {
          "hide_name": 0,
          "bits": [ 8926 ] ,
          "attributes": {
            "ROUTING": "X1Y14/D5;X1Y14/D5/W202;1;X1Y14/XD5;X1Y14/XD5/D5;1;X4Y14/F7;;1;X4Y14/W100;X4Y14/W100/F7;1;X3Y14/W200;X3Y14/W200/W101;1;X1Y14/D0;X1Y14/D0/W202;1;X1Y14/XD0;X1Y14/XD0/D0;1"
          }
        },
        "dataToMem2[28]": {
          "hide_name": 0,
          "bits": [ 8923 ] ,
          "attributes": {
            "ROUTING": "X2Y15/Q4;;1;X2Y15/X03;X2Y15/X03/Q4;1;X2Y15/D0;X2Y15/D0/X03;1",
            "hdlname": "m1 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "m1.outputData_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8921 ] ,
          "attributes": {
            "ROUTING": "X2Y15/D4;X2Y15/D4/W201;1;X2Y15/XD4;X2Y15/XD4/D4;1;X2Y15/D3;X2Y15/D3/W201;1;X2Y15/XD3;X2Y15/XD3/D3;1;X4Y15/F6;;1;X4Y15/W100;X4Y15/W100/F6;1;X3Y15/W200;X3Y15/W200/W101;1"
          }
        },
        "dataFromMem[0]": {
          "hide_name": 0,
          "bits": [ 8914 ] ,
          "attributes": {
            "ROUTING": "X5Y13/S200;X5Y13/S200/S202;1;X5Y15/S200;X5Y15/S200/S202;1;X5Y16/D2;X5Y16/D2/S201;1;X5Y16/XD2;X5Y16/XD2/D2;1;X4Y14/E240;X4Y14/E240/S242;1;X4Y14/B7;X4Y14/B7/E240;1;X4Y9/S100;X4Y9/S100/F0;1;X4Y10/S240;X4Y10/S240/S101;1;X4Y12/S240;X4Y12/S240/S242;1;X4Y14/X03;X4Y14/X03/S242;1;X4Y14/A0;X4Y14/A0/X03;1;X4Y9/F0;;1;X4Y9/E100;X4Y9/E100/F0;1;X5Y9/S200;X5Y9/S200/E101;1;X5Y11/S200;X5Y11/S200/S202;1;X5Y13/X05;X5Y13/X05/S202;1;X5Y13/B0;X5Y13/B0/X05;1",
            "unused_bits": "32 33 34 35",
            "hdlname": "sm dataOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:9.23-9.30"
          }
        },
        "dataFromMem[1]": {
          "hide_name": 0,
          "bits": [ 8908 ] ,
          "attributes": {
            "ROUTING": "X4Y9/S810;X4Y9/S810/F1;1;X4Y17/N220;X4Y17/N220/S818;1;X4Y15/N230;X4Y15/N230/N222;1;X4Y14/A7;X4Y14/A7/N231;1;X5Y11/S230;X5Y11/S230/S232;1;X5Y13/X02;X5Y13/X02/S232;1;X5Y13/A0;X5Y13/A0/X02;1;X4Y9/F1;;1;X4Y9/E130;X4Y9/E130/F1;1;X5Y9/S230;X5Y9/S230/E131;1;X5Y11/S800;X5Y11/S800/S232;1;X5Y19/N230;X5Y19/N230/S808;1;X5Y17/N260;X5Y17/N260/N232;1;X5Y16/C1;X5Y16/C1/N261;1;X5Y16/XD1;X5Y16/XD1/C1;1",
            "unused_bits": "32 33 34 35",
            "hdlname": "sm dataOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:9.23-9.30"
          }
        },
        "dataToMem2[2]": {
          "hide_name": 0,
          "bits": [ 8903 ] ,
          "attributes": {
            "ROUTING": "X5Y12/Q0;;1;X5Y12/N130;X5Y12/N130/Q0;1;X5Y12/C6;X5Y12/C6/N130;1",
            "hdlname": "m1 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "m1.outputData_DFFE_Q_29_D": {
          "hide_name": 0,
          "bits": [ 8901 ] ,
          "attributes": {
            "ROUTING": "X5Y12/XD0;X5Y12/XD0/F0;1;X5Y12/F0;;1;X5Y12/D2;X5Y12/D2/F0;1;X5Y12/XD2;X5Y12/XD2/D2;1"
          }
        },
        "dataToMem2[3]": {
          "hide_name": 0,
          "bits": [ 8897 ] ,
          "attributes": {
            "ROUTING": "X1Y15/Q3;;1;X1Y15/S100;X1Y15/S100/Q3;1;X1Y15/D4;X1Y15/D4/S100;1",
            "hdlname": "m1 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "m1.outputData_DFFE_Q_28_D": {
          "hide_name": 0,
          "bits": [ 8895 ] ,
          "attributes": {
            "ROUTING": "X1Y15/C0;X1Y15/C0/W261;1;X1Y15/XD0;X1Y15/XD0/C0;1;X4Y13/F6;;1;X4Y13/W260;X4Y13/W260/F6;1;X2Y13/S260;X2Y13/S260/W262;1;X2Y15/W260;X2Y15/W260/S262;1;X1Y15/C3;X1Y15/C3/W261;1;X1Y15/XD3;X1Y15/XD3/C3;1"
          }
        },
        "dataToMem2[4]": {
          "hide_name": 0,
          "bits": [ 8891 ] ,
          "attributes": {
            "ROUTING": "X3Y12/Q1;;1;X3Y12/N130;X3Y12/N130/Q1;1;X3Y12/C7;X3Y12/C7/N130;1",
            "hdlname": "m1 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "m1.outputData_DFFE_Q_27_D": {
          "hide_name": 0,
          "bits": [ 8889 ] ,
          "attributes": {
            "ROUTING": "X3Y12/C1;X3Y12/C1/W101;1;X3Y12/XD1;X3Y12/XD1/C1;1;X4Y12/F7;;1;X4Y12/W100;X4Y12/W100/F7;1;X3Y12/C2;X3Y12/C2/W101;1;X3Y12/XD2;X3Y12/XD2/C2;1"
          }
        },
        "m1.outputData_DFFE_Q_29_D_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8887 ] ,
          "attributes": {
            "ROUTING": "X4Y13/N240;X4Y13/N240/W101;1;X4Y12/D7;X4Y12/D7/N241;1;X5Y12/B0;X5Y12/B0/N131;1;X5Y13/N130;X5Y13/N130/F0;1;X5Y13/W100;X5Y13/W100/F0;1;X4Y13/C6;X4Y13/C6/W101;1;X5Y13/F0;;1;X5Y13/D6;X5Y13/D6/F0;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataFromMem[2]": {
          "hide_name": 0,
          "bits": [ 8881 ] ,
          "attributes": {
            "ROUTING": "X5Y12/S220;X5Y12/S220/E221;1;X5Y13/C6;X5Y13/C6/S221;1;X4Y13/S810;X4Y13/S810/S222;1;X4Y17/E210;X4Y17/E210/S814;1;X5Y17/N210;X5Y17/N210/E211;1;X5Y16/B0;X5Y16/B0/N211;1;X5Y16/XD0;X5Y16/XD0/B0;1;X4Y12/E220;X4Y12/E220/S221;1;X5Y12/X01;X5Y12/X01/E221;1;X5Y12/A0;X5Y12/A0/X01;1;X4Y12/C7;X4Y12/C7/S221;1;X4Y9/F2;;1;X4Y9/S220;X4Y9/S220/F2;1;X4Y11/S220;X4Y11/S220/S222;1;X4Y13/X07;X4Y13/X07/S222;1;X4Y13/B6;X4Y13/B6/X07;1",
            "unused_bits": "32 33 34 35",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "sm dataOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:9.23-9.30"
          }
        },
        "dataFromMem[3]": {
          "hide_name": 0,
          "bits": [ 8874 ] ,
          "attributes": {
            "ROUTING": "X4Y9/S130;X4Y9/S130/F3;1;X4Y10/S270;X4Y10/S270/S131;1;X4Y12/B7;X4Y12/B7/S272;1;X5Y13/W220;X5Y13/W220/S222;1;X4Y13/X01;X4Y13/X01/W221;1;X4Y13/A6;X4Y13/A6/X01;1;X5Y13/S220;X5Y13/S220/S222;1;X5Y15/S220;X5Y15/S220/S222;1;X5Y16/C4;X5Y16/C4/S221;1;X5Y16/XD4;X5Y16/XD4/C4;1;X4Y9/F3;;1;X4Y9/EW20;X4Y9/EW20/F3;1;X5Y9/S220;X5Y9/S220/E121;1;X5Y11/S220;X5Y11/S220/S222;1;X5Y13/X07;X5Y13/X07/S222;1;X5Y13/B6;X5Y13/B6/X07;1",
            "unused_bits": "32 33 34 35",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "sm dataOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:9.23-9.30"
          }
        },
        "dataFromMem[4]": {
          "hide_name": 0,
          "bits": [ 8867 ] ,
          "attributes": {
            "ROUTING": "X4Y9/SN10;X4Y9/SN10/F4;1;X4Y10/S210;X4Y10/S210/S111;1;X4Y12/A7;X4Y12/A7/S212;1;X4Y13/E270;X4Y13/E270/S824;1;X5Y13/A6;X5Y13/A6/E271;1;X4Y9/F4;;1;X4Y9/S820;X4Y9/S820/F4;1;X4Y17/N240;X4Y17/N240/S828;1;X4Y16/E240;X4Y16/E240/N241;1;X6Y16/C3;X6Y16/C3/E242;1;X6Y16/XD3;X6Y16/XD3/C3;1",
            "unused_bits": "32 33 34 35",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "sm dataOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:9.23-9.30"
          }
        },
        "dataToMem2[5]": {
          "hide_name": 0,
          "bits": [ 8862 ] ,
          "attributes": {
            "ROUTING": "X5Y12/Q5;;1;X5Y12/E100;X5Y12/E100/Q5;1;X5Y12/C1;X5Y12/C1/E100;1",
            "hdlname": "m1 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "m1.outputData_DFFE_Q_26_D": {
          "hide_name": 0,
          "bits": [ 8860 ] ,
          "attributes": {
            "ROUTING": "X5Y12/B5;X5Y12/B5/F3;1;X5Y12/XD5;X5Y12/XD5/B5;1;X5Y12/F3;;1;X5Y12/XD3;X5Y12/XD3/F3;1"
          }
        },
        "dataToMem2[6]": {
          "hide_name": 0,
          "bits": [ 8856 ] ,
          "attributes": {
            "ROUTING": "X2Y13/Q0;;1;X2Y13/X05;X2Y13/X05/Q0;1;X2Y13/C4;X2Y13/C4/X05;1",
            "hdlname": "m1 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "m1.outputData_DFFE_Q_25_D": {
          "hide_name": 0,
          "bits": [ 8854 ] ,
          "attributes": {
            "ROUTING": "X2Y13/B0;X2Y13/B0/W232;1;X2Y13/XD0;X2Y13/XD0/B0;1;X4Y13/F3;;1;X4Y13/W230;X4Y13/W230/F3;1;X2Y13/B5;X2Y13/B5/W232;1;X2Y13/XD5;X2Y13/XD5/B5;1"
          }
        },
        "dataToMem2[7]": {
          "hide_name": 0,
          "bits": [ 8850 ] ,
          "attributes": {
            "ROUTING": "X5Y12/Q4;;1;X5Y12/EW20;X5Y12/EW20/Q4;1;X4Y12/D3;X4Y12/D3/W121;1",
            "hdlname": "m1 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "m1.outputData_DFFE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 8848 ] ,
          "attributes": {
            "ROUTING": "X5Y12/XD4;X5Y12/XD4/F4;1;X5Y12/F4;;1;X5Y12/W240;X5Y12/W240/F4;1;X4Y12/C5;X4Y12/C5/W241;1;X4Y12/XD5;X4Y12/XD5/C5;1"
          }
        },
        "m1.outputData_DFFE_Q_26_D_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8846 ] ,
          "attributes": {
            "ROUTING": "X5Y13/X03;X5Y13/X03/F6;1;X5Y13/D1;X5Y13/D1/X03;1;X5Y13/S130;X5Y13/S130/F6;1;X5Y13/N250;X5Y13/N250/S130;1;X5Y12/X04;X5Y12/X04/N251;1;X5Y12/B3;X5Y12/B3/X04;1;X5Y12/N260;X5Y12/N260/N121;1;X5Y12/D4;X5Y12/D4/N260;1;X4Y13/C3;X4Y13/C3/W261;1;X5Y13/F6;;1;X5Y13/W260;X5Y13/W260/F6;1;X5Y13/SN20;X5Y13/SN20/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataFromMem[5]": {
          "hide_name": 0,
          "bits": [ 8840 ] ,
          "attributes": {
            "ROUTING": "X4Y10/E260;X4Y10/E260/S121;1;X5Y10/S260;X5Y10/S260/E261;1;X5Y12/X07;X5Y12/X07/S262;1;X5Y12/A3;X5Y12/A3/X07;1;X5Y13/N220;X5Y13/N220/E221;1;X5Y12/C4;X5Y12/C4/N221;1;X4Y12/S230;X4Y12/S230/S222;1;X4Y13/B3;X4Y13/B3/S231;1;X4Y14/S230;X4Y14/S230/S222;1;X4Y16/S800;X4Y16/S800/S232;1;X4Y20/E230;X4Y20/E230/S804;1;X5Y20/N230;X5Y20/N230/E231;1;X5Y19/B0;X5Y19/B0/N231;1;X5Y19/XD0;X5Y19/XD0/B0;1;X4Y9/F5;;1;X4Y9/SN20;X4Y9/SN20/F5;1;X4Y10/S220;X4Y10/S220/S121;1;X4Y12/S220;X4Y12/S220/S222;1;X4Y13/E220;X4Y13/E220/S221;1;X5Y13/X01;X5Y13/X01/E221;1;X5Y13/C1;X5Y13/C1/X01;1",
            "unused_bits": "32 33 34 35",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "sm dataOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:9.23-9.30"
          }
        },
        "dataFromMem[6]": {
          "hide_name": 0,
          "bits": [ 8833 ] ,
          "attributes": {
            "ROUTING": "X5Y13/X04;X5Y13/X04/S272;1;X5Y13/B1;X5Y13/B1/X04;1;X5Y13/W270;X5Y13/W270/S272;1;X4Y13/A3;X4Y13/A3/W271;1;X5Y9/S260;X5Y9/S260/E130;1;X5Y11/S270;X5Y11/S270/S262;1;X5Y12/B4;X5Y12/B4/S271;1;X4Y9/BSRAMDO6F0;;1;X5Y9/E130;X5Y9/E130/F0;1;X6Y9/S270;X6Y9/S270/E131;1;X6Y11/S220;X6Y11/S220/S272;1;X6Y13/S230;X6Y13/S230/S222;1;X6Y15/S260;X6Y15/S260/S232;1;X6Y17/D5;X6Y17/D5/S262;1;X6Y17/XD5;X6Y17/XD5/D5;1",
            "unused_bits": "32 33 34 35",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "sm dataOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:9.23-9.30"
          }
        },
        "dataFromMem[7]": {
          "hide_name": 0,
          "bits": [ 8826 ] ,
          "attributes": {
            "ROUTING": "X5Y13/E210;X5Y13/E210/S212;1;X5Y13/A1;X5Y13/A1/E210;1;X5Y16/D5;X5Y16/D5/S241;1;X5Y16/XD5;X5Y16/XD5/D5;1;X5Y11/S210;X5Y11/S210/S212;1;X5Y12/A4;X5Y12/A4/S211;1;X4Y9/BSRAMDO7F1;;1;X5Y9/S210;X5Y9/S210/F1;1;X5Y11/S240;X5Y11/S240/S212;1;X5Y13/S240;X5Y13/S240/S242;1;X5Y15/S240;X5Y15/S240/S242;1",
            "unused_bits": "32 33 34 35",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "sm dataOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:9.23-9.30"
          }
        },
        "dataToMem2[8]": {
          "hide_name": 0,
          "bits": [ 8821 ] ,
          "attributes": {
            "ROUTING": "X3Y14/Q2;;1;X3Y14/E130;X3Y14/E130/Q2;1;X3Y14/S260;X3Y14/S260/E130;1;X3Y14/D1;X3Y14/D1/S260;1",
            "hdlname": "m1 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "m1.outputData_DFFE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 8819 ] ,
          "attributes": {
            "ROUTING": "X3Y14/D2;X3Y14/D2/W121;1;X3Y14/XD2;X3Y14/XD2/D2;1;X4Y14/F6;;1;X4Y14/EW20;X4Y14/EW20/F6;1;X3Y14/D4;X3Y14/D4/W121;1;X3Y14/XD4;X3Y14/XD4/D4;1"
          }
        },
        "dataToMem2[9]": {
          "hide_name": 0,
          "bits": [ 8815 ] ,
          "attributes": {
            "ROUTING": "X5Y14/Q0;;1;X5Y14/N100;X5Y14/N100/Q0;1;X5Y14/C5;X5Y14/C5/N100;1",
            "hdlname": "m1 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "m1.outputData_DFFE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 8813 ] ,
          "attributes": {
            "ROUTING": "X5Y14/B4;X5Y14/B4/F1;1;X5Y14/XD4;X5Y14/XD4/B4;1;X5Y14/F1;;1;X5Y14/B0;X5Y14/B0/F1;1;X5Y14/XD0;X5Y14/XD0/B0;1"
          }
        },
        "dataToMem2[10]": {
          "hide_name": 0,
          "bits": [ 8809 ] ,
          "attributes": {
            "ROUTING": "X5Y13/Q4;;1;X5Y13/W130;X5Y13/W130/Q4;1;X5Y13/D3;X5Y13/D3/W130;1",
            "hdlname": "m1 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "m1.outputData_DFFE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 8807 ] ,
          "attributes": {
            "ROUTING": "X5Y13/C2;X5Y13/C2/F4;1;X5Y13/XD2;X5Y13/XD2/C2;1;X5Y13/F4;;1;X5Y13/XD4;X5Y13/XD4/F4;1"
          }
        },
        "m1.outputData_DFFE_Q_23_D_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8805 ] ,
          "attributes": {
            "ROUTING": "X5Y13/SN10;X5Y13/SN10/F1;1;X5Y14/W250;X5Y14/W250/S111;1;X4Y14/X08;X4Y14/X08/W251;1;X4Y14/B6;X4Y14/B6/X08;1;X5Y13/EW20;X5Y13/EW20/F1;1;X4Y13/D1;X4Y13/D1/W121;1;X5Y14/C1;X5Y14/C1/S101;1;X5Y13/F1;;1;X5Y13/S100;X5Y13/S100/F1;1;X5Y13/D4;X5Y13/D4/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataFromMem[8]": {
          "hide_name": 0,
          "bits": [ 8799 ] ,
          "attributes": {
            "ROUTING": "X5Y13/W210;X5Y13/W210/S814;1;X3Y13/W810;X3Y13/W810/W212;1;X4Y13/E100;X4Y13/E100/E818;1;X4Y13/C1;X4Y13/C1/E100;1;X5Y14/N200;X5Y14/N200/N202;1;X5Y13/C4;X5Y13/C4/N201;1;X5Y9/S810;X5Y9/S810/F2;1;X5Y17/N100;X5Y17/N100/S818;1;X5Y16/N200;X5Y16/N200/N101;1;X5Y14/X05;X5Y14/X05/N202;1;X5Y14/B1;X5Y14/B1/X05;1;X4Y13/S200;X4Y13/S200/S252;1;X4Y14/W200;X4Y14/W200/S201;1;X4Y14/A6;X4Y14/A6/W200;1;X4Y9/BSRAMDOA8F2;;1;X5Y9/W100;X5Y9/W100/F2;1;X4Y9/S240;X4Y9/S240/W101;1;X4Y11/S250;X4Y11/S250/S242;1;X4Y13/S830;X4Y13/S830/S252;1;X4Y21/N250;X4Y21/N250/S838;1;X4Y19/A3;X4Y19/A3/N252;1;X4Y19/XD3;X4Y19/XD3/A3;1",
            "unused_bits": "32 33 34 35",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "sm dataOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:9.23-9.30"
          }
        },
        "dataFromMem[9]": {
          "hide_name": 0,
          "bits": [ 8792 ] ,
          "attributes": {
            "ROUTING": "X5Y11/W230;X5Y11/W230/S231;1;X4Y11/S230;X4Y11/S230/W231;1;X4Y13/B1;X4Y13/B1/S232;1;X4Y16/XD1;X4Y16/XD1/D1;1;X5Y14/S220;X5Y14/S220/S272;1;X5Y16/W220;X5Y16/W220/S222;1;X4Y16/D1;X4Y16/D1/W221;1;X5Y12/S270;X5Y12/S270/S272;1;X5Y10/S270;X5Y10/S270/S131;1;X5Y13/B4;X5Y13/B4/S271;1;X5Y9/F3;;1;X5Y9/S130;X5Y9/S130/F3;1;X5Y10/S230;X5Y10/S230/S131;1;X5Y12/S260;X5Y12/S260/S232;1;X5Y14/X03;X5Y14/X03/S262;1;X5Y14/A1;X5Y14/A1/X03;1",
            "unused_bits": "32 33 34 35",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "sm dataOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:9.23-9.30"
          }
        },
        "dataFromMem[10]": {
          "hide_name": 0,
          "bits": [ 8785 ] ,
          "attributes": {
            "ROUTING": "X5Y12/W220;X5Y12/W220/S222;1;X3Y12/W810;X3Y12/W810/W222;1;X4Y12/S210;X4Y12/S210/E818;1;X4Y13/E210;X4Y13/E210/S211;1;X4Y13/A1;X4Y13/A1/E210;1;X5Y12/S230;X5Y12/S230/S222;1;X5Y13/A4;X5Y13/A4/S231;1;X5Y9/SN20;X5Y9/SN20/F4;1;X5Y10/S220;X5Y10/S220/S121;1;X5Y9/F4;;1;X5Y9/S820;X5Y9/S820/F4;1;X5Y17/N130;X5Y17/N130/S828;1;X5Y16/W270;X5Y16/W270/N131;1;X4Y16/A0;X4Y16/A0/W271;1;X4Y16/XD0;X4Y16/XD0/A0;1",
            "unused_bits": "32 33 34 35",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "sm dataOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:9.23-9.30"
          }
        },
        "dataToMem2[11]": {
          "hide_name": 0,
          "bits": [ 8780 ] ,
          "attributes": {
            "ROUTING": "X2Y14/Q3;;1;X2Y14/N130;X2Y14/N130/Q3;1;X2Y14/C6;X2Y14/C6/N130;1",
            "hdlname": "m1 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "m1.outputData_DFFE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 8778 ] ,
          "attributes": {
            "ROUTING": "X2Y14/C3;X2Y14/C3/W242;1;X2Y14/XD3;X2Y14/XD3/C3;1;X4Y14/F4;;1;X4Y14/W240;X4Y14/W240/F4;1;X2Y14/C1;X2Y14/C1/W242;1;X2Y14/XD1;X2Y14/XD1/C1;1"
          }
        },
        "dataToMem2[29]": {
          "hide_name": 0,
          "bits": [ 8775 ] ,
          "attributes": {
            "ROUTING": "X4Y12/Q2;;1;X4Y12/N130;X4Y12/N130/Q2;1;X4Y12/C6;X4Y12/C6/N130;1",
            "hdlname": "m1 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "m1.outputData_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8773 ] ,
          "attributes": {
            "ROUTING": "X4Y12/D2;X4Y12/D2/F0;1;X4Y12/XD2;X4Y12/XD2/D2;1;X4Y12/F0;;1;X4Y12/XD0;X4Y12/XD0/F0;1"
          }
        },
        "m1.outputData_DFFE_Q_D_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 8771 ] ,
          "attributes": {
            "ROUTING": "X4Y14/S100;X4Y14/S100/F5;1;X4Y15/C3;X4Y15/C3/S101;1;X4Y12/D4;X4Y12/D4/X04;1;X4Y14/F5;;1;X4Y14/N250;X4Y14/N250/F5;1;X4Y12/B0;X4Y12/B0/X04;1;X4Y12/X04;X4Y12/X04/N252;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataFromMem[29]": {
          "hide_name": 0,
          "bits": [ 8765 ] ,
          "attributes": {
            "ROUTING": "X5Y9/S250;X5Y9/S250/Q5;1;X5Y11/S250;X5Y11/S250/S252;1;X5Y12/W250;X5Y12/W250/S251;1;X4Y12/X08;X4Y12/X08/W251;1;X4Y12/C4;X4Y12/C4/X08;1;X4Y15/B3;X4Y15/B3/X04;1;X4Y13/S250;X4Y13/S250/W251;1;X4Y15/X04;X4Y15/X04/S252;1;X5Y13/W250;X5Y13/W250/S834;1;X4Y13/N250;X4Y13/N250/W251;1;X4Y12/A0;X4Y12/A0/N251;1;X5Y9/Q5;;1;X5Y9/S830;X5Y9/S830/Q5;1;X5Y17/S260;X5Y17/S260/S838;1;X5Y19/C1;X5Y19/C1/S262;1;X5Y19/XD1;X5Y19/XD1/C1;1",
            "unused_bits": "32 33 34 35",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "sm dataOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:9.23-9.30"
          }
        },
        "dataFromMem[30]": {
          "hide_name": 0,
          "bits": [ 8759 ] ,
          "attributes": {
            "ROUTING": "X4Y13/S270;X4Y13/S270/S272;1;X4Y15/A3;X4Y15/A3/S272;1;X4Y13/S820;X4Y13/S820/S272;1;X4Y21/N270;X4Y21/N270/S828;1;X4Y19/B4;X4Y19/B4/N272;1;X4Y19/XD4;X4Y19/XD4/B4;1;X4Y9/BSRAMDO30Q0;;1;X6Y9/W130;X6Y9/W130/Q0;1;X5Y9/W270;X5Y9/W270/W131;1;X4Y9/S270;X4Y9/S270/W271;1;X4Y11/S270;X4Y11/S270/S272;1;X4Y12/B4;X4Y12/B4/S271;1",
            "unused_bits": "32 33 34 35",
            "hdlname": "sm dataOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:9.23-9.30"
          }
        },
        "dataToMem2[12]": {
          "hide_name": 0,
          "bits": [ 8754 ] ,
          "attributes": {
            "ROUTING": "X1Y16/Q0;;1;X1Y16/W100;X1Y16/W100/Q0;1;X1Y16/D1;X1Y16/D1/W100;1",
            "hdlname": "m1 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "m1.outputData_DFFE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 8752 ] ,
          "attributes": {
            "ROUTING": "X1Y16/A0;X1Y16/A0/W272;1;X1Y16/XD0;X1Y16/XD0/A0;1;X4Y16/F7;;1;X4Y16/W130;X4Y16/W130/F7;1;X3Y16/W270;X3Y16/W270/W131;1;X1Y16/A3;X1Y16/A3/W272;1;X1Y16/XD3;X1Y16/XD3/A3;1"
          }
        },
        "dataToMem2[13]": {
          "hide_name": 0,
          "bits": [ 8748 ] ,
          "attributes": {
            "ROUTING": "X4Y13/Q2;;1;X4Y13/S100;X4Y13/S100/Q2;1;X4Y13/D5;X4Y13/D5/S100;1",
            "hdlname": "m1 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "m1.outputData_DFFE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 8746 ] ,
          "attributes": {
            "ROUTING": "X4Y13/XD0;X4Y13/XD0/F0;1;X4Y13/F0;;1;X4Y13/D2;X4Y13/D2/F0;1;X4Y13/XD2;X4Y13/XD2/D2;1"
          }
        },
        "m1.outputData_DFFE_Q_20_D_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8744 ] ,
          "attributes": {
            "ROUTING": "X4Y13/X06;X4Y13/X06/F1;1;X4Y13/D0;X4Y13/D0/X06;1;X4Y14/B4;X4Y14/B4/S121;1;X4Y14/S220;X4Y14/S220/S121;1;X4Y16/C7;X4Y16/C7/S222;1;X4Y13/F1;;1;X4Y13/SN20;X4Y13/SN20/F1;1;X4Y14/D1;X4Y14/D1/S121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataFromMem[11]": {
          "hide_name": 0,
          "bits": [ 8738 ] ,
          "attributes": {
            "ROUTING": "X4Y17/N210;X4Y17/N210/W211;1;X4Y16/X08;X4Y16/X08/N211;1;X4Y16/B7;X4Y16/B7/X08;1;X4Y13/N220;X4Y13/N220/E221;1;X4Y13/C0;X4Y13/C0/N220;1;X4Y14/A4;X4Y14/A4/W210;1;X4Y14/C1;X4Y14/C1/N220;1;X5Y17/W210;X5Y17/W210/N211;1;X4Y17/B4;X4Y17/B4/W211;1;X4Y17/XD4;X4Y17/XD4/B4;1;X5Y14/W220;X5Y14/W220/S814;1;X4Y14/N220;X4Y14/N220/W221;1;X3Y14/W810;X3Y14/W810/W222;1;X4Y14/W210;X4Y14/W210/E818;1;X5Y9/F5;;1;X5Y9/SN10;X5Y9/SN10/F5;1;X5Y10/S810;X5Y10/S810/S111;1;X5Y18/N210;X5Y18/N210/S818;1;X3Y14/N220;X3Y14/N220/W222;1;X3Y13/E220;X3Y13/E220/N221;1",
            "unused_bits": "32 33 34 35",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "sm dataOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:9.23-9.30"
          }
        },
        "dataFromMem[12]": {
          "hide_name": 0,
          "bits": [ 8731 ] ,
          "attributes": {
            "ROUTING": "X4Y16/X01;X4Y16/X01/W201;1;X4Y16/A7;X4Y16/A7/X01;1;X4Y13/S230;X4Y13/S230/W231;1;X4Y14/B1;X4Y14/B1/S231;1;X5Y13/W230;X5Y13/W230/S804;1;X4Y13/B0;X4Y13/B0/W231;1;X4Y9/BSRAMDOA12F0;;1;X6Y9/W100;X6Y9/W100/F0;1;X5Y9/S800;X5Y9/S800/W101;1;X5Y17/N200;X5Y17/N200/S808;1;X5Y16/W200;X5Y16/W200/N201;1;X4Y16/D3;X4Y16/D3/W201;1;X4Y16/XD3;X4Y16/XD3/D3;1",
            "unused_bits": "32 33 34 35",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "sm dataOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:9.23-9.30"
          }
        },
        "dataFromMem[13]": {
          "hide_name": 0,
          "bits": [ 8724 ] ,
          "attributes": {
            "ROUTING": "X6Y17/W210;X6Y17/W210/S818;1;X4Y17/B1;X4Y17/B1/W212;1;X4Y17/XD1;X4Y17/XD1/B1;1;X4Y13/S210;X4Y13/S210/W212;1;X4Y14/X02;X4Y14/X02/S211;1;X4Y14/A1;X4Y14/A1/X02;1;X4Y9/BSRAMDO13F1;;1;X6Y9/S810;X6Y9/S810/F1;1;X6Y13/W210;X6Y13/W210/S814;1;X4Y13/X02;X4Y13/X02/W212;1;X4Y13/A0;X4Y13/A0/X02;1",
            "unused_bits": "32 33 34 35",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "sm dataOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:9.23-9.30"
          }
        },
        "dataToMem2[14]": {
          "hide_name": 0,
          "bits": [ 8719 ] ,
          "attributes": {
            "ROUTING": "X2Y12/Q1;;1;X2Y12/X02;X2Y12/X02/Q1;1;X2Y12/D7;X2Y12/D7/X02;1",
            "hdlname": "m1 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "m1.outputData_DFFE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 8717 ] ,
          "attributes": {
            "ROUTING": "X2Y12/B5;X2Y12/B5/W232;1;X2Y12/XD5;X2Y12/XD5/B5;1;X4Y13/F4;;1;X4Y13/N130;X4Y13/N130/F4;1;X4Y12/W230;X4Y12/W230/N131;1;X2Y12/B1;X2Y12/B1/W232;1;X2Y12/XD1;X2Y12/XD1/B1;1"
          }
        },
        "dataToMem2[15]": {
          "hide_name": 0,
          "bits": [ 8713 ] ,
          "attributes": {
            "ROUTING": "X3Y13/Q5;;1;X3Y13/X08;X3Y13/X08/Q5;1;X3Y13/C6;X3Y13/C6/X08;1",
            "hdlname": "m1 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "m1.outputData_DFFE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 8711 ] ,
          "attributes": {
            "ROUTING": "X3Y13/C0;X3Y13/C0/W101;1;X3Y13/XD0;X3Y13/XD0/C0;1;X4Y13/F7;;1;X4Y13/W100;X4Y13/W100/F7;1;X3Y13/C5;X3Y13/C5/W101;1;X3Y13/XD5;X3Y13/XD5/C5;1"
          }
        },
        "dataToMem2[16]": {
          "hide_name": 0,
          "bits": [ 8707 ] ,
          "attributes": {
            "ROUTING": "X5Y15/Q3;;1;X5Y15/W100;X5Y15/W100/Q3;1;X5Y15/D1;X5Y15/D1/W100;1",
            "hdlname": "m1 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "m1.outputData_DFFE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 8705 ] ,
          "attributes": {
            "ROUTING": "X5Y15/D0;X5Y15/D0/E101;1;X5Y15/XD0;X5Y15/XD0/D0;1;X4Y15/F7;;1;X4Y15/E100;X4Y15/E100/F7;1;X5Y15/D3;X5Y15/D3/E101;1;X5Y15/XD3;X5Y15/XD3/D3;1"
          }
        },
        "m1.outputData_DFFE_Q_17_D_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8703 ] ,
          "attributes": {
            "ROUTING": "X4Y13/E250;X4Y13/E250/N111;1;X4Y13/B4;X4Y13/B4/E250;1;X4Y13/C7;X4Y13/C7/N111;1;X4Y15/D5;X4Y15/D5/S111;1;X4Y14/F1;;1;X4Y14/SN10;X4Y14/SN10/F1;1;X4Y15/D7;X4Y15/D7/S111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataFromMem[14]": {
          "hide_name": 0,
          "bits": [ 8697 ] ,
          "attributes": {
            "ROUTING": "X4Y14/S200;X4Y14/S200/S252;1;X4Y15/C7;X4Y15/C7/S201;1;X6Y12/W250;X6Y12/W250/S252;1;X4Y12/S250;X4Y12/S250/W252;1;X4Y13/B7;X4Y13/B7/S251;1;X6Y13/W200;X6Y13/W200/S201;1;X4Y13/W210;X4Y13/W210/W202;1;X4Y13/A4;X4Y13/A4/W210;1;X6Y16/S810;X6Y16/S810/S212;1;X6Y20/W220;X6Y20/W220/S814;1;X5Y20/D4;X5Y20/D4/W221;1;X5Y20/XD4;X5Y20/XD4/D4;1;X6Y9/F2;;1;X6Y9/SN10;X6Y9/SN10/F2;1;X6Y10/S250;X6Y10/S250/S111;1;X6Y12/S200;X6Y12/S200/S252;1;X6Y14/S210;X6Y14/S210/S202;1;X6Y15/W210;X6Y15/W210/S211;1;X4Y15/X06;X4Y15/X06/W212;1;X4Y15/C5;X4Y15/C5/X06;1",
            "unused_bits": "32 33 34 35",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "sm dataOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:9.23-9.30"
          }
        },
        "dataFromMem[15]": {
          "hide_name": 0,
          "bits": [ 8690 ] ,
          "attributes": {
            "ROUTING": "X4Y15/B7;X4Y15/B7/S251;1;X5Y14/W260;X5Y14/W260/S261;1;X3Y14/W830;X3Y14/W830/W262;1;X4Y14/S250;X4Y14/S250/E838;1;X4Y15/B5;X4Y15/B5/S251;1;X5Y15/S270;X5Y15/S270/S262;1;X5Y16/A3;X5Y16/A3/S271;1;X5Y16/XD3;X5Y16/XD3/A3;1;X4Y9/BSRAMDOA15F3;;1;X6Y9/S230;X6Y9/S230/F3;1;X6Y11/S260;X6Y11/S260/S232;1;X6Y13/W260;X6Y13/W260/S262;1;X4Y13/X03;X4Y13/X03/W262;1;X4Y13/A7;X4Y13/A7/X03;1;X5Y13/S260;X5Y13/S260/W261;1",
            "unused_bits": "32 33 34 35",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "sm dataOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:9.23-9.30"
          }
        },
        "dataFromMem[16]": {
          "hide_name": 0,
          "bits": [ 8683 ] ,
          "attributes": {
            "ROUTING": "X4Y15/A5;X4Y15/A5/S211;1;X4Y16/S240;X4Y16/S240/S212;1;X4Y18/S240;X4Y18/S240/S242;1;X4Y20/C2;X4Y20/C2/S242;1;X4Y20/XD2;X4Y20/XD2/C2;1;X4Y9/BSRAMDO16F4;;1;X6Y9/S100;X6Y9/S100/F4;1;X6Y10/S200;X6Y10/S200/S101;1;X6Y12/S210;X6Y12/S210/S202;1;X6Y14/W210;X6Y14/W210/S212;1;X4Y14/S210;X4Y14/S210/W212;1;X4Y15/A7;X4Y15/A7/S211;1",
            "unused_bits": "32 33 34 35",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "sm dataOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:9.23-9.30"
          }
        },
        "dataToMem2[17]": {
          "hide_name": 0,
          "bits": [ 8678 ] ,
          "attributes": {
            "ROUTING": "X1Y12/Q2;;1;X1Y12/N100;X1Y12/N100/Q2;1;X1Y12/C5;X1Y12/C5/N100;1",
            "hdlname": "m1 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "m1.outputData_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 8676 ] ,
          "attributes": {
            "ROUTING": "X1Y12/A1;X1Y12/A1/W272;1;X1Y12/XD1;X1Y12/XD1/A1;1;X3Y14/F7;;1;X3Y14/N270;X3Y14/N270/F7;1;X3Y12/W270;X3Y12/W270/N272;1;X1Y12/A2;X1Y12/A2/W272;1;X1Y12/XD2;X1Y12/XD2/A2;1"
          }
        },
        "dataToMem2[18]": {
          "hide_name": 0,
          "bits": [ 8672 ] ,
          "attributes": {
            "ROUTING": "X1Y17/Q0;;1;X1Y17/X05;X1Y17/X05/Q0;1;X1Y17/C7;X1Y17/C7/X05;1",
            "hdlname": "m1 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "m1.outputData_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 8670 ] ,
          "attributes": {
            "ROUTING": "X1Y17/C0;X1Y17/C0/W241;1;X1Y17/XD0;X1Y17/XD0/C0;1;X3Y17/F6;;1;X3Y17/W100;X3Y17/W100/F6;1;X2Y17/W240;X2Y17/W240/W101;1;X1Y17/C2;X1Y17/C2/W241;1;X1Y17/XD2;X1Y17/XD2/C2;1"
          }
        },
        "m1.outputData_DFFE_Q_14_D_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8668 ] ,
          "attributes": {
            "ROUTING": "X4Y15/EW10;X4Y15/EW10/F5;1;X3Y15/N250;X3Y15/N250/W111;1;X3Y14/B7;X3Y14/B7/N251;1;X3Y15/S220;X3Y15/S220/W121;1;X3Y16/D1;X3Y16/D1/S221;1;X3Y17/X05;X3Y17/X05/S262;1;X3Y17/C6;X3Y17/C6/X05;1;X4Y15/F5;;1;X4Y15/EW20;X4Y15/EW20/F5;1;X3Y15/S260;X3Y15/S260/W121;1;X3Y16/D6;X3Y16/D6/S261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataFromMem[17]": {
          "hide_name": 0,
          "bits": [ 8662 ] ,
          "attributes": {
            "ROUTING": "X3Y17/S250;X3Y17/S250/E838;1;X3Y19/B5;X3Y19/B5/S252;1;X3Y19/XD5;X3Y19/XD5/B5;1;X3Y16/C1;X3Y16/C1/N261;1;X3Y17/N260;X3Y17/N260/E838;1;X3Y16/X05;X3Y16/X05/N261;1;X3Y16/C6;X3Y16/C6/X05;1;X6Y17/W250;X6Y17/W250/S838;1;X4Y17/W830;X4Y17/W830/W252;1;X3Y17/N250;X3Y17/N250/E838;1;X3Y17/B6;X3Y17/B6/N250;1;X6Y9/F5;;1;X6Y9/S830;X6Y9/S830/F5;1;X6Y13/W830;X6Y13/W830/S834;1;X2Y13/S250;X2Y13/S250/W834;1;X2Y14/E250;X2Y14/E250/S251;1;X3Y14/A7;X3Y14/A7/E251;1",
            "unused_bits": "32 33 34 35",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "sm dataOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:9.23-9.30"
          }
        },
        "dataFromMem[18]": {
          "hide_name": 0,
          "bits": [ 8655 ] ,
          "attributes": {
            "ROUTING": "X3Y17/E230;X3Y17/E230/S808;1;X4Y17/B2;X4Y17/B2/E231;1;X4Y17/XD2;X4Y17/XD2/B2;1;X3Y17/W200;X3Y17/W200/S808;1;X3Y17/A6;X3Y17/A6/W200;1;X3Y17/N230;X3Y17/N230/S808;1;X3Y16/B1;X3Y16/B1/N231;1;X4Y9/W800;X4Y9/W800/Q0;1;X3Y9/S800;X3Y9/S800/E808;1;X3Y17/N100;X3Y17/N100/S808;1;X4Y9/Q0;;1;X3Y16/B6;X3Y16/B6/N101;1",
            "unused_bits": "32 33 34 35",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "sm dataOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:9.23-9.30"
          }
        },
        "dataFromMem[19]": {
          "hide_name": 0,
          "bits": [ 8648 ] ,
          "attributes": {
            "ROUTING": "X3Y17/S220;X3Y17/S220/S818;1;X3Y19/D1;X3Y19/D1/S222;1;X3Y19/XD1;X3Y19/XD1/D1;1;X3Y9/S810;X3Y9/S810/E818;1;X3Y16/A6;X3Y16/A6/N211;1;X3Y17/N210;X3Y17/N210/S818;1;X3Y16/X02;X3Y16/X02/N211;1;X3Y16/A1;X3Y16/A1/X02;1;X4Y9/W810;X4Y9/W810/Q1;1;X4Y9/Q1;;1",
            "unused_bits": "32 33 34 35",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "sm dataOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:9.23-9.30"
          }
        },
        "dataToMem2[19]": {
          "hide_name": 0,
          "bits": [ 8644 ] ,
          "attributes": {
            "ROUTING": "X3Y16/Q1;;1;X3Y16/E130;X3Y16/E130/Q1;1;X3Y16/E260;X3Y16/E260/E130;1;X3Y16/D2;X3Y16/D2/E260;1",
            "hdlname": "m1 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "m1.outputData_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 8642 ] ,
          "attributes": {
            "ROUTING": "X3Y16/B3;X3Y16/B3/F1;1;X3Y16/XD3;X3Y16/XD3/B3;1;X3Y16/F1;;1;X3Y16/XD1;X3Y16/XD1/F1;1"
          }
        },
        "dataToMem2[20]": {
          "hide_name": 0,
          "bits": [ 8638 ] ,
          "attributes": {
            "ROUTING": "X3Y16/Q0;;1;X3Y16/W800;X3Y16/W800/Q0;1;X4Y16/S230;X4Y16/S230/E808;1;X4Y16/C6;X4Y16/C6/S230;1",
            "hdlname": "m1 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "m1.outputData_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 8636 ] ,
          "attributes": {
            "ROUTING": "X3Y16/XD0;X3Y16/XD0/F0;1;X3Y16/F0;;1;X3Y16/EW10;X3Y16/EW10/F0;1;X4Y16/A5;X4Y16/A5/E111;1;X4Y16/XD5;X4Y16/XD5/A5;1"
          }
        },
        "m1.outputData_DFFE_Q_9_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8634 ] ,
          "attributes": {
            "ROUTING": "X3Y16/N100;X3Y16/N100/F6;1;X3Y15/D2;X3Y15/D2/N101;1;X3Y16/SN10;X3Y16/SN10/F6;1;X3Y15/C7;X3Y15/C7/N111;1;X3Y16/F6;;1;X3Y16/S100;X3Y16/S100/F6;1;X3Y16/D5;X3Y16/D5/S100;1;X3Y16/B0;X3Y16/B0/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataFromMem[20]": {
          "hide_name": 0,
          "bits": [ 8628 ] ,
          "attributes": {
            "ROUTING": "X3Y15/X04;X3Y15/X04/S212;1;X3Y15/C2;X3Y15/C2/X04;1;X3Y17/S240;X3Y17/S240/S212;1;X3Y19/C0;X3Y19/C0/S242;1;X3Y19/XD0;X3Y19/XD0/C0;1;X3Y15/X08;X3Y15/X08/S212;1;X3Y15/B7;X3Y15/B7/X08;1;X3Y16/X08;X3Y16/X08/S211;1;X3Y16/C5;X3Y16/C5/X08;1;X4Y9/Q2;;1;X4Y9/EW10;X4Y9/EW10/Q2;1;X3Y9/S250;X3Y9/S250/W111;1;X3Y11/S200;X3Y11/S200/S252;1;X3Y13/S210;X3Y13/S210/S202;1;X3Y15/S210;X3Y15/S210/S212;1;X3Y16/E210;X3Y16/E210/S211;1;X3Y16/A0;X3Y16/A0/E210;1",
            "unused_bits": "32 33 34 35",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "sm dataOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:9.23-9.30"
          }
        },
        "dataFromMem[21]": {
          "hide_name": 0,
          "bits": [ 8621 ] ,
          "attributes": {
            "ROUTING": "X4Y17/N230;X4Y17/N230/S808;1;X4Y16/W230;X4Y16/W230/N231;1;X3Y16/B5;X3Y16/B5/W231;1;X3Y15/A7;X3Y15/A7/X01;1;X4Y17/W230;X4Y17/W230/S808;1;X3Y17/B3;X3Y17/B3/W231;1;X3Y17/XD3;X3Y17/XD3/B3;1;X4Y9/Q3;;1;X4Y9/S800;X4Y9/S800/Q3;1;X4Y17/N200;X4Y17/N200/S808;1;X4Y15/W200;X4Y15/W200/N202;1;X3Y15/X01;X3Y15/X01/W201;1;X3Y15/B2;X3Y15/B2/X01;1",
            "unused_bits": "32 33 34 35",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "sm dataOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/shared_memory.v:9.23-9.30"
          }
        },
        "dataToMem2[21]": {
          "hide_name": 0,
          "bits": [ 8617 ] ,
          "attributes": {
            "ROUTING": "X3Y15/Q4;;1;X3Y15/S130;X3Y15/S130/Q4;1;X3Y15/D6;X3Y15/D6/S130;1",
            "hdlname": "m1 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "m1.outputData_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 8615 ] ,
          "attributes": {
            "ROUTING": "X3Y15/A4;X3Y15/A4/F7;1;X3Y15/XD4;X3Y15/XD4/A4;1;X3Y15/F7;;1;X3Y15/A1;X3Y15/A1/F7;1;X3Y15/XD1;X3Y15/XD1/A1;1"
          }
        },
        "dataToMem2[30]": {
          "hide_name": 0,
          "bits": [ 8612 ] ,
          "attributes": {
            "ROUTING": "X2Y15/Q5;;1;X2Y15/W100;X2Y15/W100/Q5;1;X2Y15/S230;X2Y15/S230/W100;1;X2Y15/C6;X2Y15/C6/S230;1",
            "hdlname": "m1 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "m1.outputData_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8610 ] ,
          "attributes": {
            "ROUTING": "X2Y15/B2;X2Y15/B2/W232;1;X2Y15/XD2;X2Y15/XD2/B2;1;X4Y15/F3;;1;X4Y15/W230;X4Y15/W230/F3;1;X2Y15/B5;X2Y15/B5/W232;1;X2Y15/XD5;X2Y15/XD5/B5;1"
          }
        },
        "dataToMem2[31]": {
          "hide_name": 0,
          "bits": [ 8607 ] ,
          "attributes": {
            "ROUTING": "X2Y12/Q3;;1;X2Y12/S130;X2Y12/S130/Q3;1;X2Y12/D6;X2Y12/D6/S130;1",
            "hdlname": "m1 outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:8.23-8.33"
          }
        },
        "m1.outputData_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 8605 ] ,
          "attributes": {
            "ROUTING": "X2Y12/C4;X2Y12/C4/W242;1;X2Y12/XD4;X2Y12/XD4/C4;1;X4Y12/F4;;1;X4Y12/W240;X4Y12/W240/F4;1;X2Y12/C3;X2Y12/C3/W242;1;X2Y12/XD3;X2Y12/XD3/C3;1"
          }
        },
        "m1.state_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 8604 ] ,
          "attributes": {
            "ROUTING": "X6Y15/W270;X6Y15/W270/F7;1;X5Y15/X08;X5Y15/X08/W271;1;X5Y15/CE1;X5Y15/CE1/X08;1;X0Y13/N270;X0Y13/N270/W824;1;X0Y12/E270;X0Y12/E270/N271;1;X1Y12/CE1;X1Y12/CE1/E271;1;X4Y13/N210;X4Y13/N210/N212;1;X4Y12/CE1;X4Y12/CE1/N211;1;X2Y13/X07;X2Y13/X07/W241;1;X2Y13/CE0;X2Y13/CE0/X07;1;X5Y15/N210;X5Y15/N210/W111;1;X5Y14/CE0;X5Y14/CE0/N211;1;X3Y14/X06;X3Y14/X06/N271;1;X3Y14/CE1;X3Y14/CE1/X06;1;X3Y15/CE2;X3Y15/CE2/W212;1;X3Y15/N270;X3Y15/N270/W272;1;X3Y13/X06;X3Y13/X06/N272;1;X3Y13/CE2;X3Y13/CE2/X06;1;X3Y15/W210;X3Y15/W210/W212;1;X1Y15/S210;X1Y15/S210/W212;1;X1Y17/CE0;X1Y17/CE0/S212;1;X2Y15/CE0;X2Y15/CE0/X05;1;X2Y15/S270;X2Y15/S270/W271;1;X2Y16/X06;X2Y16/X06/S271;1;X2Y16/CE2;X2Y16/CE2/X06;1;X3Y13/N270;X3Y13/N270/E828;1;X3Y12/X06;X3Y12/X06/N271;1;X3Y12/CE0;X3Y12/CE0/X06;1;X4Y13/W820;X4Y13/W820/W272;1;X3Y13/W240;X3Y13/W240/E828;1;X2Y13/N240;X2Y13/N240/W241;1;X2Y12/X05;X2Y12/X05/N241;1;X2Y12/CE1;X2Y12/CE1/X05;1;X4Y15/N210;X4Y15/N210/W211;1;X4Y14/CE1;X4Y14/CE1/N211;1;X3Y15/W220;X3Y15/W220/W272;1;X2Y15/X05;X2Y15/X05/W221;1;X2Y15/CE2;X2Y15/CE2/X05;1;X1Y15/X08;X1Y15/X08/W272;1;X1Y15/CE1;X1Y15/CE1/X08;1;X1Y15/S270;X1Y15/S270/W272;1;X1Y16/X06;X1Y16/X06/S271;1;X1Y16/CE0;X1Y16/CE0/X06;1;X1Y15/N270;X1Y15/N270/W272;1;X1Y14/X06;X1Y14/X06/N271;1;X1Y14/CE2;X1Y14/CE2/X06;1;X5Y12/X08;X5Y12/X08/N231;1;X5Y12/CE0;X5Y12/CE0/X08;1;X5Y13/N230;X5Y13/N230/N232;1;X6Y15/EW10;X6Y15/EW10/F7;1;X5Y15/W210;X5Y15/W210/W111;1;X4Y15/CE2;X4Y15/CE2/W211;1;X2Y13/N220;X2Y13/N220/N272;1;X2Y12/X07;X2Y12/X07/N221;1;X2Y12/CE0;X2Y12/CE0/X07;1;X5Y15/N230;X5Y15/N230/W131;1;X5Y13/X06;X5Y13/X06/N232;1;X5Y13/CE2;X5Y13/CE2/X06;1;X5Y13/N270;X5Y13/N270/W271;1;X5Y12/X06;X5Y12/X06/N271;1;X5Y12/CE2;X5Y12/CE2/X06;1;X3Y15/W270;X3Y15/W270/W272;1;X2Y15/N270;X2Y15/N270/W271;1;X2Y14/X06;X2Y14/X06/N271;1;X2Y14/CE1;X2Y14/CE1/X06;1;X6Y15/W130;X6Y15/W130/F7;1;X5Y15/W270;X5Y15/W270/W131;1;X3Y15/S270;X3Y15/S270/W272;1;X3Y16/X06;X3Y16/X06/S271;1;X3Y16/CE0;X3Y16/CE0/X06;1;X6Y15/F7;;1;X6Y15/N270;X6Y15/N270/F7;1;X6Y13/W270;X6Y13/W270/N272;1;X4Y13/X08;X4Y13/X08/W272;1;X4Y13/CE1;X4Y13/CE1/X08;1"
          }
        },
        "m1.grantedAccess_DFFRE_Q_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8600 ] ,
          "attributes": {
            "ROUTING": "X9Y17/F3;;1;X9Y17/N130;X9Y17/N130/F3;1;X9Y16/N230;X9Y16/N230/N131;1;X9Y16/C2;X9Y16/C2/N230;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m1.grantedAccess_DFFRE_Q_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8599 ] ,
          "attributes": {
            "ROUTING": "X9Y16/F3;;1;X9Y16/B2;X9Y16/B2/F3;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m1.grantedAccess_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 8597 ] ,
          "attributes": {
            "ROUTING": "X9Y16/F2;;1;X9Y16/XD2;X9Y16/XD2/F2;1"
          }
        },
        "mr.grantedAccess_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 8596 ] ,
          "attributes": {
            "ROUTING": "X9Y16/CE0;X9Y16/CE0/X08;1;X9Y16/F5;;1;X9Y16/X08;X9Y16/X08/F5;1;X9Y16/CE1;X9Y16/CE1/X08;1"
          }
        },
        "m1.counter_DFFRE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 8591 ] ,
          "attributes": {
            "ROUTING": "X9Y13/F1;;1;X9Y13/XD1;X9Y13/XD1/F1;1"
          }
        },
        "m1.counter_DFFRE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 8588 ] ,
          "attributes": {
            "ROUTING": "X9Y13/F0;;1;X9Y13/XD0;X9Y13/XD0/F0;1"
          }
        },
        "m1.counter_DFFRE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 8585 ] ,
          "attributes": {
            "ROUTING": "X9Y13/F3;;1;X9Y13/B4;X9Y13/B4/F3;1;X9Y13/XD4;X9Y13/XD4/B4;1"
          }
        },
        "m1.counter_DFFRE_Q_6_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8581 ] ,
          "attributes": {
            "ROUTING": "X9Y13/X08;X9Y13/X08/F7;1;X9Y13/B6;X9Y13/B6/X08;1;X9Y13/F7;;1;X9Y13/X04;X9Y13/X04/F7;1;X9Y13/B2;X9Y13/B2/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m1.counter_DFFRE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 8579 ] ,
          "attributes": {
            "ROUTING": "X9Y13/F2;;1;X9Y13/XD2;X9Y13/XD2/F2;1"
          }
        },
        "m1.counter_DFFRE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 8576 ] ,
          "attributes": {
            "ROUTING": "X9Y14/F4;;1;X9Y14/XD4;X9Y14/XD4/F4;1"
          }
        },
        "m1.counter_DFFRE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 8573 ] ,
          "attributes": {
            "ROUTING": "X9Y14/F0;;1;X9Y14/D2;X9Y14/D2/F0;1;X9Y14/XD2;X9Y14/XD2/D2;1"
          }
        },
        "m1.counter_DFFRE_Q_6_D_LUT2_F_I1_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 8571 ] ,
          "attributes": {
            "ROUTING": "X9Y14/D1;X9Y14/D1/X03;1;X9Y14/B4;X9Y14/B4/X03;1;X9Y14/X03;X9Y14/X03/S261;1;X9Y14/D3;X9Y14/D3/X03;1;X9Y13/F6;;1;X9Y13/S260;X9Y13/S260/F6;1;X9Y14/C0;X9Y14/C0/S261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m1.counter_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8569 ] ,
          "attributes": {
            "ROUTING": "X9Y14/F3;;1;X9Y14/B5;X9Y14/B5/F3;1;X9Y14/XD5;X9Y14/XD5/B5;1"
          }
        },
        "m1.counter_DFFRE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 8565 ] ,
          "attributes": {
            "ROUTING": "X10Y14/F0;;1;X10Y14/XD0;X10Y14/XD0/F0;1"
          }
        },
        "m1.counter_DFFRE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 8562 ] ,
          "attributes": {
            "ROUTING": "X10Y14/F4;;1;X10Y14/XD4;X10Y14/XD4/F4;1"
          }
        },
        "m1.counter_DFFRE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 8559 ] ,
          "attributes": {
            "ROUTING": "X11Y14/F0;;1;X11Y14/XD0;X11Y14/XD0/F0;1"
          }
        },
        "m1.counter_DFFRE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 8556 ] ,
          "attributes": {
            "ROUTING": "X11Y14/F4;;1;X11Y14/XD4;X11Y14/XD4/F4;1"
          }
        },
        "m1.counter_DFFRE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 8553 ] ,
          "attributes": {
            "ROUTING": "X11Y13/F4;;1;X11Y13/C5;X11Y13/C5/F4;1;X11Y13/XD5;X11Y13/XD5/C5;1"
          }
        },
        "m1.counter_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8551 ] ,
          "attributes": {
            "ROUTING": "X10Y14/F2;;1;X10Y14/XD2;X10Y14/XD2/F2;1"
          }
        },
        "m1.counter_DFFRE_Q_D_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 8549 ] ,
          "attributes": {
            "ROUTING": "X9Y14/E210;X9Y14/E210/F1;1;X10Y14/B2;X10Y14/B2/E211;1;X10Y15/C0;X10Y15/C0/S261;1;X9Y14/F1;;1;X9Y14/EW20;X9Y14/EW20/F1;1;X10Y14/S260;X10Y14/S260/E121;1;X10Y15/D7;X10Y15/D7/S261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m1.counter_DFFRE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 8546 ] ,
          "attributes": {
            "ROUTING": "X11Y13/F7;;1;X11Y13/A2;X11Y13/A2/F7;1;X11Y13/XD2;X11Y13/XD2/A2;1"
          }
        },
        "m1.counter_DFFRE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 8542 ] ,
          "attributes": {
            "ROUTING": "X11Y13/F3;;1;X11Y13/B0;X11Y13/B0/F3;1;X11Y13/XD0;X11Y13/XD0/B0;1"
          }
        },
        "m1.counter_DFFRE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 8539 ] ,
          "attributes": {
            "ROUTING": "X11Y14/F1;;1;X11Y14/XD1;X11Y14/XD1/F1;1"
          }
        },
        "m1.counter_DFFRE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 8536 ] ,
          "attributes": {
            "ROUTING": "X11Y15/F2;;1;X11Y15/D1;X11Y15/D1/F2;1;X11Y15/XD1;X11Y15/XD1/D1;1"
          }
        },
        "m1.counter[21]": {
          "hide_name": 0,
          "bits": [ 8534 ] ,
          "attributes": {
            "ROUTING": "X9Y14/E200;X9Y14/E200/N100;1;X10Y14/D7;X10Y14/D7/E201;1;X9Y14/N100;X9Y14/N100/Q5;1;X9Y14/A1;X9Y14/A1/N100;1;X9Y14/Q5;;1;X9Y14/N130;X9Y14/N130/Q5;1;X9Y14/A3;X9Y14/A3/N130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m1 counter"
          }
        },
        "m1.counter[22]": {
          "hide_name": 0,
          "bits": [ 8532 ] ,
          "attributes": {
            "ROUTING": "X10Y14/S220;X10Y14/S220/Q2;1;X10Y15/C7;X10Y15/C7/S221;1;X10Y14/A2;X10Y14/A2/X05;1;X10Y14/X05;X10Y14/X05/Q2;1;X10Y14/C7;X10Y14/C7/X05;1;X10Y14/Q2;;1;X10Y14/SN10;X10Y14/SN10/Q2;1;X10Y15/B0;X10Y15/B0/S111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m1 counter"
          }
        },
        "m1.counter[17]": {
          "hide_name": 0,
          "bits": [ 8529 ] ,
          "attributes": {
            "ROUTING": "X9Y13/S240;X9Y13/S240/Q4;1;X9Y14/D7;X9Y14/D7/S241;1;X9Y13/N130;X9Y13/N130/Q4;1;X9Y13/A3;X9Y13/A3/N130;1;X9Y13/Q4;;1;X9Y13/X03;X9Y13/X03/Q4;1;X9Y13/A7;X9Y13/A7/X03;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m1 counter"
          }
        },
        "m1.counter[18]": {
          "hide_name": 0,
          "bits": [ 8527 ] ,
          "attributes": {
            "ROUTING": "X9Y13/X05;X9Y13/X05/Q2;1;X9Y13/A2;X9Y13/A2/X05;1;X9Y13/S220;X9Y13/S220/Q2;1;X9Y14/C7;X9Y14/C7/S221;1;X9Y13/Q2;;1;X9Y13/X01;X9Y13/X01/Q2;1;X9Y13/A6;X9Y13/A6/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m1 counter"
          }
        },
        "m1.counter[19]": {
          "hide_name": 0,
          "bits": [ 8525 ] ,
          "attributes": {
            "ROUTING": "X9Y14/W220;X9Y14/W220/E100;1;X9Y14/C3;X9Y14/C3/W220;1;X9Y14/B0;X9Y14/B0/X07;1;X9Y14/C1;X9Y14/C1/E100;1;X9Y14/X07;X9Y14/X07/Q4;1;X9Y14/B7;X9Y14/B7/X07;1;X9Y14/Q4;;1;X9Y14/E100;X9Y14/E100/Q4;1;X9Y14/A4;X9Y14/A4/E100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m1 counter"
          }
        },
        "m1.counter[20]": {
          "hide_name": 0,
          "bits": [ 8523 ] ,
          "attributes": {
            "ROUTING": "X9Y14/A0;X9Y14/A0/X01;1;X9Y14/A7;X9Y14/A7/X01;1;X9Y14/X01;X9Y14/X01/Q2;1;X9Y14/B3;X9Y14/B3/X01;1;X9Y14/Q2;;1;X9Y14/S100;X9Y14/S100/Q2;1;X9Y14/B1;X9Y14/B1/S100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m1 counter"
          }
        },
        "m1.counter[15]": {
          "hide_name": 0,
          "bits": [ 8520 ] ,
          "attributes": {
            "ROUTING": "X9Y13/X02;X9Y13/X02/Q1;1;X9Y13/A1;X9Y13/A1/X02;1;X9Y13/X06;X9Y13/X06/Q1;1;X9Y13/C7;X9Y13/C7/X06;1;X10Y13/B6;X10Y13/B6/E131;1;X9Y13/S100;X9Y13/S100/Q1;1;X9Y13/B0;X9Y13/B0/S100;1;X9Y13/Q1;;1;X9Y13/E130;X9Y13/E130/Q1;1;X9Y13/C3;X9Y13/C3/E130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m1 counter"
          }
        },
        "m1.counter[16]": {
          "hide_name": 0,
          "bits": [ 8518 ] ,
          "attributes": {
            "ROUTING": "X9Y13/S130;X9Y13/S130/Q0;1;X9Y13/B3;X9Y13/B3/S130;1;X9Y13/N100;X9Y13/N100/Q0;1;X9Y13/A0;X9Y13/A0/N100;1;X9Y13/EW10;X9Y13/EW10/Q0;1;X10Y13/A6;X10Y13/A6/E111;1;X9Y13/Q0;;1;X9Y13/W130;X9Y13/W130/Q0;1;X9Y13/B7;X9Y13/B7/W130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m1 counter"
          }
        },
        "m1.counter[2]": {
          "hide_name": 0,
          "bits": [ 8514 ] ,
          "attributes": {
            "ROUTING": "X11Y14/W130;X11Y14/W130/Q0;1;X11Y14/D3;X11Y14/D3/W130;1;X11Y14/X05;X11Y14/X05/Q0;1;X11Y14/B7;X11Y14/B7/X05;1;X11Y14/A0;X11Y14/A0/X01;1;X11Y14/Q0;;1;X11Y14/X01;X11Y14/X01/Q0;1;X11Y14/B4;X11Y14/B4/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:11.16-11.23",
            "hdlname": "m1 counter"
          }
        },
        "m1.counter[3]": {
          "hide_name": 0,
          "bits": [ 8513 ] ,
          "attributes": {
            "ROUTING": "X11Y14/A7;X11Y14/A7/E130;1;X11Y14/E100;X11Y14/E100/Q4;1;X11Y14/A4;X11Y14/A4/E100;1;X11Y14/Q4;;1;X11Y14/E130;X11Y14/E130/Q4;1;X11Y14/C3;X11Y14/C3/E130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:11.16-11.23",
            "hdlname": "m1 counter"
          }
        },
        "m1.counter_DFFRE_Q_15_D_LUT4_F_I3_LUT4_I3_F_LUT4_I0_I1_LUT3_F_I0_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8511 ] ,
          "attributes": {
            "ROUTING": "X11Y14/F3;;1;X11Y14/N130;X11Y14/N130/F3;1;X11Y14/C6;X11Y14/C6/N130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m1.counter[0]": {
          "hide_name": 0,
          "bits": [ 8510 ] ,
          "attributes": {
            "ROUTING": "X10Y14/X01;X10Y14/X01/Q0;1;X10Y14/B4;X10Y14/B4/X01;1;X11Y14/E240;X11Y14/E240/E101;1;X11Y14/B6;X11Y14/B6/E240;1;X10Y14/EW20;X10Y14/EW20/Q0;1;X11Y14/C0;X11Y14/C0/E121;1;X10Y14/N200;X10Y14/N200/Q0;1;X10Y14/A0;X10Y14/A0/N200;1;X11Y14/D7;X11Y14/D7/E101;1;X10Y14/Q0;;1;X10Y14/E100;X10Y14/E100/Q0;1;X11Y14/D4;X11Y14/D4/E101;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m1 counter"
          }
        },
        "m1.counter[1]": {
          "hide_name": 0,
          "bits": [ 8508 ] ,
          "attributes": {
            "ROUTING": "X11Y14/X03;X11Y14/X03/E241;1;X11Y14/A6;X11Y14/A6/X03;1;X10Y14/S100;X10Y14/S100/Q4;1;X10Y14/W210;X10Y14/W210/S100;1;X10Y14/A4;X10Y14/A4/W210;1;X10Y14/E240;X10Y14/E240/Q4;1;X11Y14/C7;X11Y14/C7/E241;1;X11Y14/E230;X11Y14/E230/E131;1;X11Y14/C4;X11Y14/C4/E230;1;X10Y14/Q4;;1;X10Y14/E130;X10Y14/E130/Q4;1;X11Y14/B0;X11Y14/B0/E131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m1 counter"
          }
        },
        "m1.counter_DFFRE_Q_15_D_LUT4_F_I3_LUT4_I3_F_LUT4_I0_I1_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 8505 ] ,
          "attributes": {
            "ROUTING": "X11Y14/F6;;1;X11Y14/W260;X11Y14/W260/F6;1;X10Y14/C6;X10Y14/C6/W261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m1.counter_DFFRE_Q_15_D_LUT4_F_I3_LUT4_I3_F_LUT4_I0_I1_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8504 ] ,
          "attributes": {
            "ROUTING": "X10Y13/F6;;1;X10Y13/SN20;X10Y13/SN20/F6;1;X10Y14/B6;X10Y14/B6/S121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m1.counter_DFFRE_Q_15_D_LUT4_F_I3_LUT4_I3_F_LUT4_I0_I1_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8503 ] ,
          "attributes": {
            "ROUTING": "X11Y14/F2;;1;X11Y14/W100;X11Y14/W100/F2;1;X10Y14/W200;X10Y14/W200/W101;1;X10Y14/A6;X10Y14/A6/W200;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m1.counter_DFFRE_Q_15_D_LUT4_F_I3_LUT4_I3_F_LUT4_I0_I1[3]": {
          "hide_name": 0,
          "bits": [ 8501 ] ,
          "attributes": {
            "ROUTING": "X10Y14/F6;;1;X10Y14/N260;X10Y14/N260/F6;1;X10Y14/D5;X10Y14/D5/N260;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m1.counter_DFFRE_Q_15_D_LUT4_F_I3_LUT4_I3_F_LUT4_I0_I1[2]": {
          "hide_name": 0,
          "bits": [ 8500 ] ,
          "attributes": {
            "ROUTING": "X10Y14/F7;;1;X10Y14/W100;X10Y14/W100/F7;1;X10Y14/E230;X10Y14/E230/W100;1;X10Y14/C5;X10Y14/C5/E230;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m1.counter_DFFRE_Q_15_D_LUT4_F_I3_LUT4_I3_F_LUT4_I0_I1[1]": {
          "hide_name": 0,
          "bits": [ 8499 ] ,
          "attributes": {
            "ROUTING": "X9Y14/F7;;1;X9Y14/E130;X9Y14/E130/F7;1;X10Y14/B5;X10Y14/B5/E131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m1.counter_DFFRE_Q_18_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8495 ] ,
          "attributes": {
            "ROUTING": "X11Y13/D3;X11Y13/D3/N101;1;X11Y14/SN10;X11Y14/SN10/F7;1;X11Y13/C7;X11Y13/C7/N111;1;X11Y14/N100;X11Y14/N100/F7;1;X11Y13/B4;X11Y13/B4/N101;1;X11Y14/F7;;1;X11Y14/S100;X11Y14/S100/F7;1;X11Y14/D5;X11Y14/D5/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m1.counter[4]": {
          "hide_name": 0,
          "bits": [ 8494 ] ,
          "attributes": {
            "ROUTING": "X11Y13/SN10;X11Y13/SN10/Q5;1;X11Y14/B3;X11Y14/B3/S111;1;X11Y13/E100;X11Y13/E100/Q5;1;X11Y13/A4;X11Y13/A4/E100;1;X11Y13/N250;X11Y13/N250/Q5;1;X11Y13/B7;X11Y13/B7/N250;1;X11Y13/X04;X11Y13/X04/Q5;1;X11Y13/C3;X11Y13/C3/X04;1;X11Y13/Q5;;1;X11Y13/S130;X11Y13/S130/Q5;1;X11Y14/C5;X11Y14/C5/S131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m1 counter"
          }
        },
        "m1.counter[5]": {
          "hide_name": 0,
          "bits": [ 8492 ] ,
          "attributes": {
            "ROUTING": "X11Y13/X01;X11Y13/X01/Q2;1;X11Y13/B3;X11Y13/B3/X01;1;X11Y13/SN20;X11Y13/SN20/Q2;1;X11Y14/B5;X11Y14/B5/S121;1;X11Y13/E130;X11Y13/E130/Q2;1;X11Y13/A7;X11Y13/A7/E130;1;X11Y13/Q2;;1;X11Y13/S100;X11Y13/S100/Q2;1;X11Y14/E200;X11Y14/E200/S101;1;X11Y14/A3;X11Y14/A3/E200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m1 counter"
          }
        },
        "m1.counter[6]": {
          "hide_name": 0,
          "bits": [ 8490 ] ,
          "attributes": {
            "ROUTING": "X11Y13/W100;X11Y13/W100/Q0;1;X11Y13/S230;X11Y13/S230/W100;1;X11Y14/A5;X11Y14/A5/S231;1;X11Y14/D2;X11Y14/D2/S201;1;X11Y13/Q0;;1;X11Y13/S200;X11Y13/S200/Q0;1;X11Y13/N130;X11Y13/N130/Q0;1;X11Y13/A3;X11Y13/A3/N130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m1 counter"
          }
        },
        "m1.counter_DFFRE_Q_15_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8487 ] ,
          "attributes": {
            "ROUTING": "X11Y15/D0;X11Y15/D0/S121;1;X11Y14/S250;X11Y14/S250/F5;1;X11Y15/X04;X11Y15/X04/S251;1;X11Y15/D5;X11Y15/D5/X04;1;X11Y14/SN20;X11Y14/SN20/F5;1;X11Y15/W220;X11Y15/W220/S121;1;X11Y15/C2;X11Y15/C2/W220;1;X11Y14/F5;;1;X11Y14/X04;X11Y14/X04/F5;1;X11Y14/B1;X11Y14/B1/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m1.counter[7]": {
          "hide_name": 0,
          "bits": [ 8486 ] ,
          "attributes": {
            "ROUTING": "X11Y14/X02;X11Y14/X02/Q1;1;X11Y14/C2;X11Y14/C2/X02;1;X11Y14/S210;X11Y14/S210/Q1;1;X11Y15/B2;X11Y15/B2/S211;1;X11Y15/W230;X11Y15/W230/S131;1;X11Y15/C0;X11Y15/C0/W230;1;X11Y14/E210;X11Y14/E210/Q1;1;X11Y14/A1;X11Y14/A1/E210;1;X11Y14/Q1;;1;X11Y14/S130;X11Y14/S130/Q1;1;X11Y15/C5;X11Y15/C5/S131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m1 counter"
          }
        },
        "m1.counter[8]": {
          "hide_name": 0,
          "bits": [ 8484 ] ,
          "attributes": {
            "ROUTING": "X11Y15/N240;X11Y15/N240/N130;1;X11Y15/B5;X11Y15/B5/N240;1;X11Y14/B2;X11Y14/B2/N131;1;X11Y15/N130;X11Y15/N130/Q1;1;X11Y15/A2;X11Y15/A2/N130;1;X11Y15/Q1;;1;X11Y15/S100;X11Y15/S100/Q1;1;X11Y15/B0;X11Y15/B0/S100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m1 counter"
          }
        },
        "m1.counter[9]": {
          "hide_name": 0,
          "bits": [ 8481 ] ,
          "attributes": {
            "ROUTING": "X11Y15/X02;X11Y15/X02/Q3;1;X11Y15/A0;X11Y15/A0/X02;1;X11Y15/SN10;X11Y15/SN10/Q3;1;X11Y14/A2;X11Y14/A2/N111;1;X11Y15/Q3;;1;X11Y15/E100;X11Y15/E100/Q3;1;X11Y15/A5;X11Y15/A5/E100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m1 counter"
          }
        },
        "m1.counter_DFFRE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 8479 ] ,
          "attributes": {
            "ROUTING": "X11Y15/F0;;1;X11Y15/D3;X11Y15/D3/F0;1;X11Y15/XD3;X11Y15/XD3/D3;1"
          }
        },
        "m1.counter_DFFRE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 8476 ] ,
          "attributes": {
            "ROUTING": "X11Y15/F6;;1;X11Y15/C4;X11Y15/C4/F6;1;X11Y15/XD4;X11Y15/XD4/C4;1"
          }
        },
        "m1.counter_DFFRE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 8473 ] ,
          "attributes": {
            "ROUTING": "X10Y15/F2;;1;X10Y15/D1;X10Y15/D1/F2;1;X10Y15/XD1;X10Y15/XD1/D1;1"
          }
        },
        "m1.counter[10]": {
          "hide_name": 0,
          "bits": [ 8471 ] ,
          "attributes": {
            "ROUTING": "X11Y15/X03;X11Y15/X03/Q4;1;X11Y15/A6;X11Y15/A6/X03;1;X10Y15/C4;X10Y15/C4/W101;1;X10Y15/W240;X10Y15/W240/W101;1;X10Y15/B2;X10Y15/B2/W240;1;X11Y15/Q4;;1;X11Y15/W100;X11Y15/W100/Q4;1;X10Y15/C5;X10Y15/C5/W101;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:11.16-11.23",
            "hdlname": "m1 counter"
          }
        },
        "m1.counter[11]": {
          "hide_name": 0,
          "bits": [ 8470 ] ,
          "attributes": {
            "ROUTING": "X10Y15/B5;X10Y15/B5/W100;1;X10Y15/X02;X10Y15/X02/Q1;1;X10Y15/A2;X10Y15/A2/X02;1;X10Y15/Q1;;1;X10Y15/W100;X10Y15/W100/Q1;1;X10Y15/B4;X10Y15/B4/W100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:11.16-11.23",
            "hdlname": "m1 counter"
          }
        },
        "m1.counter[12]": {
          "hide_name": 0,
          "bits": [ 8468 ] ,
          "attributes": {
            "ROUTING": "X10Y15/A4;X10Y15/A4/X07;1;X10Y15/Q4;;1;X10Y15/X07;X10Y15/X07/Q4;1;X10Y15/A5;X10Y15/A5/X07;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:11.16-11.23",
            "hdlname": "m1 counter"
          }
        },
        "m1.counter_DFFRE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 8467 ] ,
          "attributes": {
            "ROUTING": "X10Y15/F4;;1;X10Y15/XD4;X10Y15/XD4/F4;1"
          }
        },
        "m1.counter_DFFRE_Q_15_D_LUT4_F_I3_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 8465 ] ,
          "attributes": {
            "ROUTING": "X10Y15/C2;X10Y15/C2/X04;1;X11Y15/W130;X11Y15/W130/F5;1;X11Y15/B6;X11Y15/B6/W130;1;X10Y15/N250;X10Y15/N250/W251;1;X10Y14/X04;X10Y14/X04/N251;1;X10Y14/B3;X10Y14/B3/X04;1;X11Y15/F5;;1;X11Y15/W250;X11Y15/W250/F5;1;X10Y15/X04;X10Y15/X04/W251;1;X10Y15/D4;X10Y15/D4/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m1.counter_DFFRE_Q_15_D_LUT4_F_I3_LUT4_I3_F[0]": {
          "hide_name": 0,
          "bits": [ 8464 ] ,
          "attributes": {
            "ROUTING": "X10Y14/X02;X10Y14/X02/N211;1;X10Y14/A3;X10Y14/A3/X02;1;X10Y15/F5;;1;X10Y15/S100;X10Y15/S100/F5;1;X10Y15/N210;X10Y15/N210/S100;1;X10Y14/A5;X10Y14/A5/N211;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m1.counter_DFFRE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 8460 ] ,
          "attributes": {
            "ROUTING": "X10Y13/F7;;1;X10Y13/A1;X10Y13/A1/F7;1;X10Y13/XD1;X10Y13/XD1/A1;1"
          }
        },
        "m1.counter_DFFRE_Q_11_D_LUT2_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8458 ] ,
          "attributes": {
            "ROUTING": "X10Y14/N230;X10Y14/N230/F3;1;X10Y13/X08;X10Y13/X08/N231;1;X10Y13/B7;X10Y13/B7/X08;1;X10Y14/F3;;1;X10Y14/SN20;X10Y14/SN20/F3;1;X10Y13/C3;X10Y13/C3/N121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m1.counter[13]": {
          "hide_name": 0,
          "bits": [ 8457 ] ,
          "attributes": {
            "ROUTING": "X10Y13/B3;X10Y13/B3/S130;1;X10Y13/S130;X10Y13/S130/Q1;1;X10Y13/D6;X10Y13/D6/S130;1;X10Y13/Q1;;1;X10Y13/S210;X10Y13/S210/Q1;1;X10Y13/A7;X10Y13/A7/S210;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m1 counter"
          }
        },
        "m1.counter_DFFRE_Q_10_D_LUT2_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 8454 ] ,
          "attributes": {
            "ROUTING": "X10Y13/EW10;X10Y13/EW10/F4;1;X9Y13/B1;X9Y13/B1/W111;1;X9Y13/N220;X9Y13/N220/W121;1;X9Y13/C0;X9Y13/C0/N220;1;X9Y13/D7;X9Y13/D7/W121;1;X10Y13/F4;;1;X10Y13/EW20;X10Y13/EW20/F4;1;X9Y13/D3;X9Y13/D3/W121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m1.counter[14]": {
          "hide_name": 0,
          "bits": [ 8451 ] ,
          "attributes": {
            "ROUTING": "X10Y13/C6;X10Y13/C6/X05;1;X10Y13/X05;X10Y13/X05/Q0;1;X10Y13/A3;X10Y13/A3/X05;1;X10Y13/Q0;;1;X10Y13/W100;X10Y13/W100/Q0;1;X10Y13/B4;X10Y13/B4/W100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m1 counter"
          }
        },
        "m1.counter_DFFRE_Q_10_D[0]": {
          "hide_name": 0,
          "bits": [ 8449 ] ,
          "attributes": {
            "ROUTING": "X10Y13/E100;X10Y13/E100/F3;1;X10Y13/A4;X10Y13/A4/E100;1;X10Y13/F3;;1;X10Y13/B0;X10Y13/B0/F3;1;X10Y13/XD0;X10Y13/XD0/B0;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m1.counter[23]": {
          "hide_name": 0,
          "bits": [ 8447 ] ,
          "attributes": {
            "ROUTING": "X10Y15/N100;X10Y15/N100/Q0;1;X10Y14/B7;X10Y14/B7/N101;1;X10Y15/X01;X10Y15/X01/Q0;1;X10Y15/A0;X10Y15/A0/X01;1;X10Y15/Q0;;1;X10Y15/W130;X10Y15/W130/Q0;1;X10Y15/B7;X10Y15/B7/W130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:11.16-11.23",
            "hdlname": "m1 counter"
          }
        },
        "m1.counter_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8446 ] ,
          "attributes": {
            "ROUTING": "X10Y15/F0;;1;X10Y15/XD0;X10Y15/XD0/F0;1"
          }
        },
        "m1.counter[24]": {
          "hide_name": 0,
          "bits": [ 8444 ] ,
          "attributes": {
            "ROUTING": "X10Y15/SN20;X10Y15/SN20/Q3;1;X10Y14/A7;X10Y14/A7/N121;1;X10Y15/Q3;;1;X10Y15/E130;X10Y15/E130/Q3;1;X10Y15/A7;X10Y15/A7/E130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:11.16-11.23",
            "hdlname": "m1 counter"
          }
        },
        "m1.counter_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 8443 ] ,
          "attributes": {
            "ROUTING": "X10Y15/F7;;1;X10Y15/A3;X10Y15/A3/F7;1;X10Y15/XD3;X10Y15/XD3/A3;1"
          }
        },
        "m1.counter_DFFRE_Q_15_D_LUT4_F_I3_LUT4_I3_F_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 8442 ] ,
          "attributes": {
            "ROUTING": "X9Y13/CE2;X9Y13/CE2/N211;1;X9Y13/CE1;X9Y13/CE1/N211;1;X8Y14/W200;X8Y14/W200/W252;1;X7Y14/S200;X7Y14/S200/W201;1;X7Y15/C7;X7Y15/C7/S201;1;X10Y14/CE0;X10Y14/CE0/X08;1;X10Y14/W250;X10Y14/W250/F5;1;X9Y14/X08;X9Y14/X08/W251;1;X9Y14/CE1;X9Y14/CE1/X08;1;X10Y15/W250;X10Y15/W250/S251;1;X8Y15/W200;X8Y15/W200/W252;1;X7Y15/S200;X7Y15/S200/W201;1;X7Y16/C6;X7Y16/C6/S201;1;X10Y15/CE1;X10Y15/CE1/X06;1;X9Y14/CE2;X9Y14/CE2/X08;1;X11Y14/CE0;X11Y14/CE0/X08;1;X10Y14/CE2;X10Y14/CE2/X08;1;X10Y14/N250;X10Y14/N250/F5;1;X10Y13/X06;X10Y13/X06/N251;1;X10Y13/CE0;X10Y13/CE0/X06;1;X10Y14/X08;X10Y14/X08/F5;1;X10Y14/CE1;X10Y14/CE1/X08;1;X11Y13/CE0;X11Y13/CE0/X05;1;X10Y14/E250;X10Y14/E250/F5;1;X11Y14/X08;X11Y14/X08/E251;1;X11Y14/CE2;X11Y14/CE2/X08;1;X9Y13/CE0;X9Y13/CE0/N211;1;X10Y14/EW10;X10Y14/EW10/F5;1;X9Y14/N210;X9Y14/N210/W111;1;X11Y15/CE2;X11Y15/CE2/X08;1;X11Y15/CE1;X11Y15/CE1/X08;1;X10Y15/CE2;X10Y15/CE2/X06;1;X11Y13/CE1;X11Y13/CE1/X05;1;X10Y15/E250;X10Y15/E250/S251;1;X11Y15/X08;X11Y15/X08/E251;1;X11Y15/CE0;X11Y15/CE0/X08;1;X10Y14/N100;X10Y14/N100/F5;1;X10Y13/E200;X10Y13/E200/N101;1;X11Y13/X05;X11Y13/X05/E201;1;X11Y13/CE2;X11Y13/CE2/X05;1;X10Y14/F5;;1;X10Y14/S250;X10Y14/S250/F5;1;X10Y15/X06;X10Y15/X06/S251;1;X10Y15/CE0;X10Y15/CE0/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ioSdin": {
          "hide_name": 0,
          "bits": [ 7318 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:37.12-37.18"
          }
        },
        "scr.ioSdin": {
          "hide_name": 0,
          "bits": [ 8440 ] ,
          "attributes": {
            "ROUTING": "X7Y25/Q2;;1;X7Y25/SN20;X7Y25/SN20/Q2;1;X7Y26/S220;X7Y26/S220/S121;1;X7Y28/D1;X7Y28/D1/S222;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:29.7-29.11",
            "hdlname": "scr sdin"
          }
        },
        "ioSclk": {
          "hide_name": 0,
          "bits": [ 7317 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:36.12-36.18"
          }
        },
        "scr.ioSclk": {
          "hide_name": 0,
          "bits": [ 8437 ] ,
          "attributes": {
            "ROUTING": "X5Y24/Q2;;1;X5Y24/EW10;X5Y24/EW10/Q2;1;X6Y24/E810;X6Y24/E810/E111;1;X10Y24/S810;X10Y24/S810/E814;1;X10Y28/E210;X10Y28/E210/S814;1;X10Y28/A0;X10Y28/A0/E210;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:28.7-28.11",
            "hdlname": "scr sclk"
          }
        },
        "ioReset": {
          "hide_name": 0,
          "bits": [ 7316 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:40.12-40.19"
          }
        },
        "scr.ioReset": {
          "hide_name": 0,
          "bits": [ 8434 ] ,
          "attributes": {
            "ROUTING": "X3Y24/Q2;;1;X3Y24/S810;X3Y24/S810/Q2;1;X3Y28/E810;X3Y28/E810/S814;1;X7Y28/S210;X7Y28/S210/E814;1;X7Y28/E210;X7Y28/E210/N211;1;X7Y28/A0;X7Y28/A0/E210;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:30.7-30.12",
            "hdlname": "scr reset"
          }
        },
        "ioDc": {
          "hide_name": 0,
          "bits": [ 7315 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:39.12-39.16"
          }
        },
        "scr.dc": {
          "hide_name": 0,
          "bits": [ 8431 ] ,
          "attributes": {
            "ROUTING": "X11Y25/Q5;;1;X11Y25/E100;X11Y25/E100/Q5;1;X12Y25/E200;X12Y25/E200/E101;1;X14Y25/E200;X14Y25/E200/E202;1;X16Y25/S200;X16Y25/S200/E202;1;X16Y27/S200;X16Y27/S200/S202;1;X16Y28/E200;X16Y28/E200/S201;1;X18Y28/E200;X18Y28/E200/E202;1;X20Y28/E200;X20Y28/E200/E202;1;X22Y28/E210;X22Y28/E210/E202;1;X24Y28/E810;X24Y28/E810/E212;1;X32Y28/E210;X32Y28/E210/E818;1;X32Y28/A0;X32Y28/A0/E210;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:12.12-12.16",
            "hdlname": "scr ioDc"
          }
        },
        "ioCs": {
          "hide_name": 0,
          "bits": [ 7314 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:38.12-38.16"
          }
        },
        "scr.cs": {
          "hide_name": 0,
          "bits": [ 8428 ] ,
          "attributes": {
            "ROUTING": "X6Y23/Q2;;1;X6Y23/E220;X6Y23/E220/Q2;1;X8Y23/E810;X8Y23/E810/E222;1;X16Y23/E210;X16Y23/E210/E818;1;X18Y23/E810;X18Y23/E810/E212;1;X26Y23/S810;X26Y23/S810/E818;1;X26Y27/E220;X26Y27/E220/S814;1;X28Y27/S220;X28Y27/S220/E222;1;X28Y28/D1;X28Y28/D1/S221;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/screen.v:11.12-11.16",
            "hdlname": "scr ioCs"
          }
        },
        "hexVal[7].converter.hexChar_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8423 ] ,
          "attributes": {
            "ROUTING": "X4Y19/F7;;1;X4Y19/S270;X4Y19/S270/F7;1;X4Y21/A3;X4Y21/A3/S272;1;X4Y21/XD3;X4Y21/XD3/A3;1"
          }
        },
        "currentMemVal[28]": {
          "hide_name": 0,
          "bits": [ 8419 ] ,
          "attributes": {
            "ROUTING": "X4Y19/E100;X4Y19/E100/Q2;1;X5Y19/D5;X5Y19/D5/E101;1;X4Y19/X05;X4Y19/X05/Q2;1;X4Y19/B7;X4Y19/B7/X05;1;X4Y19/Q2;;1;X4Y19/S130;X4Y19/S130/Q2;1;X4Y19/D6;X4Y19/D6/S130;1",
            "hdlname": "mr outputData",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:61.23-61.33"
          }
        },
        "hexVal[7].converter.hexChar_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8416 ] ,
          "attributes": {
            "ROUTING": "X4Y19/F6;;1;X4Y19/E130;X4Y19/E130/F6;1;X5Y19/S270;X5Y19/S270/E131;1;X5Y21/S220;X5Y21/S220/S272;1;X5Y22/D0;X5Y22/D0/S221;1;X5Y22/XD0;X5Y22/XD0/D0;1"
          }
        },
        "hexVal[7].converter.hexChar_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 8414 ] ,
          "attributes": {
            "ROUTING": "X5Y19/F5;;1;X5Y19/XD5;X5Y19/XD5/F5;1"
          }
        },
        "currentMemVal[31]": {
          "hide_name": 0,
          "bits": [ 8410 ] ,
          "attributes": {
            "ROUTING": "X4Y19/E230;X4Y19/E230/S231;1;X6Y19/E230;X6Y19/E230/E232;1;X7Y19/X02;X7Y19/X02/E231;1;X7Y19/A2;X7Y19/A2/X02;1;X4Y19/A7;X4Y19/A7/S231;1;X4Y18/S230;X4Y18/S230/S131;1;X4Y19/A6;X4Y19/A6/S231;1;X4Y17/Q5;;1;X4Y17/S130;X4Y17/S130/Q5;1;X4Y18/E230;X4Y18/E230/S131;1;X5Y18/S230;X5Y18/S230/E231;1;X5Y19/A5;X5Y19/A5/S231;1",
            "hdlname": "mr outputData",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:61.23-61.33"
          }
        },
        "currentMemVal[29]": {
          "hide_name": 0,
          "bits": [ 8404 ] ,
          "attributes": {
            "ROUTING": "X5Y19/E210;X5Y19/E210/Q1;1;X7Y19/B7;X7Y19/B7/E212;1;X5Y19/N130;X5Y19/N130/Q1;1;X5Y19/W240;X5Y19/W240/N130;1;X4Y19/C6;X4Y19/C6/W241;1;X5Y19/W130;X5Y19/W130/Q1;1;X5Y19/B7;X5Y19/B7/W130;1;X5Y19/Q1;;1;X5Y19/N100;X5Y19/N100/Q1;1;X5Y19/C5;X5Y19/C5/N100;1",
            "hdlname": "mr outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:61.23-61.33"
          }
        },
        "currentMemVal[30]": {
          "hide_name": 0,
          "bits": [ 8401 ] ,
          "attributes": {
            "ROUTING": "X5Y19/A7;X5Y19/A7/E111;1;X7Y19/A7;X7Y19/A7/E252;1;X4Y19/W130;X4Y19/W130/Q4;1;X4Y19/B6;X4Y19/B6/W130;1;X4Y19/Q4;;1;X4Y19/EW10;X4Y19/EW10/Q4;1;X5Y19/E250;X5Y19/E250/E111;1;X5Y19/B5;X5Y19/B5/E250;1",
            "hdlname": "mr outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:61.23-61.33"
          }
        },
        "hexVal[7].converter.hexChar_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 8398 ] ,
          "attributes": {
            "ROUTING": "X7Y20/B5;X7Y20/B5/S121;1;X7Y20/XD5;X7Y20/XD5/B5;1;X7Y19/F7;;1;X7Y19/SN20;X7Y19/SN20/F7;1;X7Y20/B4;X7Y20/B4/S121;1;X7Y20/XD4;X7Y20/XD4/B4;1"
          }
        },
        "hexVal[7].converter.hexChar_DFFS_Q_SET": {
          "hide_name": 0,
          "bits": [ 8396 ] ,
          "attributes": {
            "ROUTING": "X7Y19/W130;X7Y19/W130/F2;1;X7Y19/S270;X7Y19/S270/W130;1;X7Y20/LSR2;X7Y20/LSR2/S271;1;X7Y19/F2;;1;X7Y19/W220;X7Y19/W220/F2;1;X6Y19/X05;X6Y19/X05/W221;1;X6Y19/LSR2;X6Y19/LSR2/X05;1"
          }
        },
        "hexVal[7].converter.hexChar_DFFR_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 8395 ] ,
          "attributes": {
            "ROUTING": "X5Y19/W100;X5Y19/W100/F7;1;X4Y19/C7;X4Y19/C7/W101;1;X5Y19/F7;;1;X5Y19/EW10;X5Y19/EW10/F7;1;X6Y19/A4;X6Y19/A4/E111;1;X6Y19/XD4;X6Y19/XD4/A4;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexVal[6].converter.hexChar_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8391 ] ,
          "attributes": {
            "ROUTING": "X3Y20/F6;;1;X3Y20/E830;X3Y20/E830/F6;1;X7Y20/S260;X7Y20/S260/E834;1;X7Y21/W260;X7Y21/W260/S261;1;X6Y21/C0;X6Y21/C0/W261;1;X6Y21/XD0;X6Y21/XD0/C0;1"
          }
        },
        "currentMemVal[24]": {
          "hide_name": 0,
          "bits": [ 8387 ] ,
          "attributes": {
            "ROUTING": "X3Y20/B6;X3Y20/B6/S252;1;X3Y20/X02;X3Y20/X02/S252;1;X3Y20/D4;X3Y20/D4/X02;1;X3Y17/Q1;;1;X3Y17/SN10;X3Y17/SN10/Q1;1;X3Y18/S250;X3Y18/S250/S111;1;X3Y20/X06;X3Y20/X06/S252;1;X3Y20/D1;X3Y20/D1/X06;1",
            "hdlname": "mr outputData",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:61.23-61.33"
          }
        },
        "hexVal[6].converter.hexChar_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8384 ] ,
          "attributes": {
            "ROUTING": "X3Y20/F4;;1;X3Y20/S100;X3Y20/S100/F4;1;X3Y21/S240;X3Y21/S240/S101;1;X3Y22/E240;X3Y22/E240/S241;1;X5Y22/C2;X5Y22/C2/E242;1;X5Y22/XD2;X5Y22/XD2/C2;1"
          }
        },
        "hexVal[6].converter.hexChar_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 8382 ] ,
          "attributes": {
            "ROUTING": "X3Y20/F1;;1;X3Y20/XD1;X3Y20/XD1/F1;1"
          }
        },
        "currentMemVal[27]": {
          "hide_name": 0,
          "bits": [ 8378 ] ,
          "attributes": {
            "ROUTING": "X4Y17/SN20;X4Y17/SN20/Q0;1;X4Y18/S260;X4Y18/S260/S121;1;X4Y20/X03;X4Y20/X03/S262;1;X4Y20/A6;X4Y20/A6/X03;1;X3Y20/A6;X3Y20/A6/S211;1;X3Y20/E210;X3Y20/E210/S211;1;X3Y20/A1;X3Y20/A1/E210;1;X4Y17/Q0;;1;X4Y17/EW10;X4Y17/EW10/Q0;1;X3Y17/S210;X3Y17/S210/W111;1;X3Y19/S210;X3Y19/S210/S212;1;X3Y20/A4;X3Y20/A4/S211;1",
            "hdlname": "mr outputData",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:61.23-61.33"
          }
        },
        "currentMemVal[25]": {
          "hide_name": 0,
          "bits": [ 8372 ] ,
          "attributes": {
            "ROUTING": "X3Y20/X05;X3Y20/X05/S241;1;X3Y20/B0;X3Y20/B0/X05;1;X3Y20/S220;X3Y20/S220/S121;1;X3Y20/C4;X3Y20/C4/S220;1;X3Y19/S240;X3Y19/S240/Q4;1;X3Y20/C1;X3Y20/C1/S241;1;X3Y19/Q4;;1;X3Y19/SN20;X3Y19/SN20/Q4;1;X3Y20/B7;X3Y20/B7/S121;1",
            "hdlname": "mr outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:61.23-61.33"
          }
        },
        "currentMemVal[26]": {
          "hide_name": 0,
          "bits": [ 8369 ] ,
          "attributes": {
            "ROUTING": "X3Y19/S230;X3Y19/S230/Q3;1;X3Y20/A7;X3Y20/A7/S231;1;X3Y20/B4;X3Y20/B4/S251;1;X3Y19/S250;X3Y19/S250/S130;1;X3Y20/W250;X3Y20/W250/S251;1;X3Y20/B1;X3Y20/B1/W250;1;X3Y19/Q3;;1;X3Y19/S130;X3Y19/S130/Q3;1;X3Y20/A0;X3Y20/A0/S131;1",
            "hdlname": "mr outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:61.23-61.33"
          }
        },
        "hexVal[6].converter.hexChar_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 8366 ] ,
          "attributes": {
            "ROUTING": "X7Y21/C5;X7Y21/C5/S201;1;X7Y21/XD5;X7Y21/XD5/C5;1;X3Y20/F0;;1;X3Y20/E200;X3Y20/E200/F0;1;X5Y20/E200;X5Y20/E200/E202;1;X7Y20/S200;X7Y20/S200/E202;1;X7Y21/D3;X7Y21/D3/S201;1;X7Y21/XD3;X7Y21/XD3/D3;1"
          }
        },
        "hexVal[6].converter.hexChar_DFFS_Q_SET": {
          "hide_name": 0,
          "bits": [ 8364 ] ,
          "attributes": {
            "ROUTING": "X5Y20/X07;X5Y20/X07/E261;1;X5Y20/LSR1;X5Y20/LSR1/X07;1;X7Y21/LSR1;X7Y21/LSR1/S271;1;X4Y20/F6;;1;X4Y20/E260;X4Y20/E260/F6;1;X6Y20/E270;X6Y20/E270/E262;1;X7Y20/S270;X7Y20/S270/E271;1;X7Y21/LSR2;X7Y21/LSR2/S271;1"
          }
        },
        "hexVal[6].converter.hexChar_DFFR_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 8363 ] ,
          "attributes": {
            "ROUTING": "X3Y20/E270;X3Y20/E270/F7;1;X5Y20/A3;X5Y20/A3/E272;1;X5Y20/XD3;X5Y20/XD3/A3;1;X3Y20/F7;;1;X3Y20/N130;X3Y20/N130/F7;1;X3Y20/C6;X3Y20/C6/N130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexVal[6].hexChar[3]": {
          "hide_name": 0,
          "bits": [ 8358 ] ,
          "attributes": {
            "ROUTING": "X7Y21/Q5;;1;X7Y21/EW10;X7Y21/EW10/Q5;1;X6Y21/B7;X6Y21/B7/W111;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "hdlname": "hexVal[6].converter hexChar"
          }
        },
        "hexVal[7].hexChar[0]": {
          "hide_name": 0,
          "bits": [ 8356 ] ,
          "attributes": {
            "ROUTING": "X4Y21/Q3;;1;X4Y21/W130;X4Y21/W130/Q3;1;X4Y21/B6;X4Y21/B6/W130;1",
            "hdlname": "hexVal[7].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexVal[5].hexChar[0]": {
          "hide_name": 0,
          "bits": [ 8350 ] ,
          "attributes": {
            "ROUTING": "X4Y21/Q4;;1;X4Y21/X03;X4Y21/X03/Q4;1;X4Y21/A6;X4Y21/A6/X03;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "hdlname": "hexVal[5].converter hexChar"
          }
        },
        "hexVal[5].converter.hexChar_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8347 ] ,
          "attributes": {
            "ROUTING": "X3Y21/F3;;1;X3Y21/E100;X3Y21/E100/F3;1;X4Y21/D4;X4Y21/D4/E101;1;X4Y21/XD4;X4Y21/XD4/D4;1"
          }
        },
        "currentMemVal[20]": {
          "hide_name": 0,
          "bits": [ 8343 ] ,
          "attributes": {
            "ROUTING": "X3Y19/SN10;X3Y19/SN10/Q0;1;X3Y20/D5;X3Y20/D5/S111;1;X3Y21/X01;X3Y21/X01/S202;1;X3Y21/B3;X3Y21/B3/X01;1;X3Y19/Q0;;1;X3Y19/S200;X3Y19/S200/Q0;1;X3Y20/D3;X3Y20/D3/S201;1",
            "hdlname": "mr outputData",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:61.23-61.33"
          }
        },
        "hexVal[5].converter.hexChar_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8340 ] ,
          "attributes": {
            "ROUTING": "X3Y20/F5;;1;X3Y20/A2;X3Y20/A2/F5;1;X3Y20/XD2;X3Y20/XD2/A2;1"
          }
        },
        "hexVal[5].converter.hexChar_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 8338 ] ,
          "attributes": {
            "ROUTING": "X3Y20/F3;;1;X3Y20/XD3;X3Y20/XD3/F3;1"
          }
        },
        "currentMemVal[23]": {
          "hide_name": 0,
          "bits": [ 8334 ] ,
          "attributes": {
            "ROUTING": "X3Y20/S200;X3Y20/S200/S202;1;X3Y21/E200;X3Y21/E200/S201;1;X3Y21/A3;X3Y21/A3/E200;1;X3Y20/A5;X3Y20/A5/X07;1;X3Y20/S210;X3Y20/S210/S202;1;X3Y21/E210;X3Y21/E210/S211;1;X3Y21/A0;X3Y21/A0/E210;1;X3Y17/Q0;;1;X3Y17/S100;X3Y17/S100/Q0;1;X3Y18/S200;X3Y18/S200/S101;1;X3Y20/X07;X3Y20/X07/S202;1;X3Y20/A3;X3Y20/A3/X07;1",
            "hdlname": "mr outputData",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:61.23-61.33"
          }
        },
        "currentMemVal[21]": {
          "hide_name": 0,
          "bits": [ 8328 ] ,
          "attributes": {
            "ROUTING": "X3Y18/S270;X3Y18/S270/S131;1;X3Y20/S270;X3Y20/S270/S272;1;X3Y21/B6;X3Y21/B6/S271;1;X3Y20/X08;X3Y20/X08/S232;1;X3Y20/C5;X3Y20/C5/X08;1;X3Y17/S130;X3Y17/S130/Q3;1;X3Y18/S230;X3Y18/S230/S131;1;X3Y20/C3;X3Y20/C3/S261;1;X3Y17/Q3;;1;X3Y17/S230;X3Y17/S230/Q3;1;X3Y19/S260;X3Y19/S260/S232;1;X3Y21/X03;X3Y21/X03/S262;1;X3Y21/B2;X3Y21/B2/X03;1",
            "hdlname": "mr outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:61.23-61.33"
          }
        },
        "currentMemVal[22]": {
          "hide_name": 0,
          "bits": [ 8325 ] ,
          "attributes": {
            "ROUTING": "X3Y21/A6;X3Y21/A6/S231;1;X3Y20/S230;X3Y20/S230/S222;1;X3Y21/X02;X3Y21/X02/S231;1;X3Y21/A2;X3Y21/A2/X02;1;X3Y20/B5;X3Y20/B5/X03;1;X3Y17/Q4;;1;X3Y17/SN20;X3Y17/SN20/Q4;1;X3Y18/S220;X3Y18/S220/S121;1;X3Y20/X03;X3Y20/X03/S222;1;X3Y20/B3;X3Y20/B3/X03;1",
            "hdlname": "mr outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:61.23-61.33"
          }
        },
        "hexVal[5].hexChar[3]": {
          "hide_name": 0,
          "bits": [ 8321 ] ,
          "attributes": {
            "ROUTING": "X4Y21/Q0;;1;X4Y21/E200;X4Y21/E200/Q0;1;X6Y21/X01;X6Y21/X01/E202;1;X6Y21/A7;X6Y21/A7/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "hdlname": "hexVal[5].converter hexChar"
          }
        },
        "hexVal[5].converter.hexChar_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 8320 ] ,
          "attributes": {
            "ROUTING": "X4Y21/C0;X4Y21/C0/E121;1;X4Y21/XD0;X4Y21/XD0/C0;1;X3Y21/F6;;1;X3Y21/EW20;X3Y21/EW20/F6;1;X4Y21/C1;X4Y21/C1/E121;1;X4Y21/XD1;X4Y21/XD1/C1;1"
          }
        },
        "hexVal[5].converter.hexChar_DFFS_Q_SET": {
          "hide_name": 0,
          "bits": [ 8318 ] ,
          "attributes": {
            "ROUTING": "X3Y21/X05;X3Y21/X05/F0;1;X3Y21/LSR1;X3Y21/LSR1/X05;1;X4Y21/LSR0;X4Y21/LSR0/E271;1;X3Y21/F0;;1;X3Y21/W130;X3Y21/W130/F0;1;X3Y21/E270;X3Y21/E270/W130;1"
          }
        },
        "hexVal[5].converter.hexChar_DFFR_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 8317 ] ,
          "attributes": {
            "ROUTING": "X3Y21/XD2;X3Y21/XD2/F2;1;X3Y21/F2;;1;X3Y21/W220;X3Y21/W220/F2;1;X3Y21/C3;X3Y21/C3/W220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexVal[4].converter.hexChar_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8313 ] ,
          "attributes": {
            "ROUTING": "X4Y22/F7;;1;X4Y22/A5;X4Y22/A5/F7;1;X4Y22/XD5;X4Y22/XD5/A5;1"
          }
        },
        "currentMemVal[16]": {
          "hide_name": 0,
          "bits": [ 8309 ] ,
          "attributes": {
            "ROUTING": "X4Y22/D4;X4Y22/D4/S241;1;X4Y20/S220;X4Y20/S220/Q2;1;X4Y21/X07;X4Y21/X07/S221;1;X4Y21/D5;X4Y21/D5/X07;1;X4Y20/Q2;;1;X4Y20/S100;X4Y20/S100/Q2;1;X4Y21/S240;X4Y21/S240/S101;1;X4Y22/X05;X4Y22/X05/S241;1;X4Y22/B7;X4Y22/B7/X05;1",
            "hdlname": "mr outputData",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:61.23-61.33"
          }
        },
        "hexVal[4].converter.hexChar_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8306 ] ,
          "attributes": {
            "ROUTING": "X4Y21/F5;;1;X4Y21/XD5;X4Y21/XD5/F5;1"
          }
        },
        "hexVal[4].converter.hexChar_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 8304 ] ,
          "attributes": {
            "ROUTING": "X4Y22/F4;;1;X4Y22/XD4;X4Y22/XD4/F4;1"
          }
        },
        "currentMemVal[19]": {
          "hide_name": 0,
          "bits": [ 8300 ] ,
          "attributes": {
            "ROUTING": "X4Y22/A6;X4Y22/A6/N211;1;X4Y21/A5;X4Y21/A5/N212;1;X4Y22/A7;X4Y22/A7/N211;1;X3Y19/Q1;;1;X3Y19/S810;X3Y19/S810/Q1;1;X3Y23/E210;X3Y23/E210/S814;1;X4Y23/N210;X4Y23/N210/E211;1;X4Y22/A4;X4Y22/A4/N211;1",
            "hdlname": "mr outputData",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:61.23-61.33"
          }
        },
        "currentMemVal[17]": {
          "hide_name": 0,
          "bits": [ 8294 ] ,
          "attributes": {
            "ROUTING": "X4Y20/S230;X4Y20/S230/E808;1;X4Y22/B1;X4Y22/B1/S232;1;X3Y20/W800;X3Y20/W800/S101;1;X4Y20/S200;X4Y20/S200/E808;1;X4Y22/C4;X4Y22/C4/S202;1;X3Y19/S100;X3Y19/S100/Q5;1;X3Y20/S240;X3Y20/S240/S101;1;X3Y21/E240;X3Y21/E240/S241;1;X4Y21/C5;X4Y21/C5/E241;1;X3Y19/Q5;;1;X3Y19/EW20;X3Y19/EW20/Q5;1;X4Y19/S260;X4Y19/S260/E121;1;X4Y21/S260;X4Y21/S260/S262;1;X4Y22/X03;X4Y22/X03/S261;1;X4Y22/B3;X4Y22/B3/X03;1",
            "hdlname": "mr outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:61.23-61.33"
          }
        },
        "currentMemVal[18]": {
          "hide_name": 0,
          "bits": [ 8291 ] ,
          "attributes": {
            "ROUTING": "X4Y22/X02;X4Y22/X02/S212;1;X4Y22/A3;X4Y22/A3/X02;1;X4Y18/S200;X4Y18/S200/S101;1;X4Y20/S210;X4Y20/S210/S202;1;X4Y21/X08;X4Y21/X08/S211;1;X4Y21/B5;X4Y21/B5/X08;1;X4Y22/X01;X4Y22/X01/E201;1;X4Y22/B4;X4Y22/B4/X01;1;X4Y17/Q2;;1;X4Y17/S100;X4Y17/S100/Q2;1;X4Y18/S800;X4Y18/S800/S101;1;X4Y22/W800;X4Y22/W800/S804;1;X3Y22/E200;X3Y22/E200/E808;1;X4Y22/N200;X4Y22/N200/E201;1;X4Y22/A1;X4Y22/A1/N200;1",
            "hdlname": "mr outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:61.23-61.33"
          }
        },
        "hexVal[4].converter.hexChar_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 8288 ] ,
          "attributes": {
            "ROUTING": "X4Y22/B2;X4Y22/B2/F3;1;X4Y22/XD2;X4Y22/XD2/B2;1;X4Y22/F3;;1;X4Y22/XD3;X4Y22/XD3/F3;1"
          }
        },
        "hexVal[4].converter.hexChar_DFFS_Q_SET": {
          "hide_name": 0,
          "bits": [ 8286 ] ,
          "attributes": {
            "ROUTING": "X4Y22/LSR0;X4Y22/LSR0/X07;1;X4Y22/F6;;1;X4Y22/X07;X4Y22/X07/F6;1;X4Y22/LSR1;X4Y22/LSR1/X07;1"
          }
        },
        "hexVal[4].converter.hexChar_DFFR_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 8285 ] ,
          "attributes": {
            "ROUTING": "X4Y22/N130;X4Y22/N130/F1;1;X4Y22/C7;X4Y22/C7/N130;1;X4Y22/F1;;1;X4Y22/XD1;X4Y22/XD1/F1;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexVal[3].converter.hexChar_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8281 ] ,
          "attributes": {
            "ROUTING": "X6Y22/F4;;1;X6Y22/XD4;X6Y22/XD4/F4;1"
          }
        },
        "currentMemVal[12]": {
          "hide_name": 0,
          "bits": [ 8277 ] ,
          "attributes": {
            "ROUTING": "X6Y18/S800;X6Y18/S800/S232;1;X6Y22/W200;X6Y22/W200/S804;1;X5Y22/N200;X5Y22/N200/W201;1;X5Y21/D0;X5Y21/D0/N201;1;X6Y22/W230;X6Y22/W230/S232;1;X5Y22/X02;X5Y22/X02/W231;1;X5Y22/D4;X5Y22/D4/X02;1;X4Y16/Q3;;1;X4Y16/E230;X4Y16/E230/Q3;1;X6Y16/S230;X6Y16/S230/E232;1;X6Y18/S230;X6Y18/S230/S232;1;X6Y20/S230;X6Y20/S230/S232;1;X6Y22/X08;X6Y22/X08/S232;1;X6Y22/B4;X6Y22/B4/X08;1",
            "hdlname": "mr outputData",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:61.23-61.33"
          }
        },
        "hexVal[3].converter.hexChar_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8274 ] ,
          "attributes": {
            "ROUTING": "X5Y21/F0;;1;X5Y21/D1;X5Y21/D1/F0;1;X5Y21/XD1;X5Y21/XD1/D1;1"
          }
        },
        "hexVal[3].converter.hexChar_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 8272 ] ,
          "attributes": {
            "ROUTING": "X5Y22/F4;;1;X5Y22/C5;X5Y22/C5/F4;1;X5Y22/XD5;X5Y22/XD5/C5;1"
          }
        },
        "currentMemVal[15]": {
          "hide_name": 0,
          "bits": [ 8268 ] ,
          "attributes": {
            "ROUTING": "X5Y21/S230;X5Y21/S230/W231;1;X5Y22/A4;X5Y22/A4/S231;1;X6Y22/X01;X6Y22/X01/E201;1;X6Y22/A0;X6Y22/A0/X01;1;X5Y22/E230;X5Y22/E230/S804;1;X6Y22/N230;X6Y22/N230/E231;1;X6Y21/W230;X6Y21/W230/N231;1;X5Y21/X02;X5Y21/X02/W231;1;X5Y21/A0;X5Y21/A0/X02;1;X5Y16/Q3;;1;X5Y16/S230;X5Y16/S230/Q3;1;X5Y18/S800;X5Y18/S800/S232;1;X5Y22/E200;X5Y22/E200/S804;1;X6Y22/S200;X6Y22/S200/E201;1;X6Y22/A4;X6Y22/A4/S200;1",
            "hdlname": "mr outputData",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:61.23-61.33"
          }
        },
        "currentMemVal[13]": {
          "hide_name": 0,
          "bits": [ 8262 ] ,
          "attributes": {
            "ROUTING": "X6Y22/B7;X6Y22/B7/E212;1;X4Y19/E210;X4Y19/E210/S212;1;X5Y19/S210;X5Y19/S210/E211;1;X5Y21/X04;X5Y21/X04/S212;1;X5Y21/C0;X5Y21/C0/X04;1;X5Y22/X06;X5Y22/X06/E211;1;X5Y22/C4;X5Y22/C4/X06;1;X4Y17/Q1;;1;X4Y17/S210;X4Y17/S210/Q1;1;X4Y19/S210;X4Y19/S210/S212;1;X4Y21/S210;X4Y21/S210/S212;1;X4Y22/E210;X4Y22/E210/S211;1;X6Y22/B5;X6Y22/B5/E212;1",
            "hdlname": "mr outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:61.23-61.33"
          }
        },
        "currentMemVal[14]": {
          "hide_name": 0,
          "bits": [ 8259 ] ,
          "attributes": {
            "ROUTING": "X6Y22/X07;X6Y22/X07/E241;1;X6Y22/A5;X6Y22/A5/X07;1;X5Y22/X03;X5Y22/X03/S242;1;X5Y22/B4;X5Y22/B4/X03;1;X5Y21/X05;X5Y21/X05/S241;1;X5Y21/B0;X5Y21/B0/X05;1;X5Y20/Q4;;1;X5Y20/S240;X5Y20/S240/Q4;1;X5Y22/E240;X5Y22/E240/S242;1;X6Y22/X03;X6Y22/X03/E241;1;X6Y22/A7;X6Y22/A7/X03;1",
            "hdlname": "mr outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:61.23-61.33"
          }
        },
        "hexVal[3].converter.hexChar_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 8256 ] ,
          "attributes": {
            "ROUTING": "X7Y22/D0;X7Y22/D0/E101;1;X7Y22/XD0;X7Y22/XD0/D0;1;X6Y22/F5;;1;X6Y22/E100;X6Y22/E100/F5;1;X7Y22/D5;X7Y22/D5/E101;1;X7Y22/XD5;X7Y22/XD5/D5;1"
          }
        },
        "hexVal[3].converter.hexChar_DFFS_Q_SET": {
          "hide_name": 0,
          "bits": [ 8254 ] ,
          "attributes": {
            "ROUTING": "X7Y22/LSR0;X7Y22/LSR0/E271;1;X6Y22/W130;X6Y22/W130/F0;1;X6Y22/E270;X6Y22/E270/W130;1;X7Y22/LSR2;X7Y22/LSR2/E271;1;X6Y22/F0;;1;X6Y22/X05;X6Y22/X05/F0;1;X6Y22/LSR1;X6Y22/LSR1/X05;1"
          }
        },
        "hexVal[3].converter.hexChar_DFFR_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 8253 ] ,
          "attributes": {
            "ROUTING": "X6Y22/W100;X6Y22/W100/F7;1;X6Y22/E230;X6Y22/E230/W100;1;X6Y22/C4;X6Y22/C4/E230;1;X6Y22/F7;;1;X6Y22/A3;X6Y22/A3/F7;1;X6Y22/XD3;X6Y22/XD3/A3;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexVal[4].hexChar[3]": {
          "hide_name": 0,
          "bits": [ 8250 ] ,
          "attributes": {
            "ROUTING": "X4Y22/Q3;;1;X4Y22/N230;X4Y22/N230/Q3;1;X4Y21/E230;X4Y21/E230/N231;1;X6Y21/B2;X6Y21/B2/E232;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "hdlname": "hexVal[4].converter hexChar"
          }
        },
        "hexVal[2].converter.hexChar_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8246 ] ,
          "attributes": {
            "ROUTING": "X4Y19/F0;;1;X4Y19/XD0;X4Y19/XD0/F0;1"
          }
        },
        "currentMemVal[8]": {
          "hide_name": 0,
          "bits": [ 8242 ] ,
          "attributes": {
            "ROUTING": "X4Y19/W100;X4Y19/W100/Q3;1;X4Y19/D1;X4Y19/D1/W100;1;X4Y19/S100;X4Y19/S100/Q3;1;X4Y19/B0;X4Y19/B0/S100;1;X4Y19/Q3;;1;X4Y19/X02;X4Y19/X02/Q3;1;X4Y19/D5;X4Y19/D5/X02;1",
            "hdlname": "mr outputData",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:61.23-61.33"
          }
        },
        "hexVal[2].converter.hexChar_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8239 ] ,
          "attributes": {
            "ROUTING": "X4Y19/F5;;1;X4Y19/S250;X4Y19/S250/F5;1;X4Y21/A2;X4Y21/A2/S252;1;X4Y21/XD2;X4Y21/XD2/A2;1"
          }
        },
        "hexVal[2].converter.hexChar_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 8237 ] ,
          "attributes": {
            "ROUTING": "X4Y19/F1;;1;X4Y19/XD1;X4Y19/XD1/F1;1"
          }
        },
        "currentMemVal[11]": {
          "hide_name": 0,
          "bits": [ 8233 ] ,
          "attributes": {
            "ROUTING": "X4Y19/A0;X4Y19/A0/X03;1;X4Y19/S240;X4Y19/S240/S242;1;X4Y20/X05;X4Y20/X05/S241;1;X4Y20/A5;X4Y20/A5/X05;1;X4Y19/X03;X4Y19/X03/S242;1;X4Y19/A1;X4Y19/A1/X03;1;X4Y17/Q4;;1;X4Y17/S240;X4Y17/S240/Q4;1;X4Y19/X07;X4Y19/X07/S242;1;X4Y19/A5;X4Y19/A5/X07;1",
            "hdlname": "mr outputData",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:61.23-61.33"
          }
        },
        "currentMemVal[9]": {
          "hide_name": 0,
          "bits": [ 8227 ] ,
          "attributes": {
            "ROUTING": "X4Y19/X01;X4Y19/X01/S222;1;X4Y19/C1;X4Y19/C1/X01;1;X4Y20/X01;X4Y20/X01/S221;1;X4Y20/B3;X4Y20/B3/X01;1;X4Y19/S220;X4Y19/S220/S222;1;X4Y20/X07;X4Y20/X07/S221;1;X4Y20/B1;X4Y20/B1/X07;1;X4Y16/Q1;;1;X4Y16/SN20;X4Y16/SN20/Q1;1;X4Y17/S220;X4Y17/S220/S121;1;X4Y19/C5;X4Y19/C5/S222;1",
            "hdlname": "mr outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:61.23-61.33"
          }
        },
        "currentMemVal[10]": {
          "hide_name": 0,
          "bits": [ 8224 ] ,
          "attributes": {
            "ROUTING": "X4Y19/X08;X4Y19/X08/S232;1;X4Y19/B5;X4Y19/B5/X08;1;X4Y19/B1;X4Y19/B1/S232;1;X4Y20/A1;X4Y20/A1/X02;1;X4Y16/Q0;;1;X4Y16/S130;X4Y16/S130/Q0;1;X4Y17/S230;X4Y17/S230/S131;1;X4Y19/S230;X4Y19/S230/S232;1;X4Y20/X02;X4Y20/X02/S231;1;X4Y20/A3;X4Y20/A3/X02;1",
            "hdlname": "mr outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:61.23-61.33"
          }
        },
        "hexVal[2].hexChar[3]": {
          "hide_name": 0,
          "bits": [ 8220 ] ,
          "attributes": {
            "ROUTING": "X5Y21/Q5;;1;X5Y21/EW10;X5Y21/EW10/Q5;1;X6Y21/A2;X6Y21/A2/E111;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "hdlname": "hexVal[2].converter hexChar"
          }
        },
        "hexVal[2].converter.hexChar_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 8219 ] ,
          "attributes": {
            "ROUTING": "X5Y21/D3;X5Y21/D3/S221;1;X5Y21/XD3;X5Y21/XD3/D3;1;X4Y20/F3;;1;X4Y20/EW20;X4Y20/EW20/F3;1;X5Y20/S220;X5Y20/S220/E121;1;X5Y21/C5;X5Y21/C5/S221;1;X5Y21/XD5;X5Y21/XD5/C5;1"
          }
        },
        "hexVal[2].converter.hexChar_DFFS_Q_SET": {
          "hide_name": 0,
          "bits": [ 8217 ] ,
          "attributes": {
            "ROUTING": "X5Y21/LSR1;X5Y21/LSR1/E211;1;X4Y20/X08;X4Y20/X08/F5;1;X4Y20/LSR0;X4Y20/LSR0/X08;1;X4Y20/F5;;1;X4Y20/SN10;X4Y20/SN10/F5;1;X4Y21/E210;X4Y21/E210/S111;1;X5Y21/LSR2;X5Y21/LSR2/E211;1"
          }
        },
        "hexVal[2].converter.hexChar_DFFR_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 8216 ] ,
          "attributes": {
            "ROUTING": "X4Y20/SN20;X4Y20/SN20/F1;1;X4Y19/C0;X4Y19/C0/N121;1;X4Y20/F1;;1;X4Y20/XD1;X4Y20/XD1/F1;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexVal[1].converter.hexChar_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8212 ] ,
          "attributes": {
            "ROUTING": "X6Y19/F3;;1;X6Y19/S230;X6Y19/S230/F3;1;X6Y21/A5;X6Y21/A5/S232;1;X6Y21/XD5;X6Y21/XD5/A5;1"
          }
        },
        "currentMemVal[4]": {
          "hide_name": 0,
          "bits": [ 8208 ] ,
          "attributes": {
            "ROUTING": "X6Y19/D6;X6Y19/D6/X07;1;X6Y19/X07;X6Y19/X07/S202;1;X6Y19/D5;X6Y19/D5/X07;1;X6Y16/Q3;;1;X6Y16/S100;X6Y16/S100/Q3;1;X6Y17/S200;X6Y17/S200/S101;1;X6Y19/X01;X6Y19/X01/S202;1;X6Y19/B3;X6Y19/B3/X01;1",
            "hdlname": "mr outputData",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:61.23-61.33"
          }
        },
        "hexVal[1].converter.hexChar_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8205 ] ,
          "attributes": {
            "ROUTING": "X6Y19/F5;;1;X6Y19/SN20;X6Y19/SN20/F5;1;X6Y20/S220;X6Y20/S220/S121;1;X6Y22/D1;X6Y22/D1/S222;1;X6Y22/XD1;X6Y22/XD1/D1;1"
          }
        },
        "hexVal[1].converter.hexChar_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 8203 ] ,
          "attributes": {
            "ROUTING": "X6Y19/F6;;1;X6Y19/SN10;X6Y19/SN10/F6;1;X6Y20/B2;X6Y20/B2/S111;1;X6Y20/XD2;X6Y20/XD2/B2;1"
          }
        },
        "currentMemVal[7]": {
          "hide_name": 0,
          "bits": [ 8199 ] ,
          "attributes": {
            "ROUTING": "X6Y19/X02;X6Y19/X02/S211;1;X6Y19/A3;X6Y19/A3/X02;1;X6Y19/A7;X6Y19/A7/S211;1;X6Y19/A5;X6Y19/A5/S211;1;X5Y16/Q5;;1;X5Y16/E100;X5Y16/E100/Q5;1;X6Y16/S200;X6Y16/S200/E101;1;X6Y18/S210;X6Y18/S210/S202;1;X6Y19/A6;X6Y19/A6/S211;1",
            "hdlname": "mr outputData",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:61.23-61.33"
          }
        },
        "currentMemVal[5]": {
          "hide_name": 0,
          "bits": [ 8193 ] ,
          "attributes": {
            "ROUTING": "X6Y19/C5;X6Y19/C5/E121;1;X6Y19/B2;X6Y19/B2/E131;1;X5Y19/EW20;X5Y19/EW20/Q0;1;X6Y19/C6;X6Y19/C6/E121;1;X5Y19/Q0;;1;X5Y19/E130;X5Y19/E130/Q0;1;X6Y19/B0;X6Y19/B0/E131;1",
            "hdlname": "mr outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:61.23-61.33"
          }
        },
        "currentMemVal[6]": {
          "hide_name": 0,
          "bits": [ 8190 ] ,
          "attributes": {
            "ROUTING": "X6Y19/B6;X6Y19/B6/S252;1;X6Y19/B5;X6Y19/B5/S252;1;X6Y19/A2;X6Y19/A2/S252;1;X6Y17/Q5;;1;X6Y17/S250;X6Y17/S250/Q5;1;X6Y19/A0;X6Y19/A0/S252;1",
            "hdlname": "mr outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:61.23-61.33"
          }
        },
        "hexVal[1].converter.hexChar_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 8187 ] ,
          "attributes": {
            "ROUTING": "X7Y19/C4;X7Y19/C4/E121;1;X7Y19/XD4;X7Y19/XD4/C4;1;X6Y19/F0;;1;X6Y19/EW20;X6Y19/EW20/F0;1;X7Y19/C5;X7Y19/C5/E121;1;X7Y19/XD5;X7Y19/XD5/C5;1"
          }
        },
        "hexVal[1].converter.hexChar_DFFS_Q_SET": {
          "hide_name": 0,
          "bits": [ 8185 ] ,
          "attributes": {
            "ROUTING": "X6Y19/E270;X6Y19/E270/F7;1;X7Y19/LSR2;X7Y19/LSR2/E271;1;X6Y19/F7;;1;X6Y19/X08;X6Y19/X08/F7;1;X6Y19/LSR1;X6Y19/LSR1/X08;1"
          }
        },
        "hexVal[1].converter.hexChar_DFFR_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 8184 ] ,
          "attributes": {
            "ROUTING": "X6Y19/W220;X6Y19/W220/F2;1;X6Y19/C3;X6Y19/C3/W220;1;X6Y19/F2;;1;X6Y19/XD2;X6Y19/XD2/F2;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_2_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8181 ] ,
          "attributes": {
            "ROUTING": "X4Y22/Q5;;1;X4Y22/E130;X4Y22/E130/Q5;1;X5Y22/N230;X5Y22/N230/E131;1;X5Y20/B1;X5Y20/B1/N232;1",
            "hdlname": "hexVal[4].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_2_D_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 8174 ] ,
          "attributes": {
            "ROUTING": "X5Y19/Q4;;1;X5Y19/SN10;X5Y19/SN10/Q4;1;X5Y20/E210;X5Y20/E210/S111;1;X5Y20/A1;X5Y20/A1/E210;1",
            "hdlname": "hexVal[0].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexVal[0].converter.hexChar_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8172 ] ,
          "attributes": {
            "ROUTING": "X5Y17/F7;;1;X5Y17/S270;X5Y17/S270/F7;1;X5Y19/B4;X5Y19/B4/S272;1;X5Y19/XD4;X5Y19/XD4/B4;1"
          }
        },
        "currentMemVal[0]": {
          "hide_name": 0,
          "bits": [ 8168 ] ,
          "attributes": {
            "ROUTING": "X5Y16/W130;X5Y16/W130/Q2;1;X5Y16/S270;X5Y16/S270/W130;1;X5Y17/B7;X5Y17/B7/S271;1;X5Y16/S220;X5Y16/S220/Q2;1;X5Y17/D3;X5Y17/D3/S221;1;X5Y16/Q2;;1;X5Y16/SN10;X5Y16/SN10/Q2;1;X5Y17/D5;X5Y17/D5/S111;1",
            "hdlname": "mr outputData",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:61.23-61.33"
          }
        },
        "hexVal[0].converter.hexChar_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8165 ] ,
          "attributes": {
            "ROUTING": "X5Y17/F3;;1;X5Y17/S230;X5Y17/S230/F3;1;X5Y19/B2;X5Y19/B2/S232;1;X5Y19/XD2;X5Y19/XD2/B2;1"
          }
        },
        "hexVal[0].converter.hexChar_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 8163 ] ,
          "attributes": {
            "ROUTING": "X5Y17/F5;;1;X5Y17/A1;X5Y17/A1/F5;1;X5Y17/XD1;X5Y17/XD1/A1;1"
          }
        },
        "currentMemVal[3]": {
          "hide_name": 0,
          "bits": [ 8159 ] ,
          "attributes": {
            "ROUTING": "X5Y17/A5;X5Y17/A5/S101;1;X5Y17/E200;X5Y17/E200/S101;1;X5Y17/A3;X5Y17/A3/E200;1;X5Y17/A7;X5Y17/A7/S101;1;X5Y16/Q4;;1;X5Y16/S100;X5Y16/S100/Q4;1;X5Y17/A6;X5Y17/A6/S101;1",
            "hdlname": "mr outputData",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:61.23-61.33"
          }
        },
        "currentMemVal[1]": {
          "hide_name": 0,
          "bits": [ 8153 ] ,
          "attributes": {
            "ROUTING": "X5Y16/S210;X5Y16/S210/Q1;1;X5Y17/B2;X5Y17/B2/S211;1;X5Y17/W220;X5Y17/W220/S121;1;X5Y17/C3;X5Y17/C3/W220;1;X5Y17/B4;X5Y17/B4/S121;1;X5Y16/Q1;;1;X5Y16/SN20;X5Y16/SN20/Q1;1;X5Y17/S220;X5Y17/S220/S121;1;X5Y17/C5;X5Y17/C5/S220;1",
            "hdlname": "mr outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:61.23-61.33"
          }
        },
        "currentMemVal[2]": {
          "hide_name": 0,
          "bits": [ 8150 ] ,
          "attributes": {
            "ROUTING": "X5Y16/S200;X5Y16/S200/Q0;1;X5Y17/X01;X5Y17/X01/S201;1;X5Y17/B3;X5Y17/B3/X01;1;X5Y17/B5;X5Y17/B5/S251;1;X5Y16/S250;X5Y16/S250/S130;1;X5Y17/X06;X5Y17/X06/S251;1;X5Y17/A4;X5Y17/A4/X06;1;X5Y16/Q0;;1;X5Y16/S130;X5Y16/S130/Q0;1;X5Y17/A2;X5Y17/A2/S131;1",
            "hdlname": "mr outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/memory_inc.v:61.23-61.33"
          }
        },
        "hexVal[0].hexChar[3]": {
          "hide_name": 0,
          "bits": [ 8146 ] ,
          "attributes": {
            "ROUTING": "X7Y19/Q0;;1;X7Y19/S130;X7Y19/S130/Q0;1;X7Y20/A0;X7Y20/A0/S131;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "hdlname": "hexVal[0].converter hexChar"
          }
        },
        "hexVal[0].converter.hexChar_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 8145 ] ,
          "attributes": {
            "ROUTING": "X7Y19/C1;X7Y19/C1/S242;1;X7Y19/XD1;X7Y19/XD1/C1;1;X5Y17/F4;;1;X5Y17/E240;X5Y17/E240/F4;1;X7Y17/S240;X7Y17/S240/E242;1;X7Y19/C0;X7Y19/C0/S242;1;X7Y19/XD0;X7Y19/XD0/C0;1"
          }
        },
        "hexVal[0].converter.hexChar_DFFS_Q_SET": {
          "hide_name": 0,
          "bits": [ 8143 ] ,
          "attributes": {
            "ROUTING": "X5Y17/E260;X5Y17/E260/F6;1;X7Y17/S260;X7Y17/S260/E262;1;X7Y19/X07;X7Y19/X07/S262;1;X7Y19/LSR0;X7Y19/LSR0/X07;1;X5Y17/F6;;1;X5Y17/X07;X5Y17/X07/F6;1;X5Y17/LSR1;X5Y17/LSR1/X07;1"
          }
        },
        "hexVal[0].converter.hexChar_DFFR_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 8142 ] ,
          "attributes": {
            "ROUTING": "X5Y17/X05;X5Y17/X05/F2;1;X5Y17/C7;X5Y17/C7/X05;1;X5Y17/F2;;1;X5Y17/XD2;X5Y17/XD2/F2;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 10702 ] ,
          "attributes": {
            "ROUTING": "X6Y9/W210;X6Y9/W210/VSS;1;X5Y9/CE2;X5Y9/CE2/W211;1;X6Y15/LSR0;X6Y15/LSR0/E271;1;X2Y21/S250;X2Y21/S250/VSS;1;X2Y21/B3;X2Y21/B3/S250;1;X2Y21/XD3;X2Y21/XD3/B3;1;X10Y27/BSRAMDI27B1;X12Y27/B1/E212;1;X10Y27/BSRAMDIA10B0;X11Y27/B0/E211;1;X5Y9/LSR0;X5Y9/LSR0/E272;1;X10Y28/S230;X10Y28/S230/VSS;1;X10Y28/C6;X10Y28/C6/S230;1;X6Y17/N270;X6Y17/N270/VSS;1;X6Y16/LSR0;X6Y16/LSR0/N271;1;X4Y9/C5;X4Y9/C5/W261;1;X11Y27/E240;X11Y27/E240/VSS;1;X11Y27/B6;X11Y27/B6/E240;1;X4Y9/A4;X4Y9/A4/S200;1;X4Y9/LSR2;X4Y9/LSR2/E271;1;X4Y9/A1;X4Y9/A1/N200;1;X10Y27/BSRAMBLKSELA2CE0;X12Y27/CE0/E212;1;X10Y27/D1;X10Y27/D1/S260;1;X10Y27/BSRAMDI17D3;X11Y27/D3/E221;1;X7Y28/W260;X7Y28/W260/VSS;1;X7Y28/D6;X7Y28/D6/W260;1;X6Y9/N270;X6Y9/N270/VSS;1;X6Y9/D6;X6Y9/D6/N270;1;X10Y27/BSRAMDIA12B1;X11Y27/B1/E211;1;X12Y27/W240;X12Y27/W240/VSS;1;X12Y27/B2;X12Y27/B2/W240;1;X10Y27/D2;X10Y27/D2/E260;1;X1Y22/C4;X1Y22/C4/E230;1;X1Y22/XD4;X1Y22/XD4/C4;1;X10Y27/BSRAMADA1C5;X11Y27/C5/E261;1;X5Y9/A3;X5Y9/A3/E200;1;X10Y27/B7;X10Y27/B7/N250;1;X11Y27/N260;X11Y27/N260/VSS;1;X11Y27/D4;X11Y27/D4/N260;1;X10Y27/D4;X10Y27/D4/W270;1;X4Y24/E270;X4Y24/E270/VSS;1;X5Y24/LSR1;X5Y24/LSR1/E271;1;X2Y21/D4;X2Y21/D4/W270;1;X2Y21/XD4;X2Y21/XD4/D4;1;X10Y27/D6;X10Y27/D6/N270;1;X10Y27/N270;X10Y27/N270/VSS;1;X10Y27/D7;X10Y27/D7/N270;1;X4Y9/BSRAMBLKSELB2CE1;X6Y9/CE1/E271;1;X10Y27/D3;X10Y27/D3/E260;1;X4Y9/BSRAMDIB14B6;X6Y9/B6/E231;1;X4Y9/BSRAMBLKSELA2CE0;X6Y9/CE0/E271;1;X4Y9/A0;X4Y9/A0/N200;1;X11Y27/D7;X11Y27/D7/W260;1;X4Y9/BSRAMADA5C1;X5Y9/C1/E261;1;X9Y23/E270;X9Y23/E270/VSS;1;X10Y23/LSR2;X10Y23/LSR2/E271;1;X5Y9/E230;X5Y9/E230/VSS;1;X6Y9/E240;X6Y9/E240/VSS;1;X6Y9/B7;X6Y9/B7/E240;1;X11Y27/B7;X11Y27/B7/E240;1;X11Y27/S250;X11Y27/S250/VSS;1;X11Y27/B2;X11Y27/B2/S250;1;X7Y28/S230;X7Y28/S230/VSS;1;X7Y28/C6;X7Y28/C6/S230;1;X4Y9/C0;X4Y9/C0/N220;1;X1Y22/E230;X1Y22/E230/VSS;1;X1Y22/C5;X1Y22/C5/E230;1;X1Y22/XD5;X1Y22/XD5/C5;1;X10Y27/W270;X10Y27/W270/VSS;1;X10Y27/D5;X10Y27/D5/W270;1;X5Y9/E270;X5Y9/E270/VSS;1;X2Y24/W230;X2Y24/W230/VSS;1;X2Y24/C1;X2Y24/C1/W230;1;X2Y24/XD1;X2Y24/XD1/C1;1;X10Y27/BSRAMDI18B4;X11Y27/B4/E211;1;X32Y28/S230;X32Y28/S230/VSS;1;X32Y28/C6;X32Y28/C6/S230;1;X12Y25/W210;X12Y25/W210/VSS;1;X11Y25/LSR2;X11Y25/LSR2/W211;1;X8Y25/N270;X8Y25/N270/VSS;1;X8Y24/LSR1;X8Y24/LSR1/N271;1;X10Y27/BSRAMDIA16B3;X11Y27/B3/E211;1;X10Y27/LSR0;X10Y27/LSR0/E271;1;X4Y9/CE2;X4Y9/CE2/E271;1;X10Y27/LSR1;X10Y27/LSR1/E271;1;X4Y9/E250;X4Y9/E250/VSS;1;X4Y9/BSRAMADB12A2;X5Y9/A2/E251;1;X10Y27/BSRAMDIB14B6;X12Y27/B6/E212;1;X10Y27/BSRAMDI33B7;X12Y27/B7/E212;1;X5Y15/E270;X5Y15/E270/VSS;1;X10Y23/W210;X10Y23/W210/VSS;1;X9Y23/LSR1;X9Y23/LSR1/W211;1;X5Y9/E200;X5Y9/E200/VSS;1;X4Y9/BSRAMDI35D7;X6Y9/D7/E201;1;X5Y9/W260;X5Y9/W260/VSS;1;X4Y9/C4;X4Y9/C4/W261;1;X10Y27/S260;X10Y27/S260/VSS;1;X10Y27/D0;X10Y27/D0/S260;1;X10Y27/BSRAMAD2C6;X11Y27/C6/E261;1;X5Y9/N200;X5Y9/N200/VSS;1;X5Y9/A1;X5Y9/A1/N200;1;X3Y9/E270;X3Y9/E270/VSS;1;X4Y9/LSR0;X4Y9/LSR0/E271;1;X11Y27/W260;X11Y27/W260/VSS;1;X11Y27/D6;X11Y27/D6/W260;1;X10Y27/BSRAMDIA11D0;X11Y27/D0/E221;1;X10Y27/BSRAMDI20B5;X11Y27/B5/E211;1;X10Y27/BSRAMDIB8B0;X12Y27/B0/E212;1;X10Y27/LSR2;X10Y27/LSR2/E271;1;X4Y9/N200;X4Y9/N200/VSS;1;X9Y27/E270;X9Y27/E270/VSS;1;X10Y27/CE2;X10Y27/CE2/E271;1;X12Y27/W260;X12Y27/W260/VSS;1;X12Y27/D6;X12Y27/D6/W260;1;X4Y9/N220;X4Y9/N220/VSS;1;X4Y9/C1;X4Y9/C1/N220;1;X4Y9/BSRAMAD13C3;X5Y9/C3/E261;1;X10Y27/BSRAMDI29B3;X12Y27/B3/E212;1;X32Y28/N270;X32Y28/N270/VSS;1;X32Y28/D6;X32Y28/D6/N270;1;X4Y9/BSRAMADA12C2;X5Y9/C2/E261;1;X10Y27/BSRAMDIA15D2;X11Y27/D2/E221;1;X4Y9/E260;X4Y9/E260/VSS;1;X4Y9/BSRAMADA4C0;X5Y9/C0/E261;1;X10Y27/BSRAMDIB17D7;X12Y27/D7/E222;1;X10Y27/E220;X10Y27/E220/VSS;1;X10Y27/BSRAMDIA13D1;X11Y27/D1/E221;1;X2Y21/W270;X2Y21/W270/VSS;1;X2Y21/D5;X2Y21/D5/W270;1;X2Y21/XD5;X2Y21/XD5/D5;1;X10Y23/LSR1;X10Y23/LSR1/E271;1;X2Y21/E270;X2Y21/E270/VSS;1;X2Y21/D1;X2Y21/D1/E270;1;X2Y21/XD1;X2Y21/XD1/D1;1;X10Y27/BSRAMDIB3D5;X11Y27/D5/E221;1;X4Y9/BSRAMBLKSELB1LSR2;X5Y9/LSR2/E272;1;X10Y27/N250;X10Y27/N250/VSS;1;X10Y27/B6;X10Y27/B6/N250;1;X10Y27/E260;X10Y27/E260/VSS;1;X10Y27/BSRAMAD0C4;X11Y27/C4/E261;1;X10Y27/E210;X10Y27/E210/VSS;1;X10Y27/BSRAMDIB13B5;X12Y27/B5/E212;1;X4Y9/S200;X4Y9/S200/VSS;1;X4Y9/A5;X4Y9/A5/S200;1;X10Y28/W260;X10Y28/W260/VSS;1;X10Y28/D6;X10Y28/D6/W260;1;X0Y0/VSS;;1;X12Y27/E250;X12Y27/E250/VSS;1;X12Y27/B4;X12Y27/B4/E250;1"
          }
        },
        "fc.queue[2]": {
          "hide_name": 0,
          "bits": [ 8039 ] ,
          "attributes": {
            "ROUTING": "X8Y17/E130;X8Y17/E130/Q3;1;X9Y17/B2;X9Y17/B2/E131;1;X8Y17/Q3;;1;X8Y17/X02;X8Y17/X02/Q3;1;X8Y17/A3;X8Y17/A3/X02;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:27.21-27.26",
            "hdlname": "fc queue"
          }
        },
        "fc.queue_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 8038 ] ,
          "attributes": {
            "ROUTING": "X8Y17/F3;;1;X8Y17/XD3;X8Y17/XD3/F3;1"
          }
        },
        "fc.queue[3]": {
          "hide_name": 0,
          "bits": [ 8034 ] ,
          "attributes": {
            "ROUTING": "X9Y17/N240;X9Y17/N240/Q4;1;X9Y16/X03;X9Y16/X03/N241;1;X9Y16/A7;X9Y16/A7/X03;1;X9Y17/Q4;;1;X9Y17/X03;X9Y17/X03/Q4;1;X9Y17/B4;X9Y17/B4/X03;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "fc queue"
          }
        },
        "fc.queue_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 8032 ] ,
          "attributes": {
            "ROUTING": "X9Y17/F4;;1;X9Y17/XD4;X9Y17/XD4/F4;1"
          }
        },
        "fc.queue[4]": {
          "hide_name": 0,
          "bits": [ 8029 ] ,
          "attributes": {
            "ROUTING": "X8Y17/X03;X8Y17/X03/Q4;1;X8Y17/A1;X8Y17/A1/X03;1;X9Y17/E200;X9Y17/E200/E101;1;X9Y17/A3;X9Y17/A3/E200;1;X8Y17/Q4;;1;X8Y17/E100;X8Y17/E100/Q4;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:27.21-27.26",
            "hdlname": "fc queue"
          }
        },
        "fc.queue_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 8028 ] ,
          "attributes": {
            "ROUTING": "X8Y17/F1;;1;X8Y17/B4;X8Y17/B4/F1;1;X8Y17/XD4;X8Y17/XD4/B4;1"
          }
        },
        "fc.queue_DFFE_Q_8_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8026 ] ,
          "attributes": {
            "ROUTING": "X9Y17/E270;X9Y17/E270/F7;1;X10Y17/X08;X10Y17/X08/E271;1;X10Y17/B5;X10Y17/B5/X08;1;X9Y17/D4;X9Y17/D4/W270;1;X9Y17/F7;;1;X9Y17/W270;X9Y17/W270/F7;1;X8Y17/X04;X8Y17/X04/W271;1;X8Y17/B1;X8Y17/B1/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "fc.queue[5]": {
          "hide_name": 0,
          "bits": [ 8024 ] ,
          "attributes": {
            "ROUTING": "X10Y17/W220;X10Y17/W220/Q2;1;X9Y17/X05;X9Y17/X05/W221;1;X9Y17/A2;X9Y17/A2/X05;1;X10Y17/Q2;;1;X10Y17/E100;X10Y17/E100/Q2;1;X10Y17/A5;X10Y17/A5/E100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:27.21-27.26",
            "hdlname": "fc queue"
          }
        },
        "fc.queue_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 8023 ] ,
          "attributes": {
            "ROUTING": "X10Y17/F5;;1;X10Y17/A2;X10Y17/A2/F5;1;X10Y17/XD2;X10Y17/XD2/A2;1"
          }
        },
        "fc.queue[6]": {
          "hide_name": 0,
          "bits": [ 8019 ] ,
          "attributes": {
            "ROUTING": "X10Y17/W130;X10Y17/W130/Q3;1;X10Y17/B6;X10Y17/B6/W130;1;X10Y17/Q3;;1;X10Y17/N130;X10Y17/N130/Q3;1;X10Y16/B3;X10Y16/B3/N131;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:27.21-27.26",
            "hdlname": "fc queue"
          }
        },
        "fc.queue_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 8018 ] ,
          "attributes": {
            "ROUTING": "X10Y17/F6;;1;X10Y17/C3;X10Y17/C3/F6;1;X10Y17/XD3;X10Y17/XD3/C3;1"
          }
        },
        "fc.queue[7]": {
          "hide_name": 0,
          "bits": [ 8015 ] ,
          "attributes": {
            "ROUTING": "X9Y15/SN10;X9Y15/SN10/Q0;1;X9Y16/B3;X9Y16/B3/S111;1;X9Y15/Q0;;1;X9Y15/X01;X9Y15/X01/Q0;1;X9Y15/A0;X9Y15/A0/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:27.21-27.26",
            "hdlname": "fc queue"
          }
        },
        "fc.queue_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 8014 ] ,
          "attributes": {
            "ROUTING": "X9Y15/F0;;1;X9Y15/XD0;X9Y15/XD0/F0;1"
          }
        },
        "fc.queue_DFFE_Q_5_D_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 8012 ] ,
          "attributes": {
            "ROUTING": "X8Y17/E200;X8Y17/E200/S101;1;X10Y17/X05;X10Y17/X05/E202;1;X10Y17/C5;X10Y17/C5/X05;1;X8Y17/C3;X8Y17/C3/S101;1;X8Y16/C3;X8Y16/C3/X04;1;X8Y16/S100;X8Y16/S100/F7;1;X8Y17/C0;X8Y17/C0/S101;1;X8Y16/X04;X8Y16/X04/F7;1;X8Y16/D4;X8Y16/D4/X04;1;X8Y16/F7;;1;X8Y16/E100;X8Y16/E100/F7;1;X9Y16/S240;X9Y16/S240/E101;1;X9Y17/C0;X9Y17/C0/S241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "fc.queue_DFFE_Q_5_D_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 8010 ] ,
          "attributes": {
            "ROUTING": "X9Y17/N210;X9Y17/N210/W111;1;X9Y15/B0;X9Y15/B0/N212;1;X10Y17/S130;X10Y17/S130/F7;1;X10Y17/D6;X10Y17/D6/S130;1;X10Y17/F7;;1;X10Y17/EW10;X10Y17/EW10/F7;1;X9Y17/B0;X9Y17/B0/W111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "fc.queue[8]": {
          "hide_name": 0,
          "bits": [ 8008 ] ,
          "attributes": {
            "ROUTING": "X9Y17/W130;X9Y17/W130/Q0;1;X9Y17/B6;X9Y17/B6/W130;1;X9Y17/Q0;;1;X9Y17/N200;X9Y17/N200/Q0;1;X9Y17/A0;X9Y17/A0/N200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "fc queue"
          }
        },
        "fc.queue_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8006 ] ,
          "attributes": {
            "ROUTING": "X9Y17/F0;;1;X9Y17/XD0;X9Y17/XD0/F0;1"
          }
        },
        "fc.queue[9]": {
          "hide_name": 0,
          "bits": [ 8003 ] ,
          "attributes": {
            "ROUTING": "X10Y16/A3;X10Y16/A3/X05;1;X10Y16/Q2;;1;X10Y16/X05;X10Y16/X05/Q2;1;X10Y16/B0;X10Y16/B0/X05;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:27.21-27.26",
            "hdlname": "fc queue"
          }
        },
        "fc.queue_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8002 ] ,
          "attributes": {
            "ROUTING": "X10Y16/F0;;1;X10Y16/D2;X10Y16/D2/F0;1;X10Y16/XD2;X10Y16/XD2/D2;1"
          }
        },
        "m1.requestingMemory_LUT4_I0_2_F[1]": {
          "hide_name": 0,
          "bits": [ 8000 ] ,
          "attributes": {
            "ROUTING": "X10Y16/E270;X10Y16/E270/F7;1;X10Y16/D0;X10Y16/D0/E270;1;X8Y17/W250;X8Y17/W250/W242;1;X8Y17/B0;X8Y17/B0/W250;1;X10Y16/F7;;1;X10Y16/S100;X10Y16/S100/F7;1;X10Y17/W240;X10Y17/W240/S101;1;X8Y17/C2;X8Y17/C2/W242;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "fc.queue[0]": {
          "hide_name": 0,
          "bits": [ 7996 ] ,
          "attributes": {
            "ROUTING": "X10Y16/W240;X10Y16/W240/N130;1;X9Y16/C7;X9Y16/C7/W241;1;X10Y16/Q5;;1;X10Y16/N130;X10Y16/N130/Q5;1;X10Y16/C6;X10Y16/C6/N130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "fc queue"
          }
        },
        "fc.queue_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 7994 ] ,
          "attributes": {
            "ROUTING": "X10Y16/F6;;1;X10Y16/C5;X10Y16/C5/F6;1;X10Y16/XD5;X10Y16/XD5/C5;1"
          }
        },
        "fc.queue_DFFE_Q_9_D_LUT3_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 7992 ] ,
          "attributes": {
            "ROUTING": "X9Y17/C1;X9Y17/C1/W230;1;X9Y16/S130;X9Y16/S130/F6;1;X9Y17/W230;X9Y17/W230/S131;1;X8Y17/B3;X8Y17/B3/W231;1;X9Y16/F6;;1;X9Y16/E260;X9Y16/E260/F6;1;X10Y16/X07;X10Y16/X07/E261;1;X10Y16/D6;X10Y16/D6/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "fc.queue[1]": {
          "hide_name": 0,
          "bits": [ 7990 ] ,
          "attributes": {
            "ROUTING": "X9Y17/X02;X9Y17/X02/Q1;1;X9Y17/A1;X9Y17/A1/X02;1;X9Y17/Q1;;1;X9Y17/S130;X9Y17/S130/Q1;1;X9Y17/B3;X9Y17/B3/S130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:27.21-27.26",
            "hdlname": "fc queue"
          }
        },
        "fc.queue_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 7989 ] ,
          "attributes": {
            "ROUTING": "X9Y17/F1;;1;X9Y17/XD1;X9Y17/XD1/F1;1"
          }
        },
        "fc.queue[10]": {
          "hide_name": 0,
          "bits": [ 7987 ] ,
          "attributes": {
            "ROUTING": "X8Y17/EW20;X8Y17/EW20/Q2;1;X9Y17/N260;X9Y17/N260/E121;1;X9Y16/X05;X9Y16/X05/N261;1;X9Y16/A3;X9Y16/A3/X05;1;X8Y17/N130;X8Y17/N130/Q2;1;X8Y17/A2;X8Y17/A2/N130;1;X8Y17/Q2;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "fc queue"
          }
        },
        "fc.queue_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7985 ] ,
          "attributes": {
            "ROUTING": "X8Y17/F2;;1;X8Y17/XD2;X8Y17/XD2/F2;1"
          }
        },
        "fc.queue[11]": {
          "hide_name": 0,
          "bits": [ 7983 ] ,
          "attributes": {
            "ROUTING": "X8Y17/N100;X8Y17/N100/Q5;1;X8Y17/A0;X8Y17/A0/N100;1;X8Y17/Q5;;1;X8Y17/EW10;X8Y17/EW10/Q5;1;X9Y17/A6;X9Y17/A6/E111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "fc queue"
          }
        },
        "fc.queue_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 7981 ] ,
          "attributes": {
            "ROUTING": "X8Y17/F0;;1;X8Y17/D5;X8Y17/D5/F0;1;X8Y17/XD5;X8Y17/XD5/D5;1"
          }
        },
        "fc.queueNextIndex_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7977 ] ,
          "attributes": {
            "ROUTING": "X7Y17/F3;;1;X7Y17/B2;X7Y17/B2/F3;1;X7Y17/XD2;X7Y17/XD2/B2;1"
          }
        },
        "fc.queueNextIndex_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 7975 ] ,
          "attributes": {
            "ROUTING": "X9Y17/F5;;1;X9Y17/XD5;X9Y17/XD5/F5;1"
          }
        },
        "fc.queueNextIndex[0]": {
          "hide_name": 0,
          "bits": [ 7972 ] ,
          "attributes": {
            "ROUTING": "X10Y16/E240;X10Y16/E240/E242;1;X10Y16/B7;X10Y16/B7/E240;1;X9Y16/D4;X9Y16/D4/X07;1;X7Y17/EW10;X7Y17/EW10/Q2;1;X8Y17/E250;X8Y17/E250/E111;1;X9Y17/X08;X9Y17/X08/E251;1;X9Y17/B5;X9Y17/B5/X08;1;X8Y17/N240;X8Y17/N240/E101;1;X8Y16/E240;X8Y16/E240/N241;1;X9Y16/X07;X9Y16/X07/E241;1;X9Y16/B6;X9Y16/B6/X07;1;X9Y17/X07;X9Y17/X07/E241;1;X9Y17/B7;X9Y17/B7/X07;1;X7Y17/E100;X7Y17/E100/Q2;1;X8Y17/E240;X8Y17/E240/E101;1;X10Y17/E240;X10Y17/E240/E242;1;X10Y17/B7;X10Y17/B7/E240;1;X7Y17/Q2;;1;X7Y17/X05;X7Y17/X05/Q2;1;X7Y17/A3;X7Y17/A3/X05;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:29.15-29.29",
            "hdlname": "fc queueNextIndex"
          }
        },
        "fc.queueNextIndex[1]": {
          "hide_name": 0,
          "bits": [ 7971 ] ,
          "attributes": {
            "ROUTING": "X9Y17/A5;X9Y17/A5/Q5;1;X10Y17/N210;X10Y17/N210/E111;1;X10Y16/A7;X10Y16/A7/N211;1;X9Y17/E130;X9Y17/E130/Q5;1;X9Y17/A7;X9Y17/A7/E130;1;X9Y17/EW10;X9Y17/EW10/Q5;1;X10Y17/A7;X10Y17/A7/E111;1;X9Y16/B4;X9Y16/B4/N101;1;X9Y17/Q5;;1;X9Y17/N100;X9Y17/N100/Q5;1;X9Y16/W200;X9Y16/W200/N101;1;X9Y16/A6;X9Y16/A6/W200;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:29.15-29.29",
            "hdlname": "fc queueNextIndex"
          }
        },
        "fc.queueCurrIndex_DFFE_Q_CE[1]": {
          "hide_name": 0,
          "bits": [ 7970 ] ,
          "attributes": {
            "ROUTING": "X9Y16/F4;;1;X9Y16/N240;X9Y16/N240/F4;1;X9Y16/B5;X9Y16/B5/N240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "fc.queueCurrIndex[0]": {
          "hide_name": 0,
          "bits": [ 7966 ] ,
          "attributes": {
            "ROUTING": "X9Y16/C4;X9Y16/C4/W101;1;X9Y16/N210;X9Y16/N210/W211;1;X9Y15/X08;X9Y15/X08/N211;1;X9Y15/B5;X9Y15/B5/X08;1;X9Y17/C2;X9Y17/C2/X01;1;X10Y16/W210;X10Y16/W210/Q1;1;X9Y16/B7;X9Y16/B7/W211;1;X10Y16/E130;X10Y16/E130/Q1;1;X10Y16/C3;X10Y16/C3/E130;1;X10Y16/E210;X10Y16/E210/Q1;1;X10Y16/A1;X10Y16/A1/E210;1;X9Y17/X01;X9Y17/X01/S201;1;X9Y17/C3;X9Y17/C3/X01;1;X9Y16/S200;X9Y16/S200/W101;1;X9Y17/C6;X9Y17/C6/S201;1;X10Y16/Q1;;1;X10Y16/W100;X10Y16/W100/Q1;1;X9Y16/C3;X9Y16/C3/W101;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:30.15-30.29",
            "hdlname": "fc queueCurrIndex"
          }
        },
        "fc.queueCurrIndex_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7965 ] ,
          "attributes": {
            "ROUTING": "X10Y16/F1;;1;X10Y16/XD1;X10Y16/XD1/F1;1"
          }
        },
        "fc.queueCurrIndex[1]": {
          "hide_name": 0,
          "bits": [ 7961 ] ,
          "attributes": {
            "ROUTING": "X9Y16/A2;X9Y16/A2/X02;1;X9Y16/A0;X9Y16/A0/X02;1;X9Y16/A4;X9Y16/A4/S231;1;X9Y15/E100;X9Y15/E100/Q3;1;X9Y15/A5;X9Y15/A5/E100;1;X9Y15/Q3;;1;X9Y15/S230;X9Y15/S230/Q3;1;X9Y16/X02;X9Y16/X02/S231;1;X9Y16/A1;X9Y16/A1/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "fc queueCurrIndex"
          }
        },
        "fc.queueCurrIndex_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 7959 ] ,
          "attributes": {
            "ROUTING": "X9Y15/F5;;1;X9Y15/A3;X9Y15/A3/F5;1;X9Y15/XD3;X9Y15/XD3/A3;1"
          }
        },
        "fc.queueCurrIndex_DFFE_Q_CE[2]": {
          "hide_name": 0,
          "bits": [ 7958 ] ,
          "attributes": {
            "ROUTING": "X9Y16/X06;X9Y16/X06/S271;1;X9Y16/C5;X9Y16/C5/X06;1;X9Y16/LSR0;X9Y16/LSR0/S271;1;X8Y15/E210;X8Y15/E210/F1;1;X9Y15/CE1;X9Y15/CE1/E211;1;X9Y16/E270;X9Y16/E270/S271;1;X10Y16/CE0;X10Y16/CE0/E271;1;X8Y15/F1;;1;X8Y15/E130;X8Y15/E130/F1;1;X9Y15/S270;X9Y15/S270/E131;1;X9Y16/LSR1;X9Y16/LSR1/S271;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m2.requestingMemory_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 7956 ] ,
          "attributes": {
            "ROUTING": "X8Y15/A1;X8Y15/A1/X03;1;X8Y15/F4;;1;X8Y15/X03;X8Y15/X03/F4;1;X8Y15/A7;X8Y15/A7/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "grantedAccess[0]": {
          "hide_name": 0,
          "bits": [ 7919 ] ,
          "attributes": {
            "ROUTING": "X8Y15/X04;X8Y15/X04/N271;1;X8Y15/C0;X8Y15/C0/X04;1;X4Y11/A4;X4Y11/A4/S212;1;X9Y15/W270;X9Y15/W270/N131;1;X7Y15/W820;X7Y15/W820/W272;1;X0Y15/N240;X0Y15/N240/E828;1;X0Y14/E240;X0Y14/E240/N241;1;X2Y14/X03;X2Y14/X03/E242;1;X2Y14/A0;X2Y14/A0/X03;1;X3Y10/S240;X3Y10/S240/E828;1;X3Y12/X05;X3Y12/X05/S242;1;X3Y12/A4;X3Y12/A4/X05;1;X2Y11/A4;X2Y11/A4/N212;1;X5Y10/W260;X5Y10/W260/N261;1;X4Y10/X07;X4Y10/X07/W261;1;X4Y10/A5;X4Y10/A5/X07;1;X10Y21/LSR0;X10Y21/LSR0/S271;1;X10Y20/E270;X10Y20/E270/S272;1;X11Y20/LSR1;X11Y20/LSR1/E271;1;X5Y15/N220;X5Y15/N220/W814;1;X5Y13/N810;X5Y13/N810/N222;1;X5Y9/W210;X5Y9/W210/N814;1;X4Y9/S210;X4Y9/S210/W211;1;X4Y10/A7;X4Y10/A7/S211;1;X9Y16/EW20;X9Y16/EW20/Q1;1;X8Y16/N220;X8Y16/N220/W121;1;X8Y15/D2;X8Y15/D2/N221;1;X4Y10/A0;X4Y10/A0/E271;1;X3Y10/A7;X3Y10/A7/E251;1;X11Y21/LSR1;X11Y21/LSR1/X06;1;X11Y21/S250;X11Y21/S250/E252;1;X11Y22/X06;X11Y22/X06/S251;1;X11Y22/LSR2;X11Y22/LSR2/X06;1;X11Y19/LSR2;X11Y19/LSR2/X06;1;X4Y15/A0;X4Y15/A0/N271;1;X4Y10/A4;X4Y10/A4/E271;1;X2Y10/E250;X2Y10/E250/N251;1;X3Y10/A2;X3Y10/A2/E251;1;X10Y21/X08;X10Y21/X08/S212;1;X10Y21/LSR1;X10Y21/LSR1/X08;1;X4Y10/A2;X4Y10/A2/E271;1;X11Y20/LSR0;X11Y20/LSR0/X08;1;X4Y16/N270;X4Y16/N270/W272;1;X4Y14/N820;X4Y14/N820/N272;1;X4Y10/W820;X4Y10/W820/N824;1;X3Y10/E270;X3Y10/E270/E828;1;X4Y10/A3;X4Y10/A3/E271;1;X2Y11/N250;X2Y11/N250/E251;1;X2Y10/A2;X2Y10/A2/N251;1;X4Y10/W270;X4Y10/W270/N824;1;X3Y10/A3;X3Y10/A3/W271;1;X9Y21/E250;X9Y21/E250/S252;1;X10Y19/LSR0;X10Y19/LSR0/X08;1;X9Y16/W130;X9Y16/W130/Q1;1;X8Y16/W270;X8Y16/W270/W131;1;X6Y16/W270;X6Y16/W270/W272;1;X4Y16/A4;X4Y16/A4/W272;1;X9Y21/S250;X9Y21/S250/S252;1;X9Y22/X06;X9Y22/X06/S251;1;X9Y22/LSR1;X9Y22/LSR1/X06;1;X11Y19/X06;X11Y19/X06/S212;1;X11Y19/LSR0;X11Y19/LSR0/X06;1;X10Y19/LSR2;X10Y19/LSR2/X08;1;X5Y10/A0;X5Y10/A0/N251;1;X9Y20/E250;X9Y20/E250/S251;1;X11Y20/X08;X11Y20/X08/E252;1;X11Y20/LSR2;X11Y20/LSR2/X08;1;X10Y18/S270;X10Y18/S270/S262;1;X10Y20/S270;X10Y20/S270/S272;1;X10Y22/LSR0;X10Y22/LSR0/S272;1;X5Y11/N250;X5Y11/N250/W834;1;X4Y10/A1;X4Y10/A1/E271;1;X3Y10/A1;X3Y10/A1/X02;1;X9Y21/LSR2;X9Y21/LSR2/X08;1;X5Y15/S210;X5Y15/S210/W814;1;X5Y15/A6;X5Y15/A6/S210;1;X2Y10/E210;X2Y10/E210/N211;1;X3Y10/X02;X3Y10/X02/E211;1;X3Y10/A0;X3Y10/A0/X02;1;X11Y17/LSR1;X11Y17/LSR1/E212;1;X2Y13/A6;X2Y13/A6/N212;1;X2Y11/N210;X2Y11/N210/N212;1;X2Y10/A7;X2Y10/A7/N211;1;X2Y11/A0;X2Y11/A0/E251;1;X11Y17/LSR2;X11Y17/LSR2/E212;1;X4Y11/A5;X4Y11/A5/E251;1;X10Y16/S260;X10Y16/S260/E121;1;X2Y14/E210;X2Y14/E210/N211;1;X3Y14/S210;X3Y14/S210/E211;1;X3Y14/A6;X3Y14/A6/S210;1;X2Y12/E210;X2Y12/E210/N211;1;X3Y12/S210;X3Y12/S210/E211;1;X3Y12/A6;X3Y12/A6/S210;1;X9Y17/S250;X9Y17/S250/S111;1;X9Y19/S250;X9Y19/S250/S252;1;X9Y21/X08;X9Y21/X08/S252;1;X9Y21/LSR1;X9Y21/LSR1/X08;1;X4Y11/A6;X4Y11/A6/E251;1;X10Y19/X08;X10Y19/X08/S212;1;X10Y19/LSR1;X10Y19/LSR1/X08;1;X10Y17/S210;X10Y17/S210/E211;1;X10Y19/S210;X10Y19/S210/S212;1;X10Y20/A6;X10Y20/A6/S211;1;X2Y11/E210;X2Y11/E210/N212;1;X3Y11/X06;X3Y11/X06/E211;1;X3Y11/A5;X3Y11/A5/X06;1;X8Y15/B5;X8Y15/B5/N271;1;X8Y16/N270;X8Y16/N270/W131;1;X9Y21/LSR0;X9Y21/LSR0/X08;1;X5Y11/A5;X5Y11/A5/E252;1;X5Y11/N260;X5Y11/N260/W834;1;X5Y10/X03;X5Y10/X03/N261;1;X5Y10/A7;X5Y10/A7/X03;1;X9Y15/W810;X9Y15/W810/N111;1;X1Y15/W810;X1Y15/W810/W818;1;X2Y15/N210;X2Y15/N210/E814;1;X2Y13/N210;X2Y13/N210/N212;1;X2Y11/X02;X2Y11/X02/N212;1;X2Y11/A3;X2Y11/A3/X02;1;X9Y16/SN10;X9Y16/SN10/Q1;1;X9Y17/E210;X9Y17/E210/S111;1;X11Y17/S210;X11Y17/S210/E212;1;X11Y19/S210;X11Y19/S210/S212;1;X11Y21/X06;X11Y21/X06/S212;1;X11Y21/LSR2;X11Y21/LSR2/X06;1;X9Y16/Q1;;1;X9Y16/N130;X9Y16/N130/Q1;1;X9Y15/N830;X9Y15/N830/N131;1;X9Y11/W830;X9Y11/W830/N834;1;X1Y11/E250;X1Y11/E250/W838;1;X3Y11/E250;X3Y11/E250/E252;1;X4Y11/A0;X4Y11/A0/E251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "mr grantedAccess"
          }
        },
        "req1": {
          "hide_name": 0,
          "bits": [ 7918 ] ,
          "attributes": {
            "ROUTING": "X9Y19/N210;X9Y19/N210/N111;1;X9Y17/A4;X9Y17/A4/N212;1;X10Y16/X02;X10Y16/X02/S211;1;X10Y16/A0;X10Y16/A0/X02;1;X8Y16/B7;X8Y16/B7/X07;1;X10Y17/A6;X10Y17/A6/S212;1;X8Y15/S220;X8Y15/S220/W221;1;X8Y16/X07;X8Y16/X07/S221;1;X8Y16/B6;X8Y16/B6/X07;1;X9Y15/E210;X9Y15/E210/N814;1;X10Y15/S210;X10Y15/S210/E211;1;X10Y16/A6;X10Y16/A6/S211;1;X8Y15/A5;X8Y15/A5/X05;1;X9Y20/Q1;;1;X9Y20/SN10;X9Y20/SN10/Q1;1;X9Y19/N810;X9Y19/N810/N111;1;X9Y15/W220;X9Y15/W220/N814;1;X8Y15/X05;X8Y15/X05/W221;1;X8Y15/A2;X8Y15/A2/X05;1",
            "hdlname": "mr requestingMemory",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:46.10-46.14",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "fc.currentlyInQueue[0]": {
          "hide_name": 0,
          "bits": [ 7911 ] ,
          "attributes": {
            "ROUTING": "X8Y16/D6;X8Y16/D6/S111;1;X10Y16/X04;X10Y16/X04/E252;1;X10Y16/C0;X10Y16/C0/X04;1;X8Y15/X06;X8Y15/X06/Q3;1;X8Y15/C5;X8Y15/C5/X06;1;X8Y16/E250;X8Y16/E250/S111;1;X10Y16/S250;X10Y16/S250/E252;1;X10Y17/X06;X10Y17/X06/S251;1;X10Y17/C6;X10Y17/C6/X06;1;X8Y15/SN10;X8Y15/SN10/Q3;1;X8Y16/D7;X8Y16/D7/S111;1;X8Y16/E230;X8Y16/E230/S231;1;X10Y16/B6;X10Y16/B6/E232;1;X8Y15/Q3;;1;X8Y15/S230;X8Y15/S230/Q3;1;X8Y17/E230;X8Y17/E230/S232;1;X9Y17/X06;X9Y17/X06/E231;1;X9Y17/C4;X9Y17/C4/X06;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "fc currentlyInQueue"
          }
        },
        "fc.currentlyInQueue_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7909 ] ,
          "attributes": {
            "ROUTING": "X8Y15/F5;;1;X8Y15/A3;X8Y15/A3/F5;1;X8Y15/XD3;X8Y15/XD3/A3;1"
          }
        },
        "m2.requestingMemory_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 7907 ] ,
          "attributes": {
            "ROUTING": "X8Y17/CE1;X8Y17/CE1/X08;1;X8Y16/N100;X8Y16/N100/F3;1;X8Y15/B7;X8Y15/B7/N101;1;X10Y17/CE1;X10Y17/CE1/S211;1;X9Y16/E210;X9Y16/E210/E111;1;X10Y16/S210;X10Y16/S210/E211;1;X7Y16/S210;X7Y16/S210/W111;1;X7Y17/CE1;X7Y17/CE1/S211;1;X8Y15/E270;X8Y15/E270/N131;1;X9Y15/CE0;X9Y15/CE0/E271;1;X9Y16/S210;X9Y16/S210/E111;1;X10Y16/CE2;X10Y16/CE2/X08;1;X9Y17/CE0;X9Y17/CE0/S211;1;X8Y16/EW10;X8Y16/EW10/F3;1;X9Y16/E250;X9Y16/E250/E111;1;X10Y16/X08;X10Y16/X08/E251;1;X10Y16/CE1;X10Y16/CE1/X08;1;X8Y16/S230;X8Y16/S230/F3;1;X8Y17/X08;X8Y17/X08/S231;1;X8Y17/CE2;X8Y17/CE2/X08;1;X8Y15/B1;X8Y15/B1/N131;1;X8Y16/W130;X8Y16/W130/F3;1;X9Y17/CE2;X9Y17/CE2/S211;1;X8Y16/D2;X8Y16/D2/W130;1;X8Y16/F3;;1;X8Y16/N130;X8Y16/N130/F3;1;X8Y15/D5;X8Y15/D5/N131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m1.requestingMemory_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 7906 ] ,
          "attributes": {
            "ROUTING": "X8Y16/SN10;X8Y16/SN10/F6;1;X8Y17/B2;X8Y17/B2/S111;1;X9Y17/B1;X9Y17/B1/S231;1;X8Y16/N260;X8Y16/N260/F6;1;X8Y15/E260;X8Y15/E260/N261;1;X9Y15/C0;X9Y15/C0/E261;1;X8Y17/C1;X8Y17/C1/S261;1;X8Y16/S260;X8Y16/S260/F6;1;X8Y16/E130;X8Y16/E130/F6;1;X9Y16/S230;X9Y16/S230/E131;1;X8Y16/F6;;1;X8Y16/C2;X8Y16/C2/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "grantedAccess[1]": {
          "hide_name": 0,
          "bits": [ 7901 ] ,
          "attributes": {
            "ROUTING": "X4Y13/A5;X4Y13/A5/E272;1;X4Y12/W810;X4Y12/W810/W212;1;X3Y12/S220;X3Y12/S220/E818;1;X3Y13/X01;X3Y13/X01/S221;1;X3Y13/A6;X3Y13/A6/X01;1;X4Y14/N210;X4Y14/N210/N212;1;X4Y14/A3;X4Y14/A3/N210;1;X11Y14/LSR0;X11Y14/LSR0/E211;1;X1Y16/E210;X1Y16/E210/E212;1;X3Y16/N210;X3Y16/N210/E212;1;X3Y16/A2;X3Y16/A2/N210;1;X5Y16/N210;X5Y16/N210/W211;1;X5Y14/A5;X5Y14/A5/N212;1;X11Y14/X07;X11Y14/X07/N221;1;X11Y14/LSR2;X11Y14/LSR2/X07;1;X11Y15/LSR0;X11Y15/LSR0/E211;1;X0Y16/S210;X0Y16/S210/W814;1;X0Y17/E210;X0Y17/E210/S211;1;X1Y17/S210;X1Y17/S210/E211;1;X1Y17/A7;X1Y17/A7/S210;1;X1Y15/E250;X1Y15/E250/E838;1;X3Y15/A6;X3Y15/A6/E252;1;X5Y12/A1;X5Y12/A1/W271;1;X8Y15/W250;X8Y15/W250/N251;1;X6Y15/W830;X6Y15/W830/W252;1;X1Y15/W250;X1Y15/W250/E838;1;X0Y15/E250;X0Y15/E250/E252;1;X1Y15/A4;X1Y15/A4/E251;1;X0Y16/N220;X0Y16/N220/W814;1;X0Y14/N220;X0Y14/N220/N222;1;X0Y12/E220;X0Y12/E220/N222;1;X1Y12/X05;X1Y12/X05/E221;1;X1Y12/A5;X1Y12/A5/X05;1;X11Y13/LSR0;X11Y13/LSR0/X07;1;X9Y13/E260;X9Y13/E260/N262;1;X10Y13/X07;X10Y13/X07/E261;1;X10Y13/LSR0;X10Y13/LSR0/X07;1;X9Y13/LSR0;X9Y13/LSR0/X07;1;X9Y14/LSR1;X9Y14/LSR1/X05;1;X4Y16/N210;X4Y16/N210/W814;1;X4Y15/W210;X4Y15/W210/N211;1;X3Y15/X06;X3Y15/X06/W211;1;X3Y15/A5;X3Y15/A5/X06;1;X3Y14/A0;X3Y14/A0/X01;1;X4Y14/N200;X4Y14/N200/W202;1;X4Y12/W200;X4Y12/W200/N202;1;X4Y12/A6;X4Y12/A6/W200;1;X9Y13/LSR2;X9Y13/LSR2/X07;1;X6Y16/W210;X6Y16/W210/W212;1;X4Y16/W810;X4Y16/W810/W212;1;X3Y16/W220;X3Y16/W220/E818;1;X1Y16/X01;X1Y16/X01/W222;1;X1Y16/A1;X1Y16/A1/X01;1;X2Y12/S210;X2Y12/S210/W212;1;X2Y13/A4;X2Y13/A4/S211;1;X10Y14/E210;X10Y14/E210/N212;1;X11Y14/N210;X11Y14/N210/E211;1;X11Y13/X08;X11Y13/X08/N211;1;X11Y13/LSR2;X11Y13/LSR2/X08;1;X4Y14/N230;X4Y14/N230/N222;1;X4Y12/X02;X4Y12/X02/N232;1;X4Y12/A3;X4Y12/A3/X02;1;X5Y12/S210;X5Y12/S210/W211;1;X5Y12/A6;X5Y12/A6/S210;1;X9Y14/E260;X9Y14/E260/N261;1;X10Y14/X07;X10Y14/X07/E261;1;X10Y14/LSR2;X10Y14/LSR2/X07;1;X9Y14/X05;X9Y14/X05/N261;1;X9Y14/LSR2;X9Y14/LSR2/X05;1;X4Y15/X07;X4Y15/X07/W242;1;X4Y15/A2;X4Y15/A2/X07;1;X11Y15/LSR2;X11Y15/LSR2/E211;1;X4Y15/W250;X4Y15/W250/W242;1;X2Y15/A6;X2Y15/A6/W252;1;X1Y16/E240;X1Y16/E240/E212;1;X2Y16/X03;X2Y16/X03/E241;1;X2Y16/A0;X2Y16/A0/X03;1;X4Y16/N220;X4Y16/N220/W814;1;X4Y14/W220;X4Y14/W220/N222;1;X3Y14/X01;X3Y14/X01/W221;1;X3Y14/A1;X3Y14/A1/X01;1;X1Y15/E210;X1Y15/E210/N211;1;X2Y15/X02;X2Y15/X02/E211;1;X2Y15/A0;X2Y15/A0/X02;1;X10Y15/X08;X10Y15/X08/N211;1;X10Y15/LSR0;X10Y15/LSR0/X08;1;X2Y13/E270;X2Y13/E270/E828;1;X3Y13/A3;X3Y13/A3/E271;1;X8Y14/W210;X8Y14/W210/N212;1;X6Y14/N210;X6Y14/N210/W212;1;X6Y12/W210;X6Y12/W210/N212;1;X4Y12/W210;X4Y12/W210/W212;1;X2Y12/X06;X2Y12/X06/W212;1;X2Y12/A7;X2Y12/A7/X06;1;X2Y16/N220;X2Y16/N220/W221;1;X2Y14/N230;X2Y14/N230/N222;1;X2Y12/A6;X2Y12/A6/N232;1;X8Y16/N250;X8Y16/N250/W111;1;X8Y15/A0;X8Y15/A0/N251;1;X0Y16/W210;X0Y16/W210/W818;1;X1Y16/N210;X1Y16/N210/E212;1;X1Y14/A4;X1Y14/A4/N212;1;X8Y14/W250;X8Y14/W250/N252;1;X6Y14/W200;X6Y14/W200/W252;1;X5Y13/W820;X5Y13/W820/W272;1;X2Y13/E130;X2Y13/E130/E828;1;X3Y13/N230;X3Y13/N230/E131;1;X3Y12/A7;X3Y12/A7/N231;1;X11Y15/N220;X11Y15/N220/E222;1;X11Y13/X07;X11Y13/X07/N222;1;X8Y16/W210;X8Y16/W210/W111;1;X6Y16/S210;X6Y16/S210/W212;1;X6Y16/A6;X6Y16/A6/S210;1;X8Y16/W810;X8Y16/W810/W111;1;X4Y16/S210;X4Y16/S210/W814;1;X4Y16/A6;X4Y16/A6/S210;1;X9Y15/E220;X9Y15/E220/N121;1;X10Y15/X05;X10Y15/X05/E221;1;X10Y15/LSR1;X10Y15/LSR1/X05;1;X8Y15/W210;X8Y15/W210/N211;1;X6Y15/W240;X6Y15/W240/W212;1;X5Y15/X03;X5Y15/X03/W241;1;X5Y15/A1;X5Y15/A1/X03;1;X6Y15/X06;X6Y15/X06/W212;1;X8Y15/B4;X8Y15/B4/N251;1;X6Y15/C6;X6Y15/C6/X06;1;X6Y13/N270;X6Y13/N270/W271;1;X6Y12/W270;X6Y12/W270/N271;1;X9Y13/W260;X9Y13/W260/N262;1;X7Y13/W270;X7Y13/W270/W262;1;X5Y13/A3;X5Y13/A3/W272;1;X10Y14/LSR0;X10Y14/LSR0/X06;1;X10Y14/X06;X10Y14/X06/N212;1;X10Y14/LSR1;X10Y14/LSR1/X06;1;X8Y16/N210;X8Y16/N210/W111;1;X8Y16/A2;X8Y16/A2/N210;1;X10Y15/LSR2;X10Y15/LSR2/X08;1;X2Y14/X01;X2Y14/X01/W222;1;X11Y13/LSR1;X11Y13/LSR1/X07;1;X2Y14/A6;X2Y14/A6/X01;1;X9Y17/W220;X9Y17/W220/S121;1;X7Y17/W230;X7Y17/W230/W222;1;X5Y17/W230;X5Y17/W230/W232;1;X3Y17/W230;X3Y17/W230/W232;1;X1Y17/X06;X1Y17/X06/W232;1;X1Y17/A4;X1Y17/A4/X06;1;X9Y16/SN20;X9Y16/SN20/Q2;1;X9Y15/N260;X9Y15/N260/N121;1;X9Y13/X07;X9Y13/X07/N262;1;X9Y13/LSR1;X9Y13/LSR1/X07;1;X9Y16/Q2;;1;X9Y16/EW10;X9Y16/EW10/Q2;1;X10Y16/N210;X10Y16/N210/E111;1;X10Y15/E210;X10Y15/E210/N211;1;X11Y15/LSR1;X11Y15/LSR1/E211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "m1 grantedAccess"
          }
        },
        "fc.currentlyInQueue[1]": {
          "hide_name": 0,
          "bits": [ 7899 ] ,
          "attributes": {
            "ROUTING": "X8Y16/C7;X8Y16/C7/E220;1;X8Y16/E220;X8Y16/E220/Q2;1;X8Y16/C6;X8Y16/C6/E220;1;X8Y16/Q2;;1;X8Y16/X01;X8Y16/X01/Q2;1;X8Y16/B2;X8Y16/B2/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:28.15-28.31",
            "hdlname": "fc currentlyInQueue"
          }
        },
        "fc.currentlyInQueue_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7898 ] ,
          "attributes": {
            "ROUTING": "X8Y16/F2;;1;X8Y16/XD2;X8Y16/XD2/F2;1"
          }
        },
        "fc.currentlyInQueue[2]": {
          "hide_name": 0,
          "bits": [ 7896 ] ,
          "attributes": {
            "ROUTING": "X8Y16/X08;X8Y16/X08/Q5;1;X8Y16/C4;X8Y16/C4/X08;1;X8Y16/Q5;;1;X8Y16/S130;X8Y16/S130/Q5;1;X8Y16/B3;X8Y16/B3/S130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/controller.v:28.15-28.31",
            "hdlname": "fc currentlyInQueue"
          }
        },
        "fc.currentlyInQueue_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 7895 ] ,
          "attributes": {
            "ROUTING": "X8Y16/F4;;1;X8Y16/C5;X8Y16/C5/F4;1;X8Y16/XD5;X8Y16/XD5/C5;1"
          }
        },
        "fc.currentlyInQueue_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 7894 ] ,
          "attributes": {
            "ROUTING": "X8Y15/X08;X8Y15/X08/F7;1;X8Y15/CE1;X8Y15/CE1/X08;1;X8Y16/CE2;X8Y16/CE2/X06;1;X8Y15/F7;;1;X8Y15/S270;X8Y15/S270/F7;1;X8Y16/X06;X8Y16/X06/S271;1;X8Y16/CE1;X8Y16/CE1/X06;1"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 7313 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:35.11-35.14"
          }
        },
        "hexVal[4].hexChar[4]": {
          "hide_name": 0,
          "bits": [ 7887 ] ,
          "attributes": {
            "ROUTING": "X4Y22/Q2;;1;X4Y22/E810;X4Y22/E810/Q2;1;X8Y22/N810;X8Y22/N810/E814;1;X8Y18/W210;X8Y18/W210/N814;1;X7Y18/S210;X7Y18/S210/W211;1;X7Y20/B3;X7Y20/B3/S212;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "hdlname": "hexVal[4].converter hexChar"
          }
        },
        "hexVal[7].hexChar[4]": {
          "hide_name": 0,
          "bits": [ 7883 ] ,
          "attributes": {
            "ROUTING": "X7Y20/Q5;;1;X7Y20/N130;X7Y20/N130/Q5;1;X7Y20/A3;X7Y20/A3/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "hdlname": "hexVal[7].converter hexChar"
          }
        },
        "hexVal[0].hexChar[4]": {
          "hide_name": 0,
          "bits": [ 7878 ] ,
          "attributes": {
            "ROUTING": "X7Y19/Q1;;1;X7Y19/X06;X7Y19/X06/Q1;1;X7Y19/A6;X7Y19/A6/X06;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "hdlname": "hexVal[0].converter hexChar"
          }
        },
        "charOutput_DFFSE_Q_D_LUT3_F_I0_LUT4_F_1_I2[3]": {
          "hide_name": 0,
          "bits": [ 7874 ] ,
          "attributes": {
            "ROUTING": "X7Y20/F3;;1;X7Y20/N100;X7Y20/N100/F3;1;X7Y19/D3;X7Y19/D3/N101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFSE_Q_D_LUT3_F_I0_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 7873 ] ,
          "attributes": {
            "ROUTING": "X7Y19/F6;;1;X7Y19/C3;X7Y19/C3/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFSE_Q_D_LUT3_F_I0_LUT4_F_1_I2[0]": {
          "hide_name": 0,
          "bits": [ 7869 ] ,
          "attributes": {
            "ROUTING": "X7Y19/Q5;;1;X7Y19/N130;X7Y19/N130/Q5;1;X7Y19/A3;X7Y19/A3/N130;1",
            "hdlname": "hexVal[1].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexVal[5].hexChar[4]": {
          "hide_name": 0,
          "bits": [ 7865 ] ,
          "attributes": {
            "ROUTING": "X4Y21/Q1;;1;X4Y21/E130;X4Y21/E130/Q1;1;X5Y21/B6;X5Y21/B6/E131;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "hdlname": "hexVal[5].converter hexChar"
          }
        },
        "hexVal[2].hexChar[4]": {
          "hide_name": 0,
          "bits": [ 7861 ] ,
          "attributes": {
            "ROUTING": "X5Y21/Q3;;1;X5Y21/E130;X5Y21/E130/Q3;1;X5Y21/A6;X5Y21/A6/E130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "hdlname": "hexVal[2].converter hexChar"
          }
        },
        "hexVal[6].hexChar[4]": {
          "hide_name": 0,
          "bits": [ 7856 ] ,
          "attributes": {
            "ROUTING": "X7Y21/Q3;;1;X7Y21/N100;X7Y21/N100/Q3;1;X7Y21/A0;X7Y21/A0/N100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "hdlname": "hexVal[6].converter hexChar"
          }
        },
        "charOutput_DFFSE_Q_D_LUT3_F_I0_LUT3_F_I2_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 7852 ] ,
          "attributes": {
            "ROUTING": "X7Y21/F0;;1;X7Y21/N130;X7Y21/N130/F0;1;X7Y21/C6;X7Y21/C6/N130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFSE_Q_D_LUT3_F_I0_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 7850 ] ,
          "attributes": {
            "ROUTING": "X7Y21/F6;;1;X7Y21/C4;X7Y21/C4/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFSE_Q_D_LUT3_F_I0_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 7846 ] ,
          "attributes": {
            "ROUTING": "X7Y22/Q5;;1;X7Y22/SN20;X7Y22/SN20/Q5;1;X7Y21/A4;X7Y21/A4/N121;1",
            "hdlname": "hexVal[3].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFSE_Q_D_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 7843 ] ,
          "attributes": {
            "ROUTING": "X7Y19/F3;;1;X7Y19/S230;X7Y19/S230/F3;1;X7Y21/X08;X7Y21/X08/S232;1;X7Y21/C7;X7Y21/C7/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFSE_Q_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 7842 ] ,
          "attributes": {
            "ROUTING": "X7Y21/F4;;1;X7Y21/X07;X7Y21/X07/F4;1;X7Y21/B7;X7Y21/B7/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFSE_Q_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 7841 ] ,
          "attributes": {
            "ROUTING": "X5Y21/F6;;1;X5Y21/E260;X5Y21/E260/F6;1;X7Y21/X03;X7Y21/X03/E262;1;X7Y21/A7;X7Y21/A7/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charAddress[4]": {
          "hide_name": 0,
          "bits": [ 7833 ] ,
          "attributes": {
            "ROUTING": "X8Y22/A5;X8Y22/A5/S101;1;X8Y21/S100;X8Y21/S100/Q3;1;X8Y22/E240;X8Y22/E240/S101;1;X8Y22/B7;X8Y22/B7/E240;1;X8Y21/Q3;;1;X8Y21/X02;X8Y21/X02/Q3;1;X8Y21/A1;X8Y21/A1/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te pixelAddress",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/text.v:5.17-5.29"
          }
        },
        "charAddress[5]": {
          "hide_name": 0,
          "bits": [ 7825 ] ,
          "attributes": {
            "ROUTING": "X8Y22/N130;X8Y22/N130/Q1;1;X8Y22/A3;X8Y22/A3/N130;1;X8Y22/Q1;;1;X8Y22/E130;X8Y22/E130/Q1;1;X8Y22/A7;X8Y22/A7/E130;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te pixelAddress",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/text.v:5.17-5.29"
          }
        },
        "charOutput[5]": {
          "hide_name": 0,
          "bits": [ 7821 ] ,
          "attributes": {
            "ROUTING": "X8Y23/N100;X8Y23/N100/Q5;1;X8Y23/A0;X8Y23/A0/N100;1;X8Y23/Q5;;1;X8Y23/X08;X8Y23/X08/Q5;1;X8Y23/B6;X8Y23/B6/X08;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te charOutput",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 7818 ] ,
          "attributes": {
            "ROUTING": "X5Y20/F1;;1;X5Y20/SN20;X5Y20/SN20/F1;1;X5Y21/D2;X5Y21/D2/S121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 7817 ] ,
          "attributes": {
            "ROUTING": "X4Y21/F6;;1;X4Y21/EW20;X4Y21/EW20/F6;1;X5Y21/C2;X5Y21/C2/E121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 7815 ] ,
          "attributes": {
            "ROUTING": "X4Y19/Q0;;1;X4Y19/EW20;X4Y19/EW20/Q0;1;X5Y19/S220;X5Y19/S220/E121;1;X5Y21/X07;X5Y21/X07/S222;1;X5Y21/A2;X5Y21/A2/X07;1",
            "hdlname": "hexVal[2].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexVal[1].hexChar[0]": {
          "hide_name": 0,
          "bits": [ 7811 ] ,
          "attributes": {
            "ROUTING": "X6Y21/Q5;;1;X6Y21/X08;X6Y21/X08/Q5;1;X6Y21/B4;X6Y21/B4/X08;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "hdlname": "hexVal[1].converter hexChar"
          }
        },
        "hexVal[6].hexChar[0]": {
          "hide_name": 0,
          "bits": [ 7809 ] ,
          "attributes": {
            "ROUTING": "X6Y21/Q0;;1;X6Y21/E100;X6Y21/E100/Q0;1;X6Y21/A4;X6Y21/A4/E100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "hdlname": "hexVal[6].converter hexChar"
          }
        },
        "charOutput_DFFRE_Q_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 7806 ] ,
          "attributes": {
            "ROUTING": "X5Y21/F2;;1;X5Y21/E100;X5Y21/E100/F2;1;X6Y21/D3;X6Y21/D3/E101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 7805 ] ,
          "attributes": {
            "ROUTING": "X6Y21/F4;;1;X6Y21/C3;X6Y21/C3/F4;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_D_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 7803 ] ,
          "attributes": {
            "ROUTING": "X6Y22/Q4;;1;X6Y22/N100;X6Y22/N100/Q4;1;X6Y21/E200;X6Y21/E200/N101;1;X6Y21/A3;X6Y21/A3/E200;1",
            "hdlname": "hexVal[3].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexVal[2].hexChar[6]": {
          "hide_name": 0,
          "bits": [ 7799 ] ,
          "attributes": {
            "ROUTING": "X4Y20/Q1;;1;X4Y20/W130;X4Y20/W130/Q1;1;X4Y20/B7;X4Y20/B7/W130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "hdlname": "hexVal[2].converter hexChar"
          }
        },
        "hexVal[5].hexChar[6]": {
          "hide_name": 0,
          "bits": [ 7797 ] ,
          "attributes": {
            "ROUTING": "X3Y21/Q2;;1;X3Y21/EW10;X3Y21/EW10/Q2;1;X4Y21/N210;X4Y21/N210/E111;1;X4Y20/A7;X4Y20/A7/N211;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "hdlname": "hexVal[5].converter hexChar"
          }
        },
        "hexVal[6].hexChar[6]": {
          "hide_name": 0,
          "bits": [ 7794 ] ,
          "attributes": {
            "ROUTING": "X5Y20/Q3;;1;X5Y20/N100;X5Y20/N100/Q3;1;X5Y20/A0;X5Y20/A0/N100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "hdlname": "hexVal[6].converter hexChar"
          }
        },
        "charOutput_DFFRE_Q_5_D_LUT4_F_I2_LUT4_F_1_I3_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 7792 ] ,
          "attributes": {
            "ROUTING": "X4Y20/F7;;1;X4Y20/E100;X4Y20/E100/F7;1;X5Y20/D5;X5Y20/D5/E101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_5_D_LUT4_F_I2_LUT4_F_1_I3_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 7791 ] ,
          "attributes": {
            "ROUTING": "X5Y20/F0;;1;X5Y20/W100;X5Y20/W100/F0;1;X5Y20/E230;X5Y20/E230/W100;1;X5Y20/C5;X5Y20/C5/E230;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_5_D_LUT4_F_I2_LUT4_F_1_I3_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 7789 ] ,
          "attributes": {
            "ROUTING": "X5Y17/Q2;;1;X5Y17/S130;X5Y17/S130/Q2;1;X5Y18/S270;X5Y18/S270/S131;1;X5Y20/X06;X5Y20/X06/S272;1;X5Y20/A5;X5Y20/A5/X06;1",
            "hdlname": "hexVal[0].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_5_D_LUT4_F_I2_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 7786 ] ,
          "attributes": {
            "ROUTING": "X5Y20/F5;;1;X5Y20/E100;X5Y20/E100/F5;1;X6Y20/S240;X6Y20/S240/E101;1;X6Y21/D6;X6Y21/D6/S241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_5_D_LUT4_F_I2_LUT4_F_1_I3[0]": {
          "hide_name": 0,
          "bits": [ 7784 ] ,
          "attributes": {
            "ROUTING": "X4Y22/Q1;;1;X4Y22/SN10;X4Y22/SN10/Q1;1;X4Y21/E250;X4Y21/E250/N111;1;X6Y21/A6;X6Y21/A6/E252;1",
            "hdlname": "hexVal[4].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexVal[7].hexChar[6]": {
          "hide_name": 0,
          "bits": [ 7780 ] ,
          "attributes": {
            "ROUTING": "X6Y19/Q4;;1;X6Y19/S240;X6Y19/S240/Q4;1;X6Y19/B1;X6Y19/B1/S240;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "hdlname": "hexVal[7].converter hexChar"
          }
        },
        "hexVal[1].hexChar[6]": {
          "hide_name": 0,
          "bits": [ 7778 ] ,
          "attributes": {
            "ROUTING": "X6Y19/Q2;;1;X6Y19/N100;X6Y19/N100/Q2;1;X6Y19/A1;X6Y19/A1/N100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "hdlname": "hexVal[1].converter hexChar"
          }
        },
        "charOutput_DFFRE_Q_5_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 7776 ] ,
          "attributes": {
            "ROUTING": "X6Y21/F6;;1;X6Y21/X03;X6Y21/X03/F6;1;X6Y21/D1;X6Y21/D1/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_5_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 7775 ] ,
          "attributes": {
            "ROUTING": "X6Y19/F1;;1;X6Y19/S210;X6Y19/S210/F1;1;X6Y21/X02;X6Y21/X02/S212;1;X6Y21/C1;X6Y21/C1/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_5_D_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 7773 ] ,
          "attributes": {
            "ROUTING": "X6Y22/Q3;;1;X6Y22/SN10;X6Y22/SN10/Q3;1;X6Y21/A1;X6Y21/A1/N111;1",
            "hdlname": "hexVal[3].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput[6]": {
          "hide_name": 0,
          "bits": [ 7770 ] ,
          "attributes": {
            "ROUTING": "X7Y23/SN10;X7Y23/SN10/Q2;1;X7Y24/E250;X7Y24/E250/S111;1;X8Y24/A1;X8Y24/A1/E251;1;X8Y23/A4;X8Y23/A4/E111;1;X7Y23/Q2;;1;X7Y23/EW10;X7Y23/EW10/Q2;1;X8Y23/A6;X8Y23/A6/E111;1",
            "hdlname": "te charOutput",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/text.v:8.17-8.27"
          }
        },
        "charOutput_DFFRE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7768 ] ,
          "attributes": {
            "ROUTING": "X6Y21/F1;;1;X6Y21/S210;X6Y21/S210/F1;1;X6Y23/E210;X6Y23/E210/S212;1;X7Y23/B2;X7Y23/B2/E211;1;X7Y23/XD2;X7Y23/XD2/B2;1"
          }
        },
        "charOutput[4]": {
          "hide_name": 0,
          "bits": [ 7766 ] ,
          "attributes": {
            "ROUTING": "X8Y23/S100;X8Y23/S100/Q2;1;X8Y24/S200;X8Y24/S200/S101;1;X8Y26/W200;X8Y26/W200/S202;1;X8Y26/A6;X8Y26/A6/W200;1;X8Y23/Q2;;1;X8Y23/X01;X8Y23/X01/Q2;1;X8Y23/B4;X8Y23/B4/X01;1",
            "hdlname": "te charOutput",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/text.v:8.17-8.27"
          }
        },
        "charOutput_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 7764 ] ,
          "attributes": {
            "ROUTING": "X8Y23/A2;X8Y23/A2/E271;1;X8Y23/XD2;X8Y23/XD2/A2;1;X7Y21/F7;;1;X7Y21/S270;X7Y21/S270/F7;1;X7Y23/E270;X7Y23/E270/S272;1;X8Y23/A5;X8Y23/A5/E271;1;X8Y23/XD5;X8Y23/XD5/A5;1"
          }
        },
        "charOutput_DFFRE_Q_3_D_LUT4_F_I2_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 7761 ] ,
          "attributes": {
            "ROUTING": "X6Y21/F2;;1;X6Y21/N220;X6Y21/N220/F2;1;X6Y20/X07;X6Y20/X07/N221;1;X6Y20/D5;X6Y20/D5/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_3_D_LUT4_F_I2_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 7760 ] ,
          "attributes": {
            "ROUTING": "X6Y21/F7;;1;X6Y21/SN10;X6Y21/SN10/F7;1;X6Y20/C5;X6Y20/C5/N111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_3_D_LUT4_F_I2_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 7759 ] ,
          "attributes": {
            "ROUTING": "X7Y20/F0;;1;X7Y20/EW10;X7Y20/EW10/F0;1;X6Y20/B5;X6Y20/B5/W111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_3_D_LUT4_F_I2_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 7758 ] ,
          "attributes": {
            "ROUTING": "X6Y20/S130;X6Y20/S130/F3;1;X6Y21/C6;X6Y21/C6/S131;1;X6Y20/F3;;1;X6Y20/X06;X6Y20/X06/F3;1;X6Y20/A5;X6Y20/A5/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexVal[3].hexChar[3]": {
          "hide_name": 0,
          "bits": [ 7754 ] ,
          "attributes": {
            "ROUTING": "X7Y22/Q0;;1;X7Y22/N200;X7Y22/N200/Q0;1;X7Y20/X07;X7Y20/X07/N202;1;X7Y20/B6;X7Y20/B6/X07;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "hdlname": "hexVal[3].converter hexChar"
          }
        },
        "hexVal[7].hexChar[3]": {
          "hide_name": 0,
          "bits": [ 7752 ] ,
          "attributes": {
            "ROUTING": "X7Y20/Q4;;1;X7Y20/X03;X7Y20/X03/Q4;1;X7Y20/A6;X7Y20/A6/X03;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "hdlname": "hexVal[7].converter hexChar"
          }
        },
        "charOutput_DFFRE_Q_3_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 7748 ] ,
          "attributes": {
            "ROUTING": "X6Y20/F5;;1;X6Y20/E100;X6Y20/E100/F5;1;X7Y20/D7;X7Y20/D7/E101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_3_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 7747 ] ,
          "attributes": {
            "ROUTING": "X7Y20/F6;;1;X7Y20/C7;X7Y20/C7/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_3_D_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 7745 ] ,
          "attributes": {
            "ROUTING": "X7Y19/Q4;;1;X7Y19/S100;X7Y19/S100/Q4;1;X7Y20/A7;X7Y20/A7/S101;1",
            "hdlname": "hexVal[1].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput[3]": {
          "hide_name": 0,
          "bits": [ 7742 ] ,
          "attributes": {
            "ROUTING": "X8Y24/S810;X8Y24/S810/S222;1;X8Y25/S220;X8Y25/S220/N818;1;X8Y26/X07;X8Y26/X07/S221;1;X8Y26/A5;X8Y26/A5/X07;1;X7Y22/Q2;;1;X7Y22/E220;X7Y22/E220/Q2;1;X8Y22/S220;X8Y22/S220/E221;1;X8Y23/C4;X8Y23/C4/S221;1",
            "hdlname": "te charOutput",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/text.v:8.17-8.27"
          }
        },
        "charOutput_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7740 ] ,
          "attributes": {
            "ROUTING": "X7Y20/F7;;1;X7Y20/S100;X7Y20/S100/F7;1;X7Y21/S200;X7Y21/S200/S101;1;X7Y22/D2;X7Y22/D2/S201;1;X7Y22/XD2;X7Y22/XD2/D2;1"
          }
        },
        "hexVal[1].hexChar[2]": {
          "hide_name": 0,
          "bits": [ 7737 ] ,
          "attributes": {
            "ROUTING": "X6Y20/Q2;;1;X6Y20/W130;X6Y20/W130/Q2;1;X6Y20/B7;X6Y20/B7/W130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "hdlname": "hexVal[1].converter hexChar"
          }
        },
        "hexVal[6].hexChar[2]": {
          "hide_name": 0,
          "bits": [ 7735 ] ,
          "attributes": {
            "ROUTING": "X3Y20/Q1;;1;X3Y20/E130;X3Y20/E130/Q1;1;X4Y20/E270;X4Y20/E270/E131;1;X6Y20/A7;X6Y20/A7/E272;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "hdlname": "hexVal[6].converter hexChar"
          }
        },
        "hexVal[3].hexChar[2]": {
          "hide_name": 0,
          "bits": [ 7732 ] ,
          "attributes": {
            "ROUTING": "X5Y22/Q5;;1;X5Y22/N250;X5Y22/N250/Q5;1;X5Y20/B6;X5Y20/B6/N252;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "hdlname": "hexVal[3].converter hexChar"
          }
        },
        "hexVal[0].hexChar[2]": {
          "hide_name": 0,
          "bits": [ 7730 ] ,
          "attributes": {
            "ROUTING": "X5Y17/Q1;;1;X5Y17/SN20;X5Y17/SN20/Q1;1;X5Y18/S260;X5Y18/S260/S121;1;X5Y20/X03;X5Y20/X03/S262;1;X5Y20/A6;X5Y20/A6/X03;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "hdlname": "hexVal[0].converter hexChar"
          }
        },
        "charOutput_DFFRE_Q_2_D_LUT4_F_I2_LUT4_F_1_I2[3]": {
          "hide_name": 0,
          "bits": [ 7728 ] ,
          "attributes": {
            "ROUTING": "X6Y20/F7;;1;X6Y20/W270;X6Y20/W270/F7;1;X5Y20/S270;X5Y20/S270/W271;1;X5Y20/D2;X5Y20/D2/S270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_2_D_LUT4_F_I2_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 7727 ] ,
          "attributes": {
            "ROUTING": "X5Y20/F6;;1;X5Y20/C2;X5Y20/C2/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_2_D_LUT4_F_I2_LUT4_F_1_I2[0]": {
          "hide_name": 0,
          "bits": [ 7725 ] ,
          "attributes": {
            "ROUTING": "X5Y19/Q5;;1;X5Y19/S250;X5Y19/S250/Q5;1;X5Y20/A2;X5Y20/A2/S251;1",
            "hdlname": "hexVal[7].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexVal[2].hexChar[2]": {
          "hide_name": 0,
          "bits": [ 7721 ] ,
          "attributes": {
            "ROUTING": "X4Y19/Q1;;1;X4Y19/SN20;X4Y19/SN20/Q1;1;X4Y20/B4;X4Y20/B4/S121;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "hdlname": "hexVal[2].converter hexChar"
          }
        },
        "hexVal[5].hexChar[2]": {
          "hide_name": 0,
          "bits": [ 7719 ] ,
          "attributes": {
            "ROUTING": "X3Y20/Q3;;1;X3Y20/EW10;X3Y20/EW10/Q3;1;X4Y20/A4;X4Y20/A4/E111;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "hdlname": "hexVal[5].converter hexChar"
          }
        },
        "charAddress[0]": {
          "hide_name": 0,
          "bits": [ 7711 ] ,
          "attributes": {
            "ROUTING": "X7Y21/N200;X7Y21/N200/W201;1;X7Y20/D2;X7Y20/D2/N201;1;X6Y20/D0;X6Y20/D0/W202;1;X8Y21/W200;X8Y21/W200/Q0;1;X7Y21/D2;X7Y21/D2/W201;1;X8Y21/EW10;X8Y21/EW10/Q0;1;X7Y21/S210;X7Y21/S210/W111;1;X7Y22/X02;X7Y22/X02/S211;1;X7Y22/D6;X7Y22/D6/X02;1;X8Y21/W100;X8Y21/W100/Q0;1;X7Y21/C0;X7Y21/C0/W101;1;X6Y20/D1;X6Y20/D1/W202;1;X8Y21/S200;X8Y21/S200/Q0;1;X8Y22/C4;X8Y22/C4/S201;1;X7Y20/D1;X7Y20/D1/W201;1;X6Y20/D4;X6Y20/D4/W202;1;X8Y20/C5;X8Y20/C5/N201;1;X8Y20/X07;X8Y20/X07/N201;1;X8Y20/B7;X8Y20/B7/X07;1;X6Y20/D3;X6Y20/D3/W202;1;X8Y20/W200;X8Y20/W200/N201;1;X6Y20/D6;X6Y20/D6/W202;1;X8Y21/Q0;;1;X8Y21/N200;X8Y21/N200/Q0;1;X8Y21/A0;X8Y21/A0/N200;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te pixelAddress",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/text.v:5.17-5.29"
          }
        },
        "charAddress[1]": {
          "hide_name": 0,
          "bits": [ 7703 ] ,
          "attributes": {
            "ROUTING": "X7Y20/W240;X7Y20/W240/W101;1;X6Y20/C3;X6Y20/C3/W241;1;X6Y20/C4;X6Y20/C4/X08;1;X8Y21/S230;X8Y21/S230/S131;1;X8Y22/X02;X8Y22/X02/S231;1;X8Y22/C0;X8Y22/C0/X02;1;X7Y21/B0;X7Y21/B0/S231;1;X7Y20/C1;X7Y20/C1/W101;1;X7Y22/S230;X7Y22/S230/S232;1;X7Y22/C6;X7Y22/C6/S230;1;X6Y20/C0;X6Y20/C0/X04;1;X6Y20/X08;X6Y20/X08/W271;1;X6Y20/C6;X6Y20/C6/X08;1;X8Y20/W100;X8Y20/W100/Q3;1;X8Y20/B5;X8Y20/B5/W100;1;X8Y20/S130;X8Y20/S130/Q3;1;X8Y21/S270;X8Y21/S270/S131;1;X8Y22/B4;X8Y22/B4/S271;1;X7Y20/W270;X7Y20/W270/W131;1;X6Y20/X04;X6Y20/X04/W271;1;X6Y20/C1;X6Y20/C1/X04;1;X7Y20/S230;X7Y20/S230/W131;1;X7Y21/X02;X7Y21/X02/S231;1;X7Y21/C2;X7Y21/C2/X02;1;X8Y20/W130;X8Y20/W130/Q3;1;X7Y20/N230;X7Y20/N230/W131;1;X7Y20/C2;X7Y20/C2/N230;1;X8Y20/Q3;;1;X8Y20/X06;X8Y20/X06/Q3;1;X8Y20/A7;X8Y20/A7/X06;1",
            "hdlname": "te pixelAddress",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/text.v:5.17-5.29"
          }
        },
        "charAddress[2]": {
          "hide_name": 0,
          "bits": [ 7694 ] ,
          "attributes": {
            "ROUTING": "X7Y20/B1;X7Y20/B1/W111;1;X7Y22/B6;X7Y22/B6/S252;1;X6Y20/B1;X6Y20/B1/X05;1;X8Y22/X06;X8Y22/X06/S251;1;X8Y22/A4;X8Y22/A4/X06;1;X6Y20/B3;X6Y20/B3/X01;1;X7Y20/S250;X7Y20/S250/W111;1;X7Y21/B6;X7Y21/B6/S251;1;X8Y20/A5;X8Y20/A5/Q5;1;X8Y20/SN10;X8Y20/SN10/Q5;1;X8Y21/S250;X8Y21/S250/S111;1;X8Y22/X04;X8Y22/X04/S251;1;X8Y22/B0;X8Y22/B0/X04;1;X7Y20/S210;X7Y20/S210/W111;1;X7Y21/B2;X7Y21/B2/S211;1;X7Y20/W210;X7Y20/W210/W111;1;X6Y20/B0;X6Y20/B0/W211;1;X6Y20/X01;X6Y20/X01/W221;1;X6Y20/B4;X6Y20/B4/X01;1;X8Y20/EW10;X8Y20/EW10/Q5;1;X7Y20/B2;X7Y20/B2/W111;1;X8Y20/Q5;;1;X8Y20/EW20;X8Y20/EW20/Q5;1;X7Y20/W220;X7Y20/W220/W121;1;X6Y20/X05;X6Y20/X05/W221;1;X6Y20/B6;X6Y20/B6/X05;1",
            "hdlname": "te pixelAddress",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/text.v:5.17-5.29"
          }
        },
        "charAddress[3]": {
          "hide_name": 0,
          "bits": [ 7685 ] ,
          "attributes": {
            "ROUTING": "X6Y20/A4;X6Y20/A4/N231;1;X8Y21/E130;X8Y21/E130/Q5;1;X8Y21/A7;X8Y21/A7/E130;1;X6Y20/A3;X6Y20/A3/X02;1;X6Y20/A0;X6Y20/A0/X02;1;X6Y20/X02;X6Y20/X02/N231;1;X6Y20/A1;X6Y20/A1/X02;1;X8Y22/C5;X8Y22/C5/S131;1;X7Y21/A2;X7Y21/A2/W131;1;X8Y21/S130;X8Y21/S130/Q5;1;X8Y22/A0;X8Y22/A0/S131;1;X7Y21/S260;X7Y21/S260/W121;1;X7Y22/X03;X7Y22/X03/S261;1;X7Y22/A6;X7Y22/A6/X03;1;X8Y21/X08;X8Y21/X08/Q5;1;X8Y21/B4;X8Y21/B4/X08;1;X7Y21/W230;X7Y21/W230/W131;1;X6Y21/N230;X6Y21/N230/W231;1;X6Y20/A6;X6Y20/A6/N231;1;X7Y21/N230;X7Y21/N230/W131;1;X7Y20/X02;X7Y20/X02/N231;1;X7Y20/A2;X7Y20/A2/X02;1;X8Y21/E100;X8Y21/E100/Q5;1;X8Y21/C1;X8Y21/C1/E100;1;X8Y21/W130;X8Y21/W130/Q5;1;X7Y21/A6;X7Y21/A6/W131;1;X8Y21/Q5;;1;X8Y21/EW20;X8Y21/EW20/Q5;1;X7Y21/N220;X7Y21/N220/W121;1;X7Y20/X01;X7Y20/X01/N221;1;X7Y20/A1;X7Y20/A1/X01;1",
            "hdlname": "te pixelAddress",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/text.v:5.17-5.29"
          }
        },
        "charOutput_DFFRE_Q_2_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 7682 ] ,
          "attributes": {
            "ROUTING": "X5Y20/F2;;1;X5Y20/SN10;X5Y20/SN10/F2;1;X5Y21/D4;X5Y21/D4/S111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_2_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 7681 ] ,
          "attributes": {
            "ROUTING": "X4Y20/F4;;1;X4Y20/S240;X4Y20/S240/F4;1;X4Y21/E240;X4Y21/E240/S241;1;X5Y21/C4;X5Y21/C4/E241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_2_D_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 7679 ] ,
          "attributes": {
            "ROUTING": "X4Y22/Q4;;1;X4Y22/EW10;X4Y22/EW10/Q4;1;X5Y22/N210;X5Y22/N210/E111;1;X5Y21/A4;X5Y21/A4/N211;1",
            "hdlname": "hexVal[4].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput[2]": {
          "hide_name": 0,
          "bits": [ 7676 ] ,
          "attributes": {
            "ROUTING": "X7Y23/E100;X7Y23/E100/Q5;1;X8Y23/D4;X8Y23/D4/E101;1;X7Y23/Q5;;1;X7Y23/S830;X7Y23/S830/Q5;1;X7Y26/E250;X7Y26/E250/N838;1;X8Y26/A3;X8Y26/A3/E251;1",
            "hdlname": "te charOutput",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/text.v:8.17-8.27"
          }
        },
        "charOutput_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7674 ] ,
          "attributes": {
            "ROUTING": "X5Y21/F4;;1;X5Y21/E240;X5Y21/E240/F4;1;X7Y21/S240;X7Y21/S240/E242;1;X7Y23/D5;X7Y23/D5/S242;1;X7Y23/XD5;X7Y23/XD5/D5;1"
          }
        },
        "charOutput_DFFRE_Q_5_D_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 7670 ] ,
          "attributes": {
            "ROUTING": "X7Y21/SN20;X7Y21/SN20/F2;1;X7Y20/W260;X7Y20/W260/N121;1;X7Y20/D6;X7Y20/D6/W260;1;X5Y21/N240;X5Y21/N240/W241;1;X5Y20/D6;X5Y20/D6/N241;1;X6Y21/W240;X6Y21/W240/W101;1;X6Y21/B3;X6Y21/B3/W240;1;X6Y21/B1;X6Y21/B1/S240;1;X6Y21/S240;X6Y21/S240/W101;1;X7Y21/B4;X7Y21/B4/W100;1;X7Y21/F2;;1;X7Y21/W100;X7Y21/W100/F2;1;X6Y21/W200;X6Y21/W200/W101;1;X5Y21/D7;X5Y21/D7/W201;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_2_D_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 7666 ] ,
          "attributes": {
            "ROUTING": "X5Y20/D1;X5Y20/D1/W201;1;X6Y21/X06;X6Y21/X06/W211;1;X6Y21/D2;X6Y21/D2/X06;1;X7Y21/W210;X7Y21/W210/S111;1;X6Y21/B6;X6Y21/B6/W211;1;X7Y20/E130;X7Y20/E130/F2;1;X7Y20/C3;X7Y20/C3/E130;1;X6Y20/W200;X6Y20/W200/W101;1;X5Y20/S200;X5Y20/S200/W201;1;X5Y21/C7;X5Y21/C7/S201;1;X7Y20/F2;;1;X7Y20/W100;X7Y20/W100/F2;1;X7Y20/SN10;X7Y20/SN10/F2;1;X5Y21/X01;X5Y21/X01/S201;1;X5Y21/B4;X5Y21/B4/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7663 ] ,
          "attributes": {
            "ROUTING": "X4Y21/Q5;;1;X4Y21/EW10;X4Y21/EW10/Q5;1;X5Y21/N250;X5Y21/N250/E111;1;X5Y21/B7;X5Y21/B7/N250;1",
            "hdlname": "hexVal[4].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_D_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 7660 ] ,
          "attributes": {
            "ROUTING": "X5Y21/Q1;;1;X5Y21/S210;X5Y21/S210/Q1;1;X5Y21/A7;X5Y21/A7/S210;1",
            "hdlname": "hexVal[3].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_2_D_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 7657 ] ,
          "attributes": {
            "ROUTING": "X7Y20/B0;X7Y20/B0/E131;1;X5Y19/E240;X5Y19/E240/N241;1;X5Y19/B6;X5Y19/B6/E240;1;X7Y19/B6;X7Y19/B6/N271;1;X5Y20/C6;X5Y20/C6/W241;1;X6Y20/W240;X6Y20/W240/F4;1;X5Y20/N240;X5Y20/N240/W241;1;X5Y20/B5;X5Y20/B5/N240;1;X6Y20/F4;;1;X5Y20/C1;X5Y20/C1/W241;1;X6Y20/E130;X6Y20/E130/F4;1;X7Y20/N270;X7Y20/N270/E131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexVal[0].hexChar[1]": {
          "hide_name": 0,
          "bits": [ 7654 ] ,
          "attributes": {
            "ROUTING": "X5Y19/Q2;;1;X5Y19/X01;X5Y19/X01/Q2;1;X5Y19/A6;X5Y19/A6/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "hdlname": "hexVal[0].converter hexChar"
          }
        },
        "charOutput_DFFRE_Q_3_D_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 7651 ] ,
          "attributes": {
            "ROUTING": "X6Y21/D4;X6Y21/D4/N261;1;X7Y19/X04;X7Y19/X04/N272;1;X7Y19/B3;X7Y19/B3/X04;1;X6Y20/D7;X6Y20/D7/N262;1;X6Y22/N260;X6Y22/N260/W261;1;X6Y20/N260;X6Y20/N260/N262;1;X6Y19/X03;X6Y19/X03/N261;1;X6Y19/D1;X6Y19/D1/X03;1;X7Y22/W260;X7Y22/W260/F6;1;X5Y22/X07;X5Y22/X07/W262;1;X5Y22/D7;X5Y22/D7/X07;1;X7Y22/F6;;1;X7Y22/N130;X7Y22/N130/F6;1;X7Y21/N270;X7Y21/N270/N131;1;X7Y20/B7;X7Y20/B7/N271;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_3_D_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 7649 ] ,
          "attributes": {
            "ROUTING": "X5Y20/B0;X5Y20/B0/W211;1;X6Y20/N130;X6Y20/N130/F0;1;X6Y20/C7;X6Y20/C7/N130;1;X6Y20/S200;X6Y20/S200/F0;1;X6Y21/C4;X6Y21/C4/S201;1;X6Y20/S100;X6Y20/S100/F0;1;X6Y20/W210;X6Y20/W210/S100;1;X5Y20/S210;X5Y20/S210/W211;1;X5Y22/X08;X5Y22/X08/S212;1;X5Y22/C7;X5Y22/C7/X08;1;X6Y21/D7;X6Y21/D7/S111;1;X6Y20/F0;;1;X6Y20/SN10;X6Y20/SN10/F0;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_3_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7647 ] ,
          "attributes": {
            "ROUTING": "X6Y22/Q1;;1;X6Y22/EW10;X6Y22/EW10/Q1;1;X5Y22/B7;X5Y22/B7/W111;1",
            "hdlname": "hexVal[1].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_3_D_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 7644 ] ,
          "attributes": {
            "ROUTING": "X5Y22/Q2;;1;X5Y22/E130;X5Y22/E130/Q2;1;X5Y22/A7;X5Y22/A7/E130;1",
            "hdlname": "hexVal[6].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 7641 ] ,
          "attributes": {
            "ROUTING": "X6Y20/S210;X6Y20/S210/F1;1;X6Y21/W210;X6Y21/W210/S211;1;X5Y21/B2;X5Y21/B2/W211;1;X4Y20/D4;X4Y20/D4/W201;1;X6Y20/W100;X6Y20/W100/F1;1;X5Y20/W200;X5Y20/W200/W101;1;X4Y20/D7;X4Y20/D7/W201;1;X6Y21/C2;X6Y21/C2/W220;1;X5Y21/D6;X5Y21/D6/W221;1;X6Y20/F1;;1;X6Y20/SN20;X6Y20/SN20/F1;1;X6Y21/W220;X6Y21/W220/S121;1;X4Y21/X05;X4Y21/X05/W222;1;X4Y21/B7;X4Y21/B7/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexVal[2].hexChar[1]": {
          "hide_name": 0,
          "bits": [ 7639 ] ,
          "attributes": {
            "ROUTING": "X4Y21/Q2;;1;X4Y21/X01;X4Y21/X01/Q2;1;X4Y21/A7;X4Y21/A7/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "hdlname": "hexVal[2].converter hexChar"
          }
        },
        "charOutput_DFFRE_Q_1_D_LUT2_F_I0_LUT4_F_1_I2[3]": {
          "hide_name": 0,
          "bits": [ 7637 ] ,
          "attributes": {
            "ROUTING": "X5Y22/F7;;1;X5Y22/S270;X5Y22/S270/F7;1;X5Y22/D3;X5Y22/D3/S270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_1_D_LUT2_F_I0_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 7636 ] ,
          "attributes": {
            "ROUTING": "X4Y21/F7;;1;X4Y21/S100;X4Y21/S100/F7;1;X4Y22/E240;X4Y22/E240/S101;1;X5Y22/C3;X5Y22/C3/E241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_1_D_LUT2_F_I0_LUT4_F_1_I2[1]": {
          "hide_name": 0,
          "bits": [ 7634 ] ,
          "attributes": {
            "ROUTING": "X7Y20/D3;X7Y20/D3/X06;1;X7Y20/X06;X7Y20/X06/F1;1;X7Y20/C6;X7Y20/C6/X06;1;X7Y20/W130;X7Y20/W130/F1;1;X6Y20/W230;X6Y20/W230/W131;1;X5Y20/B2;X5Y20/B2/W231;1;X5Y21/S270;X5Y21/S270/W272;1;X5Y22/X04;X5Y22/X04/S271;1;X5Y22/B3;X5Y22/B3/X04;1;X7Y20/SN20;X7Y20/SN20/F1;1;X7Y19/W260;X7Y19/W260/N121;1;X6Y19/C1;X6Y19/C1/W261;1;X7Y20/F1;;1;X7Y20/S130;X7Y20/S130/F1;1;X7Y21/W270;X7Y21/W270/S131;1;X5Y21/W220;X5Y21/W220/W272;1;X4Y21/D6;X4Y21/D6/W221;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_1_D_LUT2_F_I0_LUT4_F_1_I2[0]": {
          "hide_name": 0,
          "bits": [ 7631 ] ,
          "attributes": {
            "ROUTING": "X5Y22/Q0;;1;X5Y22/N130;X5Y22/N130/Q0;1;X5Y22/A3;X5Y22/A3/N130;1",
            "hdlname": "hexVal[7].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_1_D_LUT2_F_I0_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 7628 ] ,
          "attributes": {
            "ROUTING": "X5Y21/F7;;1;X5Y21/N270;X5Y21/N270/F7;1;X5Y20/X04;X5Y20/X04/N271;1;X5Y20/D7;X5Y20/D7/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_1_D_LUT2_F_I0_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 7627 ] ,
          "attributes": {
            "ROUTING": "X5Y19/F6;;1;X5Y19/S130;X5Y19/S130/F6;1;X5Y20/C7;X5Y20/C7/S131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_1_D_LUT2_F_I0_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 7626 ] ,
          "attributes": {
            "ROUTING": "X4Y20/C7;X4Y20/C7/W261;1;X4Y21/C6;X4Y21/C6/W262;1;X6Y20/EW10;X6Y20/EW10/F6;1;X5Y20/B7;X5Y20/B7/W111;1;X6Y21/X05;X6Y21/X05/S261;1;X6Y21/C7;X6Y21/C7/X05;1;X6Y20/EW20;X6Y20/EW20/F6;1;X5Y20/W260;X5Y20/W260/W121;1;X4Y20/C4;X4Y20/C4/W261;1;X6Y20/F6;;1;X6Y20/S260;X6Y20/S260/F6;1;X6Y21/W260;X6Y21/W260/S261;1;X5Y21/C6;X5Y21/C6/W261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_1_D_LUT2_F_I0_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 7623 ] ,
          "attributes": {
            "ROUTING": "X3Y20/Q2;;1;X3Y20/E100;X3Y20/E100/Q2;1;X4Y20/E200;X4Y20/E200/E101;1;X5Y20/X01;X5Y20/X01/E201;1;X5Y20/A7;X5Y20/A7/X01;1",
            "hdlname": "hexVal[5].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/top.v:140.24-140.31",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_1_D_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 7620 ] ,
          "attributes": {
            "ROUTING": "X5Y22/F3;;1;X5Y22/B6;X5Y22/B6/F3;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput_DFFRE_Q_1_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 7619 ] ,
          "attributes": {
            "ROUTING": "X5Y20/F7;;1;X5Y20/S100;X5Y20/S100/F7;1;X5Y21/S200;X5Y21/S200/S101;1;X5Y22/X01;X5Y22/X01/S201;1;X5Y22/A6;X5Y22/A6/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput[1]": {
          "hide_name": 0,
          "bits": [ 7616 ] ,
          "attributes": {
            "ROUTING": "X7Y23/E130;X7Y23/E130/Q4;1;X8Y23/B0;X8Y23/B0/E131;1;X7Y23/Q4;;1;X7Y23/EW20;X7Y23/EW20/Q4;1;X8Y23/S820;X8Y23/S820/E121;1;X8Y26/S100;X8Y26/S100/N828;1;X8Y26/S210;X8Y26/S210/S100;1;X8Y26/A7;X8Y26/A7/S210;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te charOutput",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7614 ] ,
          "attributes": {
            "ROUTING": "X5Y22/F6;;1;X5Y22/SN20;X5Y22/SN20/F6;1;X5Y23/E220;X5Y23/E220/S121;1;X7Y23/D4;X7Y23/D4/E222;1;X7Y23/XD4;X7Y23/XD4/D4;1"
          }
        },
        "charOutput_DFFSE_Q_SET": {
          "hide_name": 0,
          "bits": [ 7611 ] ,
          "attributes": {
            "ROUTING": "X8Y23/LSR2;X8Y23/LSR2/X07;1;X7Y23/LSR2;X7Y23/LSR2/X07;1;X7Y22/S200;X7Y22/S200/W201;1;X7Y23/X07;X7Y23/X07/S201;1;X7Y23/LSR1;X7Y23/LSR1/X07;1;X8Y22/S200;X8Y22/S200/F0;1;X8Y23/X07;X8Y23/X07/S201;1;X8Y23/LSR1;X8Y23/LSR1/X07;1;X8Y22/F0;;1;X8Y22/W200;X8Y22/W200/F0;1;X7Y22/X05;X7Y22/X05/W201;1;X7Y22/LSR1;X7Y22/LSR1/X05;1"
          }
        },
        "charOutput[0]": {
          "hide_name": 0,
          "bits": [ 7608 ] ,
          "attributes": {
            "ROUTING": "X7Y22/EW20;X7Y22/EW20/Q3;1;X8Y22/S260;X8Y22/S260/E121;1;X8Y23/C0;X8Y23/C0/S261;1;X7Y22/Q3;;1;X7Y22/S800;X7Y22/S800/Q3;1;X7Y26/E230;X7Y26/E230/S804;1;X8Y26/X06;X8Y26/X06/E231;1;X8Y26/A4;X8Y26/A4/X06;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te charOutput",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 7606 ] ,
          "attributes": {
            "ROUTING": "X6Y21/F3;;1;X6Y21/E130;X6Y21/E130/F3;1;X7Y21/S230;X7Y21/S230/E131;1;X7Y22/B3;X7Y22/B3/S231;1;X7Y22/XD3;X7Y22/XD3/B3;1"
          }
        },
        "fc.clk": {
          "hide_name": 0,
          "bits": [ 7592 ] ,
          "attributes": {
            "ROUTING": "X5Y9/CLK0;X5Y9/CLK0/GB00;5;X12Y27/GB00;X11Y27/GBO0/GT00;5;X10Y27/CLK0;X10Y27/CLK0/GB00;5;X23Y1/SPINE8;X26Y9/SPINE8/PCLKR1;5;X3Y7/GT00;X3Y1/GT00/SPINE8;5;X3Y9/GBO0;X3Y9/GBO0/GT00;5;X4Y9/CLK0;X4Y9/CLK0/GB00;5;X6Y24/CLK2;X6Y24/CLK2/GB00;5;X6Y24/CLK0;X6Y24/CLK0/GB00;5;X7Y25/CLK1;X7Y25/CLK1/GB00;5;X5Y24/CLK1;X5Y24/CLK1/GB00;5;X3Y24/CLK1;X3Y24/CLK1/GB00;5;X11Y23/CLK1;X11Y23/CLK1/GB00;5;X11Y22/CLK0;X11Y22/CLK0/GB00;5;X8Y24/CLK2;X8Y24/CLK2/GB00;5;X8Y21/CLK0;X8Y21/CLK0/GB00;5;X8Y20/CLK1;X8Y20/CLK1/GB00;5;X8Y20/CLK2;X8Y20/CLK2/GB00;5;X8Y21/CLK2;X8Y21/CLK2/GB00;5;X8Y21/CLK1;X8Y21/CLK1/GB00;5;X8Y22/CLK0;X8Y22/CLK0/GB00;5;X11Y25/CLK2;X11Y25/CLK2/GB00;5;X9Y25/CLK1;X9Y25/CLK1/GB00;5;X8Y25/CLK2;X8Y25/CLK2/GB00;5;X9Y25/CLK2;X9Y25/CLK2/GB00;5;X7Y25/GB00;X7Y25/GBO0/GT00;5;X9Y25/CLK0;X9Y25/CLK0/GB00;5;X12Y25/GB00;X11Y25/GBO0/GT00;5;X10Y25/CLK0;X10Y25/CLK0/GB00;5;X6Y23/CLK1;X6Y23/CLK1/GB00;5;X1Y24/CLK2;X1Y24/CLK2/GB00;5;X1Y22/CLK2;X1Y22/CLK2/GB00;5;X2Y21/CLK0;X2Y21/CLK0/GB00;5;X4Y24/CLK0;X4Y24/CLK0/GB00;5;X4Y23/CLK2;X4Y23/CLK2/GB00;5;X3Y22/CLK1;X3Y22/CLK1/GB00;5;X3Y22/CLK0;X3Y22/CLK0/GB00;5;X3Y21/CLK2;X3Y21/CLK2/GB00;5;X2Y20/CLK2;X2Y20/CLK2/GB00;5;X1Y19/CLK2;X1Y19/CLK2/GB00;5;X1Y19/CLK0;X1Y19/CLK0/GB00;5;X1Y20/CLK2;X1Y20/CLK2/GB00;5;X1Y20/CLK1;X1Y20/CLK1/GB00;5;X1Y20/CLK0;X1Y20/CLK0/GB00;5;X2Y20/CLK0;X2Y20/CLK0/GB00;5;X2Y22/CLK2;X2Y22/CLK2/GB00;5;X2Y21/CLK1;X2Y21/CLK1/GB00;5;X1Y22/CLK0;X1Y22/CLK0/GB00;5;X1Y23/CLK1;X1Y23/CLK1/GB00;5;X1Y23/GB00;X3Y23/GBO0/GT00;5;X2Y23/CLK1;X2Y23/CLK1/GB00;5;X2Y24/CLK2;X2Y24/CLK2/GB00;5;X1Y24/CLK1;X1Y24/CLK1/GB00;5;X1Y24/CLK0;X1Y24/CLK0/GB00;5;X2Y21/CLK2;X2Y21/CLK2/GB00;5;X2Y24/CLK0;X2Y24/CLK0/GB00;5;X5Y24/GB00;X3Y24/GBO0/GT00;5;X4Y24/CLK2;X4Y24/CLK2/GB00;5;X10Y23/CLK2;X10Y23/CLK2/GB00;5;X10Y23/CLK1;X10Y23/CLK1/GB00;5;X9Y23/CLK1;X9Y23/CLK1/GB00;5;X8Y24/CLK1;X8Y24/CLK1/GB00;5;X12Y23/GB00;X11Y23/GBO0/GT00;5;X10Y23/CLK0;X10Y23/CLK0/GB00;5;X7Y24/CLK1;X7Y24/CLK1/GB00;5;X7Y24/CLK0;X7Y24/CLK0/GB00;5;X6Y24/GB00;X7Y24/GBO0/GT00;5;X7Y24/CLK2;X7Y24/CLK2/GB00;5;X10Y22/CLK2;X10Y22/CLK2/GB00;5;X10Y20/CLK0;X10Y20/CLK0/GB00;5;X9Y20/CLK0;X9Y20/CLK0/GB00;5;X3Y17/CLK2;X3Y17/CLK2/GB00;5;X3Y17/CLK0;X3Y17/CLK0/GB00;5;X3Y19/CLK1;X3Y19/CLK1/GB00;5;X5Y16/CLK0;X5Y16/CLK0/GB00;5;X6Y16/CLK1;X6Y16/CLK1/GB00;5;X6Y17/CLK2;X6Y17/CLK2/GB00;5;X5Y16/CLK2;X5Y16/CLK2/GB00;5;X4Y19/CLK1;X4Y19/CLK1/GB00;5;X4Y16/CLK0;X4Y16/CLK0/GB00;5;X5Y19/CLK0;X5Y19/CLK0/GB00;5;X4Y16/CLK1;X4Y16/CLK1/GB00;5;X4Y17/CLK0;X4Y17/CLK0/GB00;5;X5Y20/CLK2;X5Y20/CLK2/GB00;5;X5Y16/CLK1;X5Y16/CLK1/GB00;5;X4Y20/CLK1;X4Y20/CLK1/GB00;5;X3Y19/CLK2;X3Y19/CLK2/GB00;5;X4Y17/CLK1;X4Y17/CLK1/GB00;5;X3Y19/CLK0;X3Y19/CLK0/GB00;5;X3Y17/CLK1;X3Y17/CLK1/GB00;5;X4Y19/CLK2;X4Y19/CLK2/GB00;5;X4Y17/CLK2;X4Y17/CLK2/GB00;5;X10Y22/CLK0;X10Y22/CLK0/GB00;5;X13Y22/GB00;X11Y22/GBO0/GT00;5;X11Y22/CLK2;X11Y22/CLK2/GB00;5;X10Y21/CLK1;X10Y21/CLK1/GB00;5;X9Y21/CLK0;X9Y21/CLK0/GB00;5;X10Y21/CLK0;X10Y21/CLK0/GB00;5;X11Y17/CLK1;X11Y17/CLK1/GB00;5;X11Y17/CLK2;X11Y17/CLK2/GB00;5;X11Y19/CLK2;X11Y19/CLK2/GB00;5;X11Y20/CLK0;X11Y20/CLK0/GB00;5;X9Y22/CLK1;X9Y22/CLK1/GB00;5;X11Y20/CLK1;X11Y20/CLK1/GB00;5;X11Y21/CLK1;X11Y21/CLK1/GB00;5;X10Y20/GB00;X11Y20/GBO0/GT00;5;X11Y20/CLK2;X11Y20/CLK2/GB00;5;X12Y21/GB00;X11Y21/GBO0/GT00;5;X11Y21/CLK2;X11Y21/CLK2/GB00;5;X11Y19/CLK0;X11Y19/CLK0/GB00;5;X10Y19/CLK0;X10Y19/CLK0/GB00;5;X10Y19/CLK2;X10Y19/CLK2/GB00;5;X11Y19/GB00;X11Y19/GBO0/GT00;5;X10Y19/CLK1;X10Y19/CLK1/GB00;5;X9Y21/CLK1;X9Y21/CLK1/GB00;5;X9Y21/CLK2;X9Y21/CLK2/GB00;5;X6Y17/CLK0;X6Y17/CLK0/GB00;5;X6Y17/CLK1;X6Y17/CLK1/GB00;5;X7Y17/CLK0;X7Y17/CLK0/GB00;5;X6Y16/CLK0;X6Y16/CLK0/GB00;5;X2Y16/CLK1;X2Y16/CLK1/GB00;5;X3Y13/CLK1;X3Y13/CLK1/GB00;5;X3Y15/CLK1;X3Y15/CLK1/GB00;5;X4Y15/CLK0;X4Y15/CLK0/GB00;5;X4Y14/CLK0;X4Y14/CLK0/GB00;5;X1Y14/CLK0;X1Y14/CLK0/GB00;5;X1Y15/CLK0;X1Y15/CLK0/GB00;5;X3Y12/CLK1;X3Y12/CLK1/GB00;5;X5Y12/CLK1;X5Y12/CLK1/GB00;5;X2Y13/CLK2;X2Y13/CLK2/GB00;5;X4Y12/CLK2;X4Y12/CLK2/GB00;5;X3Y14/CLK2;X3Y14/CLK2/GB00;5;X5Y14/CLK2;X5Y14/CLK2/GB00;5;X5Y13/CLK1;X5Y13/CLK1/GB00;5;X2Y14/CLK0;X2Y14/CLK0/GB00;5;X4Y12/CLK0;X4Y12/CLK0/GB00;5;X1Y16/CLK1;X1Y16/CLK1/GB00;5;X4Y13/CLK0;X4Y13/CLK0/GB00;5;X3Y13/CLK0;X3Y13/CLK0/GB00;5;X5Y15/CLK0;X5Y15/CLK0/GB00;5;X1Y12/CLK0;X1Y12/CLK0/GB00;5;X1Y17/CLK1;X1Y17/CLK1/GB00;5;X3Y16/CLK1;X3Y16/CLK1/GB00;5;X4Y16/CLK2;X4Y16/CLK2/GB00;5;X3Y15/CLK0;X3Y15/CLK0/GB00;5;X2Y15/CLK1;X2Y15/CLK1/GB00;5;X2Y12/CLK2;X2Y12/CLK2/GB00;5;X9Y16/CLK0;X9Y16/CLK0/GB00;5;X6Y13/CLK2;X6Y13/CLK2/GB00;5;X6Y13/CLK0;X6Y13/CLK0/GB00;5;X6Y15/CLK1;X6Y15/CLK1/GB00;5;X7Y15/CLK2;X7Y15/CLK2/GB00;5;X7Y15/CLK1;X7Y15/CLK1/GB00;5;X8Y13/CLK1;X8Y13/CLK1/GB00;5;X8Y13/CLK0;X8Y13/CLK0/GB00;5;X8Y14/CLK1;X8Y14/CLK1/GB00;5;X7Y15/CLK0;X7Y15/CLK0/GB00;5;X8Y14/CLK2;X8Y14/CLK2/GB00;5;X7Y13/CLK2;X7Y13/CLK2/GB00;5;X7Y14/CLK0;X7Y14/CLK0/GB00;5;X7Y14/CLK2;X7Y14/CLK2/GB00;5;X7Y12/CLK2;X7Y12/CLK2/GB00;5;X7Y12/CLK1;X7Y12/CLK1/GB00;5;X6Y12/CLK2;X6Y12/CLK2/GB00;5;X7Y12/GB00;X7Y12/GBO0/GT00;5;X6Y12/CLK0;X6Y12/CLK0/GB00;5;X7Y16/CLK2;X7Y16/CLK2/GB00;5;X7Y16/CLK1;X7Y16/CLK1/GB00;5;X6Y16/CLK2;X6Y16/CLK2/GB00;5;X7Y16/CLK0;X7Y16/CLK0/GB00;5;X8Y16/CLK0;X8Y16/CLK0/GB00;5;X6Y15/CLK0;X6Y15/CLK0/GB00;5;X2Y16/CLK2;X2Y16/CLK2/GB00;5;X2Y15/CLK0;X2Y15/CLK0/GB00;5;X4Y15/CLK2;X4Y15/CLK2/GB00;5;X4Y14/CLK1;X4Y14/CLK1/GB00;5;X1Y14/CLK2;X1Y14/CLK2/GB00;5;X5Y12/CLK0;X5Y12/CLK0/GB00;5;X1Y15/CLK1;X1Y15/CLK1/GB00;5;X3Y12/CLK0;X3Y12/CLK0/GB00;5;X2Y13/CLK0;X2Y13/CLK0/GB00;5;X5Y12/CLK2;X5Y12/CLK2/GB00;5;X3Y14/CLK1;X3Y14/CLK1/GB00;5;X5Y14/CLK0;X5Y14/CLK0/GB00;5;X5Y13/CLK2;X5Y13/CLK2/GB00;5;X5Y14/GB00;X3Y14/GBO0/GT00;5;X2Y14/CLK1;X2Y14/CLK1/GB00;5;X4Y12/CLK1;X4Y12/CLK1/GB00;5;X1Y16/CLK0;X1Y16/CLK0/GB00;5;X4Y13/CLK1;X4Y13/CLK1/GB00;5;X2Y12/CLK0;X2Y12/CLK0/GB00;5;X3Y13/GBO0;X3Y13/GBO0/GT00;5;X3Y13/CLK2;X3Y13/CLK2/GB00;5;X5Y15/CLK1;X5Y15/CLK1/GB00;5;X1Y12/CLK1;X1Y12/CLK1/GB00;5;X1Y17/CLK0;X1Y17/CLK0/GB00;5;X2Y16/GB00;X3Y16/GBO0/GT00;5;X3Y16/CLK0;X3Y16/CLK0/GB00;5;X3Y15/CLK2;X3Y15/CLK2/GB00;5;X4Y15/GB00;X3Y15/GBO0/GT00;5;X2Y15/CLK2;X2Y15/CLK2/GB00;5;X2Y12/GB00;X3Y12/GBO0/GT00;5;X2Y12/CLK1;X2Y12/CLK1/GB00;5;X9Y16/CLK1;X9Y16/CLK1/GB00;5;X9Y13/CLK0;X9Y13/CLK0/GB00;5;X9Y13/CLK2;X9Y13/CLK2/GB00;5;X6Y13/GB00;X7Y13/GBO0/GT00;5;X9Y13/CLK1;X9Y13/CLK1/GB00;5;X9Y14/CLK1;X9Y14/CLK1/GB00;5;X7Y14/GB00;X7Y14/GBO0/GT00;5;X9Y14/CLK2;X9Y14/CLK2/GB00;5;X10Y14/CLK0;X10Y14/CLK0/GB00;5;X10Y14/CLK2;X10Y14/CLK2/GB00;5;X11Y14/CLK2;X11Y14/CLK2/GB00;5;X11Y13/CLK2;X11Y13/CLK2/GB00;5;X10Y14/CLK1;X10Y14/CLK1/GB00;5;X11Y13/CLK1;X11Y13/CLK1/GB00;5;X11Y13/CLK0;X11Y13/CLK0/GB00;5;X10Y14/GB00;X11Y14/GBO0/GT00;5;X11Y14/CLK0;X11Y14/CLK0/GB00;5;X11Y15/CLK0;X11Y15/CLK0/GB00;5;X11Y15/CLK1;X11Y15/CLK1/GB00;5;X11Y15/CLK2;X11Y15/CLK2/GB00;5;X10Y15/CLK2;X10Y15/CLK2/GB00;5;X11Y13/GB00;X11Y13/GBO0/GT00;5;X10Y13/CLK0;X10Y13/CLK0/GB00;5;X10Y15/CLK0;X10Y15/CLK0/GB00;5;X13Y15/GB00;X11Y15/GBO0/GT00;5;X10Y15/CLK1;X10Y15/CLK1/GB00;5;X5Y22/CLK0;X5Y22/CLK0/GB00;5;X7Y20/CLK2;X7Y20/CLK2/GB00;5;X6Y19/CLK2;X6Y19/CLK2/GB00;5;X6Y21/CLK0;X6Y21/CLK0/GB00;5;X5Y22/CLK1;X5Y22/CLK1/GB00;5;X3Y20/CLK0;X3Y20/CLK0/GB00;5;X7Y21/CLK1;X7Y21/CLK1/GB00;5;X7Y21/CLK2;X7Y21/CLK2/GB00;5;X5Y20/CLK1;X5Y20/CLK1/GB00;5;X3Y20/CLK1;X3Y20/CLK1/GB00;5;X4Y21/CLK0;X4Y21/CLK0/GB00;5;X3Y21/CLK1;X3Y21/CLK1/GB00;5;X4Y21/CLK2;X4Y21/CLK2/GB00;5;X4Y22/CLK2;X4Y22/CLK2/GB00;5;X4Y22/CLK1;X4Y22/CLK1/GB00;5;X4Y22/CLK0;X4Y22/CLK0/GB00;5;X6Y22/CLK2;X6Y22/CLK2/GB00;5;X5Y21/CLK0;X5Y21/CLK0/GB00;5;X4Y22/GB00;X3Y22/GBO0/GT00;5;X5Y22/CLK2;X5Y22/CLK2/GB00;5;X7Y22/CLK2;X7Y22/CLK2/GB00;5;X7Y22/CLK0;X7Y22/CLK0/GB00;5;X6Y22/CLK1;X6Y22/CLK1/GB00;5;X4Y21/CLK1;X4Y21/CLK1/GB00;5;X4Y19/CLK0;X4Y19/CLK0/GB00;5;X5Y21/CLK1;X5Y21/CLK1/GB00;5;X0Y21/GB00;X3Y21/GBO0/GT00;5;X5Y21/CLK2;X5Y21/CLK2/GB00;5;X2Y20/GB00;X3Y20/GBO0/GT00;5;X4Y20/CLK0;X4Y20/CLK0/GB00;5;X7Y21/GB00;X7Y21/GBO0/GT00;5;X6Y21/CLK2;X6Y21/CLK2/GB00;5;X6Y22/CLK0;X6Y22/CLK0/GB00;5;X7Y20/GB00;X7Y20/GBO0/GT00;5;X6Y20/CLK1;X6Y20/CLK1/GB00;5;X7Y19/CLK2;X7Y19/CLK2/GB00;5;X6Y19/CLK1;X6Y19/CLK1/GB00;5;X5Y19/CLK2;X5Y19/CLK2/GB00;5;X2Y19/GB00;X3Y19/GBO0/GT00;5;X5Y19/CLK1;X5Y19/CLK1/GB00;5;X5Y17/CLK0;X5Y17/CLK0/GB00;5;X6Y19/GB00;X7Y19/GBO0/GT00;5;X7Y19/CLK0;X7Y19/CLK0/GB00;5;X3Y23/GT00;X3Y19/GT00/SPINE16;5;X5Y17/GB00;X3Y17/GBO0/GT00;5;X5Y17/CLK1;X5Y17/CLK1/GB00;5;X10Y17/GB00;X11Y17/GBO0/GT00;5;X10Y17/CLK1;X10Y17/CLK1/GB00;5;X9Y15/CLK0;X9Y15/CLK0/GB00;5;X10Y16/CLK1;X10Y16/CLK1/GB00;5;X10Y16/CLK2;X10Y16/CLK2/GB00;5;X9Y17/CLK0;X9Y17/CLK0/GB00;5;X8Y17/CLK1;X8Y17/CLK1/GB00;5;X8Y17/CLK2;X8Y17/CLK2/GB00;5;X7Y17/CLK1;X7Y17/CLK1/GB00;5;X9Y17/GB00;X7Y17/GBO0/GT00;5;X9Y17/CLK2;X9Y17/CLK2/GB00;5;X11Y24/GT00;X11Y19/GT00/SPINE16;5;X13Y16/GB00;X11Y16/GBO0/GT00;5;X10Y16/CLK0;X10Y16/CLK0/GB00;5;X9Y15/CLK1;X9Y15/CLK1/GB00;5;X7Y15/GB00;X7Y15/GBO0/GT00;5;X8Y15/CLK1;X8Y15/CLK1/GB00;5;X8Y16/CLK1;X8Y16/CLK1/GB00;5;X8Y16/GB00;X7Y16/GBO0/GT00;5;X8Y16/CLK2;X8Y16/CLK2/GB00;5;X8Y23/CLK2;X8Y23/CLK2/GB00;5;X7Y23/CLK1;X7Y23/CLK1/GB00;5;X8Y23/CLK1;X8Y23/CLK1/GB00;5;X9Y23/GB00;X7Y23/GBO0/GT00;5;X7Y23/CLK2;X7Y23/CLK2/GB00;5;X27Y9/SPINE16;X27Y9/SPINE16/PCLKR1;5;X7Y21/GT00;X7Y19/GT00/SPINE16;5;X8Y22/GB00;X7Y22/GBO0/GT00;5;X7Y22/CLK1;X7Y22/CLK1/GB00;5;X27Y9/PCLKR1;;5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/arbiter/text.v:4.11-4.14",
            "hdlname": "te clk"
          }
        },
        "charOutput_DFFSE_Q_CE[3]": {
          "hide_name": 0,
          "bits": [ 7590 ] ,
          "attributes": {
            "ROUTING": "X8Y23/CE1;X8Y23/CE1/X06;1;X7Y23/CE2;X7Y23/CE2/X06;1;X8Y22/W270;X8Y22/W270/F7;1;X7Y22/X08;X7Y22/X08/W271;1;X7Y22/CE1;X7Y22/CE1/X08;1;X8Y23/CE2;X8Y23/CE2/X06;1;X7Y22/S270;X7Y22/S270/W271;1;X8Y22/S270;X8Y22/S270/F7;1;X8Y23/X06;X8Y23/X06/S271;1;X7Y23/X06;X7Y23/X06/S271;1;X7Y22/S240;X7Y22/S240/W101;1;X7Y23/X05;X7Y23/X05/S241;1;X7Y23/CE1;X7Y23/CE1/X05;1;X8Y22/F7;;1;X8Y22/W100;X8Y22/W100/F7;1;X8Y22/D0;X8Y22/D0/W100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 10701 ] ,
          "attributes": {
            "ROUTING": "X4Y9/BSRAMADB1A1;X6Y9/A1/E272;1;X5Y9/C4;X5Y9/C4/E241;1;X4Y9/BSRAMADA2C6;X5Y9/C6/E241;1;X5Y9/A0;X5Y9/A0/E271;1;X10Y27/CE0;X10Y27/CE0/VCC;1;X4Y9/BSRAMAD3C7;X5Y9/C7/E241;1;X0Y0/W240;X0Y0/W240/VCC;1;X0Y0/C4;X0Y0/C4/E241;1;X6Y9/E200;X6Y9/E200/VCC;1;X6Y9/A2;X6Y9/A2/E200;1;X10Y27/CE1;X10Y27/CE1/VCC;1;X4Y9/E240;X4Y9/E240/VCC;1;X4Y9/BSRAMADA1C5;X5Y9/C5/E241;1;X4Y9/BSRAMADB3A3;X6Y9/A3/E272;1;X0Y0/VCC;;1;X4Y9/E270;X4Y9/E270/VCC;1;X4Y9/BSRAMADB0A0;X6Y9/A0/E272;1"
          }
        }
      }
    }
  }
}
