# //  Questa Sim-64
# //  Version 2022.2 linux_x86_64 Apr 25 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 08:56:35 on Jan 26,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(26): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(32): (vcom-1136) Unknown identifier "i_Carry".
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(32): (vcom-1024) Individually associated formal "o_Carry" must be identified with a locally static name.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(33): Signal [mode OUT port] "o_Sum" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(32): (vcom-1454) Formal "o_Carry" of mode OUT cannot be associated with an expression.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(35): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(33): (vcom-1035) Formal port "i_Carry" has OPEN or no actual associated with it.
# ** Note: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(37): VHDL Compiler exiting
# End time: 08:56:35 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 08:57:51 on Jan 26,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(26): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(32): (vcom-1136) Unknown identifier "i_Carry".
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(32): (vcom-1024) Individually associated formal "o_Carry" must be identified with a locally static name.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(32): (vcom-1454) Formal "o_Carry" of mode OUT cannot be associated with an expression.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(35): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(33): (vcom-1035) Formal port "i_Carry" has OPEN or no actual associated with it.
# ** Note: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(37): VHDL Compiler exiting
# End time: 08:57:51 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 08:59:03 on Jan 26,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(26): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(32): (vcom-1136) Unknown identifier "i_Carry".
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(32): (vcom-1024) Individually associated formal "o_Carry" must be identified with a locally static name.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(32): (vcom-1454) Formal "o_Carry" of mode OUT cannot be associated with an expression.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(35): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(33): (vcom-1035) Formal port "i_Carry" has OPEN or no actual associated with it.
# ** Note: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(37): VHDL Compiler exiting
# End time: 08:59:03 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:00:45 on Jan 26,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(29): near ";": (vcom-1576) expecting ',' or ')'.
# ** Note: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(39): VHDL Compiler exiting
# End time: 09:00:45 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:01:01 on Jan 26,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(29): (vcom-1136) Unknown identifier "i_Carry".
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(33): (vcom-1136) Unknown identifier "i_Carry".
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(32): (vcom-1024) Individually associated formal "o_Carry" must be identified with a locally static name.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(29): (vcom-1484) Unknown formal identifier "i_C".
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(33): (vcom-1484) Unknown formal identifier "s_Carry".
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(35): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(34): (vcom-1035) Formal port "i_Carry" has OPEN or no actual associated with it.
# ** Note: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(39): VHDL Compiler exiting
# End time: 09:01:01 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:01:50 on Jan 26,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(32): (vcom-1024) Individually associated formal "s_Carry" must be identified with a locally static name.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(29): (vcom-1484) Unknown formal identifier "i_C".
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(32): (vcom-1484) Unknown formal identifier "s_Carry".
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(33): (vcom-1484) Unknown formal identifier "s_Carry".
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(35): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(34): (vcom-1035) Formal port "i_Carry" has OPEN or no actual associated with it.
# ** Note: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(39): VHDL Compiler exiting
# End time: 09:01:50 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:02:19 on Jan 26,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(32): (vcom-1024) Individually associated formal "s_Carry" must be identified with a locally static name.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(33): (vcom-1024) Individually associated formal "s_Carry" must be identified with a locally static name.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(29): (vcom-1484) Unknown formal identifier "i_C".
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(32): (vcom-1484) Unknown formal identifier "s_Carry".
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(35): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(34): (vcom-1035) Formal port "i_Carry" has OPEN or no actual associated with it.
# ** Note: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(39): VHDL Compiler exiting
# End time: 09:02:19 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:02:52 on Jan 26,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(33): (vcom-1025) Formal "s_Carry" has already been associated (in whole) at line 32.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(29): (vcom-1484) Unknown formal identifier "i_C".
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(32): (vcom-1484) Unknown formal identifier "s_Carry".
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(33): (vcom-1484) Unknown formal identifier "s_Carry".
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(35): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(34): (vcom-1035) Formal port "i_Carry" has OPEN or no actual associated with it.
# ** Note: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(39): VHDL Compiler exiting
# End time: 09:02:52 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:03:13 on Jan 26,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(33): (vcom-1025) Formal "s_Carry" has already been associated (in whole) at line 32.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(29): (vcom-1484) Unknown formal identifier "i_C".
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(32): (vcom-1484) Unknown formal identifier "s_Carry".
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(33): (vcom-1484) Unknown formal identifier "s_Carry".
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(35): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(34): (vcom-1035) Formal port "i_Carry" has OPEN or no actual associated with it.
# ** Note: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(39): VHDL Compiler exiting
# End time: 09:03:13 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:03:17 on Jan 26,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(33): (vcom-1025) Formal "s_Carry" has already been associated (in whole) at line 32.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(32): (vcom-1484) Unknown formal identifier "s_Carry".
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(33): (vcom-1484) Unknown formal identifier "s_Carry".
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(35): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Note: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(39): VHDL Compiler exiting
# End time: 09:03:17 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:03:52 on Jan 26,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(35): No attribute specification with designator "o_Carry" decorates signal [mode OUT port] "o_Sum".
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(35): near "=>": (vcom-1576) expecting ',' or ')'.
# ** Note: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(39): VHDL Compiler exiting
# End time: 09:03:52 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:04:35 on Jan 26,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(33): (vcom-1025) Formal "s_Carry" has already been associated (in whole) at line 32.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(32): (vcom-1484) Unknown formal identifier "s_Carry".
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(33): (vcom-1484) Unknown formal identifier "s_Carry".
# ** Note: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(39): VHDL Compiler exiting
# End time: 09:04:35 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:05:27 on Jan 26,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(32): (vcom-1024) Individually associated formal "o_Carry" must be identified with a locally static name.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(35): (vcom-1025) Formal "o_Carry" has already been associated (individually) at line 32.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(33): (vcom-1484) Unknown formal identifier "s_Carry".
# ** Note: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(39): VHDL Compiler exiting
# End time: 09:05:27 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:13:55 on Jan 26,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(26): Target type ieee.std_logic_1164.STD_ULOGIC in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(27): Cannot resolve indexed name (type ieee.std_logic_1164.STD_ULOGIC) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(32): (vcom-1035) Formal port "i_Carry" has OPEN or no actual associated with it.
# ** Note: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(36): VHDL Compiler exiting
# End time: 09:13:55 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:14:28 on Jan 26,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(32): (vcom-1035) Formal port "i_Carry" has OPEN or no actual associated with it.
# ** Note: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(36): VHDL Compiler exiting
# End time: 09:14:28 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab1/Adder/tb_FullAdder.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:17:50 on Jan 26,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab1/Adder/tb_FullAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/tb_FullAdder.vhd(5): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Compiling entity tb_FullAdder
# -- Compiling architecture mixed of tb_FullAdder
# End time: 09:17:50 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:17:51 on Jan 26,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# End time: 09:17:51 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab1/Adder/tb_FullAdder.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:17:52 on Jan 26,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab1/Adder/tb_FullAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/tb_FullAdder.vhd(5): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Compiling entity tb_FullAdder
# -- Compiling architecture mixed of tb_FullAdder
# End time: 09:17:52 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab1/Adder/tb_RippleCarryAdder.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:17:55 on Jan 26,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab1/Adder/tb_RippleCarryAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# ** Warning: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/tb_RippleCarryAdder.vhd(6): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Compiling entity tb_RippleCarryAdder
# -- Compiling architecture mixed of tb_RippleCarryAdder
# End time: 09:17:55 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab1/Adder/xorg2.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:17:56 on Jan 26,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab1/Adder/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 09:17:56 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab1/Adder/andg2.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:17:57 on Jan 26,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab1/Adder/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 09:17:57 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab1/Adder/FullAdder.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:17:57 on Jan 26,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab1/Adder/FullAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture structure of FULLAdder
# End time: 09:17:58 on Jan 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab1/Adder/invg.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:17:58 on Jan 26,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab1/Adder/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 09:17:58 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab1/Adder/org2.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:17:59 on Jan 26,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab1/Adder/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 09:17:59 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:17:59 on Jan 26,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# End time: 09:17:59 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_ripplecarryadder
# vsim work.tb_ripplecarryadder 
# Start time: 09:18:11 on Jan 26,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /home/tvgaul/Documents/CPRE 381/Lab1/Adder/tb_RippleCarryAdder.vhd(46): (vopt-1270) Bad default binding for component instance "DUT0: RippleCarryAdder".
#  (Component port "o_C" is not on the entity.)
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 09:18:11 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab1/Adder/tb_FullAdder.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:18:59 on Jan 26,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab1/Adder/tb_FullAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/tb_FullAdder.vhd(5): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Compiling entity tb_FullAdder
# -- Compiling architecture mixed of tb_FullAdder
# End time: 09:18:59 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab1/Adder/tb_RippleCarryAdder.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:19:01 on Jan 26,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab1/Adder/tb_RippleCarryAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# ** Warning: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/tb_RippleCarryAdder.vhd(6): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Compiling entity tb_RippleCarryAdder
# -- Compiling architecture mixed of tb_RippleCarryAdder
# End time: 09:19:01 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.tb_ripplecarryadder
# vsim work.tb_ripplecarryadder 
# Start time: 09:19:14 on Jan 26,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(27): (vopt-1152) Index value 32 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(30): (vopt-1152) Index value 32 is out of index range 31 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd(33): Vopt Compiler exiting
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=0.
# Error loading design
# End time: 09:19:15 on Jan 26,2023, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work {/home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd}
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:22:57 on Jan 26,2023
# vcom -reportprogress 300 -work work /home/tvgaul/Documents/CPRE 381/Lab1/Adder/RippleCarryAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# End time: 09:22:57 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_ripplecarryadder
# vsim work.tb_ripplecarryadder 
# Start time: 09:23:08 on Jan 26,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_ripplecarryadder(mixed)#1
# Loading work.ripplecarryadder(structural)#1
do tb_RippleCarryAdder.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:23:17 on Jan 26,2023
# vcom -reportprogress 300 -2008 FullAdder.vhd RippleCarryAdder.vhd andg2.vhd invg.vhd org2.vhd tb_FullAdder.vhd tb_RippleCarryAdder.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture structure of FULLAdder
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_FullAdder
# -- Compiling architecture mixed of tb_FullAdder
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_RippleCarryAdder
# -- Compiling architecture mixed of tb_RippleCarryAdder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 09:23:17 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:23:17 on Jan 26,2023, Elapsed time: 0:00:09
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_RippleCarryAdder 
# Start time: 09:23:17 on Jan 26,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_ripplecarryadder(mixed)#1
# Loading work.ripplecarryadder(structural)#1
# Loading work.fulladder(structure)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# 0 ns
# 53 ns
do tb_RippleCarryAdder.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:35:46 on Jan 26,2023
# vcom -reportprogress 300 -2008 FullAdder.vhd RippleCarryAdder.vhd andg2.vhd invg.vhd org2.vhd tb_FullAdder.vhd tb_RippleCarryAdder.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture structure of FULLAdder
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_FullAdder
# -- Compiling architecture mixed of tb_FullAdder
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_RippleCarryAdder
# -- Compiling architecture mixed of tb_RippleCarryAdder
# ** Error: tb_RippleCarryAdder.vhd(62): Illegal target for signal assignment.
# ** Error: tb_RippleCarryAdder.vhd(62): (vcom-1136) Unknown identifier "i_Carry".
# ** Error: tb_RippleCarryAdder.vhd(64): near "11111111111111111111": (vcom-119) Integer value exceeds INTEGER'high.
# ** Error: tb_RippleCarryAdder.vhd(64): Integer literal -1773790777 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: tb_RippleCarryAdder.vhd(65): Integer literal 1 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: tb_RippleCarryAdder.vhd(67): VHDL Compiler exiting
# End time: 09:35:46 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_RippleCarryAdder.do line 2
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 *.vhd"
do tb_RippleCarryAdder.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:36:43 on Jan 26,2023
# vcom -reportprogress 300 -2008 FullAdder.vhd RippleCarryAdder.vhd andg2.vhd invg.vhd org2.vhd tb_FullAdder.vhd tb_RippleCarryAdder.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture structure of FULLAdder
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_FullAdder
# -- Compiling architecture mixed of tb_FullAdder
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_RippleCarryAdder
# -- Compiling architecture mixed of tb_RippleCarryAdder
# ** Error: tb_RippleCarryAdder.vhd(62): Illegal target for signal assignment.
# ** Error: tb_RippleCarryAdder.vhd(62): (vcom-1136) Unknown identifier "i_Carry".
# ** Error: tb_RippleCarryAdder.vhd(64): near "1000000000000000": (vcom-119) Integer value exceeds INTEGER'high.
# ** Error: tb_RippleCarryAdder.vhd(64): Integer literal 1410065408 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: tb_RippleCarryAdder.vhd(65): near "1000000000000000": (vcom-119) Integer value exceeds INTEGER'high.
# ** Error: tb_RippleCarryAdder.vhd(65): Integer literal 1410065408 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: tb_RippleCarryAdder.vhd(67): VHDL Compiler exiting
# End time: 09:36:43 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_RippleCarryAdder.do line 2
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 *.vhd"
do tb_RippleCarryAdder.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:37:13 on Jan 26,2023
# vcom -reportprogress 300 -2008 FullAdder.vhd RippleCarryAdder.vhd andg2.vhd invg.vhd org2.vhd tb_FullAdder.vhd tb_RippleCarryAdder.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture structure of FULLAdder
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_FullAdder
# -- Compiling architecture mixed of tb_FullAdder
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_RippleCarryAdder
# -- Compiling architecture mixed of tb_RippleCarryAdder
# ** Error: tb_RippleCarryAdder.vhd(62): (vcom-1136) Unknown identifier "S".
# ** Error: tb_RippleCarryAdder.vhd(62): (vcom-1136) Unknown identifier "inCarry".
# ** Error: tb_RippleCarryAdder.vhd(62): near "<=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: tb_RippleCarryAdder.vhd(64): near "1000000000000000": (vcom-119) Integer value exceeds INTEGER'high.
# ** Error: tb_RippleCarryAdder.vhd(64): Integer literal 1410065408 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: tb_RippleCarryAdder.vhd(65): near "1000000000000000": (vcom-119) Integer value exceeds INTEGER'high.
# ** Error: tb_RippleCarryAdder.vhd(65): Integer literal 1410065408 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: tb_RippleCarryAdder.vhd(67): VHDL Compiler exiting
# End time: 09:37:13 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_RippleCarryAdder.do line 2
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 *.vhd"
do tb_RippleCarryAdder.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:37:22 on Jan 26,2023
# vcom -reportprogress 300 -2008 FullAdder.vhd RippleCarryAdder.vhd andg2.vhd invg.vhd org2.vhd tb_FullAdder.vhd tb_RippleCarryAdder.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture structure of FULLAdder
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_FullAdder
# -- Compiling architecture mixed of tb_FullAdder
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_RippleCarryAdder
# -- Compiling architecture mixed of tb_RippleCarryAdder
# ** Error: tb_RippleCarryAdder.vhd(62): Integer literal 1 is not of type ieee.std_logic_1164.STD_LOGIC.
# ** Error: tb_RippleCarryAdder.vhd(64): near "1000000000000000": (vcom-119) Integer value exceeds INTEGER'high.
# ** Error: tb_RippleCarryAdder.vhd(64): Integer literal 1410065408 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: tb_RippleCarryAdder.vhd(65): near "1000000000000000": (vcom-119) Integer value exceeds INTEGER'high.
# ** Error: tb_RippleCarryAdder.vhd(65): Integer literal 1410065408 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: tb_RippleCarryAdder.vhd(67): VHDL Compiler exiting
# End time: 09:37:22 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_RippleCarryAdder.do line 2
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 *.vhd"
do tb_RippleCarryAdder.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:37:46 on Jan 26,2023
# vcom -reportprogress 300 -2008 FullAdder.vhd RippleCarryAdder.vhd andg2.vhd invg.vhd org2.vhd tb_FullAdder.vhd tb_RippleCarryAdder.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture structure of FULLAdder
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_FullAdder
# -- Compiling architecture mixed of tb_FullAdder
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_RippleCarryAdder
# -- Compiling architecture mixed of tb_RippleCarryAdder
# ** Error: tb_RippleCarryAdder.vhd(62): Integer literal 1 is not of type ieee.std_logic_1164.STD_LOGIC.
# ** Error: tb_RippleCarryAdder.vhd(64): near "100000000000000": (vcom-119) Integer value exceeds INTEGER'high.
# ** Error: tb_RippleCarryAdder.vhd(64): Integer literal 1410065408 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: tb_RippleCarryAdder.vhd(65): near "100000000000000": (vcom-119) Integer value exceeds INTEGER'high.
# ** Error: tb_RippleCarryAdder.vhd(65): Integer literal 1410065408 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: tb_RippleCarryAdder.vhd(67): VHDL Compiler exiting
# End time: 09:37:46 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_RippleCarryAdder.do line 2
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 *.vhd"
do tb_RippleCarryAdder.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:39:20 on Jan 26,2023
# vcom -reportprogress 300 -2008 FullAdder.vhd RippleCarryAdder.vhd andg2.vhd invg.vhd org2.vhd tb_FullAdder.vhd tb_RippleCarryAdder.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture structure of FULLAdder
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_FullAdder
# -- Compiling architecture mixed of tb_FullAdder
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_RippleCarryAdder
# -- Compiling architecture mixed of tb_RippleCarryAdder
# ** Error: tb_RippleCarryAdder.vhd(62): Integer literal 1 is not of type ieee.std_logic_1164.STD_LOGIC.
# ** Error (suppressible): tb_RippleCarryAdder.vhd(64): (vcom-1272) Length of expected is 32; length of actual is 36.
# ** Error (suppressible): tb_RippleCarryAdder.vhd(65): (vcom-1272) Length of expected is 32; length of actual is 4.
# ** Note: tb_RippleCarryAdder.vhd(67): VHDL Compiler exiting
# End time: 09:39:20 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_RippleCarryAdder.do line 2
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 *.vhd"
do tb_RippleCarryAdder.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:39:56 on Jan 26,2023
# vcom -reportprogress 300 -2008 FullAdder.vhd RippleCarryAdder.vhd andg2.vhd invg.vhd org2.vhd tb_FullAdder.vhd tb_RippleCarryAdder.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture structure of FULLAdder
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_FullAdder
# -- Compiling architecture mixed of tb_FullAdder
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_RippleCarryAdder
# -- Compiling architecture mixed of tb_RippleCarryAdder
# ** Error: tb_RippleCarryAdder.vhd(62): Integer literal 1 is not of type ieee.std_logic_1164.STD_LOGIC.
# ** Note: tb_RippleCarryAdder.vhd(67): VHDL Compiler exiting
# End time: 09:39:56 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_RippleCarryAdder.do line 2
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 *.vhd"
do tb_RippleCarryAdder.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:40:14 on Jan 26,2023
# vcom -reportprogress 300 -2008 FullAdder.vhd RippleCarryAdder.vhd andg2.vhd invg.vhd org2.vhd tb_FullAdder.vhd tb_RippleCarryAdder.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture structure of FULLAdder
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_FullAdder
# -- Compiling architecture mixed of tb_FullAdder
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_RippleCarryAdder
# -- Compiling architecture mixed of tb_RippleCarryAdder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 09:40:14 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:40:14 on Jan 26,2023, Elapsed time: 0:16:57
# Errors: 7, Warnings: 1
# vsim -voptargs="+acc" work.tb_RippleCarryAdder 
# Start time: 09:40:14 on Jan 26,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_ripplecarryadder(mixed)#1
# Loading work.ripplecarryadder(structural)#1
# Loading work.fulladder(structure)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# 0 ns
# 53 ns
do tb_RippleCarryAdder.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:41:11 on Jan 26,2023
# vcom -reportprogress 300 -2008 FullAdder.vhd RippleCarryAdder.vhd andg2.vhd invg.vhd org2.vhd tb_FullAdder.vhd tb_RippleCarryAdder.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture structure of FULLAdder
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_FullAdder
# -- Compiling architecture mixed of tb_FullAdder
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_RippleCarryAdder
# -- Compiling architecture mixed of tb_RippleCarryAdder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 09:41:12 on Jan 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 09:41:12 on Jan 26,2023, Elapsed time: 0:00:58
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_RippleCarryAdder 
# Start time: 09:41:12 on Jan 26,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_ripplecarryadder(mixed)#1
# Loading work.ripplecarryadder(structural)#1
# Loading work.fulladder(structure)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# 0 ns
# 84 ns
# End time: 10:27:09 on Jan 26,2023, Elapsed time: 0:45:57
# Errors: 0, Warnings: 0
