<html>
<head>
<title>Search Words List</title>
<meta http-equiv="content-type" content="text/html; charset=gb2312">
<meta name="generator" content="RoboHelp by eHelp Corporation   www.ehelp.com">
<meta name "description" content="WebHelp 5.10">
<base target="bsscright">
<style>
<!--
body {margin-left:1pt; margin-top:1pt; margin-right:1pt;font-family:"宋体"; font-size:9pt;}

A:link {font-family:"宋体"; font-size:9pt; color:#000000;  font-style:normal;  text-decoration:none; }
A:visited {font-family:"宋体"; font-size:9pt; color:#000000; font-style:normal;  text-decoration:none; }
A:active {background-color:#cccccc;}
A:hover {font-family:"宋体"; font-size:9pt; color:#007f00; font-style:normal;  text-decoration:underline; }

.tabs {background-color:#c0c0c0;}
.ftsheader {margin-left:10pt; margin-top:0pt;}
.ftsbody {margin-left:10pt; margin-top:0pt;}
.inactive {color:#666666;}
.ftsheader {background-color:Silver; } 

body {background-color:White; } 
p {color:Black; } p {font-family:sans-serif; } p {font-size:small; } p {font-style:Normal; } p {text-decoration:none; } 
A:link {color:Black; } A:link {font-family:sans-serif; } A:link {font-size:small; } A:link {font-style:Normal; } A:link {text-decoration:none; } 
A:visited {color:Black; } A:visited {font-family:sans-serif; } A:visited {font-size:small; } A:visited {font-style:Normal; } A:visited {text-decoration:none; } 
A:active {background-color:Silver; } 
A:hover {color:Blue; } A:hover {font-family:sans-serif; } A:hover {font-size:small; } A:hover {font-style:Normal; } A:hover {text-decoration:underline; } 

-->
</style>
</head>
<body marginheight="0"  marginwidth="0">
<p class="ftsbody" align="center"><a href="whlstf52.htm" target="_self" title="前一个搜索组"><b>&lt;&lt;</b></a><br><br></p>
<p class="ftsbody">


<nobr><a name="bm_R"></a><a name="subkey_R"></a>r <a href="../xscinstruct_hh/INST_MCRR.htm"><b>1</b></a> <a href="../Pentium4_HH/Events4/split_loads_retired.htm"><b>2</b></a> <a href="../Pentium4_HH/Events4/self-modifying_code_clear.htm"><b>3</b></a> <a href="../instruct32_hh/vc330.htm"><b>4</b></a> <a href="../instruct32_hh/vc33.htm"><b>5</b></a> <a href="../instruct32_hh/vc329.htm"><b>6</b></a> <a href="../instruct32_hh/vc328.htm"><b>7</b></a> <a href="../instruct32_hh/vc326.htm"><b>8</b></a> <a href="../instruct32_hh/vc325.htm"><b>9</b></a> <a href="../instruct32_hh/vc324.htm"><b>10</b></a> <a href="../instruct32_hh/vc323.htm"><b>11</b></a> <a href="../instruct32_hh/vc322.htm"><b>12</b></a> <a href="../instruct32_hh/vc321.htm"><b>13</b></a> <a href="../instruct32_hh/vc320.htm"><b>14</b></a> <a href="../instruct32_hh/vc319.htm"><b>15</b></a> <a href="../instruct32_hh/vc318.htm"><b>16</b></a> <a href="../instruct32_hh/vc317.htm"><b>17</b></a> <a href="../instruct32_hh/fp_except.htm"><b>18</b></a> <a href="../instruct32_hh/flags_affected.htm"><b>19</b></a> <a href="../instruct32_hh/about_ia-32_instructions.htm"><b>20</b></a> <a href="../instruct32_hh/about_em64t_instructions.htm"><b>21</b></a> <a href="../ht_index.htm"><b>22</b></a> <a href="../xscinstruct_hh/INST_MSR.htm"><b>23</b></a> <a href="../xscinstruct_hh/INST_MRS.htm"><b>24</b></a> <a href="../xscinstruct_hh/INST_MRRC.htm"><b>25</b></a> <a href="../Itanium2_HH/Events642/IA64_INST_RETIRED.html"><b>26</b></a> <a href="../Itanium2_HH/Events642/IA32_ISA_TRANSITIONS.html"><b>27</b></a> <a href="../instruct64_hh/6400210.htm"><b>28</b></a> <a href="../instruct32_hh/vc48.htm"><b>29</b></a> <a href="../instruct32_hh/vc47.htm"><b>30</b></a> <a href="../instruct32_hh/vc46.htm"><b>31</b></a> <a href="../instruct32_hh/vc45.htm"><b>32</b></a> <a href="../instruct32_hh/vc44.htm"><b>33</b></a> <a href="../instruct32_hh/vc43.htm"><b>34</b></a> <a href="../instruct32_hh/vc42.htm"><b>35</b></a> <a href="../instruct32_hh/vc41.htm"><b>36</b></a> <a href="../instruct32_hh/vc40.htm"><b>37</b></a> <a href="../instruct32_hh/vc38.htm"><b>38</b></a> <a href="../instruct32_hh/vc37.htm"><b>39</b></a> <a href="../instruct32_hh/vc36.htm"><b>40</b></a> <a href="../instruct32_hh/vc35.htm"><b>41</b></a> <a href="../instruct32_hh/simd_fp_except.htm"><b>42</b></a> <a href="../instruct32_hh/ra_mode_except.htm"><b>43</b></a> <a href="../instruct32_hh/pm_exceptions.htm"><b>44</b></a> <a href="../instruct32_hh/operations.htm"><b>45</b></a> <a href="../instruct32_hh/opcode_column.htm"><b>46</b></a> <a href="../instruct32_hh/MWAIT--Monitor_Wait.htm"><b>47</b></a> <a href="../instruct32_hh/MONITOR--Setup_Monitor_Address.htm"><b>48</b></a> <a href="../instruct32_hh/intrins_api.htm"><b>49</b></a> <a href="../instruct32_hh/interpreting.htm"><b>50</b></a> <a href="../instruct32_hh/instruction.htm"><b>51</b></a> <a href="../Pentium4_HH/Lips/FIFO_Buffer.htm"><b>52</b></a> <a href="../Pentium4_HH/Lips/about_penalties_for_pentium_4_processor.htm"><b>53</b></a> <a href="../Pentium4_HH/Events4/uops_retired.htm"><b>54</b></a> <a href="../instruct32_hh/vc62.htm"><b>55</b></a> <a href="../instruct32_hh/vc61.htm"><b>56</b></a> <a href="../instruct32_hh/vc60.htm"><b>57</b></a> <a href="../instruct32_hh/vc59.htm"><b>58</b></a> <a href="../instruct32_hh/vc58.htm"><b>59</b></a> <a href="../instruct32_hh/vc57.htm"><b>60</b></a> <a href="../instruct32_hh/vc56.htm"><b>61</b></a> <a href="../instruct32_hh/vc55.htm"><b>62</b></a> <a href="../instruct32_hh/vc54.htm"><b>63</b></a> <a href="../instruct32_hh/vc53.htm"><b>64</b></a> <a href="../instruct32_hh/vc52.htm"><b>65</b></a> <a href="../instruct32_hh/vc51.htm"><b>66</b></a> <a href="../instruct32_hh/vc50.htm"><b>67</b></a> <a href="../instruct32_hh/vc49.htm"><b>68</b></a> <a href="../instruct32_hh/vc113.htm"><b>69</b></a> <a href="../instruct32_hh/vc112.htm"><b>70</b></a> <a href="../instruct32_hh/vc110.htm"><b>71</b></a> <a href="../instruct32_hh/vc10a.htm"><b>72</b></a> <a href="../instruct32_hh/vc108.htm"><b>73</b></a> <a href="../instruct32_hh/vc107.htm"><b>74</b></a> <a href="../instruct32_hh/vc104.htm"><b>75</b></a> <a href="../instruct32_hh/vc103.htm"><b>76</b></a> <a href="../instruct32_hh/vc102.htm"><b>77</b></a> <a href="../PentiumM_HH/EventsB/instructions_decoded.htm"><b>78</b></a> <a href="../Pentium4_HH/Lips/lipsimp_agi_v_pen.htm"><b>79</b></a> <a href="../Pentium4_HH/Lips/lipsimp_agi_u_pen.htm"><b>80</b></a> <a href="../Pentium4_HH/Lips/lipsimp_agi.htm"><b>81</b></a> <a href="../Pentium4_HH/Lips/lipsimm_disp.htm"><b>82</b></a> <a href="../Pentium4_HH/Lips/lipsexp_agi_v_pen.htm"><b>83</b></a> <a href="../Pentium4_HH/Lips/lipsexp_agi_u_pen.htm"><b>84</b></a> <a href="../Pentium4_HH/Lips/lipsexp_agi.htm"><b>85</b></a> <a href="../Pentium4_HH/Lips/lipsbank_conflict.htm"><b>86</b></a> <a href="../instruct32_hh/vc77.htm"><b>87</b></a> <a href="../instruct32_hh/vc76.htm"><b>88</b></a> <a href="../instruct32_hh/vc75.htm"><b>89</b></a> <a href="../instruct32_hh/vc74.htm"><b>90</b></a> <a href="../instruct32_hh/vc73.htm"><b>91</b></a> <a href="../instruct32_hh/vc6a.htm"><b>92</b></a> <a href="../instruct32_hh/vc69.htm"><b>93</b></a> <a href="../instruct32_hh/vc68.htm"><b>94</b></a> <a href="../instruct32_hh/vc67.htm"><b>95</b></a> <a href="../instruct32_hh/vc66.htm"><b>96</b></a> <a href="../instruct32_hh/vc65.htm"><b>97</b></a> <a href="../instruct32_hh/vc64.htm"><b>98</b></a> <a href="../instruct32_hh/vc63.htm"><b>99</b></a> <a href="../instruct32_hh/vc121.htm"><b>100</b></a> <a href="../instruct32_hh/vc120.htm"><b>101</b></a> <a href="../instruct32_hh/vc11a.htm"><b>102</b></a> <a href="../instruct32_hh/vc119.htm"><b>103</b></a> <a href="../instruct32_hh/vc116.htm"><b>104</b></a> <a href="../instruct32_hh/vc115.htm"><b>105</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_shift.htm"><b>106</b></a> <a href="../Pentium4_HH/Lips/LipsLongInst.htm"><b>107</b></a> <a href="../instruct64_hh/itr_-_insert_translation_register_instruction.htm"><b>108</b></a> <a href="../instruct64_hh/itr-operation.htm"><b>109</b></a> <a href="../instruct64_hh/itc_-_insert_translation_cache_instruction.htm"><b>110</b></a> <a href="../instruct64_hh/itc-operation.htm"><b>111</b></a> <a href="../instruct64_hh/fnma_-_floating-point_negative_multiply_add.htm"><b>112</b></a> <a href="../instruct64_hh/6400265.htm"><b>113</b></a> <a href="../instruct32_hh/vc91.htm"><b>114</b></a> <a href="../instruct32_hh/vc90.htm"><b>115</b></a> <a href="../instruct32_hh/vc8a.htm"><b>116</b></a> <a href="../instruct32_hh/vc88.htm"><b>117</b></a> <a href="../instruct32_hh/vc87.htm"><b>118</b></a> <a href="../instruct32_hh/vc80.htm"><b>119</b></a> <a href="../instruct32_hh/vc7a.htm"><b>120</b></a> <a href="../instruct32_hh/vc79.htm"><b>121</b></a> <a href="../instruct32_hh/vc78.htm"><b>122</b></a> <a href="../instruct32_hh/vc143.htm"><b>123</b></a> <a href="../instruct32_hh/vc142.htm"><b>124</b></a> <a href="../instruct32_hh/vc141.htm"><b>125</b></a> <a href="../instruct32_hh/vc140.htm"><b>126</b></a> <a href="../instruct32_hh/vc13a.htm"><b>127</b></a> <a href="../instruct32_hh/vc139.htm"><b>128</b></a> <a href="../instruct32_hh/vc138.htm"><b>129</b></a> <a href="../instruct32_hh/vc137.htm"><b>130</b></a> <a href="../instruct32_hh/vc136.htm"><b>131</b></a> <a href="../instruct32_hh/vc135.htm"><b>132</b></a> <a href="../instruct32_hh/vc12a.htm"><b>133</b></a> <a href="../xscinstruct_hh/PUSH_(Thumb).htm"><b>134</b></a> <a href="../xscinstruct_hh/POP_(Thumb).htm"><b>135</b></a> <a href="../xscinstruct_hh/notational_conventions.htm"><b>136</b></a> <a href="../PentiumM_HH/EventsB/Length_Changing_Prefix_Stall.htm"><b>137</b></a> <a href="../Pentium4_HH/Lips/lipsrep_prefix.htm"><b>138</b></a> <a href="../Pentium4_HH/Lips/lipspro_mem_stall.htm"><b>139</b></a> <a href="../Pentium4_HH/Lips/lipspro_eflags_stall.htm"><b>140</b></a> <a href="../Pentium4_HH/Lips/lipsprev_np_fp.htm"><b>141</b></a> <a href="../Pentium4_HH/Lips/lipsprev_imm_disp.htm"><b>142</b></a> <a href="../Pentium4_HH/Lips/lipsprefix_pen.htm"><b>143</b></a> <a href="../Pentium4_HH/Lips/LipsPrefix.htm"><b>144</b></a> <a href="../instruct64_hh/rfi_-_return_from_interruption_instruction.htm"><b>145</b></a> <a href="../instruct64_hh/ptr_-_purge_translation_register_instruction.htm"><b>146</b></a> <a href="../instruct64_hh/ptr-operation.htm"><b>147</b></a> <a href="../instruct64_hh/ptc.l_-_purge_local_translation_cache_instruction.htm"><b>148</b></a> <a href="../instruct64_hh/ptc.g,_ptc.ga-operation.htm"><b>149</b></a> <a href="../instruct64_hh/ptc.e_purge_translation_cache_entry_instruction.htm"><b>150</b></a> <a href="../instruct64_hh/probe_-_probe_access_instruction.htm"><b>151</b></a> <a href="../instruct64_hh/probe-operation.htm"><b>152</b></a> <a href="../instruct64_hh/mov_psr-operation.htm"><b>153</b></a> <a href="../instruct64_hh/mov_cr_-_move_control_register_instruction.htm"><b>154</b></a> <a href="../instruct64_hh/6400273.htm"><b>155</b></a> <a href="../instruct32_hh/vc9a.htm"><b>156</b></a> <a href="../instruct32_hh/vc99.htm"><b>157</b></a> <a href="../instruct32_hh/vc157.htm"><b>158</b></a> <a href="../instruct32_hh/vc153.htm"><b>159</b></a> <a href="../instruct32_hh/vc150.htm"><b>160</b></a> <a href="../instruct32_hh/vc14a.htm"><b>161</b></a> <a href="../instruct32_hh/vc149.htm"><b>162</b></a> <a href="../instruct32_hh/vc147.htm"><b>163</b></a> <a href="../instruct32_hh/vc145.htm"><b>164</b></a> <a href="../xscinstruct_hh/TMRRC.htm"><b>165</b></a> <a href="../xscinstruct_hh/TMRC.htm"><b>166</b></a> <a href="../xscinstruct_hh/TMOVMSK.htm"><b>167</b></a> <a href="../xscinstruct_hh/TMIAPH.htm"><b>168</b></a> <a href="../xscinstruct_hh/TMIA.htm"><b>169</b></a> <a href="../xscinstruct_hh/TMCRR.htm"><b>170</b></a> <a href="../xscinstruct_hh/TMCR.htm"><b>171</b></a> <a href="../xscinstruct_hh/TINSR.htm"><b>172</b></a> <a href="../xscinstruct_hh/TEXTRM.htm"><b>173</b></a> <a href="../xscinstruct_hh/TEXTRC.htm"><b>174</b></a> <a href="../xscinstruct_hh/TBCST.htm"><b>175</b></a> <a href="../xscinstruct_hh/TANDC.htm"><b>176</b></a> <a href="../PentiumM_HH/EventsB/self-modifying_code_detected.htm"><b>177</b></a> <a href="../Pentium4_HH/Lips/V_pipe.htm"><b>178</b></a> <a href="../Pentium4_HH/Lips/possible_spin_loop.htm"><b>179</b></a> <a href="../Pentium4_HH/Lips/possible_inefficient_conversion.htm"><b>180</b></a> <a href="../Pentium4_HH/Lips/pentium(r)_with_mmx(tm_technology_processor.htm"><b>181</b></a> <a href="../Pentium4_HH/Lips/pentium(r)_processor.htm"><b>182</b></a> <a href="../Pentium4_HH/Lips/pentium(r)_pro_processor.htm"><b>183</b></a> <a href="../Pentium4_HH/Lips/pentium(r)_m_processor.htm"><b>184</b></a> <a href="../Pentium4_HH/Lips/pentium(r)_iii_processor.htm"><b>185</b></a> <a href="../Pentium4_HH/Lips/pentium(r)_ii_processor.htm"><b>186</b></a> <a href="../Pentium4_HH/Lips/pentium(r)_4_processor.htm"><b>187</b></a> <a href="../Pentium4_HH/Lips/p_processor.htm"><b>188</b></a> <a href="../Pentium4_HH/Lips/lipsuncond_jmp_to_next.htm"><b>189</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_first-level_cache_load_misses.htm"><b>190</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_cache_line_splits.htm"><b>191</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_branch_mispredictions.htm"><b>192</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_blocked_store_forwards.htm"><b>193</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_64k_aliasing.htm"><b>194</b></a> <a href="../Pentium4_HH/Advice4_HH/about_optimizations_for_the_intel(r)_pentium(r)_4_processor.htm"><b>195</b></a> <a href="../Pentium4_HH/Advice4_HH/about_advice_for_the_intel(r)_pentium(r)_4_processor.htm"><b>196</b></a> <a href="../Pentium4_HH/Advice4_HH/64k_aliasing.htm"><b>197</b></a> <a href="../Itanium2_HH/Lips642/itanium_processor.htm"><b>198</b></a> <a href="../Itanium2_HH/Lips642/it_bundle_stall.htm"><b>199</b></a> <a href="../Itanium2_HH/Lips642/about_intel(r)_itanium(r)_2_penalties.htm"><b>200</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/about_advice_for_the_intel(R)_itanium(R)_2_processor.htm"><b>201</b></a> <a href="../instruct64_hh/ttag_-_translation_hashed_entry_tag_instruction.htm"><b>202</b></a> <a href="../instruct64_hh/tpa_-_translate_to_physical_address_instruction.htm"><b>203</b></a> <a href="../instruct64_hh/thash_-_translation_hashed_entry_address_instuction.htm"><b>204</b></a> <a href="../instruct64_hh/tak_-_translation_access_key_instruction.htm"><b>205</b></a> <a href="../instruct64_hh/6400288.htm"><b>206</b></a> <a href="../instruct32_hh/vc172.htm"><b>207</b></a> <a href="../instruct32_hh/vc171.htm"><b>208</b></a> <a href="../instruct32_hh/vc170.htm"><b>209</b></a> <a href="../instruct32_hh/vc16a.htm"><b>210</b></a> <a href="../instruct32_hh/vc169.htm"><b>211</b></a> <a href="../instruct32_hh/vc168.htm"><b>212</b></a> <a href="../instruct32_hh/vc167.htm"><b>213</b></a> <a href="../instruct32_hh/vc166.htm"><b>214</b></a> <a href="../instruct32_hh/vc165.htm"><b>215</b></a> <a href="../instruct32_hh/vc163.htm"><b>216</b></a> <a href="../instruct32_hh/vc160.htm"><b>217</b></a> <a href="../instruct32_hh/vc15a.htm"><b>218</b></a> <a href="../instruct32_hh/vc159.htm"><b>219</b></a> <a href="../xscinstruct_hh/WMIN.htm"><b>220</b></a> <a href="../xscinstruct_hh/WMAX.htm"><b>221</b></a> <a href="../xscinstruct_hh/WMADD.htm"><b>222</b></a> <a href="../xscinstruct_hh/WMAC.htm"><b>223</b></a> <a href="../xscinstruct_hh/WLDR.htm"><b>224</b></a> <a href="../xscinstruct_hh/WCMPGT.htm"><b>225</b></a> <a href="../xscinstruct_hh/WCMPEQ.htm"><b>226</b></a> <a href="../xscinstruct_hh/WAVG2.htm"><b>227</b></a> <a href="../xscinstruct_hh/WANDN.htm"><b>228</b></a> <a href="../xscinstruct_hh/WAND.htm"><b>229</b></a> <a href="../xscinstruct_hh/WALIGNR.htm"><b>230</b></a> <a href="../xscinstruct_hh/WALIGNI.htm"><b>231</b></a> <a href="../xscinstruct_hh/WADD.htm"><b>232</b></a> <a href="../xscinstruct_hh/WACC.htm"><b>233</b></a> <a href="../xscinstruct_hh/TORC.htm"><b>234</b></a> <a href="../PentiumM_HH/EventsB/SpeedStep(R)_Technology_Transitions_(Voltage_transitions_only).htm"><b>235</b></a> <a href="../PentiumM_HH/EventsB/SpeedStep(R)_Technology_Transitions_(Frequency_transitions_only).htm"><b>236</b></a> <a href="../PentiumM_HH/EventsB/speedstep(r)_technology_transitions_(all_transitions).htm"><b>237</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/blocked_store_forwards.htm"><b>238</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_x87_denormals.htm"><b>239</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_sse_denormals.htm"><b>240</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_self-modifying_code_pipeline_clears.htm"><b>241</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_second-level_cache_load_misses.htm"><b>242</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_memory_ordering_pipeline_clears.htm"><b>243</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_first-level_cache_load_misses.htm"><b>244</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_cache_line_splits.htm"><b>245</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_branch_mispredictions.htm"><b>246</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_blocked_store_forwards.htm"><b>247</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/about_advice_for_the_processor.htm"><b>248</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/4mb_aliasing.htm"><b>249</b></a> <a href="../Pentium4_HH/Advice4_HH/decreasing_read_bus_utilization.htm"><b>250</b></a> <a href="../Pentium4_HH/Advice4_HH/cautionary_statement.htm"><b>251</b></a> <a href="../Pentium4_HH/Advice4_HH/branch_prediction.htm"><b>252</b></a> <a href="../Pentium4_HH/Advice4_HH/blocked_store_forwards.htm"><b>253</b></a> <a href="../Pentium4_HH/Advice4_HH/Avoiding_x87_Denormals.htm"><b>254</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_sse_denormals.htm"><b>255</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_self-modifying_code_pipeline_clears.htm"><b>256</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_second-level_cache_load_misses.htm"><b>257</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_memory_ordering_pipeline_clears.htm"><b>258</b></a> <a href="../Itanium2_HH/ER642/About_Derived_Events_for_the_Intel(R)_Itanium(R)_2_Processor.htm"><b>259</b></a> <a href="../instruct32_hh/vc187.htm"><b>260</b></a> <a href="../instruct32_hh/vc186.htm"><b>261</b></a> <a href="../instruct32_hh/vc185.htm"><b>262</b></a> <a href="../instruct32_hh/vc184.htm"><b>263</b></a> <a href="../instruct32_hh/vc183.htm"><b>264</b></a> <a href="../instruct32_hh/vc182.htm"><b>265</b></a> <a href="../instruct32_hh/vc181.htm"><b>266</b></a> <a href="../instruct32_hh/vc180.htm"><b>267</b></a> <a href="../instruct32_hh/vc17a.htm"><b>268</b></a> <a href="../instruct32_hh/vc179.htm"><b>269</b></a> <a href="../instruct32_hh/vc178.htm"><b>270</b></a> <a href="../instruct32_hh/vc177.htm"><b>271</b></a> <a href="../instruct32_hh/vc176.htm"><b>272</b></a> <a href="../instruct32_hh/vc175.htm"><b>273</b></a> <a href="../instruct32_hh/vc174.htm"><b>274</b></a> <a href="../instruct32_hh/vc173.htm"><b>275</b></a> <a href="../xscinstruct_hh/WUNPCKIL.htm"><b>276</b></a> <a href="../xscinstruct_hh/WUNPCKIH.htm"><b>277</b></a> <a href="../xscinstruct_hh/WUNPCKEL.htm"><b>278</b></a> <a href="../xscinstruct_hh/WUNPCKEH.htm"><b>279</b></a> <a href="../xscinstruct_hh/WSUB.htm"><b>280</b></a> <a href="../xscinstruct_hh/WSTR.htm"><b>281</b></a> <a href="../xscinstruct_hh/WSRL.htm"><b>282</b></a> <a href="../xscinstruct_hh/WSRA.htm"><b>283</b></a> <a href="../xscinstruct_hh/WSLL.htm"><b>284</b></a> <a href="../xscinstruct_hh/WSHUFH.htm"><b>285</b></a> <a href="../xscinstruct_hh/WSAD.htm"><b>286</b></a> <a href="../xscinstruct_hh/WROR.htm"><b>287</b></a> <a href="../xscinstruct_hh/WPACK.htm"><b>288</b></a> <a href="../xscinstruct_hh/WOR.htm"><b>289</b></a> <a href="../xscinstruct_hh/WMUL.htm"><b>290</b></a> <a href="../xscinstruct_hh/WMOV.htm"><b>291</b></a> <a href="../Reference_HH/streaming_simd_extensions_2_(sse2)_technology.htm"><b>292</b></a> <a href="../Reference_HH/reference.htm"><b>293</b></a> <a href="../Reference_HH/p6_family_micro-architecture.htm"><b>294</b></a> <a href="../Reference_HH/Intel_s_Software_Developer_s_Manuals.htm"><b>295</b></a> <a href="../Reference_HH/inbma.htm"><b>296</b></a> <a href="../Reference_HH/About_Instruction_Sets.htm"><b>297</b></a> <a href="../PentiumM_HH/LipsB/esp_folding.htm"><b>298</b></a> <a href="../PentiumM_HH/LipsB/about_pentium(r)_m_penalties.htm"><b>299</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/frequent_branch_mispredictions.htm"><b>300</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/first-level_cache_load_misses.htm"><b>301</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/dtlb_page_walk_misses.htm"><b>302</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/decreasing_write_bus_utilization.htm"><b>303</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/decreasing_read_bus_utilization.htm"><b>304</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/cautionary_statement.htm"><b>305</b></a> <a href="../Pentium4_HH/Advice4_HH/memory_accesses.htm"><b>306</b></a> <a href="../Pentium4_HH/Advice4_HH/Loop_Unrolling.htm"><b>307</b></a> <a href="../Pentium4_HH/Advice4_HH/first-level_cache_load_misses.htm"><b>308</b></a> <a href="../Pentium4_HH/Advice4_HH/eliminating_branches.htm"><b>309</b></a> <a href="../Pentium4_HH/Advice4_HH/dtlb_page_walk_misses.htm"><b>310</b></a> <a href="../Pentium4_HH/Advice4_HH/decreasing_write_bus_utilization.htm"><b>311</b></a> <a href="../Pentium4_HH/Advice4_HH/decreasing_trace_cache_misses.htm"><b>312</b></a> <a href="../Itanium2_HH/ER642/avg_ia64_ipt.html"><b>313</b></a> <a href="../instruct64_hh/6400328.htm"><b>314</b></a> <a href="../instruct32_hh/vc200.htm"><b>315</b></a> <a href="../instruct32_hh/vc19a.htm"><b>316</b></a> <a href="../instruct32_hh/vc199.htm"><b>317</b></a> <a href="../instruct32_hh/vc198.htm"><b>318</b></a> <a href="../instruct32_hh/vc197.htm"><b>319</b></a> <a href="../instruct32_hh/vc196.htm"><b>320</b></a> <a href="../instruct32_hh/vc195.htm"><b>321</b></a> <a href="../instruct32_hh/vc194.htm"><b>322</b></a> <a href="../instruct32_hh/vc193.htm"><b>323</b></a> <a href="../instruct32_hh/vc192.htm"><b>324</b></a> <a href="../instruct32_hh/vc191.htm"><b>325</b></a> <a href="../instruct32_hh/vc190.htm"><b>326</b></a> <a href="../instruct32_hh/vc18a.htm"><b>327</b></a> <a href="../instruct32_hh/vc189.htm"><b>328</b></a> <a href="../instruct32_hh/vc188.htm"><b>329</b></a> <a href="../xscinstruct_hh/WZERO.htm"><b>330</b></a> <a href="../xscinstruct_hh/WXOR.htm"><b>331</b></a> <a href="../XScale_HH/LipsXSc/MAC.htm"><b>332</b></a> <a href="../XScale_HH/LipsXSc/LDRSTR_RES.htm"><b>333</b></a> <a href="../XScale_HH/LipsXSc/IS_ShiftByREG.htm"><b>334</b></a> <a href="../XScale_HH/LipsXSc/IS_CONCheck.htm"><b>335</b></a> <a href="../XScale_HH/LipsXSc/IS_ADDRMODE.htm"><b>336</b></a> <a href="../XScale_HH/LipsXSc/CorIP_RESOURCE.htm"><b>337</b></a> <a href="../XScale_HH/LipsXSc/CDT_RES.htm"><b>338</b></a> <a href="../XScale_HH/LipsXSc/CDP_RES.htm"><b>339</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/reduce_events_that_cause_tc_flushes.htm"><b>340</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/non-halted_system_cpi.htm"><b>341</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/nominal_system_cpi.htm"><b>342</b></a> <a href="../Pentium4_HH/Advice4_HH/second-level_cache_load_misses.htm"><b>343</b></a> <a href="../Pentium4_HH/Advice4_HH/non-halted_system_cpi.htm"><b>344</b></a> <a href="../Pentium4_HH/Advice4_HH/nominal_system_cpi.htm"><b>345</b></a> <a href="../instruct32_hh/vc216.htm"><b>346</b></a> <a href="../instruct32_hh/vc215.htm"><b>347</b></a> <a href="../instruct32_hh/vc213.htm"><b>348</b></a> <a href="../instruct32_hh/vc212.htm"><b>349</b></a> <a href="../instruct32_hh/vc211.htm"><b>350</b></a> <a href="../instruct32_hh/vc210.htm"><b>351</b></a> <a href="../instruct32_hh/vc20a.htm"><b>352</b></a> <a href="../instruct32_hh/vc209.htm"><b>353</b></a> <a href="../instruct32_hh/vc208.htm"><b>354</b></a> <a href="../instruct32_hh/vc207.htm"><b>355</b></a> <a href="../instruct32_hh/vc206.htm"><b>356</b></a> <a href="../instruct32_hh/vc205.htm"><b>357</b></a> <a href="../instruct32_hh/vc204.htm"><b>358</b></a> <a href="../instruct32_hh/vc203.htm"><b>359</b></a> <a href="../instruct32_hh/vc202.htm"><b>360</b></a> <a href="../XScale_HH/XscEvents/about_events.htm"><b>361</b></a> <a href="../XScale_HH/LipsXSc/WREG_Penalty.htm"><b>362</b></a> <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.htm"><b>363</b></a> <a href="../XScale_HH/LipsXSc/Static_Analysis_Penalties.htm"><b>364</b></a> <a href="../XScale_HH/LipsXSc/MulP_RESOURCE.htm"><b>365</b></a> <a href="../XScale_HH/LipsXSc/MemCP_RESOURCE.htm"><b>366</b></a> <a href="../Pentium4_HH/Pentium4P_HH/ERP/about.htm"><b>367</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/try_the_following_enhancements_to_decrease_trace_cache_misses.htm"><b>368</b></a> <a href="../Pentium4_HH/Advice4_HH/Try_the_Following_Enhancements_to_Decrease_Trace_Cache_Misses.htm"><b>369</b></a> <a href="../Itanium2_HH/ER642/ia64_ipc.html"><b>370</b></a> <a href="../instruct32_hh/vc230.htm"><b>371</b></a> <a href="../instruct32_hh/vc22a.htm"><b>372</b></a> <a href="../instruct32_hh/vc228.htm"><b>373</b></a> <a href="../instruct32_hh/vc227.htm"><b>374</b></a> <a href="../instruct32_hh/vc226.htm"><b>375</b></a> <a href="../instruct32_hh/vc225.htm"><b>376</b></a> <a href="../instruct32_hh/vc224.htm"><b>377</b></a> <a href="../instruct32_hh/vc223.htm"><b>378</b></a> <a href="../instruct32_hh/vc222.htm"><b>379</b></a> <a href="../instruct32_hh/vc221.htm"><b>380</b></a> <a href="../instruct32_hh/vc220.htm"><b>381</b></a> <a href="../instruct32_hh/vc21a.htm"><b>382</b></a> <a href="../instruct32_hh/vc219.htm"><b>383</b></a> <a href="../instruct32_hh/vc218.htm"><b>384</b></a> <a href="../instruct32_hh/vc217.htm"><b>385</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>386</b></a> <a href="../xscinstruct_hh/16-bit_instructions.htm"><b>387</b></a> <a href="../XScale_HH/XscEvents/wmmx_data_dependency_stall_(0x17).htm"><b>388</b></a> <a href="../XScale_HH/XscEvents/Instruction_Cache_Miss_(0x0).htm"><b>389</b></a> <a href="../XScale_HH/XscEvents/Data_Dependency_Stall_(0x2).htm"><b>390</b></a> <a href="../Pentium4_HH/Pentium4P_HH/ERP/Non-Halted_Clockticks_Instructions_Retired_(Non-Halted_CPI).htm"><b>391</b></a> <a href="../Pentium4_HH/Pentium4P_HH/ERP/Clockticks_per_Instructions_Retired.htm"><b>392</b></a> <a href="../Pentium4_HH/ER4/non-halted_clockticks_instructions_retired_(non-halted_cpi).htm"><b>393</b></a> <a href="../Pentium4_HH/ER4/Clockticks_per_Instructions_Retired.htm"><b>394</b></a> <a href="../Pentium4_HH/ER4/about.htm"><b>395</b></a> <a href="../instruct32_hh/vc244.htm"><b>396</b></a> <a href="../instruct32_hh/vc243.htm"><b>397</b></a> <a href="../instruct32_hh/vc242.htm"><b>398</b></a> <a href="../instruct32_hh/vc241.htm"><b>399</b></a> <a href="../instruct32_hh/vc240.htm"><b>400</b></a> <a href="../instruct32_hh/vc23a.htm"><b>401</b></a> <a href="../instruct32_hh/vc239.htm"><b>402</b></a> <a href="../instruct32_hh/vc238.htm"><b>403</b></a> <a href="../instruct32_hh/vc237.htm"><b>404</b></a> <a href="../instruct32_hh/vc236.htm"><b>405</b></a> <a href="../instruct32_hh/vc235.htm"><b>406</b></a> <a href="../instruct32_hh/vc234.htm"><b>407</b></a> <a href="../instruct32_hh/vc233.htm"><b>408</b></a> <a href="../instruct32_hh/vc232.htm"><b>409</b></a> <a href="../instruct32_hh/vc231.htm"><b>410</b></a> <a href="../PentiumM_HH/AdviceB_HH/frequent_branches.htm"><b>411</b></a> <a href="../PentiumM_HH/AdviceB_HH/frequent_branch_mispredictions.htm"><b>412</b></a> <a href="../PentiumM_HH/AdviceB_HH/about_processor_counters.htm"><b>413</b></a> <a href="../Pentium4_HH/Pentium4P_HH/EventsP/64k_aliasing_conflicts.htm"><b>414</b></a> <a href="../Pentium4_HH/Events4/2nd-level_cache_load_misses_retired.htm"><b>415</b></a> <a href="../Pentium4_HH/Events4/1st-level_cache_load_misses_retired.htm"><b>416</b></a> <a href="../instruct64_hh/6400389.htm"><b>417</b></a> <a href="../instruct32_hh/vc259.htm"><b>418</b></a> <a href="../instruct32_hh/vc258.htm"><b>419</b></a> <a href="../instruct32_hh/vc257.htm"><b>420</b></a> <a href="../instruct32_hh/vc256.htm"><b>421</b></a> <a href="../instruct32_hh/vc255.htm"><b>422</b></a> <a href="../instruct32_hh/vc254.htm"><b>423</b></a> <a href="../instruct32_hh/vc253.htm"><b>424</b></a> <a href="../instruct32_hh/vc252.htm"><b>425</b></a> <a href="../instruct32_hh/vc251.htm"><b>426</b></a> <a href="../instruct32_hh/vc250.htm"><b>427</b></a> <a href="../instruct32_hh/vc25.htm"><b>428</b></a> <a href="../instruct32_hh/vc24a.htm"><b>429</b></a> <a href="../instruct32_hh/vc249.htm"><b>430</b></a> <a href="../instruct32_hh/vc248.htm"><b>431</b></a> <a href="../instruct32_hh/vc247.htm"><b>432</b></a> <a href="../PentiumM_HH/ERB/dtlb_miss_rate.htm"><b>433</b></a> <a href="../PentiumM_HH/ERB/abouteventratios_for_intel(r)_b_processors.htm"><b>434</b></a> <a href="../PentiumM_HH/ERB/__cycles_divider_busy.htm"><b>435</b></a> <a href="../PentiumM_HH/AdviceB_HH/significant_floating_point_activity.htm"><b>436</b></a> <a href="../PentiumM_HH/AdviceB_HH/new_advice_for_pentium_m_processors.htm"><b>437</b></a> <a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.htm"><b>438</b></a> <a href="../PentiumM_HH/AdviceB_HH/frequent_partial_stalls.htm"><b>439</b></a> <a href="../PentiumM_HH/AdviceB_HH/frequent_l1_data_cache_misses.htm"><b>440</b></a> <a href="../Pentium4_HH/Events4/about_bus_events_and_memory_events.htm"><b>441</b></a> <a href="../Pentium4_HH/Events4/about_advanced_events.htm"><b>442</b></a> <a href="../Pentium4_HH/Events4/about.htm"><b>443</b></a> <a href="../Pentium4_HH/Events4/64k_aliasing_conflicts.htm"><b>444</b></a> <a href="../Itanium2_HH/Events642/about_rse_events.htm"><b>445</b></a> <a href="../Itanium2_HH/Events642/about_memory_events.htm"><b>446</b></a> <a href="../Itanium2_HH/Events642/about_l1_instruction_cache_and_prefetch_events.htm"><b>447</b></a> <a href="../Itanium2_HH/Events642/about_instruction_dispersal_events.htm"><b>448</b></a> <a href="../Itanium2_HH/Events642/about_events_for_the_itanium(r)_2_processor.htm"><b>449</b></a> <a href="../Itanium2_HH/Events642/about_basic_events.htm"><b>450</b></a> <a href="../instruct64_hh/6400413.htm"><b>451</b></a> <a href="../instruct64_hh/6400410.htm"><b>452</b></a> <a href="../instruct64_hh/6400408.htm"><b>453</b></a> <a href="../instruct64_hh/6400141.htm"><b>454</b></a> <a href="../instruct64_hh/6400140.htm"><b>455</b></a> <a href="../instruct32_hh/vc273.htm"><b>456</b></a> <a href="../instruct32_hh/vc272.htm"><b>457</b></a> <a href="../instruct32_hh/vc271.htm"><b>458</b></a> <a href="../instruct32_hh/vc270.htm"><b>459</b></a> <a href="../instruct32_hh/vc27.htm"><b>460</b></a> <a href="../instruct32_hh/vc269.htm"><b>461</b></a> <a href="../instruct32_hh/vc268.htm"><b>462</b></a> <a href="../instruct32_hh/vc266.htm"><b>463</b></a> <a href="../instruct32_hh/vc265.htm"><b>464</b></a> <a href="../instruct32_hh/vc264.htm"><b>465</b></a> <a href="../instruct32_hh/vc263.htm"><b>466</b></a> <a href="../instruct32_hh/vc262.htm"><b>467</b></a> <a href="../instruct32_hh/vc261.htm"><b>468</b></a> <a href="../instruct32_hh/vc260.htm"><b>469</b></a> <a href="../instruct32_hh/vc26.htm"><b>470</b></a> <a href="../xscinstruct_hh/Address_Unindexed_(AM_5).htm"><b>471</b></a> <a href="../Pentium4_HH/Events4/aboutevents.htm"><b>472</b></a> <a href="../instruct64_hh/6400421.htm"><b>473</b></a> <a href="../instruct32_hh/vc288.htm"><b>474</b></a> <a href="../instruct32_hh/vc287.htm"><b>475</b></a> <a href="../instruct32_hh/vc286.htm"><b>476</b></a> <a href="../instruct32_hh/vc284.htm"><b>477</b></a> <a href="../instruct32_hh/vc283.htm"><b>478</b></a> <a href="../instruct32_hh/vc281.htm"><b>479</b></a> <a href="../instruct32_hh/vc280.htm"><b>480</b></a> <a href="../instruct32_hh/vc279.htm"><b>481</b></a> <a href="../instruct32_hh/vc277.htm"><b>482</b></a> <a href="../instruct32_hh/vc276.htm"><b>483</b></a> <a href="../instruct32_hh/vc275.htm"><b>484</b></a> <a href="../instruct32_hh/vc274.htm"><b>485</b></a> <a href="../PentiumM_HH/EventsB/aboutevents_for_intel(r)_b_processors.htm"><b>486</b></a> <a href="../PentiumM_HH/ERB/speculative_execution_efficiency.htm"><b>487</b></a> <a href="../PentiumM_HH/ERB/self_modifying_code_clear_performance_impact.htm"><b>488</b></a> <a href="../PentiumM_HH/ERB/mispredicted_indirect_calls.htm"><b>489</b></a> <a href="../PentiumM_HH/ERB/load_port_ratio.htm"><b>490</b></a> <a href="../PentiumM_HH/ERB/length_changing_prefix_impact.htm"><b>491</b></a> <a href="../PentiumM_HH/ERB/l2_cache_miss_performance_impact_.htm"><b>492</b></a> <a href="../PentiumM_HH/ERB/l2_bus_busy_loading_data.htm"><b>493</b></a> <a href="../PentiumM_HH/ERB/l1_data_cache_miss_performance_impact_.htm"><b>494</b></a> <a href="../PentiumM_HH/ERB/fp_assist_performance_impact.htm"><b>495</b></a> <a href="../Pentium4_HH/Events4/Counting_Clock_Cycles.htm"><b>496</b></a> <a href="../Pentium4_HH/Events4/Clockticks.htm"><b>497</b></a> <a href="../instruct64_hh/6400171.htm"><b>498</b></a> <a href="../instruct64_hh/6400169.htm"><b>499</b></a> <a href="../instruct64_hh/6400167.htm"><b>500</b></a> <a href="../instruct32_hh/vc300.htm"><b>501</b></a> <a href="../instruct32_hh/vc299.htm"><b>502</b></a> <a href="../instruct32_hh/vc298.htm"><b>503</b></a> <a href="../instruct32_hh/vc297.htm"><b>504</b></a> <a href="../instruct32_hh/vc296.htm"><b>505</b></a> <a href="../instruct32_hh/vc295.htm"><b>506</b></a> <a href="../instruct32_hh/vc293.htm"><b>507</b></a> <a href="../instruct32_hh/vc292.htm"><b>508</b></a> <a href="../instruct32_hh/vc291.htm"><b>509</b></a> <a href="../instruct32_hh/vc290.htm"><b>510</b></a> <a href="../PentiumM_HH/EventsB/clockticks.htm"><b>511</b></a> <a href="../Pentium4_HH/Events4/mob_load_replays_retired.htm"><b>512</b></a> <a href="../Pentium4_HH/Events4/mispredicted_branches_retired.htm"><b>513</b></a> <a href="../instruct32_hh/vc315.htm"><b>514</b></a> <a href="../instruct32_hh/vc314.htm"><b>515</b></a> <a href="../instruct32_hh/vc313.htm"><b>516</b></a> <a href="../instruct32_hh/vc312.htm"><b>517</b></a> <a href="../instruct32_hh/vc311.htm"><b>518</b></a> <a href="../instruct32_hh/vc310.htm"><b>519</b></a> <a href="../instruct32_hh/vc31.htm"><b>520</b></a> <a href="../instruct32_hh/vc309.htm"><b>521</b></a> <a href="../instruct32_hh/vc308.htm"><b>522</b></a> <a href="../instruct32_hh/vc307.htm"><b>523</b></a> <a href="../instruct32_hh/vc306.htm"><b>524</b></a> <a href="../instruct32_hh/vc305.htm"><b>525</b></a> </nobr><br><nobr><a name="bm_R"></a>R <a href="../ht_index.htm"><b>1</b></a> <a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>2</b></a> <a href="../instruct32_hh/vc46.htm"><b>3</b></a> <a href="../instruct32_hh/vc56.htm"><b>4</b></a> <a href="../instruct32_hh/vc50.htm"><b>5</b></a> <a href="../instruct64_hh/brl_-_branch_long_instruction.htm"><b>6</b></a> <a href="../instruct32_hh/vc66.htm"><b>7</b></a> <a href="../instruct32_hh/vc63.htm"><b>8</b></a> <a href="../instruct32_hh/vc120.htm"><b>9</b></a> <a href="../instruct32_hh/vc160.htm"><b>10</b></a> <a href="../xscinstruct_hh/WSTR.htm"><b>11</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/second-level_cache_load_misses.htm"><b>12</b></a> <a href="../instruct32_hh/vc224.htm"><b>13</b></a> <a href="../instruct32_hh/vc260.htm"><b>14</b></a> <a href="../instruct32_hh/vc26.htm"><b>15</b></a> <a href="../instruct64_hh/6400150.htm"><b>16</b></a> </nobr><br><br><br></p><p class="ftsbody" align="center"><a href="whlstf54.htm" target="_self" title="下一个搜索组"><b>&gt;&gt;</b></a>

</body>

</html>

