// Seed: 1119976288
module module_0 (
    output wor id_0,
    input wire id_1,
    output tri0 id_2
    , id_18,
    input tri1 id_3,
    input tri0 id_4,
    input supply1 id_5,
    output wand id_6,
    input tri1 id_7,
    input tri id_8,
    input wand id_9,
    input wand id_10,
    input uwire id_11,
    input tri0 id_12,
    input supply1 id_13
    , id_19,
    input wor id_14,
    input wand id_15,
    output wand id_16
);
  assign id_6 = 1'b0 == (id_4);
  wire id_20;
  wire id_21;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input tri id_2,
    output tri id_3,
    output tri0 id_4,
    input wor id_5,
    output wire id_6,
    input wire id_7,
    input supply0 id_8,
    input wire id_9,
    output tri id_10
);
  supply1 id_12 = id_1;
  genvar id_13;
  assign id_4 = 1'b0 & id_9;
  module_0(
      id_12,
      id_5,
      id_6,
      id_5,
      id_12,
      id_9,
      id_10,
      id_9,
      id_12,
      id_8,
      id_1,
      id_0,
      id_2,
      id_8,
      id_8,
      id_7,
      id_12
  );
endmodule
