# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.06
# platform  : Linux 3.10.0-1160.62.1.el7.x86_64
# version   : 2024.06p002 64 bits
# build date: 2024.09.02 16:28:38 UTC
# ----------------------------------------
# started   : 2025-11-18 09:42:47 IST
# hostname  : vlsi-ria84.vlsidomain
# pid       : 14454
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:34209' '-nowindow' '-style' 'windows' '-exitonerror' '-data' 'AAAAwnicY2RgYLCp////PwMYMD6A0Aw2jAyoAMRnQhUJbEChGRhYYZphSliAmItBl6GAoYghnyELyFNj0ANCfSA7HS6aypDMUMJQDBQtA4omMsQzmAJV8gD1JQF5JUDZDCBfCElWDyyaA7YDAEXzFTM=' '-proj' '/users/rompel/jasper_executions/safety_liveness/jgprojects/vga_5/sessionLogs/session_0' '-init' '-hidden' '/users/rompel/jasper_executions/safety_liveness/jgprojects/vga_5/.tmp/.initCmds.tcl' 'vga_5.tcl' '-hidden' '/users/rompel/jasper_executions/safety_liveness/jgprojects/vga_5/.tmp/.postCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /users/rompel/jasper_executions/safety_liveness/jgprojects/vga_5/sessionLogs/session_0

WARNING (WG017): [session]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
WARNING (WG017): [jg_console]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
INFO: successfully checked out license "jasper_fao".
INFO: reading configuration file "/users/rompel/.config/cadence/jasper.conf".
% analyze -sv09 ../vga_5.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence2425/JASPER/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../vga_5.sv'
% elaborate -bbox_mul 1000000 -bbox_div 1000000 -bbox_mod 1000000 -bbox_a 1000000
[INFO (HIER-8002)] ../vga_5.sv(64): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../vga_5.sv(1): compiling module 'VGA'
[WARN (VERI-1209)] ../vga_5.sv(33): expression size 32 truncated to fit in target size 9
[WARN (VERI-1209)] ../vga_5.sv(37): expression size 32 truncated to fit in target size 8
[INFO (VERI-8005)] ../vga_5.sv(17): Unintentional sequential element inferred for h_cnt read before write using blocking assignment
[INFO (VERI-8005)] ../vga_5.sv(18): Unintentional sequential element inferred for v_cnt read before write using blocking assignment
[INFO (VERI-8005)] ../vga_5.sv(19): Unintentional sequential element inferred for h_sync read before write using blocking assignment
[INFO (VERI-8005)] ../vga_5.sv(20): Unintentional sequential element inferred for v_sync read before write using blocking assignment
[INFO (VERI-8005)] ../vga_5.sv(1): Unintentional sequential element inferred for disp_ena read before write using blocking assignment
[INFO (VERI-8005)] ../vga_5.sv(1): Unintentional sequential element inferred for col read before write using blocking assignment
[INFO (VERI-8005)] ../vga_5.sv(1): Unintentional sequential element inferred for row read before write using blocking assignment
INFO (ISW003): Top module name is "VGA".
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
VGA
[<embedded>] % reset rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
[<embedded>] % clock clk
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 35 of 37 design flops, 0 of 0 design latches, 3 of 3 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
0: Starting reduce
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
0: Finished reduce in 0s
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.00 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 14521@vlsi-ria84(local) jg_14454_vlsi-ria84_1
0.0.N: Proofgrid shell started at 14520@vlsi-ria84(local) jg_14454_vlsi-ria84_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Last scan. Per property time limit: 0s
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "VGA.p1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Proofgrid shell started at 14555@vlsi-ria84(local) jg_14454_vlsi-ria84_1
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "VGA.p1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.Ht: Proofgrid shell started at 14552@vlsi-ria84(local) jg_14454_vlsi-ria84_1
0.0.Oh: Proofgrid shell started at 14553@vlsi-ria84(local) jg_14454_vlsi-ria84_1
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Last scan. Per property time limit: 0s
0.0.B: Proofgrid shell started at 14554@vlsi-ria84(local) jg_14454_vlsi-ria84_1
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.00 s]
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: Reached length limit (2147483647) [0.00 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.Oh: Exited with Success (@ 0.05 s)
0.0.Oh: Completed, Restart ignored.
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "VGA.p1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.AM: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  3	[0.04 s]
0.0.AM: Trace Attempt  4	[0.04 s]
0.0.AM: Trace Attempt  5	[0.04 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  4	[0.11 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.AM: Trace Attempt  1	[0.12 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.AM: Trace Attempt  4	[0.12 s]
0.0.AM: Trace Attempt  5	[0.12 s]
0.0.AM: Trace Attempt  1	[0.25 s]
0.0.AM: Trace Attempt  2	[0.25 s]
0.0.AM: Trace Attempt  3	[0.25 s]
0.0.AM: Trace Attempt  4	[0.25 s]
0.0.AM: Trace Attempt  5	[0.25 s]
0.0.N: Trace Attempt  1	[0.29 s]
0.0.N: Trace Attempt  2	[0.29 s]
0.0.N: Trace Attempt  3	[0.29 s]
0.0.N: Trace Attempt  4	[0.29 s]
0.0.N: Trace Attempt  5	[0.29 s]
0.0.AM: Trace Attempt  1	[0.62 s]
0.0.AM: Trace Attempt  2	[0.62 s]
0.0.AM: Trace Attempt  3	[0.62 s]
0.0.AM: Trace Attempt  4	[0.62 s]
0.0.AM: Trace Attempt  5	[0.62 s]
0.0.N: Trace Attempt  1	[0.71 s]
0.0.N: Trace Attempt  2	[0.71 s]
0.0.N: Trace Attempt  3	[0.71 s]
0.0.N: Trace Attempt  4	[0.71 s]
0.0.N: Trace Attempt  5	[0.71 s]
0.0.N: Trace Attempt  1	[1.13 s]
0.0.N: Trace Attempt  2	[1.13 s]
0.0.N: Trace Attempt  3	[1.13 s]
0.0.N: Trace Attempt  4	[1.13 s]
0.0.N: Trace Attempt  5	[1.13 s]
0.0.N: Trace Attempt  1	[1.55 s]
0.0.N: Trace Attempt  2	[1.55 s]
0.0.N: Trace Attempt  3	[1.55 s]
0.0.N: Trace Attempt  4	[1.55 s]
0.0.N: Trace Attempt  5	[1.55 s]
0.0.N: Trace Attempt  1	[1.98 s]
0.0.N: Trace Attempt  2	[1.98 s]
0.0.N: Trace Attempt  3	[1.98 s]
0.0.N: Trace Attempt  4	[1.98 s]
0.0.N: Trace Attempt  5	[1.98 s]
0.0.AM: Trace Attempt  1	[2.24 s]
0.0.AM: Trace Attempt  2	[2.24 s]
0.0.AM: Trace Attempt  3	[2.24 s]
0.0.AM: Trace Attempt  4	[2.25 s]
0.0.AM: Trace Attempt  5	[2.25 s]
0.0.N: Trace Attempt  1	[2.33 s]
0.0.N: Trace Attempt  2	[2.33 s]
0.0.N: Trace Attempt  3	[2.33 s]
0.0.N: Trace Attempt  4	[2.33 s]
0.0.N: Trace Attempt  5	[2.33 s]
0.0.N: Trace Attempt  1	[3.61 s]
0.0.N: Trace Attempt  2	[3.61 s]
0.0.N: Trace Attempt  3	[3.61 s]
0.0.N: Trace Attempt  4	[3.61 s]
0.0.N: Trace Attempt  5	[3.61 s]
0.0.Hp: Trace Attempt 502	[4.01 s]
0.0.B: Trace Attempt 1939	[4.00 s]
0.0.Ht: Trace Attempt 1901	[4.00 s]
0.0.N: Trace Attempt  1	[5.04 s]
0.0.N: Trace Attempt  2	[5.04 s]
0.0.N: Trace Attempt  3	[5.04 s]
0.0.N: Trace Attempt  4	[5.05 s]
0.0.N: Trace Attempt  5	[5.05 s]
0.0.AM: Trace Attempt 306	[6.27 s]
0.0.N: Trace Attempt  1	[6.52 s]
0.0.N: Trace Attempt  2	[6.52 s]
0.0.N: Trace Attempt  3	[6.52 s]
0.0.N: Trace Attempt  4	[6.52 s]
0.0.N: Trace Attempt  5	[6.52 s]
0.0.N: Trace Attempt  1	[7.74 s]
0.0.N: Trace Attempt  2	[7.74 s]
0.0.N: Trace Attempt  3	[7.74 s]
0.0.N: Trace Attempt  4	[7.74 s]
0.0.N: Trace Attempt  5	[7.74 s]
0.0.Hp: Trace Attempt 703	[8.02 s]
0.0.B: Trace Attempt 2666	[8.00 s]
0.0.Ht: Trace Attempt 2537	[8.01 s]
0.0.AM: Trace Attempt  1	[8.17 s]
0.0.AM: Trace Attempt  2	[8.17 s]
0.0.AM: Trace Attempt  3	[8.17 s]
0.0.AM: Trace Attempt  4	[8.17 s]
0.0.AM: Trace Attempt  5	[8.17 s]
0.0.N: Trace Attempt  1	[8.95 s]
0.0.N: Trace Attempt  2	[8.95 s]
0.0.N: Trace Attempt  3	[8.95 s]
0.0.N: Trace Attempt  4	[8.95 s]
0.0.N: Trace Attempt  5	[8.95 s]
0.0.N: Trace Attempt  1	[10.15 s]
0.0.N: Trace Attempt  2	[10.15 s]
0.0.N: Trace Attempt  3	[10.15 s]
0.0.N: Trace Attempt  4	[10.15 s]
0.0.N: Trace Attempt  5	[10.15 s]
0.0.N: Trace Attempt  1	[11.34 s]
0.0.N: Trace Attempt  2	[11.35 s]
0.0.N: Trace Attempt  3	[11.35 s]
0.0.N: Trace Attempt  4	[11.35 s]
0.0.N: Trace Attempt  5	[11.35 s]
0.0.Hp: Trace Attempt 865	[12.03 s]
0.0.B: Trace Attempt 3272	[12.00 s]
0.0.Ht: Trace Attempt 3054	[12.01 s]
0.0.AM: Trace Attempt 341	[12.18 s]
0.0.N: Trace Attempt  1	[12.55 s]
0.0.N: Trace Attempt  2	[12.55 s]
0.0.N: Trace Attempt  3	[12.55 s]
0.0.N: Trace Attempt  4	[12.55 s]
0.0.N: Trace Attempt  5	[12.55 s]
0.0.N: Trace Attempt  1	[13.74 s]
0.0.N: Trace Attempt  2	[13.75 s]
0.0.N: Trace Attempt  3	[13.75 s]
0.0.N: Trace Attempt  4	[13.75 s]
0.0.N: Trace Attempt  5	[13.75 s]
0.0.N: Trace Attempt  1	[14.94 s]
0.0.N: Trace Attempt  2	[14.95 s]
0.0.N: Trace Attempt  3	[14.95 s]
0.0.N: Trace Attempt  4	[14.95 s]
0.0.N: Trace Attempt  5	[14.95 s]
0.0.Hp: Trace Attempt 1001	[16.05 s]
0.0.B: Trace Attempt 3770	[16.00 s]
0.0.Ht: Trace Attempt 3491	[16.01 s]
0.0.N: Trace Attempt  1	[16.15 s]
0.0.N: Trace Attempt  2	[16.15 s]
0.0.N: Trace Attempt  3	[16.15 s]
0.0.N: Trace Attempt  4	[16.15 s]
0.0.N: Trace Attempt  5	[16.15 s]
0.0.AM: Trace Attempt 418	[16.19 s]
0.0.N: Trace Attempt  1	[17.49 s]
0.0.N: Trace Attempt  2	[17.49 s]
0.0.N: Trace Attempt  3	[17.49 s]
0.0.N: Trace Attempt  4	[17.50 s]
0.0.N: Trace Attempt  5	[17.50 s]
0.0.B: Trace Attempt 4199	[20.00 s]
0.0.Ht: Trace Attempt 3876	[20.01 s]
0.0.Hp: Trace Attempt 1118	[20.06 s]
0.0.AM: Trace Attempt 544	[20.22 s]
0.0.N: Trace Attempt  1	[20.34 s]
0.0.N: Trace Attempt  2	[20.34 s]
0.0.N: Trace Attempt  3	[20.34 s]
0.0.N: Trace Attempt  4	[20.34 s]
0.0.N: Trace Attempt  5	[20.34 s]
0.0.N: Trace Attempt  1	[23.65 s]
0.0.N: Trace Attempt  2	[23.65 s]
0.0.N: Trace Attempt  3	[23.65 s]
0.0.N: Trace Attempt  4	[23.65 s]
0.0.N: Trace Attempt  5	[23.65 s]
0.0.B: Trace Attempt 4578	[24.00 s]
0.0.Ht: Trace Attempt 4206	[24.01 s]
0.0.Hp: Trace Attempt 1222	[24.09 s]
0.0.AM: Trace Attempt 584	[24.23 s]
0.0.N: Trace Attempt  1	[26.74 s]
0.0.N: Trace Attempt  2	[26.75 s]
0.0.N: Trace Attempt  3	[26.75 s]
0.0.N: Trace Attempt  4	[26.75 s]
0.0.N: Trace Attempt  5	[26.75 s]
0.0.Ht: Trace Attempt 4486	[28.02 s]
0.0.B: Trace Attempt 4910	[28.02 s]
0.0.Hp: Trace Attempt 1312	[28.09 s]
0.0.AM: Trace Attempt 484	[28.23 s]
0.0.N: Trace Attempt  1	[29.79 s]
0.0.N: Trace Attempt  2	[29.79 s]
0.0.N: Trace Attempt  3	[29.79 s]
0.0.N: Trace Attempt  4	[29.79 s]
0.0.N: Trace Attempt  5	[29.79 s]
0.0.B: Trace Attempt 5213	[32.02 s]
0.0.Ht: Trace Attempt 4747	[32.03 s]
0.0.Hp: Trace Attempt 1397	[32.13 s]
0.0.AM: Trace Attempt 612	[32.79 s]
0.0.N: Trace Attempt  1	[33.22 s]
0.0.N: Trace Attempt  2	[33.22 s]
0.0.N: Trace Attempt  3	[33.22 s]
0.0.N: Trace Attempt  4	[33.22 s]
0.0.N: Trace Attempt  5	[33.22 s]
0.0.AM: Trace Attempt  1	[35.19 s]
0.0.AM: Trace Attempt  2	[35.19 s]
0.0.AM: Trace Attempt  3	[35.19 s]
0.0.AM: Trace Attempt  4	[35.19 s]
0.0.AM: Trace Attempt  5	[35.19 s]
0.0.B: Trace Attempt 5512	[36.03 s]
0.0.Ht: Trace Attempt 5009	[36.04 s]
0.0.Hp: Trace Attempt 1481	[36.17 s]
0.0.N: Trace Attempt  1	[36.74 s]
0.0.N: Trace Attempt  2	[36.74 s]
0.0.N: Trace Attempt  3	[36.74 s]
0.0.N: Trace Attempt  4	[36.74 s]
0.0.N: Trace Attempt  5	[36.75 s]
0.0.AM: Trace Attempt 321	[39.20 s]
0.0.B: Trace Attempt 5815	[40.03 s]
0.0.Ht: Trace Attempt 5275	[40.05 s]
0.0.N: Trace Attempt  1	[40.12 s]
0.0.N: Trace Attempt  2	[40.12 s]
0.0.N: Trace Attempt  3	[40.12 s]
0.0.N: Trace Attempt  4	[40.12 s]
0.0.N: Trace Attempt  5	[40.12 s]
0.0.Hp: Trace Attempt 1564	[40.19 s]
0.0.N: Trace Attempt  1	[43.10 s]
0.0.N: Trace Attempt  2	[43.10 s]
0.0.N: Trace Attempt  3	[43.10 s]
0.0.N: Trace Attempt  4	[43.10 s]
0.0.N: Trace Attempt  5	[43.10 s]
0.0.AM: Trace Attempt 418	[43.21 s]
0.0.B: Trace Attempt 6109	[44.03 s]
0.0.Ht: Trace Attempt 5520	[44.05 s]
0.0.Hp: Trace Attempt 1644	[44.22 s]
0.0.N: Trace Attempt  1	[46.57 s]
0.0.N: Trace Attempt  2	[46.57 s]
0.0.N: Trace Attempt  3	[46.57 s]
0.0.N: Trace Attempt  4	[46.58 s]
0.0.N: Trace Attempt  5	[46.58 s]
0.0.AM: Trace Attempt 481	[47.27 s]
0.0.B: Trace Attempt 6385	[48.04 s]
0.0.Ht: Trace Attempt 5750	[48.05 s]
0.0.Hp: Trace Attempt 1718	[48.22 s]
0.0.N: Trace Attempt  1	[49.96 s]
0.0.N: Trace Attempt  2	[49.96 s]
0.0.N: Trace Attempt  3	[49.96 s]
0.0.N: Trace Attempt  4	[49.96 s]
0.0.N: Trace Attempt  5	[49.96 s]
0.0.AM: Trace Attempt 567	[51.28 s]
0.0.B: Trace Attempt 6648	[52.05 s]
0.0.Ht: Trace Attempt 5978	[52.07 s]
0.0.Hp: Trace Attempt 1789	[52.23 s]
0.0.N: Trace Attempt  1	[53.38 s]
0.0.N: Trace Attempt  2	[53.38 s]
0.0.N: Trace Attempt  3	[53.38 s]
0.0.N: Trace Attempt  4	[53.39 s]
0.0.N: Trace Attempt  5	[53.39 s]
0.0.AM: Trace Attempt 598	[55.30 s]
0.0.B: Trace Attempt 6893	[56.06 s]
0.0.Ht: Trace Attempt 6202	[56.08 s]
0.0.Hp: Trace Attempt 1858	[56.27 s]
0.0.N: Trace Attempt  1	[56.87 s]
0.0.N: Trace Attempt  2	[56.88 s]
0.0.N: Trace Attempt  3	[56.88 s]
0.0.N: Trace Attempt  4	[56.88 s]
0.0.N: Trace Attempt  5	[56.88 s]
0.0.AM: Trace Attempt 635	[59.31 s]
0.0.B: Trace Attempt 7131	[60.07 s]
0.0.Ht: Trace Attempt 6421	[60.09 s]
0.0.Hp: Trace Attempt 1924	[60.31 s]
0.0.N: Trace Attempt  1	[60.32 s]
0.0.N: Trace Attempt  2	[60.32 s]
0.0.N: Trace Attempt  3	[60.32 s]
0.0.N: Trace Attempt  4	[60.32 s]
0.0.N: Trace Attempt  5	[60.32 s]
0.0.AM: Trace Attempt 666	[63.35 s]
0.0.N: Trace Attempt  1	[63.69 s]
0.0.N: Trace Attempt  2	[63.69 s]
0.0.N: Trace Attempt  3	[63.69 s]
0.0.N: Trace Attempt  4	[63.70 s]
0.0.N: Trace Attempt  5	[63.70 s]
0.0.B: Trace Attempt 7364	[64.07 s]
0.0.Ht: Trace Attempt 6630	[64.09 s]
0.0.Hp: Trace Attempt 1988	[64.31 s]
0.0.N: Trace Attempt  1	[67.09 s]
0.0.N: Trace Attempt  2	[67.09 s]
0.0.N: Trace Attempt  3	[67.09 s]
0.0.N: Trace Attempt  4	[67.09 s]
0.0.N: Trace Attempt  5	[67.09 s]
0.0.AM: Trace Attempt 687	[67.67 s]
0.0.B: Trace Attempt 7594	[68.08 s]
0.0.Ht: Trace Attempt 6817	[68.09 s]
0.0.Hp: Trace Attempt 2050	[68.34 s]
0.0.N: Trace Attempt  1	[70.60 s]
0.0.N: Trace Attempt  2	[70.60 s]
0.0.N: Trace Attempt  3	[70.60 s]
0.0.N: Trace Attempt  4	[70.60 s]
0.0.N: Trace Attempt  5	[70.60 s]
0.0.AM: Trace Attempt 707	[72.02 s]
0.0.Ht: Trace Attempt 7000	[72.09 s]
0.0.B: Trace Attempt 7815	[72.09 s]
0.0.Hp: Trace Attempt 2110	[72.36 s]
0.0.N: Trace Attempt  1	[74.37 s]
0.0.N: Trace Attempt  2	[74.37 s]
0.0.N: Trace Attempt  3	[74.37 s]
0.0.N: Trace Attempt  4	[74.38 s]
0.0.N: Trace Attempt  5	[74.38 s]
0.0.Ht: Trace Attempt 7180	[76.10 s]
0.0.B: Trace Attempt 8026	[76.11 s]
0.0.AM: Trace Attempt 727	[76.23 s]
0.0.Hp: Trace Attempt 2168	[76.38 s]
0.0.N: Trace Attempt 346	[78.38 s]
0.0.B: Trace Attempt 8230	[80.11 s]
0.0.Ht: Trace Attempt 7361	[80.12 s]
0.0.AM: Trace Attempt 749	[80.26 s]
0.0.Hp: Trace Attempt 2225	[80.39 s]
0.0.N: Trace Attempt 431	[82.54 s]
0.0.B: Trace Attempt 8428	[84.11 s]
0.0.Ht: Trace Attempt 7540	[84.13 s]
0.0.AM: Trace Attempt 772	[84.31 s]
0.0.Hp: Trace Attempt 2281	[84.43 s]
0.0.N: Trace Attempt 505	[86.61 s]
0.0.B: Trace Attempt 8622	[88.13 s]
0.0.Ht: Trace Attempt 7716	[88.13 s]
0.0.Hp: Trace Attempt 2335	[88.45 s]
0.0.AM: Trace Attempt 798	[88.56 s]
0.0.N: Trace Attempt 557	[90.61 s]
0.0.B: Trace Attempt 8806	[92.14 s]
0.0.Ht: Trace Attempt 7886	[92.14 s]
0.0.Hp: Trace Attempt 2387	[92.47 s]
0.0.AM: Trace Attempt 814	[93.28 s]
0.0.N: Trace Attempt 591	[94.81 s]
0.0.Ht: Trace Attempt 8042	[96.14 s]
0.0.B: Trace Attempt 8988	[96.15 s]
0.0.Hp: Trace Attempt 2438	[96.51 s]
0.0.AM: Trace Attempt 829	[97.83 s]
0.0.N: Trace Attempt 602	[98.84 s]
0.0.Ht: Trace Attempt 8196	[100.14 s]
0.0.B: Trace Attempt 9166	[100.17 s]
0.0.Hp: Trace Attempt 2488	[100.56 s]
0.0.AM: Trace Attempt 867	[101.84 s]
0.0.N: Trace Attempt  1	[102.84 s]
0.0.N: Trace Attempt  2	[102.84 s]
0.0.N: Trace Attempt  3	[102.84 s]
0.0.N: Trace Attempt  4	[102.85 s]
0.0.N: Trace Attempt  5	[102.85 s]
0.0.Ht: Trace Attempt 8342	[104.15 s]
0.0.B: Trace Attempt 9335	[104.18 s]
0.0.Hp: Trace Attempt 2536	[104.62 s]
0.0.AM: Trace Attempt 900	[105.89 s]
0.0.N: Trace Attempt 348	[106.96 s]
0.0.Ht: Trace Attempt 8495	[108.17 s]
0.0.B: Trace Attempt 9512	[108.20 s]
0.0.Hp: Trace Attempt 2585	[108.69 s]
0.0.AM: Trace Attempt 931	[110.29 s]
0.0.N: Trace Attempt 431	[110.98 s]
0.0.Ht: Trace Attempt 8646	[112.17 s]
0.0.B: Trace Attempt 9686	[112.20 s]
0.0.Hp: Trace Attempt 2633	[112.75 s]
0.0.AM: Trace Attempt 952	[114.36 s]
0.0.N: Trace Attempt 505	[115.05 s]
0.0.Ht: Trace Attempt 8795	[116.18 s]
0.0.B: Trace Attempt 9856	[116.21 s]
0.0.Hp: Trace Attempt 2679	[116.77 s]
0.0.N: Trace Attempt 557	[119.06 s]
0.0.Ht: Trace Attempt 8946	[120.19 s]
0.0.B: Trace Attempt 10021	[120.22 s]
0.0.Hp: Trace Attempt 2724	[120.78 s]
0.0.AM: Trace Attempt 969	[120.78 s]
0.0.N: Trace Attempt 591	[123.25 s]
0.0.Ht: Trace Attempt 9090	[124.20 s]
0.0.B: Trace Attempt 10182	[124.23 s]
0.0.AM: Trace Attempt 972	[124.80 s]
0.0.Hp: Trace Attempt 2769	[124.85 s]
0.0.N: Trace Attempt 602	[127.29 s]
0.0.Ht: Trace Attempt 9233	[128.23 s]
0.0.B: Trace Attempt 10338	[128.23 s]
0.0.AM: Trace Attempt 1004	[128.83 s]
0.0.Hp: Trace Attempt 2812	[128.88 s]
0.0.Ht: Trace Attempt 9353	[132.25 s]
0.0.B: Trace Attempt 10480	[132.25 s]
0.0.N: Trace Attempt 609	[132.72 s]
0.0.N: Trace Attempt  1	[132.75 s]
0.0.N: Trace Attempt  2	[132.75 s]
0.0.N: Trace Attempt  3	[132.75 s]
0.0.N: Trace Attempt  4	[132.75 s]
0.0.N: Trace Attempt  5	[132.75 s]
0.0.Hp: Trace Attempt 2852	[132.89 s]
0.0.AM: Trace Attempt 1018	[133.21 s]
0.0.Ht: Trace Attempt 9484	[136.26 s]
0.0.B: Trace Attempt 10637	[136.28 s]
0.0.N: Trace Attempt 347	[136.80 s]
0.0.Hp: Trace Attempt 2895	[136.94 s]
0.0.Ht: Trace Attempt 9614	[140.29 s]
0.0.B: Trace Attempt 10792	[140.29 s]
0.0.N: Trace Attempt 437	[140.82 s]
0.0.Hp: Trace Attempt 2937	[140.94 s]
0.0.AM: Trace Attempt 1032	[141.81 s]
0.0.Ht: Trace Attempt 9742	[144.31 s]
0.0.B: Trace Attempt 10946	[144.31 s]
0.0.N: Trace Attempt 515	[145.00 s]
0.0.Hp: Trace Attempt 2979	[145.02 s]
0.0.AM: Trace Attempt 1042	[146.12 s]
0.0.Ht: Trace Attempt 9869	[148.32 s]
0.0.B: Trace Attempt 11095	[148.32 s]
0.0.N: Trace Attempt 571	[149.01 s]
0.0.Hp: Trace Attempt 3020	[149.10 s]
0.0.AM: Trace Attempt 1050	[150.66 s]
0.0.Ht: Trace Attempt 9997	[152.32 s]
0.0.B: Trace Attempt 11243	[152.33 s]
0.0.Hp: Trace Attempt 3060	[153.19 s]
0.0.N: Trace Attempt 598	[155.06 s]
0.0.AM: Trace Attempt 1056	[156.34 s]
0.0.B: Trace Attempt 11387	[156.33 s]
0.0.Ht: Trace Attempt 10125	[156.34 s]
0.0.Hp: Trace Attempt 3099	[157.27 s]
0.0.N: Trace Attempt 610	[159.57 s]
0.0.N: Trace Attempt  1	[159.59 s]
0.0.N: Trace Attempt  2	[159.59 s]
0.0.N: Trace Attempt  3	[159.59 s]
0.0.N: Trace Attempt  4	[159.60 s]
0.0.N: Trace Attempt  5	[159.60 s]
0.0.B: Trace Attempt 11520	[160.35 s]
0.0.Ht: Trace Attempt 10246	[160.36 s]
0.0.AM: Trace Attempt 1065	[160.87 s]
0.0.Hp: Trace Attempt 3136	[161.29 s]
0.0.N: Trace Attempt 348	[163.63 s]
0.0.B: Trace Attempt 11665	[164.38 s]
0.0.Ht: Trace Attempt 10372	[164.38 s]
0.0.Hp: Trace Attempt 3175	[165.38 s]
0.0.AM: Trace Attempt 1073	[165.41 s]
0.0.N: Trace Attempt 431	[167.66 s]
0.0.Ht: Trace Attempt 10496	[168.38 s]
0.0.B: Trace Attempt 11809	[168.41 s]
0.0.Hp: Trace Attempt 3213	[169.48 s]
0.0.AM: Trace Attempt 1076	[169.47 s]
0.0.N: Trace Attempt 505	[171.71 s]
0.0.B: Trace Attempt 11951	[172.41 s]
0.0.Ht: Trace Attempt 10609	[172.44 s]
0.0.AM: Trace Attempt 1086	[173.53 s]
0.0.Hp: Trace Attempt 3251	[173.59 s]
0.0.N: Trace Attempt 558	[175.71 s]
0.0.B: Trace Attempt 12089	[176.43 s]
0.0.Ht: Trace Attempt 10709	[176.48 s]
0.0.Hp: Trace Attempt 3288	[177.65 s]
0.0.AM: Trace Attempt 1098	[177.70 s]
0.0.N: Trace Attempt 591	[179.88 s]
0.0.B: Trace Attempt 12226	[180.44 s]
0.0.Ht: Trace Attempt 10809	[180.51 s]
0.0.N: Trace Attempt 596	[180.78 s]
0.0.N: Stopped processing property "VGA.p1"	[181.05 s].
0.0.N: Morphing to Ncustom1
0.0.N: All properties determined. [0.00 s]
0.0.N: Exited with Success (@ 0.00 s)
0.0.Ncustom1: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ncustom1: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Tri: Proofgrid shell started at 14816@vlsi-ria84(local) jg_14454_vlsi-ria84_1
0.0.Tri: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Tri: Trace Attempt  1	[0.00 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.Ncustom1: Trace Attempt 609	[0.06 s]
0.0.B: Trace Attempt 12243	[180.95 s]
0.0.B: Stopped processing property "VGA.p1"	[181.07 s].
0.0.B: Morphing to Bcustom2
0.0.B: All properties determined. [0.00 s]
0.0.B: Exited with Success (@ 0.00 s)
0.0.Bcustom2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bcustom2: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  3	[0.00 s]
0.0.Bcustom2: Trace Attempt  4	[0.00 s]
0.0.Bcustom2: Trace Attempt  5	[0.00 s]
0.0.Tri:    0.02" ---- Launching abstraction thread ----
0.0.Tri:    0.03" ---- Launching multi-phase simplification thread ----
0.0.Tri:    0.04" ---- Launching liveness simplification thread ----
0.0.Bcustom2: Trace Attempt  1	[0.02 s]
0.0.Bcustom2: Trace Attempt  2	[0.02 s]
0.0.Bcustom2: Trace Attempt  3	[0.02 s]
0.0.Bcustom2: Trace Attempt  4	[0.02 s]
0.0.Bcustom2: Trace Attempt  5	[0.02 s]
0.0.Bcustom2: Trace Attempt  1	[0.05 s]
0.0.Bcustom2: Trace Attempt  2	[0.05 s]
0.0.Bcustom2: Trace Attempt  3	[0.05 s]
0.0.Bcustom2: Trace Attempt  4	[0.05 s]
0.0.Bcustom2: Trace Attempt  5	[0.05 s]
0.0.AM: Trace Attempt 1106	[180.57 s]
0.0.AM: Stopped processing property "VGA.p1"	[181.22 s].
0.0.AM: Morphing to AMcustom3
0.0.AM: All properties determined. [0.00 s]
0.0.AM: Exited with Success (@ 0.00 s)
0.0.AMcustom3: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AMcustom3: Starting proof for property "VGA.p1"	[0.00 s].
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.AMcustom3: Trace Attempt  3	[0.00 s]
0.0.AMcustom3: Trace Attempt  4	[0.00 s]
0.0.AMcustom3: Trace Attempt  5	[0.00 s]
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.AMcustom3: Trace Attempt  3	[0.00 s]
0.0.AMcustom3: Trace Attempt  4	[0.00 s]
0.0.AMcustom3: Trace Attempt  5	[0.01 s]
0.0.AMcustom3: Trace Attempt  1	[0.01 s]
0.0.AMcustom3: Trace Attempt  2	[0.01 s]
0.0.AMcustom3: Trace Attempt  3	[0.01 s]
0.0.AMcustom3: Trace Attempt  4	[0.01 s]
0.0.AMcustom3: Trace Attempt  5	[0.01 s]
0.0.AMcustom3: Trace Attempt  1	[0.04 s]
0.0.AMcustom3: Trace Attempt  2	[0.04 s]
0.0.AMcustom3: Trace Attempt  3	[0.04 s]
0.0.AMcustom3: Trace Attempt  4	[0.04 s]
0.0.AMcustom3: Trace Attempt  5	[0.04 s]
0.0.AMcustom3: Trace Attempt  1	[0.13 s]
0.0.AMcustom3: Trace Attempt  2	[0.13 s]
0.0.AMcustom3: Trace Attempt  3	[0.13 s]
0.0.AMcustom3: Trace Attempt  4	[0.13 s]
0.0.AMcustom3: Trace Attempt  5	[0.13 s]
0.0.AMcustom3: Trace Attempt  1	[0.27 s]
0.0.AMcustom3: Trace Attempt  2	[0.27 s]
0.0.AMcustom3: Trace Attempt  3	[0.27 s]
0.0.AMcustom3: Trace Attempt  4	[0.27 s]
0.0.AMcustom3: Trace Attempt  5	[0.27 s]
0.0.Hp: Trace Attempt 3324	[181.72 s]
0.0.AMcustom3: Trace Attempt  1	[0.67 s]
0.0.AMcustom3: Trace Attempt  2	[0.67 s]
0.0.AMcustom3: Trace Attempt  3	[0.67 s]
0.0.AMcustom3: Trace Attempt  4	[0.67 s]
0.0.Tri:    0.85" Simplification phase 1 complete
0.0.AMcustom3: Trace Attempt  5	[0.68 s]
0.0.Ncustom1: Requesting engine job to terminate
0.0.Bcustom2: Requesting engine job to terminate
0.0.AMcustom3: Requesting engine job to terminate
0.0.Tri: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [181.99 s]
0.0.Tri: A proof was found: No trace exists. [0.93 s]
INFO (IPF057): 0.0.Tri: The property "VGA.p1" was proven in 0.93 s.
0.0.AMcustom3: Trace Attempt 20	[0.71 s]
0.0.AMcustom3: Stopped processing property "VGA.p1"	[0.72 s].
0.0.AMcustom3: All properties determined. [0.72 s]
0.0.Ht: Trace Attempt 10842	[181.92 s]
0.0.Ht: All properties determined. [181.95 s]
0.0.AMcustom3: Exited with Success (@ 182.00 s)
0: ProofGrid usable level: 0
0.0.Ncustom1: Stopped processing property "VGA.p1"	[0.95 s].
0.0.Ncustom1: All properties determined. [0.95 s]
0.0.Ncustom1: Exited with Success (@ 182.01 s)
0.0.Hp: Trace Attempt 3326	[181.96 s]
0.0.Hp: All properties determined. [182.00 s]
0.0.Bcustom2: Trace Attempt 618	[0.71 s]
0.0.Bcustom2: Stopped processing property "VGA.p1"	[0.90 s].
0.0.Bcustom2: All properties determined. [0.90 s]
0.0.Bcustom2: Exited with Success (@ 182.04 s)
0.0.Tri: Stopped processing property "VGA.p1"	[1.02 s].
0.0.Tri: All properties determined. [1.02 s]
0.0.Tri: Exited with Success (@ 182.08 s)
0.0.Ht: Exited with Success (@ 182.08 s)
0.0.Hp: Exited with Success (@ 182.22 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.97 %)
--------------------------------------------------------------
     engines started                               :    10
     engine jobs started                           :     7

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Hp        0.03      181.99        0.00       99.98 %
     Ht        0.04      181.95        0.00       99.98 %
     Oh        0.04        0.00        0.00        3.92 %
    Ncustom1        0.03      181.93        0.00       99.98 %
    Bcustom2        0.04      181.82        0.00       99.98 %
    AMcustom3        0.03      181.69        0.00       99.98 %
    Tri        0.06        0.93        0.00       94.20 %
    all        0.04      130.04        0.00       99.97 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.27      910.31        0.00

    Data read    : 13.29 MiB
    Data written : 4.49 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 1 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
proven
[<embedded>] % exit -force
INFO (IPL005): Received request to exit from the console.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 2.075 GB.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
