Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jan 23 14:12:56 2026
| Host         : Leptoput running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mmx_basys_control_sets_placed.rpt
| Design       : mmx_basys
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |            5 |
| No           | No                    | Yes                    |              22 |            7 |
| No           | Yes                   | No                     |              34 |           13 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              19 |           10 |
| Yes          | Yes                   | No                     |              73 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------+----------------------+------------------+----------------+--------------+
|  Clock Signal  |                 Enable Signal                 |   Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------+----------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | debouncer_addr/sample_en                      | BTNRST_IBUF          |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | debouncer_addr/E[0]                           | BTNRST_IBUF          |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | alu_comp/pmul_comp/lane_0/count[3]_i_1__0_n_0 | debouncer_addr/AR[0] |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | alu_comp/pmul_comp/lane_1/count[3]_i_1_n_0    | debouncer_addr/AR[0] |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | alu_comp/pmul_comp/lane_2/count[3]_i_1__1_n_0 | debouncer_addr/AR[0] |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | alu_comp/pmul_comp/lane_3/count[3]_i_1__2_n_0 | debouncer_addr/AR[0] |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | alu_comp/pmul_comp/lane_4/count[3]_i_1__3_n_0 | debouncer_addr/AR[0] |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | alu_comp/pmul_comp/lane_5/count[3]_i_1__4_n_0 | debouncer_addr/AR[0] |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | alu_comp/pmul_comp/lane_7/count[3]_i_1__6_n_0 | debouncer_addr/AR[0] |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | alu_comp/pmul_comp/lane_6/count[3]_i_1__5_n_0 | debouncer_addr/AR[0] |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | alu_comp/pmul_comp/lane_0/M_0                 | debouncer_addr/AR[0] |                3 |              5 |         1.67 |
|  CLK_IBUF_BUFG | alu_comp/pmul_comp/lane_0/A[7]_i_1__0_n_0     | debouncer_addr/AR[0] |                3 |             16 |         5.33 |
|  CLK_IBUF_BUFG | alu_comp/pmul_comp/lane_1/A[7]_i_1_n_0        | debouncer_addr/AR[0] |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG | alu_comp/pmul_comp/lane_6/E[0]                | debouncer_addr/AR[0] |                9 |             18 |         2.00 |
|  CLK_IBUF_BUFG |                                               | BTNRST_IBUF          |                5 |             19 |         3.80 |
|  CLK_IBUF_BUFG |                                               |                      |                5 |             23 |         4.60 |
|  CLK_IBUF_BUFG |                                               | debouncer_addr/AR[0] |               15 |             37 |         2.47 |
+----------------+-----------------------------------------------+----------------------+------------------+----------------+--------------+


