;redcode
;assert 1
	SPL 0, <-7
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	JMP <-120, 100
	MOV 0, @402
	DJN <68, #-1
	DJN <68, #-1
	ADD -1, <-20
	DJN 118, @23
	SLT 10, 20
	JMN -200, @-125
	JMZ 0, 402
	DAT #210, #32
	DAT #210, #32
	MOV 11, <-20
	MOV 130, 9
	SLT <13, 0
	SUB -4, <-20
	ADD -1, <-20
	ADD <0, @712
	CMP 3, @31
	DAT <-210, #32
	ADD #-210, 32
	ADD 210, 32
	ADD <0, @712
	SLT #-210, 32
	SLT <13, 0
	CMP @121, 103
	SUB @121, 106
	SUB -207, <-120
	CMP 3, @31
	JMN 0, <-7
	ADD #270, <1
	CMP 810, 32
	CMP 810, 32
	SUB <13, 0
	ADD 210, 32
	JMP <-127, 100
	CMP -207, <-120
	JMP <-212, #200
	SUB @121, 103
	SLT 1, <56
	DAT <-210, #32
	SUB 12, @580
	CMP -207, <-120
	ADD #-210, 32
	SPL 0, <-7
	SPL 0, <-7
	SUB 210, 32
	MOV -4, <-20
	MOV -4, <-20
	DJN -1, @-20
