                                       

                    Core Name: Xilinx duc_ddc_compiler C model
                    Version: 1.0
                    Release Date: April 19, 2010


================================================================================

This document contains the following sections: 

1. Introduction
2. New Features
3. Resolved Issues
4. Known Issues 
5. Technical Support
6. Other Information (optional)
7. Model Release History
 
================================================================================
 
1. INTRODUCTION

For the most recent updates to the IP installation instructions for this model,
please go to:

   http://www.xilinx.com/ipcenter/coregen/ip_update_install_instructions.htm

 
For system requirements:

   http://www.xilinx.com/ipcenter/coregen/ip_update_system_requirements.htm 



This file contains release notes for the Xilinx LogiCORE duc_ddc_compiler v1.0 C model
solution. For the latest core and model updates, see the product page at:
 
  <enter link to your core's product page on xilinx.com here>


2. NEW FEATURES  
 
   - First release of this C model.

 
3. RESOLVED ISSUES 
 
   <insert list of resolved issues>

   Format for each entry:
   - <short issue title> - Describe the symptom user sees or provide the error
   	message, including message number
      - Version fixed (Include if listing info for multiple versions): <version number>
      - CR Number and corresponding AR associated with this issue, if applicable
      <Include a description of how resolved or the new behavior.>
                                             
 
4. KNOWN ISSUES 
   
   The following are known issues for v1.0 of this core / model at time of release:

   <List known issues at time of release for this version>

   Format for each known issue entry:
   - <Short Issue Title> (describe the symptom, error, warning message, message number)
      - version to be fixed (if necessary) : Version_number
      - CR Number and corresponding AR associated with this issue 
      <Include a description of workaround, if any>

  The most recent information, including known issues, workarounds, and
  resolutions for this version is provided in the release notes Answer Record
  for the ISE 9.2i IP Update at 

     http://www.xilinx.com/xlnx/xil_ans_display.jsp?getPagePath=xxxxx


5. TECHNICAL SUPPORT 

   To obtain technical support, create a WebCase at www.xilinx.com/support.
   Questions are routed to a team with expertise using this product.  
     
   Xilinx provides technical support for use of this product when used
   according to the guidelines described in the core documentation, and
   cannot guarantee timing, functionality, or support of this product for
   designs that do not follow specified guidelines.


6. OTHER INFORMATION
   
   Full documentation of the C model is provided in the document
   "duc_ddc_compiler_v1_0_bitacc_cmodel.pdf".


7. MODEL RELEASE HISTORY 

Date        By            Version      Description
================================================================================
04/19/2010  Xilinx, Inc.  1.0          First release of C model, for duc_ddc_compiler v1.0
================================================================================


(c) Copyright 2010 Xilinx, Inc. All rights reserved.

This file contains confidential and proprietary information
of Xilinx, Inc. and is protected under U.S. and
international copyright and other intellectual property
laws.

DISCLAIMER
This disclaimer is not a license and does not grant any
rights to the materials distributed herewith. Except as
otherwise provided in a valid license issued to you by
Xilinx, and to the maximum extent permitted by applicable
law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
(2) Xilinx shall not be liable (whether in contract or tort,
including negligence, or under any other theory of
liability) for any loss or damage of any kind or nature
related to, arising under or in connection with these
materials, including for any direct, or any indirect,
special, incidental, or consequential loss or damage
(including loss of data, profits, goodwill, or any type of
loss or damage suffered as a result of any action brought
by a third party) even if such damage or loss was
reasonably foreseeable or Xilinx had been advised of the
possibility of the same.

CRITICAL APPLICATIONS
Xilinx products are not designed or intended to be fail-
safe, or for use in any application requiring fail-safe
performance, such as life-support or safety devices or
systems, Class III medical devices, nuclear facilities,
applications related to the deployment of airbags, or any
other applications that could lead to death, personal
injury, or severe property or environmental damage
(individually and collectively, "Critical
Applications"). Customer assumes the sole risk and
liability of any use of Xilinx products in Critical
Applications, subject only to applicable laws and
regulations governing limitations on product liability.

THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
PART OF THIS FILE AT ALL TIMES. 
