#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55ddb4c54060 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x55ddb4c93ac0_0 .var "clk", 0 0;
v0x55ddb4c93b80_0 .var "p0", 7 0;
v0x55ddb4c93c40_0 .var "p1", 7 0;
v0x55ddb4c93ce0_0 .var "p2", 7 0;
v0x55ddb4c93da0_0 .var "p3", 7 0;
v0x55ddb4c93e60_0 .var "reset", 0 0;
S_0x55ddb4c497f0 .scope module, "micpu" "cpu" 2 19, 3 1 0, S_0x55ddb4c54060;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "in_p0";
    .port_info 3 /INPUT 8 "in_p1";
    .port_info 4 /INPUT 8 "in_p2";
    .port_info 5 /INPUT 8 "in_p3";
    .port_info 6 /OUTPUT 8 "out_p0";
    .port_info 7 /OUTPUT 8 "out_p1";
    .port_info 8 /OUTPUT 8 "out_p2";
    .port_info 9 /OUTPUT 8 "out_p3";
v0x55ddb4c92250_0 .net "clk", 0 0, v0x55ddb4c93ac0_0;  1 drivers
v0x55ddb4c92310_0 .net "in_p0", 7 0, v0x55ddb4c93b80_0;  1 drivers
v0x55ddb4c92460_0 .net "in_p1", 7 0, v0x55ddb4c93c40_0;  1 drivers
v0x55ddb4c92590_0 .net "in_p2", 7 0, v0x55ddb4c93ce0_0;  1 drivers
v0x55ddb4c926e0_0 .net "in_p3", 7 0, v0x55ddb4c93da0_0;  1 drivers
v0x55ddb4c92830_0 .net "op_alu", 2 0, v0x55ddb4c914d0_0;  1 drivers
v0x55ddb4c928f0_0 .net "opcode", 5 0, L_0x55ddb4c94aa0;  1 drivers
v0x55ddb4c929b0_0 .net "out_p0", 7 0, v0x55ddb4c85880_0;  1 drivers
v0x55ddb4c92b00_0 .net "out_p1", 7 0, v0x55ddb4c86040_0;  1 drivers
v0x55ddb4c92ce0_0 .net "out_p2", 7 0, v0x55ddb4c86790_0;  1 drivers
v0x55ddb4c92e30_0 .net "out_p3", 7 0, v0x55ddb4c86f30_0;  1 drivers
v0x55ddb4c92f80_0 .net "reset", 0 0, v0x55ddb4c93e60_0;  1 drivers
v0x55ddb4c93230_0 .net "s_inc", 0 0, L_0x55ddb4c94050;  1 drivers
v0x55ddb4c932d0_0 .net "s_jret", 0 0, L_0x55ddb4c94730;  1 drivers
v0x55ddb4c93370_0 .net "s_ppop", 0 0, L_0x55ddb4c94960;  1 drivers
v0x55ddb4c934a0_0 .net "s_we_stack", 0 0, L_0x55ddb4c94690;  1 drivers
v0x55ddb4c93540_0 .net "s_we_stack_data", 0 0, L_0x55ddb4c94860;  1 drivers
v0x55ddb4c935e0_0 .net "sel_inputs", 1 0, L_0x55ddb4c93f00;  1 drivers
v0x55ddb4c936a0_0 .net "we3", 0 0, L_0x55ddb4c942c0;  1 drivers
v0x55ddb4c93740_0 .net "we_port", 0 0, L_0x55ddb4c945f0;  1 drivers
v0x55ddb4c937e0_0 .net "wez", 0 0, L_0x55ddb4c94480;  1 drivers
v0x55ddb4c93880_0 .net "z", 0 0, v0x55ddb4c7bc30_0;  1 drivers
S_0x55ddb4c68d60 .scope module, "CAMINO_DATOS" "cd" 3 13, 4 1 0, S_0x55ddb4c497f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "s_inc";
    .port_info 3 /INPUT 1 "we3";
    .port_info 4 /INPUT 1 "wez";
    .port_info 5 /INPUT 1 "s_we_port";
    .port_info 6 /INPUT 1 "s_we_stack";
    .port_info 7 /INPUT 1 "s_jalret";
    .port_info 8 /INPUT 1 "s_we_stack_data";
    .port_info 9 /INPUT 1 "s_pushpop";
    .port_info 10 /INPUT 3 "op_alu";
    .port_info 11 /INPUT 2 "sel_inputs";
    .port_info 12 /INPUT 8 "in_p0";
    .port_info 13 /INPUT 8 "in_p1";
    .port_info 14 /INPUT 8 "in_p2";
    .port_info 15 /INPUT 8 "in_p3";
    .port_info 16 /OUTPUT 1 "z";
    .port_info 17 /OUTPUT 6 "opcode";
    .port_info 18 /OUTPUT 8 "out_p0";
    .port_info 19 /OUTPUT 8 "out_p1";
    .port_info 20 /OUTPUT 8 "out_p2";
    .port_info 21 /OUTPUT 8 "out_p3";
v0x55ddb4c8e1d0_0 .net "RA1", 3 0, L_0x55ddb4c94d10;  1 drivers
v0x55ddb4c8e2c0_0 .net "RA2", 3 0, L_0x55ddb4c94c70;  1 drivers
v0x55ddb4c8e390_0 .net "RD1", 7 0, L_0x55ddb4ca56e0;  1 drivers
v0x55ddb4c8e4b0_0 .net "RD2", 7 0, L_0x55ddb4ca5de0;  1 drivers
v0x55ddb4c8e550_0 .net "WA3", 3 0, L_0x55ddb4c94b40;  1 drivers
v0x55ddb4c8e660_0 .net "WD3", 7 0, L_0x55ddb4ca7780;  1 drivers
v0x55ddb4c8e700_0 .net "ZALU", 0 0, L_0x55ddb4ca60d0;  1 drivers
v0x55ddb4c8e7f0_0 .net "alu_to_mux4", 7 0, v0x55ddb4c5c170_0;  1 drivers
v0x55ddb4c8e8b0_0 .net "clk", 0 0, v0x55ddb4c93ac0_0;  alias, 1 drivers
v0x55ddb4c8e950_0 .net "dir", 9 0, v0x55ddb4c7fa70_0;  1 drivers
v0x55ddb4c8ea10_0 .net "dir_in", 9 0, L_0x55ddb4c950e0;  1 drivers
o0x7faf2759d5b8 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x55ddb4c8ead0_0 .net "dir_out", 9 0, o0x7faf2759d5b8;  0 drivers
v0x55ddb4c8eb90_0 .net "dir_salto", 9 0, L_0x55ddb4c94a00;  1 drivers
v0x55ddb4c8ec30_0 .net "in_p0", 7 0, v0x55ddb4c93b80_0;  alias, 1 drivers
v0x55ddb4c8ecd0_0 .net "in_p1", 7 0, v0x55ddb4c93c40_0;  alias, 1 drivers
v0x55ddb4c8ed90_0 .net "in_p2", 7 0, v0x55ddb4c93ce0_0;  alias, 1 drivers
v0x55ddb4c8ee50_0 .net "in_p3", 7 0, v0x55ddb4c93da0_0;  alias, 1 drivers
v0x55ddb4c8f020_0 .net "inm_to_mux4", 7 0, L_0x55ddb4c94db0;  1 drivers
v0x55ddb4c8f130_0 .net "instruccion", 15 0, L_0x55ddb4c95180;  1 drivers
v0x55ddb4c8f1f0_0 .net "io_port", 1 0, L_0x55ddb4c94e90;  1 drivers
v0x55ddb4c8f290_0 .net "jump_address", 9 0, L_0x55ddb4ca79e0;  1 drivers
v0x55ddb4c8f3a0_0 .net "mux1_to_pc", 9 0, L_0x55ddb4c95040;  1 drivers
v0x55ddb4c8f4b0_0 .net "op_alu", 2 0, v0x55ddb4c914d0_0;  alias, 1 drivers
v0x55ddb4c8f570_0 .net "opcode", 5 0, L_0x55ddb4c94aa0;  alias, 1 drivers
v0x55ddb4c8f630_0 .net "out_p0", 7 0, v0x55ddb4c85880_0;  alias, 1 drivers
v0x55ddb4c8f6f0_0 .net "out_p1", 7 0, v0x55ddb4c86040_0;  alias, 1 drivers
v0x55ddb4c8f7b0_0 .net "out_p2", 7 0, v0x55ddb4c86790_0;  alias, 1 drivers
v0x55ddb4c8f870_0 .net "out_p3", 7 0, v0x55ddb4c86f30_0;  alias, 1 drivers
v0x55ddb4c8f930_0 .net "ports_to_mux4", 7 0, L_0x55ddb4ca6710;  1 drivers
v0x55ddb4c8f9f0_0 .net "reset", 0 0, v0x55ddb4c93e60_0;  alias, 1 drivers
v0x55ddb4c8fa90_0 .net "s_inc", 0 0, L_0x55ddb4c94050;  alias, 1 drivers
v0x55ddb4c8fb30_0 .net "s_jalret", 0 0, L_0x55ddb4c94730;  alias, 1 drivers
v0x55ddb4c8fbd0_0 .net "s_pushpop", 0 0, L_0x55ddb4c94960;  alias, 1 drivers
v0x55ddb4c8fed0_0 .net "s_we_port", 0 0, L_0x55ddb4c945f0;  alias, 1 drivers
v0x55ddb4c8ffc0_0 .net "s_we_stack", 0 0, L_0x55ddb4c94690;  alias, 1 drivers
v0x55ddb4c90060_0 .net "s_we_stack_data", 0 0, L_0x55ddb4c94860;  alias, 1 drivers
v0x55ddb4c90100_0 .net "sel_inputs", 1 0, L_0x55ddb4c93f00;  alias, 1 drivers
v0x55ddb4c901a0_0 .net "stack_to_mux4", 7 0, L_0x55ddb4ca8000;  1 drivers
v0x55ddb4c90240_0 .net "we3", 0 0, L_0x55ddb4c942c0;  alias, 1 drivers
v0x55ddb4c90310_0 .net "wez", 0 0, L_0x55ddb4c94480;  alias, 1 drivers
v0x55ddb4c903e0_0 .net "z", 0 0, v0x55ddb4c7bc30_0;  alias, 1 drivers
L_0x55ddb4c94a00 .part L_0x55ddb4c95180, 0, 10;
L_0x55ddb4c94aa0 .part L_0x55ddb4c95180, 10, 6;
L_0x55ddb4c94b40 .part L_0x55ddb4c95180, 0, 4;
L_0x55ddb4c94c70 .part L_0x55ddb4c95180, 4, 4;
L_0x55ddb4c94d10 .part L_0x55ddb4c95180, 8, 4;
L_0x55ddb4c94db0 .part L_0x55ddb4c95180, 4, 8;
L_0x55ddb4c94e90 .part L_0x55ddb4c95180, 8, 2;
S_0x55ddb4bef580 .scope module, "ALU" "alu" 4 29, 5 1 0, S_0x55ddb4c68d60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 3 "op_alu";
    .port_info 3 /OUTPUT 8 "y";
    .port_info 4 /OUTPUT 1 "zero";
L_0x55ddb4ca60d0 .functor NOT 1, L_0x55ddb4ca6030, C4<0>, C4<0>, C4<0>;
v0x55ddb4c5d030_0 .net *"_ivl_3", 0 0, L_0x55ddb4ca6030;  1 drivers
v0x55ddb4c5c860_0 .net "a", 7 0, L_0x55ddb4ca56e0;  alias, 1 drivers
v0x55ddb4c5c930_0 .net "b", 7 0, L_0x55ddb4ca5de0;  alias, 1 drivers
v0x55ddb4c5c0d0_0 .net "op_alu", 2 0, v0x55ddb4c914d0_0;  alias, 1 drivers
v0x55ddb4c5c170_0 .var "s", 7 0;
v0x55ddb4c522d0_0 .net "y", 7 0, v0x55ddb4c5c170_0;  alias, 1 drivers
v0x55ddb4c523a0_0 .net "zero", 0 0, L_0x55ddb4ca60d0;  alias, 1 drivers
E_0x55ddb4bec8d0 .event edge, v0x55ddb4c5c0d0_0, v0x55ddb4c5c930_0, v0x55ddb4c5c860_0;
L_0x55ddb4ca6030 .reduce/or v0x55ddb4c5c170_0;
S_0x55ddb4c7b750 .scope module, "FFD" "ffd" 4 28, 6 74 0, S_0x55ddb4c68d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /INPUT 1 "carga";
    .port_info 4 /OUTPUT 1 "q";
v0x55ddb4c7b9f0_0 .net "carga", 0 0, L_0x55ddb4c94480;  alias, 1 drivers
v0x55ddb4c7bad0_0 .net "clk", 0 0, v0x55ddb4c93ac0_0;  alias, 1 drivers
v0x55ddb4c7bb90_0 .net "d", 0 0, L_0x55ddb4ca60d0;  alias, 1 drivers
v0x55ddb4c7bc30_0 .var "q", 0 0;
v0x55ddb4c7bcd0_0 .net "reset", 0 0, v0x55ddb4c93e60_0;  alias, 1 drivers
E_0x55ddb4bd7400 .event posedge, v0x55ddb4c7bcd0_0, v0x55ddb4c7bad0_0;
S_0x55ddb4c7be60 .scope module, "MEMPROG" "memprog" 4 25, 7 3 0, S_0x55ddb4c68d60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 10 "a";
    .port_info 2 /OUTPUT 16 "rd";
P_0x55ddb4c6a7a0 .param/l "NWORDS" 0 7 3, +C4<00000000000000000000010000000000>;
P_0x55ddb4c6a7e0 .param/l "WIDTH" 0 7 3, +C4<00000000000000000000000000010000>;
L_0x55ddb4c95180 .functor BUFZ 16, L_0x55ddb4ca5290, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55ddb4c7c160_0 .net *"_ivl_0", 15 0, L_0x55ddb4ca5290;  1 drivers
v0x55ddb4c7c260_0 .net *"_ivl_2", 11 0, L_0x55ddb4ca5330;  1 drivers
L_0x7faf27554060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ddb4c7c340_0 .net *"_ivl_5", 1 0, L_0x7faf27554060;  1 drivers
v0x55ddb4c7c430_0 .net "a", 9 0, v0x55ddb4c7fa70_0;  alias, 1 drivers
v0x55ddb4c7c510_0 .net "clk", 0 0, v0x55ddb4c93ac0_0;  alias, 1 drivers
v0x55ddb4c7c600 .array "mem", 1023 0, 15 0;
v0x55ddb4c7c6a0_0 .net "rd", 15 0, L_0x55ddb4c95180;  alias, 1 drivers
L_0x55ddb4ca5290 .array/port v0x55ddb4c7c600, L_0x55ddb4ca5330;
L_0x55ddb4ca5330 .concat [ 10 2 0 0], v0x55ddb4c7fa70_0, L_0x7faf27554060;
S_0x55ddb4c7c800 .scope module, "MUX_JUMPS" "mux2" 4 34, 6 50 0, S_0x55ddb4c68d60;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0";
    .port_info 1 /INPUT 10 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 10 "y";
P_0x55ddb4c7c9e0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x55ddb4c7cae0_0 .net "d0", 9 0, L_0x55ddb4c94a00;  alias, 1 drivers
v0x55ddb4c7cbc0_0 .net "d1", 9 0, o0x7faf2759d5b8;  alias, 0 drivers
v0x55ddb4c7cca0_0 .net "s", 0 0, L_0x55ddb4c94730;  alias, 1 drivers
v0x55ddb4c7cd70_0 .net "y", 9 0, L_0x55ddb4ca79e0;  alias, 1 drivers
L_0x55ddb4ca79e0 .functor MUXZ 10, L_0x55ddb4c94a00, o0x7faf2759d5b8, L_0x55ddb4c94730, C4<>;
S_0x55ddb4c7cf00 .scope module, "MUX_OF_INPUTS" "mux4" 4 32, 6 59 0, S_0x55ddb4c68d60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 8 "y";
P_0x55ddb4c7d130 .param/l "WIDTH" 0 6 59, +C4<00000000000000000000000000001000>;
v0x55ddb4c7e740_0 .net "d0", 7 0, v0x55ddb4c5c170_0;  alias, 1 drivers
v0x55ddb4c7e870_0 .net "d1", 7 0, L_0x55ddb4ca6710;  alias, 1 drivers
v0x55ddb4c7e930_0 .net "d2", 7 0, L_0x55ddb4ca8000;  alias, 1 drivers
v0x55ddb4c7ea00_0 .net "d3", 7 0, L_0x55ddb4c94db0;  alias, 1 drivers
v0x55ddb4c7ead0_0 .net "outM1", 7 0, L_0x55ddb4ca73a0;  1 drivers
v0x55ddb4c7ec10_0 .net "outM2", 7 0, L_0x55ddb4ca7640;  1 drivers
v0x55ddb4c7ed00_0 .net "s", 1 0, L_0x55ddb4c93f00;  alias, 1 drivers
v0x55ddb4c7ede0_0 .net "y", 7 0, L_0x55ddb4ca7780;  alias, 1 drivers
L_0x55ddb4ca7550 .part L_0x55ddb4c93f00, 0, 1;
L_0x55ddb4ca76e0 .part L_0x55ddb4c93f00, 0, 1;
L_0x55ddb4ca7940 .part L_0x55ddb4c93f00, 1, 1;
S_0x55ddb4c7d270 .scope module, "m1" "mux2" 6 66, 6 50 0, S_0x55ddb4c7cf00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_0x55ddb4c7d470 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x55ddb4c7d540_0 .net "d0", 7 0, v0x55ddb4c5c170_0;  alias, 1 drivers
v0x55ddb4c7d650_0 .net "d1", 7 0, L_0x55ddb4ca6710;  alias, 1 drivers
v0x55ddb4c7d710_0 .net "s", 0 0, L_0x55ddb4ca7550;  1 drivers
v0x55ddb4c7d7e0_0 .net "y", 7 0, L_0x55ddb4ca73a0;  alias, 1 drivers
L_0x55ddb4ca73a0 .functor MUXZ 8, v0x55ddb4c5c170_0, L_0x55ddb4ca6710, L_0x55ddb4ca7550, C4<>;
S_0x55ddb4c7d970 .scope module, "m2" "mux2" 6 67, 6 50 0, S_0x55ddb4c7cf00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_0x55ddb4c7db70 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x55ddb4c7dc40_0 .net "d0", 7 0, L_0x55ddb4ca8000;  alias, 1 drivers
v0x55ddb4c7dd20_0 .net "d1", 7 0, L_0x55ddb4c94db0;  alias, 1 drivers
v0x55ddb4c7de00_0 .net "s", 0 0, L_0x55ddb4ca76e0;  1 drivers
v0x55ddb4c7ded0_0 .net "y", 7 0, L_0x55ddb4ca7640;  alias, 1 drivers
L_0x55ddb4ca7640 .functor MUXZ 8, L_0x55ddb4ca8000, L_0x55ddb4c94db0, L_0x55ddb4ca76e0, C4<>;
S_0x55ddb4c7e060 .scope module, "m3" "mux2" 6 68, 6 50 0, S_0x55ddb4c7cf00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_0x55ddb4c7e240 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x55ddb4c7e340_0 .net "d0", 7 0, L_0x55ddb4ca73a0;  alias, 1 drivers
v0x55ddb4c7e430_0 .net "d1", 7 0, L_0x55ddb4ca7640;  alias, 1 drivers
v0x55ddb4c7e500_0 .net "s", 0 0, L_0x55ddb4ca7940;  1 drivers
v0x55ddb4c7e5d0_0 .net "y", 7 0, L_0x55ddb4ca7780;  alias, 1 drivers
L_0x55ddb4ca7780 .functor MUXZ 8, L_0x55ddb4ca73a0, L_0x55ddb4ca7640, L_0x55ddb4ca7940, C4<>;
S_0x55ddb4c7ef40 .scope module, "MUX_PC" "mux2" 4 22, 6 50 0, S_0x55ddb4c68d60;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0";
    .port_info 1 /INPUT 10 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 10 "y";
P_0x55ddb4c7f120 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x55ddb4c7f1c0_0 .net "d0", 9 0, L_0x55ddb4ca79e0;  alias, 1 drivers
v0x55ddb4c7f2d0_0 .net "d1", 9 0, L_0x55ddb4c950e0;  alias, 1 drivers
v0x55ddb4c7f390_0 .net "s", 0 0, L_0x55ddb4c94050;  alias, 1 drivers
v0x55ddb4c7f460_0 .net "y", 9 0, L_0x55ddb4c95040;  alias, 1 drivers
L_0x55ddb4c95040 .functor MUXZ 10, L_0x55ddb4ca79e0, L_0x55ddb4c950e0, L_0x55ddb4c94050, C4<>;
S_0x55ddb4c7f5f0 .scope module, "PC_REGISTER" "registro" 4 21, 6 38 0, S_0x55ddb4c68d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 10 "d";
    .port_info 3 /OUTPUT 10 "q";
P_0x55ddb4c7f7d0 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001010>;
v0x55ddb4c7f8a0_0 .net "clk", 0 0, v0x55ddb4c93ac0_0;  alias, 1 drivers
v0x55ddb4c7f9b0_0 .net "d", 9 0, L_0x55ddb4c95040;  alias, 1 drivers
v0x55ddb4c7fa70_0 .var "q", 9 0;
v0x55ddb4c7fb70_0 .net "reset", 0 0, v0x55ddb4c93e60_0;  alias, 1 drivers
S_0x55ddb4c7fc90 .scope module, "PORTS_MODULE" "io_module" 4 31, 8 1 0, S_0x55ddb4c68d60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 2 "sel_port";
    .port_info 4 /INPUT 8 "in_p0";
    .port_info 5 /INPUT 8 "in_p1";
    .port_info 6 /INPUT 8 "in_p2";
    .port_info 7 /INPUT 8 "in_p3";
    .port_info 8 /INPUT 8 "in_RD2";
    .port_info 9 /OUTPUT 8 "out_p0";
    .port_info 10 /OUTPUT 8 "out_p1";
    .port_info 11 /OUTPUT 8 "out_p2";
    .port_info 12 /OUTPUT 8 "out_p3";
    .port_info 13 /OUTPUT 8 "in_port_out";
v0x55ddb4c88180_0 .net "clk", 0 0, v0x55ddb4c93ac0_0;  alias, 1 drivers
v0x55ddb4c88240_0 .net "in_RD2", 7 0, L_0x55ddb4ca5de0;  alias, 1 drivers
v0x55ddb4c88300_0 .net "in_p0", 7 0, v0x55ddb4c93b80_0;  alias, 1 drivers
v0x55ddb4c883d0_0 .net "in_p1", 7 0, v0x55ddb4c93c40_0;  alias, 1 drivers
v0x55ddb4c884e0_0 .net "in_p2", 7 0, v0x55ddb4c93ce0_0;  alias, 1 drivers
v0x55ddb4c88640_0 .net "in_p3", 7 0, v0x55ddb4c93da0_0;  alias, 1 drivers
v0x55ddb4c88750_0 .net "in_port_out", 7 0, L_0x55ddb4ca6710;  alias, 1 drivers
v0x55ddb4c88810_0 .net "out_p0", 7 0, v0x55ddb4c85880_0;  alias, 1 drivers
v0x55ddb4c88920_0 .net "out_p1", 7 0, v0x55ddb4c86040_0;  alias, 1 drivers
v0x55ddb4c889e0_0 .net "out_p2", 7 0, v0x55ddb4c86790_0;  alias, 1 drivers
v0x55ddb4c88af0_0 .net "out_p3", 7 0, v0x55ddb4c86f30_0;  alias, 1 drivers
v0x55ddb4c88c00_0 .net "reset", 0 0, v0x55ddb4c93e60_0;  alias, 1 drivers
v0x55ddb4c88ca0_0 .net "sel_port", 1 0, L_0x55ddb4c94e90;  alias, 1 drivers
v0x55ddb4c88d60_0 .net "we", 0 0, L_0x55ddb4c945f0;  alias, 1 drivers
S_0x55ddb4c80050 .scope module, "IN_MODULE" "input_module" 8 4, 9 1 0, S_0x55ddb4c7fc90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "sel_port";
    .port_info 3 /INPUT 8 "in_p0";
    .port_info 4 /INPUT 8 "in_p1";
    .port_info 5 /INPUT 8 "in_p2";
    .port_info 6 /INPUT 8 "in_p3";
    .port_info 7 /OUTPUT 8 "out";
v0x55ddb4c84000_0 .net "clk", 0 0, v0x55ddb4c93ac0_0;  alias, 1 drivers
v0x55ddb4c840c0_0 .net "in_p0", 7 0, v0x55ddb4c93b80_0;  alias, 1 drivers
v0x55ddb4c84180_0 .net "in_p1", 7 0, v0x55ddb4c93c40_0;  alias, 1 drivers
v0x55ddb4c84280_0 .net "in_p2", 7 0, v0x55ddb4c93ce0_0;  alias, 1 drivers
v0x55ddb4c84350_0 .net "in_p3", 7 0, v0x55ddb4c93da0_0;  alias, 1 drivers
v0x55ddb4c84440_0 .net "out", 7 0, L_0x55ddb4ca6710;  alias, 1 drivers
v0x55ddb4c844e0_0 .net "p0_2Mux", 7 0, v0x55ddb4c82940_0;  1 drivers
v0x55ddb4c84580_0 .net "p1_2Mux", 7 0, v0x55ddb4c83040_0;  1 drivers
v0x55ddb4c84640_0 .net "p2_2Mux", 7 0, v0x55ddb4c836f0_0;  1 drivers
v0x55ddb4c84700_0 .net "p3_2Mux", 7 0, v0x55ddb4c83dc0_0;  1 drivers
v0x55ddb4c847c0_0 .net "reset", 0 0, v0x55ddb4c93e60_0;  alias, 1 drivers
v0x55ddb4c84860_0 .net "sel_port", 1 0, L_0x55ddb4c94e90;  alias, 1 drivers
S_0x55ddb4c80370 .scope module, "MUX_PORT" "mux4" 9 13, 6 59 0, S_0x55ddb4c80050;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 8 "y";
P_0x55ddb4c80570 .param/l "WIDTH" 0 6 59, +C4<00000000000000000000000000001000>;
v0x55ddb4c81ca0_0 .net "d0", 7 0, v0x55ddb4c82940_0;  alias, 1 drivers
v0x55ddb4c81d80_0 .net "d1", 7 0, v0x55ddb4c83040_0;  alias, 1 drivers
v0x55ddb4c81e50_0 .net "d2", 7 0, v0x55ddb4c836f0_0;  alias, 1 drivers
v0x55ddb4c81f50_0 .net "d3", 7 0, v0x55ddb4c83dc0_0;  alias, 1 drivers
v0x55ddb4c82020_0 .net "outM1", 7 0, L_0x55ddb4ca6140;  1 drivers
v0x55ddb4c82160_0 .net "outM2", 7 0, L_0x55ddb4ca63a0;  1 drivers
v0x55ddb4c82250_0 .net "s", 1 0, L_0x55ddb4c94e90;  alias, 1 drivers
v0x55ddb4c82330_0 .net "y", 7 0, L_0x55ddb4ca6710;  alias, 1 drivers
L_0x55ddb4ca6300 .part L_0x55ddb4c94e90, 0, 1;
L_0x55ddb4ca6560 .part L_0x55ddb4c94e90, 0, 1;
L_0x55ddb4ca6840 .part L_0x55ddb4c94e90, 1, 1;
S_0x55ddb4c806b0 .scope module, "m1" "mux2" 6 66, 6 50 0, S_0x55ddb4c80370;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_0x55ddb4c808b0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x55ddb4c809b0_0 .net "d0", 7 0, v0x55ddb4c82940_0;  alias, 1 drivers
v0x55ddb4c80ab0_0 .net "d1", 7 0, v0x55ddb4c83040_0;  alias, 1 drivers
v0x55ddb4c80b90_0 .net "s", 0 0, L_0x55ddb4ca6300;  1 drivers
v0x55ddb4c80c60_0 .net "y", 7 0, L_0x55ddb4ca6140;  alias, 1 drivers
L_0x55ddb4ca6140 .functor MUXZ 8, v0x55ddb4c82940_0, v0x55ddb4c83040_0, L_0x55ddb4ca6300, C4<>;
S_0x55ddb4c80df0 .scope module, "m2" "mux2" 6 67, 6 50 0, S_0x55ddb4c80370;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_0x55ddb4c80ff0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x55ddb4c81130_0 .net "d0", 7 0, v0x55ddb4c836f0_0;  alias, 1 drivers
v0x55ddb4c81210_0 .net "d1", 7 0, v0x55ddb4c83dc0_0;  alias, 1 drivers
v0x55ddb4c812f0_0 .net "s", 0 0, L_0x55ddb4ca6560;  1 drivers
v0x55ddb4c813c0_0 .net "y", 7 0, L_0x55ddb4ca63a0;  alias, 1 drivers
L_0x55ddb4ca63a0 .functor MUXZ 8, v0x55ddb4c836f0_0, v0x55ddb4c83dc0_0, L_0x55ddb4ca6560, C4<>;
S_0x55ddb4c81550 .scope module, "m3" "mux2" 6 68, 6 50 0, S_0x55ddb4c80370;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_0x55ddb4c81730 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x55ddb4c818a0_0 .net "d0", 7 0, L_0x55ddb4ca6140;  alias, 1 drivers
v0x55ddb4c81990_0 .net "d1", 7 0, L_0x55ddb4ca63a0;  alias, 1 drivers
v0x55ddb4c81a60_0 .net "s", 0 0, L_0x55ddb4ca6840;  1 drivers
v0x55ddb4c81b30_0 .net "y", 7 0, L_0x55ddb4ca6710;  alias, 1 drivers
L_0x55ddb4ca6710 .functor MUXZ 8, L_0x55ddb4ca6140, L_0x55ddb4ca63a0, L_0x55ddb4ca6840, C4<>;
S_0x55ddb4c824b0 .scope module, "P0" "registro" 9 5, 6 38 0, S_0x55ddb4c80050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x55ddb4c826b0 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001000>;
v0x55ddb4c827c0_0 .net "clk", 0 0, v0x55ddb4c93ac0_0;  alias, 1 drivers
v0x55ddb4c82860_0 .net "d", 7 0, v0x55ddb4c93b80_0;  alias, 1 drivers
v0x55ddb4c82940_0 .var "q", 7 0;
v0x55ddb4c82a30_0 .net "reset", 0 0, v0x55ddb4c93e60_0;  alias, 1 drivers
S_0x55ddb4c82ba0 .scope module, "P1" "registro" 9 7, 6 38 0, S_0x55ddb4c80050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x55ddb4c82d80 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001000>;
v0x55ddb4c82ec0_0 .net "clk", 0 0, v0x55ddb4c93ac0_0;  alias, 1 drivers
v0x55ddb4c82f60_0 .net "d", 7 0, v0x55ddb4c93c40_0;  alias, 1 drivers
v0x55ddb4c83040_0 .var "q", 7 0;
v0x55ddb4c83110_0 .net "reset", 0 0, v0x55ddb4c93e60_0;  alias, 1 drivers
S_0x55ddb4c83230 .scope module, "P2" "registro" 9 9, 6 38 0, S_0x55ddb4c80050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x55ddb4c83410 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001000>;
v0x55ddb4c83550_0 .net "clk", 0 0, v0x55ddb4c93ac0_0;  alias, 1 drivers
v0x55ddb4c83610_0 .net "d", 7 0, v0x55ddb4c93ce0_0;  alias, 1 drivers
v0x55ddb4c836f0_0 .var "q", 7 0;
v0x55ddb4c83810_0 .net "reset", 0 0, v0x55ddb4c93e60_0;  alias, 1 drivers
S_0x55ddb4c83930 .scope module, "P3" "registro" 9 11, 6 38 0, S_0x55ddb4c80050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x55ddb4c83b10 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001000>;
v0x55ddb4c83c20_0 .net "clk", 0 0, v0x55ddb4c93ac0_0;  alias, 1 drivers
v0x55ddb4c83ce0_0 .net "d", 7 0, v0x55ddb4c93da0_0;  alias, 1 drivers
v0x55ddb4c83dc0_0 .var "q", 7 0;
v0x55ddb4c83ee0_0 .net "reset", 0 0, v0x55ddb4c93e60_0;  alias, 1 drivers
S_0x55ddb4c84a30 .scope module, "OUT_MODULE" "output_module" 8 6, 10 1 0, S_0x55ddb4c7fc90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 2 "sel_port";
    .port_info 4 /INPUT 8 "in_RD2";
    .port_info 5 /OUTPUT 8 "out_from_p0";
    .port_info 6 /OUTPUT 8 "out_from_p1";
    .port_info 7 /OUTPUT 8 "out_from_p2";
    .port_info 8 /OUTPUT 8 "out_from_p3";
L_0x55ddb4ca6980 .functor AND 1, L_0x55ddb4ca68e0, v0x55ddb4c93ac0_0, C4<1>, C4<1>;
L_0x55ddb4ca6c00 .functor AND 1, L_0x55ddb4ca6980, L_0x55ddb4c945f0, C4<1>, C4<1>;
L_0x55ddb4ca6d10 .functor AND 1, L_0x55ddb4ca6c70, v0x55ddb4c93ac0_0, C4<1>, C4<1>;
L_0x55ddb4ca6dd0 .functor AND 1, L_0x55ddb4ca6d10, L_0x55ddb4c945f0, C4<1>, C4<1>;
L_0x55ddb4ca6fc0 .functor AND 1, L_0x55ddb4ca6e90, v0x55ddb4c93ac0_0, C4<1>, C4<1>;
L_0x55ddb4ca7030 .functor AND 1, L_0x55ddb4ca6fc0, L_0x55ddb4c945f0, C4<1>, C4<1>;
L_0x55ddb4ca71d0 .functor AND 1, L_0x55ddb4ca7130, v0x55ddb4c93ac0_0, C4<1>, C4<1>;
L_0x55ddb4ca7290 .functor AND 1, L_0x55ddb4ca71d0, L_0x55ddb4c945f0, C4<1>, C4<1>;
v0x55ddb4c87170_0 .net *"_ivl_1", 0 0, L_0x55ddb4ca68e0;  1 drivers
v0x55ddb4c87270_0 .net *"_ivl_13", 0 0, L_0x55ddb4ca6e90;  1 drivers
v0x55ddb4c87350_0 .net *"_ivl_15", 0 0, L_0x55ddb4ca6fc0;  1 drivers
v0x55ddb4c873f0_0 .net *"_ivl_19", 0 0, L_0x55ddb4ca7130;  1 drivers
v0x55ddb4c874d0_0 .net *"_ivl_21", 0 0, L_0x55ddb4ca71d0;  1 drivers
v0x55ddb4c87590_0 .net *"_ivl_3", 0 0, L_0x55ddb4ca6980;  1 drivers
v0x55ddb4c87650_0 .net *"_ivl_7", 0 0, L_0x55ddb4ca6c70;  1 drivers
v0x55ddb4c87730_0 .net *"_ivl_9", 0 0, L_0x55ddb4ca6d10;  1 drivers
v0x55ddb4c877f0_0 .net "clk", 0 0, v0x55ddb4c93ac0_0;  alias, 1 drivers
v0x55ddb4c87890_0 .net "ctrl_port", 3 0, v0x55ddb4c850d0_0;  1 drivers
v0x55ddb4c87950_0 .net "in_RD2", 7 0, L_0x55ddb4ca5de0;  alias, 1 drivers
v0x55ddb4c879f0_0 .net "out_from_p0", 7 0, v0x55ddb4c85880_0;  alias, 1 drivers
v0x55ddb4c87ae0_0 .net "out_from_p1", 7 0, v0x55ddb4c86040_0;  alias, 1 drivers
v0x55ddb4c87bb0_0 .net "out_from_p2", 7 0, v0x55ddb4c86790_0;  alias, 1 drivers
v0x55ddb4c87c80_0 .net "out_from_p3", 7 0, v0x55ddb4c86f30_0;  alias, 1 drivers
v0x55ddb4c87d50_0 .net "reset", 0 0, v0x55ddb4c93e60_0;  alias, 1 drivers
v0x55ddb4c87df0_0 .net "sel_port", 1 0, L_0x55ddb4c94e90;  alias, 1 drivers
v0x55ddb4c87fa0_0 .net "we", 0 0, L_0x55ddb4c945f0;  alias, 1 drivers
L_0x55ddb4ca68e0 .part v0x55ddb4c850d0_0, 0, 1;
L_0x55ddb4ca6c70 .part v0x55ddb4c850d0_0, 1, 1;
L_0x55ddb4ca6e90 .part v0x55ddb4c850d0_0, 2, 1;
L_0x55ddb4ca7130 .part v0x55ddb4c850d0_0, 3, 1;
S_0x55ddb4c84cc0 .scope module, "DECO_FOR_OUTPUTS" "deco" 10 5, 6 85 0, S_0x55ddb4c84a30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "selector";
    .port_info 1 /OUTPUT 4 "out";
P_0x55ddb4c84ea0 .param/l "NBITS" 0 6 85, +C4<00000000000000000000000000000100>;
v0x55ddb4c84fd0_0 .var "one", 3 0;
v0x55ddb4c850d0_0 .var "out", 3 0;
v0x55ddb4c851b0_0 .net "selector", 1 0, L_0x55ddb4c94e90;  alias, 1 drivers
E_0x55ddb4c6b210 .event edge, v0x55ddb4c82250_0;
S_0x55ddb4c85330 .scope module, "P0" "registro" 10 7, 6 38 0, S_0x55ddb4c84a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x55ddb4c85510 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001000>;
v0x55ddb4c856b0_0 .net "clk", 0 0, L_0x55ddb4ca6c00;  1 drivers
v0x55ddb4c85790_0 .net "d", 7 0, L_0x55ddb4ca5de0;  alias, 1 drivers
v0x55ddb4c85880_0 .var "q", 7 0;
v0x55ddb4c85950_0 .net "reset", 0 0, v0x55ddb4c93e60_0;  alias, 1 drivers
E_0x55ddb4c85650 .event posedge, v0x55ddb4c7bcd0_0, v0x55ddb4c856b0_0;
S_0x55ddb4c85aa0 .scope module, "P1" "registro" 10 9, 6 38 0, S_0x55ddb4c84a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x55ddb4c85c80 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001000>;
v0x55ddb4c85e50_0 .net "clk", 0 0, L_0x55ddb4ca6dd0;  1 drivers
v0x55ddb4c85f30_0 .net "d", 7 0, L_0x55ddb4ca5de0;  alias, 1 drivers
v0x55ddb4c86040_0 .var "q", 7 0;
v0x55ddb4c86100_0 .net "reset", 0 0, v0x55ddb4c93e60_0;  alias, 1 drivers
E_0x55ddb4c85df0 .event posedge, v0x55ddb4c7bcd0_0, v0x55ddb4c85e50_0;
S_0x55ddb4c86250 .scope module, "P2" "registro" 10 11, 6 38 0, S_0x55ddb4c84a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x55ddb4c86430 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001000>;
v0x55ddb4c865f0_0 .net "clk", 0 0, L_0x55ddb4ca7030;  1 drivers
v0x55ddb4c866d0_0 .net "d", 7 0, L_0x55ddb4ca5de0;  alias, 1 drivers
v0x55ddb4c86790_0 .var "q", 7 0;
v0x55ddb4c86880_0 .net "reset", 0 0, v0x55ddb4c93e60_0;  alias, 1 drivers
E_0x55ddb4c86570 .event posedge, v0x55ddb4c7bcd0_0, v0x55ddb4c865f0_0;
S_0x55ddb4c869d0 .scope module, "P3" "registro" 10 13, 6 38 0, S_0x55ddb4c84a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x55ddb4c86c00 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001000>;
v0x55ddb4c86d90_0 .net "clk", 0 0, L_0x55ddb4ca7290;  1 drivers
v0x55ddb4c86e70_0 .net "d", 7 0, L_0x55ddb4ca5de0;  alias, 1 drivers
v0x55ddb4c86f30_0 .var "q", 7 0;
v0x55ddb4c87020_0 .net "reset", 0 0, v0x55ddb4c93e60_0;  alias, 1 drivers
E_0x55ddb4c86d10 .event posedge, v0x55ddb4c7bcd0_0, v0x55ddb4c86d90_0;
S_0x55ddb4c89020 .scope module, "REGFILE" "regfile" 4 26, 6 4 0, S_0x55ddb4c68d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 8 "wd3";
    .port_info 6 /OUTPUT 8 "rd1";
    .port_info 7 /OUTPUT 8 "rd2";
v0x55ddb4c89390_0 .net *"_ivl_0", 31 0, L_0x55ddb4ca53d0;  1 drivers
v0x55ddb4c89490_0 .net *"_ivl_10", 5 0, L_0x55ddb4ca55b0;  1 drivers
L_0x7faf27554138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ddb4c89570_0 .net *"_ivl_13", 1 0, L_0x7faf27554138;  1 drivers
L_0x7faf27554180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55ddb4c89630_0 .net/2u *"_ivl_14", 7 0, L_0x7faf27554180;  1 drivers
v0x55ddb4c89710_0 .net *"_ivl_18", 31 0, L_0x55ddb4ca5870;  1 drivers
L_0x7faf275541c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ddb4c89840_0 .net *"_ivl_21", 27 0, L_0x7faf275541c8;  1 drivers
L_0x7faf27554210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ddb4c89920_0 .net/2u *"_ivl_22", 31 0, L_0x7faf27554210;  1 drivers
v0x55ddb4c89a00_0 .net *"_ivl_24", 0 0, L_0x55ddb4ca59a0;  1 drivers
v0x55ddb4c89ac0_0 .net *"_ivl_26", 7 0, L_0x55ddb4ca5ae0;  1 drivers
v0x55ddb4c89c30_0 .net *"_ivl_28", 5 0, L_0x55ddb4ca5bd0;  1 drivers
L_0x7faf275540a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ddb4c89d10_0 .net *"_ivl_3", 27 0, L_0x7faf275540a8;  1 drivers
L_0x7faf27554258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ddb4c89df0_0 .net *"_ivl_31", 1 0, L_0x7faf27554258;  1 drivers
L_0x7faf275542a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55ddb4c89ed0_0 .net/2u *"_ivl_32", 7 0, L_0x7faf275542a0;  1 drivers
L_0x7faf275540f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ddb4c89fb0_0 .net/2u *"_ivl_4", 31 0, L_0x7faf275540f0;  1 drivers
v0x55ddb4c8a090_0 .net *"_ivl_6", 0 0, L_0x55ddb4ca5470;  1 drivers
v0x55ddb4c8a150_0 .net *"_ivl_8", 7 0, L_0x55ddb4ca5510;  1 drivers
v0x55ddb4c8a230_0 .net "clk", 0 0, v0x55ddb4c93ac0_0;  alias, 1 drivers
v0x55ddb4c8a3e0_0 .net "ra1", 3 0, L_0x55ddb4c94d10;  alias, 1 drivers
v0x55ddb4c8a4c0_0 .net "ra2", 3 0, L_0x55ddb4c94c70;  alias, 1 drivers
v0x55ddb4c8a5a0_0 .net "rd1", 7 0, L_0x55ddb4ca56e0;  alias, 1 drivers
v0x55ddb4c8a660_0 .net "rd2", 7 0, L_0x55ddb4ca5de0;  alias, 1 drivers
v0x55ddb4c8a700 .array "regb", 15 0, 7 0;
v0x55ddb4c8a7c0_0 .net "wa3", 3 0, L_0x55ddb4c94b40;  alias, 1 drivers
v0x55ddb4c8a8a0_0 .net "wd3", 7 0, L_0x55ddb4ca7780;  alias, 1 drivers
v0x55ddb4c8a960_0 .net "we3", 0 0, L_0x55ddb4c942c0;  alias, 1 drivers
E_0x55ddb4c89310 .event posedge, v0x55ddb4c7bad0_0;
L_0x55ddb4ca53d0 .concat [ 4 28 0 0], L_0x55ddb4c94d10, L_0x7faf275540a8;
L_0x55ddb4ca5470 .cmp/ne 32, L_0x55ddb4ca53d0, L_0x7faf275540f0;
L_0x55ddb4ca5510 .array/port v0x55ddb4c8a700, L_0x55ddb4ca55b0;
L_0x55ddb4ca55b0 .concat [ 4 2 0 0], L_0x55ddb4c94d10, L_0x7faf27554138;
L_0x55ddb4ca56e0 .functor MUXZ 8, L_0x7faf27554180, L_0x55ddb4ca5510, L_0x55ddb4ca5470, C4<>;
L_0x55ddb4ca5870 .concat [ 4 28 0 0], L_0x55ddb4c94c70, L_0x7faf275541c8;
L_0x55ddb4ca59a0 .cmp/ne 32, L_0x55ddb4ca5870, L_0x7faf27554210;
L_0x55ddb4ca5ae0 .array/port v0x55ddb4c8a700, L_0x55ddb4ca5bd0;
L_0x55ddb4ca5bd0 .concat [ 4 2 0 0], L_0x55ddb4c94c70, L_0x7faf27554258;
L_0x55ddb4ca5de0 .functor MUXZ 8, L_0x7faf275542a0, L_0x55ddb4ca5ae0, L_0x55ddb4ca59a0, C4<>;
S_0x55ddb4c8ab70 .scope module, "STACK_DATA" "stack_module" 4 38, 11 16 0, S_0x55ddb4c68d60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we_stack";
    .port_info 3 /INPUT 1 "s_pushpop";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
P_0x55ddb4c89b60 .param/l "NWORDS" 0 11 16, +C4<00000000000000000000000001000000>;
P_0x55ddb4c89ba0 .param/l "WIDTH" 0 11 16, +C4<00000000000000000000000000001000>;
L_0x55ddb4ca7bb0 .functor NOT 1, v0x55ddb4c93ac0_0, C4<0>, C4<0>, C4<0>;
L_0x55ddb4ca7de0 .functor AND 1, L_0x55ddb4ca7bb0, L_0x55ddb4c94860, C4<1>, C4<1>;
L_0x55ddb4ca80c0 .functor NOT 1, L_0x55ddb4c94960, C4<0>, C4<0>, C4<0>;
L_0x55ddb4ca8150 .functor AND 1, L_0x55ddb4c94860, L_0x55ddb4ca80c0, C4<1>, C4<1>;
v0x55ddb4c8cff0_0 .net *"_ivl_0", 0 0, L_0x55ddb4ca7bb0;  1 drivers
v0x55ddb4c8d0d0_0 .net *"_ivl_4", 0 0, L_0x55ddb4ca80c0;  1 drivers
v0x55ddb4c8d1b0_0 .net "clk", 0 0, v0x55ddb4c93ac0_0;  alias, 1 drivers
v0x55ddb4c8d280_0 .net "data_in", 7 0, L_0x55ddb4ca5de0;  alias, 1 drivers
v0x55ddb4c8d320_0 .net "data_out", 7 0, L_0x55ddb4ca8000;  alias, 1 drivers
v0x55ddb4c8d430_0 .var "muno", 5 0;
v0x55ddb4c8d4f0_0 .net "out_mux", 5 0, L_0x55ddb4ca7cb0;  1 drivers
v0x55ddb4c8d5e0_0 .net "out_sp", 5 0, v0x55ddb4c8c7a0_0;  1 drivers
v0x55ddb4c8d6a0_0 .net "out_sum", 5 0, L_0x55ddb4ca7b10;  1 drivers
v0x55ddb4c8d760_0 .net "reset", 0 0, v0x55ddb4c93e60_0;  alias, 1 drivers
v0x55ddb4c8d800_0 .net "s_pushpop", 0 0, L_0x55ddb4c94960;  alias, 1 drivers
v0x55ddb4c8d8a0_0 .var "uno", 5 0;
v0x55ddb4c8d940_0 .net "we_stack", 0 0, L_0x55ddb4c94860;  alias, 1 drivers
S_0x55ddb4c8af10 .scope module, "MEM_STACK" "memstack" 11 35, 7 20 0, S_0x55ddb4c8ab70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 6 "a";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x55ddb4c8ad50 .param/l "NWORDS" 0 7 20, +C4<00000000000000000000000001000000>;
P_0x55ddb4c8ad90 .param/l "WIDTH" 0 7 20, +C4<00000000000000000000000000001000>;
L_0x55ddb4ca8000 .functor BUFZ 8, L_0x55ddb4ca7e70, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55ddb4c8b240_0 .net *"_ivl_0", 7 0, L_0x55ddb4ca7e70;  1 drivers
v0x55ddb4c8b340_0 .net *"_ivl_2", 7 0, L_0x55ddb4ca7f10;  1 drivers
L_0x7faf275542e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ddb4c8b420_0 .net *"_ivl_5", 1 0, L_0x7faf275542e8;  1 drivers
v0x55ddb4c8b4e0_0 .net "a", 5 0, v0x55ddb4c8c7a0_0;  alias, 1 drivers
v0x55ddb4c8b5c0_0 .net "clk", 0 0, v0x55ddb4c93ac0_0;  alias, 1 drivers
v0x55ddb4c8b6b0_0 .net "data_in", 7 0, L_0x55ddb4ca5de0;  alias, 1 drivers
v0x55ddb4c8b880_0 .net "data_out", 7 0, L_0x55ddb4ca8000;  alias, 1 drivers
v0x55ddb4c8b990 .array "mem", 63 0, 7 0;
v0x55ddb4c8ba50_0 .net "we", 0 0, L_0x55ddb4ca8150;  1 drivers
L_0x55ddb4ca7e70 .array/port v0x55ddb4c8b990, L_0x55ddb4ca7f10;
L_0x55ddb4ca7f10 .concat [ 6 2 0 0], v0x55ddb4c8c7a0_0, L_0x7faf275542e8;
S_0x55ddb4c8bbb0 .scope module, "MUX_TO_INCDEC" "mux2" 11 33, 6 50 0, S_0x55ddb4c8ab70;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "d0";
    .port_info 1 /INPUT 6 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 6 "y";
P_0x55ddb4c8bd60 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000000110>;
v0x55ddb4c8be70_0 .net "d0", 5 0, v0x55ddb4c8d8a0_0;  1 drivers
v0x55ddb4c8bf50_0 .net "d1", 5 0, v0x55ddb4c8d430_0;  1 drivers
v0x55ddb4c8c030_0 .net "s", 0 0, L_0x55ddb4c94960;  alias, 1 drivers
v0x55ddb4c8c0d0_0 .net "y", 5 0, L_0x55ddb4ca7cb0;  alias, 1 drivers
L_0x55ddb4ca7cb0 .functor MUXZ 6, v0x55ddb4c8d8a0_0, v0x55ddb4c8d430_0, L_0x55ddb4c94960, C4<>;
S_0x55ddb4c8c230 .scope module, "STACK_POINTER" "registro" 11 34, 6 38 0, S_0x55ddb4c8ab70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 6 "d";
    .port_info 3 /OUTPUT 6 "q";
P_0x55ddb4c8c410 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000000110>;
v0x55ddb4c8c5e0_0 .net "clk", 0 0, L_0x55ddb4ca7de0;  1 drivers
v0x55ddb4c8c6c0_0 .net "d", 5 0, L_0x55ddb4ca7b10;  alias, 1 drivers
v0x55ddb4c8c7a0_0 .var "q", 5 0;
v0x55ddb4c8c8a0_0 .net "reset", 0 0, v0x55ddb4c93e60_0;  alias, 1 drivers
E_0x55ddb4c8c580 .event posedge, v0x55ddb4c7bcd0_0, v0x55ddb4c8c5e0_0;
S_0x55ddb4c8c9d0 .scope module, "SUMADOR" "sum" 11 32, 6 30 0, S_0x55ddb4c8ab70;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /INPUT 6 "b";
    .port_info 2 /OUTPUT 6 "y";
P_0x55ddb4c8cbb0 .param/l "WIDTH" 0 6 30, +C4<00000000000000000000000000000110>;
v0x55ddb4c8ccc0_0 .net "a", 5 0, v0x55ddb4c8c7a0_0;  alias, 1 drivers
v0x55ddb4c8cdf0_0 .net "b", 5 0, L_0x55ddb4ca7cb0;  alias, 1 drivers
v0x55ddb4c8ceb0_0 .net "y", 5 0, L_0x55ddb4ca7b10;  alias, 1 drivers
L_0x55ddb4ca7b10 .arith/sum 6, v0x55ddb4c8c7a0_0, L_0x55ddb4ca7cb0;
S_0x55ddb4c8dae0 .scope module, "SUMADOR" "sum" 4 23, 6 30 0, S_0x55ddb4c68d60;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a";
    .port_info 1 /INPUT 10 "b";
    .port_info 2 /OUTPUT 10 "y";
P_0x55ddb4c8dcc0 .param/l "WIDTH" 0 6 30, +C4<00000000000000000000000000001010>;
L_0x7faf27554018 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55ddb4c8de90_0 .net "a", 9 0, L_0x7faf27554018;  1 drivers
v0x55ddb4c8df90_0 .net "b", 9 0, v0x55ddb4c7fa70_0;  alias, 1 drivers
v0x55ddb4c8e0a0_0 .net "y", 9 0, L_0x55ddb4c950e0;  alias, 1 drivers
L_0x55ddb4c950e0 .arith/sum 10, L_0x7faf27554018, v0x55ddb4c7fa70_0;
S_0x55ddb4c906f0 .scope module, "unidadControl" "uc" 3 9, 12 1 0, S_0x55ddb4c497f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 1 "z";
    .port_info 2 /OUTPUT 1 "s_inc";
    .port_info 3 /OUTPUT 1 "we3";
    .port_info 4 /OUTPUT 1 "wez";
    .port_info 5 /OUTPUT 1 "we_istack";
    .port_info 6 /OUTPUT 1 "s_jret";
    .port_info 7 /OUTPUT 1 "we_dstack";
    .port_info 8 /OUTPUT 1 "s_ppop";
    .port_info 9 /OUTPUT 3 "op_alu";
    .port_info 10 /OUTPUT 2 "sel_inputs";
    .port_info 11 /OUTPUT 1 "we_port";
P_0x55ddb4c908a0 .param/l "ARITH" 0 12 4, C4<1001100000>;
P_0x55ddb4c908e0 .param/l "IN" 0 12 8, C4<1011000000>;
P_0x55ddb4c90920 .param/l "JAL" 0 12 11, C4<0000001000>;
P_0x55ddb4c90960 .param/l "JUMP" 0 12 6, C4<0000000000>;
P_0x55ddb4c909a0 .param/l "LOADINM" 0 12 5, C4<1111000000>;
P_0x55ddb4c909e0 .param/l "NOJUMP" 0 12 7, C4<1000000000>;
P_0x55ddb4c90a20 .param/l "NOP" 0 12 10, C4<0000000000>;
P_0x55ddb4c90a60 .param/l "OUT" 0 12 9, C4<1000010000>;
P_0x55ddb4c90aa0 .param/l "POP" 0 12 14, C4<1101000011>;
P_0x55ddb4c90ae0 .param/l "PUSH" 0 12 13, C4<1000000010>;
P_0x55ddb4c90b20 .param/l "RET" 0 12 12, C4<0000001100>;
v0x55ddb4c91230_0 .net *"_ivl_0", 0 0, L_0x55ddb4c94180;  1 drivers
v0x55ddb4c91330_0 .net *"_ivl_17", 9 0, v0x55ddb4c91aa0_0;  1 drivers
v0x55ddb4c91410_0 .net *"_ivl_2", 0 0, L_0x55ddb4c94220;  1 drivers
v0x55ddb4c914d0_0 .var "op_alu", 2 0;
v0x55ddb4c915e0_0 .net "opcode", 5 0, L_0x55ddb4c94aa0;  alias, 1 drivers
v0x55ddb4c916f0_0 .net "s_inc", 0 0, L_0x55ddb4c94050;  alias, 1 drivers
v0x55ddb4c917e0_0 .net "s_jret", 0 0, L_0x55ddb4c94730;  alias, 1 drivers
v0x55ddb4c918d0_0 .net "s_ppop", 0 0, L_0x55ddb4c94960;  alias, 1 drivers
v0x55ddb4c91970_0 .net "sel_inputs", 1 0, L_0x55ddb4c93f00;  alias, 1 drivers
v0x55ddb4c91aa0_0 .var "signals", 9 0;
v0x55ddb4c91b80_0 .net "we3", 0 0, L_0x55ddb4c942c0;  alias, 1 drivers
v0x55ddb4c91c70_0 .net "we_dstack", 0 0, L_0x55ddb4c94860;  alias, 1 drivers
v0x55ddb4c91d60_0 .net "we_istack", 0 0, L_0x55ddb4c94690;  alias, 1 drivers
v0x55ddb4c91e00_0 .net "we_port", 0 0, L_0x55ddb4c945f0;  alias, 1 drivers
v0x55ddb4c91ea0_0 .net "wez", 0 0, L_0x55ddb4c94480;  alias, 1 drivers
v0x55ddb4c91f90_0 .net "z", 0 0, v0x55ddb4c7bc30_0;  alias, 1 drivers
E_0x55ddb4c8ae30 .event edge, v0x55ddb4c8f570_0;
L_0x55ddb4c93f00 .concat8 [ 1 1 0 0], L_0x55ddb4c94220, L_0x55ddb4c94180;
L_0x55ddb4c94050 .part v0x55ddb4c91aa0_0, 9, 1;
L_0x55ddb4c94180 .part v0x55ddb4c91aa0_0, 8, 1;
L_0x55ddb4c94220 .part v0x55ddb4c91aa0_0, 7, 1;
L_0x55ddb4c942c0 .part v0x55ddb4c91aa0_0, 6, 1;
L_0x55ddb4c94480 .part v0x55ddb4c91aa0_0, 5, 1;
L_0x55ddb4c945f0 .part v0x55ddb4c91aa0_0, 4, 1;
L_0x55ddb4c94690 .part v0x55ddb4c91aa0_0, 3, 1;
L_0x55ddb4c94730 .part v0x55ddb4c91aa0_0, 2, 1;
L_0x55ddb4c94860 .part v0x55ddb4c91aa0_0, 1, 1;
L_0x55ddb4c94960 .part v0x55ddb4c91aa0_0, 0, 1;
    .scope S_0x55ddb4c906f0;
T_0 ;
    %wait E_0x55ddb4c8ae30;
    %load/vec4 v0x55ddb4c915e0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x55ddb4c914d0_0, 0, 3;
    %load/vec4 v0x55ddb4c915e0_0;
    %dup/vec4;
    %pushi/vec4 0, 31, 6;
    %cmp/z;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 3, 6;
    %cmp/z;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 36, 1, 6;
    %cmp/z;
    %jmp/1 T_0.2, 4;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/z;
    %jmp/1 T_0.3, 4;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/z;
    %jmp/1 T_0.4, 4;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/z;
    %jmp/1 T_0.5, 4;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/z;
    %jmp/1 T_0.6, 4;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/z;
    %jmp/1 T_0.7, 4;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/z;
    %jmp/1 T_0.8, 4;
    %dup/vec4;
    %pushi/vec4 44, 0, 6;
    %cmp/z;
    %jmp/1 T_0.9, 4;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55ddb4c91aa0_0, 0, 10;
    %jmp T_0.11;
T_0.0 ;
    %pushi/vec4 608, 0, 10;
    %store/vec4 v0x55ddb4c91aa0_0, 0, 10;
    %jmp T_0.11;
T_0.1 ;
    %pushi/vec4 960, 0, 10;
    %store/vec4 v0x55ddb4c91aa0_0, 0, 10;
    %jmp T_0.11;
T_0.2 ;
    %load/vec4 v0x55ddb4c915e0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %load/vec4 v0x55ddb4c91f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55ddb4c91aa0_0, 0, 10;
    %jmp T_0.15;
T_0.14 ;
    %pushi/vec4 512, 0, 10;
    %store/vec4 v0x55ddb4c91aa0_0, 0, 10;
T_0.15 ;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x55ddb4c91f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %pushi/vec4 512, 0, 10;
    %store/vec4 v0x55ddb4c91aa0_0, 0, 10;
    %jmp T_0.17;
T_0.16 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55ddb4c91aa0_0, 0, 10;
T_0.17 ;
T_0.13 ;
    %jmp T_0.11;
T_0.3 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55ddb4c91aa0_0, 0, 10;
    %jmp T_0.11;
T_0.4 ;
    %pushi/vec4 704, 0, 10;
    %store/vec4 v0x55ddb4c91aa0_0, 0, 10;
    %jmp T_0.11;
T_0.5 ;
    %pushi/vec4 528, 0, 10;
    %store/vec4 v0x55ddb4c91aa0_0, 0, 10;
    %jmp T_0.11;
T_0.6 ;
    %pushi/vec4 8, 0, 10;
    %store/vec4 v0x55ddb4c91aa0_0, 0, 10;
    %jmp T_0.11;
T_0.7 ;
    %pushi/vec4 12, 0, 10;
    %store/vec4 v0x55ddb4c91aa0_0, 0, 10;
    %jmp T_0.11;
T_0.8 ;
    %pushi/vec4 514, 0, 10;
    %store/vec4 v0x55ddb4c91aa0_0, 0, 10;
    %jmp T_0.11;
T_0.9 ;
    %pushi/vec4 835, 0, 10;
    %store/vec4 v0x55ddb4c91aa0_0, 0, 10;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55ddb4c7f5f0;
T_1 ;
    %wait E_0x55ddb4bd7400;
    %load/vec4 v0x55ddb4c7fb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55ddb4c7fa70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55ddb4c7f9b0_0;
    %assign/vec4 v0x55ddb4c7fa70_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55ddb4c7be60;
T_2 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x55ddb4c7c600 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55ddb4c89020;
T_3 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x55ddb4c8a700 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55ddb4c89020;
T_4 ;
    %wait E_0x55ddb4c89310;
    %load/vec4 v0x55ddb4c8a960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55ddb4c8a8a0_0;
    %load/vec4 v0x55ddb4c8a7c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ddb4c8a700, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55ddb4c7b750;
T_5 ;
    %wait E_0x55ddb4bd7400;
    %load/vec4 v0x55ddb4c7bcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ddb4c7bc30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55ddb4c7b9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55ddb4c7bb90_0;
    %assign/vec4 v0x55ddb4c7bc30_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55ddb4bef580;
T_6 ;
    %wait E_0x55ddb4bec8d0;
    %load/vec4 v0x55ddb4c5c0d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x55ddb4c5c170_0, 0, 8;
    %jmp T_6.9;
T_6.0 ;
    %load/vec4 v0x55ddb4c5c860_0;
    %store/vec4 v0x55ddb4c5c170_0, 0, 8;
    %jmp T_6.9;
T_6.1 ;
    %load/vec4 v0x55ddb4c5c860_0;
    %inv;
    %store/vec4 v0x55ddb4c5c170_0, 0, 8;
    %jmp T_6.9;
T_6.2 ;
    %load/vec4 v0x55ddb4c5c860_0;
    %load/vec4 v0x55ddb4c5c930_0;
    %add;
    %store/vec4 v0x55ddb4c5c170_0, 0, 8;
    %jmp T_6.9;
T_6.3 ;
    %load/vec4 v0x55ddb4c5c860_0;
    %load/vec4 v0x55ddb4c5c930_0;
    %sub;
    %store/vec4 v0x55ddb4c5c170_0, 0, 8;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v0x55ddb4c5c860_0;
    %load/vec4 v0x55ddb4c5c930_0;
    %and;
    %store/vec4 v0x55ddb4c5c170_0, 0, 8;
    %jmp T_6.9;
T_6.5 ;
    %load/vec4 v0x55ddb4c5c860_0;
    %load/vec4 v0x55ddb4c5c930_0;
    %or;
    %store/vec4 v0x55ddb4c5c170_0, 0, 8;
    %jmp T_6.9;
T_6.6 ;
    %load/vec4 v0x55ddb4c5c860_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55ddb4c5c170_0, 0, 8;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v0x55ddb4c5c930_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55ddb4c5c170_0, 0, 8;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55ddb4c824b0;
T_7 ;
    %wait E_0x55ddb4bd7400;
    %load/vec4 v0x55ddb4c82a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ddb4c82940_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55ddb4c82860_0;
    %assign/vec4 v0x55ddb4c82940_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55ddb4c82ba0;
T_8 ;
    %wait E_0x55ddb4bd7400;
    %load/vec4 v0x55ddb4c83110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ddb4c83040_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55ddb4c82f60_0;
    %assign/vec4 v0x55ddb4c83040_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55ddb4c83230;
T_9 ;
    %wait E_0x55ddb4bd7400;
    %load/vec4 v0x55ddb4c83810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ddb4c836f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55ddb4c83610_0;
    %assign/vec4 v0x55ddb4c836f0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55ddb4c83930;
T_10 ;
    %wait E_0x55ddb4bd7400;
    %load/vec4 v0x55ddb4c83ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ddb4c83dc0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55ddb4c83ce0_0;
    %assign/vec4 v0x55ddb4c83dc0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55ddb4c84cc0;
T_11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55ddb4c84fd0_0, 0, 4;
    %end;
    .thread T_11;
    .scope S_0x55ddb4c84cc0;
T_12 ;
    %wait E_0x55ddb4c6b210;
    %load/vec4 v0x55ddb4c84fd0_0;
    %ix/getv 4, v0x55ddb4c851b0_0;
    %shiftl 4;
    %store/vec4 v0x55ddb4c850d0_0, 0, 4;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55ddb4c85330;
T_13 ;
    %wait E_0x55ddb4c85650;
    %load/vec4 v0x55ddb4c85950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ddb4c85880_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55ddb4c85790_0;
    %assign/vec4 v0x55ddb4c85880_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55ddb4c85aa0;
T_14 ;
    %wait E_0x55ddb4c85df0;
    %load/vec4 v0x55ddb4c86100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ddb4c86040_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55ddb4c85f30_0;
    %assign/vec4 v0x55ddb4c86040_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55ddb4c86250;
T_15 ;
    %wait E_0x55ddb4c86570;
    %load/vec4 v0x55ddb4c86880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ddb4c86790_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55ddb4c866d0_0;
    %assign/vec4 v0x55ddb4c86790_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55ddb4c869d0;
T_16 ;
    %wait E_0x55ddb4c86d10;
    %load/vec4 v0x55ddb4c87020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ddb4c86f30_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55ddb4c86e70_0;
    %assign/vec4 v0x55ddb4c86f30_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55ddb4c8c230;
T_17 ;
    %wait E_0x55ddb4c8c580;
    %load/vec4 v0x55ddb4c8c8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55ddb4c8c7a0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55ddb4c8c6c0_0;
    %assign/vec4 v0x55ddb4c8c7a0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55ddb4c8af10;
T_18 ;
    %wait E_0x55ddb4c89310;
    %delay 100, 0;
    %load/vec4 v0x55ddb4c8ba50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x55ddb4c8b6b0_0;
    %load/vec4 v0x55ddb4c8b4e0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ddb4c8b990, 0, 4;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55ddb4c8ab70;
T_19 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x55ddb4c8d8a0_0, 0, 6;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x55ddb4c8d430_0, 0, 6;
    %end;
    .thread T_19;
    .scope S_0x55ddb4c54060;
T_20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ddb4c93ac0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ddb4c93ac0_0, 0, 1;
    %delay 3000, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55ddb4c54060;
T_21 ;
    %vpi_call 2 25 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ddb4c93e60_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ddb4c93e60_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x55ddb4c54060;
T_22 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x55ddb4c93b80_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x55ddb4c93c40_0, 0, 8;
    %delay 192000, 0;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "io_module.v";
    "input.v";
    "output.v";
    "stack_module.v";
    "uc.v";
