

================================================================
== Vivado HLS Report for 'Flatten_Layer'
================================================================
* Date:           Wed Aug 19 09:56:54 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Lenet_HLS_Final
* Solution:       conv_optimization
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.396 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1261|     1261| 12.610 us | 12.610 us |  1261|  1261|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FLAT_SIZE1     |     1260|     1260|       252|          -|          -|     5|    no    |
        | + FLAT_SIZE2    |      250|      250|        50|          -|          -|     5|    no    |
        |  ++ FLAT_DEPTH  |       48|       48|         3|          -|          -|    16|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    161|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     92|    -|
|Register         |        -|      -|      89|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      89|    253|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln203_10_fu_239_p2  |     +    |      0|  0|  12|          10|          10|
    |add_ln203_11_fu_245_p2  |     +    |      0|  0|  12|          10|          10|
    |add_ln203_9_fu_222_p2   |     +    |      0|  0|  12|           8|           8|
    |add_ln203_fu_216_p2     |     +    |      0|  0|  12|           8|           8|
    |add_ln220_1_fu_259_p2   |     +    |      0|  0|  15|           9|           1|
    |add_ln220_fu_178_p2     |     +    |      0|  0|  15|           9|           5|
    |i_fu_150_p2             |     +    |      0|  0|  12|           3|           1|
    |index_fu_156_p2         |     +    |      0|  0|  15|           9|           7|
    |j_fu_172_p2             |     +    |      0|  0|  12|           3|           1|
    |t_fu_194_p2             |     +    |      0|  0|  15|           5|           1|
    |icmp_ln214_fu_144_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln216_fu_166_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln218_fu_188_p2    |   icmp   |      0|  0|  11|           5|           6|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 161|          85|          64|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  38|          7|    1|          7|
    |i_0_reg_77       |   9|          2|    3|          6|
    |index_0_reg_88   |   9|          2|    9|         18|
    |index_1_reg_100  |   9|          2|    9|         18|
    |index_2_reg_122  |   9|          2|    9|         18|
    |j_0_reg_111      |   9|          2|    3|          6|
    |t_0_reg_133      |   9|          2|    5|         10|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  92|         19|   39|         83|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln203_11_reg_309  |  10|   0|   10|          0|
    |add_ln220_reg_291     |   9|   0|    9|          0|
    |ap_CS_fsm             |   6|   0|    6|          0|
    |i_0_reg_77            |   3|   0|    3|          0|
    |i_reg_268             |   3|   0|    3|          0|
    |index_0_reg_88        |   9|   0|    9|          0|
    |index_1_reg_100       |   9|   0|    9|          0|
    |index_2_reg_122       |   9|   0|    9|          0|
    |index_reg_273         |   9|   0|    9|          0|
    |j_0_reg_111           |   3|   0|    3|          0|
    |j_reg_286             |   3|   0|    3|          0|
    |t_0_reg_133           |   5|   0|    5|          0|
    |t_reg_304             |   5|   0|    5|          0|
    |zext_ln216_reg_278    |   3|   0|    8|          5|
    |zext_ln218_reg_296    |   3|   0|   10|          7|
    +----------------------+----+----+-----+-----------+
    |Total                 |  89|   0|  101|         12|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | Flatten_Layer | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | Flatten_Layer | return value |
|ap_start             |  in |    1| ap_ctrl_hs | Flatten_Layer | return value |
|ap_done              | out |    1| ap_ctrl_hs | Flatten_Layer | return value |
|ap_idle              | out |    1| ap_ctrl_hs | Flatten_Layer | return value |
|ap_ready             | out |    1| ap_ctrl_hs | Flatten_Layer | return value |
|layer5_V_address0    | out |    9|  ap_memory |    layer5_V   |     array    |
|layer5_V_ce0         | out |    1|  ap_memory |    layer5_V   |     array    |
|layer5_V_q0          |  in |   12|  ap_memory |    layer5_V   |     array    |
|flatten1_V_address0  | out |    9|  ap_memory |   flatten1_V  |     array    |
|flatten1_V_ce0       | out |    1|  ap_memory |   flatten1_V  |     array    |
|flatten1_V_we0       | out |    1|  ap_memory |   flatten1_V  |     array    |
|flatten1_V_d0        | out |   12|  ap_memory |   flatten1_V  |     array    |
+---------------------+-----+-----+------------+---------------+--------------+

