{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542667770849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542667770849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 19 17:49:30 2018 " "Processing started: Mon Nov 19 17:49:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542667770849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542667770849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROJECT -c PROJECT " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROJECT -c PROJECT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542667770849 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542667771637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Resetn resetn Milestone_2.v(20) " "Verilog HDL Declaration information at Milestone_2.v(20): object \"Resetn\" differs only in case from object \"resetn\" in the same scope" {  } { { "Milestone_2.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/Milestone_2.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1542667771733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "milestone_2.v 1 1 " "Found 1 design units, including 1 entities, in source file milestone_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Milestone_2 " "Found entity 1: Milestone_2" {  } { { "Milestone_2.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/Milestone_2.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542667771736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542667771736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM2 " "Found entity 1: dual_port_RAM2" {  } { { "dual_port_RAM2.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/dual_port_RAM2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542667771768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542667771768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM1 " "Found entity 1: dual_port_RAM1" {  } { { "dual_port_RAM1.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/dual_port_RAM1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542667771780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542667771780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram0.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM0 " "Found entity 1: dual_port_RAM0" {  } { { "dual_port_RAM0.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/dual_port_RAM0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542667771788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542667771788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sram_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_sram_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_SRAM_interface " "Found entity 1: VGA_SRAM_interface" {  } { { "VGA_SRAM_interface.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/VGA_SRAM_interface.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542667771800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542667771800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_sram_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_sram_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_SRAM_interface " "Found entity 1: UART_SRAM_interface" {  } { { "UART_SRAM_interface.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/UART_SRAM_interface.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542667771804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542667771804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receive_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_receive_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Receive_Controller " "Found entity 1: UART_Receive_Controller" {  } { { "UART_Receive_Controller.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/UART_Receive_Controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542667771816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542667771816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sram_emulator.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_sram_emulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_SRAM_Emulator " "Found entity 1: tb_SRAM_Emulator" {  } { { "tb_SRAM_Emulator.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/tb_SRAM_Emulator.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542667771820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542667771820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_project_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_project_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_project_v2 " "Found entity 1: tb_project_v2" {  } { { "tb_project_v2.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/tb_project_v2.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542667771832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542667771832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_hex_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file convert_hex_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Found entity 1: convert_hex_to_seven_segment" {  } { { "convert_hex_to_seven_segment.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/convert_hex_to_seven_segment.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542667771840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542667771840 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Resetn resetn Milestone_1.v(19) " "Verilog HDL Declaration information at Milestone_1.v(19): object \"Resetn\" differs only in case from object \"resetn\" in the same scope" {  } { { "Milestone_1.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/Milestone_1.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1542667771848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "milestone_1.v 1 1 " "Found 1 design units, including 1 entities, in source file milestone_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Milestone_1 " "Found entity 1: Milestone_1" {  } { { "Milestone_1.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/Milestone_1.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542667771848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542667771848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file rgb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_Converter " "Found entity 1: RGB_Converter" {  } { { "RGB_Converter.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/RGB_Converter.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542667771856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542667771856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/VGA_Controller.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542667771864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542667771864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Found entity 1: SRAM_Controller" {  } { { "SRAM_Controller.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/SRAM_Controller.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542667771868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542667771868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 1 1 " "Found 1 design units, including 1 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROJECT " "Found entity 1: PROJECT" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542667771880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542667771880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pb_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PB_Controller " "Found entity 1: PB_Controller" {  } { { "PB_Controller.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PB_Controller.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542667771884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542667771884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir.v 1 1 " "Found 1 design units, including 1 entities, in source file fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR " "Found entity 1: FIR" {  } { { "FIR.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/FIR.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542667771892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542667771892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_100_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_100_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL " "Found entity 1: Clock_100_PLL" {  } { { "Clock_100_PLL.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/Clock_100_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542667771900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542667771900 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PROJECT " "Elaborating entity \"PROJECT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542667772020 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start PROJECT.v(105) " "Verilog HDL or VHDL warning at PROJECT.v(105): object \"start\" assigned a value but never read" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1542667772020 "|PROJECT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_counter PROJECT.v(108) " "Verilog HDL or VHDL warning at PROJECT.v(108): object \"start_counter\" assigned a value but never read" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1542667772020 "|PROJECT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "UART_state PROJECT.v(111) " "Verilog HDL Always Construct warning at PROJECT.v(111): inferring latch(es) for variable \"UART_state\", which holds its previous value in one or more paths through the always construct" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 111 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1542667772024 "|PROJECT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 PROJECT.v(241) " "Verilog HDL assignment warning at PROJECT.v(241): truncated value with size 18 to match size of target (16)" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542667772028 "|PROJECT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 PROJECT.v(247) " "Verilog HDL assignment warning at PROJECT.v(247): truncated value with size 18 to match size of target (16)" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542667772028 "|PROJECT"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "PROJECT.v(223) " "Verilog HDL Case Statement information at PROJECT.v(223): all case item expressions in this case statement are onehot" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 223 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1542667772028 "|PROJECT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_GREEN_O PROJECT.v(30) " "Output port \"LED_GREEN_O\" at PROJECT.v(30) has no driver" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1542667772036 "|PROJECT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UART_state.S_WAIT_UART_RX PROJECT.v(111) " "Inferred latch for \"UART_state.S_WAIT_UART_RX\" at PROJECT.v(111)" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542667772040 "|PROJECT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UART_state.S_ENABLE_UART_RX PROJECT.v(111) " "Inferred latch for \"UART_state.S_ENABLE_UART_RX\" at PROJECT.v(111)" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542667772040 "|PROJECT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UART_state.S_UART_IDLE PROJECT.v(111) " "Inferred latch for \"UART_state.S_UART_IDLE\" at PROJECT.v(111)" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542667772040 "|PROJECT"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "UART_state.S_UART_IDLE PROJECT.v(162) " "Can't resolve multiple constant drivers for net \"UART_state.S_UART_IDLE\" at PROJECT.v(162)" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 162 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542667772040 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "PROJECT.v(111) " "Constant driver at PROJECT.v(111)" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 111 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1542667772040 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "UART_state.S_ENABLE_UART_RX PROJECT.v(162) " "Can't resolve multiple constant drivers for net \"UART_state.S_ENABLE_UART_RX\" at PROJECT.v(162)" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 162 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542667772040 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "UART_state.S_WAIT_UART_RX PROJECT.v(162) " "Can't resolve multiple constant drivers for net \"UART_state.S_WAIT_UART_RX\" at PROJECT.v(162)" {  } { { "PROJECT.v" "" { Text "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v" 162 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542667772040 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1542667772044 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/output_files/PROJECT.map.smsg " "Generated suppressed messages file C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/output_files/PROJECT.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1542667772108 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4587 " "Peak virtual memory: 4587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542667772221 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 19 17:49:32 2018 " "Processing ended: Mon Nov 19 17:49:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542667772221 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542667772221 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542667772221 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542667772221 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 7 s " "Quartus II Full Compilation was unsuccessful. 7 errors, 7 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542667772851 ""}
