
---------- Begin Simulation Statistics ----------
final_tick                                 1338439500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 163543                       # Simulator instruction rate (inst/s)
host_mem_usage                                 869148                       # Number of bytes of host memory used
host_op_rate                                   172572                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    25.86                       # Real time elapsed on the host
host_tick_rate                               51766857                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4228395                       # Number of instructions simulated
sim_ops                                       4461863                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001338                       # Number of seconds simulated
sim_ticks                                  1338439500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.062902                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  330457                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               333583                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4473                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            371927                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1053                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1684                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              631                       # Number of indirect misses.
system.cpu.branchPred.lookups                  507873                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64004                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          303                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    885148                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   882083                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3590                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     487016                       # Number of branches committed
system.cpu.commit.bw_lim_events                361054                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             313                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           77351                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              4228952                       # Number of instructions committed
system.cpu.commit.committedOps                4462420                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2445827                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.824504                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.883388                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1365816     55.84%     55.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       308863     12.63%     68.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       272212     11.13%     79.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        19068      0.78%     80.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         9378      0.38%     80.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        53899      2.20%     82.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        32269      1.32%     84.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        23268      0.95%     85.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       361054     14.76%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2445827                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                63038                       # Number of function calls committed.
system.cpu.commit.int_insts                   2716588                       # Number of committed integer instructions.
system.cpu.commit.loads                        501197                       # Number of loads committed
system.cpu.commit.membars                         278                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          165      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2086122     46.75%     46.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3338      0.07%     46.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              459      0.01%     46.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         334068      7.49%     54.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              4      0.00%     54.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          76968      1.72%     56.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        257002      5.76%     61.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc       811455     18.18%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              3      0.00%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc        176468      3.95%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             385      0.01%     83.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             504      0.01%     83.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             460      0.01%     83.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     83.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            477      0.01%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          501197     11.23%     95.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         213345      4.78%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4462420                       # Class of committed instruction
system.cpu.commit.refs                         714542                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                   2111732                       # Number of committed Vector instructions.
system.cpu.committedInsts                     4228395                       # Number of Instructions Simulated
system.cpu.committedOps                       4461863                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.633074                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.633074                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                335987                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   889                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               330706                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                4557550                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1150885                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    949766                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3954                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  3169                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 17381                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      507873                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    709479                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1183256                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  3788                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          556                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        4330687                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  101                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    9674                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.189725                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1269223                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             395514                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.617807                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2457973                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.859350                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.770092                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1424540     57.96%     57.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   190173      7.74%     65.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   133526      5.43%     71.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   106300      4.32%     75.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   176936      7.20%     82.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    37952      1.54%     84.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   103725      4.22%     88.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     4314      0.18%     88.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   280507     11.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2457973                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued        74361                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit      1368982                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified      1602486                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull       134757                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage      13716243                       # number of prefetches that crossed the page
system.cpu.idleCycles                          218915                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3990                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   499577                       # Number of branches executed
system.cpu.iew.exec_nop                           679                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.693121                       # Inst execution rate
system.cpu.iew.exec_refs                       732474                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     223674                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   14301                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                508364                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                366                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               913                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               225541                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4545382                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                508800                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3331                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4532296                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     52                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2873                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3954                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2991                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         14096                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1090                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          900                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         7167                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        12196                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             53                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2984                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1006                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5815143                       # num instructions consuming a value
system.cpu.iew.wb_count                       4520362                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.607272                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3531376                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.688663                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4528447                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  3259597                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1885692                       # number of integer regfile writes
system.cpu.ipc                               1.579594                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.579594                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               172      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2139895     47.18%     47.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3388      0.07%     47.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   509      0.01%     47.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              334083      7.37%     54.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   5      0.00%     54.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               76971      1.70%     56.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             257021      5.67%     62.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc          811499     17.89%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   3      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc             176491      3.89%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  402      0.01%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  524      0.01%     83.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  483      0.01%     83.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     83.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 498      0.01%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               509542     11.23%     95.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              224141      4.94%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4535627                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      132577                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.029230                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1160      0.87%      0.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    488      0.37%      1.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      1.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                18657     14.07%     15.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc             81457     61.44%     76.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     76.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                26957     20.33%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      3      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     97.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1025      0.77%     97.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2827      2.13%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2428354                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            7309841                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2408297                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2513898                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4544337                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4535627                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 366                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           82839                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               330                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             53                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        48417                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2457973                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.845271                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.045667                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              930583     37.86%     37.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              335786     13.66%     51.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              454003     18.47%     69.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              273831     11.14%     81.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              166049      6.76%     87.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              152355      6.20%     94.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               24234      0.99%     95.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               70089      2.85%     97.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               51043      2.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2457973                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.694366                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                2239678                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            4352293                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      2112065                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           2113696                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               956                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1320                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               508364                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              225541                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7970050                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1480611                       # number of misc regfile writes
system.cpu.numCycles                          2676888                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   20656                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               6322780                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1570                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1153551                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    122                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   737                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              13632745                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4552345                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6424112                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    964267                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 293319                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3954                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                297353                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   101332                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          3283334                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          18192                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                996                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     74670                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            360                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups          3740717                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      6620358                       # The number of ROB reads
system.cpu.rob.rob_writes                     9091746                       # The number of ROB writes
system.cpu.timesIdled                           20687                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  3739725                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 2150317                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    34                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         19834                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           32                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        93630                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       188302                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1693                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16957                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16957                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1693                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1184                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        38484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1193600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1193600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19834                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19834    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19834                       # Request fanout histogram
system.membus.reqLayer0.occupancy            28467500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           97719500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1338439500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             76397                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        17443                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        75795                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             392                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            17088                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           17088                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         75813                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          585                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1186                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1186                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       227420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        55553                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                282973                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      9702848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2247424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11950272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            94672                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000338                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018382                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  94640     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     32      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              94672                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          196603234                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          27122959                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         113718499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             8.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1338439500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                24554                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  361                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        49920                       # number of demand (read+write) hits
system.l2.demand_hits::total                    74835                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               24554                       # number of overall hits
system.l2.overall_hits::.cpu.data                 361                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        49920                       # number of overall hits
system.l2.overall_hits::total                   74835                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1339                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              17312                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18651                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1339                       # number of overall misses
system.l2.overall_misses::.cpu.data             17312                       # number of overall misses
system.l2.overall_misses::total                 18651                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    104182000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1290623500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1394805500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    104182000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1290623500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1394805500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            25893                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            17673                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        49920                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                93486                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           25893                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           17673                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        49920                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               93486                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.051713                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.979573                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.199506                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.051713                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.979573                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.199506                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77805.825243                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74550.802911                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74784.488767                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77805.825243                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74550.802911                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74784.488767                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1339                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         17312                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18651                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1339                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        17312                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18651                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     90802000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1117503500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1208305500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     90802000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1117503500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1208305500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.051713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.979573                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.199506                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.051713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.979573                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.199506                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67813.293503                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64550.802911                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64785.024932                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67813.293503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64550.802911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64785.024932                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        17443                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17443                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        17443                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17443                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        75763                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            75763                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        75763                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        75763                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               131                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   131                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           16957                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16957                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1261050000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1261050000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         17088                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             17088                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.992334                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992334                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74367.517839                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74367.517839                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        16957                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16957                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1091480000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1091480000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.992334                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992334                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64367.517839                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64367.517839                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          24554                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        49920                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              74474                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1339                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1339                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    104182000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    104182000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        25893                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        49920                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          75813                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.051713                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.017662                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77805.825243                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77805.825243                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1339                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1339                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     90802000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     90802000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.051713                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.017662                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67813.293503                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67813.293503                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           230                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               230                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          355                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             355                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     29573500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     29573500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          585                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           585                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.606838                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.606838                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83305.633803                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83305.633803                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          355                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          355                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     26023500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     26023500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.606838                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.606838                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73305.633803                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73305.633803                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         1184                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1184                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         1186                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1186                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.998314                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.998314                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         1184                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1184                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     22642500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     22642500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.998314                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.998314                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19123.733108                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19123.733108                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1338439500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4220.496533                       # Cycle average of tags in use
system.l2.tags.total_refs                      187085                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19815                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.441585                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     369.250071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1052.761707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2798.484755                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.011269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.032128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.085403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.128799                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         19813                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         4169                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        14020                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1503                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.604645                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1525975                       # Number of tag accesses
system.l2.tags.data_accesses                  1525975                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1338439500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          85632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1107968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1193600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        85632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         85632                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           17312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18650                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          63978984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         827805814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             891784799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     63978984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         63978984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         63978984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        827805814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            891784799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1338.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     17312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               37585                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       18650                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18650                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     88963750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   93250000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               438651250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      4770.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23520.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    17117                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18650                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1519                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    783.968400                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   584.573636                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   380.656280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          168     11.06%     11.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          116      7.64%     18.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           76      5.00%     23.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           37      2.44%     26.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           19      1.25%     27.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           19      1.25%     28.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           25      1.65%     30.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           14      0.92%     31.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1045     68.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1519                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1193600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1193600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       891.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    891.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1338328500                       # Total gap between requests
system.mem_ctrls.avgGap                      71760.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        85632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1107968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 63978984.481554821134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 827805814.158951520920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1338                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        17312                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     35701250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    402950000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26682.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     23275.76                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    91.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5355000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2815890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            68529720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     105103440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        215904030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        332147040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          729855120                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.303034                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    857981500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     44460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    435998000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              5590620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2948715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            64631280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     105103440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        216191310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        331905120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          726370485                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        542.699528                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    857374500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     44460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    436605000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1338439500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       679970                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           679970                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       679970                       # number of overall hits
system.cpu.icache.overall_hits::total          679970                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        29503                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          29503                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        29503                       # number of overall misses
system.cpu.icache.overall_misses::total         29503                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    500728449                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    500728449                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    500728449                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    500728449                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       709473                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       709473                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       709473                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       709473                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.041584                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.041584                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.041584                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.041584                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 16972.119751                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16972.119751                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 16972.119751                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16972.119751                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         9670                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1097                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     8.814950                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             45147                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks        75796                       # number of writebacks
system.cpu.icache.writebacks::total             75796                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         3610                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3610                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         3610                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3610                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        25893                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        25893                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        25893                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        49920                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        75813                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    427608456                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    427608456                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    427608456                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher    612042260                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1039650716                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.036496                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.036496                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.036496                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.106858                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16514.442359                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16514.442359                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16514.442359                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12260.461939                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13713.356759                       # average overall mshr miss latency
system.cpu.icache.replacements                  75796                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       679970                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          679970                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        29503                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         29503                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    500728449                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    500728449                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       709473                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       709473                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.041584                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.041584                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 16972.119751                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16972.119751                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         3610                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3610                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        25893                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        25893                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    427608456                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    427608456                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.036496                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.036496                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16514.442359                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16514.442359                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        49920                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        49920                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher    612042260                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    612042260                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12260.461939                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12260.461939                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1338439500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1338439500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.992287                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              755782                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             75812                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.969161                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     5.083033                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    10.909254                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.317690                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.681828                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999518                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           12                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.750000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.250000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1494758                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1494758                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1338439500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1338439500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1338439500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1338439500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1338439500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       598109                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           598109                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       598457                       # number of overall hits
system.cpu.dcache.overall_hits::total          598457                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       138035                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         138035                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       138041                       # number of overall misses
system.cpu.dcache.overall_misses::total        138041                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8565279977                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8565279977                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8565279977                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8565279977                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       736144                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       736144                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       736498                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       736498                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.187511                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.187511                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.187429                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.187429                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62051.508509                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62051.508509                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62048.811418                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62048.811418                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       568316                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             16091                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.318874                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17443                       # number of writebacks
system.cpu.dcache.writebacks::total             17443                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       119184                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       119184                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       119184                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       119184                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        18851                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18851                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        18856                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18856                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1365654068                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1365654068                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1365926568                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1365926568                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025608                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025608                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025602                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025602                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72444.648454                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72444.648454                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72439.890115                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72439.890115                       # average overall mshr miss latency
system.cpu.dcache.replacements                  17835                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       521359                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          521359                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1698                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1698                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    103690500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    103690500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       523057                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       523057                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003246                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003246                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61066.254417                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61066.254417                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1121                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1121                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          577                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          577                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     32488000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     32488000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 56305.025997                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56305.025997                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        76658                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          76658                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       135168                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       135168                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8423749402                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8423749402                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       211826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       211826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.638109                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.638109                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62320.589208                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62320.589208                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       118063                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       118063                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        17105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        17105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1296494993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1296494993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.080750                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.080750                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75796.257995                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75796.257995                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          348                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           348                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            6                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          354                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          354                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.016949                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.016949                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       272500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       272500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.014124                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.014124                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        54500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        54500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           92                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           92                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data         1169                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         1169                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     37840075                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     37840075                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         1261                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         1261                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.927042                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.927042                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32369.610778                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32369.610778                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         1169                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         1169                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     36671075                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     36671075                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.927042                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.927042                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31369.610778                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31369.610778                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          298                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          298                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       247500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       247500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          304                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          304                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.019737                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.019737                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        41250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        41250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       201500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       201500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.009868                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.009868                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 67166.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67166.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1338439500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           731.801679                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              617892                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18859                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.763773                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   731.801679                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.714650                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.714650                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          929                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1493019                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1493019                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1338439500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1338439500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
