#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jun 18 15:13:16 2019
# Process ID: 31851
# Current directory: /home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jonas/VIVADO/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1165.121 ; gain = 0.008 ; free physical = 782 ; free virtual = 12892
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31932 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1262.484 ; gain = 83.992 ; free physical = 674 ; free virtual = 12784
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:29]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:45]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.srcs/sources_1/bd/design_1/synth/design_1.vhd:33]
INFO: [Synth 8-3491] module 'design_1_cpu_0_0' declared at '/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.runs/synth_1/.Xil/Vivado-31851-jonas-500R5L/realtime/design_1_cpu_0_0_stub.vhdl:5' bound to instance 'cpu_0' of component 'design_1_cpu_0_0' [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.srcs/sources_1/bd/design_1/synth/design_1.vhd:166]
INFO: [Synth 8-638] synthesizing module 'design_1_cpu_0_0' [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.runs/synth_1/.Xil/Vivado-31851-jonas-500R5L/realtime/design_1_cpu_0_0_stub.vhdl:35]
INFO: [Synth 8-3491] module 'design_1_cpu_vga_dbg_0_0' declared at '/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.runs/synth_1/.Xil/Vivado-31851-jonas-500R5L/realtime/design_1_cpu_vga_dbg_0_0_stub.vhdl:5' bound to instance 'cpu_vga_dbg_0' of component 'design_1_cpu_vga_dbg_0_0' [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.srcs/sources_1/bd/design_1/synth/design_1.vhd:193]
INFO: [Synth 8-638] synthesizing module 'design_1_cpu_vga_dbg_0_0' [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.runs/synth_1/.Xil/Vivado-31851-jonas-500R5L/realtime/design_1_cpu_vga_dbg_0_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'design_1_ram_0_0' declared at '/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.runs/synth_1/.Xil/Vivado-31851-jonas-500R5L/realtime/design_1_ram_0_0_stub.vhdl:5' bound to instance 'ram_0' of component 'design_1_ram_0_0' [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.srcs/sources_1/bd/design_1/synth/design_1.vhd:215]
INFO: [Synth 8-638] synthesizing module 'design_1_ram_0_0' [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.runs/synth_1/.Xil/Vivado-31851-jonas-500R5L/realtime/design_1_ram_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_rom_0_0' declared at '/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.runs/synth_1/.Xil/Vivado-31851-jonas-500R5L/realtime/design_1_rom_0_0_stub.vhdl:5' bound to instance 'rom_0' of component 'design_1_rom_0_0' [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.srcs/sources_1/bd/design_1/synth/design_1.vhd:223]
INFO: [Synth 8-638] synthesizing module 'design_1_rom_0_0' [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.runs/synth_1/.Xil/Vivado-31851-jonas-500R5L/realtime/design_1_rom_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_terminal_vga_0_0' declared at '/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.runs/synth_1/.Xil/Vivado-31851-jonas-500R5L/realtime/design_1_terminal_vga_0_0_stub.vhdl:5' bound to instance 'terminal_vga_0' of component 'design_1_terminal_vga_0_0' [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.srcs/sources_1/bd/design_1/synth/design_1.vhd:230]
INFO: [Synth 8-638] synthesizing module 'design_1_terminal_vga_0_0' [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.runs/synth_1/.Xil/Vivado-31851-jonas-500R5L/realtime/design_1_terminal_vga_0_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.srcs/sources_1/bd/design_1/synth/design_1.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1304.016 ; gain = 125.523 ; free physical = 687 ; free virtual = 12797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1304.016 ; gain = 125.523 ; free physical = 687 ; free virtual = 12797
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.runs/synth_1/.Xil/Vivado-31851-jonas-500R5L/dcp5/design_1_cpu_0_0_in_context.xdc] for cell 'design_1_i/cpu_0'
Finished Parsing XDC File [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.runs/synth_1/.Xil/Vivado-31851-jonas-500R5L/dcp5/design_1_cpu_0_0_in_context.xdc] for cell 'design_1_i/cpu_0'
Parsing XDC File [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.runs/synth_1/.Xil/Vivado-31851-jonas-500R5L/dcp6/design_1_rom_0_0_in_context.xdc] for cell 'design_1_i/rom_0'
Finished Parsing XDC File [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.runs/synth_1/.Xil/Vivado-31851-jonas-500R5L/dcp6/design_1_rom_0_0_in_context.xdc] for cell 'design_1_i/rom_0'
Parsing XDC File [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.runs/synth_1/.Xil/Vivado-31851-jonas-500R5L/dcp7/design_1_ram_0_0_in_context.xdc] for cell 'design_1_i/ram_0'
Finished Parsing XDC File [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.runs/synth_1/.Xil/Vivado-31851-jonas-500R5L/dcp7/design_1_ram_0_0_in_context.xdc] for cell 'design_1_i/ram_0'
Parsing XDC File [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.runs/synth_1/.Xil/Vivado-31851-jonas-500R5L/dcp8/design_1_cpu_vga_dbg_0_0_in_context.xdc] for cell 'design_1_i/cpu_vga_dbg_0'
Finished Parsing XDC File [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.runs/synth_1/.Xil/Vivado-31851-jonas-500R5L/dcp8/design_1_cpu_vga_dbg_0_0_in_context.xdc] for cell 'design_1_i/cpu_vga_dbg_0'
Parsing XDC File [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.runs/synth_1/.Xil/Vivado-31851-jonas-500R5L/dcp9/design_1_terminal_vga_0_0_in_context.xdc] for cell 'design_1_i/terminal_vga_0'
Finished Parsing XDC File [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.runs/synth_1/.Xil/Vivado-31851-jonas-500R5L/dcp9/design_1_terminal_vga_0_0_in_context.xdc] for cell 'design_1_i/terminal_vga_0'
Parsing XDC File [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.srcs/constrs_1/imports/arqs_processador/ZYBO_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_cpu_IBUF'. [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.srcs/constrs_1/imports/arqs_processador/ZYBO_Master.xdc:13]
Finished Parsing XDC File [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.srcs/constrs_1/imports/arqs_processador/ZYBO_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.srcs/constrs_1/imports/arqs_processador/ZYBO_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.srcs/constrs_1/imports/arqs_processador/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1565.484 ; gain = 0.000 ; free physical = 434 ; free virtual = 12546
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:01:10 . Memory (MB): peak = 1565.484 ; gain = 386.992 ; free physical = 511 ; free virtual = 12624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:01:10 . Memory (MB): peak = 1565.484 ; gain = 386.992 ; free physical = 511 ; free virtual = 12624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/cpu_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/cpu_vga_dbg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ram_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rom_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/terminal_vga_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:10 . Memory (MB): peak = 1565.484 ; gain = 386.992 ; free physical = 513 ; free virtual = 12626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:01:10 . Memory (MB): peak = 1565.484 ; gain = 386.992 ; free physical = 513 ; free virtual = 12625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:11 . Memory (MB): peak = 1565.484 ; gain = 386.992 ; free physical = 512 ; free virtual = 12625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:27 . Memory (MB): peak = 1583.484 ; gain = 404.992 ; free physical = 384 ; free virtual = 12496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:27 . Memory (MB): peak = 1583.484 ; gain = 404.992 ; free physical = 384 ; free virtual = 12496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:27 . Memory (MB): peak = 1592.500 ; gain = 414.008 ; free physical = 383 ; free virtual = 12495
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:28 . Memory (MB): peak = 1592.500 ; gain = 414.008 ; free physical = 383 ; free virtual = 12495
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:28 . Memory (MB): peak = 1592.500 ; gain = 414.008 ; free physical = 383 ; free virtual = 12495
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:28 . Memory (MB): peak = 1592.500 ; gain = 414.008 ; free physical = 383 ; free virtual = 12495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:28 . Memory (MB): peak = 1592.500 ; gain = 414.008 ; free physical = 383 ; free virtual = 12495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:28 . Memory (MB): peak = 1592.500 ; gain = 414.008 ; free physical = 383 ; free virtual = 12495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:28 . Memory (MB): peak = 1592.500 ; gain = 414.008 ; free physical = 383 ; free virtual = 12495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |design_1_cpu_0_0          |         1|
|2     |design_1_cpu_vga_dbg_0_0  |         1|
|3     |design_1_ram_0_0          |         1|
|4     |design_1_rom_0_0          |         1|
|5     |design_1_terminal_vga_0_0 |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |design_1_cpu_0_0_bbox_0          |     1|
|2     |design_1_cpu_vga_dbg_0_0_bbox_1  |     1|
|3     |design_1_ram_0_0_bbox_2          |     1|
|4     |design_1_rom_0_0_bbox_3          |     1|
|5     |design_1_terminal_vga_0_0_bbox_4 |     1|
|6     |IBUF                             |     7|
|7     |OBUF                             |    22|
+------+---------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   336|
|2     |  design_1_i |design_1 |   307|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:28 . Memory (MB): peak = 1592.500 ; gain = 414.008 ; free physical = 383 ; free virtual = 12495
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 1592.500 ; gain = 152.539 ; free physical = 441 ; free virtual = 12553
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:28 . Memory (MB): peak = 1592.508 ; gain = 414.008 ; free physical = 441 ; free virtual = 12553
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:39 . Memory (MB): peak = 1597.500 ; gain = 432.379 ; free physical = 424 ; free virtual = 12537
INFO: [Common 17-1381] The checkpoint '/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1597.500 ; gain = 0.000 ; free physical = 424 ; free virtual = 12537
INFO: [Common 17-206] Exiting Vivado at Tue Jun 18 15:15:38 2019...
