{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.76603,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79522,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0339698,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0429695,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00587819,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0429695,
	"finish__design__instance__count__class:antenna_cell": 139,
	"finish__design__instance__area__class:antenna_cell": 347.834,
	"finish__design__instance__count__class:clock_buffer": 425,
	"finish__design__instance__area__class:clock_buffer": 8989.87,
	"finish__design__instance__count__class:timing_repair_buffer": 1539,
	"finish__design__instance__area__class:timing_repair_buffer": 16895,
	"finish__design__instance__count__class:inverter": 658,
	"finish__design__instance__area__class:inverter": 2687.58,
	"finish__design__instance__count__class:clock_inverter": 177,
	"finish__design__instance__area__class:clock_inverter": 1717.9,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 79268.5,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11823,
	"finish__design__instance__area__class:multi_input_combinational_cell": 160817,
	"finish__design__instance__count": 17548,
	"finish__design__instance__area": 270723,
	"finish__timing__setup__tns": -248.765,
	"finish__timing__setup__ws": -3.28276,
	"finish__clock__skew__setup": 0.112892,
	"finish__clock__skew__hold": 0.112892,
	"finish__timing__drv__max_slew_limit": -0.0742869,
	"finish__timing__drv__max_slew": 72,
	"finish__timing__drv__max_cap_limit": 0.0051895,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 832,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.373808,
	"finish__power__switching__total": 0.475661,
	"finish__power__leakage__total": 1.06936e-07,
	"finish__power__total": 0.849469,
	"finish__design__io": 771,
	"finish__design__die__area": 411695,
	"finish__design__core__area": 406673,
	"finish__design__instance__count": 22976,
	"finish__design__instance__area": 277515,
	"finish__design__instance__count__stdcell": 22976,
	"finish__design__instance__area__stdcell": 277515,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.682404,
	"finish__design__instance__utilization__stdcell": 0.682404,
	"finish__design__rows": 234,
	"finish__design__rows:unithd": 234,
	"finish__design__sites": 325026,
	"finish__design__sites:unithd": 325026,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}