/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_12z;
  wire [11:0] celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire [27:0] celloutsig_0_16z;
  wire [25:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_34z;
  wire [3:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [23:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_8z;
  wire [11:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire [15:0] celloutsig_1_2z;
  reg [10:0] celloutsig_1_3z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [15:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_0z[0] ^ celloutsig_0_0z[2]);
  assign celloutsig_1_6z = ~(celloutsig_1_2z[11] ^ in_data[137]);
  assign celloutsig_1_7z = ~(celloutsig_1_3z[2] ^ celloutsig_1_6z);
  assign celloutsig_1_18z = ~(celloutsig_1_11z[2] ^ celloutsig_1_6z);
  assign celloutsig_0_22z = ~(celloutsig_0_13z[11] ^ celloutsig_0_20z[5]);
  assign celloutsig_0_23z = ~(celloutsig_0_1z[10] ^ celloutsig_0_3z);
  assign celloutsig_0_25z = ~(celloutsig_0_23z ^ celloutsig_0_16z[14]);
  assign celloutsig_1_11z = in_data[171:169] * { celloutsig_1_8z[14:13], celloutsig_1_7z };
  assign celloutsig_1_19z = celloutsig_1_8z[8:0] * celloutsig_1_1z[8:0];
  assign celloutsig_0_8z = in_data[52:48] * celloutsig_0_1z[14:10];
  assign celloutsig_0_1z = in_data[46:21] * { in_data[70:54], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_14z[3], celloutsig_0_8z } * { celloutsig_0_2z[2:1], celloutsig_0_12z };
  assign celloutsig_0_2z = in_data[9:5] * celloutsig_0_1z[4:0];
  assign celloutsig_0_34z = { in_data[26:21], celloutsig_0_22z, celloutsig_0_25z } * celloutsig_0_1z[11:4];
  assign celloutsig_1_2z = ~ { in_data[120:117], celloutsig_1_0z };
  assign celloutsig_1_8z = ~ { celloutsig_1_2z[5:3], celloutsig_1_1z };
  assign celloutsig_0_4z = ~ { in_data[65:43], celloutsig_0_3z };
  assign celloutsig_0_5z = ~ in_data[18:16];
  assign celloutsig_0_12z = ~ celloutsig_0_4z[9:6];
  assign celloutsig_0_13z = ~ celloutsig_0_4z[22:11];
  assign celloutsig_0_14z = ~ celloutsig_0_1z[19:9];
  assign celloutsig_0_16z = ~ { celloutsig_0_1z[22:1], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_35z = ~ celloutsig_0_20z[4:1];
  assign celloutsig_1_0z = ~ in_data[165:154];
  assign celloutsig_1_1z = ~ { in_data[130], celloutsig_1_0z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_0z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[64:62];
  always_latch
    if (!clkin_data[128]) celloutsig_1_3z = 11'h000;
    else if (clkin_data[64]) celloutsig_1_3z = celloutsig_1_2z[15:5];
  assign { out_data[128], out_data[104:96], out_data[39:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
