# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../8051_project_RAM_test.srcs/sources_1/imports/new" \
"../../../../8051_project_RAM_test.srcs/sources_1/imports/new/RAM.v" \
"../../../../8051_project_RAM_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" \

sv xil_defaultlib  --include "../../../../8051_project_RAM_test.srcs/sources_1/imports/new" \
"../../../../8051_project_RAM_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
