

================================================================
== Vitis HLS Report for 'Accumulator_Quantizer_5_Pipeline_VITIS_LOOP_17_2'
================================================================
* Date:           Fri Dec 19 23:44:10 2025

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        Hybrid_Model_test
* Solution:       hls (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.492 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       32|       32|  0.160 us|  0.160 us|   29|   29|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_2  |       30|       30|         4|          1|          1|    28|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      251|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      4|        0|       42|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      100|     -|
|Register             |        -|      -|      197|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      4|      197|      393|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------+--------------------+---------+----+---+----+-----+
    |         Instance         |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_64_1_1_U1322  |mul_32s_32s_64_1_1  |        0|   4|  0|  42|    0|
    +--------------------------+--------------------+---------+----+---+----+-----+
    |Total                     |                    |        0|   4|  0|  42|    0|
    +--------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_148_p2              |         +|   0|  0|  24|          24|           1|
    |add_ln28_3_fu_246_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln28_fu_212_p2              |         +|   0|  0|  64|          64|          64|
    |and_ln28_11_fu_332_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln28_12_fu_346_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln28_13_fu_370_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln28_14_fu_376_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln28_15_fu_394_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln28_fu_266_p2              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001       |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_grp2  |       and|   0|  0|   2|           1|           1|
    |icmp_ln17_fu_158_p2             |      icmp|   0|  0|  12|          25|          25|
    |icmp_ln28_5_fu_306_p2           |      icmp|   0|  0|   7|          16|           2|
    |icmp_ln28_6_fu_312_p2           |      icmp|   0|  0|   7|          16|           1|
    |icmp_ln28_fu_290_p2             |      icmp|   0|  0|   6|          15|           2|
    |or_ln28_3_fu_408_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln28_4_fu_382_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln28_fu_358_p2               |        or|   0|  0|   2|           1|           1|
    |select_ln28_7_fu_338_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln28_8_fu_400_p3         |    select|   0|  0|  30|           1|          31|
    |select_ln28_9_fu_414_p3         |    select|   0|  0|  29|           1|          32|
    |select_ln28_fu_318_p3           |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    |xor_ln28_10_fu_352_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln28_11_fu_364_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln28_12_fu_388_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln28_9_fu_326_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln28_fu_260_p2              |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 251|         214|         216|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |acc_result_fu_102          |  32|          2|   32|         64|
    |adder_tree_output_1_blk_n  |   1|          2|    1|          2|
    |ap_done_int                |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   1|          2|    1|          2|
    |ap_sig_allocacmp_c_load    |  32|          2|   24|         48|
    |c_fu_98                    |  32|          2|   24|         48|
    |scale_dispacher_1_blk_n    |   1|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 100|         14|   84|        168|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |acc_result_fu_102                          |  32|   0|   32|          0|
    |acc_value_reg_450                          |  32|   0|   32|          0|
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp1_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp2_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |c_fu_98                                    |  24|   0|   24|          0|
    |icmp_ln17_reg_446                          |   1|   0|    1|          0|
    |icmp_ln17_reg_446_pp0_iter1_reg            |   1|   0|    1|          0|
    |mul_ln28_reg_460                           |  64|   0|   64|          0|
    |scale_value_reg_455                        |  32|   0|   32|          0|
    |tmp_608_reg_465                            |   1|   0|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 197|   0|  197|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+------------------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  Accumulator_Quantizer.5_Pipeline_VITIS_LOOP_17_2|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  Accumulator_Quantizer.5_Pipeline_VITIS_LOOP_17_2|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  Accumulator_Quantizer.5_Pipeline_VITIS_LOOP_17_2|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  Accumulator_Quantizer.5_Pipeline_VITIS_LOOP_17_2|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  Accumulator_Quantizer.5_Pipeline_VITIS_LOOP_17_2|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  Accumulator_Quantizer.5_Pipeline_VITIS_LOOP_17_2|  return value|
|adder_tree_output_1_dout            |   in|   32|     ap_fifo|                               adder_tree_output_1|       pointer|
|adder_tree_output_1_empty_n         |   in|    1|     ap_fifo|                               adder_tree_output_1|       pointer|
|adder_tree_output_1_read            |  out|    1|     ap_fifo|                               adder_tree_output_1|       pointer|
|adder_tree_output_1_num_data_valid  |   in|    3|     ap_fifo|                               adder_tree_output_1|       pointer|
|adder_tree_output_1_fifo_cap        |   in|    3|     ap_fifo|                               adder_tree_output_1|       pointer|
|scale_dispacher_1_dout              |   in|   32|     ap_fifo|                                 scale_dispacher_1|       pointer|
|scale_dispacher_1_empty_n           |   in|    1|     ap_fifo|                                 scale_dispacher_1|       pointer|
|scale_dispacher_1_read              |  out|    1|     ap_fifo|                                 scale_dispacher_1|       pointer|
|scale_dispacher_1_num_data_valid    |   in|    3|     ap_fifo|                                 scale_dispacher_1|       pointer|
|scale_dispacher_1_fifo_cap          |   in|    3|     ap_fifo|                                 scale_dispacher_1|       pointer|
|cols_4                              |   in|   25|     ap_none|                                            cols_4|        scalar|
|acc_result_out                      |  out|   32|      ap_vld|                                    acc_result_out|       pointer|
|acc_result_out_ap_vld               |  out|    1|      ap_vld|                                    acc_result_out|       pointer|
+------------------------------------+-----+-----+------------+--------------------------------------------------+--------------+

