<html><head>
  <title>Yosys Open SYnthesis Suite :: Command Reference :: write_smt2</title>
  <link rel="stylesheet" href="stylesheet.css">
</head><body>

<div id="container">

<img id="banner" src="images/banner.png" alt="Yosys -- Yosys Open SYnthesis Suite"/>

<div id="navbar">
  <a class="nav0" href="about.html">About</a>
  <a class="nav1" href="documentation.html">Documentation</a>
  <a class="nav0" href="faq.html">F.A.Q.</a>
  <a class="nav0" href="screenshots.html">Screenshots</a>
  <a class="nav0" href="download.html">Download</a>
  <a class="nav0" href="links.html">Links</a>
  <a class="nav0_donate" href="donate.html">Donate</a>
  <a class="navX" href="http://www.reddit.com/r/yosys/">Reddit</a>
  <a class="navX" href="http://webchat.freenode.net/?channels=yosys">IRC (Freenode)</a>
  <a class="navX" href="http://stackoverflow.com/questions/tagged/yosys">Stack Overflow</a>
  <a class="navX" href="https://github.com/cliffordwolf/yosys">GitHub</a>
  <br/>
  <b>Related Projects:</b><br/>
  <a class="nav0" href="vloghammer.html">VlogHammer</a>
  <a class="nav0" href="yosysjs.html">YosysJS</a>
</div>

<div id="main"><div><!-- begin of content -->
<h1>write_smt2 - write design to SMT-LIBv2 file</h1>
<pre>
    write_smt2 [options] [filename]

Write a SMT-LIBv2 [1] description of the current design. For a module with name
'&lt;mod&gt;' this will declare the sort '&lt;mod&gt;_s' (state of the module) and will
define and declare functions operating on that state.

The following SMT2 functions are generated for a module with name '&lt;mod&gt;'.
Some declarations/definitions are printed with a special comment. A prover
using the SMT2 files can use those comments to collect all relevant metadata
about the design.

    ; yosys-smt2-module &lt;mod&gt;
    (declare-sort |&lt;mod&gt;_s| 0)
        The sort representing a state of module &lt;mod&gt;.

    (define-fun |&lt;mod&gt;_h| ((state |&lt;mod&gt;_s|)) Bool (...))
        This function must be asserted for each state to establish the
        design hierarchy.

    ; yosys-smt2-input &lt;wirename&gt; &lt;width&gt;
    ; yosys-smt2-output &lt;wirename&gt; &lt;width&gt;
    ; yosys-smt2-register &lt;wirename&gt; &lt;width&gt;
    ; yosys-smt2-wire &lt;wirename&gt; &lt;width&gt;
    (define-fun |&lt;mod&gt;_n &lt;wirename&gt;| (|&lt;mod&gt;_s|) (_ BitVec &lt;width&gt;))
    (define-fun |&lt;mod&gt;_n &lt;wirename&gt;| (|&lt;mod&gt;_s|) Bool)
        For each port, register, and wire with the 'keep' attribute set an
        accessor function is generated. Single-bit wires are returned as Bool,
        multi-bit wires as BitVec.

    ; yosys-smt2-cell &lt;submod&gt; &lt;instancename&gt;
    (declare-fun |&lt;mod&gt;_h &lt;instancename&gt;| (|&lt;mod&gt;_s|) |&lt;submod&gt;_s|)
        There is a function like that for each hierarchical instance. It
        returns the sort that represents the state of the sub-module that
        implements the instance.

    (declare-fun |&lt;mod&gt;_is| (|&lt;mod&gt;_s|) Bool)
        This function must be asserted 'true' for initial states, and 'false'
        otherwise.

    (define-fun |&lt;mod&gt;_i| ((state |&lt;mod&gt;_s|)) Bool (...))
        This function must be asserted 'true' for initial states. For
        non-initial states it must be left unconstrained.

    (define-fun |&lt;mod&gt;_t| ((state |&lt;mod&gt;_s|) (next_state |&lt;mod&gt;_s|)) Bool (...))
        This function evaluates to 'true' if the states 'state' and
        'next_state' form a valid state transition.

    (define-fun |&lt;mod&gt;_a| ((state |&lt;mod&gt;_s|)) Bool (...))
        This function evaluates to 'true' if all assertions hold in the state.

    (define-fun |&lt;mod&gt;_u| ((state |&lt;mod&gt;_s|)) Bool (...))
        This function evaluates to 'true' if all assumptions hold in the state.

    ; yosys-smt2-assert &lt;id&gt; &lt;filename:linenum&gt;
    (define-fun |&lt;mod&gt;_a &lt;id&gt;| ((state |&lt;mod&gt;_s|)) Bool (...))
        Each $assert cell is converted into one of this functions. The function
        evaluates to 'true' if the assert statement holds in the state.

    ; yosys-smt2-assume &lt;id&gt; &lt;filename:linenum&gt;
    (define-fun |&lt;mod&gt;_u &lt;id&gt;| ((state |&lt;mod&gt;_s|)) Bool (...))
        Each $assume cell is converted into one of this functions. The function
        evaluates to 'true' if the assume statement holds in the state.

    ; yosys-smt2-cover &lt;id&gt; &lt;filename:linenum&gt;
    (define-fun |&lt;mod&gt;_c &lt;id&gt;| ((state |&lt;mod&gt;_s|)) Bool (...))
        Each $cover cell is converted into one of this functions. The function
        evaluates to 'true' if the cover statement is activated in the state.

Options:

    -verbose
        this will print the recursive walk used to export the modules.

    -stbv
        Use a BitVec sort to represent a state instead of an uninterpreted
        sort. As a side-effect this will prevent use of arrays to model
        memories.

    -stdt
        Use SMT-LIB 2.6 style datatypes to represent a state instead of an
        uninterpreted sort.

    -nobv
        disable support for BitVec (FixedSizeBitVectors theory). without this
        option multi-bit wires are represented using the BitVec sort and
        support for coarse grain cells (incl. arithmetic) is enabled.

    -nomem
        disable support for memories (via ArraysEx theory). this option is
        implied by -nobv. only $mem cells without merged registers in
        read ports are supported. call "memory" with -nordff to make sure
        that no registers are merged into $mem read ports. '&lt;mod&gt;_m' functions
        will be generated for accessing the arrays that are used to represent
        memories.

    -wires
        create '&lt;mod&gt;_n' functions for all public wires. by default only ports,
        registers, and wires with the 'keep' attribute are exported.

    -tpl &lt;template_file&gt;
        use the given template file. the line containing only the token '%%'
        is replaced with the regular output of this command.

[1] For more information on SMT-LIBv2 visit http://smt-lib.org/ or read David
R. Cok's tutorial: http://www.grammatech.com/resources/smt/SMTLIBTutorial.pdf

---------------------------------------------------------------------------

Example:

Consider the following module (test.v). We want to prove that the output can
never transition from a non-zero value to a zero value.

        module test(input clk, output reg [3:0] y);
          always @(posedge clk)
            y &lt;= (y &lt;&lt; 1) | ^y;
        endmodule

For this proof we create the following template (test.tpl).

        ; we need QF_UFBV for this poof
        (set-logic QF_UFBV)

        ; insert the auto-generated code here
        %%

        ; declare two state variables s1 and s2
        (declare-fun s1 () test_s)
        (declare-fun s2 () test_s)

        ; state s2 is the successor of state s1
        (assert (test_t s1 s2))

        ; we are looking for a model with y non-zero in s1
        (assert (distinct (|test_n y| s1) #b0000))

        ; we are looking for a model with y zero in s2
        (assert (= (|test_n y| s2) #b0000))

        ; is there such a model?
        (check-sat)

The following yosys script will create a 'test.smt2' file for our proof:

        read_verilog test.v
        hierarchy -check; proc; opt; check -assert
        write_smt2 -bv -tpl test.tpl test.smt2

Running 'cvc4 test.smt2' will print 'unsat' because y can never transition
from non-zero to zero in the test design.

</pre>
</div></div><!-- end of content -->

</div><!-- /container -->

</body></html>
