
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs 435.gromacs-111B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000000 cycles: 2750370 heartbeat IPC: 3.63587 cumulative IPC: 3.63587 (Simulation time: 0 hr 0 min 51 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 5377751 heartbeat IPC: 3.80607 cumulative IPC: 3.71903 (Simulation time: 0 hr 1 min 34 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 8102414 heartbeat IPC: 3.67018 cumulative IPC: 3.7026 (Simulation time: 0 hr 2 min 26 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 10744376 heartbeat IPC: 3.78507 cumulative IPC: 3.72288 (Simulation time: 0 hr 3 min 11 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 13455052 heartbeat IPC: 3.68912 cumulative IPC: 3.71608 (Simulation time: 0 hr 4 min 4 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 13455053 (Simulation time: 0 hr 4 min 4 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 19233902 heartbeat IPC: 1.73045 cumulative IPC: 1.73045 (Simulation time: 0 hr 4 min 55 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 24861613 heartbeat IPC: 1.77692 cumulative IPC: 1.75338 (Simulation time: 0 hr 5 min 42 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 31274021 heartbeat IPC: 1.55948 cumulative IPC: 1.6836 (Simulation time: 0 hr 6 min 33 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 36202792 heartbeat IPC: 2.0289 cumulative IPC: 1.75842 (Simulation time: 0 hr 7 min 28 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 42765189 heartbeat IPC: 1.52383 cumulative IPC: 1.70589 (Simulation time: 0 hr 8 min 19 sec) 
Finished CPU 0 instructions: 50000001 cycles: 29310137 cumulative IPC: 1.70589 (Simulation time: 0 hr 8 min 19 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.70589 instructions: 50000001 cycles: 29310137
cpu0_DTLB TOTAL     ACCESS:    8932909  HIT:    8848189  MISS:      84720
cpu0_DTLB LOAD      ACCESS:    6319403  HIT:    6242175  MISS:      77228
cpu0_DTLB RFO       ACCESS:    2613506  HIT:    2606014  MISS:       7492
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.19942 cycles
cpu0_ITLB TOTAL     ACCESS:    2709263  HIT:    2709263  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2709263  HIT:    2709263  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:    3759953  HIT:    3759953  MISS:          0
cpu0_L1I LOAD      ACCESS:    3759953  HIT:    3759953  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      84720  HIT:      84667  MISS:         53
cpu0_STLB LOAD      ACCESS:      77228  HIT:      77207  MISS:         21
cpu0_STLB RFO       ACCESS:       7492  HIT:       7460  MISS:         32
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 224.566 cycles
cpu0_L1D TOTAL     ACCESS:   13466982  HIT:   12807696  MISS:     659286
cpu0_L1D LOAD      ACCESS:    7110594  HIT:    6470641  MISS:     639953
cpu0_L1D RFO       ACCESS:    6356335  HIT:    6337055  MISS:      19280
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         53  HIT:          0  MISS:         53
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 12.4782 cycles
cpu0_L2C TOTAL     ACCESS:     779759  HIT:     756245  MISS:      23514
cpu0_L2C LOAD      ACCESS:     639929  HIT:     620128  MISS:      19801
cpu0_L2C RFO       ACCESS:      19276  HIT:      15578  MISS:       3698
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     120501  HIT:     120500  MISS:          1
cpu0_L2C TRANSLATION ACCESS:         53  HIT:         39  MISS:         14
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 40.4174 cycles
LLC TOTAL     ACCESS:      31065  HIT:      27872  MISS:       3193
LLC LOAD      ACCESS:      19751  HIT:      18387  MISS:       1364
LLC RFO       ACCESS:       3698  HIT:       1869  MISS:       1829
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:       7602  HIT:       7602  MISS:          0
LLC TRANSLATION ACCESS:         14  HIT:         14  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 143.314 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:        663  ROW_BUFFER_MISS:       2530
 DBUS AVG_CONGESTED_CYCLE:    3.54945
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 88.1332% MPKI: 8.164 Average ROB Occupancy at Mispredict: 30.3405
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 8.164
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

