

================================================================
== Vitis HLS Report for 'convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4'
================================================================
* Date:           Fri Nov  8 18:05:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Sobel_Edge_Detector_PL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   142901|   142901|  1.429 ms|  1.429 ms|  142901|  142901|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_27_3_VITIS_LOOP_30_4  |   142899|   142899|        25|          9|          1|  15876|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      884|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|        0|       20|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      292|    -|
|Register             |        -|     -|      771|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      771|     1260|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U3  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln27_1_fu_326_p2                |         +|   0|  0|  21|          14|           1|
    |add_ln27_fu_585_p2                  |         +|   0|  0|  14|           7|           1|
    |add_ln30_fu_573_p2                  |         +|   0|  0|  14|           7|           1|
    |add_ln40_1_fu_476_p2                |         +|   0|  0|  64|          64|          64|
    |add_ln40_2_fu_482_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln40_3_fu_487_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln40_4_fu_493_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln40_5_fu_519_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln40_fu_457_p2                  |         +|   0|  0|  64|          64|          64|
    |add_ln42_1_fu_627_p2                |         +|   0|  0|  39|          32|          32|
    |add_ln42_2_fu_633_p2                |         +|   0|  0|  32|          32|          32|
    |add_ln42_3_fu_637_p2                |         +|   0|  0|  32|          32|          32|
    |add_ln42_4_fu_642_p2                |         +|   0|  0|  32|          32|          32|
    |add_ln42_5_fu_647_p2                |         +|   0|  0|  32|          32|          32|
    |add_ln42_6_fu_652_p2                |         +|   0|  0|  32|          32|          32|
    |add_ln42_fu_621_p2                  |         +|   0|  0|  39|          32|          32|
    |empty_21_fu_404_p2                  |         +|   0|  0|  71|          64|          64|
    |indvars_iv_next29_dup10_fu_372_p2   |         +|   0|  0|  14|           7|           1|
    |sum_fu_658_p2                       |         +|   0|  0|  32|          32|          32|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state26_pp0_stage7_iter2   |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_io                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op113_writereq_state3  |       and|   0|  0|   2|           1|           1|
    |icmp_ln27_fu_320_p2                 |      icmp|   0|  0|  21|          14|          10|
    |icmp_ln30_1_fu_579_p2               |      icmp|   0|  0|  14|           7|           2|
    |icmp_ln30_fu_344_p2                 |      icmp|   0|  0|  14|           7|           2|
    |ap_block_pp0_stage2_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                  |        or|   0|  0|   2|           1|           1|
    |or_ln14_fu_350_p2                   |        or|   0|  0|   2|           1|           1|
    |tmp12_fu_394_p2                     |        or|   0|  0|  16|          16|           3|
    |select_ln14_fu_356_p3               |    select|   0|  0|   7|           1|           1|
    |select_ln27_1_fu_378_p3             |    select|   0|  0|   7|           1|           7|
    |select_ln27_fu_364_p3               |    select|   0|  0|   7|           1|           7|
    |select_ln40_fu_525_p3               |    select|   0|  0|   7|           1|           2|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 884|         746|         696|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  54|         10|    1|         10|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg       |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_0_phi_fu_258_p4  |   9|          2|    1|          2|
    |gmem_blk_n_AR                          |   9|          2|    1|          2|
    |gmem_blk_n_AW                          |   9|          2|    1|          2|
    |gmem_blk_n_B                           |   9|          2|    1|          2|
    |gmem_blk_n_R                           |   9|          2|    1|          2|
    |gmem_blk_n_W                           |   9|          2|    1|          2|
    |grp_fu_266_p0                          |  20|          4|   32|        128|
    |grp_fu_266_p1                          |  54|         10|   32|        320|
    |i_fu_124                               |   9|          2|    7|         14|
    |indvar23_fu_116                        |   9|          2|    7|         14|
    |indvar_flatten7_fu_132                 |   9|          2|   14|         28|
    |indvar_fu_128                          |   9|          2|    7|         14|
    |j_fu_112                               |   9|          2|    7|         14|
    |m_axi_gmem_ARADDR                      |  20|          4|   64|        256|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 292|         60|  182|        820|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln271_fu_120                  |   7|   0|    7|          0|
    |add_ln42_1_reg_802                |  32|   0|   32|          0|
    |add_ln42_reg_797                  |  32|   0|   32|          0|
    |ap_CS_fsm                         |   9|   0|    9|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |first_iter_0_reg_254              |   1|   0|    1|          0|
    |gmem_addr_1_reg_775               |  64|   0|   64|          0|
    |gmem_addr_2_reg_781               |  64|   0|   64|          0|
    |gmem_addr_3_reg_787               |  64|   0|   64|          0|
    |gmem_addr_reg_769                 |  64|   0|   64|          0|
    |i_fu_124                          |   7|   0|    7|          0|
    |icmp_ln27_reg_761                 |   1|   0|    1|          0|
    |icmp_ln30_1_reg_793               |   1|   0|    1|          0|
    |indvar23_fu_116                   |   7|   0|    7|          0|
    |indvar_flatten7_fu_132            |  14|   0|   14|          0|
    |indvar_fu_128                     |   7|   0|    7|          0|
    |j_fu_112                          |   7|   0|    7|          0|
    |mul_ln42_1_reg_807                |  32|   0|   32|          0|
    |mul_ln42_5_reg_812                |  32|   0|   32|          0|
    |mul_ln42_8_reg_817                |  32|   0|   32|          0|
    |or_ln14_reg_765                   |   1|   0|    1|          0|
    |reg_270                           |  32|   0|   32|          0|
    |reg_275                           |  32|   0|   32|          0|
    |reg_279                           |  32|   0|   32|          0|
    |reg_284                           |  32|   0|   32|          0|
    |sum_reg_822                       |  32|   0|   32|          0|
    |icmp_ln27_reg_761                 |  64|  32|    1|          0|
    |icmp_ln30_1_reg_793               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 771|  64|  645|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+---------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                               gmem|       pointer|
|x                    |   in|   64|     ap_none|                                                  x|        scalar|
|w_2                  |   in|   32|     ap_none|                                                w_2|        scalar|
|w_5                  |   in|   32|     ap_none|                                                w_5|        scalar|
|w_1                  |   in|   32|     ap_none|                                                w_1|        scalar|
|w_8                  |   in|   32|     ap_none|                                                w_8|        scalar|
|w                    |   in|   32|     ap_none|                                                  w|        scalar|
|w_6                  |   in|   32|     ap_none|                                                w_6|        scalar|
|w_4                  |   in|   32|     ap_none|                                                w_4|        scalar|
|w_3                  |   in|   32|     ap_none|                                                w_3|        scalar|
|w_7                  |   in|   32|     ap_none|                                                w_7|        scalar|
|output_r             |   in|   64|     ap_none|                                           output_r|        scalar|
+---------------------+-----+-----+------------+---------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 9, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [Sobel_Edge_Detector_PL/src/convolution.cpp:14]   --->   Operation 28 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar23 = alloca i32 1"   --->   Operation 29 'alloca' 'indvar23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%add_ln271 = alloca i32 1"   --->   Operation 30 'alloca' 'add_ln271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [Sobel_Edge_Detector_PL/src/convolution.cpp:14]   --->   Operation 31 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar = alloca i32 1"   --->   Operation 32 'alloca' 'indvar' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 33 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r"   --->   Operation 35 'read' 'output_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%w_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_7"   --->   Operation 36 'read' 'w_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%w_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_3"   --->   Operation 37 'read' 'w_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%w_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_4"   --->   Operation 38 'read' 'w_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%w_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_6"   --->   Operation 39 'read' 'w_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%w_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w"   --->   Operation 40 'read' 'w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%w_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_8"   --->   Operation 41 'read' 'w_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%w_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_1"   --->   Operation 42 'read' 'w_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%w_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_5"   --->   Operation 43 'read' 'w_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%w_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_2"   --->   Operation 44 'read' 'w_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %x"   --->   Operation 45 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.46ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten7"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 47 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %indvar"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln14 = store i7 1, i7 %i" [Sobel_Edge_Detector_PL/src/convolution.cpp:14]   --->   Operation 48 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %indvar23"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln14 = store i7 1, i7 %j" [Sobel_Edge_Detector_PL/src/convolution.cpp:14]   --->   Operation 50 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 51 [1/1] (0.46ns)   --->   "%br_ln0 = br void %VITIS_LOOP_34_5"   --->   Operation 51 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 3.95>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %new.latch.VITIS_LOOP_34_5.split"   --->   Operation 52 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 53 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i14 %indvar_flatten7" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 54 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.05ns)   --->   "%icmp_ln27 = icmp_eq  i14 %indvar_flatten7_load, i14 15876" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 56 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.05ns)   --->   "%add_ln27_1 = add i14 %indvar_flatten7_load, i14 1" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 57 'add' 'add_ln27_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc46, void %for.end48.exitStub" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 58 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%indvar23_load = load i7 %indvar23" [Sobel_Edge_Detector_PL/src/convolution.cpp:14]   --->   Operation 59 'load' 'indvar23_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%add_ln271_load = load i7 %add_ln271" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 60 'load' 'add_ln271_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%i_load = load i7 %i"   --->   Operation 61 'load' 'i_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%indvar_load = load i7 %indvar" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 62 'load' 'indvar_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_27_3_VITIS_LOOP_30_4_str"   --->   Operation 63 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15876, i64 15876, i64 15876"   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.85ns)   --->   "%icmp_ln30 = icmp_eq  i7 %j_1, i7 127" [Sobel_Edge_Detector_PL/src/convolution.cpp:30]   --->   Operation 65 'icmp' 'icmp_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.14ns)   --->   "%or_ln14 = or i1 %icmp_ln30, i1 %first_iter_0" [Sobel_Edge_Detector_PL/src/convolution.cpp:14]   --->   Operation 66 'or' 'or_ln14' <Predicate = (!icmp_ln27)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.37ns)   --->   "%select_ln14 = select i1 %icmp_ln30, i7 0, i7 %indvar23_load" [Sobel_Edge_Detector_PL/src/convolution.cpp:14]   --->   Operation 67 'select' 'select_ln14' <Predicate = (!icmp_ln27)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.37ns)   --->   "%select_ln27 = select i1 %icmp_ln30, i7 %add_ln271_load, i7 %indvar_load" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 68 'select' 'select_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.85ns)   --->   "%indvars_iv_next29_dup10 = add i7 %i_load, i7 1"   --->   Operation 69 'add' 'indvars_iv_next29_dup10' <Predicate = (!icmp_ln27)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.37ns)   --->   "%select_ln27_1 = select i1 %icmp_ln30, i7 %indvars_iv_next29_dup10, i7 %i_load" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 70 'select' 'select_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 %select_ln27_1, i9 0" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 71 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node empty_21)   --->   "%tmp12 = or i16 %tmp, i16 4" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 72 'or' 'tmp12' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node empty_21)   --->   "%tmp12_cast = zext i16 %tmp12" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 73 'zext' 'tmp12_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.36ns) (out node of the LUT)   --->   "%empty_21 = add i64 %tmp12_cast, i64 %output_r_read" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 74 'add' 'empty_21' <Predicate = (!icmp_ln27)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_21, i32 2, i32 63" [Sobel_Edge_Detector_PL/src/convolution.cpp:30]   --->   Operation 75 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i62 %trunc_ln1" [Sobel_Edge_Detector_PL/src/convolution.cpp:30]   --->   Operation 76 'sext' 'sext_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln30" [Sobel_Edge_Detector_PL/src/convolution.cpp:30]   --->   Operation 77 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %or_ln14, void %VITIS_LOOP_34_5.split, void %for.first.iter.VITIS_LOOP_34_5" [Sobel_Edge_Detector_PL/src/convolution.cpp:30]   --->   Operation 78 'br' 'br_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%p_cast13 = zext i16 %tmp" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 79 'zext' 'p_cast13' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 %select_ln27, i9 0" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 80 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i16 %shl_ln" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 81 'zext' 'zext_ln40' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln40_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %select_ln14, i2 0" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 82 'bitconcatenate' 'shl_ln40_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i9 %shl_ln40_1" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 83 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln40 = add i64 %zext_ln40, i64 %x_read" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 84 'add' 'add_ln40' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln40_2_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i7.i2, i2 2, i7 %select_ln14, i2 0" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 85 'bitconcatenate' 'zext_ln40_2_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i11 %zext_ln40_2_cast" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 86 'zext' 'zext_ln40_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln40_1 = add i64 %zext_ln40_2, i64 %add_ln40" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 87 'add' 'add_ln40_1' <Predicate = (!icmp_ln27)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 88 [1/1] (1.36ns)   --->   "%add_ln40_2 = add i64 %zext_ln40_1, i64 %x_read" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 88 'add' 'add_ln40_2' <Predicate = (!icmp_ln27)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (1.36ns)   --->   "%add_ln40_3 = add i64 %add_ln40_2, i64 %p_cast13" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 89 'add' 'add_ln40_3' <Predicate = (!icmp_ln27)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (1.36ns)   --->   "%add_ln40_4 = add i64 %add_ln40_2, i64 %zext_ln40" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 90 'add' 'add_ln40_4' <Predicate = (!icmp_ln27)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40_4, i32 2, i32 63" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 91 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i62 %trunc_ln2" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 92 'sext' 'sext_ln40' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln40" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 93 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.85ns)   --->   "%add_ln40_5 = add i7 %j_1, i7 1" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 94 'add' 'add_ln40_5' <Predicate = (!icmp_ln27)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.37ns)   --->   "%select_ln40 = select i1 %icmp_ln30, i7 2, i7 %add_ln40_5" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 95 'select' 'select_ln40' <Predicate = (!icmp_ln27)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln40_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40_3, i32 2, i32 63" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 96 'partselect' 'trunc_ln40_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln40_1 = sext i62 %trunc_ln40_1" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 97 'sext' 'sext_ln40_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln40_1" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 98 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln40_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40_1, i32 2, i32 63" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 99 'partselect' 'trunc_ln40_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln40_2 = sext i62 %trunc_ln40_2" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 100 'sext' 'sext_ln40_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln40_2" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 101 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.85ns)   --->   "%add_ln30 = add i7 %select_ln14, i7 1" [Sobel_Edge_Detector_PL/src/convolution.cpp:30]   --->   Operation 102 'add' 'add_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.85ns)   --->   "%icmp_ln30_1 = icmp_eq  i7 %select_ln40, i7 127" [Sobel_Edge_Detector_PL/src/convolution.cpp:30]   --->   Operation 103 'icmp' 'icmp_ln30_1' <Predicate = (!icmp_ln27)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.85ns)   --->   "%add_ln27 = add i7 %select_ln27, i7 1" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 104 'add' 'add_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30_1, void %new.latch.VITIS_LOOP_34_5.split, void %last.iter.VITIS_LOOP_34_5.split" [Sobel_Edge_Detector_PL/src/convolution.cpp:30]   --->   Operation 105 'br' 'br_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.46ns)   --->   "%store_ln27 = store i14 %add_ln27_1, i14 %indvar_flatten7" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 106 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.46>
ST_2 : Operation 107 [1/1] (0.46ns)   --->   "%store_ln27 = store i7 %select_ln27, i7 %indvar" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 107 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.46>
ST_2 : Operation 108 [1/1] (0.46ns)   --->   "%store_ln14 = store i7 %select_ln27_1, i7 %i" [Sobel_Edge_Detector_PL/src/convolution.cpp:14]   --->   Operation 108 'store' 'store_ln14' <Predicate = (!icmp_ln27)> <Delay = 0.46>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%store_ln27 = store i7 %add_ln27, i7 %add_ln271" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 109 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.46ns)   --->   "%store_ln30 = store i7 %add_ln30, i7 %indvar23" [Sobel_Edge_Detector_PL/src/convolution.cpp:30]   --->   Operation 110 'store' 'store_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.46>
ST_2 : Operation 111 [1/1] (0.46ns)   --->   "%store_ln14 = store i7 %select_ln40, i7 %j" [Sobel_Edge_Detector_PL/src/convolution.cpp:14]   --->   Operation 111 'store' 'store_ln14' <Predicate = (!icmp_ln27)> <Delay = 0.46>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln30 = br void %VITIS_LOOP_34_5" [Sobel_Edge_Detector_PL/src/convolution.cpp:30]   --->   Operation 112 'br' 'br_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 113 [1/1] (7.30ns)   --->   "%empty_20 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_addr, i32 126" [Sobel_Edge_Detector_PL/src/convolution.cpp:30]   --->   Operation 113 'writereq' 'empty_20' <Predicate = (!icmp_ln27 & or_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln30 = br void %VITIS_LOOP_34_5.split" [Sobel_Edge_Detector_PL/src/convolution.cpp:30]   --->   Operation 114 'br' 'br_ln30' <Predicate = (!icmp_ln27 & or_ln14)> <Delay = 0.00>
ST_3 : Operation 115 [8/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 115 'readreq' 'empty_17' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 116 [7/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 116 'readreq' 'empty_17' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 117 [6/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 117 'readreq' 'empty_17' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 118 [5/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 118 'readreq' 'empty_17' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 119 [8/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_2, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 119 'readreq' 'empty_18' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 120 [4/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 120 'readreq' 'empty_17' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 121 [7/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_2, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 121 'readreq' 'empty_18' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 122 [3/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 122 'readreq' 'empty_17' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 123 [6/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_2, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 123 'readreq' 'empty_18' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 124 [2/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 124 'readreq' 'empty_17' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 125 [5/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_2, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 125 'readreq' 'empty_18' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 126 [8/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_3, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 126 'readreq' 'empty_19' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 127 [1/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 127 'readreq' 'empty_17' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 128 [4/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_2, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 128 'readreq' 'empty_18' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 129 [7/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_3, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 129 'readreq' 'empty_19' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 130 [1/1] (7.30ns)   --->   "%a = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr_1" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 130 'read' 'a' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 131 [3/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_2, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 131 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 132 [6/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_3, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 132 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 133 [1/1] (7.30ns)   --->   "%a_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr_1" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 133 'read' 'a_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 134 [2/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_2, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 134 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 135 [5/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_3, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 135 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 136 [1/1] (3.90ns)   --->   "%mul_ln42_4 = mul i32 %a, i32 %w_read" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 136 'mul' 'mul_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 137 [1/1] (7.30ns)   --->   "%a_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr_1" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 137 'read' 'a_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 138 [1/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_2, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 138 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 139 [4/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_3, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 139 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 140 [1/1] (3.90ns)   --->   "%mul_ln42_2 = mul i32 %a_1, i32 %w_1_read" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 140 'mul' 'mul_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [1/1] (1.14ns)   --->   "%add_ln42 = add i32 %mul_ln42_2, i32 %mul_ln42_4" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 141 'add' 'add_ln42' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 142 [1/1] (7.30ns)   --->   "%a_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr_2" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 142 'read' 'a_3' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 143 [3/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_3, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 143 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 144 [1/1] (3.90ns)   --->   "%mul_ln42 = mul i32 %a_2, i32 %w_2_read" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 144 'mul' 'mul_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 145 [1/1] (7.30ns)   --->   "%a_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr_2" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 145 'read' 'a_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 146 [2/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_3, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 146 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 147 [1/1] (3.90ns)   --->   "%mul_ln42_7 = mul i32 %a_3, i32 %w_3_read" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 147 'mul' 'mul_ln42_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 148 [1/1] (1.14ns)   --->   "%add_ln42_1 = add i32 %mul_ln42, i32 %mul_ln42_7" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 148 'add' 'add_ln42_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 149 [1/1] (7.30ns)   --->   "%a_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr_2" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 149 'read' 'a_5' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 150 [1/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_3, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 150 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 151 [1/1] (3.90ns)   --->   "%mul_ln42_6 = mul i32 %a_4, i32 %w_4_read" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 151 'mul' 'mul_ln42_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 152 [1/1] (7.30ns)   --->   "%a_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr_3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 152 'read' 'a_6' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 153 [1/1] (3.90ns)   --->   "%mul_ln42_1 = mul i32 %a_5, i32 %w_5_read" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 153 'mul' 'mul_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 173 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 154 [1/1] (7.30ns)   --->   "%a_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr_3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 154 'read' 'a_7' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 155 [1/1] (3.90ns)   --->   "%mul_ln42_5 = mul i32 %a_6, i32 %w_6_read" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 155 'mul' 'mul_ln42_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 156 [1/1] (7.30ns)   --->   "%a_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr_3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 156 'read' 'a_8' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 157 [1/1] (3.90ns)   --->   "%mul_ln42_8 = mul i32 %a_7, i32 %w_7_read" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 157 'mul' 'mul_ln42_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.62>
ST_20 : Operation 158 [1/1] (3.90ns)   --->   "%mul_ln42_3 = mul i32 %a_8, i32 %w_8_read" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 158 'mul' 'mul_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 159 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_2 = add i32 %add_ln42_1, i32 %add_ln42" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 159 'add' 'add_ln42_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 160 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_3 = add i32 %mul_ln42_6, i32 %mul_ln42_1" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 160 'add' 'add_ln42_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_4 = add i32 %mul_ln42_8, i32 %mul_ln42_3" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 161 'add' 'add_ln42_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 162 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln42_5 = add i32 %add_ln42_4, i32 %mul_ln42_5" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 162 'add' 'add_ln42_5' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 163 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln42_6 = add i32 %add_ln42_5, i32 %add_ln42_3" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 163 'add' 'add_ln42_6' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 164 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%sum = add i32 %add_ln42_6, i32 %add_ln42_2" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 164 'add' 'sum' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 165 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [Sobel_Edge_Detector_PL/src/convolution.cpp:32]   --->   Operation 165 'specpipeline' 'specpipeline_ln32' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 166 [1/1] (7.30ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr, i32 %sum, i4 15" [Sobel_Edge_Detector_PL/src/convolution.cpp:45]   --->   Operation 166 'write' 'write_ln45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 167 [5/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 167 'writeresp' 'empty' <Predicate = (icmp_ln30_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 168 [4/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 168 'writeresp' 'empty' <Predicate = (icmp_ln30_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 169 [3/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 169 'writeresp' 'empty' <Predicate = (icmp_ln30_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 170 [2/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 170 'writeresp' 'empty' <Predicate = (icmp_ln30_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 171 [1/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 171 'writeresp' 'empty' <Predicate = (icmp_ln30_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln30 = br void %new.latch.VITIS_LOOP_34_5.split" [Sobel_Edge_Detector_PL/src/convolution.cpp:30]   --->   Operation 172 'br' 'br_ln30' <Predicate = (icmp_ln30_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca           ) [ 011000000000000000000000000]
indvar23                (alloca           ) [ 011000000000000000000000000]
add_ln271               (alloca           ) [ 001000000000000000000000000]
i                       (alloca           ) [ 011000000000000000000000000]
indvar                  (alloca           ) [ 011000000000000000000000000]
indvar_flatten7         (alloca           ) [ 011000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000]
output_r_read           (read             ) [ 001000000000000000000000000]
w_7_read                (read             ) [ 011111111111111111110000000]
w_3_read                (read             ) [ 011111111111111100000000000]
w_4_read                (read             ) [ 011111111111111110000000000]
w_6_read                (read             ) [ 011111111111111111100000000]
w_read                  (read             ) [ 011111111111100000000000000]
w_8_read                (read             ) [ 011111111111111111111000000]
w_1_read                (read             ) [ 011111111111110000000000000]
w_5_read                (read             ) [ 011111111111111111000000000]
w_2_read                (read             ) [ 011111111111111000000000000]
x_read                  (read             ) [ 001000000000000000000000000]
store_ln0               (store            ) [ 000000000000000000000000000]
store_ln0               (store            ) [ 000000000000000000000000000]
store_ln14              (store            ) [ 000000000000000000000000000]
store_ln0               (store            ) [ 000000000000000000000000000]
store_ln14              (store            ) [ 000000000000000000000000000]
br_ln0                  (br               ) [ 011000000000000000000000000]
first_iter_0            (phi              ) [ 001000000000000000000000000]
j_1                     (load             ) [ 000000000000000000000000000]
indvar_flatten7_load    (load             ) [ 000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000]
icmp_ln27               (icmp             ) [ 011111111111111111111111111]
add_ln27_1              (add              ) [ 000000000000000000000000000]
br_ln27                 (br               ) [ 000000000000000000000000000]
indvar23_load           (load             ) [ 000000000000000000000000000]
add_ln271_load          (load             ) [ 000000000000000000000000000]
i_load                  (load             ) [ 000000000000000000000000000]
indvar_load             (load             ) [ 000000000000000000000000000]
specloopname_ln0        (specloopname     ) [ 000000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000000000000000]
icmp_ln30               (icmp             ) [ 000000000000000000000000000]
or_ln14                 (or               ) [ 000100000000000000000000000]
select_ln14             (select           ) [ 000000000000000000000000000]
select_ln27             (select           ) [ 000000000000000000000000000]
indvars_iv_next29_dup10 (add              ) [ 000000000000000000000000000]
select_ln27_1           (select           ) [ 000000000000000000000000000]
tmp                     (bitconcatenate   ) [ 000000000000000000000000000]
tmp12                   (or               ) [ 000000000000000000000000000]
tmp12_cast              (zext             ) [ 000000000000000000000000000]
empty_21                (add              ) [ 000000000000000000000000000]
trunc_ln1               (partselect       ) [ 000000000000000000000000000]
sext_ln30               (sext             ) [ 000000000000000000000000000]
gmem_addr               (getelementptr    ) [ 011111111111111111111111111]
br_ln30                 (br               ) [ 000000000000000000000000000]
p_cast13                (zext             ) [ 000000000000000000000000000]
shl_ln                  (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln40               (zext             ) [ 000000000000000000000000000]
shl_ln40_1              (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln40_1             (zext             ) [ 000000000000000000000000000]
add_ln40                (add              ) [ 000000000000000000000000000]
zext_ln40_2_cast        (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln40_2             (zext             ) [ 000000000000000000000000000]
add_ln40_1              (add              ) [ 000000000000000000000000000]
add_ln40_2              (add              ) [ 000000000000000000000000000]
add_ln40_3              (add              ) [ 000000000000000000000000000]
add_ln40_4              (add              ) [ 000000000000000000000000000]
trunc_ln2               (partselect       ) [ 000000000000000000000000000]
sext_ln40               (sext             ) [ 000000000000000000000000000]
gmem_addr_1             (getelementptr    ) [ 011111111111110000000000000]
add_ln40_5              (add              ) [ 000000000000000000000000000]
select_ln40             (select           ) [ 000000000000000000000000000]
trunc_ln40_1            (partselect       ) [ 000000000000000000000000000]
sext_ln40_1             (sext             ) [ 000000000000000000000000000]
gmem_addr_2             (getelementptr    ) [ 011111111111111110000000000]
trunc_ln40_2            (partselect       ) [ 000000000000000000000000000]
sext_ln40_2             (sext             ) [ 000000000000000000000000000]
gmem_addr_3             (getelementptr    ) [ 011111111111111111110000000]
add_ln30                (add              ) [ 000000000000000000000000000]
icmp_ln30_1             (icmp             ) [ 011111111111111111111111111]
add_ln27                (add              ) [ 000000000000000000000000000]
br_ln30                 (br               ) [ 000000000000000000000000000]
store_ln27              (store            ) [ 000000000000000000000000000]
store_ln27              (store            ) [ 000000000000000000000000000]
store_ln14              (store            ) [ 000000000000000000000000000]
store_ln27              (store            ) [ 000000000000000000000000000]
store_ln30              (store            ) [ 000000000000000000000000000]
store_ln14              (store            ) [ 000000000000000000000000000]
br_ln30                 (br               ) [ 011000000000000000000000000]
empty_20                (writereq         ) [ 000000000000000000000000000]
br_ln30                 (br               ) [ 000000000000000000000000000]
empty_17                (readreq          ) [ 000000000000000000000000000]
a                       (read             ) [ 000100000000100000000000000]
a_1                     (read             ) [ 000010000000010000000000000]
mul_ln42_4              (mul              ) [ 000010000000010000000000000]
a_2                     (read             ) [ 000001000000001000000000000]
empty_18                (readreq          ) [ 000000000000000000000000000]
mul_ln42_2              (mul              ) [ 000000000000000000000000000]
add_ln42                (add              ) [ 011001111100001111111000000]
a_3                     (read             ) [ 000000100000000100000000000]
mul_ln42                (mul              ) [ 000000100000000100000000000]
a_4                     (read             ) [ 000000010000000010000000000]
mul_ln42_7              (mul              ) [ 000000000000000000000000000]
add_ln42_1              (add              ) [ 011000011100000011111000000]
a_5                     (read             ) [ 000000001000000001000000000]
empty_19                (readreq          ) [ 000000000000000000000000000]
mul_ln42_6              (mul              ) [ 011000001100000001111000000]
a_6                     (read             ) [ 000000000100000000100000000]
mul_ln42_1              (mul              ) [ 011000000100000000111000000]
a_7                     (read             ) [ 010000000000000000010000000]
mul_ln42_5              (mul              ) [ 011000000000000000011000000]
a_8                     (read             ) [ 001000000000000000001000000]
mul_ln42_8              (mul              ) [ 001000000000000000001000000]
mul_ln42_3              (mul              ) [ 000000000000000000000000000]
add_ln42_2              (add              ) [ 000000000000000000000000000]
add_ln42_3              (add              ) [ 000000000000000000000000000]
add_ln42_4              (add              ) [ 000000000000000000000000000]
add_ln42_5              (add              ) [ 000000000000000000000000000]
add_ln42_6              (add              ) [ 000000000000000000000000000]
sum                     (add              ) [ 000100000000000000000100000]
specpipeline_ln32       (specpipeline     ) [ 000000000000000000000000000]
write_ln45              (write            ) [ 000000000000000000000000000]
empty                   (writeresp        ) [ 000000000000000000000000000]
br_ln30                 (br               ) [ 000000000000000000000000000]
ret_ln0                 (ret              ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w_5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w_8">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="w">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="w_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="w_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="w_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="w_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_r">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_27_3_VITIS_LOOP_30_4_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i7.i9"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i2.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="j_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="indvar23_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar23/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln271_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_ln271/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="i_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="indvar_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="indvar_flatten7_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten7/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="output_r_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="w_7_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="18"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_7_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="w_3_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_3_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="w_4_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_4_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="w_6_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_6_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="w_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="w_8_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_8_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="w_1_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_1_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="w_5_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_5_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="w_2_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_2_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="x_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_writeresp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="1"/>
<pin id="205" dir="0" index="2" bw="8" slack="0"/>
<pin id="206" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_20/3 empty/22 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_readreq_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="1"/>
<pin id="212" dir="0" index="2" bw="3" slack="0"/>
<pin id="213" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_17/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_readreq_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="4"/>
<pin id="219" dir="0" index="2" bw="3" slack="0"/>
<pin id="220" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_18/6 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_readreq_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="7"/>
<pin id="226" dir="0" index="2" bw="3" slack="0"/>
<pin id="227" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_19/9 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="9"/>
<pin id="233" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a/11 a_1/12 a_2/13 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_read_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="12"/>
<pin id="238" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_3/14 a_4/15 a_5/16 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="15"/>
<pin id="243" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_6/17 a_7/18 a_8/19 "/>
</bind>
</comp>

<comp id="245" class="1004" name="write_ln45_write_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="0" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="19"/>
<pin id="248" dir="0" index="2" bw="32" slack="1"/>
<pin id="249" dir="0" index="3" bw="1" slack="0"/>
<pin id="250" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln45/21 "/>
</bind>
</comp>

<comp id="254" class="1005" name="first_iter_0_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="first_iter_0_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="0" index="1" bw="32" slack="11"/>
<pin id="269" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_4/12 mul_ln42_2/13 mul_ln42/14 mul_ln42_7/15 mul_ln42_6/16 mul_ln42_1/17 mul_ln42_5/18 mul_ln42_8/19 mul_ln42_3/20 "/>
</bind>
</comp>

<comp id="270" class="1005" name="reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a a_1 a_2 "/>
</bind>
</comp>

<comp id="275" class="1005" name="reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42_4 mul_ln42 mul_ln42_6 "/>
</bind>
</comp>

<comp id="279" class="1005" name="reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_3 a_4 a_5 "/>
</bind>
</comp>

<comp id="284" class="1005" name="reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_6 a_7 a_8 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln0_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="14" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln0_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="7" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln14_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="7" slack="0"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln0_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="7" slack="0"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln14_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="7" slack="0"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="j_1_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="1"/>
<pin id="316" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="indvar_flatten7_load_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="14" slack="1"/>
<pin id="319" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten7_load/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp_ln27_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="14" slack="0"/>
<pin id="322" dir="0" index="1" bw="14" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln27_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="14" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="indvar23_load_load_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="7" slack="1"/>
<pin id="334" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar23_load/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln271_load_load_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="7" slack="1"/>
<pin id="337" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_ln271_load/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="i_load_load_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="1"/>
<pin id="340" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="indvar_load_load_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="7" slack="1"/>
<pin id="343" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_load/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="icmp_ln30_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="7" slack="0"/>
<pin id="346" dir="0" index="1" bw="7" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="or_ln14_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="select_ln14_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="7" slack="0"/>
<pin id="359" dir="0" index="2" bw="7" slack="0"/>
<pin id="360" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="select_ln27_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="7" slack="0"/>
<pin id="367" dir="0" index="2" bw="7" slack="0"/>
<pin id="368" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="indvars_iv_next29_dup10_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next29_dup10/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="select_ln27_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="7" slack="0"/>
<pin id="381" dir="0" index="2" bw="7" slack="0"/>
<pin id="382" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_1/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="0"/>
<pin id="388" dir="0" index="1" bw="7" slack="0"/>
<pin id="389" dir="0" index="2" bw="1" slack="0"/>
<pin id="390" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp12_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="0"/>
<pin id="396" dir="0" index="1" bw="16" slack="0"/>
<pin id="397" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp12/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp12_cast_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="0"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp12_cast/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="empty_21_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="0"/>
<pin id="406" dir="0" index="1" bw="64" slack="1"/>
<pin id="407" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_21/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="trunc_ln1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="62" slack="0"/>
<pin id="411" dir="0" index="1" bw="64" slack="0"/>
<pin id="412" dir="0" index="2" bw="3" slack="0"/>
<pin id="413" dir="0" index="3" bw="7" slack="0"/>
<pin id="414" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="sext_ln30_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="62" slack="0"/>
<pin id="421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="gmem_addr_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="64" slack="0"/>
<pin id="425" dir="0" index="1" bw="64" slack="0"/>
<pin id="426" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="p_cast13_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="16" slack="0"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast13/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="shl_ln_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="0"/>
<pin id="435" dir="0" index="1" bw="7" slack="0"/>
<pin id="436" dir="0" index="2" bw="1" slack="0"/>
<pin id="437" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln40_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="0"/>
<pin id="443" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="shl_ln40_1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="9" slack="0"/>
<pin id="447" dir="0" index="1" bw="7" slack="0"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln40_1/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln40_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="9" slack="0"/>
<pin id="455" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln40_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="0"/>
<pin id="459" dir="0" index="1" bw="64" slack="1"/>
<pin id="460" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln40_2_cast_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="11" slack="0"/>
<pin id="464" dir="0" index="1" bw="2" slack="0"/>
<pin id="465" dir="0" index="2" bw="7" slack="0"/>
<pin id="466" dir="0" index="3" bw="1" slack="0"/>
<pin id="467" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln40_2_cast/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln40_2_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="11" slack="0"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="add_ln40_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="11" slack="0"/>
<pin id="478" dir="0" index="1" bw="64" slack="0"/>
<pin id="479" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln40_2_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="9" slack="0"/>
<pin id="484" dir="0" index="1" bw="64" slack="1"/>
<pin id="485" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_2/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="add_ln40_3_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="64" slack="0"/>
<pin id="489" dir="0" index="1" bw="16" slack="0"/>
<pin id="490" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_3/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="add_ln40_4_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="64" slack="0"/>
<pin id="495" dir="0" index="1" bw="16" slack="0"/>
<pin id="496" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_4/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="trunc_ln2_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="62" slack="0"/>
<pin id="501" dir="0" index="1" bw="64" slack="0"/>
<pin id="502" dir="0" index="2" bw="3" slack="0"/>
<pin id="503" dir="0" index="3" bw="7" slack="0"/>
<pin id="504" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="sext_ln40_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="62" slack="0"/>
<pin id="511" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="gmem_addr_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="64" slack="0"/>
<pin id="515" dir="0" index="1" bw="64" slack="0"/>
<pin id="516" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln40_5_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="7" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_5/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="select_ln40_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="7" slack="0"/>
<pin id="528" dir="0" index="2" bw="7" slack="0"/>
<pin id="529" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="trunc_ln40_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="62" slack="0"/>
<pin id="535" dir="0" index="1" bw="64" slack="0"/>
<pin id="536" dir="0" index="2" bw="3" slack="0"/>
<pin id="537" dir="0" index="3" bw="7" slack="0"/>
<pin id="538" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_1/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="sext_ln40_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="62" slack="0"/>
<pin id="545" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_1/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="gmem_addr_2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="64" slack="0"/>
<pin id="549" dir="0" index="1" bw="64" slack="0"/>
<pin id="550" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="trunc_ln40_2_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="62" slack="0"/>
<pin id="555" dir="0" index="1" bw="64" slack="0"/>
<pin id="556" dir="0" index="2" bw="3" slack="0"/>
<pin id="557" dir="0" index="3" bw="7" slack="0"/>
<pin id="558" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_2/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="sext_ln40_2_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="62" slack="0"/>
<pin id="565" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_2/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="gmem_addr_3_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="64" slack="0"/>
<pin id="569" dir="0" index="1" bw="64" slack="0"/>
<pin id="570" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="add_ln30_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="7" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="icmp_ln30_1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="7" slack="0"/>
<pin id="581" dir="0" index="1" bw="7" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30_1/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="add_ln27_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="7" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="store_ln27_store_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="14" slack="0"/>
<pin id="593" dir="0" index="1" bw="14" slack="1"/>
<pin id="594" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="store_ln27_store_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="7" slack="0"/>
<pin id="598" dir="0" index="1" bw="7" slack="1"/>
<pin id="599" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="store_ln14_store_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="7" slack="0"/>
<pin id="603" dir="0" index="1" bw="7" slack="1"/>
<pin id="604" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="store_ln27_store_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="7" slack="0"/>
<pin id="608" dir="0" index="1" bw="7" slack="1"/>
<pin id="609" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="store_ln30_store_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="7" slack="0"/>
<pin id="613" dir="0" index="1" bw="7" slack="1"/>
<pin id="614" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="store_ln14_store_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="7" slack="0"/>
<pin id="618" dir="0" index="1" bw="7" slack="1"/>
<pin id="619" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="add_ln42_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="1"/>
<pin id="624" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/13 "/>
</bind>
</comp>

<comp id="627" class="1004" name="add_ln42_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="1"/>
<pin id="629" dir="0" index="1" bw="32" slack="0"/>
<pin id="630" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_1/15 "/>
</bind>
</comp>

<comp id="633" class="1004" name="add_ln42_2_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="5"/>
<pin id="635" dir="0" index="1" bw="32" slack="7"/>
<pin id="636" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_2/20 "/>
</bind>
</comp>

<comp id="637" class="1004" name="add_ln42_3_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="4"/>
<pin id="639" dir="0" index="1" bw="32" slack="3"/>
<pin id="640" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_3/20 "/>
</bind>
</comp>

<comp id="642" class="1004" name="add_ln42_4_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="0" index="1" bw="32" slack="0"/>
<pin id="645" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_4/20 "/>
</bind>
</comp>

<comp id="647" class="1004" name="add_ln42_5_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="0"/>
<pin id="649" dir="0" index="1" bw="32" slack="2"/>
<pin id="650" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_5/20 "/>
</bind>
</comp>

<comp id="652" class="1004" name="add_ln42_6_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="0"/>
<pin id="654" dir="0" index="1" bw="32" slack="0"/>
<pin id="655" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_6/20 "/>
</bind>
</comp>

<comp id="658" class="1004" name="sum_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="0" index="1" bw="32" slack="0"/>
<pin id="661" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/20 "/>
</bind>
</comp>

<comp id="664" class="1005" name="j_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="7" slack="0"/>
<pin id="666" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="671" class="1005" name="indvar23_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="7" slack="0"/>
<pin id="673" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar23 "/>
</bind>
</comp>

<comp id="678" class="1005" name="add_ln271_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="7" slack="1"/>
<pin id="680" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln271 "/>
</bind>
</comp>

<comp id="684" class="1005" name="i_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="7" slack="0"/>
<pin id="686" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="691" class="1005" name="indvar_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="7" slack="0"/>
<pin id="693" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar "/>
</bind>
</comp>

<comp id="698" class="1005" name="indvar_flatten7_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="14" slack="0"/>
<pin id="700" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten7 "/>
</bind>
</comp>

<comp id="705" class="1005" name="output_r_read_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="64" slack="1"/>
<pin id="707" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_r_read "/>
</bind>
</comp>

<comp id="710" class="1005" name="w_7_read_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="18"/>
<pin id="712" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="w_7_read "/>
</bind>
</comp>

<comp id="715" class="1005" name="w_3_read_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="14"/>
<pin id="717" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="w_3_read "/>
</bind>
</comp>

<comp id="720" class="1005" name="w_4_read_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="15"/>
<pin id="722" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="w_4_read "/>
</bind>
</comp>

<comp id="725" class="1005" name="w_6_read_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="17"/>
<pin id="727" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="w_6_read "/>
</bind>
</comp>

<comp id="730" class="1005" name="w_read_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="11"/>
<pin id="732" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="w_read "/>
</bind>
</comp>

<comp id="735" class="1005" name="w_8_read_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="19"/>
<pin id="737" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="w_8_read "/>
</bind>
</comp>

<comp id="740" class="1005" name="w_1_read_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="12"/>
<pin id="742" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="w_1_read "/>
</bind>
</comp>

<comp id="745" class="1005" name="w_5_read_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="16"/>
<pin id="747" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="w_5_read "/>
</bind>
</comp>

<comp id="750" class="1005" name="w_2_read_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="13"/>
<pin id="752" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="w_2_read "/>
</bind>
</comp>

<comp id="755" class="1005" name="x_read_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="64" slack="1"/>
<pin id="757" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="761" class="1005" name="icmp_ln27_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="1"/>
<pin id="763" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="765" class="1005" name="or_ln14_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="1"/>
<pin id="767" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln14 "/>
</bind>
</comp>

<comp id="769" class="1005" name="gmem_addr_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="1"/>
<pin id="771" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="775" class="1005" name="gmem_addr_1_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="1"/>
<pin id="777" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="781" class="1005" name="gmem_addr_2_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="4"/>
<pin id="783" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="787" class="1005" name="gmem_addr_3_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="7"/>
<pin id="789" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="793" class="1005" name="icmp_ln30_1_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="20"/>
<pin id="795" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln30_1 "/>
</bind>
</comp>

<comp id="797" class="1005" name="add_ln42_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="7"/>
<pin id="799" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="add_ln42 "/>
</bind>
</comp>

<comp id="802" class="1005" name="add_ln42_1_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="5"/>
<pin id="804" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="add_ln42_1 "/>
</bind>
</comp>

<comp id="807" class="1005" name="mul_ln42_1_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="3"/>
<pin id="809" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln42_1 "/>
</bind>
</comp>

<comp id="812" class="1005" name="mul_ln42_5_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="2"/>
<pin id="814" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln42_5 "/>
</bind>
</comp>

<comp id="817" class="1005" name="mul_ln42_8_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="1"/>
<pin id="819" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42_8 "/>
</bind>
</comp>

<comp id="822" class="1005" name="sum_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="1"/>
<pin id="824" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="42" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="44" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="44" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="44" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="44" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="44" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="44" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="10" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="44" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="8" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="44" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="6" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="44" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="4" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="42" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="2" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="94" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="96" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="214"><net_src comp="98" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="100" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="221"><net_src comp="98" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="100" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="228"><net_src comp="98" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="100" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="102" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="102" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="102" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="106" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="108" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="253"><net_src comp="110" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="257"><net_src comp="52" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="54" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="273"><net_src comp="230" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="278"><net_src comp="266" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="235" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="287"><net_src comp="240" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="293"><net_src comp="46" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="48" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="50" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="48" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="50" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="324"><net_src comp="317" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="58" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="317" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="60" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="348"><net_src comp="314" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="70" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="258" pin="4"/><net_sink comp="350" pin=1"/></net>

<net id="361"><net_src comp="344" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="48" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="332" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="369"><net_src comp="344" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="335" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="341" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="376"><net_src comp="338" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="50" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="344" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="372" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="338" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="391"><net_src comp="72" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="378" pin="3"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="74" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="398"><net_src comp="386" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="76" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="415"><net_src comp="78" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="404" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="417"><net_src comp="80" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="418"><net_src comp="82" pin="0"/><net_sink comp="409" pin=3"/></net>

<net id="422"><net_src comp="409" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="0" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="419" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="386" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="438"><net_src comp="72" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="364" pin="3"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="74" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="444"><net_src comp="433" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="84" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="356" pin="3"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="86" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="456"><net_src comp="445" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="441" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="468"><net_src comp="88" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="90" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="356" pin="3"/><net_sink comp="462" pin=2"/></net>

<net id="471"><net_src comp="86" pin="0"/><net_sink comp="462" pin=3"/></net>

<net id="475"><net_src comp="462" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="472" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="457" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="453" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="482" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="429" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="482" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="441" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="505"><net_src comp="78" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="493" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="507"><net_src comp="80" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="508"><net_src comp="82" pin="0"/><net_sink comp="499" pin=3"/></net>

<net id="512"><net_src comp="499" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="0" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="509" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="314" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="50" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="530"><net_src comp="344" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="92" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="519" pin="2"/><net_sink comp="525" pin=2"/></net>

<net id="539"><net_src comp="78" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="487" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="541"><net_src comp="80" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="542"><net_src comp="82" pin="0"/><net_sink comp="533" pin=3"/></net>

<net id="546"><net_src comp="533" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="0" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="543" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="559"><net_src comp="78" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="476" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="561"><net_src comp="80" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="562"><net_src comp="82" pin="0"/><net_sink comp="553" pin=3"/></net>

<net id="566"><net_src comp="553" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="571"><net_src comp="0" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="563" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="356" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="50" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="525" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="70" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="364" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="50" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="326" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="600"><net_src comp="364" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="605"><net_src comp="378" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="610"><net_src comp="585" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="615"><net_src comp="573" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="620"><net_src comp="525" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="625"><net_src comp="266" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="275" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="275" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="266" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="641"><net_src comp="275" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="646"><net_src comp="266" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="651"><net_src comp="642" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="656"><net_src comp="647" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="637" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="652" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="633" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="667"><net_src comp="112" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="670"><net_src comp="664" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="674"><net_src comp="116" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="677"><net_src comp="671" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="681"><net_src comp="120" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="687"><net_src comp="124" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="690"><net_src comp="684" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="694"><net_src comp="128" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="697"><net_src comp="691" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="701"><net_src comp="132" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="704"><net_src comp="698" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="708"><net_src comp="136" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="713"><net_src comp="142" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="718"><net_src comp="148" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="723"><net_src comp="154" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="728"><net_src comp="160" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="733"><net_src comp="166" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="738"><net_src comp="172" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="743"><net_src comp="178" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="748"><net_src comp="184" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="753"><net_src comp="190" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="758"><net_src comp="196" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="764"><net_src comp="320" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="768"><net_src comp="350" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="772"><net_src comp="423" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="778"><net_src comp="513" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="780"><net_src comp="775" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="784"><net_src comp="547" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="790"><net_src comp="567" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="796"><net_src comp="579" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="800"><net_src comp="621" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="805"><net_src comp="627" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="810"><net_src comp="266" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="815"><net_src comp="266" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="820"><net_src comp="266" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="825"><net_src comp="658" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="245" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 21 22 23 24 25 26 }
 - Input state : 
	Port: convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4 : gmem | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
	Port: convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4 : x | {1 }
	Port: convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4 : w_2 | {1 }
	Port: convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4 : w_5 | {1 }
	Port: convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4 : w_1 | {1 }
	Port: convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4 : w_8 | {1 }
	Port: convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4 : w | {1 }
	Port: convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4 : w_6 | {1 }
	Port: convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4 : w_4 | {1 }
	Port: convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4 : w_3 | {1 }
	Port: convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4 : w_7 | {1 }
	Port: convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4 : output_r | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln14 : 1
		store_ln0 : 1
		store_ln14 : 1
	State 2
		icmp_ln27 : 1
		add_ln27_1 : 1
		br_ln27 : 2
		icmp_ln30 : 1
		or_ln14 : 2
		select_ln14 : 2
		select_ln27 : 2
		indvars_iv_next29_dup10 : 1
		select_ln27_1 : 2
		tmp : 3
		tmp12 : 4
		tmp12_cast : 4
		empty_21 : 5
		trunc_ln1 : 6
		sext_ln30 : 7
		gmem_addr : 8
		br_ln30 : 2
		p_cast13 : 4
		shl_ln : 3
		zext_ln40 : 4
		shl_ln40_1 : 3
		zext_ln40_1 : 4
		add_ln40 : 5
		zext_ln40_2_cast : 3
		zext_ln40_2 : 4
		add_ln40_1 : 6
		add_ln40_2 : 5
		add_ln40_3 : 6
		add_ln40_4 : 6
		trunc_ln2 : 7
		sext_ln40 : 8
		gmem_addr_1 : 9
		add_ln40_5 : 1
		select_ln40 : 2
		trunc_ln40_1 : 7
		sext_ln40_1 : 8
		gmem_addr_2 : 9
		trunc_ln40_2 : 7
		sext_ln40_2 : 8
		gmem_addr_3 : 9
		add_ln30 : 3
		icmp_ln30_1 : 3
		add_ln27 : 3
		br_ln30 : 4
		store_ln27 : 2
		store_ln27 : 3
		store_ln14 : 3
		store_ln27 : 4
		store_ln30 : 4
		store_ln14 : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		add_ln42 : 1
	State 14
	State 15
		add_ln42_1 : 1
	State 16
	State 17
	State 18
	State 19
	State 20
		add_ln42_4 : 1
		add_ln42_5 : 2
		add_ln42_6 : 3
		sum : 4
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |        add_ln27_1_fu_326       |    0    |    0    |    21   |
|          | indvars_iv_next29_dup10_fu_372 |    0    |    0    |    14   |
|          |         empty_21_fu_404        |    0    |    0    |    71   |
|          |         add_ln40_fu_457        |    0    |    0    |    64   |
|          |        add_ln40_1_fu_476       |    0    |    0    |    64   |
|          |        add_ln40_2_fu_482       |    0    |    0    |    71   |
|          |        add_ln40_3_fu_487       |    0    |    0    |    71   |
|          |        add_ln40_4_fu_493       |    0    |    0    |    71   |
|          |        add_ln40_5_fu_519       |    0    |    0    |    14   |
|    add   |         add_ln30_fu_573        |    0    |    0    |    14   |
|          |         add_ln27_fu_585        |    0    |    0    |    14   |
|          |         add_ln42_fu_621        |    0    |    0    |    39   |
|          |        add_ln42_1_fu_627       |    0    |    0    |    39   |
|          |        add_ln42_2_fu_633       |    0    |    0    |    32   |
|          |        add_ln42_3_fu_637       |    0    |    0    |    32   |
|          |        add_ln42_4_fu_642       |    0    |    0    |    32   |
|          |        add_ln42_5_fu_647       |    0    |    0    |    32   |
|          |        add_ln42_6_fu_652       |    0    |    0    |    32   |
|          |           sum_fu_658           |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|          |        icmp_ln27_fu_320        |    0    |    0    |    21   |
|   icmp   |        icmp_ln30_fu_344        |    0    |    0    |    14   |
|          |       icmp_ln30_1_fu_579       |    0    |    0    |    14   |
|----------|--------------------------------|---------|---------|---------|
|          |       select_ln14_fu_356       |    0    |    0    |    7    |
|  select  |       select_ln27_fu_364       |    0    |    0    |    7    |
|          |      select_ln27_1_fu_378      |    0    |    0    |    7    |
|          |       select_ln40_fu_525       |    0    |    0    |    7    |
|----------|--------------------------------|---------|---------|---------|
|    mul   |           grp_fu_266           |    3    |    0    |    20   |
|----------|--------------------------------|---------|---------|---------|
|    or    |         or_ln14_fu_350         |    0    |    0    |    2    |
|          |          tmp12_fu_394          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |    output_r_read_read_fu_136   |    0    |    0    |    0    |
|          |      w_7_read_read_fu_142      |    0    |    0    |    0    |
|          |      w_3_read_read_fu_148      |    0    |    0    |    0    |
|          |      w_4_read_read_fu_154      |    0    |    0    |    0    |
|          |      w_6_read_read_fu_160      |    0    |    0    |    0    |
|          |       w_read_read_fu_166       |    0    |    0    |    0    |
|   read   |      w_8_read_read_fu_172      |    0    |    0    |    0    |
|          |      w_1_read_read_fu_178      |    0    |    0    |    0    |
|          |      w_5_read_read_fu_184      |    0    |    0    |    0    |
|          |      w_2_read_read_fu_190      |    0    |    0    |    0    |
|          |       x_read_read_fu_196       |    0    |    0    |    0    |
|          |         grp_read_fu_230        |    0    |    0    |    0    |
|          |         grp_read_fu_235        |    0    |    0    |    0    |
|          |         grp_read_fu_240        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_202      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       grp_readreq_fu_209       |    0    |    0    |    0    |
|  readreq |       grp_readreq_fu_216       |    0    |    0    |    0    |
|          |       grp_readreq_fu_223       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |     write_ln45_write_fu_245    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |           tmp_fu_386           |    0    |    0    |    0    |
|bitconcatenate|          shl_ln_fu_433         |    0    |    0    |    0    |
|          |        shl_ln40_1_fu_445       |    0    |    0    |    0    |
|          |     zext_ln40_2_cast_fu_462    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        tmp12_cast_fu_400       |    0    |    0    |    0    |
|          |         p_cast13_fu_429        |    0    |    0    |    0    |
|   zext   |        zext_ln40_fu_441        |    0    |    0    |    0    |
|          |       zext_ln40_1_fu_453       |    0    |    0    |    0    |
|          |       zext_ln40_2_fu_472       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        trunc_ln1_fu_409        |    0    |    0    |    0    |
|partselect|        trunc_ln2_fu_499        |    0    |    0    |    0    |
|          |       trunc_ln40_1_fu_533      |    0    |    0    |    0    |
|          |       trunc_ln40_2_fu_553      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        sext_ln30_fu_419        |    0    |    0    |    0    |
|   sext   |        sext_ln40_fu_509        |    0    |    0    |    0    |
|          |       sext_ln40_1_fu_543       |    0    |    0    |    0    |
|          |       sext_ln40_2_fu_563       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    3    |    0    |   858   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln271_reg_678   |    7   |
|   add_ln42_1_reg_802  |   32   |
|    add_ln42_reg_797   |   32   |
|  first_iter_0_reg_254 |    1   |
|  gmem_addr_1_reg_775  |   32   |
|  gmem_addr_2_reg_781  |   32   |
|  gmem_addr_3_reg_787  |   32   |
|   gmem_addr_reg_769   |   32   |
|       i_reg_684       |    7   |
|   icmp_ln27_reg_761   |    1   |
|  icmp_ln30_1_reg_793  |    1   |
|    indvar23_reg_671   |    7   |
|indvar_flatten7_reg_698|   14   |
|     indvar_reg_691    |    7   |
|       j_reg_664       |    7   |
|   mul_ln42_1_reg_807  |   32   |
|   mul_ln42_5_reg_812  |   32   |
|   mul_ln42_8_reg_817  |   32   |
|    or_ln14_reg_765    |    1   |
| output_r_read_reg_705 |   64   |
|        reg_270        |   32   |
|        reg_275        |   32   |
|        reg_279        |   32   |
|        reg_284        |   32   |
|      sum_reg_822      |   32   |
|    w_1_read_reg_740   |   32   |
|    w_2_read_reg_750   |   32   |
|    w_3_read_reg_715   |   32   |
|    w_4_read_reg_720   |   32   |
|    w_5_read_reg_745   |   32   |
|    w_6_read_reg_725   |   32   |
|    w_7_read_reg_710   |   32   |
|    w_8_read_reg_735   |   32   |
|     w_read_reg_730    |   32   |
|     x_read_reg_755    |   64   |
+-----------------------+--------+
|         Total         |   917  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_202 |  p0  |   2  |   1  |    2   |
|      grp_fu_266      |  p0  |   3  |  32  |   96   ||    14   |
|      grp_fu_266      |  p1  |   9  |  32  |   288  ||    49   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   386  || 1.71714 ||    63   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   858  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   63   |
|  Register |    -   |    -   |   917  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   917  |   921  |
+-----------+--------+--------+--------+--------+
