#-----------------------------------------------------------
# xsim v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jun 10 11:29:26 2019
# Process ID: 1384
# Current directory: C:/xilinx_projects/sobel_hls/sobel_hls/solution3/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/sobel_hls/xsim_script.tcl}
# Log file: C:/xilinx_projects/sobel_hls/sobel_hls/solution3/sim/verilog/xsim.log
# Journal file: C:/xilinx_projects/sobel_hls/sobel_hls/solution3/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/sobel_hls/xsim_script.tcl
# xsim {sobel_hls} -autoloadwcfg -tclbatch {sobel_hls.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source sobel_hls.tcl
## run all
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225 ns  Iteration: 14  Process: /apatb_sobel_hls_top/AESL_inst_sobel_hls/AddWeighted_U0/sobel_hls_dadd_64rcU_U74/sobel_hls_ap_dadd_3_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/speed_op/logic/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 51945100 ps  Iteration: 10  Process: /apatb_sobel_hls_top/AESL_inst_sobel_hls/AddWeighted_U0/sobel_hls_dmul_64sc4_U76/sobel_hls_ap_dmul_4_max_dsp_64_u/U0/i_synth/mult/OP/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 51945100 ps  Iteration: 10  Process: /apatb_sobel_hls_top/AESL_inst_sobel_hls/AddWeighted_U0/sobel_hls_dmul_64sc4_U77/sobel_hls_ap_dmul_4_max_dsp_64_u/U0/i_synth/mult/OP/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
