library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity RAM_16x8 is
	port(reset          	: in  std_logic;
		  clk       		: in  std_logic;
		  WE    				: in  std_logic;
		  WrData     		: in  std_logic_vector(7 downto 0);
		  Addr   			: in  std_logic_vector(4 downto 0));
end RAM_16x8;

architecture Behavioral of RAM_16x8 is
	
	constant NUM_WORDS : integer := 16;
	subtype TDataWord is std_logic_vector(7 downto 0);
	type TMemory is array (0 to NUM_WORDS-1) of TDataWord;
	signal s_memory : TMemory;
	
	signal s_complete : std_logic := '0';

begin

	process(clk)
	begin
		if (rising_edge(clk)) then
			if(reset = '1' or current_addr = "00000") then
				s_memory(0) <= "00000000";
			elsif (WE = '1' and s_complete = '0') then
				s_memory(to_integer(unsigned(writeAddress1))) <= WrData;
				if(unsigned(writeAddress2) >= 0) then
					s_memory(to_integer(unsigned(writeAddress2))) <= writeData2;
				end if;
				s_complete <= '1';
			else
				s_complete <= '0';
			end if;
		end if;
	end process;
	readData1 <= s_memory(to_integer(unsigned(Addr)));
	readData2 <= s_memory(to_integer(unsigned(readAddress2)));
	
	complete <= '0' when (WE = '0') else s_complete;

end Behavioral;