<html><head><title>Icestorm: STCLRL (64-bit) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple M1 Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

Firestorm: <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
Icestorm:  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>STCLRL (64-bit)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  stclrl x0, [x6]
  nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 70 nops): 3.000</p><p>Issues: 3.001</p><p>Integer unit issues: 1.002</p><p>Load/store unit issues: 2.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~issue ld/st (55)</td><td>~dispatch int (56)</td><td>~dispatch ld/st (58)</td><td>huge thing int (59)</td><td>huge thing ld/st (5a)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map op ld/st (7d)</td><td>~map lookup int (7f)</td><td>~map lookup ld/st (80)</td><td>? int output thing (e9)</td><td>ld/st retires (ed)</td><td>gpr retires (ef)</td></tr></thead><tr><td>73005</td><td>34592</td><td>3019</td><td>1015</td><td>2004</td><td>1002</td><td>2000</td><td>7762</td><td>10513</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1003</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34229</td><td>3003</td><td>1003</td><td>2000</td><td>1000</td><td>2000</td><td>7762</td><td>10513</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34187</td><td>3002</td><td>1002</td><td>2000</td><td>1000</td><td>2000</td><td>7762</td><td>10513</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34189</td><td>3002</td><td>1002</td><td>2000</td><td>1000</td><td>2000</td><td>7762</td><td>10513</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>35099</td><td>3002</td><td>1002</td><td>2000</td><td>1000</td><td>2000</td><td>7762</td><td>10513</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34282</td><td>3002</td><td>1002</td><td>2000</td><td>1000</td><td>2000</td><td>7762</td><td>10513</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34417</td><td>3002</td><td>1002</td><td>2000</td><td>1000</td><td>2000</td><td>7762</td><td>10513</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34295</td><td>3002</td><td>1002</td><td>2000</td><td>1000</td><td>2000</td><td>7762</td><td>10513</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34339</td><td>3002</td><td>1002</td><td>2000</td><td>1000</td><td>2000</td><td>7769</td><td>10527</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>35031</td><td>3002</td><td>1002</td><td>2000</td><td>1000</td><td>2000</td><td>7762</td><td>10513</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  stclrl x0, [x6]
  add x6, x6, 8</pre><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 6.0058</p><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~issue ld/st (55)</td><td>~dispatch int (56)</td><td>~dispatch ld/st (58)</td><td>huge thing int (59)</td><td>huge thing ld/st (5a)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map op ld/st (7d)</td><td>~map lookup int (7f)</td><td>~map lookup ld/st (80)</td><td>? int output thing (e9)</td><td>ld/st retires (ed)</td><td>gpr retires (ef)</td></tr></thead><tr><td>40209</td><td>60622</td><td>40463</td><td>20372</td><td>20091</td><td>20201</td><td>20005</td><td>115941</td><td>96463</td><td>40110</td><td>20205</td><td>20005</td><td>30203</td><td>40004</td><td>20007</td><td>20000</td><td>20100</td></tr><tr><td>40205</td><td>60110</td><td>40172</td><td>20143</td><td>20029</td><td>20134</td><td>20002</td><td>115941</td><td>96134</td><td>40104</td><td>20202</td><td>20002</td><td>30254</td><td>40070</td><td>20043</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60078</td><td>40107</td><td>20107</td><td>20000</td><td>20102</td><td>20002</td><td>115899</td><td>96067</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20003</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60055</td><td>40103</td><td>20103</td><td>20000</td><td>20102</td><td>20002</td><td>115907</td><td>96091</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20003</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60055</td><td>40103</td><td>20103</td><td>20000</td><td>20102</td><td>20002</td><td>115917</td><td>96109</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20003</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60055</td><td>40103</td><td>20103</td><td>20000</td><td>20102</td><td>20002</td><td>115913</td><td>96105</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20003</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60055</td><td>40103</td><td>20103</td><td>20000</td><td>20102</td><td>20036</td><td>116176</td><td>96662</td><td>40172</td><td>20236</td><td>20036</td><td>30203</td><td>40004</td><td>20006</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60087</td><td>40117</td><td>20117</td><td>20000</td><td>20102</td><td>20005</td><td>116016</td><td>96525</td><td>40110</td><td>20205</td><td>20005</td><td>30208</td><td>40009</td><td>20019</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60058</td><td>40117</td><td>20117</td><td>20000</td><td>20102</td><td>20002</td><td>116151</td><td>96318</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20017</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60058</td><td>40117</td><td>20117</td><td>20000</td><td>20102</td><td>20002</td><td>116151</td><td>96316</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20016</td><td>20000</td><td>20100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 6.0055</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~issue ld/st (55)</td><td>~dispatch int (56)</td><td>~dispatch ld/st (58)</td><td>huge thing int (59)</td><td>huge thing ld/st (5a)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map op ld/st (7d)</td><td>~map lookup int (7f)</td><td>~map lookup ld/st (80)</td><td>? int output thing (e9)</td><td>ld/st retires (ed)</td><td>gpr retires (ef)</td></tr></thead><tr><td>40029</td><td>60624</td><td>40364</td><td>20277</td><td>20087</td><td>20107</td><td>20002</td><td>115848</td><td>96152</td><td>40014</td><td>20022</td><td>20002</td><td>30023</td><td>40004</td><td>20006</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60055</td><td>40013</td><td>20013</td><td>20000</td><td>20010</td><td>20000</td><td>115717</td><td>96051</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20003</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60055</td><td>40013</td><td>20013</td><td>20000</td><td>20010</td><td>20000</td><td>115711</td><td>96034</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20003</td><td>20000</td><td>20010</td></tr><tr><td>40025</td><td>60103</td><td>40083</td><td>20051</td><td>20032</td><td>20044</td><td>20000</td><td>115739</td><td>96090</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20003</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60055</td><td>40013</td><td>20013</td><td>20000</td><td>20010</td><td>20000</td><td>115713</td><td>96040</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20003</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60055</td><td>40013</td><td>20013</td><td>20000</td><td>20010</td><td>20000</td><td>115714</td><td>96045</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20003</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60055</td><td>40013</td><td>20013</td><td>20000</td><td>20010</td><td>20000</td><td>115727</td><td>96069</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20003</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60055</td><td>40013</td><td>20013</td><td>20000</td><td>20010</td><td>20000</td><td>115711</td><td>96039</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20003</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60055</td><td>40013</td><td>20013</td><td>20000</td><td>20010</td><td>20000</td><td>115727</td><td>96070</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20003</td><td>20000</td><td>20010</td></tr><tr><td>40025</td><td>60103</td><td>40086</td><td>20052</td><td>20034</td><td>20046</td><td>20000</td><td>115676</td><td>95978</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20008</td><td>20000</td><td>20010</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  stclrl x0, [x6]</pre><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, 8</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 10.7704</p><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~issue ld/st (55)</td><td>~dispatch int (56)</td><td>~dispatch ld/st (58)</td><td>huge thing int (59)</td><td>huge thing ld/st (5a)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map op ld/st (7d)</td><td>~map lookup int (7f)</td><td>~map lookup ld/st (80)</td><td>~map lookup fp/simd (81)</td><td>? int output thing (e9)</td><td>ld/st retires (ed)</td><td>? fp/simd (ee)</td><td>gpr retires (ef)</td></tr></thead><tr><td>30205</td><td>111788</td><td>44200</td><td>21250</td><td>22950</td><td>13160</td><td>22341</td><td>2022267</td><td>1957274</td><td>34504</td><td>12318</td><td>23877</td><td>22882</td><td>44812</td><td>0</td><td>20438</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>109567</td><td>42126</td><td>20671</td><td>21455</td><td>11522</td><td>20767</td><td>1970663</td><td>1922152</td><td>31516</td><td>10850</td><td>21290</td><td>21726</td><td>42800</td><td>0</td><td>19711</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>106879</td><td>39595</td><td>19315</td><td>20280</td><td>10149</td><td>20608</td><td>1962260</td><td>1912382</td><td>31241</td><td>10733</td><td>21042</td><td>21052</td><td>41546</td><td>0</td><td>19836</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>107222</td><td>39580</td><td>19352</td><td>20228</td><td>10178</td><td>20024</td><td>1927782</td><td>1901230</td><td>30143</td><td>10219</td><td>20036</td><td>20940</td><td>41404</td><td>0</td><td>19551</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>107704</td><td>40934</td><td>19971</td><td>20963</td><td>10881</td><td>20403</td><td>1949419</td><td>1903631</td><td>30848</td><td>10545</td><td>20670</td><td>20600</td><td>40742</td><td>0</td><td>19334</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>106986</td><td>40084</td><td>19511</td><td>20573</td><td>10621</td><td>20342</td><td>1933437</td><td>1893900</td><td>30723</td><td>10481</td><td>20567</td><td>21584</td><td>42618</td><td>0</td><td>19672</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>106382</td><td>39806</td><td>19340</td><td>20466</td><td>10301</td><td>20504</td><td>1943233</td><td>1898973</td><td>30985</td><td>10581</td><td>20743</td><td>20714</td><td>40956</td><td>0</td><td>19407</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>107553</td><td>40501</td><td>19878</td><td>20623</td><td>10656</td><td>20455</td><td>1937184</td><td>1898715</td><td>30929</td><td>10574</td><td>20698</td><td>21720</td><td>42870</td><td>0</td><td>19824</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>108106</td><td>40452</td><td>19922</td><td>20530</td><td>10536</td><td>20350</td><td>1973419</td><td>1917407</td><td>30760</td><td>10544</td><td>20590</td><td>20856</td><td>40957</td><td>0</td><td>19523</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>105867</td><td>39649</td><td>19208</td><td>20441</td><td>10326</td><td>20672</td><td>1942539</td><td>1895899</td><td>31413</td><td>10845</td><td>21265</td><td>21150</td><td>41841</td><td>0</td><td>19593</td><td>20000</td><td>0</td><td>10100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 11.4154</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~issue ld/st (55)</td><td>~dispatch int (56)</td><td>~dispatch ld/st (58)</td><td>huge thing int (59)</td><td>huge thing ld/st (5a)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map op ld/st (7d)</td><td>~map lookup int (7f)</td><td>~map lookup ld/st (80)</td><td>? int output thing (e9)</td><td>ld/st retires (ed)</td><td>gpr retires (ef)</td></tr></thead><tr><td>30025</td><td>114608</td><td>46303</td><td>22649</td><td>23654</td><td>14190</td><td>24791</td><td>2081601</td><td>2004669</td><td>38793</td><td>14015</td><td>27714</td><td>28954</td><td>55824</td><td>22233</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>113939</td><td>46134</td><td>22379</td><td>23755</td><td>13710</td><td>24366</td><td>2079185</td><td>2004148</td><td>38210</td><td>13860</td><td>27419</td><td>27073</td><td>53005</td><td>22424</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>113600</td><td>46117</td><td>22179</td><td>23938</td><td>14054</td><td>24544</td><td>2076427</td><td>2001013</td><td>38535</td><td>14004</td><td>27588</td><td>28240</td><td>54878</td><td>22241</td><td>20000</td><td>10010</td></tr><tr><td>30025</td><td>114778</td><td>46524</td><td>22348</td><td>24176</td><td>14186</td><td>24820</td><td>2086045</td><td>2010071</td><td>39221</td><td>14414</td><td>28115</td><td>27780</td><td>54067</td><td>22152</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>113989</td><td>45996</td><td>22063</td><td>23933</td><td>13961</td><td>24553</td><td>2068930</td><td>1995137</td><td>38572</td><td>14033</td><td>27671</td><td>28141</td><td>54286</td><td>22396</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>114634</td><td>46707</td><td>22392</td><td>24315</td><td>14278</td><td>24550</td><td>2080418</td><td>2004368</td><td>38611</td><td>14075</td><td>27601</td><td>27682</td><td>53517</td><td>22258</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>113953</td><td>46114</td><td>22351</td><td>23763</td><td>13856</td><td>24892</td><td>2076478</td><td>2000910</td><td>39346</td><td>14468</td><td>28270</td><td>27819</td><td>53825</td><td>22179</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>113993</td><td>46476</td><td>22291</td><td>24185</td><td>14233</td><td>24782</td><td>2074616</td><td>2000057</td><td>39068</td><td>14300</td><td>28061</td><td>29426</td><td>56698</td><td>22123</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>114526</td><td>46944</td><td>22783</td><td>24161</td><td>13915</td><td>23270</td><td>2101133</td><td>2022562</td><td>36047</td><td>12787</td><td>25291</td><td>28283</td><td>55116</td><td>22299</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>113934</td><td>46469</td><td>22557</td><td>23912</td><td>13917</td><td>24734</td><td>2078303</td><td>2002465</td><td>38976</td><td>14257</td><td>27993</td><td>27538</td><td>53330</td><td>22390</td><td>20000</td><td>10010</td></tr></table></div></div></div></div></body></html>