verilog xil_defaultlib --include "/data/opt/Xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../acg.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../acg.gen/sources_1/bd/design_1/ipshared/f42d/hdl" --include "../../../../acg.gen/sources_1/bd/design_1/ip/design_1_acg_top_0_0/drivers/acg_top_v1_0/src" --include "../../../../acg.gen/sources_1/bd/design_1/ipshared/6dcf" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../acg.gen/sources_1/bd/design_1/ipshared/47f6/hdl/verilog/acg_top_AXILiteS_s_axi.v" \
"../../../../acg.gen/sources_1/bd/design_1/ipshared/47f6/hdl/verilog/acg_top.v" \
"../../../bd/design_1/ip/design_1_acg_top_0_0/sim/design_1_acg_top_0_0.v" \
"../../../bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0_selectio_wiz.v" \
"../../../bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.v" \
"../../../bd/design_1/ip/design_1_selectio_wiz_1_0/design_1_selectio_wiz_1_0_selectio_wiz.v" \
"../../../bd/design_1/ip/design_1_selectio_wiz_1_0/design_1_selectio_wiz_1_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
