<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › plat-omap › include › plat › hardware.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>hardware.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/plat-omap/include/mach/hardware.h</span>
<span class="cm"> *</span>
<span class="cm"> * Hardware definitions for TI OMAP processors and boards</span>
<span class="cm"> *</span>
<span class="cm"> * NOTE: Please put device driver specific defines into a separate header</span>
<span class="cm"> *	 file for each driver.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2001 RidgeRun, Inc.</span>
<span class="cm"> * Author: RidgeRun, Inc. Greg Lonnon &lt;glonnon@ridgerun.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Reorganized for Linux-2.6 by Tony Lindgren &lt;tony@atomide.com&gt;</span>
<span class="cm"> *                          and Dirk Behme &lt;dirk.behme@de.bosch.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms of the GNU General Public License as published by the</span>
<span class="cm"> * Free Software Foundation; either version 2 of the License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * THIS SOFTWARE IS PROVIDED ``AS IS&#39;&#39; AND ANY EXPRESS OR IMPLIED</span>
<span class="cm"> * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span>
<span class="cm"> * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN</span>
<span class="cm"> * NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</span>
<span class="cm"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</span>
<span class="cm"> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF</span>
<span class="cm"> * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span>
<span class="cm"> * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<span class="cm"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</span>
<span class="cm"> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along</span>
<span class="cm"> * with this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ASM_ARCH_OMAP_HARDWARE_H</span>
<span class="cp">#define __ASM_ARCH_OMAP_HARDWARE_H</span>

<span class="cp">#include &lt;asm/sizes.h&gt;</span>
<span class="cp">#ifndef __ASSEMBLER__</span>
<span class="cp">#include &lt;asm/types.h&gt;</span>
<span class="cp">#include &lt;plat/cpu.h&gt;</span>
<span class="cp">#endif</span>
<span class="cp">#include &lt;plat/serial.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * ---------------------------------------------------------------------------</span>
<span class="cm"> * Common definitions for all OMAP processors</span>
<span class="cm"> * NOTE: Put all processor or board specific parts to the special header</span>
<span class="cm"> *	 files.</span>
<span class="cm"> * ---------------------------------------------------------------------------</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * ----------------------------------------------------------------------------</span>
<span class="cm"> * Timers</span>
<span class="cm"> * ----------------------------------------------------------------------------</span>
<span class="cm"> */</span>
<span class="cp">#define OMAP_MPU_TIMER1_BASE	(0xfffec500)</span>
<span class="cp">#define OMAP_MPU_TIMER2_BASE	(0xfffec600)</span>
<span class="cp">#define OMAP_MPU_TIMER3_BASE	(0xfffec700)</span>
<span class="cp">#define MPU_TIMER_FREE		(1 &lt;&lt; 6)</span>
<span class="cp">#define MPU_TIMER_CLOCK_ENABLE	(1 &lt;&lt; 5)</span>
<span class="cp">#define MPU_TIMER_AR		(1 &lt;&lt; 1)</span>
<span class="cp">#define MPU_TIMER_ST		(1 &lt;&lt; 0)</span>

<span class="cm">/*</span>
<span class="cm"> * ----------------------------------------------------------------------------</span>
<span class="cm"> * Clocks</span>
<span class="cm"> * ----------------------------------------------------------------------------</span>
<span class="cm"> */</span>
<span class="cp">#define CLKGEN_REG_BASE		(0xfffece00)</span>
<span class="cp">#define ARM_CKCTL		(CLKGEN_REG_BASE + 0x0)</span>
<span class="cp">#define ARM_IDLECT1		(CLKGEN_REG_BASE + 0x4)</span>
<span class="cp">#define ARM_IDLECT2		(CLKGEN_REG_BASE + 0x8)</span>
<span class="cp">#define ARM_EWUPCT		(CLKGEN_REG_BASE + 0xC)</span>
<span class="cp">#define ARM_RSTCT1		(CLKGEN_REG_BASE + 0x10)</span>
<span class="cp">#define ARM_RSTCT2		(CLKGEN_REG_BASE + 0x14)</span>
<span class="cp">#define ARM_SYSST		(CLKGEN_REG_BASE + 0x18)</span>
<span class="cp">#define ARM_IDLECT3		(CLKGEN_REG_BASE + 0x24)</span>

<span class="cp">#define CK_RATEF		1</span>
<span class="cp">#define CK_IDLEF		2</span>
<span class="cp">#define CK_ENABLEF		4</span>
<span class="cp">#define CK_SELECTF		8</span>
<span class="cp">#define SETARM_IDLE_SHIFT</span>

<span class="cm">/* DPLL control registers */</span>
<span class="cp">#define DPLL_CTL		(0xfffecf00)</span>

<span class="cm">/* DSP clock control. Must use __raw_readw() and __raw_writew() with these */</span>
<span class="cp">#define DSP_CONFIG_REG_BASE     IOMEM(0xe1008000)</span>
<span class="cp">#define DSP_CKCTL		(DSP_CONFIG_REG_BASE + 0x0)</span>
<span class="cp">#define DSP_IDLECT1		(DSP_CONFIG_REG_BASE + 0x4)</span>
<span class="cp">#define DSP_IDLECT2		(DSP_CONFIG_REG_BASE + 0x8)</span>
<span class="cp">#define DSP_RSTCT2		(DSP_CONFIG_REG_BASE + 0x14)</span>

<span class="cm">/*</span>
<span class="cm"> * ---------------------------------------------------------------------------</span>
<span class="cm"> * UPLD</span>
<span class="cm"> * ---------------------------------------------------------------------------</span>
<span class="cm"> */</span>
<span class="cp">#define ULPD_REG_BASE		(0xfffe0800)</span>
<span class="cp">#define ULPD_IT_STATUS		(ULPD_REG_BASE + 0x14)</span>
<span class="cp">#define ULPD_SETUP_ANALOG_CELL_3	(ULPD_REG_BASE + 0x24)</span>
<span class="cp">#define ULPD_CLOCK_CTRL		(ULPD_REG_BASE + 0x30)</span>
<span class="cp">#	define DIS_USB_PVCI_CLK		(1 &lt;&lt; 5)	</span><span class="cm">/* no USB/FAC synch */</span><span class="cp"></span>
<span class="cp">#	define USB_MCLK_EN		(1 &lt;&lt; 4)	</span><span class="cm">/* enable W4_USB_CLKO */</span><span class="cp"></span>
<span class="cp">#define ULPD_SOFT_REQ		(ULPD_REG_BASE + 0x34)</span>
<span class="cp">#	define SOFT_UDC_REQ		(1 &lt;&lt; 4)</span>
<span class="cp">#	define SOFT_USB_CLK_REQ		(1 &lt;&lt; 3)</span>
<span class="cp">#	define SOFT_DPLL_REQ		(1 &lt;&lt; 0)</span>
<span class="cp">#define ULPD_DPLL_CTRL		(ULPD_REG_BASE + 0x3c)</span>
<span class="cp">#define ULPD_STATUS_REQ		(ULPD_REG_BASE + 0x40)</span>
<span class="cp">#define ULPD_APLL_CTRL		(ULPD_REG_BASE + 0x4c)</span>
<span class="cp">#define ULPD_POWER_CTRL		(ULPD_REG_BASE + 0x50)</span>
<span class="cp">#define ULPD_SOFT_DISABLE_REQ_REG	(ULPD_REG_BASE + 0x68)</span>
<span class="cp">#	define DIS_MMC2_DPLL_REQ	(1 &lt;&lt; 11)</span>
<span class="cp">#	define DIS_MMC1_DPLL_REQ	(1 &lt;&lt; 10)</span>
<span class="cp">#	define DIS_UART3_DPLL_REQ	(1 &lt;&lt; 9)</span>
<span class="cp">#	define DIS_UART2_DPLL_REQ	(1 &lt;&lt; 8)</span>
<span class="cp">#	define DIS_UART1_DPLL_REQ	(1 &lt;&lt; 7)</span>
<span class="cp">#	define DIS_USB_HOST_DPLL_REQ	(1 &lt;&lt; 6)</span>
<span class="cp">#define ULPD_SDW_CLK_DIV_CTRL_SEL	(ULPD_REG_BASE + 0x74)</span>
<span class="cp">#define ULPD_CAM_CLK_CTRL	(ULPD_REG_BASE + 0x7c)</span>

<span class="cm">/*</span>
<span class="cm"> * ---------------------------------------------------------------------------</span>
<span class="cm"> * Watchdog timer</span>
<span class="cm"> * ---------------------------------------------------------------------------</span>
<span class="cm"> */</span>

<span class="cm">/* Watchdog timer within the OMAP3.2 gigacell */</span>
<span class="cp">#define OMAP_MPU_WATCHDOG_BASE	(0xfffec800)</span>
<span class="cp">#define OMAP_WDT_TIMER		(OMAP_MPU_WATCHDOG_BASE + 0x0)</span>
<span class="cp">#define OMAP_WDT_LOAD_TIM	(OMAP_MPU_WATCHDOG_BASE + 0x4)</span>
<span class="cp">#define OMAP_WDT_READ_TIM	(OMAP_MPU_WATCHDOG_BASE + 0x4)</span>
<span class="cp">#define OMAP_WDT_TIMER_MODE	(OMAP_MPU_WATCHDOG_BASE + 0x8)</span>

<span class="cm">/*</span>
<span class="cm"> * ---------------------------------------------------------------------------</span>
<span class="cm"> * Interrupts</span>
<span class="cm"> * ---------------------------------------------------------------------------</span>
<span class="cm"> */</span>
<span class="cp">#ifdef CONFIG_ARCH_OMAP1</span>

<span class="cm">/*</span>
<span class="cm"> * XXX: These probably want to be moved to arch/arm/mach-omap/omap1/irq.c</span>
<span class="cm"> * or something similar.. -- PFM.</span>
<span class="cm"> */</span>

<span class="cp">#define OMAP_IH1_BASE		0xfffecb00</span>
<span class="cp">#define OMAP_IH2_BASE		0xfffe0000</span>

<span class="cp">#define OMAP_IH1_ITR		(OMAP_IH1_BASE + 0x00)</span>
<span class="cp">#define OMAP_IH1_MIR		(OMAP_IH1_BASE + 0x04)</span>
<span class="cp">#define OMAP_IH1_SIR_IRQ	(OMAP_IH1_BASE + 0x10)</span>
<span class="cp">#define OMAP_IH1_SIR_FIQ	(OMAP_IH1_BASE + 0x14)</span>
<span class="cp">#define OMAP_IH1_CONTROL	(OMAP_IH1_BASE + 0x18)</span>
<span class="cp">#define OMAP_IH1_ILR0		(OMAP_IH1_BASE + 0x1c)</span>
<span class="cp">#define OMAP_IH1_ISR		(OMAP_IH1_BASE + 0x9c)</span>

<span class="cp">#define OMAP_IH2_ITR		(OMAP_IH2_BASE + 0x00)</span>
<span class="cp">#define OMAP_IH2_MIR		(OMAP_IH2_BASE + 0x04)</span>
<span class="cp">#define OMAP_IH2_SIR_IRQ	(OMAP_IH2_BASE + 0x10)</span>
<span class="cp">#define OMAP_IH2_SIR_FIQ	(OMAP_IH2_BASE + 0x14)</span>
<span class="cp">#define OMAP_IH2_CONTROL	(OMAP_IH2_BASE + 0x18)</span>
<span class="cp">#define OMAP_IH2_ILR0		(OMAP_IH2_BASE + 0x1c)</span>
<span class="cp">#define OMAP_IH2_ISR		(OMAP_IH2_BASE + 0x9c)</span>

<span class="cp">#define IRQ_ITR_REG_OFFSET	0x00</span>
<span class="cp">#define IRQ_MIR_REG_OFFSET	0x04</span>
<span class="cp">#define IRQ_SIR_IRQ_REG_OFFSET	0x10</span>
<span class="cp">#define IRQ_SIR_FIQ_REG_OFFSET	0x14</span>
<span class="cp">#define IRQ_CONTROL_REG_OFFSET	0x18</span>
<span class="cp">#define IRQ_ISR_REG_OFFSET	0x9c</span>
<span class="cp">#define IRQ_ILR0_REG_OFFSET	0x1c</span>
<span class="cp">#define IRQ_GMR_REG_OFFSET	0xa0</span>

<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * ----------------------------------------------------------------------------</span>
<span class="cm"> * System control registers</span>
<span class="cm"> * ----------------------------------------------------------------------------</span>
<span class="cm"> */</span>
<span class="cp">#define MOD_CONF_CTRL_0		0xfffe1080</span>
<span class="cp">#define MOD_CONF_CTRL_1		0xfffe1110</span>

<span class="cm">/*</span>
<span class="cm"> * ----------------------------------------------------------------------------</span>
<span class="cm"> * Pin multiplexing registers</span>
<span class="cm"> * ----------------------------------------------------------------------------</span>
<span class="cm"> */</span>
<span class="cp">#define FUNC_MUX_CTRL_0		0xfffe1000</span>
<span class="cp">#define FUNC_MUX_CTRL_1		0xfffe1004</span>
<span class="cp">#define FUNC_MUX_CTRL_2		0xfffe1008</span>
<span class="cp">#define COMP_MODE_CTRL_0	0xfffe100c</span>
<span class="cp">#define FUNC_MUX_CTRL_3		0xfffe1010</span>
<span class="cp">#define FUNC_MUX_CTRL_4		0xfffe1014</span>
<span class="cp">#define FUNC_MUX_CTRL_5		0xfffe1018</span>
<span class="cp">#define FUNC_MUX_CTRL_6		0xfffe101C</span>
<span class="cp">#define FUNC_MUX_CTRL_7		0xfffe1020</span>
<span class="cp">#define FUNC_MUX_CTRL_8		0xfffe1024</span>
<span class="cp">#define FUNC_MUX_CTRL_9		0xfffe1028</span>
<span class="cp">#define FUNC_MUX_CTRL_A		0xfffe102C</span>
<span class="cp">#define FUNC_MUX_CTRL_B		0xfffe1030</span>
<span class="cp">#define FUNC_MUX_CTRL_C		0xfffe1034</span>
<span class="cp">#define FUNC_MUX_CTRL_D		0xfffe1038</span>
<span class="cp">#define PULL_DWN_CTRL_0		0xfffe1040</span>
<span class="cp">#define PULL_DWN_CTRL_1		0xfffe1044</span>
<span class="cp">#define PULL_DWN_CTRL_2		0xfffe1048</span>
<span class="cp">#define PULL_DWN_CTRL_3		0xfffe104c</span>
<span class="cp">#define PULL_DWN_CTRL_4		0xfffe10ac</span>

<span class="cm">/* OMAP-1610 specific multiplexing registers */</span>
<span class="cp">#define FUNC_MUX_CTRL_E		0xfffe1090</span>
<span class="cp">#define FUNC_MUX_CTRL_F		0xfffe1094</span>
<span class="cp">#define FUNC_MUX_CTRL_10	0xfffe1098</span>
<span class="cp">#define FUNC_MUX_CTRL_11	0xfffe109c</span>
<span class="cp">#define FUNC_MUX_CTRL_12	0xfffe10a0</span>
<span class="cp">#define PU_PD_SEL_0		0xfffe10b4</span>
<span class="cp">#define PU_PD_SEL_1		0xfffe10b8</span>
<span class="cp">#define PU_PD_SEL_2		0xfffe10bc</span>
<span class="cp">#define PU_PD_SEL_3		0xfffe10c0</span>
<span class="cp">#define PU_PD_SEL_4		0xfffe10c4</span>

<span class="cm">/* Timer32K for 1610 and 1710*/</span>
<span class="cp">#define OMAP_TIMER32K_BASE	0xFFFBC400</span>

<span class="cm">/*</span>
<span class="cm"> * ---------------------------------------------------------------------------</span>
<span class="cm"> * TIPB bus interface</span>
<span class="cm"> * ---------------------------------------------------------------------------</span>
<span class="cm"> */</span>
<span class="cp">#define TIPB_PUBLIC_CNTL_BASE		0xfffed300</span>
<span class="cp">#define MPU_PUBLIC_TIPB_CNTL		(TIPB_PUBLIC_CNTL_BASE + 0x8)</span>
<span class="cp">#define TIPB_PRIVATE_CNTL_BASE		0xfffeca00</span>
<span class="cp">#define MPU_PRIVATE_TIPB_CNTL		(TIPB_PRIVATE_CNTL_BASE + 0x8)</span>

<span class="cm">/*</span>
<span class="cm"> * ----------------------------------------------------------------------------</span>
<span class="cm"> * MPUI interface</span>
<span class="cm"> * ----------------------------------------------------------------------------</span>
<span class="cm"> */</span>
<span class="cp">#define MPUI_BASE			(0xfffec900)</span>
<span class="cp">#define MPUI_CTRL			(MPUI_BASE + 0x0)</span>
<span class="cp">#define MPUI_DEBUG_ADDR			(MPUI_BASE + 0x4)</span>
<span class="cp">#define MPUI_DEBUG_DATA			(MPUI_BASE + 0x8)</span>
<span class="cp">#define MPUI_DEBUG_FLAG			(MPUI_BASE + 0xc)</span>
<span class="cp">#define MPUI_STATUS_REG			(MPUI_BASE + 0x10)</span>
<span class="cp">#define MPUI_DSP_STATUS			(MPUI_BASE + 0x14)</span>
<span class="cp">#define MPUI_DSP_BOOT_CONFIG		(MPUI_BASE + 0x18)</span>
<span class="cp">#define MPUI_DSP_API_CONFIG		(MPUI_BASE + 0x1c)</span>

<span class="cm">/*</span>
<span class="cm"> * ----------------------------------------------------------------------------</span>
<span class="cm"> * LED Pulse Generator</span>
<span class="cm"> * ----------------------------------------------------------------------------</span>
<span class="cm"> */</span>
<span class="cp">#define OMAP_LPG1_BASE			0xfffbd000</span>
<span class="cp">#define OMAP_LPG2_BASE			0xfffbd800</span>
<span class="cp">#define OMAP_LPG1_LCR			(OMAP_LPG1_BASE + 0x00)</span>
<span class="cp">#define OMAP_LPG1_PMR			(OMAP_LPG1_BASE + 0x04)</span>
<span class="cp">#define OMAP_LPG2_LCR			(OMAP_LPG2_BASE + 0x00)</span>
<span class="cp">#define OMAP_LPG2_PMR			(OMAP_LPG2_BASE + 0x04)</span>

<span class="cm">/*</span>
<span class="cm"> * ----------------------------------------------------------------------------</span>
<span class="cm"> * Pulse-Width Light</span>
<span class="cm"> * ----------------------------------------------------------------------------</span>
<span class="cm"> */</span>
<span class="cp">#define OMAP_PWL_BASE			0xfffb5800</span>
<span class="cp">#define OMAP_PWL_ENABLE			(OMAP_PWL_BASE + 0x00)</span>
<span class="cp">#define OMAP_PWL_CLK_ENABLE		(OMAP_PWL_BASE + 0x04)</span>

<span class="cm">/*</span>
<span class="cm"> * ---------------------------------------------------------------------------</span>
<span class="cm"> * Processor specific defines</span>
<span class="cm"> * ---------------------------------------------------------------------------</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;plat/omap7xx.h&gt;</span>
<span class="cp">#include &lt;plat/omap1510.h&gt;</span>
<span class="cp">#include &lt;plat/omap16xx.h&gt;</span>
<span class="cp">#include &lt;plat/omap24xx.h&gt;</span>
<span class="cp">#include &lt;plat/omap34xx.h&gt;</span>
<span class="cp">#include &lt;plat/omap44xx.h&gt;</span>
<span class="cp">#include &lt;plat/ti81xx.h&gt;</span>
<span class="cp">#include &lt;plat/am33xx.h&gt;</span>

<span class="cp">#endif	</span><span class="cm">/* __ASM_ARCH_OMAP_HARDWARE_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
