<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd"><html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta name="viewport" content="width=device-width, initial-scale=1" /><title>Blarney.Backend.Verilog</title><link href="linuwial.css" rel="stylesheet" type="text/css" title="Linuwial" /><link rel="stylesheet" type="text/css" href="quick-jump.css" /><link rel="stylesheet" type="text/css" href="https://fonts.googleapis.com/css?family=PT+Sans:400,400i,700" /><script src="haddock-bundle.min.js" async="async" type="text/javascript"></script><script type="text/x-mathjax-config">MathJax.Hub.Config({ tex2jax: { processClass: "mathjax", ignoreClass: ".*" } });</script><script src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js?config=TeX-AMS-MML_HTMLorMML" type="text/javascript"></script></head><body><div id="package-header"><span class="caption">blarney-0.1.0.0</span><ul class="links" id="page-menu"><li><a href="https://github.com/blarney-lang/blarney/tree/087ff9884d6ec5648b007b46069a163bfd5f0a2e/Haskell/Blarney/Backend/Verilog.hs">Source</a></li><li><a href="index.html">Contents</a></li><li><a href="doc-index.html">Index</a></li></ul></div><div id="content"><div id="module-header"><table class="info"><tr><th valign="top">Copyright</th><td>(c) Matthew Naylor 2019<br />(c) Alexandre Joannou 2019-2021</td></tr><tr><th>License</th><td>MIT</td></tr><tr><th>Maintainer</th><td>mattfn@gmail.com</td></tr><tr><th>Stability</th><td>experimental</td></tr><tr><th>Safe Haskell</th><td>Safe-Inferred</td></tr><tr><th>Language</th><td>GHC2021</td></tr></table><p class="caption">Blarney.Backend.Verilog</p></div><div id="description"><p class="caption">Description</p><div class="doc"><p>Convert Blarney Netlist to Verilog modules.</p></div></div><div id="synopsis"><details id="syn"><summary>Synopsis</summary><ul class="details-toggle" data-details-id="syn"><li class="src short"><a href="#v:genVerilogModule">genVerilogModule</a> :: <a href="Blarney-Core-Prim.html#t:Netlist" title="Blarney.Core.Prim">Netlist</a> -&gt; <a href="Blarney-Prelude.html#t:String" title="Blarney.Prelude">String</a> -&gt; <a href="Blarney-Prelude.html#t:String" title="Blarney.Prelude">String</a> -&gt; <a href="Blarney-Prelude.html#t:IO" title="Blarney.Prelude">IO</a> ()</li><li class="src short"><a href="#v:genVerilogTop">genVerilogTop</a> :: <a href="Blarney-Core-Prim.html#t:Netlist" title="Blarney.Core.Prim">Netlist</a> -&gt; <a href="Blarney-Prelude.html#t:String" title="Blarney.Prelude">String</a> -&gt; <a href="Blarney-Prelude.html#t:String" title="Blarney.Prelude">String</a> -&gt; <a href="Blarney-Prelude.html#t:IO" title="Blarney.Prelude">IO</a> ()</li></ul></details></div><div id="interface"><h1>Documentation</h1><div class="top"><p class="src"><a id="v:genVerilogModule" class="def">genVerilogModule</a> <a href="https://github.com/blarney-lang/blarney/tree/087ff9884d6ec5648b007b46069a163bfd5f0a2e/Haskell/Blarney/Backend/Verilog.hs#L41" class="link">Source</a> <a href="#v:genVerilogModule" class="selflink">#</a></p><div class="subs arguments"><p class="caption">Arguments</p><table><tr><td class="src">:: <a href="Blarney-Core-Prim.html#t:Netlist" title="Blarney.Core.Prim">Netlist</a></td><td class="doc"><p>Blarney netlist</p></td></tr><tr><td class="src">-&gt; <a href="Blarney-Prelude.html#t:String" title="Blarney.Prelude">String</a></td><td class="doc"><p>Module name</p></td></tr><tr><td class="src">-&gt; <a href="Blarney-Prelude.html#t:String" title="Blarney.Prelude">String</a></td><td class="doc"><p>Output directory</p></td></tr><tr><td class="src">-&gt; <a href="Blarney-Prelude.html#t:IO" title="Blarney.Prelude">IO</a> ()</td><td class="doc empty">&nbsp;</td></tr></table></div><div class="doc"><p>Convert given Blarney Netlist to a Verilog module</p></div></div><div class="top"><p class="src"><a id="v:genVerilogTop" class="def">genVerilogTop</a> <a href="https://github.com/blarney-lang/blarney/tree/087ff9884d6ec5648b007b46069a163bfd5f0a2e/Haskell/Blarney/Backend/Verilog.hs#L56" class="link">Source</a> <a href="#v:genVerilogTop" class="selflink">#</a></p><div class="subs arguments"><p class="caption">Arguments</p><table><tr><td class="src">:: <a href="Blarney-Core-Prim.html#t:Netlist" title="Blarney.Core.Prim">Netlist</a></td><td class="doc"><p>Blarney module</p></td></tr><tr><td class="src">-&gt; <a href="Blarney-Prelude.html#t:String" title="Blarney.Prelude">String</a></td><td class="doc"><p>Top-level module name</p></td></tr><tr><td class="src">-&gt; <a href="Blarney-Prelude.html#t:String" title="Blarney.Prelude">String</a></td><td class="doc"><p>Output directory</p></td></tr><tr><td class="src">-&gt; <a href="Blarney-Prelude.html#t:IO" title="Blarney.Prelude">IO</a> ()</td><td class="doc empty">&nbsp;</td></tr></table></div><div class="doc"><p>Convert given Blarney Netlist to a top-level Verilog module, and
 automatically generate a sample verilator wrapper and makefile too.
 This is useful for simple examples and projects.  Most projects will
 probably require a more customised verilator wrapper;
 in that case, just use <code><a href="Blarney-Backend-Verilog.html#v:genVerilogModule" title="Blarney.Backend.Verilog">genVerilogModule</a></code>, even for the top-level
 module.</p></div></div></div></div><div id="footer"><p>Produced by <a href="http://www.haskell.org/haddock/">Haddock</a> version 2.26.0</p></div></body></html>