Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Sep 19 19:57:33 2024
| Host         : AlexisPaletaHP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PC_timing_summary_routed.rpt -pb PC_timing_summary_routed.pb -rpx PC_timing_summary_routed.rpx -warn_on_violation
| Design       : PC
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 temp_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.794ns  (logic 3.118ns (65.045%)  route 1.676ns (34.955%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  temp_reg_reg[3]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  temp_reg_reg[3]/Q
                         net (fo=1, routed)           1.676     2.132    PC_out_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         2.662     4.794 r  PC_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.794    PC_out[3]
    V11                                                               r  PC_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.781ns  (logic 3.106ns (64.957%)  route 1.676ns (35.043%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE                         0.000     0.000 r  temp_reg_reg[0]/C
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  temp_reg_reg[0]/Q
                         net (fo=1, routed)           1.676     2.132    PC_out_OBUF[0]
    T13                  OBUF (Prop_obuf_I_O)         2.650     4.781 r  PC_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.781    PC_out[0]
    T13                                                               r  PC_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.779ns  (logic 3.103ns (64.937%)  route 1.676ns (35.063%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  temp_reg_reg[1]/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  temp_reg_reg[1]/Q
                         net (fo=1, routed)           1.676     2.132    PC_out_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         2.647     4.779 r  PC_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.779    PC_out[1]
    V14                                                               r  PC_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.777ns  (logic 3.101ns (64.924%)  route 1.676ns (35.076%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE                         0.000     0.000 r  temp_reg_reg[2]/C
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  temp_reg_reg[2]/Q
                         net (fo=1, routed)           1.676     2.132    PC_out_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         2.645     4.777 r  PC_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.777    PC_out[2]
    U14                                                               r  PC_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_in[1]
                            (input port)
  Destination:            temp_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.909ns  (logic 1.007ns (52.764%)  route 0.902ns (47.236%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  PC_in[1] (IN)
                         net (fo=0)                   0.000     0.000    PC_in[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  PC_in_IBUF[1]_inst/O
                         net (fo=1, routed)           0.902     1.909    PC_in_IBUF[1]
    SLICE_X0Y53          FDRE                                         r  temp_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_in[2]
                            (input port)
  Destination:            temp_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.906ns  (logic 1.005ns (52.698%)  route 0.902ns (47.302%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  PC_in[2] (IN)
                         net (fo=0)                   0.000     0.000    PC_in[2]
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 r  PC_in_IBUF[2]_inst/O
                         net (fo=1, routed)           0.902     1.906    PC_in_IBUF[2]
    SLICE_X0Y54          FDRE                                         r  temp_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_in[0]
                            (input port)
  Destination:            temp_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.887ns  (logic 0.986ns (52.224%)  route 0.902ns (47.776%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  PC_in[0] (IN)
                         net (fo=0)                   0.000     0.000    PC_in[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 r  PC_in_IBUF[0]_inst/O
                         net (fo=1, routed)           0.902     1.887    PC_in_IBUF[0]
    SLICE_X0Y52          FDRE                                         r  temp_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_in[3]
                            (input port)
  Destination:            temp_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.885ns  (logic 0.984ns (52.172%)  route 0.902ns (47.828%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  PC_in[3] (IN)
                         net (fo=0)                   0.000     0.000    PC_in[3]
    U13                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  PC_in_IBUF[3]_inst/O
                         net (fo=1, routed)           0.902     1.885    PC_in_IBUF[3]
    SLICE_X0Y55          FDRE                                         r  temp_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC_in[3]
                            (input port)
  Destination:            temp_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.212ns (37.109%)  route 0.360ns (62.891%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  PC_in[3] (IN)
                         net (fo=0)                   0.000     0.000    PC_in[3]
    U13                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  PC_in_IBUF[3]_inst/O
                         net (fo=1, routed)           0.360     0.572    PC_in_IBUF[3]
    SLICE_X0Y55          FDRE                                         r  temp_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_in[0]
                            (input port)
  Destination:            temp_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.214ns (37.333%)  route 0.360ns (62.667%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  PC_in[0] (IN)
                         net (fo=0)                   0.000     0.000    PC_in[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  PC_in_IBUF[0]_inst/O
                         net (fo=1, routed)           0.360     0.574    PC_in_IBUF[0]
    SLICE_X0Y52          FDRE                                         r  temp_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_in[2]
                            (input port)
  Destination:            temp_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.593ns  (logic 0.233ns (39.314%)  route 0.360ns (60.686%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  PC_in[2] (IN)
                         net (fo=0)                   0.000     0.000    PC_in[2]
    T9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  PC_in_IBUF[2]_inst/O
                         net (fo=1, routed)           0.360     0.593    PC_in_IBUF[2]
    SLICE_X0Y54          FDRE                                         r  temp_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_in[1]
                            (input port)
  Destination:            temp_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.595ns  (logic 0.236ns (39.582%)  route 0.360ns (60.418%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  PC_in[1] (IN)
                         net (fo=0)                   0.000     0.000    PC_in[1]
    T10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  PC_in_IBUF[1]_inst/O
                         net (fo=1, routed)           0.360     0.595    PC_in_IBUF[1]
    SLICE_X0Y53          FDRE                                         r  temp_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.650ns  (logic 1.303ns (78.991%)  route 0.347ns (21.009%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE                         0.000     0.000 r  temp_reg_reg[2]/C
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  temp_reg_reg[2]/Q
                         net (fo=1, routed)           0.347     0.488    PC_out_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         1.162     1.650 r  PC_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.650    PC_out[2]
    U14                                                               r  PC_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.651ns  (logic 1.305ns (79.012%)  route 0.347ns (20.988%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  temp_reg_reg[1]/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  temp_reg_reg[1]/Q
                         net (fo=1, routed)           0.347     0.488    PC_out_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         1.164     1.651 r  PC_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.651    PC_out[1]
    V14                                                               r  PC_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.654ns  (logic 1.307ns (79.047%)  route 0.347ns (20.953%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE                         0.000     0.000 r  temp_reg_reg[0]/C
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  temp_reg_reg[0]/Q
                         net (fo=1, routed)           0.347     0.488    PC_out_OBUF[0]
    T13                  OBUF (Prop_obuf_I_O)         1.166     1.654 r  PC_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.654    PC_out[0]
    T13                                                               r  PC_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.666ns  (logic 1.319ns (79.197%)  route 0.347ns (20.803%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  temp_reg_reg[3]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  temp_reg_reg[3]/Q
                         net (fo=1, routed)           0.347     0.488    PC_out_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         1.178     1.666 r  PC_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.666    PC_out[3]
    V11                                                               r  PC_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





