{"Source Block": ["hdl/library/common/util_pulse_gen.v@74:93@HdlStmProcess", "\n  assign  end_of_period_s = (pulse_period_cnt == pulse_period_d) ? 1'b1 : 1'b0;\n\n  // generate pulse with a specified width\n\n  always @(posedge clk) begin\n    if (rstn == 1'b0) begin\n      pulse_width_cnt <= 0;\n      pulse <= 0;\n    end else begin\n      pulse_width_cnt <= (pulse == 1'b1) ? pulse_width_cnt + 1 : {PULSE_WIDTH{1'h0}};\n      if(end_of_period_s == 1'b1) begin\n        pulse <= 1'b1;\n      end else if(pulse_width_cnt == {PULSE_WIDTH{1'b1}}) begin\n        pulse <= 1'b0;\n      end\n    end\n  end\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[79, "  always @(posedge clk) begin\n"], [81, "      pulse_width_cnt <= 0;\n"], [82, "      pulse <= 0;\n"], [84, "      pulse_width_cnt <= (pulse == 1'b1) ? pulse_width_cnt + 1 : {PULSE_WIDTH{1'h0}};\n"], [85, "      if(end_of_period_s == 1'b1) begin\n"], [86, "        pulse <= 1'b1;\n"], [87, "      end else if(pulse_width_cnt == {PULSE_WIDTH{1'b1}}) begin\n"], [88, "        pulse <= 1'b0;\n"], [89, "      end\n"]], "Add": [[79, "  always @ (posedge clk) begin\n"], [82, "      pulse <= 1'b0;\n"], [82, "    end else if (end_of_period_s) begin\n"], [82, "      pulse <= 1'b0;\n"], [82, "    end else if (pulse_period_cnt == pulse_width_d) begin\n"], [82, "      pulse <= 1'b1;\n"], [89, "      pulse <= pulse;\n"]]}}