---
layout: archive
title: ""
permalink: /courses/
author_profile: true
custom_css: courses.css
---
<h2 class="section-title">EE 451: Supervised Research</h2>

<div class="course-box">
  Implemented a full RISC-V SoC with KianV core and booted Linux on FPGA.
</div>


## **EE 451 â€” Supervised Research Exposition (Autumn '25)**  
Prof. Laxmeesha Somappa, IIT Bombay  

- Synthesized and Implemented KianV SoC on Pynq-Z2 FPGA
- Designed FPGA top-level, generated bitstream, deployed on hardware  
- **Successfully booted the Linux kernel** on FPGA.

---

## **EE 669 â€” VLSI Technology (Autumn '25)**  
Prof. Anil Kottantharayil  

- Simulated silicon oxidation, diffusion, implantation using **Sentaurus**, NanoHUB & PV Lighthouse  
- Analyzed Dealâ€“Grove/Massoud models, dopant diffusion, junction behavior  
- Optimized **Lithographic** steps for standing-waves, proximity effects, PEB/ARC tuning using **SProcess**
- Explored CMOS process integration: trench isolation, gate-stack, shallow junctions  
- Understood **FinFET & GAAFET** fabrication at 3nm scale  

---

## **EE 709 â€” Testing & Verification of VLSI Circuits (Autumn '25)**  
Prof. Madhav Desai  

- Modeled Boolean functions & FSMs using **cmubdd** for equivalence verification  
- Built optimized Mealy machines with donâ€™t-care utilization  
- Explored invertibility & impossible outputs via structured **ROBDD traversal**  
- Performed **ATPG using Minisat**, generating distinguishing test vectors  
- Conducted **deductive fault simulation** for stuck-at analysis  

---

## **EE 748 â€” Advanced Topics in Computer Architecture (Autumn '25)**  
Prof. Virendra Singh  

- Characterized **SPEC2006** workloads using MPKI, APKI, LLC sensitivity and IPC trends  
- Designed custom **LLC replacement policies** (LRU-slow, LRU-6)  
- Implemented guided branch prediction using **RVCF-style core hints**  
- Proposed GPU optimizations combining **NL-DWF + register prefetching**  

---

## **EE 789 â€” Algorithmic Design of Digital Systems (Spring '25)**  
Prof. Madhav Desai  

- Implemented matrix multiplication variants in **Algorithmic Assembly**  
- Designed shift/add multipliers, parallel multipliers, dividers, sqrt units  
- Built a **4Ã—4 output-queued switch** with fair arbitration & structured queues  
- Applied Aa â†’ hardware compilation (elastic pipelines, guarded statements)  
- Generated cycle-accurate **VHDL** via AHIR toolchain  

---

## **EE 705 â€” VLSI Design Lab (Spring '25)**  
Prof. Laxmeesha Somappa  

- Designed + verified: **32-bit Brentâ€“Kung adder**, **Dadda multiplier**, **barrel shifter**  
- Built arithmetic subsystems using controllers, BRAM, VIO on PYNQ FPGA  
- Implemented **ALU DECODE** for RISC-V 32IM  
- Built full **RISC-V SoC** with ALU, decode, LSU, CSR, AXI, UART, GPIO  

---

## **EE 739 â€” Processor Design (Spring '25)**  
Prof. Virendra Singh  

- Designed a pipelined **OoO superscalar processor** with ALU/LSU pipelines  
- Implemented stages: fetch â†’ decode â†’ issue â†’ execute â†’ writeback  
- Built hazard detection, stall/flush logic, forwarding  
- Developed **ARF/RRF-based register renaming** + ROB for in-order commit  
- Verified scheduling & execution using reservation stations + load buffers  

---

## **EE 344 â€” Electronic Design Lab (Spring '25)**  
Prof. Siddharth Tallur  

- Built **EcoSync 8X**, a dsPIC33A-based ultrasonic SHM platform  
- Implemented 100 kHz excitation & sensing with instrumentation-grade amplification  
- Integrated dsPIC33 + ESP32 for control, data capture & wireless communication  
- Designed PCB in KiCAD + fabricated custom enclosure  

---

## **EE 671 â€” VLSI Design (Autumn '24)**  
Prof. Laxmeesha Somappa  

- Built Laplacian filter accelerator using Verilog for 16Ã—16 edge detection  
- Designed Kogge-Stone adder, multiplexer blocks, pixel clipping logic  
- Completed full **OpenLane flow**: synthesis â†’ PnR â†’ CTS â†’ STA â†’ DRC/LVS  
- Generated final **GDS-II**, liberty & LEF files  

---

## **EE 677 â€” VLSI CAD (Autumn '24)**  
Prof. Virendra Singh  

- Implemented reversible logic synthesis using **PPRM expansions** + Toffoli networks  
- Used priority-based search trees & heuristics to minimize expansions  
- Designed Verilog/EDIF-compatible circuit simulator  

---

## **EE 678 â€” Wavelets & Multirate DSP (Autumn '24)**  
Prof. Vikram Gadre  

- Integrated **DWT/IDWT** into U-Net for high-frequency feature retention  
- Built dual DWT-IDWT pathways at deep blocks, improving DICE & precision  
- Experimented with wavelet bases & tuned under compute constraints  

---

## **EE 309 â€” CISC & RISC Processor Design (Spring '24)**  
Prof. Virendra Singh  

- Designed pipelined processor with stalling, forwarding & branch prediction  
- Executed 26 instructions across six pipeline stages  
- Built decoders, hazard detection, and FPGA demo on Intel Max-10  

---

## **DH 607 â€” Computational Multi-Omics (Autumn '25)**  
Prof. Saket Choudhary  

- Implemented core algorithms: **BWT**, Needlemanâ€“Wunsch, suffix structures  
- Built multi-omics pipelines for genomic + miRNA network analysis  
- Modeled mutation impacts via **Boltz docking**  

---

# ðŸ“˜ Summary

Across these courses, I have worked extensively on:

- **RISC-V processors & microarchitecture**  
- **FPGA systems & embedded hardware**  
- **VLSI design, CAD tools & process engineering**  
- **Digital system design & hardware compilation**  
- **DSP, machine learning & computational biology**

This page highlights the breadth and depth of my **hardwareâ€“systemsâ€“VLSI skillset**, built through rigorous IIT Bombay coursework and hands-on projects.


