{
    "AST": {
        "orginal_code": "module locked(inputs, key, out);\ninput [7:0] inputs;\ninput [7:0] key;\noutput [1:0]out;\nsarlock s(.inputs(inputs), .key(key), .lock_out(out[0]));\nsarlock s1(.inputs(inputs), .key(key), .lock_out(out[1]));\nendmodule\nmodule ckt(a,b,c);\ninput [3:0] a,b;\noutput [4:0] c;\nassign c = a + b;\nendmodule\nmodule sarlock (inputs, key, lock_out);\ninput [7:0] inputs;\ninput [7:0] key;\noutput lock_out;\nwire [4:0]ckt_out;\nreg keyx = 8'b01101101;\nassign lock_out =ckt_out[0]^( (inputs == key) & (inputs != keyx));\nckt c(.a(inputs[3:0]), .b(inputs[7:4]), .c(ckt_out));\nendmodule\n",
        "gate_lib": "module BUF_g(A, Y);\ninput A;\noutput Y;\nassign Y=A;\nendmodule\n\n \nmodule NOT_g(A, Y);\ninput A;\noutput Y;\nassign Y=~A;\nendmodule\n\nmodule AND_g(A, B, Y);\ninput A, B;\noutput Y;\nassign Y=(A & B);\nendmodule\n\nmodule OR_g(A, B, Y);\ninput A, B;\noutput Y;\nassign Y= (A | B);\nendmodule\n\nmodule NAND_g(A, B, Y);\ninput A, B;\noutput Y;\nassign Y= ~(A & B);\n\nendmodule\n\nmodule NOR_g(A, B, Y);\ninput A, B;\noutput Y;\nassign Y = ~(A | B);\nendmodule\n\n\nmodule XOR_g(A, B, Y);\ninput A, B;\noutput Y;\nassign Y = (A ^ B);\nendmodule\n\nmodule XNOR_g(A, B, Y);\ninput A, B;\noutput Y;\nassign Y = ~(A ^ B);\nendmodule\n\nmodule DFFcell(C, D, Q);\ninput C, D;\noutput reg Q;\nalways @(posedge C)\n\tQ <= D;\nendmodule\n\n\nmodule DFFRcell(C, D, Q, R);\ninput C, D, R;\noutput reg Q;\nalways @(posedge C, negedge R)\n\tif (!R)\n\t\tQ <= 1'b0;\n\telse\n\t\tQ <= D;\nendmodule\n",
        "gate_level_flattened": "module locked(inputs, key, out);\nwire _000_;\nwire _001_;\nwire _002_;\nwire _003_;\nwire _004_;\nwire _005_;\nwire _006_;\nwire _007_;\nwire _008_;\nwire _009_;\nwire _010_;\nwire _011_;\nwire _012_;\nwire _013_;\nwire _014_;\nwire _015_;\nwire _016_;\nwire _017_;\nwire _018_;\nwire _019_;\nwire _020_;\nwire _021_;\nwire _022_;\nwire _023_;\nwire _024_;\nwire _025_;\nwire _026_;\nwire _027_;\nwire _028_;\nwire _029_;\nwire _030_;\nwire _031_;\nwire _032_;\nwire _033_;\nwire _034_;\nwire _035_;\nwire _036_;\nwire _037_;\nwire _038_;\nwire _039_;\nwire _040_;\nwire _041_;\nwire _042_;\nwire _043_;\nwire _044_;\nwire _045_;\nwire _046_;\nwire _047_;\nwire _048_;\nwire _049_;\nwire _050_;\nwire _051_;\nwire _052_;\nwire _053_;\nwire _054_;\nwire _055_;\nwire _056_;\nwire _057_;\nwire _058_;\nwire _059_;\nwire _060_;\nwire _061_;\nwire _062_;\nwire _063_;\nwire _064_;\nwire _065_;\nwire _066_;\nwire _067_;\nwire _068_;\nwire _069_;\nwire _070_;\nwire _071_;\ninput [7:0] inputs;\nwire [7:0] inputs;\ninput [7:0] key;\nwire [7:0] key;\noutput [1:0] out;\nwire [1:0] out;\nwire [4:0] scc;\nwire [4:0] s1cc;\nNOT_g _072_ ( .A(inputs[3]), .Y(_000_) );\nXNOR_g _073_ ( .A(inputs[0]), .B(key[0]), .Y(_001_) );\nXNOR_g _074_ ( .A(inputs[7]), .B(key[7]), .Y(_002_) );\nAND_g _075_ ( .A(_001_), .B(_002_), .Y(_003_) );\nXNOR_g _076_ ( .A(inputs[1]), .B(key[1]), .Y(_004_) );\nXNOR_g _077_ ( .A(inputs[3]), .B(key[3]), .Y(_005_) );\nAND_g _078_ ( .A(_004_), .B(_005_), .Y(_006_) );\nAND_g _079_ ( .A(_003_), .B(_006_), .Y(_007_) );\nNOR_g _080_ ( .A(inputs[5]), .B(inputs[6]), .Y(_008_) );\nNOR_g _081_ ( .A(inputs[4]), .B(inputs[7]), .Y(_009_) );\nAND_g _082_ ( .A(_008_), .B(_009_), .Y(_010_) );\nNOR_g _083_ ( .A(inputs[1]), .B(inputs[2]), .Y(_011_) );\nAND_g _084_ ( .A(inputs[0]), .B(_000_), .Y(_012_) );\nAND_g _085_ ( .A(_011_), .B(_012_), .Y(_013_) );\nNAND_g _086_ ( .A(_010_), .B(_013_), .Y(_014_) );\nXNOR_g _087_ ( .A(inputs[5]), .B(key[5]), .Y(_015_) );\nXNOR_g _088_ ( .A(inputs[2]), .B(key[2]), .Y(_016_) );\nAND_g _089_ ( .A(_015_), .B(_016_), .Y(_017_) );\nXNOR_g _090_ ( .A(inputs[6]), .B(key[6]), .Y(_018_) );\nXNOR_g _091_ ( .A(inputs[4]), .B(key[4]), .Y(_019_) );\nAND_g _092_ ( .A(_018_), .B(_019_), .Y(_020_) );\nAND_g _093_ ( .A(_017_), .B(_020_), .Y(_021_) );\nAND_g _094_ ( .A(_014_), .B(_021_), .Y(_022_) );\nNAND_g _095_ ( .A(_007_), .B(_022_), .Y(_023_) );\nXNOR_g _096_ ( .A(scc[0]), .B(_023_), .Y(out[0]) );\nAND_g _097_ ( .A(inputs[0]), .B(inputs[4]), .Y(_024_) );\nNAND_g _098_ ( .A(inputs[1]), .B(inputs[5]), .Y(_025_) );\nXOR_g _099_ ( .A(inputs[1]), .B(inputs[5]), .Y(_026_) );\nNAND_g _100_ ( .A(_024_), .B(_026_), .Y(_027_) );\nXOR_g _101_ ( .A(_024_), .B(_026_), .Y(scc[1]) );\nNAND_g _102_ ( .A(_025_), .B(_027_), .Y(_028_) );\nNAND_g _103_ ( .A(inputs[2]), .B(inputs[6]), .Y(_029_) );\nXOR_g _104_ ( .A(inputs[2]), .B(inputs[6]), .Y(_030_) );\nNAND_g _105_ ( .A(_028_), .B(_030_), .Y(_031_) );\nXOR_g _106_ ( .A(_028_), .B(_030_), .Y(scc[2]) );\nNAND_g _107_ ( .A(_029_), .B(_031_), .Y(_032_) );\nNAND_g _108_ ( .A(inputs[3]), .B(inputs[7]), .Y(_033_) );\nXOR_g _109_ ( .A(inputs[3]), .B(inputs[7]), .Y(_034_) );\nNAND_g _110_ ( .A(_032_), .B(_034_), .Y(_035_) );\nXOR_g _111_ ( .A(_032_), .B(_034_), .Y(scc[3]) );\nXOR_g _112_ ( .A(inputs[0]), .B(inputs[4]), .Y(scc[0]) );\nNAND_g _113_ ( .A(_033_), .B(_035_), .Y(scc[4]) );\nNOT_g _114_ ( .A(inputs[3]), .Y(_036_) );\nXNOR_g _115_ ( .A(inputs[0]), .B(key[0]), .Y(_037_) );\nXNOR_g _116_ ( .A(inputs[7]), .B(key[7]), .Y(_038_) );\nAND_g _117_ ( .A(_037_), .B(_038_), .Y(_039_) );\nXNOR_g _118_ ( .A(inputs[1]), .B(key[1]), .Y(_040_) );\nXNOR_g _119_ ( .A(inputs[3]), .B(key[3]), .Y(_041_) );\nAND_g _120_ ( .A(_040_), .B(_041_), .Y(_042_) );\nAND_g _121_ ( .A(_039_), .B(_042_), .Y(_043_) );\nNOR_g _122_ ( .A(inputs[5]), .B(inputs[6]), .Y(_044_) );\nNOR_g _123_ ( .A(inputs[4]), .B(inputs[7]), .Y(_045_) );\nAND_g _124_ ( .A(_044_), .B(_045_), .Y(_046_) );\nNOR_g _125_ ( .A(inputs[1]), .B(inputs[2]), .Y(_047_) );\nAND_g _126_ ( .A(inputs[0]), .B(_036_), .Y(_048_) );\nAND_g _127_ ( .A(_047_), .B(_048_), .Y(_049_) );\nNAND_g _128_ ( .A(_046_), .B(_049_), .Y(_050_) );\nXNOR_g _129_ ( .A(inputs[5]), .B(key[5]), .Y(_051_) );\nXNOR_g _130_ ( .A(inputs[2]), .B(key[2]), .Y(_052_) );\nAND_g _131_ ( .A(_051_), .B(_052_), .Y(_053_) );\nXNOR_g _132_ ( .A(inputs[6]), .B(key[6]), .Y(_054_) );\nXNOR_g _133_ ( .A(inputs[4]), .B(key[4]), .Y(_055_) );\nAND_g _134_ ( .A(_054_), .B(_055_), .Y(_056_) );\nAND_g _135_ ( .A(_053_), .B(_056_), .Y(_057_) );\nAND_g _136_ ( .A(_050_), .B(_057_), .Y(_058_) );\nNAND_g _137_ ( .A(_043_), .B(_058_), .Y(_059_) );\nXNOR_g _138_ ( .A(s1cc[0]), .B(_059_), .Y(out[1]) );\nAND_g _139_ ( .A(inputs[0]), .B(inputs[4]), .Y(_060_) );\nNAND_g _140_ ( .A(inputs[1]), .B(inputs[5]), .Y(_061_) );\nXOR_g _141_ ( .A(inputs[1]), .B(inputs[5]), .Y(_062_) );\nNAND_g _142_ ( .A(_060_), .B(_062_), .Y(_063_) );\nXOR_g _143_ ( .A(_060_), .B(_062_), .Y(s1cc[1]) );\nNAND_g _144_ ( .A(_061_), .B(_063_), .Y(_064_) );\nNAND_g _145_ ( .A(inputs[2]), .B(inputs[6]), .Y(_065_) );\nXOR_g _146_ ( .A(inputs[2]), .B(inputs[6]), .Y(_066_) );\nNAND_g _147_ ( .A(_064_), .B(_066_), .Y(_067_) );\nXOR_g _148_ ( .A(_064_), .B(_066_), .Y(s1cc[2]) );\nNAND_g _149_ ( .A(_065_), .B(_067_), .Y(_068_) );\nNAND_g _150_ ( .A(inputs[3]), .B(inputs[7]), .Y(_069_) );\nXOR_g _151_ ( .A(inputs[3]), .B(inputs[7]), .Y(_070_) );\nNAND_g _152_ ( .A(_068_), .B(_070_), .Y(_071_) );\nXOR_g _153_ ( .A(_068_), .B(_070_), .Y(s1cc[3]) );\nXOR_g _154_ ( .A(inputs[0]), .B(inputs[4]), .Y(s1cc[0]) );\nNAND_g _155_ ( .A(_069_), .B(_071_), .Y(s1cc[4]) );\nendmodule\n",
        "Bench_format_flattened": "INPUT(inputs[0])\nINPUT(inputs[1])\nINPUT(inputs[2])\nINPUT(inputs[3])\nINPUT(inputs[4])\nINPUT(inputs[5])\nINPUT(inputs[6])\nINPUT(inputs[7])\nINPUT(key[0])\nINPUT(key[1])\nINPUT(key[2])\nINPUT(key[3])\nINPUT(key[4])\nINPUT(key[5])\nINPUT(key[6])\nINPUT(key[7])\nOUTPUT(out[0])\nOUTPUT(out[1])\n_000_ = NOT(inputs[3])\n_036_ = NOT(inputs[3])\n_003_ = AND(_001_,_002_)\n_006_ = AND(_004_,_005_)\n_007_ = AND(_003_,_006_)\n_010_ = AND(_008_,_009_)\n_012_ = AND(inputs[0],_000_)\n_013_ = AND(_011_,_012_)\n_017_ = AND(_015_,_016_)\n_020_ = AND(_018_,_019_)\n_021_ = AND(_017_,_020_)\n_022_ = AND(_014_,_021_)\n_024_ = AND(inputs[0],inputs[4])\n_039_ = AND(_037_,_038_)\n_042_ = AND(_040_,_041_)\n_043_ = AND(_039_,_042_)\n_046_ = AND(_044_,_045_)\n_048_ = AND(inputs[0],_036_)\n_049_ = AND(_047_,_048_)\n_053_ = AND(_051_,_052_)\n_056_ = AND(_054_,_055_)\n_057_ = AND(_053_,_056_)\n_058_ = AND(_050_,_057_)\n_060_ = AND(inputs[0],inputs[4])\n_014_ = NAND(_010_,_013_)\n_023_ = NAND(_007_,_022_)\n_025_ = NAND(inputs[1],inputs[5])\n_027_ = NAND(_024_,_026_)\n_028_ = NAND(_025_,_027_)\n_029_ = NAND(inputs[2],inputs[6])\n_031_ = NAND(_028_,_030_)\n_032_ = NAND(_029_,_031_)\n_033_ = NAND(inputs[3],inputs[7])\n_035_ = NAND(_032_,_034_)\nscc[4] = NAND(_033_,_035_)\n_050_ = NAND(_046_,_049_)\n_059_ = NAND(_043_,_058_)\n_061_ = NAND(inputs[1],inputs[5])\n_063_ = NAND(_060_,_062_)\n_064_ = NAND(_061_,_063_)\n_065_ = NAND(inputs[2],inputs[6])\n_067_ = NAND(_064_,_066_)\n_068_ = NAND(_065_,_067_)\n_069_ = NAND(inputs[3],inputs[7])\n_071_ = NAND(_068_,_070_)\ns1cc[4] = NAND(_069_,_071_)\n_008_ = NOR(inputs[5],inputs[6])\n_009_ = NOR(inputs[4],inputs[7])\n_011_ = NOR(inputs[1],inputs[2])\n_044_ = NOR(inputs[5],inputs[6])\n_045_ = NOR(inputs[4],inputs[7])\n_047_ = NOR(inputs[1],inputs[2])\n_026_ = XOR(inputs[1],inputs[5])\nscc[1] = XOR(_024_,_026_)\n_030_ = XOR(inputs[2],inputs[6])\nscc[2] = XOR(_028_,_030_)\n_034_ = XOR(inputs[3],inputs[7])\nscc[3] = XOR(_032_,_034_)\nscc[0] = XOR(inputs[0],inputs[4])\n_062_ = XOR(inputs[1],inputs[5])\ns1cc[1] = XOR(_060_,_062_)\n_066_ = XOR(inputs[2],inputs[6])\ns1cc[2] = XOR(_064_,_066_)\n_070_ = XOR(inputs[3],inputs[7])\ns1cc[3] = XOR(_068_,_070_)\ns1cc[0] = XOR(inputs[0],inputs[4])\n_001_ = XNOR(inputs[0],key[0])\n_002_ = XNOR(inputs[7],key[7])\n_004_ = XNOR(inputs[1],key[1])\n_005_ = XNOR(inputs[3],key[3])\n_015_ = XNOR(inputs[5],key[5])\n_016_ = XNOR(inputs[2],key[2])\n_018_ = XNOR(inputs[6],key[6])\n_019_ = XNOR(inputs[4],key[4])\nout[0] = XNOR(scc[0],_023_)\n_037_ = XNOR(inputs[0],key[0])\n_038_ = XNOR(inputs[7],key[7])\n_040_ = XNOR(inputs[1],key[1])\n_041_ = XNOR(inputs[3],key[3])\n_051_ = XNOR(inputs[5],key[5])\n_052_ = XNOR(inputs[2],key[2])\n_054_ = XNOR(inputs[6],key[6])\n_055_ = XNOR(inputs[4],key[4])\nout[1] = XNOR(s1cc[0],_059_)\n",
        "gate_level_not_flattened": "module locked(inputs, key, out);\nwire _000_;\nwire _001_;\nwire _002_;\nwire _003_;\nwire _004_;\nwire _005_;\nwire _006_;\nwire _007_;\nwire _008_;\nwire _009_;\nwire _010_;\nwire _011_;\nwire _012_;\nwire _013_;\nwire _014_;\nwire _015_;\nwire _016_;\nwire _017_;\nwire _018_;\nwire _019_;\nwire _020_;\nwire _021_;\nwire _022_;\nwire _023_;\nwire _024_;\nwire _025_;\nwire _026_;\nwire _027_;\nwire _028_;\nwire _029_;\nwire _030_;\nwire _031_;\nwire _032_;\nwire _033_;\nwire _034_;\nwire _035_;\nwire _036_;\nwire _037_;\nwire _038_;\nwire _039_;\nwire _040_;\nwire _041_;\nwire _042_;\nwire _043_;\nwire _044_;\nwire _045_;\nwire _046_;\nwire _047_;\nwire _048_;\nwire _049_;\nwire _050_;\nwire _051_;\nwire _052_;\nwire _053_;\nwire _054_;\nwire _055_;\nwire _056_;\nwire _057_;\nwire _058_;\nwire _059_;\nwire _060_;\nwire _061_;\nwire _062_;\nwire _063_;\nwire _064_;\nwire _065_;\nwire _066_;\nwire _067_;\nwire _068_;\nwire _069_;\nwire _070_;\nwire _071_;\ninput [7:0] inputs;\nwire [7:0] inputs;\ninput [7:0] key;\nwire [7:0] key;\noutput [1:0] out;\nwire [1:0] out;\nwire [4:0] scc;\nwire [4:0] s1cc;\nNOT_g _072_ ( .A(inputs[3]), .Y(_000_) );\nXNOR_g _073_ ( .A(inputs[0]), .B(key[0]), .Y(_001_) );\nXNOR_g _074_ ( .A(inputs[7]), .B(key[7]), .Y(_002_) );\nAND_g _075_ ( .A(_001_), .B(_002_), .Y(_003_) );\nXNOR_g _076_ ( .A(inputs[1]), .B(key[1]), .Y(_004_) );\nXNOR_g _077_ ( .A(inputs[3]), .B(key[3]), .Y(_005_) );\nAND_g _078_ ( .A(_004_), .B(_005_), .Y(_006_) );\nAND_g _079_ ( .A(_003_), .B(_006_), .Y(_007_) );\nNOR_g _080_ ( .A(inputs[5]), .B(inputs[6]), .Y(_008_) );\nNOR_g _081_ ( .A(inputs[4]), .B(inputs[7]), .Y(_009_) );\nAND_g _082_ ( .A(_008_), .B(_009_), .Y(_010_) );\nNOR_g _083_ ( .A(inputs[1]), .B(inputs[2]), .Y(_011_) );\nAND_g _084_ ( .A(inputs[0]), .B(_000_), .Y(_012_) );\nAND_g _085_ ( .A(_011_), .B(_012_), .Y(_013_) );\nNAND_g _086_ ( .A(_010_), .B(_013_), .Y(_014_) );\nXNOR_g _087_ ( .A(inputs[5]), .B(key[5]), .Y(_015_) );\nXNOR_g _088_ ( .A(inputs[2]), .B(key[2]), .Y(_016_) );\nAND_g _089_ ( .A(_015_), .B(_016_), .Y(_017_) );\nXNOR_g _090_ ( .A(inputs[6]), .B(key[6]), .Y(_018_) );\nXNOR_g _091_ ( .A(inputs[4]), .B(key[4]), .Y(_019_) );\nAND_g _092_ ( .A(_018_), .B(_019_), .Y(_020_) );\nAND_g _093_ ( .A(_017_), .B(_020_), .Y(_021_) );\nAND_g _094_ ( .A(_014_), .B(_021_), .Y(_022_) );\nNAND_g _095_ ( .A(_007_), .B(_022_), .Y(_023_) );\nXNOR_g _096_ ( .A(scc[0]), .B(_023_), .Y(out[0]) );\nAND_g _097_ ( .A(inputs[0]), .B(inputs[4]), .Y(_024_) );\nNAND_g _098_ ( .A(inputs[1]), .B(inputs[5]), .Y(_025_) );\nXOR_g _099_ ( .A(inputs[1]), .B(inputs[5]), .Y(_026_) );\nNAND_g _100_ ( .A(_024_), .B(_026_), .Y(_027_) );\nXOR_g _101_ ( .A(_024_), .B(_026_), .Y(scc[1]) );\nNAND_g _102_ ( .A(_025_), .B(_027_), .Y(_028_) );\nNAND_g _103_ ( .A(inputs[2]), .B(inputs[6]), .Y(_029_) );\nXOR_g _104_ ( .A(inputs[2]), .B(inputs[6]), .Y(_030_) );\nNAND_g _105_ ( .A(_028_), .B(_030_), .Y(_031_) );\nXOR_g _106_ ( .A(_028_), .B(_030_), .Y(scc[2]) );\nNAND_g _107_ ( .A(_029_), .B(_031_), .Y(_032_) );\nNAND_g _108_ ( .A(inputs[3]), .B(inputs[7]), .Y(_033_) );\nXOR_g _109_ ( .A(inputs[3]), .B(inputs[7]), .Y(_034_) );\nNAND_g _110_ ( .A(_032_), .B(_034_), .Y(_035_) );\nXOR_g _111_ ( .A(_032_), .B(_034_), .Y(scc[3]) );\nXOR_g _112_ ( .A(inputs[0]), .B(inputs[4]), .Y(scc[0]) );\nNAND_g _113_ ( .A(_033_), .B(_035_), .Y(scc[4]) );\nNOT_g _114_ ( .A(inputs[3]), .Y(_036_) );\nXNOR_g _115_ ( .A(inputs[0]), .B(key[0]), .Y(_037_) );\nXNOR_g _116_ ( .A(inputs[7]), .B(key[7]), .Y(_038_) );\nAND_g _117_ ( .A(_037_), .B(_038_), .Y(_039_) );\nXNOR_g _118_ ( .A(inputs[1]), .B(key[1]), .Y(_040_) );\nXNOR_g _119_ ( .A(inputs[3]), .B(key[3]), .Y(_041_) );\nAND_g _120_ ( .A(_040_), .B(_041_), .Y(_042_) );\nAND_g _121_ ( .A(_039_), .B(_042_), .Y(_043_) );\nNOR_g _122_ ( .A(inputs[5]), .B(inputs[6]), .Y(_044_) );\nNOR_g _123_ ( .A(inputs[4]), .B(inputs[7]), .Y(_045_) );\nAND_g _124_ ( .A(_044_), .B(_045_), .Y(_046_) );\nNOR_g _125_ ( .A(inputs[1]), .B(inputs[2]), .Y(_047_) );\nAND_g _126_ ( .A(inputs[0]), .B(_036_), .Y(_048_) );\nAND_g _127_ ( .A(_047_), .B(_048_), .Y(_049_) );\nNAND_g _128_ ( .A(_046_), .B(_049_), .Y(_050_) );\nXNOR_g _129_ ( .A(inputs[5]), .B(key[5]), .Y(_051_) );\nXNOR_g _130_ ( .A(inputs[2]), .B(key[2]), .Y(_052_) );\nAND_g _131_ ( .A(_051_), .B(_052_), .Y(_053_) );\nXNOR_g _132_ ( .A(inputs[6]), .B(key[6]), .Y(_054_) );\nXNOR_g _133_ ( .A(inputs[4]), .B(key[4]), .Y(_055_) );\nAND_g _134_ ( .A(_054_), .B(_055_), .Y(_056_) );\nAND_g _135_ ( .A(_053_), .B(_056_), .Y(_057_) );\nAND_g _136_ ( .A(_050_), .B(_057_), .Y(_058_) );\nNAND_g _137_ ( .A(_043_), .B(_058_), .Y(_059_) );\nXNOR_g _138_ ( .A(s1cc[0]), .B(_059_), .Y(out[1]) );\nAND_g _139_ ( .A(inputs[0]), .B(inputs[4]), .Y(_060_) );\nNAND_g _140_ ( .A(inputs[1]), .B(inputs[5]), .Y(_061_) );\nXOR_g _141_ ( .A(inputs[1]), .B(inputs[5]), .Y(_062_) );\nNAND_g _142_ ( .A(_060_), .B(_062_), .Y(_063_) );\nXOR_g _143_ ( .A(_060_), .B(_062_), .Y(s1cc[1]) );\nNAND_g _144_ ( .A(_061_), .B(_063_), .Y(_064_) );\nNAND_g _145_ ( .A(inputs[2]), .B(inputs[6]), .Y(_065_) );\nXOR_g _146_ ( .A(inputs[2]), .B(inputs[6]), .Y(_066_) );\nNAND_g _147_ ( .A(_064_), .B(_066_), .Y(_067_) );\nXOR_g _148_ ( .A(_064_), .B(_066_), .Y(s1cc[2]) );\nNAND_g _149_ ( .A(_065_), .B(_067_), .Y(_068_) );\nNAND_g _150_ ( .A(inputs[3]), .B(inputs[7]), .Y(_069_) );\nXOR_g _151_ ( .A(inputs[3]), .B(inputs[7]), .Y(_070_) );\nNAND_g _152_ ( .A(_068_), .B(_070_), .Y(_071_) );\nXOR_g _153_ ( .A(_068_), .B(_070_), .Y(s1cc[3]) );\nXOR_g _154_ ( .A(inputs[0]), .B(inputs[4]), .Y(s1cc[0]) );\nNAND_g _155_ ( .A(_069_), .B(_071_), .Y(s1cc[4]) );\nendmodule\n",
        "top_module_name": "locked",
        "Total_number_of_modules": 1,
        "LL_gatelevel_verilog": "module locked(inputs,key,out);\ninput [7:0] inputs;\ninput [7:0] key;\noutput [1:0] out;\nwire _062_;\nwire _044_;\nwire _048_;\nwire _053_;\nwire _042_;\nwire _039_;\nwire _008_;\nwire _020_;\nwire _006_;\nwire _056_;\nwire _037_;\nwire _063_;\nwire _046_;\nwire _033_;\nwire _061_;\nwire _047_;\nwire _028_;\nwire _052_;\nwire _004_;\nwire _027_;\nwire _024_;\nwire _051_;\nwire _013_;\nwire _014_;\nwire _016_;\nwire _015_;\nwire _021_;\nwire _005_;\nwire _058_;\nwire _000_;\nwire _009_;\nwire _068_;\nwire _067_;\nwire _045_;\nwire _025_;\nwire _055_;\nwire _040_;\nwire _064_;\nwire _012_;\nwire _050_;\nwire _069_;\nwire _071_;\nwire _057_;\nwire _029_;\nwire _049_;\nwire _054_;\nwire _043_;\nwire _022_;\nwire _041_;\nwire _003_;\nwire _011_;\nwire _018_;\nwire _065_;\nwire _002_;\nwire _007_;\nwire [4:0] scc;\nwire _031_;\nwire _059_;\nwire _017_;\nwire _010_;\nwire _066_;\nwire [4:0] s1cc;\nwire _026_;\nwire _034_;\nwire _036_;\nwire _060_;\nwire _035_;\nwire _038_;\nwire _001_;\nwire _023_;\nwire _030_;\nwire _019_;\nwire _070_;\nwire _032_;\nNOT_g NOT_g_072_(.A(inputs[3]), .Y(_000_));\nNOT_g NOT_g_114_(.A(inputs[3]), .Y(_036_));\nXNOR_g XNOR_g_073_(.A(key[0]), .B(inputs[0]), .Y(_001_));\nXNOR_g XNOR_g_074_(.A(key[7]), .B(inputs[7]), .Y(_002_));\nXNOR_g XNOR_g_076_(.A(key[1]), .B(inputs[1]), .Y(_004_));\nXNOR_g XNOR_g_077_(.A(key[3]), .B(inputs[3]), .Y(_005_));\nXNOR_g XNOR_g_087_(.A(key[5]), .B(inputs[5]), .Y(_015_));\nXNOR_g XNOR_g_088_(.A(key[2]), .B(inputs[2]), .Y(_016_));\nXNOR_g XNOR_g_090_(.A(key[6]), .B(inputs[6]), .Y(_018_));\nXNOR_g XNOR_g_091_(.A(key[4]), .B(inputs[4]), .Y(_019_));\nXNOR_g XNOR_g_096_(.A(_023_), .B(scc[0]), .Y(out[0]));\nXNOR_g XNOR_g_115_(.A(key[0]), .B(inputs[0]), .Y(_037_));\nXNOR_g XNOR_g_116_(.A(key[7]), .B(inputs[7]), .Y(_038_));\nXNOR_g XNOR_g_118_(.A(key[1]), .B(inputs[1]), .Y(_040_));\nXNOR_g XNOR_g_119_(.A(key[3]), .B(inputs[3]), .Y(_041_));\nXNOR_g XNOR_g_129_(.A(key[5]), .B(inputs[5]), .Y(_051_));\nXNOR_g XNOR_g_130_(.A(key[2]), .B(inputs[2]), .Y(_052_));\nXNOR_g XNOR_g_132_(.A(key[6]), .B(inputs[6]), .Y(_054_));\nXNOR_g XNOR_g_133_(.A(key[4]), .B(inputs[4]), .Y(_055_));\nXNOR_g XNOR_g_138_(.A(_059_), .B(s1cc[0]), .Y(out[1]));\nAND_g AND_g_075_(.A(_002_), .B(_001_), .Y(_003_));\nAND_g AND_g_078_(.A(_005_), .B(_004_), .Y(_006_));\nAND_g AND_g_079_(.A(_006_), .B(_003_), .Y(_007_));\nAND_g AND_g_082_(.A(_009_), .B(_008_), .Y(_010_));\nAND_g AND_g_084_(.A(_000_), .B(inputs[0]), .Y(_012_));\nAND_g AND_g_085_(.A(_012_), .B(_011_), .Y(_013_));\nAND_g AND_g_089_(.A(_016_), .B(_015_), .Y(_017_));\nAND_g AND_g_092_(.A(_019_), .B(_018_), .Y(_020_));\nAND_g AND_g_093_(.A(_020_), .B(_017_), .Y(_021_));\nAND_g AND_g_094_(.A(_021_), .B(_014_), .Y(_022_));\nAND_g AND_g_097_(.A(inputs[4]), .B(inputs[0]), .Y(_024_));\nAND_g AND_g_117_(.A(_038_), .B(_037_), .Y(_039_));\nAND_g AND_g_120_(.A(_041_), .B(_040_), .Y(_042_));\nAND_g AND_g_121_(.A(_042_), .B(_039_), .Y(_043_));\nAND_g AND_g_124_(.A(_045_), .B(_044_), .Y(_046_));\nAND_g AND_g_126_(.A(_036_), .B(inputs[0]), .Y(_048_));\nAND_g AND_g_127_(.A(_048_), .B(_047_), .Y(_049_));\nAND_g AND_g_131_(.A(_052_), .B(_051_), .Y(_053_));\nAND_g AND_g_134_(.A(_055_), .B(_054_), .Y(_056_));\nAND_g AND_g_135_(.A(_056_), .B(_053_), .Y(_057_));\nAND_g AND_g_136_(.A(_057_), .B(_050_), .Y(_058_));\nAND_g AND_g_139_(.A(inputs[4]), .B(inputs[0]), .Y(_060_));\nNOR_g NOR_g_080_(.A(inputs[6]), .B(inputs[5]), .Y(_008_));\nNOR_g NOR_g_081_(.A(inputs[7]), .B(inputs[4]), .Y(_009_));\nNOR_g NOR_g_083_(.A(inputs[2]), .B(inputs[1]), .Y(_011_));\nNOR_g NOR_g_122_(.A(inputs[6]), .B(inputs[5]), .Y(_044_));\nNOR_g NOR_g_123_(.A(inputs[7]), .B(inputs[4]), .Y(_045_));\nNOR_g NOR_g_125_(.A(inputs[2]), .B(inputs[1]), .Y(_047_));\nNAND_g NAND_g_086_(.A(_013_), .B(_010_), .Y(_014_));\nNAND_g NAND_g_095_(.A(_022_), .B(_007_), .Y(_023_));\nNAND_g NAND_g_098_(.A(inputs[5]), .B(inputs[1]), .Y(_025_));\nNAND_g NAND_g_100_(.A(_026_), .B(_024_), .Y(_027_));\nNAND_g NAND_g_102_(.A(_027_), .B(_025_), .Y(_028_));\nNAND_g NAND_g_103_(.A(inputs[6]), .B(inputs[2]), .Y(_029_));\nNAND_g NAND_g_105_(.A(_030_), .B(_028_), .Y(_031_));\nNAND_g NAND_g_107_(.A(_031_), .B(_029_), .Y(_032_));\nNAND_g NAND_g_108_(.A(inputs[7]), .B(inputs[3]), .Y(_033_));\nNAND_g NAND_g_110_(.A(_034_), .B(_032_), .Y(_035_));\nNAND_g NAND_g_113_(.A(_035_), .B(_033_), .Y(scc[4]));\nNAND_g NAND_g_128_(.A(_049_), .B(_046_), .Y(_050_));\nNAND_g NAND_g_137_(.A(_058_), .B(_043_), .Y(_059_));\nNAND_g NAND_g_140_(.A(inputs[5]), .B(inputs[1]), .Y(_061_));\nNAND_g NAND_g_142_(.A(_062_), .B(_060_), .Y(_063_));\nNAND_g NAND_g_144_(.A(_063_), .B(_061_), .Y(_064_));\nNAND_g NAND_g_145_(.A(inputs[6]), .B(inputs[2]), .Y(_065_));\nNAND_g NAND_g_147_(.A(_066_), .B(_064_), .Y(_067_));\nNAND_g NAND_g_149_(.A(_067_), .B(_065_), .Y(_068_));\nNAND_g NAND_g_150_(.A(inputs[7]), .B(inputs[3]), .Y(_069_));\nNAND_g NAND_g_152_(.A(_070_), .B(_068_), .Y(_071_));\nNAND_g NAND_g_155_(.A(_071_), .B(_069_), .Y(s1cc[4]));\nXOR_g XOR_g_099_(.A(inputs[5]), .B(inputs[1]), .Y(_026_));\nXOR_g XOR_g_101_(.A(_026_), .B(_024_), .Y(scc[1]));\nXOR_g XOR_g_104_(.A(inputs[6]), .B(inputs[2]), .Y(_030_));\nXOR_g XOR_g_106_(.A(_030_), .B(_028_), .Y(scc[2]));\nXOR_g XOR_g_109_(.A(inputs[7]), .B(inputs[3]), .Y(_034_));\nXOR_g XOR_g_111_(.A(_034_), .B(_032_), .Y(scc[3]));\nXOR_g XOR_g_112_(.A(inputs[4]), .B(inputs[0]), .Y(scc[0]));\nXOR_g XOR_g_141_(.A(inputs[5]), .B(inputs[1]), .Y(_062_));\nXOR_g XOR_g_143_(.A(_062_), .B(_060_), .Y(s1cc[1]));\nXOR_g XOR_g_146_(.A(inputs[6]), .B(inputs[2]), .Y(_066_));\nXOR_g XOR_g_148_(.A(_066_), .B(_064_), .Y(s1cc[2]));\nXOR_g XOR_g_151_(.A(inputs[7]), .B(inputs[3]), .Y(_070_));\nXOR_g XOR_g_153_(.A(_070_), .B(_068_), .Y(s1cc[3]));\nXOR_g XOR_g_154_(.A(inputs[4]), .B(inputs[0]), .Y(s1cc[0]));\nendmodule\n\n",
        "bitkey": ""
    },
    "modules": {
        "locked": {
            "Verilog": "module locked(inputs, key, out);\nwire _000_;\nwire _001_;\nwire _002_;\nwire _003_;\nwire _004_;\nwire _005_;\nwire _006_;\nwire _007_;\nwire _008_;\nwire _009_;\nwire _010_;\nwire _011_;\nwire _012_;\nwire _013_;\nwire _014_;\nwire _015_;\nwire _016_;\nwire _017_;\nwire _018_;\nwire _019_;\nwire _020_;\nwire _021_;\nwire _022_;\nwire _023_;\nwire _024_;\nwire _025_;\nwire _026_;\nwire _027_;\nwire _028_;\nwire _029_;\nwire _030_;\nwire _031_;\nwire _032_;\nwire _033_;\nwire _034_;\nwire _035_;\nwire _036_;\nwire _037_;\nwire _038_;\nwire _039_;\nwire _040_;\nwire _041_;\nwire _042_;\nwire _043_;\nwire _044_;\nwire _045_;\nwire _046_;\nwire _047_;\nwire _048_;\nwire _049_;\nwire _050_;\nwire _051_;\nwire _052_;\nwire _053_;\nwire _054_;\nwire _055_;\nwire _056_;\nwire _057_;\nwire _058_;\nwire _059_;\nwire _060_;\nwire _061_;\nwire _062_;\nwire _063_;\nwire _064_;\nwire _065_;\nwire _066_;\nwire _067_;\nwire _068_;\nwire _069_;\nwire _070_;\nwire _071_;\ninput [7:0] inputs;\nwire [7:0] inputs;\ninput [7:0] key;\nwire [7:0] key;\noutput [1:0] out;\nwire [1:0] out;\nwire [4:0] scc;\nwire [4:0] s1cc;\nNOT_g _072_ ( .A(inputs[3]), .Y(_000_) );\nXNOR_g _073_ ( .A(inputs[0]), .B(key[0]), .Y(_001_) );\nXNOR_g _074_ ( .A(inputs[7]), .B(key[7]), .Y(_002_) );\nAND_g _075_ ( .A(_001_), .B(_002_), .Y(_003_) );\nXNOR_g _076_ ( .A(inputs[1]), .B(key[1]), .Y(_004_) );\nXNOR_g _077_ ( .A(inputs[3]), .B(key[3]), .Y(_005_) );\nAND_g _078_ ( .A(_004_), .B(_005_), .Y(_006_) );\nAND_g _079_ ( .A(_003_), .B(_006_), .Y(_007_) );\nNOR_g _080_ ( .A(inputs[5]), .B(inputs[6]), .Y(_008_) );\nNOR_g _081_ ( .A(inputs[4]), .B(inputs[7]), .Y(_009_) );\nAND_g _082_ ( .A(_008_), .B(_009_), .Y(_010_) );\nNOR_g _083_ ( .A(inputs[1]), .B(inputs[2]), .Y(_011_) );\nAND_g _084_ ( .A(inputs[0]), .B(_000_), .Y(_012_) );\nAND_g _085_ ( .A(_011_), .B(_012_), .Y(_013_) );\nNAND_g _086_ ( .A(_010_), .B(_013_), .Y(_014_) );\nXNOR_g _087_ ( .A(inputs[5]), .B(key[5]), .Y(_015_) );\nXNOR_g _088_ ( .A(inputs[2]), .B(key[2]), .Y(_016_) );\nAND_g _089_ ( .A(_015_), .B(_016_), .Y(_017_) );\nXNOR_g _090_ ( .A(inputs[6]), .B(key[6]), .Y(_018_) );\nXNOR_g _091_ ( .A(inputs[4]), .B(key[4]), .Y(_019_) );\nAND_g _092_ ( .A(_018_), .B(_019_), .Y(_020_) );\nAND_g _093_ ( .A(_017_), .B(_020_), .Y(_021_) );\nAND_g _094_ ( .A(_014_), .B(_021_), .Y(_022_) );\nNAND_g _095_ ( .A(_007_), .B(_022_), .Y(_023_) );\nXNOR_g _096_ ( .A(scc[0]), .B(_023_), .Y(out[0]) );\nAND_g _097_ ( .A(inputs[0]), .B(inputs[4]), .Y(_024_) );\nNAND_g _098_ ( .A(inputs[1]), .B(inputs[5]), .Y(_025_) );\nXOR_g _099_ ( .A(inputs[1]), .B(inputs[5]), .Y(_026_) );\nNAND_g _100_ ( .A(_024_), .B(_026_), .Y(_027_) );\nXOR_g _101_ ( .A(_024_), .B(_026_), .Y(scc[1]) );\nNAND_g _102_ ( .A(_025_), .B(_027_), .Y(_028_) );\nNAND_g _103_ ( .A(inputs[2]), .B(inputs[6]), .Y(_029_) );\nXOR_g _104_ ( .A(inputs[2]), .B(inputs[6]), .Y(_030_) );\nNAND_g _105_ ( .A(_028_), .B(_030_), .Y(_031_) );\nXOR_g _106_ ( .A(_028_), .B(_030_), .Y(scc[2]) );\nNAND_g _107_ ( .A(_029_), .B(_031_), .Y(_032_) );\nNAND_g _108_ ( .A(inputs[3]), .B(inputs[7]), .Y(_033_) );\nXOR_g _109_ ( .A(inputs[3]), .B(inputs[7]), .Y(_034_) );\nNAND_g _110_ ( .A(_032_), .B(_034_), .Y(_035_) );\nXOR_g _111_ ( .A(_032_), .B(_034_), .Y(scc[3]) );\nXOR_g _112_ ( .A(inputs[0]), .B(inputs[4]), .Y(scc[0]) );\nNAND_g _113_ ( .A(_033_), .B(_035_), .Y(scc[4]) );\nNOT_g _114_ ( .A(inputs[3]), .Y(_036_) );\nXNOR_g _115_ ( .A(inputs[0]), .B(key[0]), .Y(_037_) );\nXNOR_g _116_ ( .A(inputs[7]), .B(key[7]), .Y(_038_) );\nAND_g _117_ ( .A(_037_), .B(_038_), .Y(_039_) );\nXNOR_g _118_ ( .A(inputs[1]), .B(key[1]), .Y(_040_) );\nXNOR_g _119_ ( .A(inputs[3]), .B(key[3]), .Y(_041_) );\nAND_g _120_ ( .A(_040_), .B(_041_), .Y(_042_) );\nAND_g _121_ ( .A(_039_), .B(_042_), .Y(_043_) );\nNOR_g _122_ ( .A(inputs[5]), .B(inputs[6]), .Y(_044_) );\nNOR_g _123_ ( .A(inputs[4]), .B(inputs[7]), .Y(_045_) );\nAND_g _124_ ( .A(_044_), .B(_045_), .Y(_046_) );\nNOR_g _125_ ( .A(inputs[1]), .B(inputs[2]), .Y(_047_) );\nAND_g _126_ ( .A(inputs[0]), .B(_036_), .Y(_048_) );\nAND_g _127_ ( .A(_047_), .B(_048_), .Y(_049_) );\nNAND_g _128_ ( .A(_046_), .B(_049_), .Y(_050_) );\nXNOR_g _129_ ( .A(inputs[5]), .B(key[5]), .Y(_051_) );\nXNOR_g _130_ ( .A(inputs[2]), .B(key[2]), .Y(_052_) );\nAND_g _131_ ( .A(_051_), .B(_052_), .Y(_053_) );\nXNOR_g _132_ ( .A(inputs[6]), .B(key[6]), .Y(_054_) );\nXNOR_g _133_ ( .A(inputs[4]), .B(key[4]), .Y(_055_) );\nAND_g _134_ ( .A(_054_), .B(_055_), .Y(_056_) );\nAND_g _135_ ( .A(_053_), .B(_056_), .Y(_057_) );\nAND_g _136_ ( .A(_050_), .B(_057_), .Y(_058_) );\nNAND_g _137_ ( .A(_043_), .B(_058_), .Y(_059_) );\nXNOR_g _138_ ( .A(s1cc[0]), .B(_059_), .Y(out[1]) );\nAND_g _139_ ( .A(inputs[0]), .B(inputs[4]), .Y(_060_) );\nNAND_g _140_ ( .A(inputs[1]), .B(inputs[5]), .Y(_061_) );\nXOR_g _141_ ( .A(inputs[1]), .B(inputs[5]), .Y(_062_) );\nNAND_g _142_ ( .A(_060_), .B(_062_), .Y(_063_) );\nXOR_g _143_ ( .A(_060_), .B(_062_), .Y(s1cc[1]) );\nNAND_g _144_ ( .A(_061_), .B(_063_), .Y(_064_) );\nNAND_g _145_ ( .A(inputs[2]), .B(inputs[6]), .Y(_065_) );\nXOR_g _146_ ( .A(inputs[2]), .B(inputs[6]), .Y(_066_) );\nNAND_g _147_ ( .A(_064_), .B(_066_), .Y(_067_) );\nXOR_g _148_ ( .A(_064_), .B(_066_), .Y(s1cc[2]) );\nNAND_g _149_ ( .A(_065_), .B(_067_), .Y(_068_) );\nNAND_g _150_ ( .A(inputs[3]), .B(inputs[7]), .Y(_069_) );\nXOR_g _151_ ( .A(inputs[3]), .B(inputs[7]), .Y(_070_) );\nNAND_g _152_ ( .A(_068_), .B(_070_), .Y(_071_) );\nXOR_g _153_ ( .A(_068_), .B(_070_), .Y(s1cc[3]) );\nXOR_g _154_ ( .A(inputs[0]), .B(inputs[4]), .Y(s1cc[0]) );\nNAND_g _155_ ( .A(_069_), .B(_071_), .Y(s1cc[4]) );\nendmodule",
            "Synthesized_verilog": "module locked(inputs, key, out);\nwire _000_;\nwire _001_;\nwire _002_;\nwire _003_;\nwire _004_;\nwire _005_;\nwire _006_;\nwire _007_;\nwire _008_;\nwire _009_;\nwire _010_;\nwire _011_;\nwire _012_;\nwire _013_;\nwire _014_;\nwire _015_;\nwire _016_;\nwire _017_;\nwire _018_;\nwire _019_;\nwire _020_;\nwire _021_;\nwire _022_;\nwire _023_;\nwire _024_;\nwire _025_;\nwire _026_;\nwire _027_;\nwire _028_;\nwire _029_;\nwire _030_;\nwire _031_;\nwire _032_;\nwire _033_;\nwire _034_;\nwire _035_;\nwire _036_;\nwire _037_;\nwire _038_;\nwire _039_;\nwire _040_;\nwire _041_;\nwire _042_;\nwire _043_;\nwire _044_;\nwire _045_;\nwire _046_;\nwire _047_;\nwire _048_;\nwire _049_;\nwire _050_;\nwire _051_;\nwire _052_;\nwire _053_;\nwire _054_;\nwire _055_;\nwire _056_;\nwire _057_;\nwire _058_;\nwire _059_;\nwire _060_;\nwire _061_;\nwire _062_;\nwire _063_;\nwire _064_;\nwire _065_;\nwire _066_;\nwire _067_;\nwire _068_;\nwire _069_;\nwire _070_;\nwire _071_;\ninput [7:0] inputs;\nwire [7:0] inputs;\ninput [7:0] key;\nwire [7:0] key;\noutput [1:0] out;\nwire [1:0] out;\nwire [4:0] scc;\nwire [4:0] s1cc;\nNOT_g _072_ ( .A(inputs[3]), .Y(_000_) );\nXNOR_g _073_ ( .A(inputs[0]), .B(key[0]), .Y(_001_) );\nXNOR_g _074_ ( .A(inputs[7]), .B(key[7]), .Y(_002_) );\nAND_g _075_ ( .A(_001_), .B(_002_), .Y(_003_) );\nXNOR_g _076_ ( .A(inputs[1]), .B(key[1]), .Y(_004_) );\nXNOR_g _077_ ( .A(inputs[3]), .B(key[3]), .Y(_005_) );\nAND_g _078_ ( .A(_004_), .B(_005_), .Y(_006_) );\nAND_g _079_ ( .A(_003_), .B(_006_), .Y(_007_) );\nNOR_g _080_ ( .A(inputs[5]), .B(inputs[6]), .Y(_008_) );\nNOR_g _081_ ( .A(inputs[4]), .B(inputs[7]), .Y(_009_) );\nAND_g _082_ ( .A(_008_), .B(_009_), .Y(_010_) );\nNOR_g _083_ ( .A(inputs[1]), .B(inputs[2]), .Y(_011_) );\nAND_g _084_ ( .A(inputs[0]), .B(_000_), .Y(_012_) );\nAND_g _085_ ( .A(_011_), .B(_012_), .Y(_013_) );\nNAND_g _086_ ( .A(_010_), .B(_013_), .Y(_014_) );\nXNOR_g _087_ ( .A(inputs[5]), .B(key[5]), .Y(_015_) );\nXNOR_g _088_ ( .A(inputs[2]), .B(key[2]), .Y(_016_) );\nAND_g _089_ ( .A(_015_), .B(_016_), .Y(_017_) );\nXNOR_g _090_ ( .A(inputs[6]), .B(key[6]), .Y(_018_) );\nXNOR_g _091_ ( .A(inputs[4]), .B(key[4]), .Y(_019_) );\nAND_g _092_ ( .A(_018_), .B(_019_), .Y(_020_) );\nAND_g _093_ ( .A(_017_), .B(_020_), .Y(_021_) );\nAND_g _094_ ( .A(_014_), .B(_021_), .Y(_022_) );\nNAND_g _095_ ( .A(_007_), .B(_022_), .Y(_023_) );\nXNOR_g _096_ ( .A(scc[0]), .B(_023_), .Y(out[0]) );\nAND_g _097_ ( .A(inputs[0]), .B(inputs[4]), .Y(_024_) );\nNAND_g _098_ ( .A(inputs[1]), .B(inputs[5]), .Y(_025_) );\nXOR_g _099_ ( .A(inputs[1]), .B(inputs[5]), .Y(_026_) );\nNAND_g _100_ ( .A(_024_), .B(_026_), .Y(_027_) );\nXOR_g _101_ ( .A(_024_), .B(_026_), .Y(scc[1]) );\nNAND_g _102_ ( .A(_025_), .B(_027_), .Y(_028_) );\nNAND_g _103_ ( .A(inputs[2]), .B(inputs[6]), .Y(_029_) );\nXOR_g _104_ ( .A(inputs[2]), .B(inputs[6]), .Y(_030_) );\nNAND_g _105_ ( .A(_028_), .B(_030_), .Y(_031_) );\nXOR_g _106_ ( .A(_028_), .B(_030_), .Y(scc[2]) );\nNAND_g _107_ ( .A(_029_), .B(_031_), .Y(_032_) );\nNAND_g _108_ ( .A(inputs[3]), .B(inputs[7]), .Y(_033_) );\nXOR_g _109_ ( .A(inputs[3]), .B(inputs[7]), .Y(_034_) );\nNAND_g _110_ ( .A(_032_), .B(_034_), .Y(_035_) );\nXOR_g _111_ ( .A(_032_), .B(_034_), .Y(scc[3]) );\nXOR_g _112_ ( .A(inputs[0]), .B(inputs[4]), .Y(scc[0]) );\nNAND_g _113_ ( .A(_033_), .B(_035_), .Y(scc[4]) );\nNOT_g _114_ ( .A(inputs[3]), .Y(_036_) );\nXNOR_g _115_ ( .A(inputs[0]), .B(key[0]), .Y(_037_) );\nXNOR_g _116_ ( .A(inputs[7]), .B(key[7]), .Y(_038_) );\nAND_g _117_ ( .A(_037_), .B(_038_), .Y(_039_) );\nXNOR_g _118_ ( .A(inputs[1]), .B(key[1]), .Y(_040_) );\nXNOR_g _119_ ( .A(inputs[3]), .B(key[3]), .Y(_041_) );\nAND_g _120_ ( .A(_040_), .B(_041_), .Y(_042_) );\nAND_g _121_ ( .A(_039_), .B(_042_), .Y(_043_) );\nNOR_g _122_ ( .A(inputs[5]), .B(inputs[6]), .Y(_044_) );\nNOR_g _123_ ( .A(inputs[4]), .B(inputs[7]), .Y(_045_) );\nAND_g _124_ ( .A(_044_), .B(_045_), .Y(_046_) );\nNOR_g _125_ ( .A(inputs[1]), .B(inputs[2]), .Y(_047_) );\nAND_g _126_ ( .A(inputs[0]), .B(_036_), .Y(_048_) );\nAND_g _127_ ( .A(_047_), .B(_048_), .Y(_049_) );\nNAND_g _128_ ( .A(_046_), .B(_049_), .Y(_050_) );\nXNOR_g _129_ ( .A(inputs[5]), .B(key[5]), .Y(_051_) );\nXNOR_g _130_ ( .A(inputs[2]), .B(key[2]), .Y(_052_) );\nAND_g _131_ ( .A(_051_), .B(_052_), .Y(_053_) );\nXNOR_g _132_ ( .A(inputs[6]), .B(key[6]), .Y(_054_) );\nXNOR_g _133_ ( .A(inputs[4]), .B(key[4]), .Y(_055_) );\nAND_g _134_ ( .A(_054_), .B(_055_), .Y(_056_) );\nAND_g _135_ ( .A(_053_), .B(_056_), .Y(_057_) );\nAND_g _136_ ( .A(_050_), .B(_057_), .Y(_058_) );\nNAND_g _137_ ( .A(_043_), .B(_058_), .Y(_059_) );\nXNOR_g _138_ ( .A(s1cc[0]), .B(_059_), .Y(out[1]) );\nAND_g _139_ ( .A(inputs[0]), .B(inputs[4]), .Y(_060_) );\nNAND_g _140_ ( .A(inputs[1]), .B(inputs[5]), .Y(_061_) );\nXOR_g _141_ ( .A(inputs[1]), .B(inputs[5]), .Y(_062_) );\nNAND_g _142_ ( .A(_060_), .B(_062_), .Y(_063_) );\nXOR_g _143_ ( .A(_060_), .B(_062_), .Y(s1cc[1]) );\nNAND_g _144_ ( .A(_061_), .B(_063_), .Y(_064_) );\nNAND_g _145_ ( .A(inputs[2]), .B(inputs[6]), .Y(_065_) );\nXOR_g _146_ ( .A(inputs[2]), .B(inputs[6]), .Y(_066_) );\nNAND_g _147_ ( .A(_064_), .B(_066_), .Y(_067_) );\nXOR_g _148_ ( .A(_064_), .B(_066_), .Y(s1cc[2]) );\nNAND_g _149_ ( .A(_065_), .B(_067_), .Y(_068_) );\nNAND_g _150_ ( .A(inputs[3]), .B(inputs[7]), .Y(_069_) );\nXOR_g _151_ ( .A(inputs[3]), .B(inputs[7]), .Y(_070_) );\nNAND_g _152_ ( .A(_068_), .B(_070_), .Y(_071_) );\nXOR_g _153_ ( .A(_068_), .B(_070_), .Y(s1cc[3]) );\nXOR_g _154_ ( .A(inputs[0]), .B(inputs[4]), .Y(s1cc[0]) );\nNAND_g _155_ ( .A(_069_), .B(_071_), .Y(s1cc[4]) );\nendmodule",
            "lockingdata": {
                "wires": [],
                "gates": [],
                "inputs": []
            },
            "DiGraph": "gASVtS8AAAAAAACMGG5ldHdvcmt4LmNsYXNzZXMuZGlncmFwaJSMB0RpR3JhcGiUk5QpgZR9lCiMBWdyYXBolH2UjAVfbm9kZZR9lCiMCk5PVF9nXzA3Ml+UfZQojAR0eXBllIwEZ2F0ZZSMBWxvZ2ljlIwDTk9UlHWMBV8wMDBflH2UKGgLjAR3aXJllIwEcG9ydJSMBV8wMDBflHWMCWlucHV0c1szXZR9lChoC4wFaW5wdXSUaBKMBmlucHV0c5R1jApOT1RfZ18xMTRflH2UKGgLaAxoDWgOdYwFXzAzNl+UfZQoaAtoEWgSjAVfMDM2X5R1jAtYTk9SX2dfMDczX5R9lChoC2gMaA2MBFhOT1KUdYwFXzAwMV+UfZQoaAtoEWgSjAVfMDAxX5R1jAZrZXlbMF2UfZQoaAtoFmgSjANrZXmUdYwJaW5wdXRzWzBdlH2UKGgLaBZoEowGaW5wdXRzlHWMC1hOT1JfZ18wNzRflH2UKGgLaAxoDWgfdYwFXzAwMl+UfZQoaAtoEWgSjAVfMDAyX5R1jAZrZXlbN12UfZQoaAtoFmgSjANrZXmUdYwJaW5wdXRzWzddlH2UKGgLaBZoEowGaW5wdXRzlHWMC1hOT1JfZ18wNzZflH2UKGgLaAxoDWgfdYwFXzAwNF+UfZQoaAtoEWgSjAVfMDA0X5R1jAZrZXlbMV2UfZQoaAtoFmgSjANrZXmUdYwJaW5wdXRzWzFdlH2UKGgLaBZoEowGaW5wdXRzlHWMC1hOT1JfZ18wNzdflH2UKGgLaAxoDWgfdYwFXzAwNV+UfZQoaAtoEWgSjAVfMDA1X5R1jAZrZXlbM12UfZQoaAtoFmgSjANrZXmUdYwLWE5PUl9nXzA4N1+UfZQoaAtoDGgNaB91jAVfMDE1X5R9lChoC2gRaBKMBV8wMTVflHWMBmtleVs1XZR9lChoC2gWaBKMA2tleZR1jAlpbnB1dHNbNV2UfZQoaAtoFmgSjAZpbnB1dHOUdYwLWE5PUl9nXzA4OF+UfZQoaAtoDGgNaB91jAVfMDE2X5R9lChoC2gRaBKMBV8wMTZflHWMBmtleVsyXZR9lChoC2gWaBKMA2tleZR1jAlpbnB1dHNbMl2UfZQoaAtoFmgSjAZpbnB1dHOUdYwLWE5PUl9nXzA5MF+UfZQoaAtoDGgNaB91jAVfMDE4X5R9lChoC2gRaBKMBV8wMThflHWMBmtleVs2XZR9lChoC2gWaBKMA2tleZR1jAlpbnB1dHNbNl2UfZQoaAtoFmgSjAZpbnB1dHOUdYwLWE5PUl9nXzA5MV+UfZQoaAtoDGgNaB91jAVfMDE5X5R9lChoC2gRaBKMBV8wMTlflHWMBmtleVs0XZR9lChoC2gWaBKMA2tleZR1jAlpbnB1dHNbNF2UfZQoaAtoFmgSjAZpbnB1dHOUdYwLWE5PUl9nXzA5Nl+UfZQoaAtoDGgNaB91jAZvdXRbMF2UfZRoC4wGb3V0cHV0lHOMBV8wMjNflH2UKGgLaBFoEmh4dYwGc2NjWzBdlH2UKGgLaBFoEowDc2NjlHWMC1hOT1JfZ18xMTVflH2UKGgLaAxoDWgfdYwFXzAzN1+UfZQoaAtoEWgSjAVfMDM3X5R1jAtYTk9SX2dfMTE2X5R9lChoC2gMaA1oH3WMBV8wMzhflH2UKGgLaBFoEowFXzAzOF+UdYwLWE5PUl9nXzExOF+UfZQoaAtoDGgNaB91jAVfMDQwX5R9lChoC2gRaBKMBV8wNDBflHWMC1hOT1JfZ18xMTlflH2UKGgLaAxoDWgfdYwFXzA0MV+UfZQoaAtoEWgSjAVfMDQxX5R1jAtYTk9SX2dfMTI5X5R9lChoC2gMaA1oH3WMBV8wNTFflH2UKGgLaBFoEowFXzA1MV+UdYwLWE5PUl9nXzEzMF+UfZQoaAtoDGgNaB91jAVfMDUyX5R9lChoC2gRaBKMBV8wNTJflHWMC1hOT1JfZ18xMzJflH2UKGgLaAxoDWgfdYwFXzA1NF+UfZQoaAtoEWgSjAVfMDU0X5R1jAtYTk9SX2dfMTMzX5R9lChoC2gMaA1oH3WMBV8wNTVflH2UKGgLaBFoEowFXzA1NV+UdYwLWE5PUl9nXzEzOF+UfZQoaAtoDGgNaB91jAZvdXRbMV2UfZRoC2h3c4wFXzA1OV+UfZQoaAtoEWgSaKl1jAdzMWNjWzBdlH2UKGgLaBFoEowEczFjY5R1jApBTkRfZ18wNzVflH2UKGgLaAxoDYwDQU5ElHWMBV8wMDNflH2UKGgLaBFoEowFXzAwM1+UdYwKQU5EX2dfMDc4X5R9lChoC2gMaA1osHWMBV8wMDZflH2UKGgLaBFoEowFXzAwNl+UdYwKQU5EX2dfMDc5X5R9lChoC2gMaA1osHWMBV8wMDdflH2UKGgLaBFoEowFXzAwN1+UdYwKQU5EX2dfMDgyX5R9lChoC2gMaA1osHWMBV8wMTBflH2UKGgLaBFoEowFXzAxMF+UdYwFXzAwOV+UfZQoaAtoEWgSaMN1jAVfMDA4X5R9lChoC2gRaBJoxXWMCkFORF9nXzA4NF+UfZQoaAtoDGgNaLB1jAVfMDEyX5R9lChoC2gRaBKMBV8wMTJflHWMCkFORF9nXzA4NV+UfZQoaAtoDGgNaLB1jAVfMDEzX5R9lChoC2gRaBKMBV8wMTNflHWMBV8wMTFflH2UKGgLaBFoEmjRdYwKQU5EX2dfMDg5X5R9lChoC2gMaA1osHWMBV8wMTdflH2UKGgLaBFoEowFXzAxN1+UdYwKQU5EX2dfMDkyX5R9lChoC2gMaA1osHWMBV8wMjBflH2UKGgLaBFoEowFXzAyMF+UdYwKQU5EX2dfMDkzX5R9lChoC2gMaA1osHWMBV8wMjFflH2UKGgLaBFoEowFXzAyMV+UdYwKQU5EX2dfMDk0X5R9lChoC2gMaA1osHWMBV8wMjJflH2UKGgLaBFoEowFXzAyMl+UdYwFXzAxNF+UfZQoaAtoEWgSaOd1jApBTkRfZ18wOTdflH2UKGgLaAxoDWiwdYwFXzAyNF+UfZQoaAtoEWgSjAVfMDI0X5R1jApBTkRfZ18xMTdflH2UKGgLaAxoDWiwdYwFXzAzOV+UfZQoaAtoEWgSjAVfMDM5X5R1jApBTkRfZ18xMjBflH2UKGgLaAxoDWiwdYwFXzA0Ml+UfZQoaAtoEWgSjAVfMDQyX5R1jApBTkRfZ18xMjFflH2UKGgLaAxoDWiwdYwFXzA0M1+UfZQoaAtoEWgSjAVfMDQzX5R1jApBTkRfZ18xMjRflH2UKGgLaAxoDWiwdYwFXzA0Nl+UfZQoaAtoEWgSjAVfMDQ2X5R1jAVfMDQ1X5R9lChoC2gRaBJqAgEAAHWMBV8wNDRflH2UKGgLaBFoEmoEAQAAdYwKQU5EX2dfMTI2X5R9lChoC2gMaA1osHWMBV8wNDhflH2UKGgLaBFoEowFXzA0OF+UdYwKQU5EX2dfMTI3X5R9lChoC2gMaA1osHWMBV8wNDlflH2UKGgLaBFoEowFXzA0OV+UdYwFXzA0N1+UfZQoaAtoEWgSahABAAB1jApBTkRfZ18xMzFflH2UKGgLaAxoDWiwdYwFXzA1M1+UfZQoaAtoEWgSjAVfMDUzX5R1jApBTkRfZ18xMzRflH2UKGgLaAxoDWiwdYwFXzA1Nl+UfZQoaAtoEWgSjAVfMDU2X5R1jApBTkRfZ18xMzVflH2UKGgLaAxoDWiwdYwFXzA1N1+UfZQoaAtoEWgSjAVfMDU3X5R1jApBTkRfZ18xMzZflH2UKGgLaAxoDWiwdYwFXzA1OF+UfZQoaAtoEWgSjAVfMDU4X5R1jAVfMDUwX5R9lChoC2gRaBJqJgEAAHWMCkFORF9nXzEzOV+UfZQoaAtoDGgNaLB1jAVfMDYwX5R9lChoC2gRaBKMBV8wNjBflHWMCk5PUl9nXzA4MF+UfZQoaAtoDGgNjANOT1KUdYwKTk9SX2dfMDgxX5R9lChoC2gMaA1qLwEAAHWMCk5PUl9nXzA4M1+UfZQoaAtoDGgNai8BAAB1jApOT1JfZ18xMjJflH2UKGgLaAxoDWovAQAAdYwKTk9SX2dfMTIzX5R9lChoC2gMaA1qLwEAAHWMCk5PUl9nXzEyNV+UfZQoaAtoDGgNai8BAAB1jAtOQU5EX2dfMDg2X5R9lChoC2gMaA2MBE5BTkSUdYwLTkFORF9nXzA5NV+UfZQoaAtoDGgNajwBAAB1jAtOQU5EX2dfMDk4X5R9lChoC2gMaA1qPAEAAHWMBV8wMjVflH2UKGgLaBFoEowFXzAyNV+UdYwLTkFORF9nXzEwMF+UfZQoaAtoDGgNajwBAAB1jAVfMDI3X5R9lChoC2gRaBKMBV8wMjdflHWMBV8wMjZflH2UKGgLaBFoEowFXzAyNl+UdYwLTkFORF9nXzEwMl+UfZQoaAtoDGgNajwBAAB1jAVfMDI4X5R9lChoC2gRaBKMBV8wMjhflHWMC05BTkRfZ18xMDNflH2UKGgLaAxoDWo8AQAAdYwFXzAyOV+UfZQoaAtoEWgSjAVfMDI5X5R1jAtOQU5EX2dfMTA1X5R9lChoC2gMaA1qPAEAAHWMBV8wMzFflH2UKGgLaBFoEowFXzAzMV+UdYwFXzAzMF+UfZQoaAtoEWgSjAVfMDMwX5R1jAtOQU5EX2dfMTA3X5R9lChoC2gMaA1qPAEAAHWMBV8wMzJflH2UKGgLaBFoEowFXzAzMl+UdYwLTkFORF9nXzEwOF+UfZQoaAtoDGgNajwBAAB1jAVfMDMzX5R9lChoC2gRaBKMBV8wMzNflHWMC05BTkRfZ18xMTBflH2UKGgLaAxoDWo8AQAAdYwFXzAzNV+UfZQoaAtoEWgSjAVfMDM1X5R1jAVfMDM0X5R9lChoC2gRaBKMBV8wMzRflHWMC05BTkRfZ18xMTNflH2UKGgLaAxoDWo8AQAAdYwGc2NjWzRdlH2UaAtoEXOMC05BTkRfZ18xMjhflH2UKGgLaAxoDWo8AQAAdYwLTkFORF9nXzEzN1+UfZQoaAtoDGgNajwBAAB1jAtOQU5EX2dfMTQwX5R9lChoC2gMaA1qPAEAAHWMBV8wNjFflH2UKGgLaBFoEowFXzA2MV+UdYwLTkFORF9nXzE0Ml+UfZQoaAtoDGgNajwBAAB1jAVfMDYzX5R9lChoC2gRaBKMBV8wNjNflHWMBV8wNjJflH2UKGgLaBFoEowFXzA2Ml+UdYwLTkFORF9nXzE0NF+UfZQoaAtoDGgNajwBAAB1jAVfMDY0X5R9lChoC2gRaBKMBV8wNjRflHWMC05BTkRfZ18xNDVflH2UKGgLaAxoDWo8AQAAdYwFXzA2NV+UfZQoaAtoEWgSjAVfMDY1X5R1jAtOQU5EX2dfMTQ3X5R9lChoC2gMaA1qPAEAAHWMBV8wNjdflH2UKGgLaBFoEowFXzA2N1+UdYwFXzA2Nl+UfZQoaAtoEWgSjAVfMDY2X5R1jAtOQU5EX2dfMTQ5X5R9lChoC2gMaA1qPAEAAHWMBV8wNjhflH2UKGgLaBFoEowFXzA2OF+UdYwLTkFORF9nXzE1MF+UfZQoaAtoDGgNajwBAAB1jAVfMDY5X5R9lChoC2gRaBKMBV8wNjlflHWMC05BTkRfZ18xNTJflH2UKGgLaAxoDWo8AQAAdYwFXzA3MV+UfZQoaAtoEWgSjAVfMDcxX5R1jAVfMDcwX5R9lChoC2gRaBKMBV8wNzBflHWMC05BTkRfZ18xNTVflH2UKGgLaAxoDWo8AQAAdYwHczFjY1s0XZR9lGgLaBFzjApYT1JfZ18wOTlflH2UKGgLaAxoDYwDWE9SlHWMClhPUl9nXzEwMV+UfZQoaAtoDGgNaq8BAAB1jAZzY2NbMV2UfZRoC2gRc4wKWE9SX2dfMTA0X5R9lChoC2gMaA1qrwEAAHWMClhPUl9nXzEwNl+UfZQoaAtoDGgNaq8BAAB1jAZzY2NbMl2UfZRoC2gRc4wKWE9SX2dfMTA5X5R9lChoC2gMaA1qrwEAAHWMClhPUl9nXzExMV+UfZQoaAtoDGgNaq8BAAB1jAZzY2NbM12UfZRoC2gRc4wKWE9SX2dfMTEyX5R9lChoC2gMaA1qrwEAAHWMClhPUl9nXzE0MV+UfZQoaAtoDGgNaq8BAAB1jApYT1JfZ18xNDNflH2UKGgLaAxoDWqvAQAAdYwHczFjY1sxXZR9lGgLaBFzjApYT1JfZ18xNDZflH2UKGgLaAxoDWqvAQAAdYwKWE9SX2dfMTQ4X5R9lChoC2gMaA1qrwEAAHWMB3MxY2NbMl2UfZRoC2gRc4wKWE9SX2dfMTUxX5R9lChoC2gMaA1qrwEAAHWMClhPUl9nXzE1M1+UfZQoaAtoDGgNaq8BAAB1jAdzMWNjWzNdlH2UaAtoEXOMClhPUl9nXzE1NF+UfZQoaAtoDGgNaq8BAAB1jA1tb2R1bGUjbG9ja2VklH2UaAuMBm1vZHVsZZRzdYwEX2FkapR9lChoCX2UaA99lHNoD32UaMd9lHNoFH2UKGgJfZRoGH2UaD99lGiMfZRqYwEAAH2UapwBAAB9lGq6AQAAfZRqzgEAAH2UdWgYfZRoGn2Uc2gafZRqBgEAAH2Uc2gdfZRoIH2Uc2ggfZRorn2Uc2gjfZQoaB19lGh9fZR1aCZ9lChoHX2UaH19lGjHfZRo6X2UagYBAAB9lGooAQAAfZRqwAEAAH2UatQBAAB9lHVoKX2UaCt9lHNoK32UaK59lHNoLn2UKGgpfZRogn2UdWgxfZQoaCl9lGiCfZRqMAEAAH2UajYBAAB9lGpjAQAAfZRqnAEAAH2UaroBAAB9lGrOAQAAfZR1aDR9lGg2fZRzaDZ9lGi0fZRzaDl9lChoNH2UaId9lHVoPH2UKGg0fZRoh32UajIBAAB9lGo4AQAAfZRqPwEAAH2UangBAAB9lGqtAQAAfZRqwgEAAH2UdWg/fZRoQX2Uc2hBfZRotH2Uc2hEfZQoaD99lGiMfZR1aEd9lGhJfZRzaEl9lGjTfZRzaEx9lChoR32UaJF9lHVoT32UKGhHfZRokX2Uai0BAAB9lGo0AQAAfZRqPwEAAH2UangBAAB9lGqtAQAAfZRqwgEAAH2UdWhSfZRoVH2Uc2hUfZRo032Uc2hXfZQoaFJ9lGiWfZR1aFp9lChoUn2UaJZ9lGoyAQAAfZRqOAEAAH2UalEBAAB9lGqKAQAAfZRqtAEAAH2UasgBAAB9lHVoXX2UaF99lHNoX32UaNh9lHNoYn2UKGhdfZRom32UdWhlfZQoaF19lGibfZRqLQEAAH2UajQBAAB9lGpRAQAAfZRqigEAAH2UarQBAAB9lGrIAQAAfZR1aGh9lGhqfZRzaGp9lGjYfZRzaG19lChoaH2UaKB9lHVocH2UKGhofZRooH2UaOl9lGooAQAAfZRqMAEAAH2UajYBAAB9lGrAAQAAfZRq1AEAAH2UdWhzfZRodX2Uc2h1fZSMDW1vZHVsZSNsb2NrZWSUfZRzaHh9lGhzfZRzaHp9lGhzfZRzaH19lGh/fZRzaH99lGjufZRzaIJ9lGiEfZRzaIR9lGjufZRzaId9lGiJfZRzaIl9lGjzfZRzaIx9lGiOfZRzaI59lGjzfZRzaJF9lGiTfZRzaJN9lGoSAQAAfZRzaJZ9lGiYfZRzaJh9lGoSAQAAfZRzaJt9lGidfZRzaJ19lGoXAQAAfZRzaKB9lGiifZRzaKJ9lGoXAQAAfZRzaKV9lGinfZRzaKd9lIwNbW9kdWxlI2xvY2tlZJR9lHNoqX2UaKV9lHNoq32UaKV9lHNorn2UaLF9lHNosX2UaLl9lHNotH2UaLZ9lHNotn2UaLl9lHNouX2UaLt9lHNou32Uaj0BAAB9lHNovn2UaMB9lHNowH2UajoBAAB9lHNow32UaL59lHNoxX2UaL59lHNox32UaMl9lHNoyX2UaMx9lHNozH2UaM59lHNozn2UajoBAAB9lHNo0X2UaMx9lHNo032UaNV9lHNo1X2UaN19lHNo2H2UaNp9lHNo2n2UaN19lHNo3X2UaN99lHNo332UaOJ9lHNo4n2UaOR9lHNo5H2Uaj0BAAB9lHNo532UaOJ9lHNo6X2UaOt9lHNo632UKGpEAQAAfZRqsAEAAH2UdWjufZRo8H2Uc2jwfZRo+H2Uc2jzfZRo9X2Uc2j1fZRo+H2Uc2j4fZRo+n2Uc2j6fZRqdgEAAH2Uc2j9fZRo/32Uc2j/fZRqdAEAAH2Uc2oCAQAAfZRo/X2Uc2oEAQAAfZRo/X2Uc2oGAQAAfZRqCAEAAH2Uc2oIAQAAfZRqCwEAAH2Uc2oLAQAAfZRqDQEAAH2Uc2oNAQAAfZRqdAEAAH2Uc2oQAQAAfZRqCwEAAH2Uc2oSAQAAfZRqFAEAAH2Uc2oUAQAAfZRqHAEAAH2Uc2oXAQAAfZRqGQEAAH2Uc2oZAQAAfZRqHAEAAH2Uc2ocAQAAfZRqHgEAAH2Uc2oeAQAAfZRqIQEAAH2Uc2ohAQAAfZRqIwEAAH2Uc2ojAQAAfZRqdgEAAH2Uc2omAQAAfZRqIQEAAH2Uc2ooAQAAfZRqKgEAAH2Uc2oqAQAAfZQoan0BAAB9lGrEAQAAfZR1ai0BAAB9lIwFXzAwOF+UfZRzajABAAB9lIwFXzAwOV+UfZRzajIBAAB9lIwFXzAxMV+UfZRzajQBAAB9lIwFXzA0NF+UfZRzajYBAAB9lIwFXzA0NV+UfZRzajgBAAB9lIwFXzA0N1+UfZRzajoBAAB9lIwFXzAxNF+UfZRzaj0BAAB9lIwFXzAyM1+UfZRzaj8BAAB9lGpBAQAAfZRzakEBAAB9lGpMAQAAfZRzakQBAAB9lGpGAQAAfZRzakYBAAB9lGpMAQAAfZRzakkBAAB9lChqRAEAAH2UarABAAB9lHVqTAEAAH2Uak4BAAB9lHNqTgEAAH2UKGpWAQAAfZRqtgEAAH2UdWpRAQAAfZRqUwEAAH2Uc2pTAQAAfZRqXgEAAH2Uc2pWAQAAfZRqWAEAAH2Uc2pYAQAAfZRqXgEAAH2Uc2pbAQAAfZQoalYBAAB9lGq2AQAAfZR1al4BAAB9lGpgAQAAfZRzamABAAB9lChqaAEAAH2UarwBAAB9lHVqYwEAAH2UamUBAAB9lHNqZQEAAH2UanABAAB9lHNqaAEAAH2UamoBAAB9lHNqagEAAH2UanABAAB9lHNqbQEAAH2UKGpoAQAAfZRqvAEAAH2UdWpwAQAAfZRqcgEAAH2Uc2pyAQAAfZRqdAEAAH2UjAVfMDUwX5R9lHNqdgEAAH2UjAVfMDU5X5R9lHNqeAEAAH2UanoBAAB9lHNqegEAAH2UaoUBAAB9lHNqfQEAAH2Uan8BAAB9lHNqfwEAAH2UaoUBAAB9lHNqggEAAH2UKGp9AQAAfZRqxAEAAH2UdWqFAQAAfZRqhwEAAH2Uc2qHAQAAfZQoao8BAAB9lGrKAQAAfZR1aooBAAB9lGqMAQAAfZRzaowBAAB9lGqXAQAAfZRzao8BAAB9lGqRAQAAfZRzapEBAAB9lGqXAQAAfZRzapQBAAB9lChqjwEAAH2UasoBAAB9lHVqlwEAAH2UapkBAAB9lHNqmQEAAH2UKGqhAQAAfZRq0AEAAH2UdWqcAQAAfZRqngEAAH2Uc2qeAQAAfZRqqQEAAH2Uc2qhAQAAfZRqowEAAH2Uc2qjAQAAfZRqqQEAAH2Uc2qmAQAAfZQoaqEBAAB9lGrQAQAAfZR1aqkBAAB9lGqrAQAAfZRzaqsBAAB9lGqtAQAAfZSMBV8wMjZflH2Uc2qwAQAAfZRqsgEAAH2Uc2qyAQAAfZRqtAEAAH2UjAVfMDMwX5R9lHNqtgEAAH2UargBAAB9lHNquAEAAH2UaroBAAB9lIwFXzAzNF+UfZRzarwBAAB9lGq+AQAAfZRzar4BAAB9lGrAAQAAfZSMBnNjY1swXZR9lHNqwgEAAH2UjAVfMDYyX5R9lHNqxAEAAH2UasYBAAB9lHNqxgEAAH2UasgBAAB9lIwFXzA2Nl+UfZRzasoBAAB9lGrMAQAAfZRzaswBAAB9lGrOAQAAfZSMBV8wNzBflH2Uc2rQAQAAfZRq0gEAAH2Uc2rSAQAAfZRq1AEAAH2UjAdzMWNjWzBdlH2Uc2rWAQAAfZQojAlpbnB1dHNbMF2UfZSMCWlucHV0c1sxXZR9lIwJaW5wdXRzWzJdlH2UjAlpbnB1dHNbM12UfZSMCWlucHV0c1s0XZR9lIwJaW5wdXRzWzVdlH2UjAlpbnB1dHNbNl2UfZSMCWlucHV0c1s3XZR9lIwGa2V5WzBdlH2UjAZrZXlbMV2UfZSMBmtleVsyXZR9lIwGa2V5WzNdlH2UjAZrZXlbNF2UfZSMBmtleVs1XZR9lIwGa2V5WzZdlH2UjAZrZXlbN12UfZR1dYwFX3N1Y2OUatoBAACMBV9wcmVklH2UKGgJfZRoFGrgAQAAc2gPfZRoCWrcAQAAc2gUfZSMDW1vZHVsZSNsb2NrZWSUaqsDAABzaBh9lIwJaW5wdXRzWzNdlGrhAQAAc2gafZRoGGrpAQAAc2gdfZQoaCNq8QEAAGgmavQBAAB1aCB9lGgdau0BAABzaCN9lIwNbW9kdWxlI2xvY2tlZJRqtQMAAHNoJn2UjA1tb2R1bGUjbG9ja2VklGqlAwAAc2gpfZQoaC5qAQIAAGgxagQCAAB1aCt9lGgpav0BAABzaC59lIwNbW9kdWxlI2xvY2tlZJRqwwMAAHNoMX2UjA1tb2R1bGUjbG9ja2VklGqzAwAAc2g0fZQoaDlqEQIAAGg8ahQCAAB1aDZ9lGg0ag0CAABzaDl9lIwNbW9kdWxlI2xvY2tlZJRqtwMAAHNoPH2UjA1tb2R1bGUjbG9ja2VklGqnAwAAc2g/fZQoaERqIQIAAIwJaW5wdXRzWzNdlGriAQAAdWhBfZRoP2odAgAAc2hEfZSMDW1vZHVsZSNsb2NrZWSUarsDAABzaEd9lChoTGooAgAAaE9qKwIAAHVoSX2UaEdqJAIAAHNoTH2UjA1tb2R1bGUjbG9ja2VklGq/AwAAc2hPfZSMDW1vZHVsZSNsb2NrZWSUaq8DAABzaFJ9lChoV2o4AgAAaFpqOwIAAHVoVH2UaFJqNAIAAHNoV32UjA1tb2R1bGUjbG9ja2VklGq5AwAAc2hafZSMDW1vZHVsZSNsb2NrZWSUaqkDAABzaF19lChoYmpIAgAAaGVqSwIAAHVoX32UaF1qRAIAAHNoYn2UjA1tb2R1bGUjbG9ja2VklGrBAwAAc2hlfZSMDW1vZHVsZSNsb2NrZWSUarEDAABzaGh9lChobWpYAgAAaHBqWwIAAHVoan2UaGhqVAIAAHNobX2UjA1tb2R1bGUjbG9ja2VklGq9AwAAc2hwfZSMDW1vZHVsZSNsb2NrZWSUaq0DAABzaHN9lChoeGppAgAAaHpqawIAAHVodX2UaHNqZAIAAHNoeH2Uaj0BAABqFgMAAHNoen2UasABAABqjQMAAHNofX2UKIwGa2V5WzBdlGryAQAAjAlpbnB1dHNbMF2UavUBAAB1aH99lGh9am0CAABzaIJ9lCiMBmtleVs3XZRqAgIAAIwJaW5wdXRzWzddlGoFAgAAdWiEfZRogmpxAgAAc2iHfZQojAZrZXlbMV2UahICAACMCWlucHV0c1sxXZRqFQIAAHVoiX2UaIdqdQIAAHNojH2UKIwGa2V5WzNdlGoiAgAAjAlpbnB1dHNbM12UauMBAAB1aI59lGiMankCAABzaJF9lCiMBmtleVs1XZRqKQIAAIwJaW5wdXRzWzVdlGosAgAAdWiTfZRokWp9AgAAc2iWfZQojAZrZXlbMl2UajkCAACMCWlucHV0c1syXZRqPAIAAHVomH2UaJZqgQIAAHNom32UKIwGa2V5WzZdlGpJAgAAjAlpbnB1dHNbNl2UakwCAAB1aJ19lGibaoUCAABzaKB9lCiMBmtleVs0XZRqWQIAAIwJaW5wdXRzWzRdlGpcAgAAdWiifZRooGqJAgAAc2ilfZQoaKlqkgIAAGirapQCAAB1aKd9lGilao0CAABzaKl9lGp2AQAAakoDAABzaKt9lGrUAQAAaqIDAABzaK59lChoLWr/AQAAaCJq7wEAAHVosX2UaK5qlgIAAHNotH2UKGhDah8CAABoOGoPAgAAdWi2fZRotGqaAgAAc2i5fZQoaLhqnAIAAGizapgCAAB1aLt9lGi5ap4CAABzaL59lChow2qmAgAAaMVqqAIAAHVowH2UaL5qogIAAHNow32UajABAABqBAMAAHNoxX2Uai0BAABqAQMAAHNox32UKGgTat4BAACMCWlucHV0c1swXZRq9gEAAHVoyX2UaMdqqgIAAHNozH2UKGjLaqwCAABo0WqyAgAAdWjOfZRozGquAgAAc2jRfZRqMgEAAGoHAwAAc2jTfZQoaFZqNgIAAGhLaiYCAAB1aNV9lGjTarQCAABzaNh9lChobGpWAgAAaGFqRgIAAHVo2n2UaNhquAIAAHNo3X2UKGjcaroCAABo12q2AgAAdWjffZRo3Wq8AgAAc2jifZQoaOFqvgIAAGjnasQCAAB1aOR9lGjiasACAABzaOd9lGo6AQAAahMDAABzaOl9lCiMCWlucHV0c1s0XZRqXQIAAIwJaW5wdXRzWzBdlGr3AQAAdWjrfZRo6WrGAgAAc2jufZQoaIZqcwIAAGiBam8CAAB1aPB9lGjuassCAABzaPN9lChokGp7AgAAaItqdwIAAHVo9X2UaPNqzwIAAHNo+H2UKGj3atECAABo8mrNAgAAdWj6fZRo+GrTAgAAc2j9fZQoagIBAABq2wIAAGoEAQAAat0CAAB1aP99lGj9atcCAABzagIBAAB9lGo2AQAAag0DAABzagQBAAB9lGo0AQAAagoDAABzagYBAAB9lChoHGrrAQAAjAlpbnB1dHNbMF2UavgBAAB1aggBAAB9lGoGAQAAat8CAABzagsBAAB9lChqCgEAAGrhAgAAahABAABq5wIAAHVqDQEAAH2UagsBAABq4wIAAHNqEAEAAH2UajgBAABqEAMAAHNqEgEAAH2UKGiaaoMCAABolWp/AgAAdWoUAQAAfZRqEgEAAGrpAgAAc2oXAQAAfZQoaKRqiwIAAGifaocCAAB1ahkBAAB9lGoXAQAAau0CAABzahwBAAB9lChqGwEAAGrvAgAAahYBAABq6wIAAHVqHgEAAH2UahwBAABq8QIAAHNqIQEAAH2UKGogAQAAavMCAABqJgEAAGr5AgAAdWojAQAAfZRqIQEAAGr1AgAAc2omAQAAfZRqdAEAAGpHAwAAc2ooAQAAfZQojAlpbnB1dHNbNF2Ual4CAACMCWlucHV0c1swXZRq+QEAAHVqKgEAAH2UaigBAABq+wIAAHNqLQEAAH2UKIwJaW5wdXRzWzZdlGpNAgAAjAlpbnB1dHNbNV2Uai0CAAB1ajABAAB9lCiMCWlucHV0c1s3XZRqBgIAAIwJaW5wdXRzWzRdlGpfAgAAdWoyAQAAfZQojAlpbnB1dHNbMl2Uaj0CAACMCWlucHV0c1sxXZRqFgIAAHVqNAEAAH2UKIwJaW5wdXRzWzZdlGpOAgAAjAlpbnB1dHNbNV2Uai4CAAB1ajYBAAB9lCiMCWlucHV0c1s3XZRqBwIAAIwJaW5wdXRzWzRdlGpgAgAAdWo4AQAAfZQojAlpbnB1dHNbMl2Uaj4CAACMCWlucHV0c1sxXZRqFwIAAHVqOgEAAH2UKGjQarACAABowmqkAgAAdWo9AQAAfZQoaOZqwgIAAGi9aqACAAB1aj8BAAB9lCiMCWlucHV0c1s1XZRqLwIAAIwJaW5wdXRzWzFdlGoYAgAAdWpBAQAAfZRqPwEAAGoYAwAAc2pEAQAAfZQoakkBAABqIAMAAIwFXzAyNF+UasgCAAB1akYBAAB9lGpEAQAAahwDAABzakkBAAB9lGqtAQAAansDAABzakwBAAB9lChqSAEAAGoeAwAAakMBAABqGgMAAHVqTgEAAH2UakwBAABqIwMAAHNqUQEAAH2UKIwJaW5wdXRzWzZdlGpPAgAAjAlpbnB1dHNbMl2Uaj8CAAB1alMBAAB9lGpRAQAAaigDAABzalYBAAB9lChqWwEAAGowAwAAjAVfMDI4X5RqJQMAAHVqWAEAAH2UalYBAABqLAMAAHNqWwEAAH2UarQBAABqgQMAAHNqXgEAAH2UKGpaAQAAai4DAABqVQEAAGoqAwAAdWpgAQAAfZRqXgEAAGozAwAAc2pjAQAAfZQojAlpbnB1dHNbN12UaggCAACMCWlucHV0c1szXZRq5AEAAHVqZQEAAH2UamMBAABqOAMAAHNqaAEAAH2UKGptAQAAakADAACMBV8wMzJflGo1AwAAdWpqAQAAfZRqaAEAAGo8AwAAc2ptAQAAfZRqugEAAGqHAwAAc2pwAQAAfZQoamwBAABqPgMAAGpnAQAAajoDAAB1anIBAAB9lGpwAQAAakMDAABzanQBAAB9lChqDwEAAGrlAgAAagEBAABq2QIAAHVqdgEAAH2UKGolAQAAavcCAABo/GrVAgAAdWp4AQAAfZQojAlpbnB1dHNbNV2UajACAACMCWlucHV0c1sxXZRqGQIAAHVqegEAAH2UangBAABqTAMAAHNqfQEAAH2UKGqCAQAAalQDAACMBV8wNjBflGr9AgAAdWp/AQAAfZRqfQEAAGpQAwAAc2qCAQAAfZRqwgEAAGqQAwAAc2qFAQAAfZQoaoEBAABqUgMAAGp8AQAAak4DAAB1aocBAAB9lGqFAQAAalcDAABzaooBAAB9lCiMCWlucHV0c1s2XZRqUAIAAIwJaW5wdXRzWzJdlGpAAgAAdWqMAQAAfZRqigEAAGpcAwAAc2qPAQAAfZQoapQBAABqZAMAAIwFXzA2NF+UalkDAAB1apEBAAB9lGqPAQAAamADAABzapQBAAB9lGrIAQAAapYDAABzapcBAAB9lChqkwEAAGpiAwAAao4BAABqXgMAAHVqmQEAAH2UapcBAABqZwMAAHNqnAEAAH2UKIwJaW5wdXRzWzddlGoJAgAAjAlpbnB1dHNbM12UauUBAAB1ap4BAAB9lGqcAQAAamwDAABzaqEBAAB9lChqpgEAAGp0AwAAjAVfMDY4X5RqaQMAAHVqowEAAH2UaqEBAABqcAMAAHNqpgEAAH2Uas4BAABqnAMAAHNqqQEAAH2UKGqlAQAAanIDAABqoAEAAGpuAwAAdWqrAQAAfZRqqQEAAGp3AwAAc2qtAQAAfZQojAlpbnB1dHNbNV2UajECAACMCWlucHV0c1sxXZRqGgIAAHVqsAEAAH2UKGpLAQAAaiEDAABo7WrJAgAAdWqyAQAAfZRqsAEAAGp9AwAAc2q0AQAAfZQojAlpbnB1dHNbNl2UalECAACMCWlucHV0c1syXZRqQQIAAHVqtgEAAH2UKGpdAQAAajEDAABqUAEAAGomAwAAdWq4AQAAfZRqtgEAAGqDAwAAc2q6AQAAfZQojAlpbnB1dHNbN12UagoCAACMCWlucHV0c1szXZRq5gEAAHVqvAEAAH2UKGpvAQAAakEDAABqYgEAAGo2AwAAdWq+AQAAfZRqvAEAAGqJAwAAc2rAAQAAfZQojAlpbnB1dHNbNF2UamECAACMCWlucHV0c1swXZRq+gEAAHVqwgEAAH2UKIwJaW5wdXRzWzVdlGoyAgAAjAlpbnB1dHNbMV2UahsCAAB1asQBAAB9lChqhAEAAGpVAwAAaiwBAABq/gIAAHVqxgEAAH2UasQBAABqkgMAAHNqyAEAAH2UKIwJaW5wdXRzWzZdlGpSAgAAjAlpbnB1dHNbMl2UakICAAB1asoBAAB9lChqlgEAAGplAwAAaokBAABqWgMAAHVqzAEAAH2UasoBAABqmAMAAHNqzgEAAH2UKIwJaW5wdXRzWzddlGoLAgAAjAlpbnB1dHNbM12UaucBAAB1atABAAB9lChqqAEAAGp1AwAAapsBAABqagMAAHVq0gEAAH2UatABAABqngMAAHNq1AEAAH2UKIwJaW5wdXRzWzRdlGpiAgAAjAlpbnB1dHNbMF2UavsBAAB1atYBAAB9lCiMBm91dFswXZRqZwIAAIwGb3V0WzFdlGqQAgAAdXV1Yi4=",
            "io": {
                "wires": {
                    "_062_": {
                        "bits": 1
                    },
                    "_044_": {
                        "bits": 1
                    },
                    "_048_": {
                        "bits": 1
                    },
                    "_053_": {
                        "bits": 1
                    },
                    "_042_": {
                        "bits": 1
                    },
                    "_039_": {
                        "bits": 1
                    },
                    "_008_": {
                        "bits": 1
                    },
                    "_020_": {
                        "bits": 1
                    },
                    "_006_": {
                        "bits": 1
                    },
                    "_056_": {
                        "bits": 1
                    },
                    "_037_": {
                        "bits": 1
                    },
                    "_063_": {
                        "bits": 1
                    },
                    "_046_": {
                        "bits": 1
                    },
                    "_033_": {
                        "bits": 1
                    },
                    "_061_": {
                        "bits": 1
                    },
                    "_047_": {
                        "bits": 1
                    },
                    "_028_": {
                        "bits": 1
                    },
                    "_052_": {
                        "bits": 1
                    },
                    "_004_": {
                        "bits": 1
                    },
                    "_027_": {
                        "bits": 1
                    },
                    "_024_": {
                        "bits": 1
                    },
                    "_051_": {
                        "bits": 1
                    },
                    "_013_": {
                        "bits": 1
                    },
                    "_014_": {
                        "bits": 1
                    },
                    "_016_": {
                        "bits": 1
                    },
                    "_015_": {
                        "bits": 1
                    },
                    "_021_": {
                        "bits": 1
                    },
                    "_005_": {
                        "bits": 1
                    },
                    "_058_": {
                        "bits": 1
                    },
                    "_000_": {
                        "bits": 1
                    },
                    "_009_": {
                        "bits": 1
                    },
                    "_068_": {
                        "bits": 1
                    },
                    "_067_": {
                        "bits": 1
                    },
                    "_045_": {
                        "bits": 1
                    },
                    "_025_": {
                        "bits": 1
                    },
                    "_055_": {
                        "bits": 1
                    },
                    "_040_": {
                        "bits": 1
                    },
                    "_064_": {
                        "bits": 1
                    },
                    "_012_": {
                        "bits": 1
                    },
                    "_050_": {
                        "bits": 1
                    },
                    "_069_": {
                        "bits": 1
                    },
                    "_071_": {
                        "bits": 1
                    },
                    "_057_": {
                        "bits": 1
                    },
                    "_029_": {
                        "bits": 1
                    },
                    "_049_": {
                        "bits": 1
                    },
                    "_054_": {
                        "bits": 1
                    },
                    "_043_": {
                        "bits": 1
                    },
                    "_022_": {
                        "bits": 1
                    },
                    "_041_": {
                        "bits": 1
                    },
                    "_003_": {
                        "bits": 1
                    },
                    "_011_": {
                        "bits": 1
                    },
                    "_018_": {
                        "bits": 1
                    },
                    "_065_": {
                        "bits": 1
                    },
                    "_002_": {
                        "bits": 1
                    },
                    "_007_": {
                        "bits": 1
                    },
                    "scc": {
                        "bits": 5,
                        "startbit": 0,
                        "endbit": 4
                    },
                    "_031_": {
                        "bits": 1
                    },
                    "_059_": {
                        "bits": 1
                    },
                    "_017_": {
                        "bits": 1
                    },
                    "_010_": {
                        "bits": 1
                    },
                    "_066_": {
                        "bits": 1
                    },
                    "s1cc": {
                        "bits": 5,
                        "startbit": 0,
                        "endbit": 4
                    },
                    "_026_": {
                        "bits": 1
                    },
                    "_034_": {
                        "bits": 1
                    },
                    "_036_": {
                        "bits": 1
                    },
                    "_060_": {
                        "bits": 1
                    },
                    "_035_": {
                        "bits": 1
                    },
                    "_038_": {
                        "bits": 1
                    },
                    "_001_": {
                        "bits": 1
                    },
                    "_023_": {
                        "bits": 1
                    },
                    "_030_": {
                        "bits": 1
                    },
                    "_019_": {
                        "bits": 1
                    },
                    "_070_": {
                        "bits": 1
                    },
                    "_032_": {
                        "bits": 1
                    }
                },
                "inputs": {
                    "inputs": {
                        "bits": 8,
                        "startbit": 0,
                        "endbit": 7
                    },
                    "key": {
                        "bits": 8,
                        "startbit": 0,
                        "endbit": 7
                    }
                },
                "outputs": {
                    "out": {
                        "bits": 2,
                        "startbit": 0,
                        "endbit": 1
                    }
                },
                "input_ports": "inputs,key,",
                "output_ports": "out,"
            },
            "gates": {
                "NOT": {
                    "NOT_g_072_": {
                        "inputs": [
                            "inputs[3]"
                        ],
                        "outputs": "_000_"
                    },
                    "NOT_g_114_": {
                        "inputs": [
                            "inputs[3]"
                        ],
                        "outputs": "_036_"
                    }
                },
                "XNOR": {
                    "XNOR_g_073_": {
                        "inputs": [
                            "key[0]",
                            "inputs[0]"
                        ],
                        "outputs": "_001_"
                    },
                    "XNOR_g_074_": {
                        "inputs": [
                            "key[7]",
                            "inputs[7]"
                        ],
                        "outputs": "_002_"
                    },
                    "XNOR_g_076_": {
                        "inputs": [
                            "key[1]",
                            "inputs[1]"
                        ],
                        "outputs": "_004_"
                    },
                    "XNOR_g_077_": {
                        "inputs": [
                            "key[3]",
                            "inputs[3]"
                        ],
                        "outputs": "_005_"
                    },
                    "XNOR_g_087_": {
                        "inputs": [
                            "key[5]",
                            "inputs[5]"
                        ],
                        "outputs": "_015_"
                    },
                    "XNOR_g_088_": {
                        "inputs": [
                            "key[2]",
                            "inputs[2]"
                        ],
                        "outputs": "_016_"
                    },
                    "XNOR_g_090_": {
                        "inputs": [
                            "key[6]",
                            "inputs[6]"
                        ],
                        "outputs": "_018_"
                    },
                    "XNOR_g_091_": {
                        "inputs": [
                            "key[4]",
                            "inputs[4]"
                        ],
                        "outputs": "_019_"
                    },
                    "XNOR_g_096_": {
                        "inputs": [
                            "_023_",
                            "scc[0]"
                        ],
                        "outputs": "out[0]"
                    },
                    "XNOR_g_115_": {
                        "inputs": [
                            "key[0]",
                            "inputs[0]"
                        ],
                        "outputs": "_037_"
                    },
                    "XNOR_g_116_": {
                        "inputs": [
                            "key[7]",
                            "inputs[7]"
                        ],
                        "outputs": "_038_"
                    },
                    "XNOR_g_118_": {
                        "inputs": [
                            "key[1]",
                            "inputs[1]"
                        ],
                        "outputs": "_040_"
                    },
                    "XNOR_g_119_": {
                        "inputs": [
                            "key[3]",
                            "inputs[3]"
                        ],
                        "outputs": "_041_"
                    },
                    "XNOR_g_129_": {
                        "inputs": [
                            "key[5]",
                            "inputs[5]"
                        ],
                        "outputs": "_051_"
                    },
                    "XNOR_g_130_": {
                        "inputs": [
                            "key[2]",
                            "inputs[2]"
                        ],
                        "outputs": "_052_"
                    },
                    "XNOR_g_132_": {
                        "inputs": [
                            "key[6]",
                            "inputs[6]"
                        ],
                        "outputs": "_054_"
                    },
                    "XNOR_g_133_": {
                        "inputs": [
                            "key[4]",
                            "inputs[4]"
                        ],
                        "outputs": "_055_"
                    },
                    "XNOR_g_138_": {
                        "inputs": [
                            "_059_",
                            "s1cc[0]"
                        ],
                        "outputs": "out[1]"
                    }
                },
                "AND": {
                    "AND_g_075_": {
                        "inputs": [
                            "_002_",
                            "_001_"
                        ],
                        "outputs": "_003_"
                    },
                    "AND_g_078_": {
                        "inputs": [
                            "_005_",
                            "_004_"
                        ],
                        "outputs": "_006_"
                    },
                    "AND_g_079_": {
                        "inputs": [
                            "_006_",
                            "_003_"
                        ],
                        "outputs": "_007_"
                    },
                    "AND_g_082_": {
                        "inputs": [
                            "_009_",
                            "_008_"
                        ],
                        "outputs": "_010_"
                    },
                    "AND_g_084_": {
                        "inputs": [
                            "_000_",
                            "inputs[0]"
                        ],
                        "outputs": "_012_"
                    },
                    "AND_g_085_": {
                        "inputs": [
                            "_012_",
                            "_011_"
                        ],
                        "outputs": "_013_"
                    },
                    "AND_g_089_": {
                        "inputs": [
                            "_016_",
                            "_015_"
                        ],
                        "outputs": "_017_"
                    },
                    "AND_g_092_": {
                        "inputs": [
                            "_019_",
                            "_018_"
                        ],
                        "outputs": "_020_"
                    },
                    "AND_g_093_": {
                        "inputs": [
                            "_020_",
                            "_017_"
                        ],
                        "outputs": "_021_"
                    },
                    "AND_g_094_": {
                        "inputs": [
                            "_021_",
                            "_014_"
                        ],
                        "outputs": "_022_"
                    },
                    "AND_g_097_": {
                        "inputs": [
                            "inputs[4]",
                            "inputs[0]"
                        ],
                        "outputs": "_024_"
                    },
                    "AND_g_117_": {
                        "inputs": [
                            "_038_",
                            "_037_"
                        ],
                        "outputs": "_039_"
                    },
                    "AND_g_120_": {
                        "inputs": [
                            "_041_",
                            "_040_"
                        ],
                        "outputs": "_042_"
                    },
                    "AND_g_121_": {
                        "inputs": [
                            "_042_",
                            "_039_"
                        ],
                        "outputs": "_043_"
                    },
                    "AND_g_124_": {
                        "inputs": [
                            "_045_",
                            "_044_"
                        ],
                        "outputs": "_046_"
                    },
                    "AND_g_126_": {
                        "inputs": [
                            "_036_",
                            "inputs[0]"
                        ],
                        "outputs": "_048_"
                    },
                    "AND_g_127_": {
                        "inputs": [
                            "_048_",
                            "_047_"
                        ],
                        "outputs": "_049_"
                    },
                    "AND_g_131_": {
                        "inputs": [
                            "_052_",
                            "_051_"
                        ],
                        "outputs": "_053_"
                    },
                    "AND_g_134_": {
                        "inputs": [
                            "_055_",
                            "_054_"
                        ],
                        "outputs": "_056_"
                    },
                    "AND_g_135_": {
                        "inputs": [
                            "_056_",
                            "_053_"
                        ],
                        "outputs": "_057_"
                    },
                    "AND_g_136_": {
                        "inputs": [
                            "_057_",
                            "_050_"
                        ],
                        "outputs": "_058_"
                    },
                    "AND_g_139_": {
                        "inputs": [
                            "inputs[4]",
                            "inputs[0]"
                        ],
                        "outputs": "_060_"
                    }
                },
                "NOR": {
                    "NOR_g_080_": {
                        "inputs": [
                            "inputs[6]",
                            "inputs[5]"
                        ],
                        "outputs": "_008_"
                    },
                    "NOR_g_081_": {
                        "inputs": [
                            "inputs[7]",
                            "inputs[4]"
                        ],
                        "outputs": "_009_"
                    },
                    "NOR_g_083_": {
                        "inputs": [
                            "inputs[2]",
                            "inputs[1]"
                        ],
                        "outputs": "_011_"
                    },
                    "NOR_g_122_": {
                        "inputs": [
                            "inputs[6]",
                            "inputs[5]"
                        ],
                        "outputs": "_044_"
                    },
                    "NOR_g_123_": {
                        "inputs": [
                            "inputs[7]",
                            "inputs[4]"
                        ],
                        "outputs": "_045_"
                    },
                    "NOR_g_125_": {
                        "inputs": [
                            "inputs[2]",
                            "inputs[1]"
                        ],
                        "outputs": "_047_"
                    }
                },
                "NAND": {
                    "NAND_g_086_": {
                        "inputs": [
                            "_013_",
                            "_010_"
                        ],
                        "outputs": "_014_"
                    },
                    "NAND_g_095_": {
                        "inputs": [
                            "_022_",
                            "_007_"
                        ],
                        "outputs": "_023_"
                    },
                    "NAND_g_098_": {
                        "inputs": [
                            "inputs[5]",
                            "inputs[1]"
                        ],
                        "outputs": "_025_"
                    },
                    "NAND_g_100_": {
                        "inputs": [
                            "_026_",
                            "_024_"
                        ],
                        "outputs": "_027_"
                    },
                    "NAND_g_102_": {
                        "inputs": [
                            "_027_",
                            "_025_"
                        ],
                        "outputs": "_028_"
                    },
                    "NAND_g_103_": {
                        "inputs": [
                            "inputs[6]",
                            "inputs[2]"
                        ],
                        "outputs": "_029_"
                    },
                    "NAND_g_105_": {
                        "inputs": [
                            "_030_",
                            "_028_"
                        ],
                        "outputs": "_031_"
                    },
                    "NAND_g_107_": {
                        "inputs": [
                            "_031_",
                            "_029_"
                        ],
                        "outputs": "_032_"
                    },
                    "NAND_g_108_": {
                        "inputs": [
                            "inputs[7]",
                            "inputs[3]"
                        ],
                        "outputs": "_033_"
                    },
                    "NAND_g_110_": {
                        "inputs": [
                            "_034_",
                            "_032_"
                        ],
                        "outputs": "_035_"
                    },
                    "NAND_g_113_": {
                        "inputs": [
                            "_035_",
                            "_033_"
                        ],
                        "outputs": "scc[4]"
                    },
                    "NAND_g_128_": {
                        "inputs": [
                            "_049_",
                            "_046_"
                        ],
                        "outputs": "_050_"
                    },
                    "NAND_g_137_": {
                        "inputs": [
                            "_058_",
                            "_043_"
                        ],
                        "outputs": "_059_"
                    },
                    "NAND_g_140_": {
                        "inputs": [
                            "inputs[5]",
                            "inputs[1]"
                        ],
                        "outputs": "_061_"
                    },
                    "NAND_g_142_": {
                        "inputs": [
                            "_062_",
                            "_060_"
                        ],
                        "outputs": "_063_"
                    },
                    "NAND_g_144_": {
                        "inputs": [
                            "_063_",
                            "_061_"
                        ],
                        "outputs": "_064_"
                    },
                    "NAND_g_145_": {
                        "inputs": [
                            "inputs[6]",
                            "inputs[2]"
                        ],
                        "outputs": "_065_"
                    },
                    "NAND_g_147_": {
                        "inputs": [
                            "_066_",
                            "_064_"
                        ],
                        "outputs": "_067_"
                    },
                    "NAND_g_149_": {
                        "inputs": [
                            "_067_",
                            "_065_"
                        ],
                        "outputs": "_068_"
                    },
                    "NAND_g_150_": {
                        "inputs": [
                            "inputs[7]",
                            "inputs[3]"
                        ],
                        "outputs": "_069_"
                    },
                    "NAND_g_152_": {
                        "inputs": [
                            "_070_",
                            "_068_"
                        ],
                        "outputs": "_071_"
                    },
                    "NAND_g_155_": {
                        "inputs": [
                            "_071_",
                            "_069_"
                        ],
                        "outputs": "s1cc[4]"
                    }
                },
                "XOR": {
                    "XOR_g_099_": {
                        "inputs": [
                            "inputs[5]",
                            "inputs[1]"
                        ],
                        "outputs": "_026_"
                    },
                    "XOR_g_101_": {
                        "inputs": [
                            "_026_",
                            "_024_"
                        ],
                        "outputs": "scc[1]"
                    },
                    "XOR_g_104_": {
                        "inputs": [
                            "inputs[6]",
                            "inputs[2]"
                        ],
                        "outputs": "_030_"
                    },
                    "XOR_g_106_": {
                        "inputs": [
                            "_030_",
                            "_028_"
                        ],
                        "outputs": "scc[2]"
                    },
                    "XOR_g_109_": {
                        "inputs": [
                            "inputs[7]",
                            "inputs[3]"
                        ],
                        "outputs": "_034_"
                    },
                    "XOR_g_111_": {
                        "inputs": [
                            "_034_",
                            "_032_"
                        ],
                        "outputs": "scc[3]"
                    },
                    "XOR_g_112_": {
                        "inputs": [
                            "inputs[4]",
                            "inputs[0]"
                        ],
                        "outputs": "scc[0]"
                    },
                    "XOR_g_141_": {
                        "inputs": [
                            "inputs[5]",
                            "inputs[1]"
                        ],
                        "outputs": "_062_"
                    },
                    "XOR_g_143_": {
                        "inputs": [
                            "_062_",
                            "_060_"
                        ],
                        "outputs": "s1cc[1]"
                    },
                    "XOR_g_146_": {
                        "inputs": [
                            "inputs[6]",
                            "inputs[2]"
                        ],
                        "outputs": "_066_"
                    },
                    "XOR_g_148_": {
                        "inputs": [
                            "_066_",
                            "_064_"
                        ],
                        "outputs": "s1cc[2]"
                    },
                    "XOR_g_151_": {
                        "inputs": [
                            "inputs[7]",
                            "inputs[3]"
                        ],
                        "outputs": "_070_"
                    },
                    "XOR_g_153_": {
                        "inputs": [
                            "_070_",
                            "_068_"
                        ],
                        "outputs": "s1cc[3]"
                    },
                    "XOR_g_154_": {
                        "inputs": [
                            "inputs[4]",
                            "inputs[0]"
                        ],
                        "outputs": "s1cc[0]"
                    }
                }
            },
            "links": {}
        }
    }
}