Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Jan 21 19:50:08 2020
| Host         : DESKTOP-BF7NU7V running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file controlador_total_control_sets_placed.rpt
| Design       : controlador_total
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |           11 |
| No           | No                    | Yes                    |              29 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             146 |           51 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------------+--------------------------------------+------------------+----------------+
|     Clock Signal     |             Enable Signal             |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------------+---------------------------------------+--------------------------------------+------------------+----------------+
|  reloj/inst/clk_out1 | fir/fir_control/cuenta_reg[3]_i_1_n_0 | reset_IBUF                           |                2 |              4 |
|  reloj/inst/clk_out1 | audio/UUT2/dato1_reg0                 | reset_IBUF                           |                3 |              8 |
|  reloj/inst/clk_out1 | audio/UUT2/dato2_reg0                 | reset_IBUF                           |                3 |              8 |
|  reloj/inst/clk_out1 | audio/UUT2/sample_out_reg0            | audio/UUT2/sample_out_reg[6]_i_1_n_0 |                2 |              8 |
|  reloj/inst/clk_out1 | audio/UUT2/cuenta_reg0                | reset_IBUF                           |                3 |              9 |
|  reloj/inst/clk_out1 | audio/UUT3/E[0]                       | reset_IBUF                           |                5 |              9 |
|  reloj/inst/clk_out1 |                                       |                                      |               11 |             15 |
|  reloj/inst/clk_out1 | audio/UUT3/addr_reg_reg[0]            | reset_IBUF                           |                5 |             19 |
|  reloj/inst/clk_out1 | pausa_enalrger/addr_reg_reg[0]        | reset_IBUF                           |                5 |             19 |
|  reloj/inst/clk_out1 |                                       | reset_IBUF                           |               11 |             29 |
|  reloj/inst/clk_out1 | fir/fir_control/E[0]                  | reset_IBUF                           |               11 |             30 |
|  reloj/inst/clk_out1 | audio/UUT2/E[0]                       | reset_IBUF                           |               14 |             40 |
+----------------------+---------------------------------------+--------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 8      |                     3 |
| 9      |                     2 |
| 15     |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


