// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        strmIx1_dout,
        strmIx1_empty_n,
        strmIx1_read,
        strmIy2_dout,
        strmIy2_empty_n,
        strmIy2_read,
        strmIt_float8_dout,
        strmIt_float8_empty_n,
        strmIt_float8_read,
        sigmaIx23_din,
        sigmaIx23_full_n,
        sigmaIx23_write,
        sigmaIy24_din,
        sigmaIy24_full_n,
        sigmaIy24_write,
        sigmaIxIy7_din,
        sigmaIxIy7_full_n,
        sigmaIxIy7_write,
        sigmaIxIt5_din,
        sigmaIxIt5_full_n,
        sigmaIxIt5_write,
        sigmaIyIt6_din,
        sigmaIyIt6_full_n,
        sigmaIyIt6_write,
        rows_dout,
        rows_empty_n,
        rows_read,
        cols_dout,
        cols_empty_n,
        cols_read,
        rows_out_din,
        rows_out_full_n,
        rows_out_write,
        cols_out_din,
        cols_out_full_n,
        cols_out_write
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_pp1_stage0 = 7'd32;
parameter    ap_ST_fsm_state13 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [8:0] strmIx1_dout;
input   strmIx1_empty_n;
output   strmIx1_read;
input  [8:0] strmIy2_dout;
input   strmIy2_empty_n;
output   strmIy2_read;
input  [16:0] strmIt_float8_dout;
input   strmIt_float8_empty_n;
output   strmIt_float8_read;
output  [26:0] sigmaIx23_din;
input   sigmaIx23_full_n;
output   sigmaIx23_write;
output  [26:0] sigmaIy24_din;
input   sigmaIy24_full_n;
output   sigmaIy24_write;
output  [26:0] sigmaIxIy7_din;
input   sigmaIxIy7_full_n;
output   sigmaIxIy7_write;
output  [33:0] sigmaIxIt5_din;
input   sigmaIxIt5_full_n;
output   sigmaIxIt5_write;
output  [33:0] sigmaIyIt6_din;
input   sigmaIyIt6_full_n;
output   sigmaIyIt6_write;
input  [31:0] rows_dout;
input   rows_empty_n;
output   rows_read;
input  [31:0] cols_dout;
input   cols_empty_n;
output   cols_read;
output  [31:0] rows_out_din;
input   rows_out_full_n;
output   rows_out_write;
output  [31:0] cols_out_din;
input   cols_out_full_n;
output   cols_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg strmIx1_read;
reg strmIy2_read;
reg strmIt_float8_read;
reg sigmaIx23_write;
reg sigmaIy24_write;
reg sigmaIxIy7_write;
reg sigmaIxIt5_write;
reg sigmaIyIt6_write;
reg rows_read;
reg cols_read;
reg rows_out_write;
reg cols_out_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    strmIx1_blk_n;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln882_8_reg_3180;
reg   [0:0] or_ln178_reg_3205;
reg    strmIy2_blk_n;
reg    strmIt_float8_blk_n;
reg    sigmaIx23_blk_n;
reg    ap_enable_reg_pp1_iter6;
reg   [0:0] or_ln271_reg_3420;
reg   [0:0] or_ln271_reg_3420_pp1_iter5_reg;
reg    sigmaIy24_blk_n;
reg    sigmaIxIy7_blk_n;
reg    sigmaIxIt5_blk_n;
reg    sigmaIyIt6_blk_n;
reg    rows_blk_n;
reg    cols_blk_n;
reg    rows_out_blk_n;
reg    cols_out_blk_n;
reg   [15:0] empty_188_reg_1589;
reg  signed [8:0] empty_190_reg_1613;
reg  signed [8:0] empty_191_reg_1627;
reg   [31:0] rows_read_reg_2758;
reg    ap_block_state1;
reg   [31:0] cols_read_reg_2764;
wire   [31:0] op2_assign_5_fu_1641_p2;
reg   [31:0] op2_assign_5_reg_2769;
wire   [0:0] icmp_ln110_fu_1647_p2;
wire    ap_CS_fsm_state2;
wire   [3:0] add_ln110_fu_1653_p2;
reg   [3:0] add_ln110_reg_2779;
wire   [0:0] cmp94_i_fu_1659_p2;
reg   [0:0] cmp94_i_reg_2784;
wire   [31:0] op2_assign_fu_1665_p2;
reg   [31:0] op2_assign_reg_3148;
wire   [31:0] add_ln114_fu_1717_p2;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln882_fu_1727_p2;
wire    ap_CS_fsm_state5;
wire   [15:0] add_ln695_fu_1732_p2;
reg   [15:0] add_ln695_reg_3165;
wire   [0:0] rev463_fu_1743_p2;
reg   [0:0] rev463_reg_3170;
wire   [0:0] cmp_i_i_not_i_fu_1749_p2;
reg   [0:0] cmp_i_i_not_i_reg_3175;
wire   [0:0] icmp_ln882_8_fu_1759_p2;
wire    ap_block_state6_pp1_stage0_iter0;
reg    ap_predicate_op344_read_state7;
reg    ap_predicate_op345_read_state7;
reg    ap_predicate_op346_read_state7;
reg    ap_block_state7_pp1_stage0_iter1;
wire    ap_block_state8_pp1_stage0_iter2;
wire    ap_block_state9_pp1_stage0_iter3;
wire    ap_block_state10_pp1_stage0_iter4;
wire    ap_block_state11_pp1_stage0_iter5;
reg    ap_block_state12_pp1_stage0_iter6;
reg    ap_block_pp1_stage0_11001;
reg   [0:0] icmp_ln882_8_reg_3180_pp1_iter1_reg;
reg   [0:0] icmp_ln882_8_reg_3180_pp1_iter2_reg;
reg   [0:0] icmp_ln882_8_reg_3180_pp1_iter3_reg;
reg   [0:0] icmp_ln882_8_reg_3180_pp1_iter4_reg;
wire   [15:0] add_ln695_6_fu_1764_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] icmp_ln874_fu_1770_p2;
reg   [0:0] icmp_ln874_reg_3189;
reg   [0:0] icmp_ln874_reg_3189_pp1_iter1_reg;
reg   [0:0] icmp_ln874_reg_3189_pp1_iter2_reg;
reg   [0:0] icmp_ln874_reg_3189_pp1_iter3_reg;
reg   [0:0] icmp_ln874_reg_3189_pp1_iter4_reg;
wire   [0:0] icmp_ln882_9_fu_1776_p2;
reg   [0:0] icmp_ln882_9_reg_3198;
reg   [0:0] icmp_ln882_9_reg_3198_pp1_iter1_reg;
wire   [0:0] or_ln178_fu_1787_p2;
wire   [63:0] conv_i1102_i_fu_1792_p1;
reg   [63:0] conv_i1102_i_reg_3209;
reg   [10:0] bufLines_ix_V_0_addr_1_reg_3219;
reg   [10:0] bufLines_iy_V_0_addr_1_reg_3225;
reg   [10:0] bufLines_ix_V_1_addr_1_reg_3231;
reg   [10:0] bufLines_iy_V_1_addr_1_reg_3237;
reg   [10:0] bufLines_it_V_1_addr_1_reg_3243;
reg   [10:0] bufLines_ix_V_2_addr_1_reg_3249;
reg   [10:0] bufLines_iy_V_2_addr_1_reg_3255;
reg   [10:0] bufLines_it_V_2_addr_1_reg_3261;
reg   [10:0] bufLines_ix_V_3_addr_1_reg_3267;
reg   [10:0] bufLines_iy_V_3_addr_1_reg_3273;
reg   [10:0] bufLines_it_V_3_addr_1_reg_3279;
reg   [10:0] bufLines_ix_V_4_addr_1_reg_3285;
reg   [10:0] bufLines_iy_V_4_addr_1_reg_3291;
reg   [10:0] bufLines_it_V_4_addr_1_reg_3297;
reg   [10:0] bufLines_ix_V_5_addr_1_reg_3303;
reg   [10:0] bufLines_iy_V_5_addr_1_reg_3309;
reg   [10:0] bufLines_it_V_5_addr_1_reg_3315;
reg   [10:0] bufLines_ix_V_6_addr_1_reg_3321;
reg   [10:0] bufLines_iy_V_6_addr_1_reg_3327;
reg   [10:0] bufLines_it_V_6_addr_1_reg_3333;
reg   [10:0] bufLines_ix_V_7_addr_1_reg_3339;
reg   [10:0] bufLines_iy_V_7_addr_1_reg_3345;
reg   [10:0] bufLines_it_V_7_addr_1_reg_3351;
reg   [10:0] bufLines_ix_V_8_addr_1_reg_3357;
reg   [10:0] bufLines_iy_V_8_addr_1_reg_3363;
reg   [10:0] bufLines_it_V_8_addr_1_reg_3369;
reg   [10:0] bufLines_ix_V_9_addr_1_reg_3375;
reg   [10:0] bufLines_iy_V_9_addr_1_reg_3381;
reg   [10:0] bufLines_it_V_9_addr_1_reg_3387;
reg   [10:0] bufLines_ix_V_10_addr_1_reg_3393;
reg   [10:0] bufLines_iy_V_10_addr_1_reg_3399;
reg   [10:0] bufLines_it_V_10_addr_1_reg_3405;
wire   [0:0] icmp_ln886_fu_1828_p2;
reg   [0:0] icmp_ln886_reg_3411;
reg   [0:0] icmp_ln886_reg_3411_pp1_iter1_reg;
reg   [0:0] icmp_ln886_reg_3411_pp1_iter2_reg;
reg   [0:0] icmp_ln886_reg_3411_pp1_iter3_reg;
reg   [0:0] icmp_ln886_reg_3411_pp1_iter4_reg;
wire   [0:0] or_ln271_fu_1840_p2;
reg   [0:0] or_ln271_reg_3420_pp1_iter1_reg;
reg   [0:0] or_ln271_reg_3420_pp1_iter2_reg;
reg   [0:0] or_ln271_reg_3420_pp1_iter3_reg;
reg   [0:0] or_ln271_reg_3420_pp1_iter4_reg;
wire  signed [8:0] select_ln882_1_fu_1845_p3;
reg  signed [8:0] select_ln882_1_reg_3429;
wire  signed [8:0] select_ln882_2_fu_1852_p3;
reg  signed [8:0] select_ln882_2_reg_3435;
reg   [10:0] colsum_IxIx_V_addr_1_reg_3441;
reg   [10:0] colsum_IxIy_V_addr_1_reg_3447;
reg   [10:0] colsum_IyIy_V_addr_1_reg_3453;
wire  signed [25:0] sext_ln1118_7_fu_1863_p1;
reg   [10:0] colsum_IxIt_V_addr_1_reg_3470;
reg   [10:0] colsum_IxIt_V_addr_1_reg_3470_pp1_iter2_reg;
reg   [10:0] colsum_IxIt_V_addr_1_reg_3470_pp1_iter3_reg;
reg   [10:0] colsum_IxIt_V_addr_1_reg_3470_pp1_iter4_reg;
reg   [10:0] colsum_IyIt_V_addr_1_reg_3481;
reg   [10:0] colsum_IyIt_V_addr_1_reg_3481_pp1_iter2_reg;
reg   [10:0] colsum_IyIt_V_addr_1_reg_3481_pp1_iter3_reg;
reg   [10:0] colsum_IyIt_V_addr_1_reg_3481_pp1_iter4_reg;
wire   [26:0] colsum_prevWIN_IxIx_V_10_fu_1923_p2;
reg   [26:0] colsum_prevWIN_IxIx_V_10_reg_3487;
wire   [26:0] colsum_prevWIN_IxIy_V_10_fu_1975_p2;
reg   [26:0] colsum_prevWIN_IxIy_V_10_reg_3494;
wire   [26:0] colsum_prevWIN_IyIy_V_10_fu_2020_p2;
reg   [26:0] colsum_prevWIN_IyIy_V_10_reg_3501;
wire  signed [25:0] sext_ln1118_9_fu_2030_p1;
reg   [24:0] trunc_ln_reg_3524;
reg   [24:0] trunc_ln_reg_3524_pp1_iter4_reg;
reg   [24:0] trunc_ln_reg_3524_pp1_iter5_reg;
reg   [24:0] trunc_ln1333_1_reg_3529;
reg   [24:0] trunc_ln1333_1_reg_3529_pp1_iter4_reg;
reg   [24:0] trunc_ln1333_1_reg_3529_pp1_iter5_reg;
reg   [24:0] trunc_ln1333_2_reg_3534;
reg   [24:0] trunc_ln1333_2_reg_3534_pp1_iter4_reg;
reg   [24:0] trunc_ln1333_2_reg_3534_pp1_iter5_reg;
wire  signed [25:0] grp_fu_2728_p2;
wire  signed [25:0] grp_fu_2734_p2;
reg   [32:0] trunc_ln1_reg_3549;
reg   [32:0] trunc_ln708_2_reg_3554;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_flush_enable;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter5;
reg    ap_condition_pp1_exit_iter5_state11;
reg   [10:0] bufLines_ix_V_0_address0;
reg    bufLines_ix_V_0_ce0;
reg    bufLines_ix_V_0_we0;
reg   [8:0] bufLines_ix_V_0_d0;
wire   [10:0] bufLines_ix_V_0_address1;
reg    bufLines_ix_V_0_ce1;
wire   [8:0] bufLines_ix_V_0_q1;
reg   [10:0] bufLines_ix_V_1_address0;
reg    bufLines_ix_V_1_ce0;
reg    bufLines_ix_V_1_we0;
reg   [8:0] bufLines_ix_V_1_d0;
wire   [10:0] bufLines_ix_V_1_address1;
reg    bufLines_ix_V_1_ce1;
wire   [8:0] bufLines_ix_V_1_q1;
reg   [10:0] bufLines_ix_V_2_address0;
reg    bufLines_ix_V_2_ce0;
reg    bufLines_ix_V_2_we0;
reg   [8:0] bufLines_ix_V_2_d0;
wire   [10:0] bufLines_ix_V_2_address1;
reg    bufLines_ix_V_2_ce1;
wire   [8:0] bufLines_ix_V_2_q1;
reg   [10:0] bufLines_ix_V_3_address0;
reg    bufLines_ix_V_3_ce0;
reg    bufLines_ix_V_3_we0;
reg   [8:0] bufLines_ix_V_3_d0;
wire   [10:0] bufLines_ix_V_3_address1;
reg    bufLines_ix_V_3_ce1;
wire   [8:0] bufLines_ix_V_3_q1;
reg   [10:0] bufLines_ix_V_4_address0;
reg    bufLines_ix_V_4_ce0;
reg    bufLines_ix_V_4_we0;
reg   [8:0] bufLines_ix_V_4_d0;
wire   [10:0] bufLines_ix_V_4_address1;
reg    bufLines_ix_V_4_ce1;
wire   [8:0] bufLines_ix_V_4_q1;
reg   [10:0] bufLines_ix_V_5_address0;
reg    bufLines_ix_V_5_ce0;
reg    bufLines_ix_V_5_we0;
reg   [8:0] bufLines_ix_V_5_d0;
wire   [10:0] bufLines_ix_V_5_address1;
reg    bufLines_ix_V_5_ce1;
wire   [8:0] bufLines_ix_V_5_q1;
reg   [10:0] bufLines_ix_V_6_address0;
reg    bufLines_ix_V_6_ce0;
reg    bufLines_ix_V_6_we0;
reg   [8:0] bufLines_ix_V_6_d0;
wire   [10:0] bufLines_ix_V_6_address1;
reg    bufLines_ix_V_6_ce1;
wire   [8:0] bufLines_ix_V_6_q1;
reg   [10:0] bufLines_ix_V_7_address0;
reg    bufLines_ix_V_7_ce0;
reg    bufLines_ix_V_7_we0;
reg   [8:0] bufLines_ix_V_7_d0;
wire   [10:0] bufLines_ix_V_7_address1;
reg    bufLines_ix_V_7_ce1;
wire   [8:0] bufLines_ix_V_7_q1;
reg   [10:0] bufLines_ix_V_8_address0;
reg    bufLines_ix_V_8_ce0;
reg    bufLines_ix_V_8_we0;
reg   [8:0] bufLines_ix_V_8_d0;
wire   [10:0] bufLines_ix_V_8_address1;
reg    bufLines_ix_V_8_ce1;
wire   [8:0] bufLines_ix_V_8_q1;
reg   [10:0] bufLines_ix_V_9_address0;
reg    bufLines_ix_V_9_ce0;
reg    bufLines_ix_V_9_we0;
reg   [8:0] bufLines_ix_V_9_d0;
wire   [10:0] bufLines_ix_V_9_address1;
reg    bufLines_ix_V_9_ce1;
wire   [8:0] bufLines_ix_V_9_q1;
reg   [10:0] bufLines_ix_V_10_address0;
reg    bufLines_ix_V_10_ce0;
reg    bufLines_ix_V_10_we0;
reg   [8:0] bufLines_ix_V_10_d0;
wire   [10:0] bufLines_ix_V_10_address1;
reg    bufLines_ix_V_10_ce1;
wire   [8:0] bufLines_ix_V_10_q1;
reg   [10:0] bufLines_iy_V_0_address0;
reg    bufLines_iy_V_0_ce0;
reg    bufLines_iy_V_0_we0;
reg   [8:0] bufLines_iy_V_0_d0;
wire   [10:0] bufLines_iy_V_0_address1;
reg    bufLines_iy_V_0_ce1;
wire   [8:0] bufLines_iy_V_0_q1;
reg   [10:0] bufLines_iy_V_1_address0;
reg    bufLines_iy_V_1_ce0;
reg    bufLines_iy_V_1_we0;
reg   [8:0] bufLines_iy_V_1_d0;
wire   [10:0] bufLines_iy_V_1_address1;
reg    bufLines_iy_V_1_ce1;
wire   [8:0] bufLines_iy_V_1_q1;
reg   [10:0] bufLines_iy_V_2_address0;
reg    bufLines_iy_V_2_ce0;
reg    bufLines_iy_V_2_we0;
reg   [8:0] bufLines_iy_V_2_d0;
wire   [10:0] bufLines_iy_V_2_address1;
reg    bufLines_iy_V_2_ce1;
wire   [8:0] bufLines_iy_V_2_q1;
reg   [10:0] bufLines_iy_V_3_address0;
reg    bufLines_iy_V_3_ce0;
reg    bufLines_iy_V_3_we0;
reg   [8:0] bufLines_iy_V_3_d0;
wire   [10:0] bufLines_iy_V_3_address1;
reg    bufLines_iy_V_3_ce1;
wire   [8:0] bufLines_iy_V_3_q1;
reg   [10:0] bufLines_iy_V_4_address0;
reg    bufLines_iy_V_4_ce0;
reg    bufLines_iy_V_4_we0;
reg   [8:0] bufLines_iy_V_4_d0;
wire   [10:0] bufLines_iy_V_4_address1;
reg    bufLines_iy_V_4_ce1;
wire   [8:0] bufLines_iy_V_4_q1;
reg   [10:0] bufLines_iy_V_5_address0;
reg    bufLines_iy_V_5_ce0;
reg    bufLines_iy_V_5_we0;
reg   [8:0] bufLines_iy_V_5_d0;
wire   [10:0] bufLines_iy_V_5_address1;
reg    bufLines_iy_V_5_ce1;
wire   [8:0] bufLines_iy_V_5_q1;
reg   [10:0] bufLines_iy_V_6_address0;
reg    bufLines_iy_V_6_ce0;
reg    bufLines_iy_V_6_we0;
reg   [8:0] bufLines_iy_V_6_d0;
wire   [10:0] bufLines_iy_V_6_address1;
reg    bufLines_iy_V_6_ce1;
wire   [8:0] bufLines_iy_V_6_q1;
reg   [10:0] bufLines_iy_V_7_address0;
reg    bufLines_iy_V_7_ce0;
reg    bufLines_iy_V_7_we0;
reg   [8:0] bufLines_iy_V_7_d0;
wire   [10:0] bufLines_iy_V_7_address1;
reg    bufLines_iy_V_7_ce1;
wire   [8:0] bufLines_iy_V_7_q1;
reg   [10:0] bufLines_iy_V_8_address0;
reg    bufLines_iy_V_8_ce0;
reg    bufLines_iy_V_8_we0;
reg   [8:0] bufLines_iy_V_8_d0;
wire   [10:0] bufLines_iy_V_8_address1;
reg    bufLines_iy_V_8_ce1;
wire   [8:0] bufLines_iy_V_8_q1;
reg   [10:0] bufLines_iy_V_9_address0;
reg    bufLines_iy_V_9_ce0;
reg    bufLines_iy_V_9_we0;
reg   [8:0] bufLines_iy_V_9_d0;
wire   [10:0] bufLines_iy_V_9_address1;
reg    bufLines_iy_V_9_ce1;
wire   [8:0] bufLines_iy_V_9_q1;
reg   [10:0] bufLines_iy_V_10_address0;
reg    bufLines_iy_V_10_ce0;
reg    bufLines_iy_V_10_we0;
reg   [8:0] bufLines_iy_V_10_d0;
wire   [10:0] bufLines_iy_V_10_address1;
reg    bufLines_iy_V_10_ce1;
wire   [8:0] bufLines_iy_V_10_q1;
reg   [10:0] bufLines_it_V_0_address0;
reg    bufLines_it_V_0_ce0;
reg    bufLines_it_V_0_we0;
reg   [16:0] bufLines_it_V_0_d0;
wire   [16:0] bufLines_it_V_0_q0;
reg   [10:0] bufLines_it_V_1_address0;
reg    bufLines_it_V_1_ce0;
reg    bufLines_it_V_1_we0;
reg   [16:0] bufLines_it_V_1_d0;
wire   [10:0] bufLines_it_V_1_address1;
reg    bufLines_it_V_1_ce1;
wire   [16:0] bufLines_it_V_1_q1;
reg   [10:0] bufLines_it_V_2_address0;
reg    bufLines_it_V_2_ce0;
reg    bufLines_it_V_2_we0;
reg   [16:0] bufLines_it_V_2_d0;
wire   [10:0] bufLines_it_V_2_address1;
reg    bufLines_it_V_2_ce1;
wire   [16:0] bufLines_it_V_2_q1;
reg   [10:0] bufLines_it_V_3_address0;
reg    bufLines_it_V_3_ce0;
reg    bufLines_it_V_3_we0;
reg   [16:0] bufLines_it_V_3_d0;
wire   [10:0] bufLines_it_V_3_address1;
reg    bufLines_it_V_3_ce1;
wire   [16:0] bufLines_it_V_3_q1;
reg   [10:0] bufLines_it_V_4_address0;
reg    bufLines_it_V_4_ce0;
reg    bufLines_it_V_4_we0;
reg   [16:0] bufLines_it_V_4_d0;
wire   [10:0] bufLines_it_V_4_address1;
reg    bufLines_it_V_4_ce1;
wire   [16:0] bufLines_it_V_4_q1;
reg   [10:0] bufLines_it_V_5_address0;
reg    bufLines_it_V_5_ce0;
reg    bufLines_it_V_5_we0;
reg   [16:0] bufLines_it_V_5_d0;
wire   [10:0] bufLines_it_V_5_address1;
reg    bufLines_it_V_5_ce1;
wire   [16:0] bufLines_it_V_5_q1;
reg   [10:0] bufLines_it_V_6_address0;
reg    bufLines_it_V_6_ce0;
reg    bufLines_it_V_6_we0;
reg   [16:0] bufLines_it_V_6_d0;
wire   [10:0] bufLines_it_V_6_address1;
reg    bufLines_it_V_6_ce1;
wire   [16:0] bufLines_it_V_6_q1;
reg   [10:0] bufLines_it_V_7_address0;
reg    bufLines_it_V_7_ce0;
reg    bufLines_it_V_7_we0;
reg   [16:0] bufLines_it_V_7_d0;
wire   [10:0] bufLines_it_V_7_address1;
reg    bufLines_it_V_7_ce1;
wire   [16:0] bufLines_it_V_7_q1;
reg   [10:0] bufLines_it_V_8_address0;
reg    bufLines_it_V_8_ce0;
reg    bufLines_it_V_8_we0;
reg   [16:0] bufLines_it_V_8_d0;
wire   [10:0] bufLines_it_V_8_address1;
reg    bufLines_it_V_8_ce1;
wire   [16:0] bufLines_it_V_8_q1;
reg   [10:0] bufLines_it_V_9_address0;
reg    bufLines_it_V_9_ce0;
reg    bufLines_it_V_9_we0;
reg   [16:0] bufLines_it_V_9_d0;
wire   [10:0] bufLines_it_V_9_address1;
reg    bufLines_it_V_9_ce1;
wire   [16:0] bufLines_it_V_9_q1;
reg   [10:0] bufLines_it_V_10_address0;
reg    bufLines_it_V_10_ce0;
reg    bufLines_it_V_10_we0;
reg   [16:0] bufLines_it_V_10_d0;
wire   [10:0] bufLines_it_V_10_address1;
reg    bufLines_it_V_10_ce1;
wire   [16:0] bufLines_it_V_10_q1;
reg   [10:0] colsum_IxIx_V_address0;
reg    colsum_IxIx_V_ce0;
reg    colsum_IxIx_V_we0;
reg   [26:0] colsum_IxIx_V_d0;
wire   [10:0] colsum_IxIx_V_address1;
reg    colsum_IxIx_V_ce1;
wire   [26:0] colsum_IxIx_V_q1;
reg   [10:0] colsum_IxIy_V_address0;
reg    colsum_IxIy_V_ce0;
reg    colsum_IxIy_V_we0;
reg   [26:0] colsum_IxIy_V_d0;
wire   [10:0] colsum_IxIy_V_address1;
reg    colsum_IxIy_V_ce1;
wire   [26:0] colsum_IxIy_V_q1;
reg   [10:0] colsum_IyIy_V_address0;
reg    colsum_IyIy_V_ce0;
reg    colsum_IyIy_V_we0;
reg   [26:0] colsum_IyIy_V_d0;
wire   [10:0] colsum_IyIy_V_address1;
reg    colsum_IyIy_V_ce1;
wire   [26:0] colsum_IyIy_V_q1;
reg   [10:0] colsum_IxIt_V_address0;
reg    colsum_IxIt_V_ce0;
reg    colsum_IxIt_V_we0;
reg   [33:0] colsum_IxIt_V_d0;
reg    colsum_IxIt_V_ce1;
wire   [33:0] colsum_IxIt_V_q1;
reg   [10:0] colsum_IyIt_V_address0;
reg    colsum_IyIt_V_ce0;
reg    colsum_IyIt_V_we0;
reg   [33:0] colsum_IyIt_V_d0;
reg    colsum_IyIt_V_ce1;
wire   [33:0] colsum_IyIt_V_q1;
reg   [3:0] i_reg_1555;
wire    ap_CS_fsm_state4;
reg   [31:0] j_reg_1567;
wire   [0:0] icmp_ln114_fu_1712_p2;
reg   [15:0] empty_reg_1578;
wire    ap_CS_fsm_state13;
reg  signed [16:0] ap_phi_mux_empty_189_phi_fu_1604_p4;
reg  signed [16:0] ap_phi_reg_pp1_iter1_empty_189_reg_1600;
wire  signed [16:0] ap_phi_reg_pp1_iter0_empty_189_reg_1600;
reg  signed [8:0] ap_phi_mux_empty_190_phi_fu_1617_p4;
reg  signed [8:0] ap_phi_reg_pp1_iter1_empty_190_reg_1613;
wire  signed [8:0] ap_phi_reg_pp1_iter0_empty_190_reg_1613;
reg  signed [8:0] ap_phi_mux_empty_191_phi_fu_1631_p4;
reg  signed [8:0] ap_phi_reg_pp1_iter1_empty_191_reg_1627;
wire  signed [8:0] ap_phi_reg_pp1_iter0_empty_191_reg_1627;
wire   [63:0] zext_ln114_fu_1670_p1;
reg   [33:0] p_lcssa231826043276_i_fu_298;
wire   [33:0] add_ln703_9_fu_2562_p2;
reg   [33:0] p_lcssa231525983279_i_fu_302;
wire   [33:0] add_ln703_8_fu_2556_p2;
reg   [26:0] p_lcssa231225923282_i_fu_306;
wire   [26:0] add_ln703_7_fu_2211_p2;
reg   [26:0] p_lcssa230925863285_i_fu_310;
wire   [26:0] add_ln703_6_fu_2205_p2;
reg   [26:0] p_lcssa230625803288_i_fu_314;
wire   [26:0] add_ln703_fu_2199_p2;
reg   [26:0] colsum_prevWIN_IxIx_V_0_fu_318;
reg   [26:0] colsum_prevWIN_IxIx_V_0_1_fu_322;
reg   [26:0] colsum_prevWIN_IxIx_V_1_fu_326;
reg   [26:0] colsum_prevWIN_IxIx_V_2_fu_330;
reg   [26:0] colsum_prevWIN_IxIx_V_3_fu_334;
reg   [26:0] colsum_prevWIN_IxIx_V_4_fu_338;
reg   [26:0] colsum_prevWIN_IxIx_V_5_fu_342;
reg   [26:0] colsum_prevWIN_IxIx_V_6_fu_346;
reg   [26:0] colsum_prevWIN_IxIx_V_7_fu_350;
reg   [26:0] colsum_prevWIN_IxIx_V_8_fu_354;
reg   [26:0] colsum_prevWIN_IxIx_V_9_fu_358;
reg   [26:0] colsum_prevWIN_IxIy_V_0_fu_362;
reg   [26:0] colsum_prevWIN_IxIy_V_0_1_fu_366;
reg   [26:0] colsum_prevWIN_IxIy_V_1_fu_370;
reg   [26:0] colsum_prevWIN_IxIy_V_2_fu_374;
reg   [26:0] colsum_prevWIN_IxIy_V_3_fu_378;
reg   [26:0] colsum_prevWIN_IxIy_V_4_fu_382;
reg   [26:0] colsum_prevWIN_IxIy_V_5_fu_386;
reg   [26:0] colsum_prevWIN_IxIy_V_6_fu_390;
reg   [26:0] colsum_prevWIN_IxIy_V_7_fu_394;
reg   [26:0] colsum_prevWIN_IxIy_V_8_fu_398;
reg   [26:0] colsum_prevWIN_IxIy_V_9_fu_402;
reg   [26:0] colsum_prevWIN_IyIy_V_0_fu_406;
reg   [26:0] colsum_prevWIN_IyIy_V_0_1_fu_410;
reg   [26:0] colsum_prevWIN_IyIy_V_1_fu_414;
reg   [26:0] colsum_prevWIN_IyIy_V_2_fu_418;
reg   [26:0] colsum_prevWIN_IyIy_V_3_fu_422;
reg   [26:0] colsum_prevWIN_IyIy_V_4_fu_426;
reg   [26:0] colsum_prevWIN_IyIy_V_5_fu_430;
reg   [26:0] colsum_prevWIN_IyIy_V_6_fu_434;
reg   [26:0] colsum_prevWIN_IyIy_V_7_fu_438;
reg   [26:0] colsum_prevWIN_IyIy_V_8_fu_442;
reg   [26:0] colsum_prevWIN_IyIy_V_9_fu_446;
reg   [33:0] colsum_prevWIN_IxIt_V_0_fu_450;
reg   [33:0] colsum_prevWIN_IxIt_V_0_1_fu_454;
reg   [33:0] colsum_prevWIN_IxIt_V_1_fu_458;
reg   [33:0] colsum_prevWIN_IxIt_V_2_fu_462;
reg   [33:0] colsum_prevWIN_IxIt_V_3_fu_466;
reg   [33:0] colsum_prevWIN_IxIt_V_4_fu_470;
reg   [33:0] colsum_prevWIN_IxIt_V_5_fu_474;
reg   [33:0] colsum_prevWIN_IxIt_V_6_fu_478;
reg   [33:0] colsum_prevWIN_IxIt_V_7_fu_482;
reg   [33:0] colsum_prevWIN_IxIt_V_8_fu_486;
reg   [33:0] colsum_prevWIN_IxIt_V_9_fu_490;
wire   [33:0] colsum_prevWIN_IxIt_V_10_fu_2513_p2;
reg   [33:0] colsum_prevWIN_IyIt_V_0_fu_494;
reg   [33:0] colsum_prevWIN_IyIt_V_0_1_fu_498;
reg   [33:0] colsum_prevWIN_IyIt_V_1_fu_502;
reg   [33:0] colsum_prevWIN_IyIt_V_2_fu_506;
reg   [33:0] colsum_prevWIN_IyIt_V_3_fu_510;
reg   [33:0] colsum_prevWIN_IyIt_V_4_fu_514;
reg   [33:0] colsum_prevWIN_IyIt_V_5_fu_518;
reg   [33:0] colsum_prevWIN_IyIt_V_6_fu_522;
reg   [33:0] colsum_prevWIN_IyIt_V_7_fu_526;
reg   [33:0] colsum_prevWIN_IyIt_V_8_fu_530;
reg   [33:0] colsum_prevWIN_IyIt_V_9_fu_534;
wire   [33:0] colsum_prevWIN_IyIt_V_10_fu_2523_p2;
reg    ap_block_pp1_stage0_01001;
wire   [31:0] zext_ln882_fu_1723_p1;
wire   [0:0] ult_fu_1738_p2;
wire   [31:0] zext_ln882_4_fu_1755_p1;
wire   [0:0] xor_ln178_fu_1781_p2;
wire   [0:0] icmp_ln271_fu_1834_p2;
wire  signed [8:0] mul_ln1349_fu_1882_p0;
wire  signed [17:0] sext_ln1349_fu_1878_p1;
wire  signed [8:0] mul_ln1349_fu_1882_p1;
wire   [17:0] mul_ln1349_fu_1882_p2;
wire  signed [8:0] mul_ln1349_1_fu_1899_p0;
wire  signed [17:0] sext_ln1349_1_fu_1896_p1;
wire  signed [8:0] mul_ln1349_1_fu_1899_p1;
wire   [17:0] mul_ln1349_1_fu_1899_p2;
wire   [19:0] shl_ln_fu_1888_p3;
wire   [19:0] shl_ln1193_1_fu_1905_p3;
wire   [19:0] sub_ln1193_fu_1913_p2;
wire  signed [26:0] sext_ln703_fu_1919_p1;
wire  signed [8:0] mul_ln1349_2_fu_1934_p0;
wire  signed [17:0] sext_ln1349_2_fu_1930_p1;
wire  signed [8:0] mul_ln1349_2_fu_1934_p1;
wire   [17:0] mul_ln1349_2_fu_1934_p2;
wire  signed [8:0] mul_ln1349_3_fu_1951_p0;
wire  signed [17:0] sext_ln1349_3_fu_1948_p1;
wire  signed [8:0] mul_ln1349_3_fu_1951_p1;
wire   [17:0] mul_ln1349_3_fu_1951_p2;
wire   [19:0] shl_ln1193_2_fu_1940_p3;
wire   [19:0] shl_ln1193_3_fu_1957_p3;
wire   [19:0] sub_ln1193_2_fu_1965_p2;
wire  signed [26:0] sext_ln703_4_fu_1971_p1;
wire  signed [8:0] mul_ln1349_4_fu_1982_p0;
wire  signed [8:0] mul_ln1349_4_fu_1982_p1;
wire   [17:0] mul_ln1349_4_fu_1982_p2;
wire  signed [8:0] mul_ln1349_5_fu_1996_p0;
wire  signed [8:0] mul_ln1349_5_fu_1996_p1;
wire   [17:0] mul_ln1349_5_fu_1996_p2;
wire   [19:0] shl_ln1193_4_fu_1988_p3;
wire   [19:0] shl_ln1193_5_fu_2002_p3;
wire   [19:0] sub_ln1193_3_fu_2010_p2;
wire  signed [26:0] sext_ln703_5_fu_2016_p1;
wire   [16:0] select_ln882_fu_1871_p3;
wire   [26:0] sub_ln703_4_fu_2171_p2;
wire   [26:0] sub_ln703_5_fu_2176_p2;
wire   [26:0] sub_ln703_3_fu_2166_p2;
wire   [26:0] select_ln886_4_fu_2193_p3;
wire   [26:0] select_ln161_4_fu_2150_p3;
wire   [26:0] select_ln886_3_fu_2187_p3;
wire   [26:0] select_ln161_3_fu_2143_p3;
wire   [26:0] select_ln886_2_fu_2181_p3;
wire   [26:0] select_ln161_2_fu_2136_p3;
wire  signed [25:0] grp_fu_2740_p3;
wire  signed [33:0] sext_ln703_6_fu_2510_p1;
wire  signed [25:0] grp_fu_2749_p3;
wire  signed [33:0] sext_ln703_7_fu_2520_p1;
wire   [33:0] sub_ln703_7_fu_2536_p2;
wire   [33:0] sub_ln703_6_fu_2530_p2;
wire   [33:0] select_ln886_1_fu_2549_p3;
wire   [33:0] select_ln161_1_fu_2497_p3;
wire   [33:0] select_ln886_fu_2542_p3;
wire   [33:0] select_ln161_fu_2490_p3;
wire  signed [16:0] grp_fu_2728_p1;
wire  signed [16:0] grp_fu_2734_p1;
wire  signed [16:0] grp_fu_2740_p1;
wire  signed [16:0] grp_fu_2749_p1;
reg    grp_fu_2728_ce;
reg    grp_fu_2734_ce;
reg    grp_fu_2740_ce;
reg    grp_fu_2749_ce;
reg   [6:0] ap_NS_fsm;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_condition_239;
reg    ap_condition_891;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 7'd1;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
end

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak #(
    .DataWidth( 9 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
bufLines_ix_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufLines_ix_V_0_address0),
    .ce0(bufLines_ix_V_0_ce0),
    .we0(bufLines_ix_V_0_we0),
    .d0(bufLines_ix_V_0_d0),
    .address1(bufLines_ix_V_0_address1),
    .ce1(bufLines_ix_V_0_ce1),
    .q1(bufLines_ix_V_0_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak #(
    .DataWidth( 9 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
bufLines_ix_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufLines_ix_V_1_address0),
    .ce0(bufLines_ix_V_1_ce0),
    .we0(bufLines_ix_V_1_we0),
    .d0(bufLines_ix_V_1_d0),
    .address1(bufLines_ix_V_1_address1),
    .ce1(bufLines_ix_V_1_ce1),
    .q1(bufLines_ix_V_1_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak #(
    .DataWidth( 9 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
bufLines_ix_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufLines_ix_V_2_address0),
    .ce0(bufLines_ix_V_2_ce0),
    .we0(bufLines_ix_V_2_we0),
    .d0(bufLines_ix_V_2_d0),
    .address1(bufLines_ix_V_2_address1),
    .ce1(bufLines_ix_V_2_ce1),
    .q1(bufLines_ix_V_2_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak #(
    .DataWidth( 9 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
bufLines_ix_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufLines_ix_V_3_address0),
    .ce0(bufLines_ix_V_3_ce0),
    .we0(bufLines_ix_V_3_we0),
    .d0(bufLines_ix_V_3_d0),
    .address1(bufLines_ix_V_3_address1),
    .ce1(bufLines_ix_V_3_ce1),
    .q1(bufLines_ix_V_3_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak #(
    .DataWidth( 9 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
bufLines_ix_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufLines_ix_V_4_address0),
    .ce0(bufLines_ix_V_4_ce0),
    .we0(bufLines_ix_V_4_we0),
    .d0(bufLines_ix_V_4_d0),
    .address1(bufLines_ix_V_4_address1),
    .ce1(bufLines_ix_V_4_ce1),
    .q1(bufLines_ix_V_4_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak #(
    .DataWidth( 9 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
bufLines_ix_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufLines_ix_V_5_address0),
    .ce0(bufLines_ix_V_5_ce0),
    .we0(bufLines_ix_V_5_we0),
    .d0(bufLines_ix_V_5_d0),
    .address1(bufLines_ix_V_5_address1),
    .ce1(bufLines_ix_V_5_ce1),
    .q1(bufLines_ix_V_5_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak #(
    .DataWidth( 9 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
bufLines_ix_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufLines_ix_V_6_address0),
    .ce0(bufLines_ix_V_6_ce0),
    .we0(bufLines_ix_V_6_we0),
    .d0(bufLines_ix_V_6_d0),
    .address1(bufLines_ix_V_6_address1),
    .ce1(bufLines_ix_V_6_ce1),
    .q1(bufLines_ix_V_6_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak #(
    .DataWidth( 9 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
bufLines_ix_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufLines_ix_V_7_address0),
    .ce0(bufLines_ix_V_7_ce0),
    .we0(bufLines_ix_V_7_we0),
    .d0(bufLines_ix_V_7_d0),
    .address1(bufLines_ix_V_7_address1),
    .ce1(bufLines_ix_V_7_ce1),
    .q1(bufLines_ix_V_7_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak #(
    .DataWidth( 9 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
bufLines_ix_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufLines_ix_V_8_address0),
    .ce0(bufLines_ix_V_8_ce0),
    .we0(bufLines_ix_V_8_we0),
    .d0(bufLines_ix_V_8_d0),
    .address1(bufLines_ix_V_8_address1),
    .ce1(bufLines_ix_V_8_ce1),
    .q1(bufLines_ix_V_8_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak #(
    .DataWidth( 9 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
bufLines_ix_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufLines_ix_V_9_address0),
    .ce0(bufLines_ix_V_9_ce0),
    .we0(bufLines_ix_V_9_we0),
    .d0(bufLines_ix_V_9_d0),
    .address1(bufLines_ix_V_9_address1),
    .ce1(bufLines_ix_V_9_ce1),
    .q1(bufLines_ix_V_9_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak #(
    .DataWidth( 9 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
bufLines_ix_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufLines_ix_V_10_address0),
    .ce0(bufLines_ix_V_10_ce0),
    .we0(bufLines_ix_V_10_we0),
    .d0(bufLines_ix_V_10_d0),
    .address1(bufLines_ix_V_10_address1),
    .ce1(bufLines_ix_V_10_ce1),
    .q1(bufLines_ix_V_10_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak #(
    .DataWidth( 9 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
bufLines_iy_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufLines_iy_V_0_address0),
    .ce0(bufLines_iy_V_0_ce0),
    .we0(bufLines_iy_V_0_we0),
    .d0(bufLines_iy_V_0_d0),
    .address1(bufLines_iy_V_0_address1),
    .ce1(bufLines_iy_V_0_ce1),
    .q1(bufLines_iy_V_0_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak #(
    .DataWidth( 9 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
bufLines_iy_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufLines_iy_V_1_address0),
    .ce0(bufLines_iy_V_1_ce0),
    .we0(bufLines_iy_V_1_we0),
    .d0(bufLines_iy_V_1_d0),
    .address1(bufLines_iy_V_1_address1),
    .ce1(bufLines_iy_V_1_ce1),
    .q1(bufLines_iy_V_1_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak #(
    .DataWidth( 9 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
bufLines_iy_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufLines_iy_V_2_address0),
    .ce0(bufLines_iy_V_2_ce0),
    .we0(bufLines_iy_V_2_we0),
    .d0(bufLines_iy_V_2_d0),
    .address1(bufLines_iy_V_2_address1),
    .ce1(bufLines_iy_V_2_ce1),
    .q1(bufLines_iy_V_2_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak #(
    .DataWidth( 9 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
bufLines_iy_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufLines_iy_V_3_address0),
    .ce0(bufLines_iy_V_3_ce0),
    .we0(bufLines_iy_V_3_we0),
    .d0(bufLines_iy_V_3_d0),
    .address1(bufLines_iy_V_3_address1),
    .ce1(bufLines_iy_V_3_ce1),
    .q1(bufLines_iy_V_3_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak #(
    .DataWidth( 9 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
bufLines_iy_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufLines_iy_V_4_address0),
    .ce0(bufLines_iy_V_4_ce0),
    .we0(bufLines_iy_V_4_we0),
    .d0(bufLines_iy_V_4_d0),
    .address1(bufLines_iy_V_4_address1),
    .ce1(bufLines_iy_V_4_ce1),
    .q1(bufLines_iy_V_4_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak #(
    .DataWidth( 9 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
bufLines_iy_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufLines_iy_V_5_address0),
    .ce0(bufLines_iy_V_5_ce0),
    .we0(bufLines_iy_V_5_we0),
    .d0(bufLines_iy_V_5_d0),
    .address1(bufLines_iy_V_5_address1),
    .ce1(bufLines_iy_V_5_ce1),
    .q1(bufLines_iy_V_5_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak #(
    .DataWidth( 9 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
bufLines_iy_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufLines_iy_V_6_address0),
    .ce0(bufLines_iy_V_6_ce0),
    .we0(bufLines_iy_V_6_we0),
    .d0(bufLines_iy_V_6_d0),
    .address1(bufLines_iy_V_6_address1),
    .ce1(bufLines_iy_V_6_ce1),
    .q1(bufLines_iy_V_6_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak #(
    .DataWidth( 9 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
bufLines_iy_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufLines_iy_V_7_address0),
    .ce0(bufLines_iy_V_7_ce0),
    .we0(bufLines_iy_V_7_we0),
    .d0(bufLines_iy_V_7_d0),
    .address1(bufLines_iy_V_7_address1),
    .ce1(bufLines_iy_V_7_ce1),
    .q1(bufLines_iy_V_7_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak #(
    .DataWidth( 9 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
bufLines_iy_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufLines_iy_V_8_address0),
    .ce0(bufLines_iy_V_8_ce0),
    .we0(bufLines_iy_V_8_we0),
    .d0(bufLines_iy_V_8_d0),
    .address1(bufLines_iy_V_8_address1),
    .ce1(bufLines_iy_V_8_ce1),
    .q1(bufLines_iy_V_8_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak #(
    .DataWidth( 9 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
bufLines_iy_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufLines_iy_V_9_address0),
    .ce0(bufLines_iy_V_9_ce0),
    .we0(bufLines_iy_V_9_we0),
    .d0(bufLines_iy_V_9_d0),
    .address1(bufLines_iy_V_9_address1),
    .ce1(bufLines_iy_V_9_ce1),
    .q1(bufLines_iy_V_9_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak #(
    .DataWidth( 9 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
bufLines_iy_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufLines_iy_V_10_address0),
    .ce0(bufLines_iy_V_10_ce0),
    .we0(bufLines_iy_V_10_we0),
    .d0(bufLines_iy_V_10_d0),
    .address1(bufLines_iy_V_10_address1),
    .ce1(bufLines_iy_V_10_ce1),
    .q1(bufLines_iy_V_10_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bwn #(
    .DataWidth( 17 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
bufLines_it_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufLines_it_V_0_address0),
    .ce0(bufLines_it_V_0_ce0),
    .we0(bufLines_it_V_0_we0),
    .d0(bufLines_it_V_0_d0),
    .q0(bufLines_it_V_0_q0)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn #(
    .DataWidth( 17 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
bufLines_it_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufLines_it_V_1_address0),
    .ce0(bufLines_it_V_1_ce0),
    .we0(bufLines_it_V_1_we0),
    .d0(bufLines_it_V_1_d0),
    .address1(bufLines_it_V_1_address1),
    .ce1(bufLines_it_V_1_ce1),
    .q1(bufLines_it_V_1_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn #(
    .DataWidth( 17 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
bufLines_it_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufLines_it_V_2_address0),
    .ce0(bufLines_it_V_2_ce0),
    .we0(bufLines_it_V_2_we0),
    .d0(bufLines_it_V_2_d0),
    .address1(bufLines_it_V_2_address1),
    .ce1(bufLines_it_V_2_ce1),
    .q1(bufLines_it_V_2_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn #(
    .DataWidth( 17 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
bufLines_it_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufLines_it_V_3_address0),
    .ce0(bufLines_it_V_3_ce0),
    .we0(bufLines_it_V_3_we0),
    .d0(bufLines_it_V_3_d0),
    .address1(bufLines_it_V_3_address1),
    .ce1(bufLines_it_V_3_ce1),
    .q1(bufLines_it_V_3_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn #(
    .DataWidth( 17 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
bufLines_it_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufLines_it_V_4_address0),
    .ce0(bufLines_it_V_4_ce0),
    .we0(bufLines_it_V_4_we0),
    .d0(bufLines_it_V_4_d0),
    .address1(bufLines_it_V_4_address1),
    .ce1(bufLines_it_V_4_ce1),
    .q1(bufLines_it_V_4_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn #(
    .DataWidth( 17 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
bufLines_it_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufLines_it_V_5_address0),
    .ce0(bufLines_it_V_5_ce0),
    .we0(bufLines_it_V_5_we0),
    .d0(bufLines_it_V_5_d0),
    .address1(bufLines_it_V_5_address1),
    .ce1(bufLines_it_V_5_ce1),
    .q1(bufLines_it_V_5_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn #(
    .DataWidth( 17 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
bufLines_it_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufLines_it_V_6_address0),
    .ce0(bufLines_it_V_6_ce0),
    .we0(bufLines_it_V_6_we0),
    .d0(bufLines_it_V_6_d0),
    .address1(bufLines_it_V_6_address1),
    .ce1(bufLines_it_V_6_ce1),
    .q1(bufLines_it_V_6_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn #(
    .DataWidth( 17 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
bufLines_it_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufLines_it_V_7_address0),
    .ce0(bufLines_it_V_7_ce0),
    .we0(bufLines_it_V_7_we0),
    .d0(bufLines_it_V_7_d0),
    .address1(bufLines_it_V_7_address1),
    .ce1(bufLines_it_V_7_ce1),
    .q1(bufLines_it_V_7_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn #(
    .DataWidth( 17 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
bufLines_it_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufLines_it_V_8_address0),
    .ce0(bufLines_it_V_8_ce0),
    .we0(bufLines_it_V_8_we0),
    .d0(bufLines_it_V_8_d0),
    .address1(bufLines_it_V_8_address1),
    .ce1(bufLines_it_V_8_ce1),
    .q1(bufLines_it_V_8_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn #(
    .DataWidth( 17 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
bufLines_it_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufLines_it_V_9_address0),
    .ce0(bufLines_it_V_9_ce0),
    .we0(bufLines_it_V_9_we0),
    .d0(bufLines_it_V_9_d0),
    .address1(bufLines_it_V_9_address1),
    .ce1(bufLines_it_V_9_ce1),
    .q1(bufLines_it_V_9_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn #(
    .DataWidth( 17 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
bufLines_it_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufLines_it_V_10_address0),
    .ce0(bufLines_it_V_10_ce0),
    .we0(bufLines_it_V_10_we0),
    .d0(bufLines_it_V_10_d0),
    .address1(bufLines_it_V_10_address1),
    .ce1(bufLines_it_V_10_ce1),
    .q1(bufLines_it_V_10_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bHp #(
    .DataWidth( 27 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
colsum_IxIx_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(colsum_IxIx_V_address0),
    .ce0(colsum_IxIx_V_ce0),
    .we0(colsum_IxIx_V_we0),
    .d0(colsum_IxIx_V_d0),
    .address1(colsum_IxIx_V_address1),
    .ce1(colsum_IxIx_V_ce1),
    .q1(colsum_IxIx_V_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bHp #(
    .DataWidth( 27 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
colsum_IxIy_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(colsum_IxIy_V_address0),
    .ce0(colsum_IxIy_V_ce0),
    .we0(colsum_IxIy_V_we0),
    .d0(colsum_IxIy_V_d0),
    .address1(colsum_IxIy_V_address1),
    .ce1(colsum_IxIy_V_ce1),
    .q1(colsum_IxIy_V_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bHp #(
    .DataWidth( 27 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
colsum_IyIy_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(colsum_IyIy_V_address0),
    .ce0(colsum_IyIy_V_ce0),
    .we0(colsum_IyIy_V_we0),
    .d0(colsum_IyIy_V_d0),
    .address1(colsum_IyIy_V_address1),
    .ce1(colsum_IyIy_V_ce1),
    .q1(colsum_IyIy_V_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bKp #(
    .DataWidth( 34 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
colsum_IxIt_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(colsum_IxIt_V_address0),
    .ce0(colsum_IxIt_V_ce0),
    .we0(colsum_IxIt_V_we0),
    .d0(colsum_IxIt_V_d0),
    .address1(colsum_IxIt_V_addr_1_reg_3470_pp1_iter3_reg),
    .ce1(colsum_IxIt_V_ce1),
    .q1(colsum_IxIt_V_q1)
);

pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bKp #(
    .DataWidth( 34 ),
    .AddressRange( 1925 ),
    .AddressWidth( 11 ))
colsum_IyIt_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(colsum_IyIt_V_address0),
    .ce0(colsum_IyIt_V_ce0),
    .we0(colsum_IyIt_V_we0),
    .d0(colsum_IyIt_V_d0),
    .address1(colsum_IyIt_V_addr_1_reg_3481_pp1_iter3_reg),
    .ce1(colsum_IyIt_V_ce1),
    .q1(colsum_IyIt_V_q1)
);

pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_9s_9s_18_1_1_U329(
    .din0(mul_ln1349_fu_1882_p0),
    .din1(mul_ln1349_fu_1882_p1),
    .dout(mul_ln1349_fu_1882_p2)
);

pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_9s_9s_18_1_1_U330(
    .din0(mul_ln1349_1_fu_1899_p0),
    .din1(mul_ln1349_1_fu_1899_p1),
    .dout(mul_ln1349_1_fu_1899_p2)
);

pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_9s_9s_18_1_1_U331(
    .din0(mul_ln1349_2_fu_1934_p0),
    .din1(mul_ln1349_2_fu_1934_p1),
    .dout(mul_ln1349_2_fu_1934_p2)
);

pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_9s_9s_18_1_1_U332(
    .din0(mul_ln1349_3_fu_1951_p0),
    .din1(mul_ln1349_3_fu_1951_p1),
    .dout(mul_ln1349_3_fu_1951_p2)
);

pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_9s_9s_18_1_1_U333(
    .din0(mul_ln1349_4_fu_1982_p0),
    .din1(mul_ln1349_4_fu_1982_p1),
    .dout(mul_ln1349_4_fu_1982_p2)
);

pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_9s_9s_18_1_1_U334(
    .din0(mul_ln1349_5_fu_1996_p0),
    .din1(mul_ln1349_5_fu_1996_p1),
    .dout(mul_ln1349_5_fu_1996_p2)
);

pyr_dense_optical_flow_accel_mul_mul_9s_17s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 26 ))
mul_mul_9s_17s_26_4_1_U335(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_mux_empty_191_phi_fu_1631_p4),
    .din1(grp_fu_2728_p1),
    .ce(grp_fu_2728_ce),
    .dout(grp_fu_2728_p2)
);

pyr_dense_optical_flow_accel_mul_mul_9s_17s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 26 ))
mul_mul_9s_17s_26_4_1_U336(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_mux_empty_190_phi_fu_1617_p4),
    .din1(grp_fu_2734_p1),
    .ce(grp_fu_2734_ce),
    .dout(grp_fu_2734_p2)
);

pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 17 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
mac_mulsub_9s_17s_26s_26_4_1_U337(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln882_2_reg_3435),
    .din1(grp_fu_2740_p1),
    .din2(grp_fu_2728_p2),
    .ce(grp_fu_2740_ce),
    .dout(grp_fu_2740_p3)
);

pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 17 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
mac_mulsub_9s_17s_26s_26_4_1_U338(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln882_1_reg_3429),
    .din1(grp_fu_2749_p1),
    .din2(grp_fu_2734_p2),
    .ce(grp_fu_2749_ce),
    .dout(grp_fu_2749_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln882_fu_1727_p2 == 1'd0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp1_flush_enable)) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln882_fu_1727_p2 == 1'd1))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end else if ((((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter4 == 1'b0) & (1'b1 == ap_condition_pp1_exit_iter5_state11)) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln882_fu_1727_p2 == 1'd1)))) begin
            ap_enable_reg_pp1_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter5_state11))) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter4;
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln882_fu_1727_p2 == 1'd1))) begin
            ap_enable_reg_pp1_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_239)) begin
        if (((or_ln178_fu_1787_p2 == 1'd1) & (icmp_ln882_8_fu_1759_p2 == 1'd1))) begin
            ap_phi_reg_pp1_iter1_empty_189_reg_1600 <= 17'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_empty_189_reg_1600 <= ap_phi_reg_pp1_iter0_empty_189_reg_1600;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_239)) begin
        if (((or_ln178_fu_1787_p2 == 1'd1) & (icmp_ln882_8_fu_1759_p2 == 1'd1))) begin
            ap_phi_reg_pp1_iter1_empty_190_reg_1613 <= 9'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_empty_190_reg_1613 <= ap_phi_reg_pp1_iter0_empty_190_reg_1613;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_239)) begin
        if (((or_ln178_fu_1787_p2 == 1'd1) & (icmp_ln882_8_fu_1759_p2 == 1'd1))) begin
            ap_phi_reg_pp1_iter1_empty_191_reg_1627 <= 9'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_empty_191_reg_1627 <= ap_phi_reg_pp1_iter0_empty_191_reg_1627;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln882_8_fu_1759_p2 == 1'd1))) begin
        empty_188_reg_1589 <= add_ln695_6_fu_1764_p2;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln882_fu_1727_p2 == 1'd1))) begin
        empty_188_reg_1589 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_891)) begin
        if (((or_ln178_reg_3205 == 1'd0) & (icmp_ln882_8_reg_3180 == 1'd1))) begin
            empty_190_reg_1613 <= strmIy2_dout;
        end else if ((1'b1 == 1'b1)) begin
            empty_190_reg_1613 <= ap_phi_reg_pp1_iter1_empty_190_reg_1613;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_891)) begin
        if (((or_ln178_reg_3205 == 1'd0) & (icmp_ln882_8_reg_3180 == 1'd1))) begin
            empty_191_reg_1627 <= strmIx1_dout;
        end else if ((1'b1 == 1'b1)) begin
            empty_191_reg_1627 <= ap_phi_reg_pp1_iter1_empty_191_reg_1627;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        empty_reg_1578 <= add_ln695_reg_3165;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln110_fu_1647_p2 == 1'd1))) begin
        empty_reg_1578 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((cols_out_full_n == 1'b0) | (rows_out_full_n == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_1555 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        i_reg_1555 <= add_ln110_reg_2779;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_fu_1712_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        j_reg_1567 <= add_ln114_fu_1717_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln110_fu_1647_p2 == 1'd0))) begin
        j_reg_1567 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln110_reg_2779 <= add_ln110_fu_1653_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln695_reg_3165 <= add_ln695_fu_1732_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln882_8_fu_1759_p2 == 1'd1))) begin
        bufLines_it_V_10_addr_1_reg_3405 <= conv_i1102_i_fu_1792_p1;
        bufLines_it_V_1_addr_1_reg_3243 <= conv_i1102_i_fu_1792_p1;
        bufLines_it_V_2_addr_1_reg_3261 <= conv_i1102_i_fu_1792_p1;
        bufLines_it_V_3_addr_1_reg_3279 <= conv_i1102_i_fu_1792_p1;
        bufLines_it_V_4_addr_1_reg_3297 <= conv_i1102_i_fu_1792_p1;
        bufLines_it_V_5_addr_1_reg_3315 <= conv_i1102_i_fu_1792_p1;
        bufLines_it_V_6_addr_1_reg_3333 <= conv_i1102_i_fu_1792_p1;
        bufLines_it_V_7_addr_1_reg_3351 <= conv_i1102_i_fu_1792_p1;
        bufLines_it_V_8_addr_1_reg_3369 <= conv_i1102_i_fu_1792_p1;
        bufLines_it_V_9_addr_1_reg_3387 <= conv_i1102_i_fu_1792_p1;
        bufLines_ix_V_0_addr_1_reg_3219 <= conv_i1102_i_fu_1792_p1;
        bufLines_ix_V_10_addr_1_reg_3393 <= conv_i1102_i_fu_1792_p1;
        bufLines_ix_V_1_addr_1_reg_3231 <= conv_i1102_i_fu_1792_p1;
        bufLines_ix_V_2_addr_1_reg_3249 <= conv_i1102_i_fu_1792_p1;
        bufLines_ix_V_3_addr_1_reg_3267 <= conv_i1102_i_fu_1792_p1;
        bufLines_ix_V_4_addr_1_reg_3285 <= conv_i1102_i_fu_1792_p1;
        bufLines_ix_V_5_addr_1_reg_3303 <= conv_i1102_i_fu_1792_p1;
        bufLines_ix_V_6_addr_1_reg_3321 <= conv_i1102_i_fu_1792_p1;
        bufLines_ix_V_7_addr_1_reg_3339 <= conv_i1102_i_fu_1792_p1;
        bufLines_ix_V_8_addr_1_reg_3357 <= conv_i1102_i_fu_1792_p1;
        bufLines_ix_V_9_addr_1_reg_3375 <= conv_i1102_i_fu_1792_p1;
        bufLines_iy_V_0_addr_1_reg_3225 <= conv_i1102_i_fu_1792_p1;
        bufLines_iy_V_10_addr_1_reg_3399 <= conv_i1102_i_fu_1792_p1;
        bufLines_iy_V_1_addr_1_reg_3237 <= conv_i1102_i_fu_1792_p1;
        bufLines_iy_V_2_addr_1_reg_3255 <= conv_i1102_i_fu_1792_p1;
        bufLines_iy_V_3_addr_1_reg_3273 <= conv_i1102_i_fu_1792_p1;
        bufLines_iy_V_4_addr_1_reg_3291 <= conv_i1102_i_fu_1792_p1;
        bufLines_iy_V_5_addr_1_reg_3309 <= conv_i1102_i_fu_1792_p1;
        bufLines_iy_V_6_addr_1_reg_3327 <= conv_i1102_i_fu_1792_p1;
        bufLines_iy_V_7_addr_1_reg_3345 <= conv_i1102_i_fu_1792_p1;
        bufLines_iy_V_8_addr_1_reg_3363 <= conv_i1102_i_fu_1792_p1;
        bufLines_iy_V_9_addr_1_reg_3381 <= conv_i1102_i_fu_1792_p1;
        conv_i1102_i_reg_3209[15 : 0] <= conv_i1102_i_fu_1792_p1[15 : 0];
        icmp_ln874_reg_3189 <= icmp_ln874_fu_1770_p2;
        icmp_ln882_9_reg_3198 <= icmp_ln882_9_fu_1776_p2;
        icmp_ln886_reg_3411 <= icmp_ln886_fu_1828_p2;
        or_ln178_reg_3205 <= or_ln178_fu_1787_p2;
        or_ln271_reg_3420 <= or_ln271_fu_1840_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln110_fu_1647_p2 == 1'd0))) begin
        cmp94_i_reg_2784 <= cmp94_i_fu_1659_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln882_fu_1727_p2 == 1'd1))) begin
        cmp_i_i_not_i_reg_3175 <= cmp_i_i_not_i_fu_1749_p2;
        rev463_reg_3170 <= rev463_fu_1743_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((cols_out_full_n == 1'b0) | (rows_out_full_n == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        cols_read_reg_2764 <= cols_dout;
        op2_assign_5_reg_2769 <= op2_assign_5_fu_1641_p2;
        rows_read_reg_2758 <= rows_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        colsum_IxIt_V_addr_1_reg_3470 <= conv_i1102_i_reg_3209;
        colsum_IxIx_V_addr_1_reg_3441 <= conv_i1102_i_reg_3209;
        colsum_IxIy_V_addr_1_reg_3447 <= conv_i1102_i_reg_3209;
        colsum_IyIt_V_addr_1_reg_3481 <= conv_i1102_i_reg_3209;
        colsum_IyIy_V_addr_1_reg_3453 <= conv_i1102_i_reg_3209;
        select_ln882_1_reg_3429 <= select_ln882_1_fu_1845_p3;
        select_ln882_2_reg_3435 <= select_ln882_2_fu_1852_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        colsum_IxIt_V_addr_1_reg_3470_pp1_iter2_reg <= colsum_IxIt_V_addr_1_reg_3470;
        colsum_IxIt_V_addr_1_reg_3470_pp1_iter3_reg <= colsum_IxIt_V_addr_1_reg_3470_pp1_iter2_reg;
        colsum_IxIt_V_addr_1_reg_3470_pp1_iter4_reg <= colsum_IxIt_V_addr_1_reg_3470_pp1_iter3_reg;
        colsum_IyIt_V_addr_1_reg_3481_pp1_iter2_reg <= colsum_IyIt_V_addr_1_reg_3481;
        colsum_IyIt_V_addr_1_reg_3481_pp1_iter3_reg <= colsum_IyIt_V_addr_1_reg_3481_pp1_iter2_reg;
        colsum_IyIt_V_addr_1_reg_3481_pp1_iter4_reg <= colsum_IyIt_V_addr_1_reg_3481_pp1_iter3_reg;
        icmp_ln874_reg_3189_pp1_iter2_reg <= icmp_ln874_reg_3189_pp1_iter1_reg;
        icmp_ln874_reg_3189_pp1_iter3_reg <= icmp_ln874_reg_3189_pp1_iter2_reg;
        icmp_ln874_reg_3189_pp1_iter4_reg <= icmp_ln874_reg_3189_pp1_iter3_reg;
        icmp_ln882_8_reg_3180_pp1_iter2_reg <= icmp_ln882_8_reg_3180_pp1_iter1_reg;
        icmp_ln882_8_reg_3180_pp1_iter3_reg <= icmp_ln882_8_reg_3180_pp1_iter2_reg;
        icmp_ln882_8_reg_3180_pp1_iter4_reg <= icmp_ln882_8_reg_3180_pp1_iter3_reg;
        icmp_ln886_reg_3411_pp1_iter2_reg <= icmp_ln886_reg_3411_pp1_iter1_reg;
        icmp_ln886_reg_3411_pp1_iter3_reg <= icmp_ln886_reg_3411_pp1_iter2_reg;
        icmp_ln886_reg_3411_pp1_iter4_reg <= icmp_ln886_reg_3411_pp1_iter3_reg;
        or_ln271_reg_3420_pp1_iter2_reg <= or_ln271_reg_3420_pp1_iter1_reg;
        or_ln271_reg_3420_pp1_iter3_reg <= or_ln271_reg_3420_pp1_iter2_reg;
        or_ln271_reg_3420_pp1_iter4_reg <= or_ln271_reg_3420_pp1_iter3_reg;
        or_ln271_reg_3420_pp1_iter5_reg <= or_ln271_reg_3420_pp1_iter4_reg;
        trunc_ln1333_1_reg_3529_pp1_iter4_reg <= trunc_ln1333_1_reg_3529;
        trunc_ln1333_1_reg_3529_pp1_iter5_reg <= trunc_ln1333_1_reg_3529_pp1_iter4_reg;
        trunc_ln1333_2_reg_3534_pp1_iter4_reg <= trunc_ln1333_2_reg_3534;
        trunc_ln1333_2_reg_3534_pp1_iter5_reg <= trunc_ln1333_2_reg_3534_pp1_iter4_reg;
        trunc_ln_reg_3524_pp1_iter4_reg <= trunc_ln_reg_3524;
        trunc_ln_reg_3524_pp1_iter5_reg <= trunc_ln_reg_3524_pp1_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1) & (icmp_ln882_8_reg_3180_pp1_iter4_reg == 1'd1))) begin
        colsum_prevWIN_IxIt_V_0_1_fu_454 <= colsum_prevWIN_IxIt_V_1_fu_458;
        colsum_prevWIN_IxIt_V_0_fu_450 <= colsum_prevWIN_IxIt_V_0_1_fu_454;
        colsum_prevWIN_IxIt_V_1_fu_458 <= colsum_prevWIN_IxIt_V_2_fu_462;
        colsum_prevWIN_IxIt_V_2_fu_462 <= colsum_prevWIN_IxIt_V_3_fu_466;
        colsum_prevWIN_IxIt_V_3_fu_466 <= colsum_prevWIN_IxIt_V_4_fu_470;
        colsum_prevWIN_IxIt_V_4_fu_470 <= colsum_prevWIN_IxIt_V_5_fu_474;
        colsum_prevWIN_IxIt_V_5_fu_474 <= colsum_prevWIN_IxIt_V_6_fu_478;
        colsum_prevWIN_IxIt_V_6_fu_478 <= colsum_prevWIN_IxIt_V_7_fu_482;
        colsum_prevWIN_IxIt_V_7_fu_482 <= colsum_prevWIN_IxIt_V_8_fu_486;
        colsum_prevWIN_IxIt_V_8_fu_486 <= colsum_prevWIN_IxIt_V_9_fu_490;
        colsum_prevWIN_IxIt_V_9_fu_490 <= colsum_prevWIN_IxIt_V_10_fu_2513_p2;
        colsum_prevWIN_IyIt_V_0_1_fu_498 <= colsum_prevWIN_IyIt_V_1_fu_502;
        colsum_prevWIN_IyIt_V_0_fu_494 <= colsum_prevWIN_IyIt_V_0_1_fu_498;
        colsum_prevWIN_IyIt_V_1_fu_502 <= colsum_prevWIN_IyIt_V_2_fu_506;
        colsum_prevWIN_IyIt_V_2_fu_506 <= colsum_prevWIN_IyIt_V_3_fu_510;
        colsum_prevWIN_IyIt_V_3_fu_510 <= colsum_prevWIN_IyIt_V_4_fu_514;
        colsum_prevWIN_IyIt_V_4_fu_514 <= colsum_prevWIN_IyIt_V_5_fu_518;
        colsum_prevWIN_IyIt_V_5_fu_518 <= colsum_prevWIN_IyIt_V_6_fu_522;
        colsum_prevWIN_IyIt_V_6_fu_522 <= colsum_prevWIN_IyIt_V_7_fu_526;
        colsum_prevWIN_IyIt_V_7_fu_526 <= colsum_prevWIN_IyIt_V_8_fu_530;
        colsum_prevWIN_IyIt_V_8_fu_530 <= colsum_prevWIN_IyIt_V_9_fu_534;
        colsum_prevWIN_IyIt_V_9_fu_534 <= colsum_prevWIN_IyIt_V_10_fu_2523_p2;
        p_lcssa231525983279_i_fu_302 <= add_ln703_8_fu_2556_p2;
        p_lcssa231826043276_i_fu_298 <= add_ln703_9_fu_2562_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (icmp_ln882_8_reg_3180_pp1_iter2_reg == 1'd1))) begin
        colsum_prevWIN_IxIx_V_0_1_fu_322 <= colsum_prevWIN_IxIx_V_1_fu_326;
        colsum_prevWIN_IxIx_V_0_fu_318 <= colsum_prevWIN_IxIx_V_0_1_fu_322;
        colsum_prevWIN_IxIx_V_1_fu_326 <= colsum_prevWIN_IxIx_V_2_fu_330;
        colsum_prevWIN_IxIx_V_2_fu_330 <= colsum_prevWIN_IxIx_V_3_fu_334;
        colsum_prevWIN_IxIx_V_3_fu_334 <= colsum_prevWIN_IxIx_V_4_fu_338;
        colsum_prevWIN_IxIx_V_4_fu_338 <= colsum_prevWIN_IxIx_V_5_fu_342;
        colsum_prevWIN_IxIx_V_5_fu_342 <= colsum_prevWIN_IxIx_V_6_fu_346;
        colsum_prevWIN_IxIx_V_6_fu_346 <= colsum_prevWIN_IxIx_V_7_fu_350;
        colsum_prevWIN_IxIx_V_7_fu_350 <= colsum_prevWIN_IxIx_V_8_fu_354;
        colsum_prevWIN_IxIx_V_8_fu_354 <= colsum_prevWIN_IxIx_V_9_fu_358;
        colsum_prevWIN_IxIx_V_9_fu_358 <= colsum_prevWIN_IxIx_V_10_reg_3487;
        colsum_prevWIN_IxIy_V_0_1_fu_366 <= colsum_prevWIN_IxIy_V_1_fu_370;
        colsum_prevWIN_IxIy_V_0_fu_362 <= colsum_prevWIN_IxIy_V_0_1_fu_366;
        colsum_prevWIN_IxIy_V_1_fu_370 <= colsum_prevWIN_IxIy_V_2_fu_374;
        colsum_prevWIN_IxIy_V_2_fu_374 <= colsum_prevWIN_IxIy_V_3_fu_378;
        colsum_prevWIN_IxIy_V_3_fu_378 <= colsum_prevWIN_IxIy_V_4_fu_382;
        colsum_prevWIN_IxIy_V_4_fu_382 <= colsum_prevWIN_IxIy_V_5_fu_386;
        colsum_prevWIN_IxIy_V_5_fu_386 <= colsum_prevWIN_IxIy_V_6_fu_390;
        colsum_prevWIN_IxIy_V_6_fu_390 <= colsum_prevWIN_IxIy_V_7_fu_394;
        colsum_prevWIN_IxIy_V_7_fu_394 <= colsum_prevWIN_IxIy_V_8_fu_398;
        colsum_prevWIN_IxIy_V_8_fu_398 <= colsum_prevWIN_IxIy_V_9_fu_402;
        colsum_prevWIN_IxIy_V_9_fu_402 <= colsum_prevWIN_IxIy_V_10_reg_3494;
        colsum_prevWIN_IyIy_V_0_1_fu_410 <= colsum_prevWIN_IyIy_V_1_fu_414;
        colsum_prevWIN_IyIy_V_0_fu_406 <= colsum_prevWIN_IyIy_V_0_1_fu_410;
        colsum_prevWIN_IyIy_V_1_fu_414 <= colsum_prevWIN_IyIy_V_2_fu_418;
        colsum_prevWIN_IyIy_V_2_fu_418 <= colsum_prevWIN_IyIy_V_3_fu_422;
        colsum_prevWIN_IyIy_V_3_fu_422 <= colsum_prevWIN_IyIy_V_4_fu_426;
        colsum_prevWIN_IyIy_V_4_fu_426 <= colsum_prevWIN_IyIy_V_5_fu_430;
        colsum_prevWIN_IyIy_V_5_fu_430 <= colsum_prevWIN_IyIy_V_6_fu_434;
        colsum_prevWIN_IyIy_V_6_fu_434 <= colsum_prevWIN_IyIy_V_7_fu_438;
        colsum_prevWIN_IyIy_V_7_fu_438 <= colsum_prevWIN_IyIy_V_8_fu_442;
        colsum_prevWIN_IyIy_V_8_fu_442 <= colsum_prevWIN_IyIy_V_9_fu_446;
        colsum_prevWIN_IyIy_V_9_fu_446 <= colsum_prevWIN_IyIy_V_10_reg_3501;
        p_lcssa230625803288_i_fu_314 <= add_ln703_fu_2199_p2;
        p_lcssa230925863285_i_fu_310 <= add_ln703_6_fu_2205_p2;
        p_lcssa231225923282_i_fu_306 <= add_ln703_7_fu_2211_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln882_8_reg_3180_pp1_iter1_reg == 1'd1))) begin
        colsum_prevWIN_IxIx_V_10_reg_3487 <= colsum_prevWIN_IxIx_V_10_fu_1923_p2;
        colsum_prevWIN_IxIy_V_10_reg_3494 <= colsum_prevWIN_IxIy_V_10_fu_1975_p2;
        colsum_prevWIN_IyIy_V_10_reg_3501 <= colsum_prevWIN_IyIy_V_10_fu_2020_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln874_reg_3189_pp1_iter1_reg <= icmp_ln874_reg_3189;
        icmp_ln882_8_reg_3180 <= icmp_ln882_8_fu_1759_p2;
        icmp_ln882_8_reg_3180_pp1_iter1_reg <= icmp_ln882_8_reg_3180;
        icmp_ln882_9_reg_3198_pp1_iter1_reg <= icmp_ln882_9_reg_3198;
        icmp_ln886_reg_3411_pp1_iter1_reg <= icmp_ln886_reg_3411;
        or_ln271_reg_3420_pp1_iter1_reg <= or_ln271_reg_3420;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln110_fu_1647_p2 == 1'd1))) begin
        op2_assign_reg_3148 <= op2_assign_fu_1665_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln882_8_reg_3180_pp1_iter2_reg == 1'd1))) begin
        trunc_ln1333_1_reg_3529 <= {{add_ln703_6_fu_2205_p2[26:2]}};
        trunc_ln1333_2_reg_3534 <= {{add_ln703_7_fu_2211_p2[26:2]}};
        trunc_ln_reg_3524 <= {{add_ln703_fu_2199_p2[26:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln882_8_reg_3180_pp1_iter4_reg == 1'd1))) begin
        trunc_ln1_reg_3549 <= {{add_ln703_8_fu_2556_p2[33:1]}};
        trunc_ln708_2_reg_3554 <= {{add_ln703_9_fu_2562_p2[33:1]}};
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter5 == 1'b1) & (ap_enable_reg_pp1_iter4 == 1'b0))) begin
        ap_condition_pp1_exit_iter5_state11 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter5_state11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln882_8_fu_1759_p2 == 1'd0))) begin
        ap_condition_pp1_flush_enable = 1'b1;
    end else begin
        ap_condition_pp1_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln882_fu_1727_p2 == 1'd0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln178_reg_3205 == 1'd0) & (icmp_ln882_8_reg_3180 == 1'd1))) begin
        ap_phi_mux_empty_189_phi_fu_1604_p4 = strmIt_float8_dout;
    end else begin
        ap_phi_mux_empty_189_phi_fu_1604_p4 = ap_phi_reg_pp1_iter1_empty_189_reg_1600;
    end
end

always @ (*) begin
    if (((or_ln178_reg_3205 == 1'd0) & (icmp_ln882_8_reg_3180 == 1'd1))) begin
        ap_phi_mux_empty_190_phi_fu_1617_p4 = strmIy2_dout;
    end else begin
        ap_phi_mux_empty_190_phi_fu_1617_p4 = ap_phi_reg_pp1_iter1_empty_190_reg_1613;
    end
end

always @ (*) begin
    if (((or_ln178_reg_3205 == 1'd0) & (icmp_ln882_8_reg_3180 == 1'd1))) begin
        ap_phi_mux_empty_191_phi_fu_1631_p4 = strmIx1_dout;
    end else begin
        ap_phi_mux_empty_191_phi_fu_1631_p4 = ap_phi_reg_pp1_iter1_empty_191_reg_1627;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln882_fu_1727_p2 == 1'd0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_it_V_0_address0 = conv_i1102_i_reg_3209;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_it_V_0_address0 = zext_ln114_fu_1670_p1;
    end else begin
        bufLines_it_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln882_9_reg_3198 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        bufLines_it_V_0_ce0 = 1'b1;
    end else begin
        bufLines_it_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_it_V_0_d0 = bufLines_it_V_1_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_it_V_0_d0 = 17'd0;
    end else begin
        bufLines_it_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln114_fu_1712_p2 == 1'd0) & (i_reg_1555 == 4'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        bufLines_it_V_0_we0 = 1'b1;
    end else begin
        bufLines_it_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_it_V_10_address0 = bufLines_it_V_10_addr_1_reg_3405;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_it_V_10_address0 = zext_ln114_fu_1670_p1;
    end else begin
        bufLines_it_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        bufLines_it_V_10_ce0 = 1'b1;
    end else begin
        bufLines_it_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_it_V_10_ce1 = 1'b1;
    end else begin
        bufLines_it_V_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_it_V_10_d0 = ap_phi_mux_empty_189_phi_fu_1604_p4;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_it_V_10_d0 = 17'd0;
    end else begin
        bufLines_it_V_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | (~(i_reg_1555 == 4'd0) & ~(i_reg_1555 == 4'd1) & ~(i_reg_1555 == 4'd2) & ~(i_reg_1555 == 4'd3) & ~(i_reg_1555 == 4'd4) & ~(i_reg_1555 == 4'd5) & ~(i_reg_1555 == 4'd6) & ~(i_reg_1555 == 4'd7) & ~(i_reg_1555 == 4'd8) & ~(i_reg_1555 == 4'd9) & (icmp_ln114_fu_1712_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        bufLines_it_V_10_we0 = 1'b1;
    end else begin
        bufLines_it_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_it_V_1_address0 = bufLines_it_V_1_addr_1_reg_3243;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_it_V_1_address0 = zext_ln114_fu_1670_p1;
    end else begin
        bufLines_it_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        bufLines_it_V_1_ce0 = 1'b1;
    end else begin
        bufLines_it_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_it_V_1_ce1 = 1'b1;
    end else begin
        bufLines_it_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_it_V_1_d0 = bufLines_it_V_2_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_it_V_1_d0 = 17'd0;
    end else begin
        bufLines_it_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln114_fu_1712_p2 == 1'd0) & (i_reg_1555 == 4'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        bufLines_it_V_1_we0 = 1'b1;
    end else begin
        bufLines_it_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_it_V_2_address0 = bufLines_it_V_2_addr_1_reg_3261;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_it_V_2_address0 = zext_ln114_fu_1670_p1;
    end else begin
        bufLines_it_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        bufLines_it_V_2_ce0 = 1'b1;
    end else begin
        bufLines_it_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_it_V_2_ce1 = 1'b1;
    end else begin
        bufLines_it_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_it_V_2_d0 = bufLines_it_V_3_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_it_V_2_d0 = 17'd0;
    end else begin
        bufLines_it_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln114_fu_1712_p2 == 1'd0) & (i_reg_1555 == 4'd2) & (1'b1 == ap_CS_fsm_state3)))) begin
        bufLines_it_V_2_we0 = 1'b1;
    end else begin
        bufLines_it_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_it_V_3_address0 = bufLines_it_V_3_addr_1_reg_3279;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_it_V_3_address0 = zext_ln114_fu_1670_p1;
    end else begin
        bufLines_it_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        bufLines_it_V_3_ce0 = 1'b1;
    end else begin
        bufLines_it_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_it_V_3_ce1 = 1'b1;
    end else begin
        bufLines_it_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_it_V_3_d0 = bufLines_it_V_4_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_it_V_3_d0 = 17'd0;
    end else begin
        bufLines_it_V_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln114_fu_1712_p2 == 1'd0) & (i_reg_1555 == 4'd3) & (1'b1 == ap_CS_fsm_state3)))) begin
        bufLines_it_V_3_we0 = 1'b1;
    end else begin
        bufLines_it_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_it_V_4_address0 = bufLines_it_V_4_addr_1_reg_3297;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_it_V_4_address0 = zext_ln114_fu_1670_p1;
    end else begin
        bufLines_it_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        bufLines_it_V_4_ce0 = 1'b1;
    end else begin
        bufLines_it_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_it_V_4_ce1 = 1'b1;
    end else begin
        bufLines_it_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_it_V_4_d0 = bufLines_it_V_5_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_it_V_4_d0 = 17'd0;
    end else begin
        bufLines_it_V_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln114_fu_1712_p2 == 1'd0) & (i_reg_1555 == 4'd4) & (1'b1 == ap_CS_fsm_state3)))) begin
        bufLines_it_V_4_we0 = 1'b1;
    end else begin
        bufLines_it_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_it_V_5_address0 = bufLines_it_V_5_addr_1_reg_3315;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_it_V_5_address0 = zext_ln114_fu_1670_p1;
    end else begin
        bufLines_it_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        bufLines_it_V_5_ce0 = 1'b1;
    end else begin
        bufLines_it_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_it_V_5_ce1 = 1'b1;
    end else begin
        bufLines_it_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_it_V_5_d0 = bufLines_it_V_6_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_it_V_5_d0 = 17'd0;
    end else begin
        bufLines_it_V_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln114_fu_1712_p2 == 1'd0) & (i_reg_1555 == 4'd5) & (1'b1 == ap_CS_fsm_state3)))) begin
        bufLines_it_V_5_we0 = 1'b1;
    end else begin
        bufLines_it_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_it_V_6_address0 = bufLines_it_V_6_addr_1_reg_3333;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_it_V_6_address0 = zext_ln114_fu_1670_p1;
    end else begin
        bufLines_it_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        bufLines_it_V_6_ce0 = 1'b1;
    end else begin
        bufLines_it_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_it_V_6_ce1 = 1'b1;
    end else begin
        bufLines_it_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_it_V_6_d0 = bufLines_it_V_7_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_it_V_6_d0 = 17'd0;
    end else begin
        bufLines_it_V_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln114_fu_1712_p2 == 1'd0) & (i_reg_1555 == 4'd6) & (1'b1 == ap_CS_fsm_state3)))) begin
        bufLines_it_V_6_we0 = 1'b1;
    end else begin
        bufLines_it_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_it_V_7_address0 = bufLines_it_V_7_addr_1_reg_3351;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_it_V_7_address0 = zext_ln114_fu_1670_p1;
    end else begin
        bufLines_it_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        bufLines_it_V_7_ce0 = 1'b1;
    end else begin
        bufLines_it_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_it_V_7_ce1 = 1'b1;
    end else begin
        bufLines_it_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_it_V_7_d0 = bufLines_it_V_8_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_it_V_7_d0 = 17'd0;
    end else begin
        bufLines_it_V_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln114_fu_1712_p2 == 1'd0) & (i_reg_1555 == 4'd7) & (1'b1 == ap_CS_fsm_state3)))) begin
        bufLines_it_V_7_we0 = 1'b1;
    end else begin
        bufLines_it_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_it_V_8_address0 = bufLines_it_V_8_addr_1_reg_3369;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_it_V_8_address0 = zext_ln114_fu_1670_p1;
    end else begin
        bufLines_it_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        bufLines_it_V_8_ce0 = 1'b1;
    end else begin
        bufLines_it_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_it_V_8_ce1 = 1'b1;
    end else begin
        bufLines_it_V_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_it_V_8_d0 = bufLines_it_V_9_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_it_V_8_d0 = 17'd0;
    end else begin
        bufLines_it_V_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln114_fu_1712_p2 == 1'd0) & (i_reg_1555 == 4'd8) & (1'b1 == ap_CS_fsm_state3)))) begin
        bufLines_it_V_8_we0 = 1'b1;
    end else begin
        bufLines_it_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_it_V_9_address0 = bufLines_it_V_9_addr_1_reg_3387;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_it_V_9_address0 = zext_ln114_fu_1670_p1;
    end else begin
        bufLines_it_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        bufLines_it_V_9_ce0 = 1'b1;
    end else begin
        bufLines_it_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_it_V_9_ce1 = 1'b1;
    end else begin
        bufLines_it_V_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_it_V_9_d0 = bufLines_it_V_10_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_it_V_9_d0 = 17'd0;
    end else begin
        bufLines_it_V_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln114_fu_1712_p2 == 1'd0) & (i_reg_1555 == 4'd9) & (1'b1 == ap_CS_fsm_state3)))) begin
        bufLines_it_V_9_we0 = 1'b1;
    end else begin
        bufLines_it_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_ix_V_0_address0 = bufLines_ix_V_0_addr_1_reg_3219;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_ix_V_0_address0 = zext_ln114_fu_1670_p1;
    end else begin
        bufLines_ix_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        bufLines_ix_V_0_ce0 = 1'b1;
    end else begin
        bufLines_ix_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_ix_V_0_ce1 = 1'b1;
    end else begin
        bufLines_ix_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_ix_V_0_d0 = bufLines_ix_V_1_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_ix_V_0_d0 = 9'd0;
    end else begin
        bufLines_ix_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln114_fu_1712_p2 == 1'd0) & (i_reg_1555 == 4'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        bufLines_ix_V_0_we0 = 1'b1;
    end else begin
        bufLines_ix_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_ix_V_10_address0 = bufLines_ix_V_10_addr_1_reg_3393;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_ix_V_10_address0 = zext_ln114_fu_1670_p1;
    end else begin
        bufLines_ix_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        bufLines_ix_V_10_ce0 = 1'b1;
    end else begin
        bufLines_ix_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_ix_V_10_ce1 = 1'b1;
    end else begin
        bufLines_ix_V_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_ix_V_10_d0 = ap_phi_mux_empty_191_phi_fu_1631_p4;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_ix_V_10_d0 = 9'd0;
    end else begin
        bufLines_ix_V_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | (~(i_reg_1555 == 4'd0) & ~(i_reg_1555 == 4'd1) & ~(i_reg_1555 == 4'd2) & ~(i_reg_1555 == 4'd3) & ~(i_reg_1555 == 4'd4) & ~(i_reg_1555 == 4'd5) & ~(i_reg_1555 == 4'd6) & ~(i_reg_1555 == 4'd7) & ~(i_reg_1555 == 4'd8) & ~(i_reg_1555 == 4'd9) & (icmp_ln114_fu_1712_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        bufLines_ix_V_10_we0 = 1'b1;
    end else begin
        bufLines_ix_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_ix_V_1_address0 = bufLines_ix_V_1_addr_1_reg_3231;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_ix_V_1_address0 = zext_ln114_fu_1670_p1;
    end else begin
        bufLines_ix_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        bufLines_ix_V_1_ce0 = 1'b1;
    end else begin
        bufLines_ix_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_ix_V_1_ce1 = 1'b1;
    end else begin
        bufLines_ix_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_ix_V_1_d0 = bufLines_ix_V_2_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_ix_V_1_d0 = 9'd0;
    end else begin
        bufLines_ix_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln114_fu_1712_p2 == 1'd0) & (i_reg_1555 == 4'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        bufLines_ix_V_1_we0 = 1'b1;
    end else begin
        bufLines_ix_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_ix_V_2_address0 = bufLines_ix_V_2_addr_1_reg_3249;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_ix_V_2_address0 = zext_ln114_fu_1670_p1;
    end else begin
        bufLines_ix_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        bufLines_ix_V_2_ce0 = 1'b1;
    end else begin
        bufLines_ix_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_ix_V_2_ce1 = 1'b1;
    end else begin
        bufLines_ix_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_ix_V_2_d0 = bufLines_ix_V_3_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_ix_V_2_d0 = 9'd0;
    end else begin
        bufLines_ix_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln114_fu_1712_p2 == 1'd0) & (i_reg_1555 == 4'd2) & (1'b1 == ap_CS_fsm_state3)))) begin
        bufLines_ix_V_2_we0 = 1'b1;
    end else begin
        bufLines_ix_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_ix_V_3_address0 = bufLines_ix_V_3_addr_1_reg_3267;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_ix_V_3_address0 = zext_ln114_fu_1670_p1;
    end else begin
        bufLines_ix_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        bufLines_ix_V_3_ce0 = 1'b1;
    end else begin
        bufLines_ix_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_ix_V_3_ce1 = 1'b1;
    end else begin
        bufLines_ix_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_ix_V_3_d0 = bufLines_ix_V_4_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_ix_V_3_d0 = 9'd0;
    end else begin
        bufLines_ix_V_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln114_fu_1712_p2 == 1'd0) & (i_reg_1555 == 4'd3) & (1'b1 == ap_CS_fsm_state3)))) begin
        bufLines_ix_V_3_we0 = 1'b1;
    end else begin
        bufLines_ix_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_ix_V_4_address0 = bufLines_ix_V_4_addr_1_reg_3285;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_ix_V_4_address0 = zext_ln114_fu_1670_p1;
    end else begin
        bufLines_ix_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        bufLines_ix_V_4_ce0 = 1'b1;
    end else begin
        bufLines_ix_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_ix_V_4_ce1 = 1'b1;
    end else begin
        bufLines_ix_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_ix_V_4_d0 = bufLines_ix_V_5_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_ix_V_4_d0 = 9'd0;
    end else begin
        bufLines_ix_V_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln114_fu_1712_p2 == 1'd0) & (i_reg_1555 == 4'd4) & (1'b1 == ap_CS_fsm_state3)))) begin
        bufLines_ix_V_4_we0 = 1'b1;
    end else begin
        bufLines_ix_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_ix_V_5_address0 = bufLines_ix_V_5_addr_1_reg_3303;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_ix_V_5_address0 = zext_ln114_fu_1670_p1;
    end else begin
        bufLines_ix_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        bufLines_ix_V_5_ce0 = 1'b1;
    end else begin
        bufLines_ix_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_ix_V_5_ce1 = 1'b1;
    end else begin
        bufLines_ix_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_ix_V_5_d0 = bufLines_ix_V_6_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_ix_V_5_d0 = 9'd0;
    end else begin
        bufLines_ix_V_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln114_fu_1712_p2 == 1'd0) & (i_reg_1555 == 4'd5) & (1'b1 == ap_CS_fsm_state3)))) begin
        bufLines_ix_V_5_we0 = 1'b1;
    end else begin
        bufLines_ix_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_ix_V_6_address0 = bufLines_ix_V_6_addr_1_reg_3321;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_ix_V_6_address0 = zext_ln114_fu_1670_p1;
    end else begin
        bufLines_ix_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        bufLines_ix_V_6_ce0 = 1'b1;
    end else begin
        bufLines_ix_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_ix_V_6_ce1 = 1'b1;
    end else begin
        bufLines_ix_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_ix_V_6_d0 = bufLines_ix_V_7_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_ix_V_6_d0 = 9'd0;
    end else begin
        bufLines_ix_V_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln114_fu_1712_p2 == 1'd0) & (i_reg_1555 == 4'd6) & (1'b1 == ap_CS_fsm_state3)))) begin
        bufLines_ix_V_6_we0 = 1'b1;
    end else begin
        bufLines_ix_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_ix_V_7_address0 = bufLines_ix_V_7_addr_1_reg_3339;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_ix_V_7_address0 = zext_ln114_fu_1670_p1;
    end else begin
        bufLines_ix_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        bufLines_ix_V_7_ce0 = 1'b1;
    end else begin
        bufLines_ix_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_ix_V_7_ce1 = 1'b1;
    end else begin
        bufLines_ix_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_ix_V_7_d0 = bufLines_ix_V_8_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_ix_V_7_d0 = 9'd0;
    end else begin
        bufLines_ix_V_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln114_fu_1712_p2 == 1'd0) & (i_reg_1555 == 4'd7) & (1'b1 == ap_CS_fsm_state3)))) begin
        bufLines_ix_V_7_we0 = 1'b1;
    end else begin
        bufLines_ix_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_ix_V_8_address0 = bufLines_ix_V_8_addr_1_reg_3357;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_ix_V_8_address0 = zext_ln114_fu_1670_p1;
    end else begin
        bufLines_ix_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        bufLines_ix_V_8_ce0 = 1'b1;
    end else begin
        bufLines_ix_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_ix_V_8_ce1 = 1'b1;
    end else begin
        bufLines_ix_V_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_ix_V_8_d0 = bufLines_ix_V_9_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_ix_V_8_d0 = 9'd0;
    end else begin
        bufLines_ix_V_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln114_fu_1712_p2 == 1'd0) & (i_reg_1555 == 4'd8) & (1'b1 == ap_CS_fsm_state3)))) begin
        bufLines_ix_V_8_we0 = 1'b1;
    end else begin
        bufLines_ix_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_ix_V_9_address0 = bufLines_ix_V_9_addr_1_reg_3375;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_ix_V_9_address0 = zext_ln114_fu_1670_p1;
    end else begin
        bufLines_ix_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        bufLines_ix_V_9_ce0 = 1'b1;
    end else begin
        bufLines_ix_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_ix_V_9_ce1 = 1'b1;
    end else begin
        bufLines_ix_V_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_ix_V_9_d0 = bufLines_ix_V_10_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_ix_V_9_d0 = 9'd0;
    end else begin
        bufLines_ix_V_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln114_fu_1712_p2 == 1'd0) & (i_reg_1555 == 4'd9) & (1'b1 == ap_CS_fsm_state3)))) begin
        bufLines_ix_V_9_we0 = 1'b1;
    end else begin
        bufLines_ix_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_iy_V_0_address0 = bufLines_iy_V_0_addr_1_reg_3225;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_iy_V_0_address0 = zext_ln114_fu_1670_p1;
    end else begin
        bufLines_iy_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        bufLines_iy_V_0_ce0 = 1'b1;
    end else begin
        bufLines_iy_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_iy_V_0_ce1 = 1'b1;
    end else begin
        bufLines_iy_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_iy_V_0_d0 = bufLines_iy_V_1_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_iy_V_0_d0 = 9'd0;
    end else begin
        bufLines_iy_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln114_fu_1712_p2 == 1'd0) & (i_reg_1555 == 4'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        bufLines_iy_V_0_we0 = 1'b1;
    end else begin
        bufLines_iy_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_iy_V_10_address0 = bufLines_iy_V_10_addr_1_reg_3399;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_iy_V_10_address0 = zext_ln114_fu_1670_p1;
    end else begin
        bufLines_iy_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        bufLines_iy_V_10_ce0 = 1'b1;
    end else begin
        bufLines_iy_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_iy_V_10_ce1 = 1'b1;
    end else begin
        bufLines_iy_V_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_iy_V_10_d0 = ap_phi_mux_empty_190_phi_fu_1617_p4;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_iy_V_10_d0 = 9'd0;
    end else begin
        bufLines_iy_V_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | (~(i_reg_1555 == 4'd0) & ~(i_reg_1555 == 4'd1) & ~(i_reg_1555 == 4'd2) & ~(i_reg_1555 == 4'd3) & ~(i_reg_1555 == 4'd4) & ~(i_reg_1555 == 4'd5) & ~(i_reg_1555 == 4'd6) & ~(i_reg_1555 == 4'd7) & ~(i_reg_1555 == 4'd8) & ~(i_reg_1555 == 4'd9) & (icmp_ln114_fu_1712_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        bufLines_iy_V_10_we0 = 1'b1;
    end else begin
        bufLines_iy_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_iy_V_1_address0 = bufLines_iy_V_1_addr_1_reg_3237;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_iy_V_1_address0 = zext_ln114_fu_1670_p1;
    end else begin
        bufLines_iy_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        bufLines_iy_V_1_ce0 = 1'b1;
    end else begin
        bufLines_iy_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_iy_V_1_ce1 = 1'b1;
    end else begin
        bufLines_iy_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_iy_V_1_d0 = bufLines_iy_V_2_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_iy_V_1_d0 = 9'd0;
    end else begin
        bufLines_iy_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln114_fu_1712_p2 == 1'd0) & (i_reg_1555 == 4'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        bufLines_iy_V_1_we0 = 1'b1;
    end else begin
        bufLines_iy_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_iy_V_2_address0 = bufLines_iy_V_2_addr_1_reg_3255;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_iy_V_2_address0 = zext_ln114_fu_1670_p1;
    end else begin
        bufLines_iy_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        bufLines_iy_V_2_ce0 = 1'b1;
    end else begin
        bufLines_iy_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_iy_V_2_ce1 = 1'b1;
    end else begin
        bufLines_iy_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_iy_V_2_d0 = bufLines_iy_V_3_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_iy_V_2_d0 = 9'd0;
    end else begin
        bufLines_iy_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln114_fu_1712_p2 == 1'd0) & (i_reg_1555 == 4'd2) & (1'b1 == ap_CS_fsm_state3)))) begin
        bufLines_iy_V_2_we0 = 1'b1;
    end else begin
        bufLines_iy_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_iy_V_3_address0 = bufLines_iy_V_3_addr_1_reg_3273;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_iy_V_3_address0 = zext_ln114_fu_1670_p1;
    end else begin
        bufLines_iy_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        bufLines_iy_V_3_ce0 = 1'b1;
    end else begin
        bufLines_iy_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_iy_V_3_ce1 = 1'b1;
    end else begin
        bufLines_iy_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_iy_V_3_d0 = bufLines_iy_V_4_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_iy_V_3_d0 = 9'd0;
    end else begin
        bufLines_iy_V_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln114_fu_1712_p2 == 1'd0) & (i_reg_1555 == 4'd3) & (1'b1 == ap_CS_fsm_state3)))) begin
        bufLines_iy_V_3_we0 = 1'b1;
    end else begin
        bufLines_iy_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_iy_V_4_address0 = bufLines_iy_V_4_addr_1_reg_3291;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_iy_V_4_address0 = zext_ln114_fu_1670_p1;
    end else begin
        bufLines_iy_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        bufLines_iy_V_4_ce0 = 1'b1;
    end else begin
        bufLines_iy_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_iy_V_4_ce1 = 1'b1;
    end else begin
        bufLines_iy_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_iy_V_4_d0 = bufLines_iy_V_5_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_iy_V_4_d0 = 9'd0;
    end else begin
        bufLines_iy_V_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln114_fu_1712_p2 == 1'd0) & (i_reg_1555 == 4'd4) & (1'b1 == ap_CS_fsm_state3)))) begin
        bufLines_iy_V_4_we0 = 1'b1;
    end else begin
        bufLines_iy_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_iy_V_5_address0 = bufLines_iy_V_5_addr_1_reg_3309;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_iy_V_5_address0 = zext_ln114_fu_1670_p1;
    end else begin
        bufLines_iy_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        bufLines_iy_V_5_ce0 = 1'b1;
    end else begin
        bufLines_iy_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_iy_V_5_ce1 = 1'b1;
    end else begin
        bufLines_iy_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_iy_V_5_d0 = bufLines_iy_V_6_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_iy_V_5_d0 = 9'd0;
    end else begin
        bufLines_iy_V_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln114_fu_1712_p2 == 1'd0) & (i_reg_1555 == 4'd5) & (1'b1 == ap_CS_fsm_state3)))) begin
        bufLines_iy_V_5_we0 = 1'b1;
    end else begin
        bufLines_iy_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_iy_V_6_address0 = bufLines_iy_V_6_addr_1_reg_3327;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_iy_V_6_address0 = zext_ln114_fu_1670_p1;
    end else begin
        bufLines_iy_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        bufLines_iy_V_6_ce0 = 1'b1;
    end else begin
        bufLines_iy_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_iy_V_6_ce1 = 1'b1;
    end else begin
        bufLines_iy_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_iy_V_6_d0 = bufLines_iy_V_7_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_iy_V_6_d0 = 9'd0;
    end else begin
        bufLines_iy_V_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln114_fu_1712_p2 == 1'd0) & (i_reg_1555 == 4'd6) & (1'b1 == ap_CS_fsm_state3)))) begin
        bufLines_iy_V_6_we0 = 1'b1;
    end else begin
        bufLines_iy_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_iy_V_7_address0 = bufLines_iy_V_7_addr_1_reg_3345;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_iy_V_7_address0 = zext_ln114_fu_1670_p1;
    end else begin
        bufLines_iy_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        bufLines_iy_V_7_ce0 = 1'b1;
    end else begin
        bufLines_iy_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_iy_V_7_ce1 = 1'b1;
    end else begin
        bufLines_iy_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_iy_V_7_d0 = bufLines_iy_V_8_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_iy_V_7_d0 = 9'd0;
    end else begin
        bufLines_iy_V_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln114_fu_1712_p2 == 1'd0) & (i_reg_1555 == 4'd7) & (1'b1 == ap_CS_fsm_state3)))) begin
        bufLines_iy_V_7_we0 = 1'b1;
    end else begin
        bufLines_iy_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_iy_V_8_address0 = bufLines_iy_V_8_addr_1_reg_3363;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_iy_V_8_address0 = zext_ln114_fu_1670_p1;
    end else begin
        bufLines_iy_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        bufLines_iy_V_8_ce0 = 1'b1;
    end else begin
        bufLines_iy_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_iy_V_8_ce1 = 1'b1;
    end else begin
        bufLines_iy_V_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_iy_V_8_d0 = bufLines_iy_V_9_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_iy_V_8_d0 = 9'd0;
    end else begin
        bufLines_iy_V_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln114_fu_1712_p2 == 1'd0) & (i_reg_1555 == 4'd8) & (1'b1 == ap_CS_fsm_state3)))) begin
        bufLines_iy_V_8_we0 = 1'b1;
    end else begin
        bufLines_iy_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_iy_V_9_address0 = bufLines_iy_V_9_addr_1_reg_3381;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_iy_V_9_address0 = zext_ln114_fu_1670_p1;
    end else begin
        bufLines_iy_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        bufLines_iy_V_9_ce0 = 1'b1;
    end else begin
        bufLines_iy_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_iy_V_9_ce1 = 1'b1;
    end else begin
        bufLines_iy_V_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bufLines_iy_V_9_d0 = bufLines_iy_V_10_q1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bufLines_iy_V_9_d0 = 9'd0;
    end else begin
        bufLines_iy_V_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln114_fu_1712_p2 == 1'd0) & (i_reg_1555 == 4'd9) & (1'b1 == ap_CS_fsm_state3)))) begin
        bufLines_iy_V_9_we0 = 1'b1;
    end else begin
        bufLines_iy_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        cols_blk_n = cols_empty_n;
    end else begin
        cols_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        cols_out_blk_n = cols_out_full_n;
    end else begin
        cols_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cols_out_full_n == 1'b0) | (rows_out_full_n == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        cols_out_write = 1'b1;
    end else begin
        cols_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((cols_out_full_n == 1'b0) | (rows_out_full_n == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        cols_read = 1'b1;
    end else begin
        cols_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        colsum_IxIt_V_address0 = colsum_IxIt_V_addr_1_reg_3470_pp1_iter4_reg;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        colsum_IxIt_V_address0 = zext_ln114_fu_1670_p1;
    end else begin
        colsum_IxIt_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1)))) begin
        colsum_IxIt_V_ce0 = 1'b1;
    end else begin
        colsum_IxIt_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        colsum_IxIt_V_ce1 = 1'b1;
    end else begin
        colsum_IxIt_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        colsum_IxIt_V_d0 = colsum_prevWIN_IxIt_V_10_fu_2513_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        colsum_IxIt_V_d0 = 34'd0;
    end else begin
        colsum_IxIt_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln114_fu_1712_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (cmp94_i_reg_2784 == 1'd1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1) & (icmp_ln882_8_reg_3180_pp1_iter4_reg == 1'd1)))) begin
        colsum_IxIt_V_we0 = 1'b1;
    end else begin
        colsum_IxIt_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        colsum_IxIx_V_address0 = colsum_IxIx_V_addr_1_reg_3441;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        colsum_IxIx_V_address0 = zext_ln114_fu_1670_p1;
    end else begin
        colsum_IxIx_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)))) begin
        colsum_IxIx_V_ce0 = 1'b1;
    end else begin
        colsum_IxIx_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        colsum_IxIx_V_ce1 = 1'b1;
    end else begin
        colsum_IxIx_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        colsum_IxIx_V_d0 = colsum_prevWIN_IxIx_V_10_fu_1923_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        colsum_IxIx_V_d0 = 27'd0;
    end else begin
        colsum_IxIx_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln114_fu_1712_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (cmp94_i_reg_2784 == 1'd1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (icmp_ln882_8_reg_3180_pp1_iter1_reg == 1'd1)))) begin
        colsum_IxIx_V_we0 = 1'b1;
    end else begin
        colsum_IxIx_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        colsum_IxIy_V_address0 = colsum_IxIy_V_addr_1_reg_3447;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        colsum_IxIy_V_address0 = zext_ln114_fu_1670_p1;
    end else begin
        colsum_IxIy_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)))) begin
        colsum_IxIy_V_ce0 = 1'b1;
    end else begin
        colsum_IxIy_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        colsum_IxIy_V_ce1 = 1'b1;
    end else begin
        colsum_IxIy_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        colsum_IxIy_V_d0 = colsum_prevWIN_IxIy_V_10_fu_1975_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        colsum_IxIy_V_d0 = 27'd0;
    end else begin
        colsum_IxIy_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln114_fu_1712_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (cmp94_i_reg_2784 == 1'd1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (icmp_ln882_8_reg_3180_pp1_iter1_reg == 1'd1)))) begin
        colsum_IxIy_V_we0 = 1'b1;
    end else begin
        colsum_IxIy_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        colsum_IyIt_V_address0 = colsum_IyIt_V_addr_1_reg_3481_pp1_iter4_reg;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        colsum_IyIt_V_address0 = zext_ln114_fu_1670_p1;
    end else begin
        colsum_IyIt_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1)))) begin
        colsum_IyIt_V_ce0 = 1'b1;
    end else begin
        colsum_IyIt_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        colsum_IyIt_V_ce1 = 1'b1;
    end else begin
        colsum_IyIt_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        colsum_IyIt_V_d0 = colsum_prevWIN_IyIt_V_10_fu_2523_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        colsum_IyIt_V_d0 = 34'd0;
    end else begin
        colsum_IyIt_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln114_fu_1712_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (cmp94_i_reg_2784 == 1'd1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1) & (icmp_ln882_8_reg_3180_pp1_iter4_reg == 1'd1)))) begin
        colsum_IyIt_V_we0 = 1'b1;
    end else begin
        colsum_IyIt_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        colsum_IyIy_V_address0 = colsum_IyIy_V_addr_1_reg_3453;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        colsum_IyIy_V_address0 = zext_ln114_fu_1670_p1;
    end else begin
        colsum_IyIy_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)))) begin
        colsum_IyIy_V_ce0 = 1'b1;
    end else begin
        colsum_IyIy_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        colsum_IyIy_V_ce1 = 1'b1;
    end else begin
        colsum_IyIy_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        colsum_IyIy_V_d0 = colsum_prevWIN_IyIy_V_10_fu_2020_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        colsum_IyIy_V_d0 = 27'd0;
    end else begin
        colsum_IyIy_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln114_fu_1712_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (cmp94_i_reg_2784 == 1'd1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (icmp_ln882_8_reg_3180_pp1_iter1_reg == 1'd1)))) begin
        colsum_IyIy_V_we0 = 1'b1;
    end else begin
        colsum_IyIy_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2728_ce = 1'b1;
    end else begin
        grp_fu_2728_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2734_ce = 1'b1;
    end else begin
        grp_fu_2734_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2740_ce = 1'b1;
    end else begin
        grp_fu_2740_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2749_ce = 1'b1;
    end else begin
        grp_fu_2749_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rows_blk_n = rows_empty_n;
    end else begin
        rows_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rows_out_blk_n = rows_out_full_n;
    end else begin
        rows_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cols_out_full_n == 1'b0) | (rows_out_full_n == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rows_out_write = 1'b1;
    end else begin
        rows_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((cols_out_full_n == 1'b0) | (rows_out_full_n == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rows_read = 1'b1;
    end else begin
        rows_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (or_ln271_reg_3420_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        sigmaIx23_blk_n = sigmaIx23_full_n;
    end else begin
        sigmaIx23_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (or_ln271_reg_3420_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        sigmaIx23_write = 1'b1;
    end else begin
        sigmaIx23_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (or_ln271_reg_3420_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        sigmaIxIt5_blk_n = sigmaIxIt5_full_n;
    end else begin
        sigmaIxIt5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (or_ln271_reg_3420_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        sigmaIxIt5_write = 1'b1;
    end else begin
        sigmaIxIt5_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (or_ln271_reg_3420_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        sigmaIxIy7_blk_n = sigmaIxIy7_full_n;
    end else begin
        sigmaIxIy7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (or_ln271_reg_3420_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        sigmaIxIy7_write = 1'b1;
    end else begin
        sigmaIxIy7_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (or_ln271_reg_3420_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        sigmaIy24_blk_n = sigmaIy24_full_n;
    end else begin
        sigmaIy24_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (or_ln271_reg_3420_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        sigmaIy24_write = 1'b1;
    end else begin
        sigmaIy24_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (or_ln271_reg_3420_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        sigmaIyIt6_blk_n = sigmaIyIt6_full_n;
    end else begin
        sigmaIyIt6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (or_ln271_reg_3420_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        sigmaIyIt6_write = 1'b1;
    end else begin
        sigmaIyIt6_write = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln178_reg_3205 == 1'd0) & (icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        strmIt_float8_blk_n = strmIt_float8_empty_n;
    end else begin
        strmIt_float8_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_predicate_op346_read_state7 == 1'b1))) begin
        strmIt_float8_read = 1'b1;
    end else begin
        strmIt_float8_read = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln178_reg_3205 == 1'd0) & (icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        strmIx1_blk_n = strmIx1_empty_n;
    end else begin
        strmIx1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_predicate_op344_read_state7 == 1'b1))) begin
        strmIx1_read = 1'b1;
    end else begin
        strmIx1_read = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln178_reg_3205 == 1'd0) & (icmp_ln882_8_reg_3180 == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        strmIy2_blk_n = strmIy2_empty_n;
    end else begin
        strmIy2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_predicate_op345_read_state7 == 1'b1))) begin
        strmIy2_read = 1'b1;
    end else begin
        strmIy2_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((cols_out_full_n == 1'b0) | (rows_out_full_n == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln110_fu_1647_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln114_fu_1712_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln882_fu_1727_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter5 == 1'b1) & (ap_enable_reg_pp1_iter4 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter5 == 1'b1) & (ap_enable_reg_pp1_iter4 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln110_fu_1653_p2 = (i_reg_1555 + 4'd1);

assign add_ln114_fu_1717_p2 = (j_reg_1567 + 32'd1);

assign add_ln695_6_fu_1764_p2 = (empty_188_reg_1589 + 16'd1);

assign add_ln695_fu_1732_p2 = (empty_reg_1578 + 16'd1);

assign add_ln703_6_fu_2205_p2 = (select_ln886_3_fu_2187_p3 + select_ln161_3_fu_2143_p3);

assign add_ln703_7_fu_2211_p2 = (select_ln886_2_fu_2181_p3 + select_ln161_2_fu_2136_p3);

assign add_ln703_8_fu_2556_p2 = (select_ln886_1_fu_2549_p3 + select_ln161_1_fu_2497_p3);

assign add_ln703_9_fu_2562_p2 = (select_ln886_fu_2542_p3 + select_ln161_fu_2490_p3);

assign add_ln703_fu_2199_p2 = (select_ln886_4_fu_2193_p3 + select_ln161_4_fu_2150_p3);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = (((ap_enable_reg_pp1_iter1 == 1'b1) & (((strmIt_float8_empty_n == 1'b0) & (ap_predicate_op346_read_state7 == 1'b1)) | ((strmIy2_empty_n == 1'b0) & (ap_predicate_op345_read_state7 == 1'b1)) | ((strmIx1_empty_n == 1'b0) & (ap_predicate_op344_read_state7 == 1'b1)))) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (((sigmaIyIt6_full_n == 1'b0) & (or_ln271_reg_3420_pp1_iter5_reg == 1'd0)) | ((sigmaIxIt5_full_n == 1'b0) & (or_ln271_reg_3420_pp1_iter5_reg == 1'd0)) | ((sigmaIxIy7_full_n == 1'b0) & (or_ln271_reg_3420_pp1_iter5_reg == 1'd0)) | ((sigmaIy24_full_n == 1'b0) & (or_ln271_reg_3420_pp1_iter5_reg == 1'd0)) | ((sigmaIx23_full_n == 1'b0) & (or_ln271_reg_3420_pp1_iter5_reg == 1'd0)))));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((ap_enable_reg_pp1_iter1 == 1'b1) & (((strmIt_float8_empty_n == 1'b0) & (ap_predicate_op346_read_state7 == 1'b1)) | ((strmIy2_empty_n == 1'b0) & (ap_predicate_op345_read_state7 == 1'b1)) | ((strmIx1_empty_n == 1'b0) & (ap_predicate_op344_read_state7 == 1'b1)))) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (((sigmaIyIt6_full_n == 1'b0) & (or_ln271_reg_3420_pp1_iter5_reg == 1'd0)) | ((sigmaIxIt5_full_n == 1'b0) & (or_ln271_reg_3420_pp1_iter5_reg == 1'd0)) | ((sigmaIxIy7_full_n == 1'b0) & (or_ln271_reg_3420_pp1_iter5_reg == 1'd0)) | ((sigmaIy24_full_n == 1'b0) & (or_ln271_reg_3420_pp1_iter5_reg == 1'd0)) | ((sigmaIx23_full_n == 1'b0) & (or_ln271_reg_3420_pp1_iter5_reg == 1'd0)))));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((ap_enable_reg_pp1_iter1 == 1'b1) & (((strmIt_float8_empty_n == 1'b0) & (ap_predicate_op346_read_state7 == 1'b1)) | ((strmIy2_empty_n == 1'b0) & (ap_predicate_op345_read_state7 == 1'b1)) | ((strmIx1_empty_n == 1'b0) & (ap_predicate_op344_read_state7 == 1'b1)))) | ((ap_enable_reg_pp1_iter6 == 1'b1) & (((sigmaIyIt6_full_n == 1'b0) & (or_ln271_reg_3420_pp1_iter5_reg == 1'd0)) | ((sigmaIxIt5_full_n == 1'b0) & (or_ln271_reg_3420_pp1_iter5_reg == 1'd0)) | ((sigmaIxIy7_full_n == 1'b0) & (or_ln271_reg_3420_pp1_iter5_reg == 1'd0)) | ((sigmaIy24_full_n == 1'b0) & (or_ln271_reg_3420_pp1_iter5_reg == 1'd0)) | ((sigmaIx23_full_n == 1'b0) & (or_ln271_reg_3420_pp1_iter5_reg == 1'd0)))));
end

always @ (*) begin
    ap_block_state1 = ((cols_out_full_n == 1'b0) | (rows_out_full_n == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_block_state10_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state12_pp1_stage0_iter6 = (((sigmaIyIt6_full_n == 1'b0) & (or_ln271_reg_3420_pp1_iter5_reg == 1'd0)) | ((sigmaIxIt5_full_n == 1'b0) & (or_ln271_reg_3420_pp1_iter5_reg == 1'd0)) | ((sigmaIxIy7_full_n == 1'b0) & (or_ln271_reg_3420_pp1_iter5_reg == 1'd0)) | ((sigmaIy24_full_n == 1'b0) & (or_ln271_reg_3420_pp1_iter5_reg == 1'd0)) | ((sigmaIx23_full_n == 1'b0) & (or_ln271_reg_3420_pp1_iter5_reg == 1'd0)));
end

assign ap_block_state6_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp1_stage0_iter1 = (((strmIt_float8_empty_n == 1'b0) & (ap_predicate_op346_read_state7 == 1'b1)) | ((strmIy2_empty_n == 1'b0) & (ap_predicate_op345_read_state7 == 1'b1)) | ((strmIx1_empty_n == 1'b0) & (ap_predicate_op344_read_state7 == 1'b1)));
end

assign ap_block_state8_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_239 = ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_891 = ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_reg_pp1_iter0_empty_189_reg_1600 = 'bx;

assign ap_phi_reg_pp1_iter0_empty_190_reg_1613 = 'bx;

assign ap_phi_reg_pp1_iter0_empty_191_reg_1627 = 'bx;

always @ (*) begin
    ap_predicate_op344_read_state7 = ((or_ln178_reg_3205 == 1'd0) & (icmp_ln882_8_reg_3180 == 1'd1));
end

always @ (*) begin
    ap_predicate_op345_read_state7 = ((or_ln178_reg_3205 == 1'd0) & (icmp_ln882_8_reg_3180 == 1'd1));
end

always @ (*) begin
    ap_predicate_op346_read_state7 = ((or_ln178_reg_3205 == 1'd0) & (icmp_ln882_8_reg_3180 == 1'd1));
end

assign bufLines_it_V_10_address1 = conv_i1102_i_fu_1792_p1;

assign bufLines_it_V_1_address1 = conv_i1102_i_fu_1792_p1;

assign bufLines_it_V_2_address1 = conv_i1102_i_fu_1792_p1;

assign bufLines_it_V_3_address1 = conv_i1102_i_fu_1792_p1;

assign bufLines_it_V_4_address1 = conv_i1102_i_fu_1792_p1;

assign bufLines_it_V_5_address1 = conv_i1102_i_fu_1792_p1;

assign bufLines_it_V_6_address1 = conv_i1102_i_fu_1792_p1;

assign bufLines_it_V_7_address1 = conv_i1102_i_fu_1792_p1;

assign bufLines_it_V_8_address1 = conv_i1102_i_fu_1792_p1;

assign bufLines_it_V_9_address1 = conv_i1102_i_fu_1792_p1;

assign bufLines_ix_V_0_address1 = conv_i1102_i_fu_1792_p1;

assign bufLines_ix_V_10_address1 = conv_i1102_i_fu_1792_p1;

assign bufLines_ix_V_1_address1 = conv_i1102_i_fu_1792_p1;

assign bufLines_ix_V_2_address1 = conv_i1102_i_fu_1792_p1;

assign bufLines_ix_V_3_address1 = conv_i1102_i_fu_1792_p1;

assign bufLines_ix_V_4_address1 = conv_i1102_i_fu_1792_p1;

assign bufLines_ix_V_5_address1 = conv_i1102_i_fu_1792_p1;

assign bufLines_ix_V_6_address1 = conv_i1102_i_fu_1792_p1;

assign bufLines_ix_V_7_address1 = conv_i1102_i_fu_1792_p1;

assign bufLines_ix_V_8_address1 = conv_i1102_i_fu_1792_p1;

assign bufLines_ix_V_9_address1 = conv_i1102_i_fu_1792_p1;

assign bufLines_iy_V_0_address1 = conv_i1102_i_fu_1792_p1;

assign bufLines_iy_V_10_address1 = conv_i1102_i_fu_1792_p1;

assign bufLines_iy_V_1_address1 = conv_i1102_i_fu_1792_p1;

assign bufLines_iy_V_2_address1 = conv_i1102_i_fu_1792_p1;

assign bufLines_iy_V_3_address1 = conv_i1102_i_fu_1792_p1;

assign bufLines_iy_V_4_address1 = conv_i1102_i_fu_1792_p1;

assign bufLines_iy_V_5_address1 = conv_i1102_i_fu_1792_p1;

assign bufLines_iy_V_6_address1 = conv_i1102_i_fu_1792_p1;

assign bufLines_iy_V_7_address1 = conv_i1102_i_fu_1792_p1;

assign bufLines_iy_V_8_address1 = conv_i1102_i_fu_1792_p1;

assign bufLines_iy_V_9_address1 = conv_i1102_i_fu_1792_p1;

assign cmp94_i_fu_1659_p2 = ((i_reg_1555 == 4'd0) ? 1'b1 : 1'b0);

assign cmp_i_i_not_i_fu_1749_p2 = ((empty_reg_1578 < 16'd5) ? 1'b1 : 1'b0);

assign cols_out_din = cols_dout;

assign colsum_IxIx_V_address1 = conv_i1102_i_reg_3209;

assign colsum_IxIy_V_address1 = conv_i1102_i_reg_3209;

assign colsum_IyIy_V_address1 = conv_i1102_i_reg_3209;

assign colsum_prevWIN_IxIt_V_10_fu_2513_p2 = ($signed(sext_ln703_6_fu_2510_p1) + $signed(colsum_IxIt_V_q1));

assign colsum_prevWIN_IxIx_V_10_fu_1923_p2 = ($signed(sext_ln703_fu_1919_p1) + $signed(colsum_IxIx_V_q1));

assign colsum_prevWIN_IxIy_V_10_fu_1975_p2 = ($signed(sext_ln703_4_fu_1971_p1) + $signed(colsum_IxIy_V_q1));

assign colsum_prevWIN_IyIt_V_10_fu_2523_p2 = ($signed(sext_ln703_7_fu_2520_p1) + $signed(colsum_IyIt_V_q1));

assign colsum_prevWIN_IyIy_V_10_fu_2020_p2 = ($signed(sext_ln703_5_fu_2016_p1) + $signed(colsum_IyIy_V_q1));

assign conv_i1102_i_fu_1792_p1 = empty_188_reg_1589;

assign grp_fu_2728_p1 = sext_ln1118_7_fu_1863_p1;

assign grp_fu_2734_p1 = sext_ln1118_7_fu_1863_p1;

assign grp_fu_2740_p1 = sext_ln1118_9_fu_2030_p1;

assign grp_fu_2749_p1 = sext_ln1118_9_fu_2030_p1;

assign icmp_ln110_fu_1647_p2 = ((i_reg_1555 == 4'd11) ? 1'b1 : 1'b0);

assign icmp_ln114_fu_1712_p2 = ((j_reg_1567 == op2_assign_5_reg_2769) ? 1'b1 : 1'b0);

assign icmp_ln271_fu_1834_p2 = ((empty_188_reg_1589 < 16'd5) ? 1'b1 : 1'b0);

assign icmp_ln874_fu_1770_p2 = ((empty_188_reg_1589 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln882_8_fu_1759_p2 = ((zext_ln882_4_fu_1755_p1 < op2_assign_5_reg_2769) ? 1'b1 : 1'b0);

assign icmp_ln882_9_fu_1776_p2 = ((zext_ln882_4_fu_1755_p1 < cols_read_reg_2764) ? 1'b1 : 1'b0);

assign icmp_ln882_fu_1727_p2 = ((zext_ln882_fu_1723_p1 < op2_assign_reg_3148) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_1828_p2 = ((empty_188_reg_1589 > 16'd10) ? 1'b1 : 1'b0);

assign mul_ln1349_1_fu_1899_p0 = sext_ln1349_1_fu_1896_p1;

assign mul_ln1349_1_fu_1899_p1 = sext_ln1349_1_fu_1896_p1;

assign mul_ln1349_2_fu_1934_p0 = sext_ln1349_2_fu_1930_p1;

assign mul_ln1349_2_fu_1934_p1 = sext_ln1349_fu_1878_p1;

assign mul_ln1349_3_fu_1951_p0 = sext_ln1349_3_fu_1948_p1;

assign mul_ln1349_3_fu_1951_p1 = sext_ln1349_1_fu_1896_p1;

assign mul_ln1349_4_fu_1982_p0 = sext_ln1349_2_fu_1930_p1;

assign mul_ln1349_4_fu_1982_p1 = sext_ln1349_2_fu_1930_p1;

assign mul_ln1349_5_fu_1996_p0 = sext_ln1349_3_fu_1948_p1;

assign mul_ln1349_5_fu_1996_p1 = sext_ln1349_3_fu_1948_p1;

assign mul_ln1349_fu_1882_p0 = sext_ln1349_fu_1878_p1;

assign mul_ln1349_fu_1882_p1 = sext_ln1349_fu_1878_p1;

assign op2_assign_5_fu_1641_p2 = (cols_dout + 32'd5);

assign op2_assign_fu_1665_p2 = (rows_read_reg_2758 + 32'd5);

assign or_ln178_fu_1787_p2 = (xor_ln178_fu_1781_p2 | rev463_reg_3170);

assign or_ln271_fu_1840_p2 = (icmp_ln271_fu_1834_p2 | cmp_i_i_not_i_reg_3175);

assign rev463_fu_1743_p2 = (ult_fu_1738_p2 ^ 1'd1);

assign rows_out_din = rows_dout;

assign select_ln161_1_fu_2497_p3 = ((icmp_ln874_reg_3189_pp1_iter4_reg[0:0] === 1'b1) ? 34'd0 : p_lcssa231525983279_i_fu_302);

assign select_ln161_2_fu_2136_p3 = ((icmp_ln874_reg_3189_pp1_iter2_reg[0:0] === 1'b1) ? 27'd0 : p_lcssa231225923282_i_fu_306);

assign select_ln161_3_fu_2143_p3 = ((icmp_ln874_reg_3189_pp1_iter2_reg[0:0] === 1'b1) ? 27'd0 : p_lcssa230925863285_i_fu_310);

assign select_ln161_4_fu_2150_p3 = ((icmp_ln874_reg_3189_pp1_iter2_reg[0:0] === 1'b1) ? 27'd0 : p_lcssa230625803288_i_fu_314);

assign select_ln161_fu_2490_p3 = ((icmp_ln874_reg_3189_pp1_iter4_reg[0:0] === 1'b1) ? 34'd0 : p_lcssa231826043276_i_fu_298);

assign select_ln882_1_fu_1845_p3 = ((icmp_ln882_9_reg_3198[0:0] === 1'b1) ? bufLines_iy_V_0_q1 : 9'd0);

assign select_ln882_2_fu_1852_p3 = ((icmp_ln882_9_reg_3198[0:0] === 1'b1) ? bufLines_ix_V_0_q1 : 9'd0);

assign select_ln882_fu_1871_p3 = ((icmp_ln882_9_reg_3198_pp1_iter1_reg[0:0] === 1'b1) ? bufLines_it_V_0_q0 : 17'd0);

assign select_ln886_1_fu_2549_p3 = ((icmp_ln886_reg_3411_pp1_iter4_reg[0:0] === 1'b1) ? sub_ln703_6_fu_2530_p2 : colsum_prevWIN_IxIt_V_10_fu_2513_p2);

assign select_ln886_2_fu_2181_p3 = ((icmp_ln886_reg_3411_pp1_iter2_reg[0:0] === 1'b1) ? sub_ln703_4_fu_2171_p2 : colsum_prevWIN_IxIy_V_10_reg_3494);

assign select_ln886_3_fu_2187_p3 = ((icmp_ln886_reg_3411_pp1_iter2_reg[0:0] === 1'b1) ? sub_ln703_5_fu_2176_p2 : colsum_prevWIN_IyIy_V_10_reg_3501);

assign select_ln886_4_fu_2193_p3 = ((icmp_ln886_reg_3411_pp1_iter2_reg[0:0] === 1'b1) ? sub_ln703_3_fu_2166_p2 : colsum_prevWIN_IxIx_V_10_reg_3487);

assign select_ln886_fu_2542_p3 = ((icmp_ln886_reg_3411_pp1_iter4_reg[0:0] === 1'b1) ? sub_ln703_7_fu_2536_p2 : colsum_prevWIN_IyIt_V_10_fu_2523_p2);

assign sext_ln1118_7_fu_1863_p1 = ap_phi_mux_empty_189_phi_fu_1604_p4;

assign sext_ln1118_9_fu_2030_p1 = $signed(select_ln882_fu_1871_p3);

assign sext_ln1349_1_fu_1896_p1 = select_ln882_2_reg_3435;

assign sext_ln1349_2_fu_1930_p1 = empty_190_reg_1613;

assign sext_ln1349_3_fu_1948_p1 = select_ln882_1_reg_3429;

assign sext_ln1349_fu_1878_p1 = empty_191_reg_1627;

assign sext_ln703_4_fu_1971_p1 = $signed(sub_ln1193_2_fu_1965_p2);

assign sext_ln703_5_fu_2016_p1 = $signed(sub_ln1193_3_fu_2010_p2);

assign sext_ln703_6_fu_2510_p1 = grp_fu_2740_p3;

assign sext_ln703_7_fu_2520_p1 = grp_fu_2749_p3;

assign sext_ln703_fu_1919_p1 = $signed(sub_ln1193_fu_1913_p2);

assign shl_ln1193_1_fu_1905_p3 = {{mul_ln1349_1_fu_1899_p2}, {2'd0}};

assign shl_ln1193_2_fu_1940_p3 = {{mul_ln1349_2_fu_1934_p2}, {2'd0}};

assign shl_ln1193_3_fu_1957_p3 = {{mul_ln1349_3_fu_1951_p2}, {2'd0}};

assign shl_ln1193_4_fu_1988_p3 = {{mul_ln1349_4_fu_1982_p2}, {2'd0}};

assign shl_ln1193_5_fu_2002_p3 = {{mul_ln1349_5_fu_1996_p2}, {2'd0}};

assign shl_ln_fu_1888_p3 = {{mul_ln1349_fu_1882_p2}, {2'd0}};

assign sigmaIx23_din = $signed(trunc_ln_reg_3524_pp1_iter5_reg);

assign sigmaIxIt5_din = $signed(trunc_ln1_reg_3549);

assign sigmaIxIy7_din = $signed(trunc_ln1333_2_reg_3534_pp1_iter5_reg);

assign sigmaIy24_din = $signed(trunc_ln1333_1_reg_3529_pp1_iter5_reg);

assign sigmaIyIt6_din = $signed(trunc_ln708_2_reg_3554);

assign sub_ln1193_2_fu_1965_p2 = (shl_ln1193_2_fu_1940_p3 - shl_ln1193_3_fu_1957_p3);

assign sub_ln1193_3_fu_2010_p2 = (shl_ln1193_4_fu_1988_p3 - shl_ln1193_5_fu_2002_p3);

assign sub_ln1193_fu_1913_p2 = (shl_ln_fu_1888_p3 - shl_ln1193_1_fu_1905_p3);

assign sub_ln703_3_fu_2166_p2 = (colsum_prevWIN_IxIx_V_10_reg_3487 - colsum_prevWIN_IxIx_V_0_fu_318);

assign sub_ln703_4_fu_2171_p2 = (colsum_prevWIN_IxIy_V_10_reg_3494 - colsum_prevWIN_IxIy_V_0_fu_362);

assign sub_ln703_5_fu_2176_p2 = (colsum_prevWIN_IyIy_V_10_reg_3501 - colsum_prevWIN_IyIy_V_0_fu_406);

assign sub_ln703_6_fu_2530_p2 = (colsum_prevWIN_IxIt_V_10_fu_2513_p2 - colsum_prevWIN_IxIt_V_0_fu_450);

assign sub_ln703_7_fu_2536_p2 = (colsum_prevWIN_IyIt_V_10_fu_2523_p2 - colsum_prevWIN_IyIt_V_0_fu_494);

assign ult_fu_1738_p2 = ((zext_ln882_fu_1723_p1 < rows_read_reg_2758) ? 1'b1 : 1'b0);

assign xor_ln178_fu_1781_p2 = (icmp_ln882_9_fu_1776_p2 ^ 1'd1);

assign zext_ln114_fu_1670_p1 = j_reg_1567;

assign zext_ln882_4_fu_1755_p1 = empty_188_reg_1589;

assign zext_ln882_fu_1723_p1 = empty_reg_1578;

always @ (posedge ap_clk) begin
    conv_i1102_i_reg_3209[63:16] <= 48'b000000000000000000000000000000000000000000000000;
end

endmodule //pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_s
