

================================================================
== Vivado HLS Report for 'dct_2d'
================================================================
* Date:           Wed Apr 26 22:26:33 2017

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        dct.prj
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.79|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  537|  537|  537|  537|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop_DCT_Outer_Loop                |  258|  258|         7|          4|          1|    64|    yes   |
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |   64|   64|         2|          1|          1|    64|    yes   |
        |- Col_DCT_Loop                               |  144|  144|        18|          -|          -|     8|    no    |
        | + DCT_Outer_Loop                            |   11|   11|         5|          1|          1|     8|    yes   |
        |- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |   64|   64|         2|          1|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|     16|       -|      -|
|Expression       |        -|      -|       0|    316|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     64|
|Memory           |        3|      -|     119|     16|
|Multiplexer      |        -|      -|       -|    194|
|Register         |        -|      -|     975|      9|
+-----------------+---------+-------+--------+-------+
|Total            |        3|     16|    1094|    599|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      7|       1|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------+-----------------+---------+-------+---+----+
    |       Instance      |      Module     | BRAM_18K| DSP48E| FF| LUT|
    +---------------------+-----------------+---------+-------+---+----+
    |dct_mux_83_16_1_U9   |dct_mux_83_16_1  |        0|      0|  0|  32|
    |dct_mux_83_16_1_U10  |dct_mux_83_16_1  |        0|      0|  0|  32|
    +---------------------+-----------------+---------+-------+---+----+
    |Total                |                 |        0|      0|  0|  64|
    +---------------------+-----------------+---------+-------+---+----+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |dct_mac_muladd_16kbM_U13  |dct_mac_muladd_16kbM  | i0 + i1 * i2 |
    |dct_mac_muladd_16kbM_U24  |dct_mac_muladd_16kbM  | i0 + i1 * i2 |
    |dct_mac_muladd_16lbW_U15  |dct_mac_muladd_16lbW  | i0 + i1 * i2 |
    |dct_mac_muladd_16lbW_U16  |dct_mac_muladd_16lbW  | i0 + i1 * i2 |
    |dct_mac_muladd_16lbW_U17  |dct_mac_muladd_16lbW  | i0 * i1 + i2 |
    |dct_mac_muladd_16lbW_U22  |dct_mac_muladd_16lbW  | i0 * i1 + i2 |
    |dct_mac_muladd_16lbW_U25  |dct_mac_muladd_16lbW  | i0 + i1 * i2 |
    |dct_mac_muladd_16lbW_U26  |dct_mac_muladd_16lbW  | i0 + i1 * i2 |
    |dct_mac_muladd_16mb6_U18  |dct_mac_muladd_16mb6  | i0 + i1 * i2 |
    |dct_mac_muladd_16mb6_U23  |dct_mac_muladd_16mb6  | i0 * i1 + i2 |
    |dct_mul_mul_16s_1jbC_U11  |dct_mul_mul_16s_1jbC  |    i0 * i1   |
    |dct_mul_mul_16s_1jbC_U12  |dct_mul_mul_16s_1jbC  |    i0 * i1   |
    |dct_mul_mul_16s_1jbC_U14  |dct_mul_mul_16s_1jbC  |    i0 * i1   |
    |dct_mul_mul_16s_1jbC_U19  |dct_mul_mul_16s_1jbC  |    i0 * i1   |
    |dct_mul_mul_16s_1jbC_U20  |dct_mul_mul_16s_1jbC  |    i0 * i1   |
    |dct_mul_mul_16s_1jbC_U21  |dct_mul_mul_16s_1jbC  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +---------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |col_inbuf_U          |dct_2d_col_inbuf      |        1|   0|   0|    64|   16|     1|         1024|
    |dct_coeff_table_0_U  |dct_2d_dct_coeff_bkb  |        0|  14|   2|     8|   14|     1|          112|
    |dct_coeff_table_1_U  |dct_2d_dct_coeff_cud  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_2_U  |dct_2d_dct_coeff_dEe  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_3_U  |dct_2d_dct_coeff_eOg  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_4_U  |dct_2d_dct_coeff_fYi  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_5_U  |dct_2d_dct_coeff_g8j  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_6_U  |dct_2d_dct_coeff_hbi  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_7_U  |dct_2d_dct_coeff_ibs  |        0|  15|   2|     8|   15|     1|          120|
    |dst_assign_U         |dct_2d_dst_assign     |        1|   0|   0|    64|   16|     1|         1024|
    |dst_assign_1_U       |dct_2d_dst_assign     |        1|   0|   0|    64|   16|     1|         1024|
    +---------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                |                      |        3| 119|  16|   256|  167|    11|         4024|
    +---------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |i_4_fu_1220_p2                   |     +    |      0|  0|   4|           1|           4|
    |i_5_fu_1461_p2                   |     +    |      0|  0|   4|           4|           1|
    |i_6_fu_1424_p2                   |     +    |      0|  0|   4|           4|           1|
    |i_7_fu_1765_p2                   |     +    |      0|  0|   4|           4|           1|
    |indvar_flatten_next1_fu_1704_p2  |     +    |      0|  0|   7|           7|           1|
    |indvar_flatten_next8_fu_1363_p2  |     +    |      0|  0|   7|           7|           1|
    |indvar_flatten_next_fu_1194_p2   |     +    |      0|  0|   7|           7|           1|
    |j_2_fu_1369_p2                   |     +    |      0|  0|   4|           4|           1|
    |j_3_fu_1710_p2                   |     +    |      0|  0|   4|           4|           1|
    |k_1_fu_1614_p2                   |     +    |      0|  0|   4|           4|           1|
    |k_fu_1271_p2                     |     +    |      0|  0|   4|           1|           4|
    |tmp11_fu_1670_p2                 |     +    |      0|  0|  29|          29|          29|
    |tmp15_fu_1674_p2                 |     +    |      0|  0|  14|          29|          29|
    |tmp4_fu_1337_p2                  |     +    |      0|  0|  14|          29|          29|
    |tmp8_fu_1292_p2                  |     +    |      0|  0|  29|          29|          29|
    |tmp_15_fu_1444_p2                |     +    |      0|  0|   8|           8|           8|
    |tmp_17_fu_1413_p2                |     +    |      0|  0|   8|           8|           8|
    |tmp_36_fu_1785_p2                |     +    |      0|  0|   8|           8|           8|
    |tmp_38_fu_1754_p2                |     +    |      0|  0|   8|           8|           8|
    |tmp_39_fu_1633_p2                |     +    |      0|  0|   8|           8|           8|
    |tmp_3_i1_fu_1678_p2              |     +    |      0|  0|  14|          29|          29|
    |tmp_3_i_fu_1341_p2               |     +    |      0|  0|  14|          29|          29|
    |tmp_5_fu_1326_p2                 |     +    |      0|  0|   8|           8|           8|
    |exitcond_flatten1_fu_1698_p2     |   icmp   |      0|  0|   3|           7|           8|
    |exitcond_flatten9_fu_1357_p2     |   icmp   |      0|  0|   3|           7|           8|
    |exitcond_flatten_fu_1188_p2      |   icmp   |      0|  0|   3|           7|           8|
    |tmp_13_fu_1375_p2                |   icmp   |      0|  0|   2|           4|           5|
    |tmp_34_fu_1716_p2                |   icmp   |      0|  0|   2|           4|           5|
    |tmp_9_fu_1455_p2                 |   icmp   |      0|  0|   2|           4|           5|
    |tmp_i2_fu_1608_p2                |   icmp   |      0|  0|   2|           4|           5|
    |tmp_i3_fu_1200_p2                |   icmp   |      0|  0|   2|           4|           5|
    |tmp_20_fu_1480_p2                |    or    |      0|  0|   8|           7|           1|
    |tmp_22_fu_1495_p2                |    or    |      0|  0|   8|           7|           2|
    |tmp_24_fu_1509_p2                |    or    |      0|  0|   8|           7|           2|
    |tmp_26_fu_1523_p2                |    or    |      0|  0|   8|           7|           3|
    |tmp_28_fu_1537_p2                |    or    |      0|  0|   8|           7|           3|
    |tmp_30_fu_1551_p2                |    or    |      0|  0|   8|           7|           3|
    |tmp_32_fu_1565_p2                |    or    |      0|  0|   8|           7|           3|
    |i_1_mid2_fu_1381_p3              |  select  |      0|  0|   4|           1|           1|
    |i_3_mid2_fu_1722_p3              |  select  |      0|  0|   4|           1|           1|
    |i_cast_mid2_v_fu_1226_p3         |  select  |      0|  0|   4|           1|           4|
    |j_1_cast_mid2_v_fu_1730_p3       |  select  |      0|  0|   4|           1|           4|
    |j_cast_mid2_v_fu_1389_p3         |  select  |      0|  0|   4|           1|           4|
    |k_i_mid2_fu_1206_p3              |  select  |      0|  0|   4|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 316|         365|         320|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  15|         18|    1|         18|
    |ap_enable_reg_pp2_iter4       |   1|          2|    1|          2|
    |col_inbuf_address0            |   6|          6|    6|         36|
    |col_inbuf_address1            |   6|          5|    6|         30|
    |dct_coeff_table_0_address0    |   3|          3|    3|          9|
    |dct_coeff_table_1_address0    |   3|          3|    3|          9|
    |dct_coeff_table_2_address0    |   3|          3|    3|          9|
    |dct_coeff_table_3_address0    |   3|          3|    3|          9|
    |dct_coeff_table_4_address0    |   3|          3|    3|          9|
    |dct_coeff_table_5_address0    |   3|          3|    3|          9|
    |dct_coeff_table_6_address0    |   3|          3|    3|          9|
    |dct_coeff_table_7_address0    |   3|          3|    3|          9|
    |dst_assign_1_address0         |   6|          3|    6|         18|
    |dst_assign_address0           |   6|          3|    6|         18|
    |grp_fu_1106_p9                |   3|          3|    3|          9|
    |grp_fu_1127_p9                |   3|          3|    3|          9|
    |i_1_reg_1040                  |   4|          2|    4|          8|
    |i_2_reg_1051                  |   4|          2|    4|          8|
    |i_3_reg_1095                  |   4|          2|    4|          8|
    |i_phi_fu_999_p4               |   4|          2|    4|          8|
    |i_reg_995                     |   4|          2|    4|          8|
    |in_block_0_address0           |   3|          5|    3|         15|
    |in_block_0_address1           |   3|          5|    3|         15|
    |in_block_1_address0           |   3|          5|    3|         15|
    |in_block_1_address1           |   3|          5|    3|         15|
    |in_block_2_address0           |   3|          5|    3|         15|
    |in_block_2_address1           |   3|          5|    3|         15|
    |in_block_3_address0           |   3|          5|    3|         15|
    |in_block_3_address1           |   3|          5|    3|         15|
    |in_block_4_address0           |   3|          5|    3|         15|
    |in_block_4_address1           |   3|          5|    3|         15|
    |in_block_5_address0           |   3|          5|    3|         15|
    |in_block_5_address1           |   3|          5|    3|         15|
    |in_block_6_address0           |   3|          5|    3|         15|
    |in_block_6_address1           |   3|          5|    3|         15|
    |in_block_7_address0           |   3|          5|    3|         15|
    |in_block_7_address1           |   3|          5|    3|         15|
    |indvar_flatten1_reg_1073      |   7|          2|    7|         14|
    |indvar_flatten7_reg_1018      |   7|          2|    7|         14|
    |indvar_flatten_phi_fu_988_p4  |   7|          2|    7|         14|
    |indvar_flatten_reg_984        |   7|          2|    7|         14|
    |j_1_phi_fu_1088_p4            |   4|          2|    4|          8|
    |j_1_reg_1084                  |   4|          2|    4|          8|
    |j_phi_fu_1033_p4              |   4|          2|    4|          8|
    |j_reg_1029                    |   4|          2|    4|          8|
    |k_i1_reg_1062                 |   4|          2|    4|          8|
    |k_i_phi_fu_1011_p4            |   4|          2|    4|          8|
    |k_i_reg_1007                  |   4|          2|    4|          8|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 194|        179|  180|        604|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |  17|   0|   17|          0|
    |ap_enable_reg_pp0_iter0                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4                              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                              |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2222  |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_i_cast_mid2_v_reg_2262     |   4|   0|    4|          0|
    |ap_pipeline_reg_pp0_iter1_k_i_mid2_reg_2236          |   4|   0|    4|          0|
    |col_inbuf_load_1_reg_2419                            |  16|   0|   16|          0|
    |col_inbuf_load_2_reg_2434                            |  16|   0|   16|          0|
    |col_inbuf_load_3_reg_2439                            |  16|   0|   16|          0|
    |col_inbuf_load_4_reg_2454                            |  16|   0|   16|          0|
    |col_inbuf_load_5_reg_2459                            |  16|   0|   16|          0|
    |col_inbuf_load_reg_2414                              |  16|   0|   16|          0|
    |exitcond_flatten1_reg_2595                           |   1|   0|    1|          0|
    |exitcond_flatten9_reg_2344                           |   1|   0|    1|          0|
    |exitcond_flatten_reg_2222                            |   1|   0|    1|          0|
    |i_1_mid2_reg_2353                                    |   4|   0|    4|          0|
    |i_1_reg_1040                                         |   4|   0|    4|          0|
    |i_2_reg_1051                                         |   4|   0|    4|          0|
    |i_3_mid2_reg_2604                                    |   4|   0|    4|          0|
    |i_3_reg_1095                                         |   4|   0|    4|          0|
    |i_5_reg_2378                                         |   4|   0|    4|          0|
    |i_cast_mid2_v_reg_2262                               |   4|   0|    4|          0|
    |i_reg_995                                            |   4|   0|    4|          0|
    |indvar_flatten1_reg_1073                             |   7|   0|    7|          0|
    |indvar_flatten7_reg_1018                             |   7|   0|    7|          0|
    |indvar_flatten_next_reg_2226                         |   7|   0|    7|          0|
    |indvar_flatten_reg_984                               |   7|   0|    7|          0|
    |j_1_cast_mid2_v_reg_2609                             |   4|   0|    4|          0|
    |j_1_reg_1084                                         |   4|   0|    4|          0|
    |j_cast_mid2_v_reg_2358                               |   4|   0|    4|          0|
    |j_reg_1029                                           |   4|   0|    4|          0|
    |k_i1_cast_reg_2518                                   |   4|   0|   32|         28|
    |k_i1_reg_1062                                        |   4|   0|    4|          0|
    |k_i_cast_reg_2242                                    |   4|   0|   32|         28|
    |k_i_mid2_reg_2236                                    |   4|   0|    4|          0|
    |k_i_reg_1007                                         |   4|   0|    4|          0|
    |k_reg_2324                                           |   4|   0|    4|          0|
    |reg_1148                                             |  15|   0|   15|          0|
    |reg_1152                                             |  16|   0|   16|          0|
    |reg_1156                                             |  15|   0|   15|          0|
    |reg_1160                                             |  16|   0|   16|          0|
    |reg_1164                                             |  14|   0|   14|          0|
    |reg_1168                                             |  15|   0|   15|          0|
    |reg_1172                                             |  15|   0|   15|          0|
    |reg_1176                                             |  15|   0|   15|          0|
    |reg_1180                                             |  15|   0|   15|          0|
    |reg_1184                                             |  15|   0|   15|          0|
    |tmp14_reg_2585                                       |  29|   0|   29|          0|
    |tmp3_reg_2339                                        |  29|   0|   29|          0|
    |tmp6_reg_2319                                        |  29|   0|   29|          0|
    |tmp8_reg_2329                                        |  29|   0|   29|          0|
    |tmp9_reg_2334                                        |  29|   0|   29|          0|
    |tmp_18_reg_2383                                      |   4|   0|    7|          3|
    |tmp_1_reg_2268                                       |   3|   0|    3|          0|
    |tmp_22_cast_reg_2464                                 |   4|   0|    8|          4|
    |tmp_39_reg_2525                                      |   8|   0|    8|          0|
    |tmp_5_i1_reg_2590                                    |  16|   0|   16|          0|
    |tmp_6_1_i7_cast_reg_2474                             |  29|   0|   29|          0|
    |tmp_6_2_i11_cast_reg_2479                            |  29|   0|   29|          0|
    |tmp_6_3_i15_cast_reg_2484                            |  29|   0|   29|          0|
    |tmp_6_4_i19_cast_reg_2489                            |  29|   0|   29|          0|
    |tmp_6_5_i23_cast_reg_2494                            |  29|   0|   29|          0|
    |tmp_6_6_i27_cast_reg_2499                            |  29|   0|   29|          0|
    |tmp_6_7_i31_cast_reg_2504                            |  29|   0|   29|          0|
    |tmp_6_i4_cast_reg_2469                               |  29|   0|   29|          0|
    |tmp_7_1_i8_reg_2570                                  |  29|   0|   29|          0|
    |tmp_7_1_i_reg_2284                                   |  29|   0|   29|          0|
    |tmp_7_3_i1_reg_2575                                  |  29|   0|   29|          0|
    |tmp_7_3_i_reg_2294                                   |  29|   0|   29|          0|
    |tmp_7_5_i1_reg_2580                                  |  29|   0|   29|          0|
    |tmp_7_5_i_reg_2314                                   |  29|   0|   29|          0|
    |tmp_i2_reg_2509                                      |   1|   0|    1|          0|
    |tmp_i3_reg_2231                                      |   1|   0|    1|          0|
    |tmp_39_reg_2525                                      |   0|   8|    8|          0|
    |tmp_i2_reg_2509                                      |   0|   1|    1|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 975|   9| 1047|         63|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|in_block_0_address0  | out |    3|  ap_memory |  in_block_0  |     array    |
|in_block_0_ce0       | out |    1|  ap_memory |  in_block_0  |     array    |
|in_block_0_q0        |  in |   16|  ap_memory |  in_block_0  |     array    |
|in_block_0_address1  | out |    3|  ap_memory |  in_block_0  |     array    |
|in_block_0_ce1       | out |    1|  ap_memory |  in_block_0  |     array    |
|in_block_0_q1        |  in |   16|  ap_memory |  in_block_0  |     array    |
|in_block_1_address0  | out |    3|  ap_memory |  in_block_1  |     array    |
|in_block_1_ce0       | out |    1|  ap_memory |  in_block_1  |     array    |
|in_block_1_q0        |  in |   16|  ap_memory |  in_block_1  |     array    |
|in_block_1_address1  | out |    3|  ap_memory |  in_block_1  |     array    |
|in_block_1_ce1       | out |    1|  ap_memory |  in_block_1  |     array    |
|in_block_1_q1        |  in |   16|  ap_memory |  in_block_1  |     array    |
|in_block_2_address0  | out |    3|  ap_memory |  in_block_2  |     array    |
|in_block_2_ce0       | out |    1|  ap_memory |  in_block_2  |     array    |
|in_block_2_q0        |  in |   16|  ap_memory |  in_block_2  |     array    |
|in_block_2_address1  | out |    3|  ap_memory |  in_block_2  |     array    |
|in_block_2_ce1       | out |    1|  ap_memory |  in_block_2  |     array    |
|in_block_2_q1        |  in |   16|  ap_memory |  in_block_2  |     array    |
|in_block_3_address0  | out |    3|  ap_memory |  in_block_3  |     array    |
|in_block_3_ce0       | out |    1|  ap_memory |  in_block_3  |     array    |
|in_block_3_q0        |  in |   16|  ap_memory |  in_block_3  |     array    |
|in_block_3_address1  | out |    3|  ap_memory |  in_block_3  |     array    |
|in_block_3_ce1       | out |    1|  ap_memory |  in_block_3  |     array    |
|in_block_3_q1        |  in |   16|  ap_memory |  in_block_3  |     array    |
|in_block_4_address0  | out |    3|  ap_memory |  in_block_4  |     array    |
|in_block_4_ce0       | out |    1|  ap_memory |  in_block_4  |     array    |
|in_block_4_q0        |  in |   16|  ap_memory |  in_block_4  |     array    |
|in_block_4_address1  | out |    3|  ap_memory |  in_block_4  |     array    |
|in_block_4_ce1       | out |    1|  ap_memory |  in_block_4  |     array    |
|in_block_4_q1        |  in |   16|  ap_memory |  in_block_4  |     array    |
|in_block_5_address0  | out |    3|  ap_memory |  in_block_5  |     array    |
|in_block_5_ce0       | out |    1|  ap_memory |  in_block_5  |     array    |
|in_block_5_q0        |  in |   16|  ap_memory |  in_block_5  |     array    |
|in_block_5_address1  | out |    3|  ap_memory |  in_block_5  |     array    |
|in_block_5_ce1       | out |    1|  ap_memory |  in_block_5  |     array    |
|in_block_5_q1        |  in |   16|  ap_memory |  in_block_5  |     array    |
|in_block_6_address0  | out |    3|  ap_memory |  in_block_6  |     array    |
|in_block_6_ce0       | out |    1|  ap_memory |  in_block_6  |     array    |
|in_block_6_q0        |  in |   16|  ap_memory |  in_block_6  |     array    |
|in_block_6_address1  | out |    3|  ap_memory |  in_block_6  |     array    |
|in_block_6_ce1       | out |    1|  ap_memory |  in_block_6  |     array    |
|in_block_6_q1        |  in |   16|  ap_memory |  in_block_6  |     array    |
|in_block_7_address0  | out |    3|  ap_memory |  in_block_7  |     array    |
|in_block_7_ce0       | out |    1|  ap_memory |  in_block_7  |     array    |
|in_block_7_q0        |  in |   16|  ap_memory |  in_block_7  |     array    |
|in_block_7_address1  | out |    3|  ap_memory |  in_block_7  |     array    |
|in_block_7_ce1       | out |    1|  ap_memory |  in_block_7  |     array    |
|in_block_7_q1        |  in |   16|  ap_memory |  in_block_7  |     array    |
|out_block_address0   | out |    6|  ap_memory |   out_block  |     array    |
|out_block_ce0        | out |    1|  ap_memory |   out_block  |     array    |
|out_block_we0        | out |    1|  ap_memory |   out_block  |     array    |
|out_block_d0         | out |   16|  ap_memory |   out_block  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

