// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "02/28/2019 21:04:53"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module LC3 (
	clk,
	IR,
	Bus,
	PC,
	current_state,
	memOut,
	MAROut,
	MDROut,
	MDRIn,
	address_in_direct,
	data_in_direct,
	clk_direct,
	mem_out_direct);
input 	clk;
output 	[15:0] IR;
output 	[15:0] Bus;
output 	[15:0] PC;
output 	[5:0] current_state;
output 	[15:0] memOut;
output 	[15:0] MAROut;
output 	[15:0] MDROut;
output 	[15:0] MDRIn;
input 	[15:0] address_in_direct;
input 	[15:0] data_in_direct;
input 	clk_direct;
output 	[15:0] mem_out_direct;

// Design Ports Information
// IR[0]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[1]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[3]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[4]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[5]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[6]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[7]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[8]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[9]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[10]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[11]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[12]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[13]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[14]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[15]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[0]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[1]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[2]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[3]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[4]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[5]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[6]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[7]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[8]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[9]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[10]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[11]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[12]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[13]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[14]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[15]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[0]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[1]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[2]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[3]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[4]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[5]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[6]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[7]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[8]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[9]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[10]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[11]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[12]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[13]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[14]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[15]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_state[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_state[1]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_state[2]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_state[3]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_state[4]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_state[5]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[0]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[1]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[3]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[4]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[5]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[6]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[7]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[8]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[9]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[10]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[11]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[12]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[13]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[14]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[15]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAROut[0]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAROut[1]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAROut[2]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAROut[3]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAROut[4]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAROut[5]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAROut[6]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAROut[7]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAROut[8]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAROut[9]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAROut[10]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAROut[11]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAROut[12]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAROut[13]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAROut[14]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAROut[15]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[0]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[1]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[2]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[3]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[4]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[7]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[8]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[9]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[10]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[11]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[12]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[13]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[14]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[15]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRIn[0]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRIn[1]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRIn[2]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRIn[3]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRIn[4]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRIn[5]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRIn[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRIn[7]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRIn[8]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRIn[9]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRIn[10]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRIn[11]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRIn[12]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRIn[13]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRIn[14]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRIn[15]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out_direct[0]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out_direct[1]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out_direct[2]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out_direct[3]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out_direct[4]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out_direct[5]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out_direct[6]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out_direct[7]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out_direct[8]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out_direct[9]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out_direct[10]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out_direct[11]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out_direct[12]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out_direct[13]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out_direct[14]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out_direct[15]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_in_direct[15]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_in_direct[14]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_in_direct[13]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_direct	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_direct[0]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_in_direct[0]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_in_direct[1]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_in_direct[2]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_in_direct[3]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_in_direct[4]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_in_direct[5]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_in_direct[6]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_in_direct[7]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_in_direct[8]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_in_direct[9]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_in_direct[10]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_in_direct[11]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_in_direct[12]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_direct[1]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_direct[2]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_direct[3]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_direct[4]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_direct[5]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_direct[6]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_direct[7]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_direct[8]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_direct[9]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_direct[10]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_direct[11]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_direct[12]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_direct[13]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_direct[14]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_direct[15]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Bus[0]~output_o ;
wire \Bus[1]~output_o ;
wire \Bus[2]~output_o ;
wire \Bus[3]~output_o ;
wire \Bus[4]~output_o ;
wire \Bus[5]~output_o ;
wire \Bus[6]~output_o ;
wire \Bus[7]~output_o ;
wire \Bus[8]~output_o ;
wire \Bus[9]~output_o ;
wire \Bus[10]~output_o ;
wire \Bus[11]~output_o ;
wire \Bus[12]~output_o ;
wire \Bus[13]~output_o ;
wire \Bus[14]~output_o ;
wire \Bus[15]~output_o ;
wire \IR[0]~output_o ;
wire \IR[1]~output_o ;
wire \IR[2]~output_o ;
wire \IR[3]~output_o ;
wire \IR[4]~output_o ;
wire \IR[5]~output_o ;
wire \IR[6]~output_o ;
wire \IR[7]~output_o ;
wire \IR[8]~output_o ;
wire \IR[9]~output_o ;
wire \IR[10]~output_o ;
wire \IR[11]~output_o ;
wire \IR[12]~output_o ;
wire \IR[13]~output_o ;
wire \IR[14]~output_o ;
wire \IR[15]~output_o ;
wire \PC[0]~output_o ;
wire \PC[1]~output_o ;
wire \PC[2]~output_o ;
wire \PC[3]~output_o ;
wire \PC[4]~output_o ;
wire \PC[5]~output_o ;
wire \PC[6]~output_o ;
wire \PC[7]~output_o ;
wire \PC[8]~output_o ;
wire \PC[9]~output_o ;
wire \PC[10]~output_o ;
wire \PC[11]~output_o ;
wire \PC[12]~output_o ;
wire \PC[13]~output_o ;
wire \PC[14]~output_o ;
wire \PC[15]~output_o ;
wire \current_state[0]~output_o ;
wire \current_state[1]~output_o ;
wire \current_state[2]~output_o ;
wire \current_state[3]~output_o ;
wire \current_state[4]~output_o ;
wire \current_state[5]~output_o ;
wire \memOut[0]~output_o ;
wire \memOut[1]~output_o ;
wire \memOut[2]~output_o ;
wire \memOut[3]~output_o ;
wire \memOut[4]~output_o ;
wire \memOut[5]~output_o ;
wire \memOut[6]~output_o ;
wire \memOut[7]~output_o ;
wire \memOut[8]~output_o ;
wire \memOut[9]~output_o ;
wire \memOut[10]~output_o ;
wire \memOut[11]~output_o ;
wire \memOut[12]~output_o ;
wire \memOut[13]~output_o ;
wire \memOut[14]~output_o ;
wire \memOut[15]~output_o ;
wire \MAROut[0]~output_o ;
wire \MAROut[1]~output_o ;
wire \MAROut[2]~output_o ;
wire \MAROut[3]~output_o ;
wire \MAROut[4]~output_o ;
wire \MAROut[5]~output_o ;
wire \MAROut[6]~output_o ;
wire \MAROut[7]~output_o ;
wire \MAROut[8]~output_o ;
wire \MAROut[9]~output_o ;
wire \MAROut[10]~output_o ;
wire \MAROut[11]~output_o ;
wire \MAROut[12]~output_o ;
wire \MAROut[13]~output_o ;
wire \MAROut[14]~output_o ;
wire \MAROut[15]~output_o ;
wire \MDROut[0]~output_o ;
wire \MDROut[1]~output_o ;
wire \MDROut[2]~output_o ;
wire \MDROut[3]~output_o ;
wire \MDROut[4]~output_o ;
wire \MDROut[5]~output_o ;
wire \MDROut[6]~output_o ;
wire \MDROut[7]~output_o ;
wire \MDROut[8]~output_o ;
wire \MDROut[9]~output_o ;
wire \MDROut[10]~output_o ;
wire \MDROut[11]~output_o ;
wire \MDROut[12]~output_o ;
wire \MDROut[13]~output_o ;
wire \MDROut[14]~output_o ;
wire \MDROut[15]~output_o ;
wire \MDRIn[0]~output_o ;
wire \MDRIn[1]~output_o ;
wire \MDRIn[2]~output_o ;
wire \MDRIn[3]~output_o ;
wire \MDRIn[4]~output_o ;
wire \MDRIn[5]~output_o ;
wire \MDRIn[6]~output_o ;
wire \MDRIn[7]~output_o ;
wire \MDRIn[8]~output_o ;
wire \MDRIn[9]~output_o ;
wire \MDRIn[10]~output_o ;
wire \MDRIn[11]~output_o ;
wire \MDRIn[12]~output_o ;
wire \MDRIn[13]~output_o ;
wire \MDRIn[14]~output_o ;
wire \MDRIn[15]~output_o ;
wire \mem_out_direct[0]~output_o ;
wire \mem_out_direct[1]~output_o ;
wire \mem_out_direct[2]~output_o ;
wire \mem_out_direct[3]~output_o ;
wire \mem_out_direct[4]~output_o ;
wire \mem_out_direct[5]~output_o ;
wire \mem_out_direct[6]~output_o ;
wire \mem_out_direct[7]~output_o ;
wire \mem_out_direct[8]~output_o ;
wire \mem_out_direct[9]~output_o ;
wire \mem_out_direct[10]~output_o ;
wire \mem_out_direct[11]~output_o ;
wire \mem_out_direct[12]~output_o ;
wire \mem_out_direct[13]~output_o ;
wire \mem_out_direct[14]~output_o ;
wire \mem_out_direct[15]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \pc|PC_inc[0]~45_combout ;
wire \FSM|Equal1~0_combout ;
wire \FSM|SR2[0]~3_combout ;
wire \~GND~combout ;
wire \FSM|next_state[3]~4_combout ;
wire \FSM|enaMDR~3_combout ;
wire \FSM|enaMDR~0_combout ;
wire \FSM|enaMDR~1_combout ;
wire \FSM|enaMDR~2_combout ;
wire \FSM|enaMDR~4_combout ;
wire \FSM|enaMDR~q ;
wire \FSM|Selector3~0_combout ;
wire \FSM|enaPC~q ;
wire \FSM|Selector2~3_combout ;
wire \FSM|Selector2~4_combout ;
wire \FSM|Selector2~5_combout ;
wire \FSM|Selector2~6_combout ;
wire \FSM|Selector14~4_combout ;
wire \FSM|Selector2~2_combout ;
wire \FSM|Selector2~7_combout ;
wire \FSM|Selector2~0_combout ;
wire \FSM|Selector2~1_combout ;
wire \FSM|Selector2~8_combout ;
wire \FSM|enaALU~q ;
wire \FSM|Selector0~0_combout ;
wire \FSM|enaMARM~feeder_combout ;
wire \FSM|enaMARM~q ;
wire \tsb|Bus[15]~23_combout ;
wire \pc|PC_inc[1]~15_combout ;
wire \pc|PC_inc[1]~16 ;
wire \pc|PC_inc[2]~17_combout ;
wire \pc|PC_inc[2]~18 ;
wire \pc|PC_inc[3]~19_combout ;
wire \pc|PC_inc[3]~20 ;
wire \pc|PC_inc[4]~21_combout ;
wire \pc|PC_inc[4]~22 ;
wire \pc|PC_inc[5]~23_combout ;
wire \pc|PC_inc[5]~24 ;
wire \pc|PC_inc[6]~25_combout ;
wire \pc|PC_inc[6]~26 ;
wire \pc|PC_inc[7]~27_combout ;
wire \pc|PC_inc[7]~28 ;
wire \pc|PC_inc[8]~29_combout ;
wire \pc|PC_inc[8]~30 ;
wire \pc|PC_inc[9]~31_combout ;
wire \pc|PC_inc[9]~32 ;
wire \pc|PC_inc[10]~33_combout ;
wire \pc|PC_inc[10]~34 ;
wire \pc|PC_inc[11]~35_combout ;
wire \pc|PC_inc[11]~36 ;
wire \pc|PC_inc[12]~37_combout ;
wire \pc|PC_inc[12]~38 ;
wire \pc|PC_inc[13]~39_combout ;
wire \pc|PC_inc[13]~40 ;
wire \pc|PC_inc[14]~41_combout ;
wire \tsb|Bus[0]~17_combout ;
wire \tsb|Bus[0]~16_combout ;
wire \FSM|Selector13~0_combout ;
wire \FSM|selMDR[0]~0_combout ;
wire \FSM|selMDR[0]~1_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \FSM|next_state~27_combout ;
wire \FSM|memWE~1_combout ;
wire \FSM|memWE~0_combout ;
wire \FSM|memWE~2_combout ;
wire \FSM|memWE~q ;
wire \FSM|Selector14~6_combout ;
wire \FSM|Selector14~7_combout ;
wire \FSM|Selector14~8_combout ;
wire \FSM|ldMAR~q ;
wire \address_in_direct[15]~input_o ;
wire \address_in_direct[13]~input_o ;
wire \address_in_direct[14]~input_o ;
wire \clk_direct~input_o ;
wire \clk_direct~inputclkctrl_outclk ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ;
wire \tsb|Bus[0]~104_combout ;
wire \memory|MAR_reg|Q[0]~feeder_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w[3]~0_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ;
wire \FSM|Selector5~0_combout ;
wire \FSM|Selector5~1_combout ;
wire \FSM|ldIR~q ;
wire \ir|register|Q[0]~feeder_combout ;
wire \eab|eabOut[0]~1 ;
wire \eab|eabOut[1]~3 ;
wire \eab|eabOut[2]~4_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ;
wire \eab|eabOut[2]~5 ;
wire \eab|eabOut[3]~6_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ;
wire \ir|register|Q[4]~feeder_combout ;
wire \eab|eabOut[3]~7 ;
wire \eab|eabOut[4]~8_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ;
wire \memory|MAR_reg|Q[5]~feeder_combout ;
wire \memory|MAR_reg|Q[6]~feeder_combout ;
wire \memory|MAR_reg|Q[7]~feeder_combout ;
wire \memory|MAR_reg|Q[8]~feeder_combout ;
wire \eab|eabOut[8]~17 ;
wire \eab|eabOut[9]~19 ;
wire \eab|eabOut[10]~20_combout ;
wire \eab|eabOut[10]~21 ;
wire \eab|eabOut[11]~22_combout ;
wire \FSM|Selector27~0_combout ;
wire \FSM|aluControl[1]~0_combout ;
wire \FSM|aluControl[1]~1_combout ;
wire \FSM|Selector26~0_combout ;
wire \FSM|aluControl[1]~feeder_combout ;
wire \tsb|Bus[0]~44_combout ;
wire \reg_file|r2|Q[11]~feeder_combout ;
wire \FSM|DR[0]~4_combout ;
wire \ir|register|Q[9]~feeder_combout ;
wire \FSM|Selector23~0_combout ;
wire \FSM|DR[0]~8_combout ;
wire \FSM|DR[0]~5_combout ;
wire \FSM|DR[0]~6_combout ;
wire \FSM|DR[0]~7_combout ;
wire \ir|register|Q[11]~feeder_combout ;
wire \FSM|Selector21~0_combout ;
wire \FSM|Selector24~2_combout ;
wire \FSM|Selector24~3_combout ;
wire \FSM|Selector24~4_combout ;
wire \FSM|Selector24~5_combout ;
wire \FSM|regWE~0_combout ;
wire \FSM|regWE~q ;
wire \FSM|Selector22~0_combout ;
wire \reg_file|comb~4_combout ;
wire \reg_file|comb~7_combout ;
wire \FSM|SR1[1]~0_combout ;
wire \FSM|Selector16~0_combout ;
wire \FSM|Selector16~1_combout ;
wire \FSM|SR1[1]~2_combout ;
wire \FSM|SR1[1]~1_combout ;
wire \FSM|SR1[1]~3_combout ;
wire \reg_file|r0|Q[11]~feeder_combout ;
wire \reg_file|comb~6_combout ;
wire \reg_file|comb~5_combout ;
wire \FSM|Selector15~0_combout ;
wire \FSM|Selector15~1_combout ;
wire \reg_file|mux0|out[11]~57_combout ;
wire \reg_file|mux0|out[11]~58_combout ;
wire \reg_file|r5|Q[11]~feeder_combout ;
wire \reg_file|comb~0_combout ;
wire \reg_file|comb~3_combout ;
wire \reg_file|comb~2_combout ;
wire \reg_file|r3|Q[11]~feeder_combout ;
wire \reg_file|comb~1_combout ;
wire \reg_file|mux0|out[11]~55_combout ;
wire \reg_file|mux0|out[11]~56_combout ;
wire \tsb|Bus[0]~42_combout ;
wire \FSM|Selector17~0_combout ;
wire \FSM|Selector17~1_combout ;
wire \tsb|Bus[11]~74_combout ;
wire \reg_file|mux0|out[11]~59_combout ;
wire \FSM|SR2[0]~2_combout ;
wire \FSM|Selector20~0_combout ;
wire \FSM|Selector14~5_combout ;
wire \FSM|Selector20~1_combout ;
wire \FSM|SR2[0]~6_combout ;
wire \FSM|SR2[0]~4_combout ;
wire \FSM|SR2[0]~5_combout ;
wire \FSM|Selector18~0_combout ;
wire \FSM|Selector18~1_combout ;
wire \FSM|Selector19~0_combout ;
wire \FSM|Selector19~1_combout ;
wire \alu|adder_in_b[11]~68_combout ;
wire \alu|adder_in_b[11]~69_combout ;
wire \alu|adder_in_b[11]~70_combout ;
wire \alu|adder_in_b[11]~71_combout ;
wire \alu|adder_in_b[11]~72_combout ;
wire \alu|adder_in_b[11]~73_combout ;
wire \tsb|Bus[11]~73_combout ;
wire \reg_file|r4|Q[10]~feeder_combout ;
wire \reg_file|mux0|out[10]~52_combout ;
wire \reg_file|mux0|out[10]~53_combout ;
wire \reg_file|r5|Q[10]~feeder_combout ;
wire \reg_file|r3|Q[10]~feeder_combout ;
wire \reg_file|mux0|out[10]~50_combout ;
wire \reg_file|mux0|out[10]~51_combout ;
wire \reg_file|mux0|out[10]~54_combout ;
wire \alu|adder_in_b[10]~62_combout ;
wire \alu|adder_in_b[10]~63_combout ;
wire \alu|adder_in_b[10]~64_combout ;
wire \alu|adder_in_b[10]~65_combout ;
wire \alu|adder_in_b[10]~66_combout ;
wire \alu|adder_in_b[10]~67_combout ;
wire \reg_file|mux0|out[9]~47_combout ;
wire \reg_file|mux0|out[9]~48_combout ;
wire \reg_file|mux0|out[9]~45_combout ;
wire \reg_file|mux0|out[9]~46_combout ;
wire \reg_file|mux0|out[9]~49_combout ;
wire \alu|adder_in_b[9]~56_combout ;
wire \alu|adder_in_b[9]~57_combout ;
wire \alu|adder_in_b[9]~58_combout ;
wire \alu|adder_in_b[9]~59_combout ;
wire \alu|adder_in_b[9]~60_combout ;
wire \alu|adder_in_b[9]~61_combout ;
wire \reg_file|r3|Q[8]~feeder_combout ;
wire \alu|adder_in_b[8]~50_combout ;
wire \alu|adder_in_b[8]~51_combout ;
wire \alu|adder_in_b[8]~52_combout ;
wire \alu|adder_in_b[8]~53_combout ;
wire \alu|adder_in_b[8]~54_combout ;
wire \alu|adder_in_b[8]~55_combout ;
wire \reg_file|mux0|out[8]~40_combout ;
wire \reg_file|mux0|out[8]~41_combout ;
wire \reg_file|mux0|out[8]~42_combout ;
wire \reg_file|mux0|out[8]~43_combout ;
wire \reg_file|mux0|out[8]~44_combout ;
wire \reg_file|mux0|out[7]~35_combout ;
wire \reg_file|mux0|out[7]~36_combout ;
wire \reg_file|r4|Q[7]~feeder_combout ;
wire \reg_file|mux0|out[7]~37_combout ;
wire \reg_file|mux0|out[7]~38_combout ;
wire \reg_file|mux0|out[7]~39_combout ;
wire \alu|adder_in_b[7]~44_combout ;
wire \alu|adder_in_b[7]~45_combout ;
wire \alu|adder_in_b[7]~46_combout ;
wire \alu|adder_in_b[7]~47_combout ;
wire \alu|adder_in_b[7]~48_combout ;
wire \alu|adder_in_b[7]~49_combout ;
wire \reg_file|r4|Q[6]~feeder_combout ;
wire \reg_file|mux0|out[6]~32_combout ;
wire \reg_file|mux0|out[6]~33_combout ;
wire \reg_file|mux0|out[6]~30_combout ;
wire \reg_file|mux0|out[6]~31_combout ;
wire \reg_file|mux0|out[6]~34_combout ;
wire \alu|adder_in_b[6]~40_combout ;
wire \alu|adder_in_b[6]~41_combout ;
wire \alu|adder_in_b[6]~38_combout ;
wire \alu|adder_in_b[6]~39_combout ;
wire \alu|adder_in_b[6]~42_combout ;
wire \alu|adder_in_b[6]~43_combout ;
wire \reg_file|r5|Q[5]~feeder_combout ;
wire \reg_file|mux0|out[5]~25_combout ;
wire \reg_file|mux0|out[5]~26_combout ;
wire \reg_file|r4|Q[5]~feeder_combout ;
wire \reg_file|mux0|out[5]~27_combout ;
wire \reg_file|mux0|out[5]~28_combout ;
wire \reg_file|mux0|out[5]~29_combout ;
wire \alu|adder_in_b[5]~34_combout ;
wire \alu|adder_in_b[5]~35_combout ;
wire \alu|adder_in_b[5]~32_combout ;
wire \alu|adder_in_b[5]~33_combout ;
wire \alu|adder_in_b[5]~36_combout ;
wire \alu|adder_in_b[5]~37_combout ;
wire \alu|adder_in_b[4]~26_combout ;
wire \alu|adder_in_b[4]~27_combout ;
wire \reg_file|r4|Q[4]~feeder_combout ;
wire \alu|adder_in_b[4]~28_combout ;
wire \alu|adder_in_b[4]~29_combout ;
wire \alu|adder_in_b[4]~30_combout ;
wire \alu|adder_in_b[4]~31_combout ;
wire \reg_file|mux0|out[4]~20_combout ;
wire \reg_file|mux0|out[4]~21_combout ;
wire \reg_file|mux0|out[4]~22_combout ;
wire \reg_file|mux0|out[4]~23_combout ;
wire \reg_file|mux0|out[4]~24_combout ;
wire \reg_file|mux0|out[3]~15_combout ;
wire \reg_file|mux0|out[3]~16_combout ;
wire \reg_file|mux0|out[3]~17_combout ;
wire \reg_file|mux0|out[3]~18_combout ;
wire \reg_file|mux0|out[3]~19_combout ;
wire \alu|adder_in_b[3]~20_combout ;
wire \alu|adder_in_b[3]~21_combout ;
wire \alu|adder_in_b[3]~22_combout ;
wire \alu|adder_in_b[3]~23_combout ;
wire \alu|adder_in_b[3]~24_combout ;
wire \alu|adder_in_b[3]~25_combout ;
wire \reg_file|r1|Q[2]~feeder_combout ;
wire \alu|adder_in_b[2]~14_combout ;
wire \alu|adder_in_b[2]~15_combout ;
wire \reg_file|r2|Q[2]~feeder_combout ;
wire \reg_file|r4|Q[2]~feeder_combout ;
wire \reg_file|r0|Q[2]~feeder_combout ;
wire \alu|adder_in_b[2]~16_combout ;
wire \alu|adder_in_b[2]~17_combout ;
wire \alu|adder_in_b[2]~18_combout ;
wire \alu|adder_in_b[2]~19_combout ;
wire \reg_file|mux0|out[2]~10_combout ;
wire \reg_file|mux0|out[2]~11_combout ;
wire \reg_file|mux0|out[2]~12_combout ;
wire \reg_file|mux0|out[2]~13_combout ;
wire \reg_file|mux0|out[2]~14_combout ;
wire \reg_file|r5|Q[1]~feeder_combout ;
wire \reg_file|mux0|out[1]~5_combout ;
wire \reg_file|mux0|out[1]~6_combout ;
wire \reg_file|mux0|out[1]~7_combout ;
wire \reg_file|mux0|out[1]~8_combout ;
wire \reg_file|mux0|out[1]~9_combout ;
wire \alu|adder_in_b[1]~11_combout ;
wire \alu|adder_in_b[1]~7_combout ;
wire \alu|adder_in_b[1]~8_combout ;
wire \alu|adder_in_b[1]~9_combout ;
wire \alu|adder_in_b[1]~10_combout ;
wire \alu|adder_in_b[1]~12_combout ;
wire \reg_file|r4|Q[0]~feeder_combout ;
wire \reg_file|mux0|out[0]~2_combout ;
wire \reg_file|mux0|out[0]~3_combout ;
wire \reg_file|mux0|out[0]~0_combout ;
wire \reg_file|mux0|out[0]~1_combout ;
wire \reg_file|mux0|out[0]~4_combout ;
wire \alu|adder_in_b[0]~4_combout ;
wire \alu|adder_in_b[0]~2_combout ;
wire \alu|adder_in_b[0]~3_combout ;
wire \alu|adder_in_b[0]~0_combout ;
wire \alu|adder_in_b[0]~1_combout ;
wire \alu|adder_in_b[0]~5_combout ;
wire \alu|Add0~1 ;
wire \alu|Add0~3 ;
wire \alu|Add0~5 ;
wire \alu|Add0~7 ;
wire \alu|Add0~9 ;
wire \alu|Add0~11 ;
wire \alu|Add0~13 ;
wire \alu|Add0~15 ;
wire \alu|Add0~17 ;
wire \alu|Add0~19 ;
wire \alu|Add0~21 ;
wire \alu|Add0~22_combout ;
wire \tsb|Bus[11]~75_combout ;
wire \tsb|Bus[11]~76_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ;
wire \eab|eabOut[11]~23 ;
wire \eab|eabOut[12]~24_combout ;
wire \reg_file|mux0|out[12]~62_combout ;
wire \reg_file|mux0|out[12]~63_combout ;
wire \reg_file|r7|Q[12]~feeder_combout ;
wire \reg_file|r3|Q[12]~feeder_combout ;
wire \reg_file|mux0|out[12]~60_combout ;
wire \reg_file|mux0|out[12]~61_combout ;
wire \reg_file|mux0|out[12]~64_combout ;
wire \data_in_direct[12]~input_o ;
wire \address_in_direct[0]~input_o ;
wire \address_in_direct[1]~input_o ;
wire \address_in_direct[2]~input_o ;
wire \address_in_direct[3]~input_o ;
wire \address_in_direct[4]~input_o ;
wire \address_in_direct[5]~input_o ;
wire \address_in_direct[6]~input_o ;
wire \address_in_direct[7]~input_o ;
wire \address_in_direct[8]~input_o ;
wire \address_in_direct[9]~input_o ;
wire \address_in_direct[10]~input_o ;
wire \address_in_direct[11]~input_o ;
wire \address_in_direct[12]~input_o ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~63_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3]~0_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w[3]~0_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~61_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~64_combout ;
wire \memory|MDRIn[12]~12_combout ;
wire \FSM|Selector6~0_combout ;
wire \FSM|Selector6~1_combout ;
wire \FSM|Selector6~2_combout ;
wire \FSM|ldMDR~q ;
wire \alu|adder_in_b[12]~76_combout ;
wire \alu|adder_in_b[12]~77_combout ;
wire \alu|adder_in_b[12]~74_combout ;
wire \alu|adder_in_b[12]~75_combout ;
wire \alu|adder_in_b[12]~78_combout ;
wire \alu|adder_in_b[12]~79_combout ;
wire \tsb|Bus[12]~79_combout ;
wire \tsb|Bus[12]~78_combout ;
wire \tsb|Bus[12]~80_combout ;
wire \tsb|Bus[12]~81_combout ;
wire \tsb|Bus[12]~82_combout ;
wire \tsb|Bus[12]~83_combout ;
wire \alu|Add0~23 ;
wire \alu|Add0~24_combout ;
wire \tsb|Bus[12]~84_combout ;
wire \tsb|Bus[12]~85_combout ;
wire \tsb|Bus[12]~116_combout ;
wire \data_in_direct[11]~input_o ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~57_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~58_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~55_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~56_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~59_combout ;
wire \memory|MDRIn[11]~11_combout ;
wire \tsb|Bus[11]~77_combout ;
wire \tsb|Bus[11]~115_combout ;
wire \data_in_direct[10]~input_o ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~53_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~51_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~54_combout ;
wire \memory|MDRIn[10]~10_combout ;
wire \tsb|Bus[10]~69_combout ;
wire \alu|Add0~20_combout ;
wire \tsb|Bus[10]~68_combout ;
wire \tsb|Bus[10]~70_combout ;
wire \tsb|Bus[10]~71_combout ;
wire \tsb|Bus[10]~72_combout ;
wire \tsb|Bus[10]~114_combout ;
wire \data_in_direct[9]~input_o ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~47_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~48_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~45_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~46_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~49_combout ;
wire \memory|MDRIn[9]~9_combout ;
wire \eab|eabOut[9]~18_combout ;
wire \tsb|Bus[9]~64_combout ;
wire \alu|Add0~18_combout ;
wire \tsb|Bus[9]~63_combout ;
wire \tsb|Bus[9]~65_combout ;
wire \tsb|Bus[9]~66_combout ;
wire \tsb|Bus[9]~67_combout ;
wire \tsb|Bus[9]~113_combout ;
wire \memory|MAR_reg|Q[9]~feeder_combout ;
wire \data_in_direct[4]~input_o ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~21_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~23_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~24_combout ;
wire \memory|MDRIn[4]~4_combout ;
wire \tsb|Bus[4]~37_combout ;
wire \alu|Add0~8_combout ;
wire \tsb|Bus[4]~36_combout ;
wire \tsb|Bus[4]~38_combout ;
wire \tsb|Bus[4]~39_combout ;
wire \tsb|Bus[4]~40_combout ;
wire \tsb|Bus[4]~108_combout ;
wire \memory|MAR_reg|Q[4]~feeder_combout ;
wire \data_in_direct[3]~input_o ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~15_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~16_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~17_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~18_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~19_combout ;
wire \memory|MDRIn[3]~3_combout ;
wire \alu|Add0~6_combout ;
wire \tsb|Bus[3]~120_combout ;
wire \tsb|Bus[3]~121_combout ;
wire \tsb|Bus[3]~34_combout ;
wire \tsb|Bus[3]~35_combout ;
wire \tsb|Bus[3]~107_combout ;
wire \memory|MAR_reg|Q[3]~feeder_combout ;
wire \data_in_direct[2]~input_o ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~11_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~13_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~14_combout ;
wire \memory|MDRIn[2]~2_combout ;
wire \tsb|Bus[2]~30_combout ;
wire \alu|Add0~4_combout ;
wire \tsb|Bus[2]~29_combout ;
wire \tsb|Bus[2]~31_combout ;
wire \tsb|Bus[2]~32_combout ;
wire \tsb|Bus[2]~33_combout ;
wire \tsb|Bus[2]~106_combout ;
wire \memory|MAR_reg|Q[2]~feeder_combout ;
wire \data_in_direct[1]~input_o ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~7_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~8_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~5_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~6_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~9_combout ;
wire \memory|MDRIn[1]~1_combout ;
wire \eab|eabOut[1]~2_combout ;
wire \alu|adder_in_b[1]~13_combout ;
wire \tsb|Bus[1]~25_combout ;
wire \alu|Add0~2_combout ;
wire \tsb|Bus[1]~24_combout ;
wire \tsb|Bus[1]~26_combout ;
wire \tsb|Bus[1]~27_combout ;
wire \tsb|Bus[1]~28_combout ;
wire \tsb|Bus[1]~105_combout ;
wire \memory|MAR_reg|Q[1]~feeder_combout ;
wire \data_in_direct[5]~input_o ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~27_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~28_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~25_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~26_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~29_combout ;
wire \memory|MDRIn[5]~5_combout ;
wire \eab|eabOut[4]~9 ;
wire \eab|eabOut[5]~10_combout ;
wire \tsb|Bus[5]~43_combout ;
wire \tsb|Bus[5]~41_combout ;
wire \alu|Add0~10_combout ;
wire \tsb|Bus[5]~45_combout ;
wire \tsb|Bus[5]~46_combout ;
wire \tsb|Bus[5]~47_combout ;
wire \tsb|Bus[5]~109_combout ;
wire \eab|eabOut[5]~11 ;
wire \eab|eabOut[6]~12_combout ;
wire \data_in_direct[6]~input_o ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~32_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~33_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~30_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~31_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~34_combout ;
wire \memory|MDRIn[6]~6_combout ;
wire \tsb|Bus[6]~49_combout ;
wire \alu|Add0~12_combout ;
wire \tsb|Bus[6]~48_combout ;
wire \tsb|Bus[6]~50_combout ;
wire \tsb|Bus[6]~51_combout ;
wire \tsb|Bus[6]~52_combout ;
wire \tsb|Bus[6]~110_combout ;
wire \ir|register|Q[6]~feeder_combout ;
wire \eab|eabOut[6]~13 ;
wire \eab|eabOut[7]~14_combout ;
wire \data_in_direct[7]~input_o ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~37_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~38_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~35_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~36_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~39_combout ;
wire \memory|MDRIn[7]~7_combout ;
wire \tsb|Bus[7]~53_combout ;
wire \tsb|Bus[7]~54_combout ;
wire \alu|Add0~14_combout ;
wire \tsb|Bus[7]~55_combout ;
wire \tsb|Bus[7]~56_combout ;
wire \tsb|Bus[7]~57_combout ;
wire \tsb|Bus[7]~111_combout ;
wire \ir|register|Q[7]~feeder_combout ;
wire \eab|eabOut[7]~15 ;
wire \eab|eabOut[8]~16_combout ;
wire \data_in_direct[8]~input_o ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~42_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~43_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~41_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~44_combout ;
wire \memory|MDRIn[8]~8_combout ;
wire \tsb|Bus[8]~59_combout ;
wire \alu|Add0~16_combout ;
wire \tsb|Bus[8]~58_combout ;
wire \tsb|Bus[8]~60_combout ;
wire \tsb|Bus[8]~61_combout ;
wire \tsb|Bus[8]~62_combout ;
wire \tsb|Bus[8]~112_combout ;
wire \ir|register|Q[8]~feeder_combout ;
wire \eab|eabOut[12]~25 ;
wire \eab|eabOut[13]~26_combout ;
wire \data_in_direct[13]~input_o ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~67_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~68_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~65_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~66_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~69_combout ;
wire \memory|MDRIn[13]~13_combout ;
wire \reg_file|r7|Q[13]~feeder_combout ;
wire \reg_file|r3|Q[13]~feeder_combout ;
wire \reg_file|r1|Q[13]~feeder_combout ;
wire \alu|adder_in_b[13]~80_combout ;
wire \alu|adder_in_b[13]~81_combout ;
wire \reg_file|r2|Q[13]~feeder_combout ;
wire \reg_file|r4|Q[13]~feeder_combout ;
wire \reg_file|r0|Q[13]~feeder_combout ;
wire \alu|adder_in_b[13]~82_combout ;
wire \alu|adder_in_b[13]~83_combout ;
wire \alu|adder_in_b[13]~84_combout ;
wire \alu|adder_in_b[13]~85_combout ;
wire \tsb|Bus[13]~87_combout ;
wire \reg_file|mux0|out[13]~67_combout ;
wire \reg_file|mux0|out[13]~68_combout ;
wire \reg_file|mux0|out[13]~65_combout ;
wire \reg_file|mux0|out[13]~66_combout ;
wire \tsb|Bus[13]~86_combout ;
wire \reg_file|mux0|out[13]~69_combout ;
wire \tsb|Bus[13]~88_combout ;
wire \tsb|Bus[13]~89_combout ;
wire \tsb|Bus[13]~90_combout ;
wire \tsb|Bus[13]~91_combout ;
wire \alu|Add0~25 ;
wire \alu|Add0~26_combout ;
wire \tsb|Bus[13]~92_combout ;
wire \tsb|Bus[13]~93_combout ;
wire \tsb|Bus[13]~117_combout ;
wire \data_in_direct[15]~input_o ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~75_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~76_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~77_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~78_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~79_combout ;
wire \memory|MDRIn[15]~15_combout ;
wire \pc|PC_inc[14]~42 ;
wire \pc|PC_inc[15]~43_combout ;
wire \eab|eabOut[13]~27 ;
wire \eab|eabOut[14]~29 ;
wire \eab|eabOut[15]~30_combout ;
wire \tsb|Bus[15]~102_combout ;
wire \reg_file|r5|Q[15]~feeder_combout ;
wire \reg_file|mux1|out[15]~0_combout ;
wire \reg_file|mux1|out[15]~1_combout ;
wire \reg_file|r2|Q[15]~feeder_combout ;
wire \reg_file|mux1|out[15]~2_combout ;
wire \reg_file|r6|Q[15]~feeder_combout ;
wire \reg_file|mux1|out[15]~3_combout ;
wire \alu|adder_in_b[15]~92_combout ;
wire \reg_file|mux0|out[15]~77_combout ;
wire \reg_file|mux0|out[15]~78_combout ;
wire \reg_file|mux0|out[15]~75_combout ;
wire \reg_file|mux0|out[15]~76_combout ;
wire \reg_file|mux0|out[15]~79_combout ;
wire \tsb|Bus[15]~100_combout ;
wire \reg_file|r2|Q[14]~feeder_combout ;
wire \reg_file|r6|Q[14]~feeder_combout ;
wire \reg_file|r0|Q[14]~feeder_combout ;
wire \alu|adder_in_b[14]~88_combout ;
wire \alu|adder_in_b[14]~89_combout ;
wire \reg_file|r3|Q[14]~feeder_combout ;
wire \alu|adder_in_b[14]~86_combout ;
wire \alu|adder_in_b[14]~87_combout ;
wire \alu|adder_in_b[14]~90_combout ;
wire \alu|adder_in_b[14]~91_combout ;
wire \reg_file|mux0|out[14]~72_combout ;
wire \reg_file|mux0|out[14]~73_combout ;
wire \reg_file|mux0|out[14]~70_combout ;
wire \reg_file|mux0|out[14]~71_combout ;
wire \reg_file|mux0|out[14]~74_combout ;
wire \alu|Add0~27 ;
wire \alu|Add0~29 ;
wire \alu|Add0~30_combout ;
wire \tsb|Bus[15]~99_combout ;
wire \tsb|Bus[15]~101_combout ;
wire \tsb|Bus[15]~103_combout ;
wire \tsb|Bus[15]~119_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ;
wire \data_in_direct[14]~input_o ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~70_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~71_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~72_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~73_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~74_combout ;
wire \memory|MDRIn[14]~14_combout ;
wire \eab|eabOut[14]~28_combout ;
wire \tsb|Bus[14]~97_combout ;
wire \tsb|Bus[14]~94_combout ;
wire \tsb|Bus[14]~95_combout ;
wire \alu|Add0~28_combout ;
wire \tsb|Bus[14]~96_combout ;
wire \tsb|Bus[14]~98_combout ;
wire \tsb|Bus[14]~118_combout ;
wire \FSM|next_state~21_combout ;
wire \FSM|next_state~22_combout ;
wire \FSM|next_state[3]~16_combout ;
wire \FSM|next_state~12_combout ;
wire \FSM|next_state[3]~13_combout ;
wire \FSM|next_state[3]~14_combout ;
wire \FSM|next_state[3]~15_combout ;
wire \FSM|next_state[3]~17_combout ;
wire \FSM|current_state[2]~2_combout ;
wire \FSM|aluControl[1]~2_combout ;
wire \FSM|next_state~23_combout ;
wire \FSM|next_state~24_combout ;
wire \FSM|next_state~25_combout ;
wire \FSM|next_state~7_combout ;
wire \FSM|next_state~26_combout ;
wire \FSM|current_state[3]~3_combout ;
wire \FSM|next_state~9_combout ;
wire \FSM|next_state~8_combout ;
wire \FSM|next_state~10_combout ;
wire \FSM|next_state~6_combout ;
wire \FSM|next_state~11_combout ;
wire \FSM|current_state[0]~0_combout ;
wire \FSM|next_state[3]~5_combout ;
wire \ir|register|Q[13]~feeder_combout ;
wire \FSM|next_state~19_combout ;
wire \FSM|next_state~18_combout ;
wire \FSM|next_state~35_combout ;
wire \FSM|next_state~20_combout ;
wire \FSM|current_state[1]~1_combout ;
wire \FSM|next_state~28_combout ;
wire \FSM|Equal1~1_combout ;
wire \FSM|next_state~34_combout ;
wire \FSM|next_state~36_combout ;
wire \FSM|next_state[5]~31_combout ;
wire \FSM|next_state[5]~30_combout ;
wire \FSM|next_state[5]~32_combout ;
wire \FSM|next_state[5]~33_combout ;
wire \FSM|current_state[5]~4_combout ;
wire \FSM|next_state~29_combout ;
wire \FSM|Selector4~3_combout ;
wire \FSM|Selector4~2_combout ;
wire \FSM|Selector4~1_combout ;
wire \FSM|Selector4~4_combout ;
wire \FSM|Selector4~5_combout ;
wire \FSM|Selector4~0_combout ;
wire \FSM|Selector4~6_combout ;
wire \FSM|ldPC~q ;
wire \eab|eabOut[0]~0_combout ;
wire \data_in_direct[0]~input_o ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~3_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~1_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~4_combout ;
wire \memory|MDRIn[0]~0_combout ;
wire \alu|adder_in_b[0]~6_combout ;
wire \tsb|Bus[0]~19_combout ;
wire \alu|Add0~0_combout ;
wire \tsb|Bus[0]~18_combout ;
wire \tsb|Bus[0]~20_combout ;
wire \tsb|Bus[0]~21_combout ;
wire \tsb|Bus[0]~22_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~2_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~3_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~0_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~1_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~4_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~7_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~8_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~5_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~6_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~9_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~12_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~13_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~10_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~11_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~14_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~17_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~18_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~15_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~16_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~19_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~20_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~21_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~22_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~23_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~24_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~27_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~28_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~25_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~26_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~29_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~32_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~33_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~30_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~31_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~34_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~35_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~36_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~37_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~38_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~39_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~42_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~43_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~40_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~41_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~44_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~47_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~48_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~45_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~46_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~49_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~52_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~53_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~50_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~51_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~54_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~55_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~56_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~57_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~58_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~59_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~62_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~63_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~60_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~61_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~64_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~67_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~68_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~65_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~66_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~69_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~72_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~73_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~70_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~71_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~74_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~77_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~78_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~75_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127~PORTBDATAOUT0 ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~76_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~79_combout ;
wire [15:0] \reg_file|r6|Q ;
wire [1:0] \FSM|aluControl ;
wire [15:0] \reg_file|r5|Q ;
wire [5:0] \FSM|current_state ;
wire [15:0] \pc|PC_inc ;
wire [15:0] \pc|pc_reg|Q ;
wire [15:0] \ir|register|Q ;
wire [15:0] \reg_file|r7|Q ;
wire [2:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [15:0] \memory|MAR_reg|Q ;
wire [15:0] \memory|MDR_reg|Q ;
wire [2:0] \FSM|SR1 ;
wire [15:0] \reg_file|r3|Q ;
wire [15:0] \reg_file|r1|Q ;
wire [15:0] \reg_file|r2|Q ;
wire [3:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w ;
wire [15:0] \reg_file|r4|Q ;
wire [15:0] \reg_file|r0|Q ;
wire [2:0] \FSM|SR2 ;
wire [1:0] \FSM|selMDR ;
wire [3:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode860w ;
wire [2:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b ;
wire [5:0] \FSM|next_state ;
wire [3:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w ;
wire [3:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode890w ;
wire [3:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode880w ;
wire [3:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w ;
wire [3:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w ;
wire [3:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w ;
wire [3:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode900w ;
wire [3:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w ;
wire [3:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode840w ;
wire [3:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w ;
wire [3:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode850w ;
wire [3:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w ;
wire [3:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w ;
wire [3:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w ;
wire [2:0] \FSM|DR ;

wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \Bus[0]~output (
	.i(\tsb|Bus[0]~22_combout ),
	.oe(\tsb|Bus[15]~23_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[0]~output .bus_hold = "false";
defparam \Bus[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \Bus[1]~output (
	.i(\tsb|Bus[1]~28_combout ),
	.oe(\tsb|Bus[15]~23_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[1]~output .bus_hold = "false";
defparam \Bus[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \Bus[2]~output (
	.i(\tsb|Bus[2]~33_combout ),
	.oe(\tsb|Bus[15]~23_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[2]~output .bus_hold = "false";
defparam \Bus[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \Bus[3]~output (
	.i(\tsb|Bus[3]~35_combout ),
	.oe(\tsb|Bus[15]~23_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[3]~output .bus_hold = "false";
defparam \Bus[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \Bus[4]~output (
	.i(\tsb|Bus[4]~40_combout ),
	.oe(\tsb|Bus[15]~23_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[4]~output .bus_hold = "false";
defparam \Bus[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \Bus[5]~output (
	.i(\tsb|Bus[5]~47_combout ),
	.oe(\tsb|Bus[15]~23_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[5]~output .bus_hold = "false";
defparam \Bus[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \Bus[6]~output (
	.i(\tsb|Bus[6]~52_combout ),
	.oe(\tsb|Bus[15]~23_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[6]~output .bus_hold = "false";
defparam \Bus[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \Bus[7]~output (
	.i(\tsb|Bus[7]~57_combout ),
	.oe(\tsb|Bus[15]~23_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[7]~output .bus_hold = "false";
defparam \Bus[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \Bus[8]~output (
	.i(\tsb|Bus[8]~62_combout ),
	.oe(\tsb|Bus[15]~23_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[8]~output .bus_hold = "false";
defparam \Bus[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \Bus[9]~output (
	.i(\tsb|Bus[9]~67_combout ),
	.oe(\tsb|Bus[15]~23_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[9]~output .bus_hold = "false";
defparam \Bus[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \Bus[10]~output (
	.i(\tsb|Bus[10]~72_combout ),
	.oe(\tsb|Bus[15]~23_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[10]~output .bus_hold = "false";
defparam \Bus[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \Bus[11]~output (
	.i(\tsb|Bus[11]~77_combout ),
	.oe(\tsb|Bus[15]~23_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[11]~output .bus_hold = "false";
defparam \Bus[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \Bus[12]~output (
	.i(\tsb|Bus[12]~85_combout ),
	.oe(\tsb|Bus[15]~23_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[12]~output .bus_hold = "false";
defparam \Bus[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \Bus[13]~output (
	.i(\tsb|Bus[13]~93_combout ),
	.oe(\tsb|Bus[15]~23_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[13]~output .bus_hold = "false";
defparam \Bus[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \Bus[14]~output (
	.i(\tsb|Bus[14]~98_combout ),
	.oe(\tsb|Bus[15]~23_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[14]~output .bus_hold = "false";
defparam \Bus[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \Bus[15]~output (
	.i(\tsb|Bus[15]~103_combout ),
	.oe(\tsb|Bus[15]~23_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[15]~output .bus_hold = "false";
defparam \Bus[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \IR[0]~output (
	.i(\ir|register|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[0]~output .bus_hold = "false";
defparam \IR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \IR[1]~output (
	.i(\ir|register|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[1]~output .bus_hold = "false";
defparam \IR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \IR[2]~output (
	.i(\ir|register|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[2]~output .bus_hold = "false";
defparam \IR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \IR[3]~output (
	.i(\ir|register|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[3]~output .bus_hold = "false";
defparam \IR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \IR[4]~output (
	.i(\ir|register|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[4]~output .bus_hold = "false";
defparam \IR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \IR[5]~output (
	.i(\ir|register|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[5]~output .bus_hold = "false";
defparam \IR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \IR[6]~output (
	.i(\ir|register|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[6]~output .bus_hold = "false";
defparam \IR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \IR[7]~output (
	.i(\ir|register|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[7]~output .bus_hold = "false";
defparam \IR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \IR[8]~output (
	.i(\ir|register|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[8]~output .bus_hold = "false";
defparam \IR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \IR[9]~output (
	.i(\ir|register|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[9]~output .bus_hold = "false";
defparam \IR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \IR[10]~output (
	.i(\ir|register|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[10]~output .bus_hold = "false";
defparam \IR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \IR[11]~output (
	.i(\ir|register|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[11]~output .bus_hold = "false";
defparam \IR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \IR[12]~output (
	.i(\ir|register|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[12]~output .bus_hold = "false";
defparam \IR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \IR[13]~output (
	.i(\ir|register|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[13]~output .bus_hold = "false";
defparam \IR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \IR[14]~output (
	.i(\ir|register|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[14]~output .bus_hold = "false";
defparam \IR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \IR[15]~output (
	.i(\ir|register|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[15]~output .bus_hold = "false";
defparam \IR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \PC[0]~output (
	.i(\pc|pc_reg|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[0]~output .bus_hold = "false";
defparam \PC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \PC[1]~output (
	.i(\pc|pc_reg|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[1]~output .bus_hold = "false";
defparam \PC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \PC[2]~output (
	.i(\pc|pc_reg|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[2]~output .bus_hold = "false";
defparam \PC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \PC[3]~output (
	.i(\pc|pc_reg|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[3]~output .bus_hold = "false";
defparam \PC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \PC[4]~output (
	.i(\pc|pc_reg|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[4]~output .bus_hold = "false";
defparam \PC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \PC[5]~output (
	.i(\pc|pc_reg|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[5]~output .bus_hold = "false";
defparam \PC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \PC[6]~output (
	.i(\pc|pc_reg|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[6]~output .bus_hold = "false";
defparam \PC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \PC[7]~output (
	.i(\pc|pc_reg|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[7]~output .bus_hold = "false";
defparam \PC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \PC[8]~output (
	.i(\pc|pc_reg|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[8]~output .bus_hold = "false";
defparam \PC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \PC[9]~output (
	.i(\pc|pc_reg|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[9]~output .bus_hold = "false";
defparam \PC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \PC[10]~output (
	.i(\pc|pc_reg|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[10]~output .bus_hold = "false";
defparam \PC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \PC[11]~output (
	.i(\pc|pc_reg|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[11]~output .bus_hold = "false";
defparam \PC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \PC[12]~output (
	.i(\pc|pc_reg|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[12]~output .bus_hold = "false";
defparam \PC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \PC[13]~output (
	.i(\pc|pc_reg|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[13]~output .bus_hold = "false";
defparam \PC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \PC[14]~output (
	.i(\pc|pc_reg|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[14]~output .bus_hold = "false";
defparam \PC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \PC[15]~output (
	.i(\pc|pc_reg|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[15]~output .bus_hold = "false";
defparam \PC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \current_state[0]~output (
	.i(!\FSM|current_state [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\current_state[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \current_state[0]~output .bus_hold = "false";
defparam \current_state[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \current_state[1]~output (
	.i(!\FSM|current_state [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\current_state[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \current_state[1]~output .bus_hold = "false";
defparam \current_state[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \current_state[2]~output (
	.i(!\FSM|current_state [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\current_state[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \current_state[2]~output .bus_hold = "false";
defparam \current_state[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \current_state[3]~output (
	.i(!\FSM|current_state [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\current_state[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \current_state[3]~output .bus_hold = "false";
defparam \current_state[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \current_state[4]~output (
	.i(\FSM|current_state [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\current_state[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \current_state[4]~output .bus_hold = "false";
defparam \current_state[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \current_state[5]~output (
	.i(!\FSM|current_state [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\current_state[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \current_state[5]~output .bus_hold = "false";
defparam \current_state[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \memOut[0]~output (
	.i(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[0]~output .bus_hold = "false";
defparam \memOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \memOut[1]~output (
	.i(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[1]~output .bus_hold = "false";
defparam \memOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \memOut[2]~output (
	.i(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[2]~output .bus_hold = "false";
defparam \memOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \memOut[3]~output (
	.i(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[3]~output .bus_hold = "false";
defparam \memOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \memOut[4]~output (
	.i(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[4]~output .bus_hold = "false";
defparam \memOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \memOut[5]~output (
	.i(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[5]~output .bus_hold = "false";
defparam \memOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \memOut[6]~output (
	.i(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[6]~output .bus_hold = "false";
defparam \memOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \memOut[7]~output (
	.i(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[7]~output .bus_hold = "false";
defparam \memOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \memOut[8]~output (
	.i(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[8]~output .bus_hold = "false";
defparam \memOut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \memOut[9]~output (
	.i(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[9]~output .bus_hold = "false";
defparam \memOut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \memOut[10]~output (
	.i(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[10]~output .bus_hold = "false";
defparam \memOut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \memOut[11]~output (
	.i(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[11]~output .bus_hold = "false";
defparam \memOut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \memOut[12]~output (
	.i(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~64_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[12]~output .bus_hold = "false";
defparam \memOut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \memOut[13]~output (
	.i(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~69_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[13]~output .bus_hold = "false";
defparam \memOut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \memOut[14]~output (
	.i(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~74_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[14]~output .bus_hold = "false";
defparam \memOut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \memOut[15]~output (
	.i(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~79_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[15]~output .bus_hold = "false";
defparam \memOut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \MAROut[0]~output (
	.i(\memory|MAR_reg|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAROut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAROut[0]~output .bus_hold = "false";
defparam \MAROut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \MAROut[1]~output (
	.i(\memory|MAR_reg|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAROut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAROut[1]~output .bus_hold = "false";
defparam \MAROut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \MAROut[2]~output (
	.i(\memory|MAR_reg|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAROut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAROut[2]~output .bus_hold = "false";
defparam \MAROut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \MAROut[3]~output (
	.i(\memory|MAR_reg|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAROut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAROut[3]~output .bus_hold = "false";
defparam \MAROut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \MAROut[4]~output (
	.i(\memory|MAR_reg|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAROut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAROut[4]~output .bus_hold = "false";
defparam \MAROut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \MAROut[5]~output (
	.i(\memory|MAR_reg|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAROut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAROut[5]~output .bus_hold = "false";
defparam \MAROut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \MAROut[6]~output (
	.i(\memory|MAR_reg|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAROut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAROut[6]~output .bus_hold = "false";
defparam \MAROut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \MAROut[7]~output (
	.i(\memory|MAR_reg|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAROut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAROut[7]~output .bus_hold = "false";
defparam \MAROut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \MAROut[8]~output (
	.i(\memory|MAR_reg|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAROut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAROut[8]~output .bus_hold = "false";
defparam \MAROut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \MAROut[9]~output (
	.i(\memory|MAR_reg|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAROut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAROut[9]~output .bus_hold = "false";
defparam \MAROut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \MAROut[10]~output (
	.i(\memory|MAR_reg|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAROut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAROut[10]~output .bus_hold = "false";
defparam \MAROut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \MAROut[11]~output (
	.i(\memory|MAR_reg|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAROut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAROut[11]~output .bus_hold = "false";
defparam \MAROut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \MAROut[12]~output (
	.i(\memory|MAR_reg|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAROut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAROut[12]~output .bus_hold = "false";
defparam \MAROut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \MAROut[13]~output (
	.i(\memory|MAR_reg|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAROut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAROut[13]~output .bus_hold = "false";
defparam \MAROut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \MAROut[14]~output (
	.i(\memory|MAR_reg|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAROut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAROut[14]~output .bus_hold = "false";
defparam \MAROut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \MAROut[15]~output (
	.i(\memory|MAR_reg|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAROut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAROut[15]~output .bus_hold = "false";
defparam \MAROut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \MDROut[0]~output (
	.i(\memory|MDR_reg|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[0]~output .bus_hold = "false";
defparam \MDROut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N9
cycloneive_io_obuf \MDROut[1]~output (
	.i(\memory|MDR_reg|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[1]~output .bus_hold = "false";
defparam \MDROut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \MDROut[2]~output (
	.i(\memory|MDR_reg|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[2]~output .bus_hold = "false";
defparam \MDROut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \MDROut[3]~output (
	.i(\memory|MDR_reg|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[3]~output .bus_hold = "false";
defparam \MDROut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \MDROut[4]~output (
	.i(\memory|MDR_reg|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[4]~output .bus_hold = "false";
defparam \MDROut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \MDROut[5]~output (
	.i(\memory|MDR_reg|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[5]~output .bus_hold = "false";
defparam \MDROut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \MDROut[6]~output (
	.i(\memory|MDR_reg|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[6]~output .bus_hold = "false";
defparam \MDROut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \MDROut[7]~output (
	.i(\memory|MDR_reg|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[7]~output .bus_hold = "false";
defparam \MDROut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \MDROut[8]~output (
	.i(\memory|MDR_reg|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[8]~output .bus_hold = "false";
defparam \MDROut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \MDROut[9]~output (
	.i(\memory|MDR_reg|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[9]~output .bus_hold = "false";
defparam \MDROut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \MDROut[10]~output (
	.i(\memory|MDR_reg|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[10]~output .bus_hold = "false";
defparam \MDROut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \MDROut[11]~output (
	.i(\memory|MDR_reg|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[11]~output .bus_hold = "false";
defparam \MDROut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N9
cycloneive_io_obuf \MDROut[12]~output (
	.i(\memory|MDR_reg|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[12]~output .bus_hold = "false";
defparam \MDROut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \MDROut[13]~output (
	.i(\memory|MDR_reg|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[13]~output .bus_hold = "false";
defparam \MDROut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \MDROut[14]~output (
	.i(\memory|MDR_reg|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[14]~output .bus_hold = "false";
defparam \MDROut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \MDROut[15]~output (
	.i(\memory|MDR_reg|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[15]~output .bus_hold = "false";
defparam \MDROut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \MDRIn[0]~output (
	.i(\memory|MDRIn[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDRIn[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDRIn[0]~output .bus_hold = "false";
defparam \MDRIn[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \MDRIn[1]~output (
	.i(\memory|MDRIn[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDRIn[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDRIn[1]~output .bus_hold = "false";
defparam \MDRIn[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \MDRIn[2]~output (
	.i(\memory|MDRIn[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDRIn[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDRIn[2]~output .bus_hold = "false";
defparam \MDRIn[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \MDRIn[3]~output (
	.i(\memory|MDRIn[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDRIn[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDRIn[3]~output .bus_hold = "false";
defparam \MDRIn[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \MDRIn[4]~output (
	.i(\memory|MDRIn[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDRIn[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDRIn[4]~output .bus_hold = "false";
defparam \MDRIn[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \MDRIn[5]~output (
	.i(\memory|MDRIn[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDRIn[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDRIn[5]~output .bus_hold = "false";
defparam \MDRIn[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \MDRIn[6]~output (
	.i(\memory|MDRIn[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDRIn[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDRIn[6]~output .bus_hold = "false";
defparam \MDRIn[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \MDRIn[7]~output (
	.i(\memory|MDRIn[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDRIn[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDRIn[7]~output .bus_hold = "false";
defparam \MDRIn[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \MDRIn[8]~output (
	.i(\memory|MDRIn[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDRIn[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDRIn[8]~output .bus_hold = "false";
defparam \MDRIn[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \MDRIn[9]~output (
	.i(\memory|MDRIn[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDRIn[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDRIn[9]~output .bus_hold = "false";
defparam \MDRIn[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \MDRIn[10]~output (
	.i(\memory|MDRIn[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDRIn[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDRIn[10]~output .bus_hold = "false";
defparam \MDRIn[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \MDRIn[11]~output (
	.i(\memory|MDRIn[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDRIn[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDRIn[11]~output .bus_hold = "false";
defparam \MDRIn[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \MDRIn[12]~output (
	.i(\memory|MDRIn[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDRIn[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDRIn[12]~output .bus_hold = "false";
defparam \MDRIn[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \MDRIn[13]~output (
	.i(\memory|MDRIn[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDRIn[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDRIn[13]~output .bus_hold = "false";
defparam \MDRIn[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \MDRIn[14]~output (
	.i(\memory|MDRIn[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDRIn[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDRIn[14]~output .bus_hold = "false";
defparam \MDRIn[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \MDRIn[15]~output (
	.i(\memory|MDRIn[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDRIn[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDRIn[15]~output .bus_hold = "false";
defparam \MDRIn[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \mem_out_direct[0]~output (
	.i(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out_direct[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out_direct[0]~output .bus_hold = "false";
defparam \mem_out_direct[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \mem_out_direct[1]~output (
	.i(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out_direct[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out_direct[1]~output .bus_hold = "false";
defparam \mem_out_direct[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \mem_out_direct[2]~output (
	.i(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out_direct[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out_direct[2]~output .bus_hold = "false";
defparam \mem_out_direct[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \mem_out_direct[3]~output (
	.i(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out_direct[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out_direct[3]~output .bus_hold = "false";
defparam \mem_out_direct[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \mem_out_direct[4]~output (
	.i(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out_direct[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out_direct[4]~output .bus_hold = "false";
defparam \mem_out_direct[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \mem_out_direct[5]~output (
	.i(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out_direct[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out_direct[5]~output .bus_hold = "false";
defparam \mem_out_direct[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \mem_out_direct[6]~output (
	.i(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out_direct[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out_direct[6]~output .bus_hold = "false";
defparam \mem_out_direct[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \mem_out_direct[7]~output (
	.i(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out_direct[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out_direct[7]~output .bus_hold = "false";
defparam \mem_out_direct[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \mem_out_direct[8]~output (
	.i(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out_direct[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out_direct[8]~output .bus_hold = "false";
defparam \mem_out_direct[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \mem_out_direct[9]~output (
	.i(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out_direct[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out_direct[9]~output .bus_hold = "false";
defparam \mem_out_direct[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \mem_out_direct[10]~output (
	.i(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out_direct[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out_direct[10]~output .bus_hold = "false";
defparam \mem_out_direct[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \mem_out_direct[11]~output (
	.i(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out_direct[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out_direct[11]~output .bus_hold = "false";
defparam \mem_out_direct[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \mem_out_direct[12]~output (
	.i(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~64_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out_direct[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out_direct[12]~output .bus_hold = "false";
defparam \mem_out_direct[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \mem_out_direct[13]~output (
	.i(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~69_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out_direct[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out_direct[13]~output .bus_hold = "false";
defparam \mem_out_direct[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \mem_out_direct[14]~output (
	.i(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~74_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out_direct[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out_direct[14]~output .bus_hold = "false";
defparam \mem_out_direct[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \mem_out_direct[15]~output (
	.i(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~79_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out_direct[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out_direct[15]~output .bus_hold = "false";
defparam \mem_out_direct[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
cycloneive_lcell_comb \pc|PC_inc[0]~45 (
// Equation(s):
// \pc|PC_inc[0]~45_combout  = !\pc|PC_inc [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\pc|PC_inc [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc|PC_inc[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC_inc[0]~45 .lut_mask = 16'h0F0F;
defparam \pc|PC_inc[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N0
cycloneive_lcell_comb \FSM|Equal1~0 (
// Equation(s):
// \FSM|Equal1~0_combout  = (!\FSM|current_state [4] & (!\FSM|current_state [1] & (!\FSM|current_state [0] & !\FSM|current_state [5])))

	.dataa(\FSM|current_state [4]),
	.datab(\FSM|current_state [1]),
	.datac(\FSM|current_state [0]),
	.datad(\FSM|current_state [5]),
	.cin(gnd),
	.combout(\FSM|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Equal1~0 .lut_mask = 16'h0001;
defparam \FSM|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N6
cycloneive_lcell_comb \FSM|SR2[0]~3 (
// Equation(s):
// \FSM|SR2[0]~3_combout  = (!\FSM|current_state [1] & !\FSM|current_state [5])

	.dataa(\FSM|current_state [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSM|current_state [5]),
	.cin(gnd),
	.combout(\FSM|SR2[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|SR2[0]~3 .lut_mask = 16'h0055;
defparam \FSM|SR2[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N22
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N10
cycloneive_lcell_comb \FSM|next_state[3]~4 (
// Equation(s):
// \FSM|next_state[3]~4_combout  = (!\FSM|current_state [4] & !\FSM|current_state [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM|current_state [4]),
	.datad(\FSM|current_state [1]),
	.cin(gnd),
	.combout(\FSM|next_state[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state[3]~4 .lut_mask = 16'h000F;
defparam \FSM|next_state[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
cycloneive_lcell_comb \FSM|enaMDR~3 (
// Equation(s):
// \FSM|enaMDR~3_combout  = (\FSM|current_state [0] & \FSM|current_state [5])

	.dataa(gnd),
	.datab(\FSM|current_state [0]),
	.datac(\FSM|current_state [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FSM|enaMDR~3_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|enaMDR~3 .lut_mask = 16'hC0C0;
defparam \FSM|enaMDR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N2
cycloneive_lcell_comb \FSM|enaMDR~0 (
// Equation(s):
// \FSM|enaMDR~0_combout  = (\FSM|current_state [0] & ((\FSM|current_state [5] & ((!\FSM|current_state [4]))) # (!\FSM|current_state [5] & ((\FSM|current_state [4]) # (!\FSM|current_state [1]))))) # (!\FSM|current_state [0] & (((\FSM|current_state [4]))))

	.dataa(\FSM|current_state [0]),
	.datab(\FSM|current_state [1]),
	.datac(\FSM|current_state [5]),
	.datad(\FSM|current_state [4]),
	.cin(gnd),
	.combout(\FSM|enaMDR~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|enaMDR~0 .lut_mask = 16'h5FA2;
defparam \FSM|enaMDR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N0
cycloneive_lcell_comb \FSM|enaMDR~1 (
// Equation(s):
// \FSM|enaMDR~1_combout  = (\FSM|current_state [0]) # ((\FSM|current_state [1] $ (!\FSM|current_state [4])) # (!\FSM|current_state [5]))

	.dataa(\FSM|current_state [0]),
	.datab(\FSM|current_state [1]),
	.datac(\FSM|current_state [5]),
	.datad(\FSM|current_state [4]),
	.cin(gnd),
	.combout(\FSM|enaMDR~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|enaMDR~1 .lut_mask = 16'hEFBF;
defparam \FSM|enaMDR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N18
cycloneive_lcell_comb \FSM|enaMDR~2 (
// Equation(s):
// \FSM|enaMDR~2_combout  = (\FSM|current_state [2] & (((\FSM|enaMDR~0_combout )))) # (!\FSM|current_state [2] & (\FSM|current_state [3] & ((\FSM|enaMDR~1_combout ))))

	.dataa(\FSM|current_state [3]),
	.datab(\FSM|enaMDR~0_combout ),
	.datac(\FSM|current_state [2]),
	.datad(\FSM|enaMDR~1_combout ),
	.cin(gnd),
	.combout(\FSM|enaMDR~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|enaMDR~2 .lut_mask = 16'hCAC0;
defparam \FSM|enaMDR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N2
cycloneive_lcell_comb \FSM|enaMDR~4 (
// Equation(s):
// \FSM|enaMDR~4_combout  = (!\FSM|enaMDR~2_combout  & ((\FSM|current_state [3]) # ((\FSM|next_state[3]~4_combout  & \FSM|enaMDR~3_combout ))))

	.dataa(\FSM|next_state[3]~4_combout ),
	.datab(\FSM|enaMDR~3_combout ),
	.datac(\FSM|current_state [3]),
	.datad(\FSM|enaMDR~2_combout ),
	.cin(gnd),
	.combout(\FSM|enaMDR~4_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|enaMDR~4 .lut_mask = 16'h00F8;
defparam \FSM|enaMDR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N7
dffeas \FSM|enaMDR (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|SR2[0]~3_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FSM|current_state [3]),
	.sload(!\FSM|current_state [2]),
	.ena(\FSM|enaMDR~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|enaMDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|enaMDR .is_wysiwyg = "true";
defparam \FSM|enaMDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N12
cycloneive_lcell_comb \FSM|Selector3~0 (
// Equation(s):
// \FSM|Selector3~0_combout  = (!\FSM|current_state [1] & (\FSM|current_state [4] & \FSM|current_state [5]))

	.dataa(\FSM|current_state [1]),
	.datab(\FSM|current_state [4]),
	.datac(gnd),
	.datad(\FSM|current_state [5]),
	.cin(gnd),
	.combout(\FSM|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector3~0 .lut_mask = 16'h4400;
defparam \FSM|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N13
dffeas \FSM|enaPC (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|Selector3~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FSM|current_state [3]),
	.sload(!\FSM|current_state [2]),
	.ena(\FSM|enaMDR~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|enaPC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|enaPC .is_wysiwyg = "true";
defparam \FSM|enaPC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N6
cycloneive_lcell_comb \FSM|Selector2~3 (
// Equation(s):
// \FSM|Selector2~3_combout  = (!\FSM|current_state [5] & \FSM|current_state [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM|current_state [5]),
	.datad(\FSM|current_state [1]),
	.cin(gnd),
	.combout(\FSM|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector2~3 .lut_mask = 16'h0F00;
defparam \FSM|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
cycloneive_lcell_comb \FSM|Selector2~4 (
// Equation(s):
// \FSM|Selector2~4_combout  = (\FSM|current_state [0] & (\FSM|enaALU~q  & ((!\FSM|Selector2~3_combout ) # (!\FSM|current_state [2])))) # (!\FSM|current_state [0] & (!\FSM|current_state [2]))

	.dataa(\FSM|current_state [2]),
	.datab(\FSM|current_state [0]),
	.datac(\FSM|enaALU~q ),
	.datad(\FSM|Selector2~3_combout ),
	.cin(gnd),
	.combout(\FSM|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector2~4 .lut_mask = 16'h51D1;
defparam \FSM|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N18
cycloneive_lcell_comb \FSM|Selector2~5 (
// Equation(s):
// \FSM|Selector2~5_combout  = (!\FSM|current_state [1]) # (!\FSM|current_state [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM|current_state [5]),
	.datad(\FSM|current_state [1]),
	.cin(gnd),
	.combout(\FSM|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector2~5 .lut_mask = 16'h0FFF;
defparam \FSM|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N4
cycloneive_lcell_comb \FSM|Selector2~6 (
// Equation(s):
// \FSM|Selector2~6_combout  = (\FSM|current_state [0] & (\FSM|Selector2~4_combout )) # (!\FSM|current_state [0] & (((\FSM|Selector2~4_combout  & \FSM|enaALU~q )) # (!\FSM|Selector2~5_combout )))

	.dataa(\FSM|Selector2~4_combout ),
	.datab(\FSM|enaALU~q ),
	.datac(\FSM|current_state [0]),
	.datad(\FSM|Selector2~5_combout ),
	.cin(gnd),
	.combout(\FSM|Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector2~6 .lut_mask = 16'hA8AF;
defparam \FSM|Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N16
cycloneive_lcell_comb \FSM|Selector14~4 (
// Equation(s):
// \FSM|Selector14~4_combout  = (\FSM|current_state [5] & (!\FSM|current_state [1] & !\FSM|current_state [0]))

	.dataa(\FSM|current_state [5]),
	.datab(gnd),
	.datac(\FSM|current_state [1]),
	.datad(\FSM|current_state [0]),
	.cin(gnd),
	.combout(\FSM|Selector14~4_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector14~4 .lut_mask = 16'h000A;
defparam \FSM|Selector14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N14
cycloneive_lcell_comb \FSM|Selector2~2 (
// Equation(s):
// \FSM|Selector2~2_combout  = (\FSM|current_state [2] & (!\FSM|enaMDR~3_combout  & (\FSM|enaALU~q ))) # (!\FSM|current_state [2] & (((\FSM|enaALU~q ) # (\FSM|Selector14~4_combout ))))

	.dataa(\FSM|enaMDR~3_combout ),
	.datab(\FSM|current_state [2]),
	.datac(\FSM|enaALU~q ),
	.datad(\FSM|Selector14~4_combout ),
	.cin(gnd),
	.combout(\FSM|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector2~2 .lut_mask = 16'h7370;
defparam \FSM|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
cycloneive_lcell_comb \FSM|Selector2~7 (
// Equation(s):
// \FSM|Selector2~7_combout  = (\FSM|current_state [4] & (((\FSM|Selector2~2_combout ) # (!\FSM|current_state [3])))) # (!\FSM|current_state [4] & (\FSM|Selector2~6_combout  & (\FSM|current_state [3])))

	.dataa(\FSM|current_state [4]),
	.datab(\FSM|Selector2~6_combout ),
	.datac(\FSM|current_state [3]),
	.datad(\FSM|Selector2~2_combout ),
	.cin(gnd),
	.combout(\FSM|Selector2~7_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector2~7 .lut_mask = 16'hEA4A;
defparam \FSM|Selector2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N12
cycloneive_lcell_comb \FSM|Selector2~0 (
// Equation(s):
// \FSM|Selector2~0_combout  = (\FSM|current_state [5] & ((\FSM|current_state [1] & (\FSM|current_state [2] & !\FSM|current_state [0])) # (!\FSM|current_state [1] & (!\FSM|current_state [2] & \FSM|current_state [0]))))

	.dataa(\FSM|current_state [5]),
	.datab(\FSM|current_state [1]),
	.datac(\FSM|current_state [2]),
	.datad(\FSM|current_state [0]),
	.cin(gnd),
	.combout(\FSM|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector2~0 .lut_mask = 16'h0280;
defparam \FSM|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N0
cycloneive_lcell_comb \FSM|Selector2~1 (
// Equation(s):
// \FSM|Selector2~1_combout  = (\FSM|Selector2~0_combout  & (\FSM|current_state [2])) # (!\FSM|Selector2~0_combout  & ((\FSM|enaALU~q )))

	.dataa(gnd),
	.datab(\FSM|current_state [2]),
	.datac(\FSM|enaALU~q ),
	.datad(\FSM|Selector2~0_combout ),
	.cin(gnd),
	.combout(\FSM|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector2~1 .lut_mask = 16'hCCF0;
defparam \FSM|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N8
cycloneive_lcell_comb \FSM|Selector2~8 (
// Equation(s):
// \FSM|Selector2~8_combout  = (\FSM|Selector2~7_combout  & ((\FSM|current_state [3]) # ((\FSM|enaALU~q )))) # (!\FSM|Selector2~7_combout  & (!\FSM|current_state [3] & ((\FSM|Selector2~1_combout ))))

	.dataa(\FSM|Selector2~7_combout ),
	.datab(\FSM|current_state [3]),
	.datac(\FSM|enaALU~q ),
	.datad(\FSM|Selector2~1_combout ),
	.cin(gnd),
	.combout(\FSM|Selector2~8_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector2~8 .lut_mask = 16'hB9A8;
defparam \FSM|Selector2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N9
dffeas \FSM|enaALU (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|Selector2~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|enaALU~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|enaALU .is_wysiwyg = "true";
defparam \FSM|enaALU .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N16
cycloneive_lcell_comb \FSM|Selector0~0 (
// Equation(s):
// \FSM|Selector0~0_combout  = (!\FSM|current_state [4] & (\FSM|current_state [5] & (\FSM|current_state [2] & !\FSM|current_state [1])))

	.dataa(\FSM|current_state [4]),
	.datab(\FSM|current_state [5]),
	.datac(\FSM|current_state [2]),
	.datad(\FSM|current_state [1]),
	.cin(gnd),
	.combout(\FSM|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector0~0 .lut_mask = 16'h0040;
defparam \FSM|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
cycloneive_lcell_comb \FSM|enaMARM~feeder (
// Equation(s):
// \FSM|enaMARM~feeder_combout  = \FSM|Selector0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSM|Selector0~0_combout ),
	.cin(gnd),
	.combout(\FSM|enaMARM~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|enaMARM~feeder .lut_mask = 16'hFF00;
defparam \FSM|enaMARM~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N29
dffeas \FSM|enaMARM (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|enaMARM~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\FSM|current_state [3]),
	.ena(\FSM|enaMDR~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|enaMARM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|enaMARM .is_wysiwyg = "true";
defparam \FSM|enaMARM .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N8
cycloneive_lcell_comb \tsb|Bus[15]~23 (
// Equation(s):
// \tsb|Bus[15]~23_combout  = (\FSM|enaMDR~q ) # ((\FSM|enaPC~q ) # ((\FSM|enaALU~q ) # (\FSM|enaMARM~q )))

	.dataa(\FSM|enaMDR~q ),
	.datab(\FSM|enaPC~q ),
	.datac(\FSM|enaALU~q ),
	.datad(\FSM|enaMARM~q ),
	.cin(gnd),
	.combout(\tsb|Bus[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[15]~23 .lut_mask = 16'hFFFE;
defparam \tsb|Bus[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N2
cycloneive_lcell_comb \pc|PC_inc[1]~15 (
// Equation(s):
// \pc|PC_inc[1]~15_combout  = (\pc|PC_inc [0] & (\pc|PC_inc [1] $ (VCC))) # (!\pc|PC_inc [0] & (\pc|PC_inc [1] & VCC))
// \pc|PC_inc[1]~16  = CARRY((\pc|PC_inc [0] & \pc|PC_inc [1]))

	.dataa(\pc|PC_inc [0]),
	.datab(\pc|PC_inc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc|PC_inc[1]~15_combout ),
	.cout(\pc|PC_inc[1]~16 ));
// synopsys translate_off
defparam \pc|PC_inc[1]~15 .lut_mask = 16'h6688;
defparam \pc|PC_inc[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N3
dffeas \pc|PC_inc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[1] .is_wysiwyg = "true";
defparam \pc|PC_inc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N4
cycloneive_lcell_comb \pc|PC_inc[2]~17 (
// Equation(s):
// \pc|PC_inc[2]~17_combout  = (\pc|PC_inc [2] & (!\pc|PC_inc[1]~16 )) # (!\pc|PC_inc [2] & ((\pc|PC_inc[1]~16 ) # (GND)))
// \pc|PC_inc[2]~18  = CARRY((!\pc|PC_inc[1]~16 ) # (!\pc|PC_inc [2]))

	.dataa(gnd),
	.datab(\pc|PC_inc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[1]~16 ),
	.combout(\pc|PC_inc[2]~17_combout ),
	.cout(\pc|PC_inc[2]~18 ));
// synopsys translate_off
defparam \pc|PC_inc[2]~17 .lut_mask = 16'h3C3F;
defparam \pc|PC_inc[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y34_N5
dffeas \pc|PC_inc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[2] .is_wysiwyg = "true";
defparam \pc|PC_inc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N6
cycloneive_lcell_comb \pc|PC_inc[3]~19 (
// Equation(s):
// \pc|PC_inc[3]~19_combout  = (\pc|PC_inc [3] & (\pc|PC_inc[2]~18  $ (GND))) # (!\pc|PC_inc [3] & (!\pc|PC_inc[2]~18  & VCC))
// \pc|PC_inc[3]~20  = CARRY((\pc|PC_inc [3] & !\pc|PC_inc[2]~18 ))

	.dataa(\pc|PC_inc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[2]~18 ),
	.combout(\pc|PC_inc[3]~19_combout ),
	.cout(\pc|PC_inc[3]~20 ));
// synopsys translate_off
defparam \pc|PC_inc[3]~19 .lut_mask = 16'hA50A;
defparam \pc|PC_inc[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y34_N7
dffeas \pc|PC_inc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[3] .is_wysiwyg = "true";
defparam \pc|PC_inc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N8
cycloneive_lcell_comb \pc|PC_inc[4]~21 (
// Equation(s):
// \pc|PC_inc[4]~21_combout  = (\pc|PC_inc [4] & (!\pc|PC_inc[3]~20 )) # (!\pc|PC_inc [4] & ((\pc|PC_inc[3]~20 ) # (GND)))
// \pc|PC_inc[4]~22  = CARRY((!\pc|PC_inc[3]~20 ) # (!\pc|PC_inc [4]))

	.dataa(gnd),
	.datab(\pc|PC_inc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[3]~20 ),
	.combout(\pc|PC_inc[4]~21_combout ),
	.cout(\pc|PC_inc[4]~22 ));
// synopsys translate_off
defparam \pc|PC_inc[4]~21 .lut_mask = 16'h3C3F;
defparam \pc|PC_inc[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y34_N9
dffeas \pc|PC_inc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[4] .is_wysiwyg = "true";
defparam \pc|PC_inc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N10
cycloneive_lcell_comb \pc|PC_inc[5]~23 (
// Equation(s):
// \pc|PC_inc[5]~23_combout  = (\pc|PC_inc [5] & (\pc|PC_inc[4]~22  $ (GND))) # (!\pc|PC_inc [5] & (!\pc|PC_inc[4]~22  & VCC))
// \pc|PC_inc[5]~24  = CARRY((\pc|PC_inc [5] & !\pc|PC_inc[4]~22 ))

	.dataa(\pc|PC_inc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[4]~22 ),
	.combout(\pc|PC_inc[5]~23_combout ),
	.cout(\pc|PC_inc[5]~24 ));
// synopsys translate_off
defparam \pc|PC_inc[5]~23 .lut_mask = 16'hA50A;
defparam \pc|PC_inc[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y34_N11
dffeas \pc|PC_inc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[5] .is_wysiwyg = "true";
defparam \pc|PC_inc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N12
cycloneive_lcell_comb \pc|PC_inc[6]~25 (
// Equation(s):
// \pc|PC_inc[6]~25_combout  = (\pc|PC_inc [6] & (!\pc|PC_inc[5]~24 )) # (!\pc|PC_inc [6] & ((\pc|PC_inc[5]~24 ) # (GND)))
// \pc|PC_inc[6]~26  = CARRY((!\pc|PC_inc[5]~24 ) # (!\pc|PC_inc [6]))

	.dataa(\pc|PC_inc [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[5]~24 ),
	.combout(\pc|PC_inc[6]~25_combout ),
	.cout(\pc|PC_inc[6]~26 ));
// synopsys translate_off
defparam \pc|PC_inc[6]~25 .lut_mask = 16'h5A5F;
defparam \pc|PC_inc[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y34_N13
dffeas \pc|PC_inc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[6] .is_wysiwyg = "true";
defparam \pc|PC_inc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N14
cycloneive_lcell_comb \pc|PC_inc[7]~27 (
// Equation(s):
// \pc|PC_inc[7]~27_combout  = (\pc|PC_inc [7] & (\pc|PC_inc[6]~26  $ (GND))) # (!\pc|PC_inc [7] & (!\pc|PC_inc[6]~26  & VCC))
// \pc|PC_inc[7]~28  = CARRY((\pc|PC_inc [7] & !\pc|PC_inc[6]~26 ))

	.dataa(gnd),
	.datab(\pc|PC_inc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[6]~26 ),
	.combout(\pc|PC_inc[7]~27_combout ),
	.cout(\pc|PC_inc[7]~28 ));
// synopsys translate_off
defparam \pc|PC_inc[7]~27 .lut_mask = 16'hC30C;
defparam \pc|PC_inc[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y34_N15
dffeas \pc|PC_inc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[7] .is_wysiwyg = "true";
defparam \pc|PC_inc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N16
cycloneive_lcell_comb \pc|PC_inc[8]~29 (
// Equation(s):
// \pc|PC_inc[8]~29_combout  = (\pc|PC_inc [8] & (!\pc|PC_inc[7]~28 )) # (!\pc|PC_inc [8] & ((\pc|PC_inc[7]~28 ) # (GND)))
// \pc|PC_inc[8]~30  = CARRY((!\pc|PC_inc[7]~28 ) # (!\pc|PC_inc [8]))

	.dataa(gnd),
	.datab(\pc|PC_inc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[7]~28 ),
	.combout(\pc|PC_inc[8]~29_combout ),
	.cout(\pc|PC_inc[8]~30 ));
// synopsys translate_off
defparam \pc|PC_inc[8]~29 .lut_mask = 16'h3C3F;
defparam \pc|PC_inc[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y34_N17
dffeas \pc|PC_inc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[8] .is_wysiwyg = "true";
defparam \pc|PC_inc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N18
cycloneive_lcell_comb \pc|PC_inc[9]~31 (
// Equation(s):
// \pc|PC_inc[9]~31_combout  = (\pc|PC_inc [9] & (\pc|PC_inc[8]~30  $ (GND))) # (!\pc|PC_inc [9] & (!\pc|PC_inc[8]~30  & VCC))
// \pc|PC_inc[9]~32  = CARRY((\pc|PC_inc [9] & !\pc|PC_inc[8]~30 ))

	.dataa(gnd),
	.datab(\pc|PC_inc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[8]~30 ),
	.combout(\pc|PC_inc[9]~31_combout ),
	.cout(\pc|PC_inc[9]~32 ));
// synopsys translate_off
defparam \pc|PC_inc[9]~31 .lut_mask = 16'hC30C;
defparam \pc|PC_inc[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y34_N19
dffeas \pc|PC_inc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[9] .is_wysiwyg = "true";
defparam \pc|PC_inc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N20
cycloneive_lcell_comb \pc|PC_inc[10]~33 (
// Equation(s):
// \pc|PC_inc[10]~33_combout  = (\pc|PC_inc [10] & (!\pc|PC_inc[9]~32 )) # (!\pc|PC_inc [10] & ((\pc|PC_inc[9]~32 ) # (GND)))
// \pc|PC_inc[10]~34  = CARRY((!\pc|PC_inc[9]~32 ) # (!\pc|PC_inc [10]))

	.dataa(gnd),
	.datab(\pc|PC_inc [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[9]~32 ),
	.combout(\pc|PC_inc[10]~33_combout ),
	.cout(\pc|PC_inc[10]~34 ));
// synopsys translate_off
defparam \pc|PC_inc[10]~33 .lut_mask = 16'h3C3F;
defparam \pc|PC_inc[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y34_N21
dffeas \pc|PC_inc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[10]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[10] .is_wysiwyg = "true";
defparam \pc|PC_inc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N22
cycloneive_lcell_comb \pc|PC_inc[11]~35 (
// Equation(s):
// \pc|PC_inc[11]~35_combout  = (\pc|PC_inc [11] & (\pc|PC_inc[10]~34  $ (GND))) # (!\pc|PC_inc [11] & (!\pc|PC_inc[10]~34  & VCC))
// \pc|PC_inc[11]~36  = CARRY((\pc|PC_inc [11] & !\pc|PC_inc[10]~34 ))

	.dataa(\pc|PC_inc [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[10]~34 ),
	.combout(\pc|PC_inc[11]~35_combout ),
	.cout(\pc|PC_inc[11]~36 ));
// synopsys translate_off
defparam \pc|PC_inc[11]~35 .lut_mask = 16'hA50A;
defparam \pc|PC_inc[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y34_N23
dffeas \pc|PC_inc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[11]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[11] .is_wysiwyg = "true";
defparam \pc|PC_inc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N24
cycloneive_lcell_comb \pc|PC_inc[12]~37 (
// Equation(s):
// \pc|PC_inc[12]~37_combout  = (\pc|PC_inc [12] & (!\pc|PC_inc[11]~36 )) # (!\pc|PC_inc [12] & ((\pc|PC_inc[11]~36 ) # (GND)))
// \pc|PC_inc[12]~38  = CARRY((!\pc|PC_inc[11]~36 ) # (!\pc|PC_inc [12]))

	.dataa(gnd),
	.datab(\pc|PC_inc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[11]~36 ),
	.combout(\pc|PC_inc[12]~37_combout ),
	.cout(\pc|PC_inc[12]~38 ));
// synopsys translate_off
defparam \pc|PC_inc[12]~37 .lut_mask = 16'h3C3F;
defparam \pc|PC_inc[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y34_N25
dffeas \pc|PC_inc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[12]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[12] .is_wysiwyg = "true";
defparam \pc|PC_inc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N26
cycloneive_lcell_comb \pc|PC_inc[13]~39 (
// Equation(s):
// \pc|PC_inc[13]~39_combout  = (\pc|PC_inc [13] & (\pc|PC_inc[12]~38  $ (GND))) # (!\pc|PC_inc [13] & (!\pc|PC_inc[12]~38  & VCC))
// \pc|PC_inc[13]~40  = CARRY((\pc|PC_inc [13] & !\pc|PC_inc[12]~38 ))

	.dataa(\pc|PC_inc [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[12]~38 ),
	.combout(\pc|PC_inc[13]~39_combout ),
	.cout(\pc|PC_inc[13]~40 ));
// synopsys translate_off
defparam \pc|PC_inc[13]~39 .lut_mask = 16'hA50A;
defparam \pc|PC_inc[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y34_N27
dffeas \pc|PC_inc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[13]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[13] .is_wysiwyg = "true";
defparam \pc|PC_inc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N28
cycloneive_lcell_comb \pc|PC_inc[14]~41 (
// Equation(s):
// \pc|PC_inc[14]~41_combout  = (\pc|PC_inc [14] & (!\pc|PC_inc[13]~40 )) # (!\pc|PC_inc [14] & ((\pc|PC_inc[13]~40 ) # (GND)))
// \pc|PC_inc[14]~42  = CARRY((!\pc|PC_inc[13]~40 ) # (!\pc|PC_inc [14]))

	.dataa(gnd),
	.datab(\pc|PC_inc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[13]~40 ),
	.combout(\pc|PC_inc[14]~41_combout ),
	.cout(\pc|PC_inc[14]~42 ));
// synopsys translate_off
defparam \pc|PC_inc[14]~41 .lut_mask = 16'h3C3F;
defparam \pc|PC_inc[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y34_N29
dffeas \pc|PC_inc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[14]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[14] .is_wysiwyg = "true";
defparam \pc|PC_inc[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N29
dffeas \pc|pc_reg|Q[14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|PC_inc [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|Q[14] .is_wysiwyg = "true";
defparam \pc|pc_reg|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N30
cycloneive_lcell_comb \tsb|Bus[0]~17 (
// Equation(s):
// \tsb|Bus[0]~17_combout  = (\FSM|enaMARM~q ) # ((!\FSM|enaPC~q  & !\FSM|enaALU~q ))

	.dataa(\FSM|enaPC~q ),
	.datab(gnd),
	.datac(\FSM|enaALU~q ),
	.datad(\FSM|enaMARM~q ),
	.cin(gnd),
	.combout(\tsb|Bus[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[0]~17 .lut_mask = 16'hFF05;
defparam \tsb|Bus[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N14
cycloneive_lcell_comb \tsb|Bus[0]~16 (
// Equation(s):
// \tsb|Bus[0]~16_combout  = (\FSM|enaMARM~q ) # (\FSM|enaPC~q )

	.dataa(gnd),
	.datab(\FSM|enaMARM~q ),
	.datac(gnd),
	.datad(\FSM|enaPC~q ),
	.cin(gnd),
	.combout(\tsb|Bus[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[0]~16 .lut_mask = 16'hFFCC;
defparam \tsb|Bus[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N18
cycloneive_lcell_comb \FSM|Selector13~0 (
// Equation(s):
// \FSM|Selector13~0_combout  = (\FSM|current_state [3] & (!\FSM|current_state [0] & (\FSM|current_state [2] $ (\FSM|current_state [5]))))

	.dataa(\FSM|current_state [3]),
	.datab(\FSM|current_state [0]),
	.datac(\FSM|current_state [2]),
	.datad(\FSM|current_state [5]),
	.cin(gnd),
	.combout(\FSM|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector13~0 .lut_mask = 16'h0220;
defparam \FSM|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N24
cycloneive_lcell_comb \FSM|selMDR[0]~0 (
// Equation(s):
// \FSM|selMDR[0]~0_combout  = (\FSM|current_state [1] & (!\FSM|current_state [4] & !\FSM|current_state [5]))

	.dataa(\FSM|current_state [1]),
	.datab(gnd),
	.datac(\FSM|current_state [4]),
	.datad(\FSM|current_state [5]),
	.cin(gnd),
	.combout(\FSM|selMDR[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|selMDR[0]~0 .lut_mask = 16'h000A;
defparam \FSM|selMDR[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N26
cycloneive_lcell_comb \FSM|selMDR[0]~1 (
// Equation(s):
// \FSM|selMDR[0]~1_combout  = (\FSM|Selector13~0_combout  & ((\FSM|selMDR[0]~0_combout ) # ((!\FSM|Selector3~0_combout  & \FSM|selMDR [0])))) # (!\FSM|Selector13~0_combout  & (((\FSM|selMDR [0]))))

	.dataa(\FSM|Selector3~0_combout ),
	.datab(\FSM|Selector13~0_combout ),
	.datac(\FSM|selMDR [0]),
	.datad(\FSM|selMDR[0]~0_combout ),
	.cin(gnd),
	.combout(\FSM|selMDR[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|selMDR[0]~1 .lut_mask = 16'hFC70;
defparam \FSM|selMDR[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N27
dffeas \FSM|selMDR[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|selMDR[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|selMDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|selMDR[0] .is_wysiwyg = "true";
defparam \FSM|selMDR[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N27
dffeas \pc|pc_reg|Q[13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|PC_inc [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|Q[13] .is_wysiwyg = "true";
defparam \pc|pc_reg|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N17
dffeas \pc|pc_reg|Q[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|PC_inc [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|Q[8] .is_wysiwyg = "true";
defparam \pc|pc_reg|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N15
dffeas \pc|pc_reg|Q[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|PC_inc [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|Q[7] .is_wysiwyg = "true";
defparam \pc|pc_reg|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N13
dffeas \pc|pc_reg|Q[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|PC_inc [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|Q[6] .is_wysiwyg = "true";
defparam \pc|pc_reg|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N11
dffeas \pc|pc_reg|Q[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|PC_inc [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|Q[5] .is_wysiwyg = "true";
defparam \pc|pc_reg|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N8
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = \memory|MAR_reg|Q [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|MAR_reg|Q [13]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N9
dffeas \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N20
cycloneive_lcell_comb \FSM|next_state~27 (
// Equation(s):
// \FSM|next_state~27_combout  = (\FSM|current_state [0] & \FSM|current_state [4])

	.dataa(gnd),
	.datab(\FSM|current_state [0]),
	.datac(\FSM|current_state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FSM|next_state~27_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~27 .lut_mask = 16'hC0C0;
defparam \FSM|next_state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N22
cycloneive_lcell_comb \FSM|memWE~1 (
// Equation(s):
// \FSM|memWE~1_combout  = (\FSM|current_state [0] & (\FSM|current_state [2] & ((\FSM|current_state [4]) # (!\FSM|memWE~q )))) # (!\FSM|current_state [0] & (\FSM|current_state [2] $ (((\FSM|memWE~q  & \FSM|current_state [4])))))

	.dataa(\FSM|current_state [0]),
	.datab(\FSM|current_state [2]),
	.datac(\FSM|memWE~q ),
	.datad(\FSM|current_state [4]),
	.cin(gnd),
	.combout(\FSM|memWE~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|memWE~1 .lut_mask = 16'h9C4C;
defparam \FSM|memWE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N24
cycloneive_lcell_comb \FSM|memWE~0 (
// Equation(s):
// \FSM|memWE~0_combout  = (\FSM|current_state [3] & (\FSM|current_state [5] & (\FSM|memWE~q  $ (\FSM|current_state [1]))))

	.dataa(\FSM|memWE~q ),
	.datab(\FSM|current_state [3]),
	.datac(\FSM|current_state [1]),
	.datad(\FSM|current_state [5]),
	.cin(gnd),
	.combout(\FSM|memWE~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|memWE~0 .lut_mask = 16'h4800;
defparam \FSM|memWE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N18
cycloneive_lcell_comb \FSM|memWE~2 (
// Equation(s):
// \FSM|memWE~2_combout  = (\FSM|memWE~1_combout  & ((\FSM|memWE~q  & ((!\FSM|memWE~0_combout ))) # (!\FSM|memWE~q  & (\FSM|next_state~27_combout  & \FSM|memWE~0_combout )))) # (!\FSM|memWE~1_combout  & (((\FSM|memWE~q ))))

	.dataa(\FSM|next_state~27_combout ),
	.datab(\FSM|memWE~1_combout ),
	.datac(\FSM|memWE~q ),
	.datad(\FSM|memWE~0_combout ),
	.cin(gnd),
	.combout(\FSM|memWE~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|memWE~2 .lut_mask = 16'h38F0;
defparam \FSM|memWE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N19
dffeas \FSM|memWE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|memWE~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|memWE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|memWE .is_wysiwyg = "true";
defparam \FSM|memWE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N28
cycloneive_lcell_comb \FSM|Selector14~6 (
// Equation(s):
// \FSM|Selector14~6_combout  = (\FSM|current_state [4] & (\FSM|current_state [1] $ (((\FSM|current_state [0] & \FSM|current_state [5]))))) # (!\FSM|current_state [4] & (\FSM|current_state [5] & ((\FSM|current_state [1]) # (!\FSM|current_state [0]))))

	.dataa(\FSM|current_state [0]),
	.datab(\FSM|current_state [1]),
	.datac(\FSM|current_state [4]),
	.datad(\FSM|current_state [5]),
	.cin(gnd),
	.combout(\FSM|Selector14~6_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector14~6 .lut_mask = 16'h6DC0;
defparam \FSM|Selector14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N22
cycloneive_lcell_comb \FSM|Selector14~7 (
// Equation(s):
// \FSM|Selector14~7_combout  = (\FSM|current_state [1] & (\FSM|ldMAR~q  & \FSM|Selector14~6_combout )) # (!\FSM|current_state [1] & ((\FSM|ldMAR~q ) # (\FSM|Selector14~6_combout )))

	.dataa(gnd),
	.datab(\FSM|current_state [1]),
	.datac(\FSM|ldMAR~q ),
	.datad(\FSM|Selector14~6_combout ),
	.cin(gnd),
	.combout(\FSM|Selector14~7_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector14~7 .lut_mask = 16'hF330;
defparam \FSM|Selector14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N30
cycloneive_lcell_comb \FSM|Selector14~8 (
// Equation(s):
// \FSM|Selector14~8_combout  = (\FSM|current_state [3] & ((\FSM|current_state [2]) # ((\FSM|current_state [4] & \FSM|Selector14~4_combout ))))

	.dataa(\FSM|current_state [4]),
	.datab(\FSM|current_state [2]),
	.datac(\FSM|current_state [3]),
	.datad(\FSM|Selector14~4_combout ),
	.cin(gnd),
	.combout(\FSM|Selector14~8_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector14~8 .lut_mask = 16'hE0C0;
defparam \FSM|Selector14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N23
dffeas \FSM|ldMAR (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|Selector14~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FSM|current_state [2]),
	.sload(gnd),
	.ena(\FSM|Selector14~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|ldMAR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|ldMAR .is_wysiwyg = "true";
defparam \FSM|ldMAR .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N17
dffeas \memory|MAR_reg|Q[14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[14]~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|Q[14] .is_wysiwyg = "true";
defparam \memory|MAR_reg|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N14
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w[3] (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3] = (!\memory|MAR_reg|Q [15] & (\memory|MAR_reg|Q [13] & (\FSM|memWE~q  & !\memory|MAR_reg|Q [14])))

	.dataa(\memory|MAR_reg|Q [15]),
	.datab(\memory|MAR_reg|Q [13]),
	.datac(\FSM|memWE~q ),
	.datad(\memory|MAR_reg|Q [14]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w[3] .lut_mask = 16'h0040;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N15
cycloneive_io_ibuf \address_in_direct[15]~input (
	.i(address_in_direct[15]),
	.ibar(gnd),
	.o(\address_in_direct[15]~input_o ));
// synopsys translate_off
defparam \address_in_direct[15]~input .bus_hold = "false";
defparam \address_in_direct[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y31_N15
cycloneive_io_ibuf \address_in_direct[13]~input (
	.i(address_in_direct[13]),
	.ibar(gnd),
	.o(\address_in_direct[13]~input_o ));
// synopsys translate_off
defparam \address_in_direct[13]~input .bus_hold = "false";
defparam \address_in_direct[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N22
cycloneive_io_ibuf \address_in_direct[14]~input (
	.i(address_in_direct[14]),
	.ibar(gnd),
	.o(\address_in_direct[14]~input_o ));
// synopsys translate_off
defparam \address_in_direct[14]~input .bus_hold = "false";
defparam \address_in_direct[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N8
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode840w[3] (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3] = (!\address_in_direct[15]~input_o  & (\address_in_direct[13]~input_o  & (!\address_in_direct[14]~input_o  & \FSM|memWE~q )))

	.dataa(\address_in_direct[15]~input_o ),
	.datab(\address_in_direct[13]~input_o ),
	.datac(\address_in_direct[14]~input_o ),
	.datad(\FSM|memWE~q ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode840w[3] .lut_mask = 16'h0400;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode840w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \clk_direct~input (
	.i(clk_direct),
	.ibar(gnd),
	.o(\clk_direct~input_o ));
// synopsys translate_off
defparam \clk_direct~input .bus_hold = "false";
defparam \clk_direct~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clk_direct~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_direct~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_direct~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_direct~inputclkctrl .clock_type = "global clock";
defparam \clk_direct~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N24
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout  = (!\memory|MAR_reg|Q [15] & (!\memory|MAR_reg|Q [14] & \memory|MAR_reg|Q [13]))

	.dataa(\memory|MAR_reg|Q [15]),
	.datab(\memory|MAR_reg|Q [14]),
	.datac(gnd),
	.datad(\memory|MAR_reg|Q [13]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0 .lut_mask = 16'h1100;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N2
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode929w[3]~0 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode929w[3]~0_combout  = (!\address_in_direct[15]~input_o  & (!\address_in_direct[14]~input_o  & \address_in_direct[13]~input_o ))

	.dataa(\address_in_direct[15]~input_o ),
	.datab(gnd),
	.datac(\address_in_direct[14]~input_o ),
	.datad(\address_in_direct[13]~input_o ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode929w[3]~0 .lut_mask = 16'h0500;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode929w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N20
cycloneive_lcell_comb \tsb|Bus[0]~104 (
// Equation(s):
// \tsb|Bus[0]~104_combout  = (\tsb|Bus[0]~22_combout ) # (!\tsb|Bus[15]~23_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus[15]~23_combout ),
	.datad(\tsb|Bus[0]~22_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[0]~104_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[0]~104 .lut_mask = 16'hFF0F;
defparam \tsb|Bus[0]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N4
cycloneive_lcell_comb \memory|MAR_reg|Q[0]~feeder (
// Equation(s):
// \memory|MAR_reg|Q[0]~feeder_combout  = \tsb|Bus[0]~104_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[0]~104_combout ),
	.cin(gnd),
	.combout(\memory|MAR_reg|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \memory|MAR_reg|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N5
dffeas \memory|MAR_reg|Q[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|Q[0] .is_wysiwyg = "true";
defparam \memory|MAR_reg|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N12
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w[3] (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3] = (!\memory|MAR_reg|Q [15] & (\memory|MAR_reg|Q [14] & (\FSM|memWE~q  & \memory|MAR_reg|Q [13])))

	.dataa(\memory|MAR_reg|Q [15]),
	.datab(\memory|MAR_reg|Q [14]),
	.datac(\FSM|memWE~q ),
	.datad(\memory|MAR_reg|Q [13]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w[3] .lut_mask = 16'h4000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N14
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode860w[3] (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3] = (!\address_in_direct[15]~input_o  & (\address_in_direct[13]~input_o  & (\address_in_direct[14]~input_o  & \FSM|memWE~q )))

	.dataa(\address_in_direct[15]~input_o ),
	.datab(\address_in_direct[13]~input_o ),
	.datac(\address_in_direct[14]~input_o ),
	.datad(\FSM|memWE~q ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode860w[3] .lut_mask = 16'h4000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode860w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N18
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w[3]~0 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w[3]~0_combout  = (\memory|MAR_reg|Q [13] & (!\memory|MAR_reg|Q [15] & \memory|MAR_reg|Q [14]))

	.dataa(gnd),
	.datab(\memory|MAR_reg|Q [13]),
	.datac(\memory|MAR_reg|Q [15]),
	.datad(\memory|MAR_reg|Q [14]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w[3]~0 .lut_mask = 16'h0C00;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N4
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode951w[3]~0 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode951w[3]~0_combout  = (!\address_in_direct[15]~input_o  & (\address_in_direct[14]~input_o  & \address_in_direct[13]~input_o ))

	.dataa(\address_in_direct[15]~input_o ),
	.datab(gnd),
	.datac(\address_in_direct[14]~input_o ),
	.datad(\address_in_direct[13]~input_o ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode951w[3]~0 .lut_mask = 16'h5000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode951w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N18
cycloneive_lcell_comb \FSM|Selector5~0 (
// Equation(s):
// \FSM|Selector5~0_combout  = (\FSM|current_state [0] & (\FSM|current_state [5] $ (((\FSM|current_state [1] & \FSM|current_state [4]))))) # (!\FSM|current_state [0] & ((\FSM|current_state [1]) # (\FSM|current_state [4] $ (!\FSM|current_state [5]))))

	.dataa(\FSM|current_state [0]),
	.datab(\FSM|current_state [1]),
	.datac(\FSM|current_state [4]),
	.datad(\FSM|current_state [5]),
	.cin(gnd),
	.combout(\FSM|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector5~0 .lut_mask = 16'h7EC5;
defparam \FSM|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N4
cycloneive_lcell_comb \FSM|Selector5~1 (
// Equation(s):
// \FSM|Selector5~1_combout  = (\FSM|Selector5~0_combout  & ((\FSM|ldIR~q ) # ((!\FSM|current_state [5] & !\FSM|current_state [1])))) # (!\FSM|Selector5~0_combout  & (!\FSM|current_state [5] & (\FSM|ldIR~q  & !\FSM|current_state [1])))

	.dataa(\FSM|Selector5~0_combout ),
	.datab(\FSM|current_state [5]),
	.datac(\FSM|ldIR~q ),
	.datad(\FSM|current_state [1]),
	.cin(gnd),
	.combout(\FSM|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector5~1 .lut_mask = 16'hA0B2;
defparam \FSM|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N5
dffeas \FSM|ldIR (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\FSM|current_state [2]),
	.sload(gnd),
	.ena(\FSM|Selector14~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|ldIR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|ldIR .is_wysiwyg = "true";
defparam \FSM|ldIR .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N23
dffeas \ir|register|Q[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[2]~106_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|Q[2] .is_wysiwyg = "true";
defparam \ir|register|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N5
dffeas \pc|pc_reg|Q[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|PC_inc [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|Q[2] .is_wysiwyg = "true";
defparam \pc|pc_reg|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N25
dffeas \ir|register|Q[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[1]~105_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|Q[1] .is_wysiwyg = "true";
defparam \ir|register|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N3
dffeas \pc|pc_reg|Q[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|PC_inc [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|Q[1] .is_wysiwyg = "true";
defparam \pc|pc_reg|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N0
cycloneive_lcell_comb \ir|register|Q[0]~feeder (
// Equation(s):
// \ir|register|Q[0]~feeder_combout  = \tsb|Bus[0]~104_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus[0]~104_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ir|register|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir|register|Q[0]~feeder .lut_mask = 16'hF0F0;
defparam \ir|register|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N1
dffeas \ir|register|Q[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ir|register|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|Q[0] .is_wysiwyg = "true";
defparam \ir|register|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N0
cycloneive_lcell_comb \eab|eabOut[0]~0 (
// Equation(s):
// \eab|eabOut[0]~0_combout  = (\ir|register|Q [0] & (\pc|pc_reg|Q [0] $ (VCC))) # (!\ir|register|Q [0] & (\pc|pc_reg|Q [0] & VCC))
// \eab|eabOut[0]~1  = CARRY((\ir|register|Q [0] & \pc|pc_reg|Q [0]))

	.dataa(\ir|register|Q [0]),
	.datab(\pc|pc_reg|Q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\eab|eabOut[0]~0_combout ),
	.cout(\eab|eabOut[0]~1 ));
// synopsys translate_off
defparam \eab|eabOut[0]~0 .lut_mask = 16'h6688;
defparam \eab|eabOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N2
cycloneive_lcell_comb \eab|eabOut[1]~2 (
// Equation(s):
// \eab|eabOut[1]~2_combout  = (\ir|register|Q [1] & ((\pc|pc_reg|Q [1] & (\eab|eabOut[0]~1  & VCC)) # (!\pc|pc_reg|Q [1] & (!\eab|eabOut[0]~1 )))) # (!\ir|register|Q [1] & ((\pc|pc_reg|Q [1] & (!\eab|eabOut[0]~1 )) # (!\pc|pc_reg|Q [1] & ((\eab|eabOut[0]~1 
// ) # (GND)))))
// \eab|eabOut[1]~3  = CARRY((\ir|register|Q [1] & (!\pc|pc_reg|Q [1] & !\eab|eabOut[0]~1 )) # (!\ir|register|Q [1] & ((!\eab|eabOut[0]~1 ) # (!\pc|pc_reg|Q [1]))))

	.dataa(\ir|register|Q [1]),
	.datab(\pc|pc_reg|Q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[0]~1 ),
	.combout(\eab|eabOut[1]~2_combout ),
	.cout(\eab|eabOut[1]~3 ));
// synopsys translate_off
defparam \eab|eabOut[1]~2 .lut_mask = 16'h9617;
defparam \eab|eabOut[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N4
cycloneive_lcell_comb \eab|eabOut[2]~4 (
// Equation(s):
// \eab|eabOut[2]~4_combout  = ((\ir|register|Q [2] $ (\pc|pc_reg|Q [2] $ (!\eab|eabOut[1]~3 )))) # (GND)
// \eab|eabOut[2]~5  = CARRY((\ir|register|Q [2] & ((\pc|pc_reg|Q [2]) # (!\eab|eabOut[1]~3 ))) # (!\ir|register|Q [2] & (\pc|pc_reg|Q [2] & !\eab|eabOut[1]~3 )))

	.dataa(\ir|register|Q [2]),
	.datab(\pc|pc_reg|Q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[1]~3 ),
	.combout(\eab|eabOut[2]~4_combout ),
	.cout(\eab|eabOut[2]~5 ));
// synopsys translate_off
defparam \eab|eabOut[2]~4 .lut_mask = 16'h698E;
defparam \eab|eabOut[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N28
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w[3] (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3] = (\memory|MAR_reg|Q [15] & (\memory|MAR_reg|Q [13] & (\FSM|memWE~q  & \memory|MAR_reg|Q [14])))

	.dataa(\memory|MAR_reg|Q [15]),
	.datab(\memory|MAR_reg|Q [13]),
	.datac(\FSM|memWE~q ),
	.datad(\memory|MAR_reg|Q [14]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w[3] .lut_mask = 16'h8000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N6
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode900w[3] (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3] = (\address_in_direct[15]~input_o  & (\address_in_direct[14]~input_o  & (\address_in_direct[13]~input_o  & \FSM|memWE~q )))

	.dataa(\address_in_direct[15]~input_o ),
	.datab(\address_in_direct[14]~input_o ),
	.datac(\address_in_direct[13]~input_o ),
	.datad(\FSM|memWE~q ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode900w[3] .lut_mask = 16'h8000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode900w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N22
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout  = (\memory|MAR_reg|Q [14] & (\memory|MAR_reg|Q [15] & \memory|MAR_reg|Q [13]))

	.dataa(gnd),
	.datab(\memory|MAR_reg|Q [14]),
	.datac(\memory|MAR_reg|Q [15]),
	.datad(\memory|MAR_reg|Q [13]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0 .lut_mask = 16'hC000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N28
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode995w[3]~0 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode995w[3]~0_combout  = (\address_in_direct[14]~input_o  & (\address_in_direct[15]~input_o  & \address_in_direct[13]~input_o ))

	.dataa(gnd),
	.datab(\address_in_direct[14]~input_o ),
	.datac(\address_in_direct[15]~input_o ),
	.datad(\address_in_direct[13]~input_o ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode995w[3]~0 .lut_mask = 16'hC000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode995w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N7
dffeas \pc|pc_reg|Q[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|PC_inc [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|Q[3] .is_wysiwyg = "true";
defparam \pc|pc_reg|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N25
dffeas \ir|register|Q[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[3]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|Q[3] .is_wysiwyg = "true";
defparam \ir|register|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N6
cycloneive_lcell_comb \eab|eabOut[3]~6 (
// Equation(s):
// \eab|eabOut[3]~6_combout  = (\pc|pc_reg|Q [3] & ((\ir|register|Q [3] & (\eab|eabOut[2]~5  & VCC)) # (!\ir|register|Q [3] & (!\eab|eabOut[2]~5 )))) # (!\pc|pc_reg|Q [3] & ((\ir|register|Q [3] & (!\eab|eabOut[2]~5 )) # (!\ir|register|Q [3] & 
// ((\eab|eabOut[2]~5 ) # (GND)))))
// \eab|eabOut[3]~7  = CARRY((\pc|pc_reg|Q [3] & (!\ir|register|Q [3] & !\eab|eabOut[2]~5 )) # (!\pc|pc_reg|Q [3] & ((!\eab|eabOut[2]~5 ) # (!\ir|register|Q [3]))))

	.dataa(\pc|pc_reg|Q [3]),
	.datab(\ir|register|Q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[2]~5 ),
	.combout(\eab|eabOut[3]~6_combout ),
	.cout(\eab|eabOut[3]~7 ));
// synopsys translate_off
defparam \eab|eabOut[3]~6 .lut_mask = 16'h9617;
defparam \eab|eabOut[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N0
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode890w[3] (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3] = (\address_in_direct[15]~input_o  & (!\address_in_direct[13]~input_o  & (\address_in_direct[14]~input_o  & \FSM|memWE~q )))

	.dataa(\address_in_direct[15]~input_o ),
	.datab(\address_in_direct[13]~input_o ),
	.datac(\address_in_direct[14]~input_o ),
	.datad(\FSM|memWE~q ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode890w[3] .lut_mask = 16'h2000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode890w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N10
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout  = (\memory|MAR_reg|Q [15] & (\memory|MAR_reg|Q [14] & !\memory|MAR_reg|Q [13]))

	.dataa(\memory|MAR_reg|Q [15]),
	.datab(\memory|MAR_reg|Q [14]),
	.datac(gnd),
	.datad(\memory|MAR_reg|Q [13]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0 .lut_mask = 16'h0088;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N26
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode984w[3]~0 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode984w[3]~0_combout  = (\address_in_direct[15]~input_o  & (\address_in_direct[14]~input_o  & !\address_in_direct[13]~input_o ))

	.dataa(\address_in_direct[15]~input_o ),
	.datab(gnd),
	.datac(\address_in_direct[14]~input_o ),
	.datad(\address_in_direct[13]~input_o ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode984w[3]~0 .lut_mask = 16'h00A0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode984w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N24
cycloneive_lcell_comb \ir|register|Q[4]~feeder (
// Equation(s):
// \ir|register|Q[4]~feeder_combout  = \tsb|Bus[4]~108_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[4]~108_combout ),
	.cin(gnd),
	.combout(\ir|register|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir|register|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \ir|register|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N25
dffeas \ir|register|Q[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ir|register|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|Q[4] .is_wysiwyg = "true";
defparam \ir|register|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N9
dffeas \pc|pc_reg|Q[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|PC_inc [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|Q[4] .is_wysiwyg = "true";
defparam \pc|pc_reg|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N8
cycloneive_lcell_comb \eab|eabOut[4]~8 (
// Equation(s):
// \eab|eabOut[4]~8_combout  = ((\ir|register|Q [4] $ (\pc|pc_reg|Q [4] $ (!\eab|eabOut[3]~7 )))) # (GND)
// \eab|eabOut[4]~9  = CARRY((\ir|register|Q [4] & ((\pc|pc_reg|Q [4]) # (!\eab|eabOut[3]~7 ))) # (!\ir|register|Q [4] & (\pc|pc_reg|Q [4] & !\eab|eabOut[3]~7 )))

	.dataa(\ir|register|Q [4]),
	.datab(\pc|pc_reg|Q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[3]~7 ),
	.combout(\eab|eabOut[4]~8_combout ),
	.cout(\eab|eabOut[4]~9 ));
// synopsys translate_off
defparam \eab|eabOut[4]~8 .lut_mask = 16'h698E;
defparam \eab|eabOut[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N4
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout  = \memory|MAR_reg|Q [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|MAR_reg|Q [14]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N5
dffeas \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N22
cycloneive_lcell_comb \memory|MAR_reg|Q[5]~feeder (
// Equation(s):
// \memory|MAR_reg|Q[5]~feeder_combout  = \tsb|Bus[5]~109_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[5]~109_combout ),
	.cin(gnd),
	.combout(\memory|MAR_reg|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \memory|MAR_reg|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N23
dffeas \memory|MAR_reg|Q[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|Q[5] .is_wysiwyg = "true";
defparam \memory|MAR_reg|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N12
cycloneive_lcell_comb \memory|MAR_reg|Q[6]~feeder (
// Equation(s):
// \memory|MAR_reg|Q[6]~feeder_combout  = \tsb|Bus[6]~110_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[6]~110_combout ),
	.cin(gnd),
	.combout(\memory|MAR_reg|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \memory|MAR_reg|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N13
dffeas \memory|MAR_reg|Q[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|Q[6] .is_wysiwyg = "true";
defparam \memory|MAR_reg|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N6
cycloneive_lcell_comb \memory|MAR_reg|Q[7]~feeder (
// Equation(s):
// \memory|MAR_reg|Q[7]~feeder_combout  = \tsb|Bus[7]~111_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus[7]~111_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|MAR_reg|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|Q[7]~feeder .lut_mask = 16'hF0F0;
defparam \memory|MAR_reg|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N7
dffeas \memory|MAR_reg|Q[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|Q[7] .is_wysiwyg = "true";
defparam \memory|MAR_reg|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N8
cycloneive_lcell_comb \memory|MAR_reg|Q[8]~feeder (
// Equation(s):
// \memory|MAR_reg|Q[8]~feeder_combout  = \tsb|Bus[8]~112_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus[8]~112_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|MAR_reg|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|Q[8]~feeder .lut_mask = 16'hF0F0;
defparam \memory|MAR_reg|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N9
dffeas \memory|MAR_reg|Q[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|Q[8] .is_wysiwyg = "true";
defparam \memory|MAR_reg|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N21
dffeas \pc|pc_reg|Q[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|PC_inc [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|Q[10] .is_wysiwyg = "true";
defparam \pc|pc_reg|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N19
dffeas \pc|pc_reg|Q[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|PC_inc [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|Q[9] .is_wysiwyg = "true";
defparam \pc|pc_reg|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N16
cycloneive_lcell_comb \eab|eabOut[8]~16 (
// Equation(s):
// \eab|eabOut[8]~16_combout  = ((\pc|pc_reg|Q [8] $ (\ir|register|Q [8] $ (!\eab|eabOut[7]~15 )))) # (GND)
// \eab|eabOut[8]~17  = CARRY((\pc|pc_reg|Q [8] & ((\ir|register|Q [8]) # (!\eab|eabOut[7]~15 ))) # (!\pc|pc_reg|Q [8] & (\ir|register|Q [8] & !\eab|eabOut[7]~15 )))

	.dataa(\pc|pc_reg|Q [8]),
	.datab(\ir|register|Q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[7]~15 ),
	.combout(\eab|eabOut[8]~16_combout ),
	.cout(\eab|eabOut[8]~17 ));
// synopsys translate_off
defparam \eab|eabOut[8]~16 .lut_mask = 16'h698E;
defparam \eab|eabOut[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N18
cycloneive_lcell_comb \eab|eabOut[9]~18 (
// Equation(s):
// \eab|eabOut[9]~18_combout  = (\ir|register|Q [8] & ((\pc|pc_reg|Q [9] & (\eab|eabOut[8]~17  & VCC)) # (!\pc|pc_reg|Q [9] & (!\eab|eabOut[8]~17 )))) # (!\ir|register|Q [8] & ((\pc|pc_reg|Q [9] & (!\eab|eabOut[8]~17 )) # (!\pc|pc_reg|Q [9] & 
// ((\eab|eabOut[8]~17 ) # (GND)))))
// \eab|eabOut[9]~19  = CARRY((\ir|register|Q [8] & (!\pc|pc_reg|Q [9] & !\eab|eabOut[8]~17 )) # (!\ir|register|Q [8] & ((!\eab|eabOut[8]~17 ) # (!\pc|pc_reg|Q [9]))))

	.dataa(\ir|register|Q [8]),
	.datab(\pc|pc_reg|Q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[8]~17 ),
	.combout(\eab|eabOut[9]~18_combout ),
	.cout(\eab|eabOut[9]~19 ));
// synopsys translate_off
defparam \eab|eabOut[9]~18 .lut_mask = 16'h9617;
defparam \eab|eabOut[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N20
cycloneive_lcell_comb \eab|eabOut[10]~20 (
// Equation(s):
// \eab|eabOut[10]~20_combout  = ((\pc|pc_reg|Q [10] $ (\ir|register|Q [8] $ (!\eab|eabOut[9]~19 )))) # (GND)
// \eab|eabOut[10]~21  = CARRY((\pc|pc_reg|Q [10] & ((\ir|register|Q [8]) # (!\eab|eabOut[9]~19 ))) # (!\pc|pc_reg|Q [10] & (\ir|register|Q [8] & !\eab|eabOut[9]~19 )))

	.dataa(\pc|pc_reg|Q [10]),
	.datab(\ir|register|Q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[9]~19 ),
	.combout(\eab|eabOut[10]~20_combout ),
	.cout(\eab|eabOut[10]~21 ));
// synopsys translate_off
defparam \eab|eabOut[10]~20 .lut_mask = 16'h698E;
defparam \eab|eabOut[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y34_N23
dffeas \pc|pc_reg|Q[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|PC_inc [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|Q[11] .is_wysiwyg = "true";
defparam \pc|pc_reg|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N22
cycloneive_lcell_comb \eab|eabOut[11]~22 (
// Equation(s):
// \eab|eabOut[11]~22_combout  = (\pc|pc_reg|Q [11] & ((\ir|register|Q [8] & (\eab|eabOut[10]~21  & VCC)) # (!\ir|register|Q [8] & (!\eab|eabOut[10]~21 )))) # (!\pc|pc_reg|Q [11] & ((\ir|register|Q [8] & (!\eab|eabOut[10]~21 )) # (!\ir|register|Q [8] & 
// ((\eab|eabOut[10]~21 ) # (GND)))))
// \eab|eabOut[11]~23  = CARRY((\pc|pc_reg|Q [11] & (!\ir|register|Q [8] & !\eab|eabOut[10]~21 )) # (!\pc|pc_reg|Q [11] & ((!\eab|eabOut[10]~21 ) # (!\ir|register|Q [8]))))

	.dataa(\pc|pc_reg|Q [11]),
	.datab(\ir|register|Q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[10]~21 ),
	.combout(\eab|eabOut[11]~22_combout ),
	.cout(\eab|eabOut[11]~23 ));
// synopsys translate_off
defparam \eab|eabOut[11]~22 .lut_mask = 16'h9617;
defparam \eab|eabOut[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N8
cycloneive_lcell_comb \FSM|Selector27~0 (
// Equation(s):
// \FSM|Selector27~0_combout  = (\FSM|current_state [2]) # (!\FSM|current_state [3])

	.dataa(gnd),
	.datab(\FSM|current_state [3]),
	.datac(\FSM|current_state [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FSM|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector27~0 .lut_mask = 16'hF3F3;
defparam \FSM|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N12
cycloneive_lcell_comb \FSM|aluControl[1]~0 (
// Equation(s):
// \FSM|aluControl[1]~0_combout  = (\FSM|current_state [2] & ((\FSM|current_state [4]) # ((!\FSM|current_state [1])))) # (!\FSM|current_state [2] & ((\FSM|current_state [4] $ (!\FSM|current_state [1])) # (!\FSM|current_state [3])))

	.dataa(\FSM|current_state [4]),
	.datab(\FSM|current_state [2]),
	.datac(\FSM|current_state [1]),
	.datad(\FSM|current_state [3]),
	.cin(gnd),
	.combout(\FSM|aluControl[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|aluControl[1]~0 .lut_mask = 16'hADBF;
defparam \FSM|aluControl[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N2
cycloneive_lcell_comb \FSM|aluControl[1]~1 (
// Equation(s):
// \FSM|aluControl[1]~1_combout  = (\FSM|current_state [5] & (!\FSM|current_state [0] & !\FSM|aluControl[1]~0_combout ))

	.dataa(\FSM|current_state [5]),
	.datab(gnd),
	.datac(\FSM|current_state [0]),
	.datad(\FSM|aluControl[1]~0_combout ),
	.cin(gnd),
	.combout(\FSM|aluControl[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|aluControl[1]~1 .lut_mask = 16'h000A;
defparam \FSM|aluControl[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N9
dffeas \FSM|aluControl[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FSM|current_state [4]),
	.sload(gnd),
	.ena(\FSM|aluControl[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|aluControl [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|aluControl[0] .is_wysiwyg = "true";
defparam \FSM|aluControl[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N0
cycloneive_lcell_comb \FSM|Selector26~0 (
// Equation(s):
// \FSM|Selector26~0_combout  = (!\FSM|current_state [3]) # (!\FSM|current_state [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM|current_state [2]),
	.datad(\FSM|current_state [3]),
	.cin(gnd),
	.combout(\FSM|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector26~0 .lut_mask = 16'h0FFF;
defparam \FSM|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N26
cycloneive_lcell_comb \FSM|aluControl[1]~feeder (
// Equation(s):
// \FSM|aluControl[1]~feeder_combout  = \FSM|Selector26~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSM|Selector26~0_combout ),
	.cin(gnd),
	.combout(\FSM|aluControl[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|aluControl[1]~feeder .lut_mask = 16'hFF00;
defparam \FSM|aluControl[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N27
dffeas \FSM|aluControl[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|aluControl[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FSM|current_state [4]),
	.sload(gnd),
	.ena(\FSM|aluControl[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|aluControl [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|aluControl[1] .is_wysiwyg = "true";
defparam \FSM|aluControl[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N12
cycloneive_lcell_comb \tsb|Bus[0]~44 (
// Equation(s):
// \tsb|Bus[0]~44_combout  = (\FSM|aluControl [0] & !\FSM|aluControl [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM|aluControl [0]),
	.datad(\FSM|aluControl [1]),
	.cin(gnd),
	.combout(\tsb|Bus[0]~44_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[0]~44 .lut_mask = 16'h00F0;
defparam \tsb|Bus[0]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
cycloneive_lcell_comb \reg_file|r2|Q[11]~feeder (
// Equation(s):
// \reg_file|r2|Q[11]~feeder_combout  = \tsb|Bus[11]~115_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[11]~115_combout ),
	.cin(gnd),
	.combout(\reg_file|r2|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r2|Q[11]~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r2|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N2
cycloneive_lcell_comb \FSM|DR[0]~4 (
// Equation(s):
// \FSM|DR[0]~4_combout  = ((!\FSM|current_state [4] & ((!\FSM|current_state [2]) # (!\FSM|Selector2~5_combout )))) # (!\FSM|current_state [3])

	.dataa(\FSM|current_state [3]),
	.datab(\FSM|Selector2~5_combout ),
	.datac(\FSM|current_state [2]),
	.datad(\FSM|current_state [4]),
	.cin(gnd),
	.combout(\FSM|DR[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|DR[0]~4 .lut_mask = 16'h557F;
defparam \FSM|DR[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N0
cycloneive_lcell_comb \ir|register|Q[9]~feeder (
// Equation(s):
// \ir|register|Q[9]~feeder_combout  = \tsb|Bus[9]~113_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[9]~113_combout ),
	.cin(gnd),
	.combout(\ir|register|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir|register|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \ir|register|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N1
dffeas \ir|register|Q[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ir|register|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|Q[9] .is_wysiwyg = "true";
defparam \ir|register|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N30
cycloneive_lcell_comb \FSM|Selector23~0 (
// Equation(s):
// \FSM|Selector23~0_combout  = (\FSM|DR[0]~4_combout  & \ir|register|Q [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM|DR[0]~4_combout ),
	.datad(\ir|register|Q [9]),
	.cin(gnd),
	.combout(\FSM|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector23~0 .lut_mask = 16'hF000;
defparam \FSM|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N20
cycloneive_lcell_comb \FSM|DR[0]~8 (
// Equation(s):
// \FSM|DR[0]~8_combout  = (\FSM|current_state [5] & ((\FSM|current_state [0] & ((\FSM|current_state [2]))) # (!\FSM|current_state [0] & (!\FSM|current_state [1] & !\FSM|current_state [2]))))

	.dataa(\FSM|current_state [1]),
	.datab(\FSM|current_state [0]),
	.datac(\FSM|current_state [2]),
	.datad(\FSM|current_state [5]),
	.cin(gnd),
	.combout(\FSM|DR[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|DR[0]~8 .lut_mask = 16'hC100;
defparam \FSM|DR[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N20
cycloneive_lcell_comb \FSM|DR[0]~5 (
// Equation(s):
// \FSM|DR[0]~5_combout  = (\FSM|current_state [2] & ((\FSM|current_state [5]) # (\FSM|current_state [1]))) # (!\FSM|current_state [2] & (\FSM|current_state [5] & \FSM|current_state [1]))

	.dataa(gnd),
	.datab(\FSM|current_state [2]),
	.datac(\FSM|current_state [5]),
	.datad(\FSM|current_state [1]),
	.cin(gnd),
	.combout(\FSM|DR[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|DR[0]~5 .lut_mask = 16'hFCC0;
defparam \FSM|DR[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
cycloneive_lcell_comb \FSM|DR[0]~6 (
// Equation(s):
// \FSM|DR[0]~6_combout  = (\FSM|current_state [3] & (\FSM|DR[0]~5_combout  & (!\FSM|current_state [0]))) # (!\FSM|current_state [3] & (((\FSM|Selector2~0_combout ))))

	.dataa(\FSM|current_state [3]),
	.datab(\FSM|DR[0]~5_combout ),
	.datac(\FSM|current_state [0]),
	.datad(\FSM|Selector2~0_combout ),
	.cin(gnd),
	.combout(\FSM|DR[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|DR[0]~6 .lut_mask = 16'h5D08;
defparam \FSM|DR[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N0
cycloneive_lcell_comb \FSM|DR[0]~7 (
// Equation(s):
// \FSM|DR[0]~7_combout  = (\FSM|current_state [4] & (\FSM|DR[0]~8_combout  & (\FSM|current_state [3]))) # (!\FSM|current_state [4] & (((\FSM|DR[0]~6_combout ))))

	.dataa(\FSM|current_state [4]),
	.datab(\FSM|DR[0]~8_combout ),
	.datac(\FSM|current_state [3]),
	.datad(\FSM|DR[0]~6_combout ),
	.cin(gnd),
	.combout(\FSM|DR[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|DR[0]~7 .lut_mask = 16'hD580;
defparam \FSM|DR[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N31
dffeas \FSM|DR[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|DR[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|DR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|DR[0] .is_wysiwyg = "true";
defparam \FSM|DR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
cycloneive_lcell_comb \ir|register|Q[11]~feeder (
// Equation(s):
// \ir|register|Q[11]~feeder_combout  = \tsb|Bus[11]~115_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[11]~115_combout ),
	.cin(gnd),
	.combout(\ir|register|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir|register|Q[11]~feeder .lut_mask = 16'hFF00;
defparam \ir|register|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N19
dffeas \ir|register|Q[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ir|register|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|Q[11] .is_wysiwyg = "true";
defparam \ir|register|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N0
cycloneive_lcell_comb \FSM|Selector21~0 (
// Equation(s):
// \FSM|Selector21~0_combout  = (\FSM|DR[0]~4_combout  & \ir|register|Q [11])

	.dataa(gnd),
	.datab(\FSM|DR[0]~4_combout ),
	.datac(gnd),
	.datad(\ir|register|Q [11]),
	.cin(gnd),
	.combout(\FSM|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector21~0 .lut_mask = 16'hCC00;
defparam \FSM|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N1
dffeas \FSM|DR[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|DR[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|DR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|DR[2] .is_wysiwyg = "true";
defparam \FSM|DR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N4
cycloneive_lcell_comb \FSM|Selector24~2 (
// Equation(s):
// \FSM|Selector24~2_combout  = (\FSM|current_state [3] & (!\FSM|current_state [1] & (\FSM|current_state [2] $ (!\FSM|current_state [0]))))

	.dataa(\FSM|current_state [2]),
	.datab(\FSM|current_state [3]),
	.datac(\FSM|current_state [1]),
	.datad(\FSM|current_state [0]),
	.cin(gnd),
	.combout(\FSM|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector24~2 .lut_mask = 16'h0804;
defparam \FSM|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
cycloneive_lcell_comb \FSM|Selector24~3 (
// Equation(s):
// \FSM|Selector24~3_combout  = (\FSM|regWE~q  & !\FSM|Selector24~2_combout )

	.dataa(\FSM|regWE~q ),
	.datab(gnd),
	.datac(\FSM|Selector24~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FSM|Selector24~3_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector24~3 .lut_mask = 16'h0A0A;
defparam \FSM|Selector24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N20
cycloneive_lcell_comb \FSM|Selector24~4 (
// Equation(s):
// \FSM|Selector24~4_combout  = (\FSM|current_state [0] & (!\FSM|current_state [1] & ((\FSM|current_state [3]) # (!\FSM|current_state [2])))) # (!\FSM|current_state [0] & ((\FSM|current_state [2] & ((\FSM|current_state [1]))) # (!\FSM|current_state [2] & 
// (\FSM|current_state [3]))))

	.dataa(\FSM|current_state [2]),
	.datab(\FSM|current_state [3]),
	.datac(\FSM|current_state [1]),
	.datad(\FSM|current_state [0]),
	.cin(gnd),
	.combout(\FSM|Selector24~4_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector24~4 .lut_mask = 16'h0DE4;
defparam \FSM|Selector24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N18
cycloneive_lcell_comb \FSM|Selector24~5 (
// Equation(s):
// \FSM|Selector24~5_combout  = (\FSM|Selector24~4_combout  & (((\FSM|regWE~q ) # (\FSM|current_state [1])) # (!\FSM|current_state [3]))) # (!\FSM|Selector24~4_combout  & (\FSM|regWE~q  & ((\FSM|current_state [1]) # (!\FSM|current_state [3]))))

	.dataa(\FSM|current_state [3]),
	.datab(\FSM|Selector24~4_combout ),
	.datac(\FSM|regWE~q ),
	.datad(\FSM|current_state [1]),
	.cin(gnd),
	.combout(\FSM|Selector24~5_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector24~5 .lut_mask = 16'hFCD4;
defparam \FSM|Selector24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
cycloneive_lcell_comb \FSM|regWE~0 (
// Equation(s):
// \FSM|regWE~0_combout  = (\FSM|current_state [4] & (\FSM|Selector24~3_combout )) # (!\FSM|current_state [4] & ((\FSM|Selector24~5_combout )))

	.dataa(\FSM|Selector24~3_combout ),
	.datab(\FSM|current_state [4]),
	.datac(gnd),
	.datad(\FSM|Selector24~5_combout ),
	.cin(gnd),
	.combout(\FSM|regWE~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|regWE~0 .lut_mask = 16'hBB88;
defparam \FSM|regWE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N1
dffeas \FSM|regWE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|regWE~0_combout ),
	.asdata(\FSM|regWE~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\FSM|current_state [5]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|regWE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|regWE .is_wysiwyg = "true";
defparam \FSM|regWE .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N21
dffeas \ir|register|Q[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[10]~114_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|Q[10] .is_wysiwyg = "true";
defparam \ir|register|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N18
cycloneive_lcell_comb \FSM|Selector22~0 (
// Equation(s):
// \FSM|Selector22~0_combout  = (\ir|register|Q [10] & \FSM|DR[0]~4_combout )

	.dataa(gnd),
	.datab(\ir|register|Q [10]),
	.datac(\FSM|DR[0]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FSM|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector22~0 .lut_mask = 16'hC0C0;
defparam \FSM|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N19
dffeas \FSM|DR[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|DR[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|DR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|DR[1] .is_wysiwyg = "true";
defparam \FSM|DR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N8
cycloneive_lcell_comb \reg_file|comb~4 (
// Equation(s):
// \reg_file|comb~4_combout  = (!\FSM|DR [0] & (!\FSM|DR [2] & (\FSM|regWE~q  & \FSM|DR [1])))

	.dataa(\FSM|DR [0]),
	.datab(\FSM|DR [2]),
	.datac(\FSM|regWE~q ),
	.datad(\FSM|DR [1]),
	.cin(gnd),
	.combout(\reg_file|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|comb~4 .lut_mask = 16'h1000;
defparam \reg_file|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N21
dffeas \reg_file|r2|Q[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r2|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|Q[11] .is_wysiwyg = "true";
defparam \reg_file|r2|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N2
cycloneive_lcell_comb \reg_file|comb~7 (
// Equation(s):
// \reg_file|comb~7_combout  = (!\FSM|DR [0] & (\FSM|DR [2] & (\FSM|regWE~q  & \FSM|DR [1])))

	.dataa(\FSM|DR [0]),
	.datab(\FSM|DR [2]),
	.datac(\FSM|regWE~q ),
	.datad(\FSM|DR [1]),
	.cin(gnd),
	.combout(\reg_file|comb~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|comb~7 .lut_mask = 16'h4000;
defparam \reg_file|comb~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N5
dffeas \reg_file|r6|Q[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\tsb|Bus[11]~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|Q[11] .is_wysiwyg = "true";
defparam \reg_file|r6|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
cycloneive_lcell_comb \FSM|SR1[1]~0 (
// Equation(s):
// \FSM|SR1[1]~0_combout  = (\FSM|current_state [4] & ((\FSM|current_state [2]))) # (!\FSM|current_state [4] & (!\FSM|current_state [1]))

	.dataa(\FSM|current_state [1]),
	.datab(\FSM|current_state [4]),
	.datac(gnd),
	.datad(\FSM|current_state [2]),
	.cin(gnd),
	.combout(\FSM|SR1[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|SR1[1]~0 .lut_mask = 16'hDD11;
defparam \FSM|SR1[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N22
cycloneive_lcell_comb \FSM|Selector16~0 (
// Equation(s):
// \FSM|Selector16~0_combout  = (\ir|register|Q [7] & (!\FSM|current_state [4] & ((\FSM|current_state [5]) # (\FSM|Selector26~0_combout ))))

	.dataa(\FSM|current_state [5]),
	.datab(\ir|register|Q [7]),
	.datac(\FSM|current_state [4]),
	.datad(\FSM|Selector26~0_combout ),
	.cin(gnd),
	.combout(\FSM|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector16~0 .lut_mask = 16'h0C08;
defparam \FSM|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N22
cycloneive_lcell_comb \FSM|Selector16~1 (
// Equation(s):
// \FSM|Selector16~1_combout  = (!\FSM|SR1[1]~0_combout  & ((\FSM|Selector16~0_combout ) # ((\FSM|current_state [4] & \ir|register|Q [10]))))

	.dataa(\FSM|SR1[1]~0_combout ),
	.datab(\FSM|current_state [4]),
	.datac(\ir|register|Q [10]),
	.datad(\FSM|Selector16~0_combout ),
	.cin(gnd),
	.combout(\FSM|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector16~1 .lut_mask = 16'h5540;
defparam \FSM|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N20
cycloneive_lcell_comb \FSM|SR1[1]~2 (
// Equation(s):
// \FSM|SR1[1]~2_combout  = (\FSM|current_state [2] & (!\FSM|current_state [4] & ((\FSM|current_state [1]) # (\FSM|current_state [3])))) # (!\FSM|current_state [2] & (\FSM|current_state [3] & (\FSM|current_state [4] $ (\FSM|current_state [1]))))

	.dataa(\FSM|current_state [4]),
	.datab(\FSM|current_state [2]),
	.datac(\FSM|current_state [1]),
	.datad(\FSM|current_state [3]),
	.cin(gnd),
	.combout(\FSM|SR1[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|SR1[1]~2 .lut_mask = 16'h5640;
defparam \FSM|SR1[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N14
cycloneive_lcell_comb \FSM|SR1[1]~1 (
// Equation(s):
// \FSM|SR1[1]~1_combout  = (\FSM|current_state [4] & (((!\FSM|current_state [2] & \FSM|current_state [1])) # (!\FSM|current_state [3]))) # (!\FSM|current_state [4] & (\FSM|current_state [2] $ (\FSM|current_state [1] $ (\FSM|current_state [3]))))

	.dataa(\FSM|current_state [4]),
	.datab(\FSM|current_state [2]),
	.datac(\FSM|current_state [1]),
	.datad(\FSM|current_state [3]),
	.cin(gnd),
	.combout(\FSM|SR1[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|SR1[1]~1 .lut_mask = 16'h61BE;
defparam \FSM|SR1[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N18
cycloneive_lcell_comb \FSM|SR1[1]~3 (
// Equation(s):
// \FSM|SR1[1]~3_combout  = (\FSM|SR1[1]~1_combout  & (((\FSM|SR1[1]~2_combout  & !\FSM|current_state [0])))) # (!\FSM|SR1[1]~1_combout  & (\FSM|current_state [5] & (\FSM|SR1[1]~2_combout  $ (\FSM|current_state [0]))))

	.dataa(\FSM|current_state [5]),
	.datab(\FSM|SR1[1]~2_combout ),
	.datac(\FSM|current_state [0]),
	.datad(\FSM|SR1[1]~1_combout ),
	.cin(gnd),
	.combout(\FSM|SR1[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|SR1[1]~3 .lut_mask = 16'h0C28;
defparam \FSM|SR1[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N23
dffeas \FSM|SR1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|SR1[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|SR1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|SR1[1] .is_wysiwyg = "true";
defparam \FSM|SR1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N10
cycloneive_lcell_comb \reg_file|r0|Q[11]~feeder (
// Equation(s):
// \reg_file|r0|Q[11]~feeder_combout  = \tsb|Bus[11]~115_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[11]~115_combout ),
	.cin(gnd),
	.combout(\reg_file|r0|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r0|Q[11]~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r0|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N16
cycloneive_lcell_comb \reg_file|comb~6 (
// Equation(s):
// \reg_file|comb~6_combout  = (!\FSM|DR [0] & (!\FSM|DR [2] & (\FSM|regWE~q  & !\FSM|DR [1])))

	.dataa(\FSM|DR [0]),
	.datab(\FSM|DR [2]),
	.datac(\FSM|regWE~q ),
	.datad(\FSM|DR [1]),
	.cin(gnd),
	.combout(\reg_file|comb~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|comb~6 .lut_mask = 16'h0010;
defparam \reg_file|comb~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N11
dffeas \reg_file|r0|Q[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r0|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|Q[11] .is_wysiwyg = "true";
defparam \reg_file|r0|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
cycloneive_lcell_comb \reg_file|comb~5 (
// Equation(s):
// \reg_file|comb~5_combout  = (!\FSM|DR [0] & (\FSM|DR [2] & (\FSM|regWE~q  & !\FSM|DR [1])))

	.dataa(\FSM|DR [0]),
	.datab(\FSM|DR [2]),
	.datac(\FSM|regWE~q ),
	.datad(\FSM|DR [1]),
	.cin(gnd),
	.combout(\reg_file|comb~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|comb~5 .lut_mask = 16'h0040;
defparam \reg_file|comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N3
dffeas \reg_file|r4|Q[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[11]~115_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|Q[11] .is_wysiwyg = "true";
defparam \reg_file|r4|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N12
cycloneive_lcell_comb \FSM|Selector15~0 (
// Equation(s):
// \FSM|Selector15~0_combout  = (\ir|register|Q [8] & (!\FSM|current_state [4] & ((\FSM|current_state [5]) # (\FSM|Selector26~0_combout ))))

	.dataa(\FSM|current_state [5]),
	.datab(\ir|register|Q [8]),
	.datac(\FSM|current_state [4]),
	.datad(\FSM|Selector26~0_combout ),
	.cin(gnd),
	.combout(\FSM|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector15~0 .lut_mask = 16'h0C08;
defparam \FSM|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
cycloneive_lcell_comb \FSM|Selector15~1 (
// Equation(s):
// \FSM|Selector15~1_combout  = (!\FSM|SR1[1]~0_combout  & ((\FSM|Selector15~0_combout ) # ((\FSM|current_state [4] & \ir|register|Q [11]))))

	.dataa(\FSM|current_state [4]),
	.datab(\ir|register|Q [11]),
	.datac(\FSM|SR1[1]~0_combout ),
	.datad(\FSM|Selector15~0_combout ),
	.cin(gnd),
	.combout(\FSM|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector15~1 .lut_mask = 16'h0F08;
defparam \FSM|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N25
dffeas \FSM|SR1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FSM|Selector15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|SR1[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|SR1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|SR1[2] .is_wysiwyg = "true";
defparam \FSM|SR1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N2
cycloneive_lcell_comb \reg_file|mux0|out[11]~57 (
// Equation(s):
// \reg_file|mux0|out[11]~57_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & ((\reg_file|r4|Q [11]))) # (!\FSM|SR1 [2] & (\reg_file|r0|Q [11]))))

	.dataa(\reg_file|r0|Q [11]),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r4|Q [11]),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[11]~57_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[11]~57 .lut_mask = 16'hFC22;
defparam \reg_file|mux0|out[11]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N12
cycloneive_lcell_comb \reg_file|mux0|out[11]~58 (
// Equation(s):
// \reg_file|mux0|out[11]~58_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[11]~57_combout  & ((\reg_file|r6|Q [11]))) # (!\reg_file|mux0|out[11]~57_combout  & (\reg_file|r2|Q [11])))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[11]~57_combout ))))

	.dataa(\reg_file|r2|Q [11]),
	.datab(\reg_file|r6|Q [11]),
	.datac(\FSM|SR1 [1]),
	.datad(\reg_file|mux0|out[11]~57_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[11]~58_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[11]~58 .lut_mask = 16'hCFA0;
defparam \reg_file|mux0|out[11]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N26
cycloneive_lcell_comb \reg_file|r5|Q[11]~feeder (
// Equation(s):
// \reg_file|r5|Q[11]~feeder_combout  = \tsb|Bus[11]~115_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[11]~115_combout ),
	.cin(gnd),
	.combout(\reg_file|r5|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r5|Q[11]~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r5|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneive_lcell_comb \reg_file|comb~0 (
// Equation(s):
// \reg_file|comb~0_combout  = (\FSM|DR [0] & (\FSM|DR [2] & (\FSM|regWE~q  & !\FSM|DR [1])))

	.dataa(\FSM|DR [0]),
	.datab(\FSM|DR [2]),
	.datac(\FSM|regWE~q ),
	.datad(\FSM|DR [1]),
	.cin(gnd),
	.combout(\reg_file|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|comb~0 .lut_mask = 16'h0080;
defparam \reg_file|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N27
dffeas \reg_file|r5|Q[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r5|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|Q[11] .is_wysiwyg = "true";
defparam \reg_file|r5|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N10
cycloneive_lcell_comb \reg_file|comb~3 (
// Equation(s):
// \reg_file|comb~3_combout  = (\FSM|DR [0] & (\FSM|DR [2] & (\FSM|regWE~q  & \FSM|DR [1])))

	.dataa(\FSM|DR [0]),
	.datab(\FSM|DR [2]),
	.datac(\FSM|regWE~q ),
	.datad(\FSM|DR [1]),
	.cin(gnd),
	.combout(\reg_file|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|comb~3 .lut_mask = 16'h8000;
defparam \reg_file|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N15
dffeas \reg_file|r7|Q[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[11]~115_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|Q[11] .is_wysiwyg = "true";
defparam \reg_file|r7|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N4
cycloneive_lcell_comb \reg_file|comb~2 (
// Equation(s):
// \reg_file|comb~2_combout  = (\FSM|DR [0] & (!\FSM|DR [2] & (\FSM|regWE~q  & !\FSM|DR [1])))

	.dataa(\FSM|DR [0]),
	.datab(\FSM|DR [2]),
	.datac(\FSM|regWE~q ),
	.datad(\FSM|DR [1]),
	.cin(gnd),
	.combout(\reg_file|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|comb~2 .lut_mask = 16'h0020;
defparam \reg_file|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N19
dffeas \reg_file|r1|Q[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[11]~115_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|Q[11] .is_wysiwyg = "true";
defparam \reg_file|r1|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N0
cycloneive_lcell_comb \reg_file|r3|Q[11]~feeder (
// Equation(s):
// \reg_file|r3|Q[11]~feeder_combout  = \tsb|Bus[11]~115_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus[11]~115_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r3|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r3|Q[11]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r3|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N14
cycloneive_lcell_comb \reg_file|comb~1 (
// Equation(s):
// \reg_file|comb~1_combout  = (\FSM|DR [0] & (!\FSM|DR [2] & (\FSM|regWE~q  & \FSM|DR [1])))

	.dataa(\FSM|DR [0]),
	.datab(\FSM|DR [2]),
	.datac(\FSM|regWE~q ),
	.datad(\FSM|DR [1]),
	.cin(gnd),
	.combout(\reg_file|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|comb~1 .lut_mask = 16'h2000;
defparam \reg_file|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N1
dffeas \reg_file|r3|Q[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r3|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|Q[11] .is_wysiwyg = "true";
defparam \reg_file|r3|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N2
cycloneive_lcell_comb \reg_file|mux0|out[11]~55 (
// Equation(s):
// \reg_file|mux0|out[11]~55_combout  = (\FSM|SR1 [1] & ((\FSM|SR1 [2]) # ((\reg_file|r3|Q [11])))) # (!\FSM|SR1 [1] & (!\FSM|SR1 [2] & (\reg_file|r1|Q [11])))

	.dataa(\FSM|SR1 [1]),
	.datab(\FSM|SR1 [2]),
	.datac(\reg_file|r1|Q [11]),
	.datad(\reg_file|r3|Q [11]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[11]~55_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[11]~55 .lut_mask = 16'hBA98;
defparam \reg_file|mux0|out[11]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N14
cycloneive_lcell_comb \reg_file|mux0|out[11]~56 (
// Equation(s):
// \reg_file|mux0|out[11]~56_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[11]~55_combout  & ((\reg_file|r7|Q [11]))) # (!\reg_file|mux0|out[11]~55_combout  & (\reg_file|r5|Q [11])))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[11]~55_combout ))))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|r5|Q [11]),
	.datac(\reg_file|r7|Q [11]),
	.datad(\reg_file|mux0|out[11]~55_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[11]~56_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[11]~56 .lut_mask = 16'hF588;
defparam \reg_file|mux0|out[11]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N14
cycloneive_lcell_comb \tsb|Bus[0]~42 (
// Equation(s):
// \tsb|Bus[0]~42_combout  = (\FSM|aluControl [0] & \FSM|aluControl [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM|aluControl [0]),
	.datad(\FSM|aluControl [1]),
	.cin(gnd),
	.combout(\tsb|Bus[0]~42_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[0]~42 .lut_mask = 16'hF000;
defparam \tsb|Bus[0]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N4
cycloneive_lcell_comb \FSM|Selector17~0 (
// Equation(s):
// \FSM|Selector17~0_combout  = (\ir|register|Q [6] & (!\FSM|current_state [4] & ((\FSM|current_state [5]) # (\FSM|Selector26~0_combout ))))

	.dataa(\FSM|current_state [5]),
	.datab(\ir|register|Q [6]),
	.datac(\FSM|current_state [4]),
	.datad(\FSM|Selector26~0_combout ),
	.cin(gnd),
	.combout(\FSM|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector17~0 .lut_mask = 16'h0C08;
defparam \FSM|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N4
cycloneive_lcell_comb \FSM|Selector17~1 (
// Equation(s):
// \FSM|Selector17~1_combout  = (!\FSM|SR1[1]~0_combout  & ((\FSM|Selector17~0_combout ) # ((\FSM|current_state [4] & \ir|register|Q [9]))))

	.dataa(\FSM|SR1[1]~0_combout ),
	.datab(\FSM|current_state [4]),
	.datac(\ir|register|Q [9]),
	.datad(\FSM|Selector17~0_combout ),
	.cin(gnd),
	.combout(\FSM|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector17~1 .lut_mask = 16'h5540;
defparam \FSM|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N5
dffeas \FSM|SR1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|SR1[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|SR1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|SR1[0] .is_wysiwyg = "true";
defparam \FSM|SR1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N30
cycloneive_lcell_comb \tsb|Bus[11]~74 (
// Equation(s):
// \tsb|Bus[11]~74_combout  = (\tsb|Bus[0]~42_combout  & ((\FSM|SR1 [0] & ((!\reg_file|mux0|out[11]~56_combout ))) # (!\FSM|SR1 [0] & (!\reg_file|mux0|out[11]~58_combout ))))

	.dataa(\reg_file|mux0|out[11]~58_combout ),
	.datab(\reg_file|mux0|out[11]~56_combout ),
	.datac(\tsb|Bus[0]~42_combout ),
	.datad(\FSM|SR1 [0]),
	.cin(gnd),
	.combout(\tsb|Bus[11]~74_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[11]~74 .lut_mask = 16'h3050;
defparam \tsb|Bus[11]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N28
cycloneive_lcell_comb \reg_file|mux0|out[11]~59 (
// Equation(s):
// \reg_file|mux0|out[11]~59_combout  = (\FSM|SR1 [0] & (\reg_file|mux0|out[11]~56_combout )) # (!\FSM|SR1 [0] & ((\reg_file|mux0|out[11]~58_combout )))

	.dataa(\FSM|SR1 [0]),
	.datab(\reg_file|mux0|out[11]~56_combout ),
	.datac(gnd),
	.datad(\reg_file|mux0|out[11]~58_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[11]~59_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[11]~59 .lut_mask = 16'hDD88;
defparam \reg_file|mux0|out[11]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N10
cycloneive_lcell_comb \FSM|SR2[0]~2 (
// Equation(s):
// \FSM|SR2[0]~2_combout  = ((\FSM|current_state [2] & ((\FSM|current_state [4]) # (!\FSM|current_state [1])))) # (!\FSM|current_state [3])

	.dataa(\FSM|current_state [3]),
	.datab(\FSM|current_state [1]),
	.datac(\FSM|current_state [2]),
	.datad(\FSM|current_state [4]),
	.cin(gnd),
	.combout(\FSM|SR2[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|SR2[0]~2 .lut_mask = 16'hF575;
defparam \FSM|SR2[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N14
cycloneive_lcell_comb \FSM|Selector20~0 (
// Equation(s):
// \FSM|Selector20~0_combout  = (\ir|register|Q [0] & ((\FSM|current_state [2] & (\FSM|current_state [5])) # (!\FSM|current_state [2] & ((!\FSM|current_state [4])))))

	.dataa(\FSM|current_state [5]),
	.datab(\ir|register|Q [0]),
	.datac(\FSM|current_state [4]),
	.datad(\FSM|current_state [2]),
	.cin(gnd),
	.combout(\FSM|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector20~0 .lut_mask = 16'h880C;
defparam \FSM|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N24
cycloneive_lcell_comb \FSM|Selector14~5 (
// Equation(s):
// \FSM|Selector14~5_combout  = (!\FSM|current_state [2] & \FSM|current_state [4])

	.dataa(\FSM|current_state [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSM|current_state [4]),
	.cin(gnd),
	.combout(\FSM|Selector14~5_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector14~5 .lut_mask = 16'h5500;
defparam \FSM|Selector14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N20
cycloneive_lcell_comb \FSM|Selector20~1 (
// Equation(s):
// \FSM|Selector20~1_combout  = (!\FSM|SR2[0]~2_combout  & ((\FSM|Selector20~0_combout ) # ((\FSM|Selector14~5_combout  & \ir|register|Q [9]))))

	.dataa(\FSM|SR2[0]~2_combout ),
	.datab(\FSM|Selector20~0_combout ),
	.datac(\FSM|Selector14~5_combout ),
	.datad(\ir|register|Q [9]),
	.cin(gnd),
	.combout(\FSM|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector20~1 .lut_mask = 16'h5444;
defparam \FSM|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N14
cycloneive_lcell_comb \FSM|SR2[0]~6 (
// Equation(s):
// \FSM|SR2[0]~6_combout  = (\FSM|current_state [5] & (\FSM|current_state [0])) # (!\FSM|current_state [5] & (!\FSM|current_state [4] & ((\FSM|current_state [0]) # (!\FSM|current_state [1]))))

	.dataa(\FSM|current_state [0]),
	.datab(\FSM|current_state [5]),
	.datac(\FSM|current_state [1]),
	.datad(\FSM|current_state [4]),
	.cin(gnd),
	.combout(\FSM|SR2[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|SR2[0]~6 .lut_mask = 16'h88AB;
defparam \FSM|SR2[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N8
cycloneive_lcell_comb \FSM|SR2[0]~4 (
// Equation(s):
// \FSM|SR2[0]~4_combout  = (\FSM|current_state [2] & (\FSM|current_state [4] $ ((\FSM|SR2[0]~6_combout )))) # (!\FSM|current_state [2] & (((\FSM|enaMDR~1_combout ))))

	.dataa(\FSM|current_state [4]),
	.datab(\FSM|SR2[0]~6_combout ),
	.datac(\FSM|current_state [2]),
	.datad(\FSM|enaMDR~1_combout ),
	.cin(gnd),
	.combout(\FSM|SR2[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|SR2[0]~4 .lut_mask = 16'h6F60;
defparam \FSM|SR2[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N26
cycloneive_lcell_comb \FSM|SR2[0]~5 (
// Equation(s):
// \FSM|SR2[0]~5_combout  = (\FSM|current_state [3] & (((!\FSM|SR2[0]~4_combout )))) # (!\FSM|current_state [3] & (!\FSM|current_state [4] & (\FSM|Selector2~0_combout )))

	.dataa(\FSM|current_state [4]),
	.datab(\FSM|Selector2~0_combout ),
	.datac(\FSM|SR2[0]~4_combout ),
	.datad(\FSM|current_state [3]),
	.cin(gnd),
	.combout(\FSM|SR2[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|SR2[0]~5 .lut_mask = 16'h0F44;
defparam \FSM|SR2[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N21
dffeas \FSM|SR2[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|Selector20~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|SR2[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|SR2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|SR2[0] .is_wysiwyg = "true";
defparam \FSM|SR2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N22
cycloneive_lcell_comb \FSM|Selector18~0 (
// Equation(s):
// \FSM|Selector18~0_combout  = (\ir|register|Q [2] & ((\FSM|current_state [2] & (\FSM|current_state [5])) # (!\FSM|current_state [2] & ((!\FSM|current_state [4])))))

	.dataa(\FSM|current_state [5]),
	.datab(\FSM|current_state [2]),
	.datac(\ir|register|Q [2]),
	.datad(\FSM|current_state [4]),
	.cin(gnd),
	.combout(\FSM|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector18~0 .lut_mask = 16'h80B0;
defparam \FSM|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N4
cycloneive_lcell_comb \FSM|Selector18~1 (
// Equation(s):
// \FSM|Selector18~1_combout  = (!\FSM|SR2[0]~2_combout  & ((\FSM|Selector18~0_combout ) # ((\ir|register|Q [11] & \FSM|Selector14~5_combout ))))

	.dataa(\FSM|Selector18~0_combout ),
	.datab(\ir|register|Q [11]),
	.datac(\FSM|Selector14~5_combout ),
	.datad(\FSM|SR2[0]~2_combout ),
	.cin(gnd),
	.combout(\FSM|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector18~1 .lut_mask = 16'h00EA;
defparam \FSM|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N5
dffeas \FSM|SR2[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|Selector18~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|SR2[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|SR2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|SR2[2] .is_wysiwyg = "true";
defparam \FSM|SR2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N16
cycloneive_lcell_comb \FSM|Selector19~0 (
// Equation(s):
// \FSM|Selector19~0_combout  = (\ir|register|Q [1] & ((\FSM|current_state [2] & ((\FSM|current_state [5]))) # (!\FSM|current_state [2] & (!\FSM|current_state [4]))))

	.dataa(\FSM|current_state [4]),
	.datab(\FSM|current_state [2]),
	.datac(\FSM|current_state [5]),
	.datad(\ir|register|Q [1]),
	.cin(gnd),
	.combout(\FSM|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector19~0 .lut_mask = 16'hD100;
defparam \FSM|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N6
cycloneive_lcell_comb \FSM|Selector19~1 (
// Equation(s):
// \FSM|Selector19~1_combout  = (!\FSM|SR2[0]~2_combout  & ((\FSM|Selector19~0_combout ) # ((\ir|register|Q [10] & \FSM|Selector14~5_combout ))))

	.dataa(\FSM|SR2[0]~2_combout ),
	.datab(\ir|register|Q [10]),
	.datac(\FSM|Selector14~5_combout ),
	.datad(\FSM|Selector19~0_combout ),
	.cin(gnd),
	.combout(\FSM|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector19~1 .lut_mask = 16'h5540;
defparam \FSM|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N7
dffeas \FSM|SR2[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|Selector19~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|SR2[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|SR2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|SR2[1] .is_wysiwyg = "true";
defparam \FSM|SR2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N18
cycloneive_lcell_comb \alu|adder_in_b[11]~68 (
// Equation(s):
// \alu|adder_in_b[11]~68_combout  = (\FSM|SR2 [1] & ((\reg_file|r3|Q [11]) # ((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & (((\reg_file|r1|Q [11] & !\FSM|SR2 [2]))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r3|Q [11]),
	.datac(\reg_file|r1|Q [11]),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[11]~68_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[11]~68 .lut_mask = 16'hAAD8;
defparam \alu|adder_in_b[11]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N8
cycloneive_lcell_comb \alu|adder_in_b[11]~69 (
// Equation(s):
// \alu|adder_in_b[11]~69_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[11]~68_combout  & ((\reg_file|r7|Q [11]))) # (!\alu|adder_in_b[11]~68_combout  & (\reg_file|r5|Q [11])))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[11]~68_combout ))))

	.dataa(\reg_file|r5|Q [11]),
	.datab(\reg_file|r7|Q [11]),
	.datac(\FSM|SR2 [2]),
	.datad(\alu|adder_in_b[11]~68_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[11]~69_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[11]~69 .lut_mask = 16'hCFA0;
defparam \alu|adder_in_b[11]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N30
cycloneive_lcell_comb \alu|adder_in_b[11]~70 (
// Equation(s):
// \alu|adder_in_b[11]~70_combout  = (\FSM|SR2 [1] & (((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & ((\FSM|SR2 [2] & (\reg_file|r4|Q [11])) # (!\FSM|SR2 [2] & ((\reg_file|r0|Q [11])))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r4|Q [11]),
	.datac(\reg_file|r0|Q [11]),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[11]~70_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[11]~70 .lut_mask = 16'hEE50;
defparam \alu|adder_in_b[11]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N28
cycloneive_lcell_comb \alu|adder_in_b[11]~71 (
// Equation(s):
// \alu|adder_in_b[11]~71_combout  = (\alu|adder_in_b[11]~70_combout  & ((\reg_file|r6|Q [11]) # ((!\FSM|SR2 [1])))) # (!\alu|adder_in_b[11]~70_combout  & (((\reg_file|r2|Q [11] & \FSM|SR2 [1]))))

	.dataa(\reg_file|r6|Q [11]),
	.datab(\reg_file|r2|Q [11]),
	.datac(\alu|adder_in_b[11]~70_combout ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[11]~71_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[11]~71 .lut_mask = 16'hACF0;
defparam \alu|adder_in_b[11]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N10
cycloneive_lcell_comb \alu|adder_in_b[11]~72 (
// Equation(s):
// \alu|adder_in_b[11]~72_combout  = (!\ir|register|Q [5] & ((\FSM|SR2 [0] & (\alu|adder_in_b[11]~69_combout )) # (!\FSM|SR2 [0] & ((\alu|adder_in_b[11]~71_combout )))))

	.dataa(\ir|register|Q [5]),
	.datab(\FSM|SR2 [0]),
	.datac(\alu|adder_in_b[11]~69_combout ),
	.datad(\alu|adder_in_b[11]~71_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[11]~72_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[11]~72 .lut_mask = 16'h5140;
defparam \alu|adder_in_b[11]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N12
cycloneive_lcell_comb \alu|adder_in_b[11]~73 (
// Equation(s):
// \alu|adder_in_b[11]~73_combout  = (\alu|adder_in_b[11]~72_combout ) # ((\ir|register|Q [5] & \ir|register|Q [4]))

	.dataa(\ir|register|Q [5]),
	.datab(gnd),
	.datac(\ir|register|Q [4]),
	.datad(\alu|adder_in_b[11]~72_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[11]~73_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[11]~73 .lut_mask = 16'hFFA0;
defparam \alu|adder_in_b[11]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N30
cycloneive_lcell_comb \tsb|Bus[11]~73 (
// Equation(s):
// \tsb|Bus[11]~73_combout  = (\reg_file|mux0|out[11]~59_combout  & (!\FSM|aluControl [0] & ((\alu|adder_in_b[11]~73_combout ) # (!\FSM|aluControl [1]))))

	.dataa(\reg_file|mux0|out[11]~59_combout ),
	.datab(\alu|adder_in_b[11]~73_combout ),
	.datac(\FSM|aluControl [0]),
	.datad(\FSM|aluControl [1]),
	.cin(gnd),
	.combout(\tsb|Bus[11]~73_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[11]~73 .lut_mask = 16'h080A;
defparam \tsb|Bus[11]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N9
dffeas \reg_file|r2|Q[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[10]~114_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|Q[10] .is_wysiwyg = "true";
defparam \reg_file|r2|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N29
dffeas \reg_file|r6|Q[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\tsb|Bus[10]~114_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|Q[10] .is_wysiwyg = "true";
defparam \reg_file|r6|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N27
dffeas \reg_file|r0|Q[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[10]~114_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|Q[10] .is_wysiwyg = "true";
defparam \reg_file|r0|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N20
cycloneive_lcell_comb \reg_file|r4|Q[10]~feeder (
// Equation(s):
// \reg_file|r4|Q[10]~feeder_combout  = \tsb|Bus[10]~114_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus[10]~114_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r4|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r4|Q[10]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r4|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N21
dffeas \reg_file|r4|Q[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r4|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|Q[10] .is_wysiwyg = "true";
defparam \reg_file|r4|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N16
cycloneive_lcell_comb \reg_file|mux0|out[10]~52 (
// Equation(s):
// \reg_file|mux0|out[10]~52_combout  = (\FSM|SR1 [2] & (((\FSM|SR1 [1]) # (\reg_file|r4|Q [10])))) # (!\FSM|SR1 [2] & (\reg_file|r0|Q [10] & (!\FSM|SR1 [1])))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|r0|Q [10]),
	.datac(\FSM|SR1 [1]),
	.datad(\reg_file|r4|Q [10]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[10]~52_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[10]~52 .lut_mask = 16'hAEA4;
defparam \reg_file|mux0|out[10]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N6
cycloneive_lcell_comb \reg_file|mux0|out[10]~53 (
// Equation(s):
// \reg_file|mux0|out[10]~53_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[10]~52_combout  & ((\reg_file|r6|Q [10]))) # (!\reg_file|mux0|out[10]~52_combout  & (\reg_file|r2|Q [10])))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[10]~52_combout ))))

	.dataa(\reg_file|r2|Q [10]),
	.datab(\reg_file|r6|Q [10]),
	.datac(\FSM|SR1 [1]),
	.datad(\reg_file|mux0|out[10]~52_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[10]~53_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[10]~53 .lut_mask = 16'hCFA0;
defparam \reg_file|mux0|out[10]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N9
dffeas \reg_file|r7|Q[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[10]~114_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|Q[10] .is_wysiwyg = "true";
defparam \reg_file|r7|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N22
cycloneive_lcell_comb \reg_file|r5|Q[10]~feeder (
// Equation(s):
// \reg_file|r5|Q[10]~feeder_combout  = \tsb|Bus[10]~114_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[10]~114_combout ),
	.cin(gnd),
	.combout(\reg_file|r5|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r5|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r5|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N23
dffeas \reg_file|r5|Q[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r5|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|Q[10] .is_wysiwyg = "true";
defparam \reg_file|r5|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N0
cycloneive_lcell_comb \reg_file|r3|Q[10]~feeder (
// Equation(s):
// \reg_file|r3|Q[10]~feeder_combout  = \tsb|Bus[10]~114_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[10]~114_combout ),
	.cin(gnd),
	.combout(\reg_file|r3|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r3|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r3|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N1
dffeas \reg_file|r3|Q[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r3|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|Q[10] .is_wysiwyg = "true";
defparam \reg_file|r3|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N11
dffeas \reg_file|r1|Q[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[10]~114_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|Q[10] .is_wysiwyg = "true";
defparam \reg_file|r1|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N24
cycloneive_lcell_comb \reg_file|mux0|out[10]~50 (
// Equation(s):
// \reg_file|mux0|out[10]~50_combout  = (\FSM|SR1 [1] & ((\reg_file|r3|Q [10]) # ((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & (((!\FSM|SR1 [2] & \reg_file|r1|Q [10]))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r3|Q [10]),
	.datac(\FSM|SR1 [2]),
	.datad(\reg_file|r1|Q [10]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[10]~50_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[10]~50 .lut_mask = 16'hADA8;
defparam \reg_file|mux0|out[10]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N2
cycloneive_lcell_comb \reg_file|mux0|out[10]~51 (
// Equation(s):
// \reg_file|mux0|out[10]~51_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[10]~50_combout  & (\reg_file|r7|Q [10])) # (!\reg_file|mux0|out[10]~50_combout  & ((\reg_file|r5|Q [10]))))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[10]~50_combout ))))

	.dataa(\reg_file|r7|Q [10]),
	.datab(\reg_file|r5|Q [10]),
	.datac(\FSM|SR1 [2]),
	.datad(\reg_file|mux0|out[10]~50_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[10]~51_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[10]~51 .lut_mask = 16'hAFC0;
defparam \reg_file|mux0|out[10]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N28
cycloneive_lcell_comb \reg_file|mux0|out[10]~54 (
// Equation(s):
// \reg_file|mux0|out[10]~54_combout  = (\FSM|SR1 [0] & ((\reg_file|mux0|out[10]~51_combout ))) # (!\FSM|SR1 [0] & (\reg_file|mux0|out[10]~53_combout ))

	.dataa(\reg_file|mux0|out[10]~53_combout ),
	.datab(\reg_file|mux0|out[10]~51_combout ),
	.datac(\FSM|SR1 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|mux0|out[10]~54_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[10]~54 .lut_mask = 16'hCACA;
defparam \reg_file|mux0|out[10]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N10
cycloneive_lcell_comb \alu|adder_in_b[10]~62 (
// Equation(s):
// \alu|adder_in_b[10]~62_combout  = (\FSM|SR2 [1] & ((\reg_file|r3|Q [10]) # ((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & (((\reg_file|r1|Q [10] & !\FSM|SR2 [2]))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r3|Q [10]),
	.datac(\reg_file|r1|Q [10]),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[10]~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[10]~62 .lut_mask = 16'hAAD8;
defparam \alu|adder_in_b[10]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N8
cycloneive_lcell_comb \alu|adder_in_b[10]~63 (
// Equation(s):
// \alu|adder_in_b[10]~63_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[10]~62_combout  & ((\reg_file|r7|Q [10]))) # (!\alu|adder_in_b[10]~62_combout  & (\reg_file|r5|Q [10])))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[10]~62_combout ))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r5|Q [10]),
	.datac(\reg_file|r7|Q [10]),
	.datad(\alu|adder_in_b[10]~62_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[10]~63_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[10]~63 .lut_mask = 16'hF588;
defparam \alu|adder_in_b[10]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N26
cycloneive_lcell_comb \alu|adder_in_b[10]~64 (
// Equation(s):
// \alu|adder_in_b[10]~64_combout  = (\FSM|SR2 [1] & (((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & ((\FSM|SR2 [2] & (\reg_file|r4|Q [10])) # (!\FSM|SR2 [2] & ((\reg_file|r0|Q [10])))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r4|Q [10]),
	.datac(\reg_file|r0|Q [10]),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[10]~64_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[10]~64 .lut_mask = 16'hEE50;
defparam \alu|adder_in_b[10]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N8
cycloneive_lcell_comb \alu|adder_in_b[10]~65 (
// Equation(s):
// \alu|adder_in_b[10]~65_combout  = (\alu|adder_in_b[10]~64_combout  & ((\reg_file|r6|Q [10]) # ((!\FSM|SR2 [1])))) # (!\alu|adder_in_b[10]~64_combout  & (((\reg_file|r2|Q [10] & \FSM|SR2 [1]))))

	.dataa(\alu|adder_in_b[10]~64_combout ),
	.datab(\reg_file|r6|Q [10]),
	.datac(\reg_file|r2|Q [10]),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[10]~65_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[10]~65 .lut_mask = 16'hD8AA;
defparam \alu|adder_in_b[10]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N6
cycloneive_lcell_comb \alu|adder_in_b[10]~66 (
// Equation(s):
// \alu|adder_in_b[10]~66_combout  = (!\ir|register|Q [5] & ((\FSM|SR2 [0] & (\alu|adder_in_b[10]~63_combout )) # (!\FSM|SR2 [0] & ((\alu|adder_in_b[10]~65_combout )))))

	.dataa(\ir|register|Q [5]),
	.datab(\FSM|SR2 [0]),
	.datac(\alu|adder_in_b[10]~63_combout ),
	.datad(\alu|adder_in_b[10]~65_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[10]~66_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[10]~66 .lut_mask = 16'h5140;
defparam \alu|adder_in_b[10]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N20
cycloneive_lcell_comb \alu|adder_in_b[10]~67 (
// Equation(s):
// \alu|adder_in_b[10]~67_combout  = (\alu|adder_in_b[10]~66_combout ) # ((\ir|register|Q [5] & \ir|register|Q [4]))

	.dataa(\ir|register|Q [5]),
	.datab(\ir|register|Q [4]),
	.datac(gnd),
	.datad(\alu|adder_in_b[10]~66_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[10]~67_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[10]~67 .lut_mask = 16'hFF88;
defparam \alu|adder_in_b[10]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N5
dffeas \reg_file|r2|Q[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[9]~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|Q[9] .is_wysiwyg = "true";
defparam \reg_file|r2|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N9
dffeas \reg_file|r6|Q[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\tsb|Bus[9]~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|Q[9] .is_wysiwyg = "true";
defparam \reg_file|r6|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N11
dffeas \reg_file|r0|Q[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[9]~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|Q[9] .is_wysiwyg = "true";
defparam \reg_file|r0|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N11
dffeas \reg_file|r4|Q[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[9]~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|Q[9] .is_wysiwyg = "true";
defparam \reg_file|r4|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N10
cycloneive_lcell_comb \reg_file|mux0|out[9]~47 (
// Equation(s):
// \reg_file|mux0|out[9]~47_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & ((\reg_file|r4|Q [9]))) # (!\FSM|SR1 [2] & (\reg_file|r0|Q [9]))))

	.dataa(\reg_file|r0|Q [9]),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r4|Q [9]),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[9]~47_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[9]~47 .lut_mask = 16'hFC22;
defparam \reg_file|mux0|out[9]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N22
cycloneive_lcell_comb \reg_file|mux0|out[9]~48 (
// Equation(s):
// \reg_file|mux0|out[9]~48_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[9]~47_combout  & ((\reg_file|r6|Q [9]))) # (!\reg_file|mux0|out[9]~47_combout  & (\reg_file|r2|Q [9])))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[9]~47_combout ))))

	.dataa(\reg_file|r2|Q [9]),
	.datab(\reg_file|r6|Q [9]),
	.datac(\FSM|SR1 [1]),
	.datad(\reg_file|mux0|out[9]~47_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[9]~48_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[9]~48 .lut_mask = 16'hCFA0;
defparam \reg_file|mux0|out[9]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N31
dffeas \reg_file|r7|Q[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[9]~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|Q[9] .is_wysiwyg = "true";
defparam \reg_file|r7|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N25
dffeas \reg_file|r5|Q[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[9]~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|Q[9] .is_wysiwyg = "true";
defparam \reg_file|r5|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N21
dffeas \reg_file|r1|Q[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[9]~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|Q[9] .is_wysiwyg = "true";
defparam \reg_file|r1|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N11
dffeas \reg_file|r3|Q[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[9]~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|Q[9] .is_wysiwyg = "true";
defparam \reg_file|r3|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N10
cycloneive_lcell_comb \reg_file|mux0|out[9]~45 (
// Equation(s):
// \reg_file|mux0|out[9]~45_combout  = (\FSM|SR1 [2] & (((\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & ((\FSM|SR1 [1] & ((\reg_file|r3|Q [9]))) # (!\FSM|SR1 [1] & (\reg_file|r1|Q [9]))))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|r1|Q [9]),
	.datac(\reg_file|r3|Q [9]),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[9]~45_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[9]~45 .lut_mask = 16'hFA44;
defparam \reg_file|mux0|out[9]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N24
cycloneive_lcell_comb \reg_file|mux0|out[9]~46 (
// Equation(s):
// \reg_file|mux0|out[9]~46_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[9]~45_combout  & (\reg_file|r7|Q [9])) # (!\reg_file|mux0|out[9]~45_combout  & ((\reg_file|r5|Q [9]))))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[9]~45_combout ))))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|r7|Q [9]),
	.datac(\reg_file|r5|Q [9]),
	.datad(\reg_file|mux0|out[9]~45_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[9]~46_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[9]~46 .lut_mask = 16'hDDA0;
defparam \reg_file|mux0|out[9]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N28
cycloneive_lcell_comb \reg_file|mux0|out[9]~49 (
// Equation(s):
// \reg_file|mux0|out[9]~49_combout  = (\FSM|SR1 [0] & ((\reg_file|mux0|out[9]~46_combout ))) # (!\FSM|SR1 [0] & (\reg_file|mux0|out[9]~48_combout ))

	.dataa(\FSM|SR1 [0]),
	.datab(gnd),
	.datac(\reg_file|mux0|out[9]~48_combout ),
	.datad(\reg_file|mux0|out[9]~46_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[9]~49_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[9]~49 .lut_mask = 16'hFA50;
defparam \reg_file|mux0|out[9]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N20
cycloneive_lcell_comb \alu|adder_in_b[9]~56 (
// Equation(s):
// \alu|adder_in_b[9]~56_combout  = (\FSM|SR2 [2] & (((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & ((\FSM|SR2 [1] & (\reg_file|r3|Q [9])) # (!\FSM|SR2 [1] & ((\reg_file|r1|Q [9])))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r3|Q [9]),
	.datac(\reg_file|r1|Q [9]),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[9]~56_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[9]~56 .lut_mask = 16'hEE50;
defparam \alu|adder_in_b[9]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
cycloneive_lcell_comb \alu|adder_in_b[9]~57 (
// Equation(s):
// \alu|adder_in_b[9]~57_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[9]~56_combout  & ((\reg_file|r7|Q [9]))) # (!\alu|adder_in_b[9]~56_combout  & (\reg_file|r5|Q [9])))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[9]~56_combout ))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r5|Q [9]),
	.datac(\reg_file|r7|Q [9]),
	.datad(\alu|adder_in_b[9]~56_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[9]~57_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[9]~57 .lut_mask = 16'hF588;
defparam \alu|adder_in_b[9]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N10
cycloneive_lcell_comb \alu|adder_in_b[9]~58 (
// Equation(s):
// \alu|adder_in_b[9]~58_combout  = (\FSM|SR2 [1] & (((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & ((\FSM|SR2 [2] & (\reg_file|r4|Q [9])) # (!\FSM|SR2 [2] & ((\reg_file|r0|Q [9])))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r4|Q [9]),
	.datac(\reg_file|r0|Q [9]),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[9]~58_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[9]~58 .lut_mask = 16'hEE50;
defparam \alu|adder_in_b[9]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N4
cycloneive_lcell_comb \alu|adder_in_b[9]~59 (
// Equation(s):
// \alu|adder_in_b[9]~59_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[9]~58_combout  & (\reg_file|r6|Q [9])) # (!\alu|adder_in_b[9]~58_combout  & ((\reg_file|r2|Q [9]))))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[9]~58_combout ))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r6|Q [9]),
	.datac(\reg_file|r2|Q [9]),
	.datad(\alu|adder_in_b[9]~58_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[9]~59_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[9]~59 .lut_mask = 16'hDDA0;
defparam \alu|adder_in_b[9]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N2
cycloneive_lcell_comb \alu|adder_in_b[9]~60 (
// Equation(s):
// \alu|adder_in_b[9]~60_combout  = (!\ir|register|Q [5] & ((\FSM|SR2 [0] & (\alu|adder_in_b[9]~57_combout )) # (!\FSM|SR2 [0] & ((\alu|adder_in_b[9]~59_combout )))))

	.dataa(\FSM|SR2 [0]),
	.datab(\ir|register|Q [5]),
	.datac(\alu|adder_in_b[9]~57_combout ),
	.datad(\alu|adder_in_b[9]~59_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[9]~60_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[9]~60 .lut_mask = 16'h3120;
defparam \alu|adder_in_b[9]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
cycloneive_lcell_comb \alu|adder_in_b[9]~61 (
// Equation(s):
// \alu|adder_in_b[9]~61_combout  = (\alu|adder_in_b[9]~60_combout ) # ((\ir|register|Q [4] & \ir|register|Q [5]))

	.dataa(\ir|register|Q [4]),
	.datab(\ir|register|Q [5]),
	.datac(gnd),
	.datad(\alu|adder_in_b[9]~60_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[9]~61_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[9]~61 .lut_mask = 16'hFF88;
defparam \alu|adder_in_b[9]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N3
dffeas \reg_file|r5|Q[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[8]~112_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|Q[8] .is_wysiwyg = "true";
defparam \reg_file|r5|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N27
dffeas \reg_file|r7|Q[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[8]~112_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|Q[8] .is_wysiwyg = "true";
defparam \reg_file|r7|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N30
cycloneive_lcell_comb \reg_file|r3|Q[8]~feeder (
// Equation(s):
// \reg_file|r3|Q[8]~feeder_combout  = \tsb|Bus[8]~112_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus[8]~112_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r3|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r3|Q[8]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r3|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N31
dffeas \reg_file|r3|Q[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r3|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|Q[8] .is_wysiwyg = "true";
defparam \reg_file|r3|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N13
dffeas \reg_file|r1|Q[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[8]~112_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|Q[8] .is_wysiwyg = "true";
defparam \reg_file|r1|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N12
cycloneive_lcell_comb \alu|adder_in_b[8]~50 (
// Equation(s):
// \alu|adder_in_b[8]~50_combout  = (\FSM|SR2 [2] & (((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & ((\FSM|SR2 [1] & (\reg_file|r3|Q [8])) # (!\FSM|SR2 [1] & ((\reg_file|r1|Q [8])))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r3|Q [8]),
	.datac(\reg_file|r1|Q [8]),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[8]~50 .lut_mask = 16'hEE50;
defparam \alu|adder_in_b[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N26
cycloneive_lcell_comb \alu|adder_in_b[8]~51 (
// Equation(s):
// \alu|adder_in_b[8]~51_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[8]~50_combout  & ((\reg_file|r7|Q [8]))) # (!\alu|adder_in_b[8]~50_combout  & (\reg_file|r5|Q [8])))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[8]~50_combout ))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r5|Q [8]),
	.datac(\reg_file|r7|Q [8]),
	.datad(\alu|adder_in_b[8]~50_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[8]~51_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[8]~51 .lut_mask = 16'hF588;
defparam \alu|adder_in_b[8]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N23
dffeas \reg_file|r2|Q[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[8]~112_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|Q[8] .is_wysiwyg = "true";
defparam \reg_file|r2|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N31
dffeas \reg_file|r6|Q[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\tsb|Bus[8]~112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|Q[8] .is_wysiwyg = "true";
defparam \reg_file|r6|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N7
dffeas \reg_file|r4|Q[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[8]~112_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|Q[8] .is_wysiwyg = "true";
defparam \reg_file|r4|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N31
dffeas \reg_file|r0|Q[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[8]~112_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|Q[8] .is_wysiwyg = "true";
defparam \reg_file|r0|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N30
cycloneive_lcell_comb \alu|adder_in_b[8]~52 (
// Equation(s):
// \alu|adder_in_b[8]~52_combout  = (\FSM|SR2 [2] & ((\reg_file|r4|Q [8]) # ((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & (((\reg_file|r0|Q [8] & !\FSM|SR2 [1]))))

	.dataa(\reg_file|r4|Q [8]),
	.datab(\FSM|SR2 [2]),
	.datac(\reg_file|r0|Q [8]),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[8]~52_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[8]~52 .lut_mask = 16'hCCB8;
defparam \alu|adder_in_b[8]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N28
cycloneive_lcell_comb \alu|adder_in_b[8]~53 (
// Equation(s):
// \alu|adder_in_b[8]~53_combout  = (\alu|adder_in_b[8]~52_combout  & (((\reg_file|r6|Q [8]) # (!\FSM|SR2 [1])))) # (!\alu|adder_in_b[8]~52_combout  & (\reg_file|r2|Q [8] & ((\FSM|SR2 [1]))))

	.dataa(\reg_file|r2|Q [8]),
	.datab(\reg_file|r6|Q [8]),
	.datac(\alu|adder_in_b[8]~52_combout ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[8]~53_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[8]~53 .lut_mask = 16'hCAF0;
defparam \alu|adder_in_b[8]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N2
cycloneive_lcell_comb \alu|adder_in_b[8]~54 (
// Equation(s):
// \alu|adder_in_b[8]~54_combout  = (!\ir|register|Q [5] & ((\FSM|SR2 [0] & (\alu|adder_in_b[8]~51_combout )) # (!\FSM|SR2 [0] & ((\alu|adder_in_b[8]~53_combout )))))

	.dataa(\alu|adder_in_b[8]~51_combout ),
	.datab(\ir|register|Q [5]),
	.datac(\FSM|SR2 [0]),
	.datad(\alu|adder_in_b[8]~53_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[8]~54_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[8]~54 .lut_mask = 16'h2320;
defparam \alu|adder_in_b[8]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N4
cycloneive_lcell_comb \alu|adder_in_b[8]~55 (
// Equation(s):
// \alu|adder_in_b[8]~55_combout  = (\alu|adder_in_b[8]~54_combout ) # ((\ir|register|Q [5] & \ir|register|Q [4]))

	.dataa(gnd),
	.datab(\ir|register|Q [5]),
	.datac(\ir|register|Q [4]),
	.datad(\alu|adder_in_b[8]~54_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[8]~55_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[8]~55 .lut_mask = 16'hFFC0;
defparam \alu|adder_in_b[8]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N26
cycloneive_lcell_comb \reg_file|mux0|out[8]~40 (
// Equation(s):
// \reg_file|mux0|out[8]~40_combout  = (\FSM|SR1 [2] & (((\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & ((\FSM|SR1 [1] & (\reg_file|r3|Q [8])) # (!\FSM|SR1 [1] & ((\reg_file|r1|Q [8])))))

	.dataa(\reg_file|r3|Q [8]),
	.datab(\FSM|SR1 [2]),
	.datac(\FSM|SR1 [1]),
	.datad(\reg_file|r1|Q [8]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[8]~40_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[8]~40 .lut_mask = 16'hE3E0;
defparam \reg_file|mux0|out[8]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N4
cycloneive_lcell_comb \reg_file|mux0|out[8]~41 (
// Equation(s):
// \reg_file|mux0|out[8]~41_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[8]~40_combout  & (\reg_file|r7|Q [8])) # (!\reg_file|mux0|out[8]~40_combout  & ((\reg_file|r5|Q [8]))))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[8]~40_combout ))))

	.dataa(\reg_file|r7|Q [8]),
	.datab(\FSM|SR1 [2]),
	.datac(\reg_file|mux0|out[8]~40_combout ),
	.datad(\reg_file|r5|Q [8]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[8]~41_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[8]~41 .lut_mask = 16'hBCB0;
defparam \reg_file|mux0|out[8]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N6
cycloneive_lcell_comb \reg_file|mux0|out[8]~42 (
// Equation(s):
// \reg_file|mux0|out[8]~42_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & ((\reg_file|r4|Q [8]))) # (!\FSM|SR1 [2] & (\reg_file|r0|Q [8]))))

	.dataa(\reg_file|r0|Q [8]),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r4|Q [8]),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[8]~42_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[8]~42 .lut_mask = 16'hFC22;
defparam \reg_file|mux0|out[8]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N20
cycloneive_lcell_comb \reg_file|mux0|out[8]~43 (
// Equation(s):
// \reg_file|mux0|out[8]~43_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[8]~42_combout  & (\reg_file|r6|Q [8])) # (!\reg_file|mux0|out[8]~42_combout  & ((\reg_file|r2|Q [8]))))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[8]~42_combout ))))

	.dataa(\reg_file|r6|Q [8]),
	.datab(\reg_file|r2|Q [8]),
	.datac(\FSM|SR1 [1]),
	.datad(\reg_file|mux0|out[8]~42_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[8]~43_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[8]~43 .lut_mask = 16'hAFC0;
defparam \reg_file|mux0|out[8]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N26
cycloneive_lcell_comb \reg_file|mux0|out[8]~44 (
// Equation(s):
// \reg_file|mux0|out[8]~44_combout  = (\FSM|SR1 [0] & (\reg_file|mux0|out[8]~41_combout )) # (!\FSM|SR1 [0] & ((\reg_file|mux0|out[8]~43_combout )))

	.dataa(\FSM|SR1 [0]),
	.datab(gnd),
	.datac(\reg_file|mux0|out[8]~41_combout ),
	.datad(\reg_file|mux0|out[8]~43_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[8]~44_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[8]~44 .lut_mask = 16'hF5A0;
defparam \reg_file|mux0|out[8]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N31
dffeas \reg_file|r5|Q[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[7]~111_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|Q[7] .is_wysiwyg = "true";
defparam \reg_file|r5|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N17
dffeas \reg_file|r7|Q[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[7]~111_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|Q[7] .is_wysiwyg = "true";
defparam \reg_file|r7|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N23
dffeas \reg_file|r1|Q[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[7]~111_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|Q[7] .is_wysiwyg = "true";
defparam \reg_file|r1|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N17
dffeas \reg_file|r3|Q[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[7]~111_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|Q[7] .is_wysiwyg = "true";
defparam \reg_file|r3|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N16
cycloneive_lcell_comb \reg_file|mux0|out[7]~35 (
// Equation(s):
// \reg_file|mux0|out[7]~35_combout  = (\FSM|SR1 [2] & (((\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & ((\FSM|SR1 [1] & ((\reg_file|r3|Q [7]))) # (!\FSM|SR1 [1] & (\reg_file|r1|Q [7]))))

	.dataa(\reg_file|r1|Q [7]),
	.datab(\FSM|SR1 [2]),
	.datac(\reg_file|r3|Q [7]),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[7]~35 .lut_mask = 16'hFC22;
defparam \reg_file|mux0|out[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N16
cycloneive_lcell_comb \reg_file|mux0|out[7]~36 (
// Equation(s):
// \reg_file|mux0|out[7]~36_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[7]~35_combout  & ((\reg_file|r7|Q [7]))) # (!\reg_file|mux0|out[7]~35_combout  & (\reg_file|r5|Q [7])))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[7]~35_combout ))))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|r5|Q [7]),
	.datac(\reg_file|r7|Q [7]),
	.datad(\reg_file|mux0|out[7]~35_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[7]~36 .lut_mask = 16'hF588;
defparam \reg_file|mux0|out[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N25
dffeas \reg_file|r2|Q[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[7]~111_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|Q[7] .is_wysiwyg = "true";
defparam \reg_file|r2|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N3
dffeas \reg_file|r0|Q[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[7]~111_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|Q[7] .is_wysiwyg = "true";
defparam \reg_file|r0|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
cycloneive_lcell_comb \reg_file|r4|Q[7]~feeder (
// Equation(s):
// \reg_file|r4|Q[7]~feeder_combout  = \tsb|Bus[7]~111_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[7]~111_combout ),
	.cin(gnd),
	.combout(\reg_file|r4|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r4|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r4|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N17
dffeas \reg_file|r4|Q[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r4|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|Q[7] .is_wysiwyg = "true";
defparam \reg_file|r4|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N8
cycloneive_lcell_comb \reg_file|mux0|out[7]~37 (
// Equation(s):
// \reg_file|mux0|out[7]~37_combout  = (\FSM|SR1 [2] & (((\reg_file|r4|Q [7]) # (\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & (\reg_file|r0|Q [7] & ((!\FSM|SR1 [1]))))

	.dataa(\reg_file|r0|Q [7]),
	.datab(\reg_file|r4|Q [7]),
	.datac(\FSM|SR1 [2]),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[7]~37 .lut_mask = 16'hF0CA;
defparam \reg_file|mux0|out[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N31
dffeas \reg_file|r6|Q[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\tsb|Bus[7]~111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|Q[7] .is_wysiwyg = "true";
defparam \reg_file|r6|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N26
cycloneive_lcell_comb \reg_file|mux0|out[7]~38 (
// Equation(s):
// \reg_file|mux0|out[7]~38_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[7]~37_combout  & ((\reg_file|r6|Q [7]))) # (!\reg_file|mux0|out[7]~37_combout  & (\reg_file|r2|Q [7])))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[7]~37_combout ))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r2|Q [7]),
	.datac(\reg_file|mux0|out[7]~37_combout ),
	.datad(\reg_file|r6|Q [7]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[7]~38_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[7]~38 .lut_mask = 16'hF858;
defparam \reg_file|mux0|out[7]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N6
cycloneive_lcell_comb \reg_file|mux0|out[7]~39 (
// Equation(s):
// \reg_file|mux0|out[7]~39_combout  = (\FSM|SR1 [0] & (\reg_file|mux0|out[7]~36_combout )) # (!\FSM|SR1 [0] & ((\reg_file|mux0|out[7]~38_combout )))

	.dataa(\FSM|SR1 [0]),
	.datab(\reg_file|mux0|out[7]~36_combout ),
	.datac(gnd),
	.datad(\reg_file|mux0|out[7]~38_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[7]~39_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[7]~39 .lut_mask = 16'hDD88;
defparam \reg_file|mux0|out[7]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N22
cycloneive_lcell_comb \alu|adder_in_b[7]~44 (
// Equation(s):
// \alu|adder_in_b[7]~44_combout  = (\FSM|SR2 [2] & (((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & ((\FSM|SR2 [1] & (\reg_file|r3|Q [7])) # (!\FSM|SR2 [1] & ((\reg_file|r1|Q [7])))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r3|Q [7]),
	.datac(\reg_file|r1|Q [7]),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[7]~44 .lut_mask = 16'hEE50;
defparam \alu|adder_in_b[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N30
cycloneive_lcell_comb \alu|adder_in_b[7]~45 (
// Equation(s):
// \alu|adder_in_b[7]~45_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[7]~44_combout  & (\reg_file|r7|Q [7])) # (!\alu|adder_in_b[7]~44_combout  & ((\reg_file|r5|Q [7]))))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[7]~44_combout ))))

	.dataa(\reg_file|r7|Q [7]),
	.datab(\FSM|SR2 [2]),
	.datac(\reg_file|r5|Q [7]),
	.datad(\alu|adder_in_b[7]~44_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[7]~45 .lut_mask = 16'hBBC0;
defparam \alu|adder_in_b[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N2
cycloneive_lcell_comb \alu|adder_in_b[7]~46 (
// Equation(s):
// \alu|adder_in_b[7]~46_combout  = (\FSM|SR2 [1] & (((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & ((\FSM|SR2 [2] & (\reg_file|r4|Q [7])) # (!\FSM|SR2 [2] & ((\reg_file|r0|Q [7])))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r4|Q [7]),
	.datac(\reg_file|r0|Q [7]),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[7]~46 .lut_mask = 16'hEE50;
defparam \alu|adder_in_b[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N24
cycloneive_lcell_comb \alu|adder_in_b[7]~47 (
// Equation(s):
// \alu|adder_in_b[7]~47_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[7]~46_combout  & (\reg_file|r6|Q [7])) # (!\alu|adder_in_b[7]~46_combout  & ((\reg_file|r2|Q [7]))))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[7]~46_combout ))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r6|Q [7]),
	.datac(\reg_file|r2|Q [7]),
	.datad(\alu|adder_in_b[7]~46_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[7]~47 .lut_mask = 16'hDDA0;
defparam \alu|adder_in_b[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N12
cycloneive_lcell_comb \alu|adder_in_b[7]~48 (
// Equation(s):
// \alu|adder_in_b[7]~48_combout  = (!\ir|register|Q [5] & ((\FSM|SR2 [0] & (\alu|adder_in_b[7]~45_combout )) # (!\FSM|SR2 [0] & ((\alu|adder_in_b[7]~47_combout )))))

	.dataa(\ir|register|Q [5]),
	.datab(\FSM|SR2 [0]),
	.datac(\alu|adder_in_b[7]~45_combout ),
	.datad(\alu|adder_in_b[7]~47_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[7]~48_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[7]~48 .lut_mask = 16'h5140;
defparam \alu|adder_in_b[7]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N30
cycloneive_lcell_comb \alu|adder_in_b[7]~49 (
// Equation(s):
// \alu|adder_in_b[7]~49_combout  = (\alu|adder_in_b[7]~48_combout ) # ((\ir|register|Q [5] & \ir|register|Q [4]))

	.dataa(\ir|register|Q [5]),
	.datab(gnd),
	.datac(\ir|register|Q [4]),
	.datad(\alu|adder_in_b[7]~48_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[7]~49 .lut_mask = 16'hFFA0;
defparam \alu|adder_in_b[7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N5
dffeas \reg_file|r2|Q[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[6]~110_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|Q[6] .is_wysiwyg = "true";
defparam \reg_file|r2|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N1
dffeas \reg_file|r6|Q[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\tsb|Bus[6]~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|Q[6] .is_wysiwyg = "true";
defparam \reg_file|r6|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N1
dffeas \reg_file|r0|Q[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[6]~110_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|Q[6] .is_wysiwyg = "true";
defparam \reg_file|r0|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
cycloneive_lcell_comb \reg_file|r4|Q[6]~feeder (
// Equation(s):
// \reg_file|r4|Q[6]~feeder_combout  = \tsb|Bus[6]~110_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus[6]~110_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r4|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r4|Q[6]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r4|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N27
dffeas \reg_file|r4|Q[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r4|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|Q[6] .is_wysiwyg = "true";
defparam \reg_file|r4|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N10
cycloneive_lcell_comb \reg_file|mux0|out[6]~32 (
// Equation(s):
// \reg_file|mux0|out[6]~32_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & ((\reg_file|r4|Q [6]))) # (!\FSM|SR1 [2] & (\reg_file|r0|Q [6]))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r0|Q [6]),
	.datac(\FSM|SR1 [2]),
	.datad(\reg_file|r4|Q [6]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[6]~32 .lut_mask = 16'hF4A4;
defparam \reg_file|mux0|out[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N22
cycloneive_lcell_comb \reg_file|mux0|out[6]~33 (
// Equation(s):
// \reg_file|mux0|out[6]~33_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[6]~32_combout  & ((\reg_file|r6|Q [6]))) # (!\reg_file|mux0|out[6]~32_combout  & (\reg_file|r2|Q [6])))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[6]~32_combout ))))

	.dataa(\reg_file|r2|Q [6]),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r6|Q [6]),
	.datad(\reg_file|mux0|out[6]~32_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[6]~33 .lut_mask = 16'hF388;
defparam \reg_file|mux0|out[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N19
dffeas \reg_file|r7|Q[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[6]~110_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|Q[6] .is_wysiwyg = "true";
defparam \reg_file|r7|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N7
dffeas \reg_file|r5|Q[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[6]~110_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|Q[6] .is_wysiwyg = "true";
defparam \reg_file|r5|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N1
dffeas \reg_file|r1|Q[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[6]~110_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|Q[6] .is_wysiwyg = "true";
defparam \reg_file|r1|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N21
dffeas \reg_file|r3|Q[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[6]~110_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|Q[6] .is_wysiwyg = "true";
defparam \reg_file|r3|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N20
cycloneive_lcell_comb \reg_file|mux0|out[6]~30 (
// Equation(s):
// \reg_file|mux0|out[6]~30_combout  = (\FSM|SR1 [2] & (((\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & ((\FSM|SR1 [1] & ((\reg_file|r3|Q [6]))) # (!\FSM|SR1 [1] & (\reg_file|r1|Q [6]))))

	.dataa(\reg_file|r1|Q [6]),
	.datab(\FSM|SR1 [2]),
	.datac(\reg_file|r3|Q [6]),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[6]~30 .lut_mask = 16'hFC22;
defparam \reg_file|mux0|out[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N6
cycloneive_lcell_comb \reg_file|mux0|out[6]~31 (
// Equation(s):
// \reg_file|mux0|out[6]~31_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[6]~30_combout  & (\reg_file|r7|Q [6])) # (!\reg_file|mux0|out[6]~30_combout  & ((\reg_file|r5|Q [6]))))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[6]~30_combout ))))

	.dataa(\reg_file|r7|Q [6]),
	.datab(\FSM|SR1 [2]),
	.datac(\reg_file|r5|Q [6]),
	.datad(\reg_file|mux0|out[6]~30_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[6]~31 .lut_mask = 16'hBBC0;
defparam \reg_file|mux0|out[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N12
cycloneive_lcell_comb \reg_file|mux0|out[6]~34 (
// Equation(s):
// \reg_file|mux0|out[6]~34_combout  = (\FSM|SR1 [0] & ((\reg_file|mux0|out[6]~31_combout ))) # (!\FSM|SR1 [0] & (\reg_file|mux0|out[6]~33_combout ))

	.dataa(\FSM|SR1 [0]),
	.datab(gnd),
	.datac(\reg_file|mux0|out[6]~33_combout ),
	.datad(\reg_file|mux0|out[6]~31_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[6]~34 .lut_mask = 16'hFA50;
defparam \reg_file|mux0|out[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N0
cycloneive_lcell_comb \alu|adder_in_b[6]~40 (
// Equation(s):
// \alu|adder_in_b[6]~40_combout  = (\FSM|SR2 [1] & (((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & ((\FSM|SR2 [2] & (\reg_file|r4|Q [6])) # (!\FSM|SR2 [2] & ((\reg_file|r0|Q [6])))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r4|Q [6]),
	.datac(\reg_file|r0|Q [6]),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[6]~40 .lut_mask = 16'hEE50;
defparam \alu|adder_in_b[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N22
cycloneive_lcell_comb \alu|adder_in_b[6]~41 (
// Equation(s):
// \alu|adder_in_b[6]~41_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[6]~40_combout  & (\reg_file|r6|Q [6])) # (!\alu|adder_in_b[6]~40_combout  & ((\reg_file|r2|Q [6]))))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[6]~40_combout ))))

	.dataa(\reg_file|r6|Q [6]),
	.datab(\reg_file|r2|Q [6]),
	.datac(\FSM|SR2 [1]),
	.datad(\alu|adder_in_b[6]~40_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[6]~41 .lut_mask = 16'hAFC0;
defparam \alu|adder_in_b[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N0
cycloneive_lcell_comb \alu|adder_in_b[6]~38 (
// Equation(s):
// \alu|adder_in_b[6]~38_combout  = (\FSM|SR2 [2] & (((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & ((\FSM|SR2 [1] & (\reg_file|r3|Q [6])) # (!\FSM|SR2 [1] & ((\reg_file|r1|Q [6])))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r3|Q [6]),
	.datac(\reg_file|r1|Q [6]),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[6]~38 .lut_mask = 16'hEE50;
defparam \alu|adder_in_b[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N18
cycloneive_lcell_comb \alu|adder_in_b[6]~39 (
// Equation(s):
// \alu|adder_in_b[6]~39_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[6]~38_combout  & ((\reg_file|r7|Q [6]))) # (!\alu|adder_in_b[6]~38_combout  & (\reg_file|r5|Q [6])))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[6]~38_combout ))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r5|Q [6]),
	.datac(\reg_file|r7|Q [6]),
	.datad(\alu|adder_in_b[6]~38_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[6]~39 .lut_mask = 16'hF588;
defparam \alu|adder_in_b[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N28
cycloneive_lcell_comb \alu|adder_in_b[6]~42 (
// Equation(s):
// \alu|adder_in_b[6]~42_combout  = (!\ir|register|Q [5] & ((\FSM|SR2 [0] & ((\alu|adder_in_b[6]~39_combout ))) # (!\FSM|SR2 [0] & (\alu|adder_in_b[6]~41_combout ))))

	.dataa(\ir|register|Q [5]),
	.datab(\FSM|SR2 [0]),
	.datac(\alu|adder_in_b[6]~41_combout ),
	.datad(\alu|adder_in_b[6]~39_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[6]~42 .lut_mask = 16'h5410;
defparam \alu|adder_in_b[6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N14
cycloneive_lcell_comb \alu|adder_in_b[6]~43 (
// Equation(s):
// \alu|adder_in_b[6]~43_combout  = (\alu|adder_in_b[6]~42_combout ) # ((\ir|register|Q [5] & \ir|register|Q [4]))

	.dataa(\ir|register|Q [5]),
	.datab(gnd),
	.datac(\ir|register|Q [4]),
	.datad(\alu|adder_in_b[6]~42_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[6]~43_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[6]~43 .lut_mask = 16'hFFA0;
defparam \alu|adder_in_b[6]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N28
cycloneive_lcell_comb \reg_file|r5|Q[5]~feeder (
// Equation(s):
// \reg_file|r5|Q[5]~feeder_combout  = \tsb|Bus[5]~109_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[5]~109_combout ),
	.cin(gnd),
	.combout(\reg_file|r5|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r5|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r5|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N29
dffeas \reg_file|r5|Q[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r5|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|Q[5] .is_wysiwyg = "true";
defparam \reg_file|r5|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N5
dffeas \reg_file|r7|Q[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[5]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|Q[5] .is_wysiwyg = "true";
defparam \reg_file|r7|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N27
dffeas \reg_file|r1|Q[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[5]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|Q[5] .is_wysiwyg = "true";
defparam \reg_file|r1|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N29
dffeas \reg_file|r3|Q[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[5]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|Q[5] .is_wysiwyg = "true";
defparam \reg_file|r3|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N28
cycloneive_lcell_comb \reg_file|mux0|out[5]~25 (
// Equation(s):
// \reg_file|mux0|out[5]~25_combout  = (\FSM|SR1 [2] & (((\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & ((\FSM|SR1 [1] & ((\reg_file|r3|Q [5]))) # (!\FSM|SR1 [1] & (\reg_file|r1|Q [5]))))

	.dataa(\reg_file|r1|Q [5]),
	.datab(\FSM|SR1 [2]),
	.datac(\reg_file|r3|Q [5]),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[5]~25 .lut_mask = 16'hFC22;
defparam \reg_file|mux0|out[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N4
cycloneive_lcell_comb \reg_file|mux0|out[5]~26 (
// Equation(s):
// \reg_file|mux0|out[5]~26_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[5]~25_combout  & ((\reg_file|r7|Q [5]))) # (!\reg_file|mux0|out[5]~25_combout  & (\reg_file|r5|Q [5])))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[5]~25_combout ))))

	.dataa(\reg_file|r5|Q [5]),
	.datab(\FSM|SR1 [2]),
	.datac(\reg_file|r7|Q [5]),
	.datad(\reg_file|mux0|out[5]~25_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[5]~26 .lut_mask = 16'hF388;
defparam \reg_file|mux0|out[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N15
dffeas \reg_file|r6|Q[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\tsb|Bus[5]~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|Q[5] .is_wysiwyg = "true";
defparam \reg_file|r6|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N25
dffeas \reg_file|r2|Q[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[5]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|Q[5] .is_wysiwyg = "true";
defparam \reg_file|r2|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N3
dffeas \reg_file|r0|Q[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[5]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|Q[5] .is_wysiwyg = "true";
defparam \reg_file|r0|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N24
cycloneive_lcell_comb \reg_file|r4|Q[5]~feeder (
// Equation(s):
// \reg_file|r4|Q[5]~feeder_combout  = \tsb|Bus[5]~109_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[5]~109_combout ),
	.cin(gnd),
	.combout(\reg_file|r4|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r4|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r4|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N25
dffeas \reg_file|r4|Q[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r4|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|Q[5] .is_wysiwyg = "true";
defparam \reg_file|r4|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N20
cycloneive_lcell_comb \reg_file|mux0|out[5]~27 (
// Equation(s):
// \reg_file|mux0|out[5]~27_combout  = (\FSM|SR1 [2] & ((\FSM|SR1 [1]) # ((\reg_file|r4|Q [5])))) # (!\FSM|SR1 [2] & (!\FSM|SR1 [1] & (\reg_file|r0|Q [5])))

	.dataa(\FSM|SR1 [2]),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r0|Q [5]),
	.datad(\reg_file|r4|Q [5]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[5]~27 .lut_mask = 16'hBA98;
defparam \reg_file|mux0|out[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N6
cycloneive_lcell_comb \reg_file|mux0|out[5]~28 (
// Equation(s):
// \reg_file|mux0|out[5]~28_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[5]~27_combout  & (\reg_file|r6|Q [5])) # (!\reg_file|mux0|out[5]~27_combout  & ((\reg_file|r2|Q [5]))))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[5]~27_combout ))))

	.dataa(\reg_file|r6|Q [5]),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r2|Q [5]),
	.datad(\reg_file|mux0|out[5]~27_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[5]~28 .lut_mask = 16'hBBC0;
defparam \reg_file|mux0|out[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N16
cycloneive_lcell_comb \reg_file|mux0|out[5]~29 (
// Equation(s):
// \reg_file|mux0|out[5]~29_combout  = (\FSM|SR1 [0] & (\reg_file|mux0|out[5]~26_combout )) # (!\FSM|SR1 [0] & ((\reg_file|mux0|out[5]~28_combout )))

	.dataa(gnd),
	.datab(\FSM|SR1 [0]),
	.datac(\reg_file|mux0|out[5]~26_combout ),
	.datad(\reg_file|mux0|out[5]~28_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[5]~29 .lut_mask = 16'hF3C0;
defparam \reg_file|mux0|out[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N2
cycloneive_lcell_comb \alu|adder_in_b[5]~34 (
// Equation(s):
// \alu|adder_in_b[5]~34_combout  = (\FSM|SR2 [1] & (((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & ((\FSM|SR2 [2] & (\reg_file|r4|Q [5])) # (!\FSM|SR2 [2] & ((\reg_file|r0|Q [5])))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r4|Q [5]),
	.datac(\reg_file|r0|Q [5]),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[5]~34 .lut_mask = 16'hEE50;
defparam \alu|adder_in_b[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneive_lcell_comb \alu|adder_in_b[5]~35 (
// Equation(s):
// \alu|adder_in_b[5]~35_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[5]~34_combout  & (\reg_file|r6|Q [5])) # (!\alu|adder_in_b[5]~34_combout  & ((\reg_file|r2|Q [5]))))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[5]~34_combout ))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r6|Q [5]),
	.datac(\reg_file|r2|Q [5]),
	.datad(\alu|adder_in_b[5]~34_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[5]~35 .lut_mask = 16'hDDA0;
defparam \alu|adder_in_b[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N26
cycloneive_lcell_comb \alu|adder_in_b[5]~32 (
// Equation(s):
// \alu|adder_in_b[5]~32_combout  = (\FSM|SR2 [2] & (((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & ((\FSM|SR2 [1] & (\reg_file|r3|Q [5])) # (!\FSM|SR2 [1] & ((\reg_file|r1|Q [5])))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r3|Q [5]),
	.datac(\reg_file|r1|Q [5]),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[5]~32 .lut_mask = 16'hEE50;
defparam \alu|adder_in_b[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N4
cycloneive_lcell_comb \alu|adder_in_b[5]~33 (
// Equation(s):
// \alu|adder_in_b[5]~33_combout  = (\alu|adder_in_b[5]~32_combout  & (((\reg_file|r7|Q [5]) # (!\FSM|SR2 [2])))) # (!\alu|adder_in_b[5]~32_combout  & (\reg_file|r5|Q [5] & ((\FSM|SR2 [2]))))

	.dataa(\reg_file|r5|Q [5]),
	.datab(\reg_file|r7|Q [5]),
	.datac(\alu|adder_in_b[5]~32_combout ),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[5]~33 .lut_mask = 16'hCAF0;
defparam \alu|adder_in_b[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N10
cycloneive_lcell_comb \alu|adder_in_b[5]~36 (
// Equation(s):
// \alu|adder_in_b[5]~36_combout  = (!\ir|register|Q [5] & ((\FSM|SR2 [0] & ((\alu|adder_in_b[5]~33_combout ))) # (!\FSM|SR2 [0] & (\alu|adder_in_b[5]~35_combout ))))

	.dataa(\FSM|SR2 [0]),
	.datab(\ir|register|Q [5]),
	.datac(\alu|adder_in_b[5]~35_combout ),
	.datad(\alu|adder_in_b[5]~33_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[5]~36 .lut_mask = 16'h3210;
defparam \alu|adder_in_b[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
cycloneive_lcell_comb \alu|adder_in_b[5]~37 (
// Equation(s):
// \alu|adder_in_b[5]~37_combout  = (\alu|adder_in_b[5]~36_combout ) # ((\ir|register|Q [5] & \ir|register|Q [4]))

	.dataa(gnd),
	.datab(\ir|register|Q [5]),
	.datac(\ir|register|Q [4]),
	.datad(\alu|adder_in_b[5]~36_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[5]~37 .lut_mask = 16'hFFC0;
defparam \alu|adder_in_b[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N5
dffeas \reg_file|r5|Q[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[4]~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|Q[4] .is_wysiwyg = "true";
defparam \reg_file|r5|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N15
dffeas \reg_file|r7|Q[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[4]~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|Q[4] .is_wysiwyg = "true";
defparam \reg_file|r7|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N25
dffeas \reg_file|r1|Q[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[4]~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|Q[4] .is_wysiwyg = "true";
defparam \reg_file|r1|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N15
dffeas \reg_file|r3|Q[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[4]~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|Q[4] .is_wysiwyg = "true";
defparam \reg_file|r3|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N24
cycloneive_lcell_comb \alu|adder_in_b[4]~26 (
// Equation(s):
// \alu|adder_in_b[4]~26_combout  = (\FSM|SR2 [2] & (\FSM|SR2 [1])) # (!\FSM|SR2 [2] & ((\FSM|SR2 [1] & ((\reg_file|r3|Q [4]))) # (!\FSM|SR2 [1] & (\reg_file|r1|Q [4]))))

	.dataa(\FSM|SR2 [2]),
	.datab(\FSM|SR2 [1]),
	.datac(\reg_file|r1|Q [4]),
	.datad(\reg_file|r3|Q [4]),
	.cin(gnd),
	.combout(\alu|adder_in_b[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[4]~26 .lut_mask = 16'hDC98;
defparam \alu|adder_in_b[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
cycloneive_lcell_comb \alu|adder_in_b[4]~27 (
// Equation(s):
// \alu|adder_in_b[4]~27_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[4]~26_combout  & ((\reg_file|r7|Q [4]))) # (!\alu|adder_in_b[4]~26_combout  & (\reg_file|r5|Q [4])))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[4]~26_combout ))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r5|Q [4]),
	.datac(\reg_file|r7|Q [4]),
	.datad(\alu|adder_in_b[4]~26_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[4]~27 .lut_mask = 16'hF588;
defparam \alu|adder_in_b[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N15
dffeas \reg_file|r6|Q[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\tsb|Bus[4]~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|Q[4] .is_wysiwyg = "true";
defparam \reg_file|r6|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N29
dffeas \reg_file|r2|Q[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[4]~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|Q[4] .is_wysiwyg = "true";
defparam \reg_file|r2|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \reg_file|r4|Q[4]~feeder (
// Equation(s):
// \reg_file|r4|Q[4]~feeder_combout  = \tsb|Bus[4]~108_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[4]~108_combout ),
	.cin(gnd),
	.combout(\reg_file|r4|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r4|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r4|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N25
dffeas \reg_file|r4|Q[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r4|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|Q[4] .is_wysiwyg = "true";
defparam \reg_file|r4|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N19
dffeas \reg_file|r0|Q[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[4]~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|Q[4] .is_wysiwyg = "true";
defparam \reg_file|r0|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N18
cycloneive_lcell_comb \alu|adder_in_b[4]~28 (
// Equation(s):
// \alu|adder_in_b[4]~28_combout  = (\FSM|SR2 [1] & (((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & ((\FSM|SR2 [2] & (\reg_file|r4|Q [4])) # (!\FSM|SR2 [2] & ((\reg_file|r0|Q [4])))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r4|Q [4]),
	.datac(\reg_file|r0|Q [4]),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[4]~28 .lut_mask = 16'hEE50;
defparam \alu|adder_in_b[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
cycloneive_lcell_comb \alu|adder_in_b[4]~29 (
// Equation(s):
// \alu|adder_in_b[4]~29_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[4]~28_combout  & (\reg_file|r6|Q [4])) # (!\alu|adder_in_b[4]~28_combout  & ((\reg_file|r2|Q [4]))))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[4]~28_combout ))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r6|Q [4]),
	.datac(\reg_file|r2|Q [4]),
	.datad(\alu|adder_in_b[4]~28_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[4]~29 .lut_mask = 16'hDDA0;
defparam \alu|adder_in_b[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N0
cycloneive_lcell_comb \alu|adder_in_b[4]~30 (
// Equation(s):
// \alu|adder_in_b[4]~30_combout  = (!\ir|register|Q [5] & ((\FSM|SR2 [0] & (\alu|adder_in_b[4]~27_combout )) # (!\FSM|SR2 [0] & ((\alu|adder_in_b[4]~29_combout )))))

	.dataa(\FSM|SR2 [0]),
	.datab(\ir|register|Q [5]),
	.datac(\alu|adder_in_b[4]~27_combout ),
	.datad(\alu|adder_in_b[4]~29_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[4]~30 .lut_mask = 16'h3120;
defparam \alu|adder_in_b[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N22
cycloneive_lcell_comb \alu|adder_in_b[4]~31 (
// Equation(s):
// \alu|adder_in_b[4]~31_combout  = (\alu|adder_in_b[4]~30_combout ) # ((\ir|register|Q [5] & \ir|register|Q [4]))

	.dataa(gnd),
	.datab(\ir|register|Q [5]),
	.datac(\ir|register|Q [4]),
	.datad(\alu|adder_in_b[4]~30_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[4]~31 .lut_mask = 16'hFFC0;
defparam \alu|adder_in_b[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N14
cycloneive_lcell_comb \reg_file|mux0|out[4]~20 (
// Equation(s):
// \reg_file|mux0|out[4]~20_combout  = (\FSM|SR1 [1] & (((\reg_file|r3|Q [4]) # (\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & (\reg_file|r1|Q [4] & ((!\FSM|SR1 [2]))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r1|Q [4]),
	.datac(\reg_file|r3|Q [4]),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[4]~20 .lut_mask = 16'hAAE4;
defparam \reg_file|mux0|out[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N4
cycloneive_lcell_comb \reg_file|mux0|out[4]~21 (
// Equation(s):
// \reg_file|mux0|out[4]~21_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[4]~20_combout  & ((\reg_file|r7|Q [4]))) # (!\reg_file|mux0|out[4]~20_combout  & (\reg_file|r5|Q [4])))) # (!\FSM|SR1 [2] & (\reg_file|mux0|out[4]~20_combout ))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|mux0|out[4]~20_combout ),
	.datac(\reg_file|r5|Q [4]),
	.datad(\reg_file|r7|Q [4]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[4]~21 .lut_mask = 16'hEC64;
defparam \reg_file|mux0|out[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N14
cycloneive_lcell_comb \reg_file|mux0|out[4]~22 (
// Equation(s):
// \reg_file|mux0|out[4]~22_combout  = (\FSM|SR1 [2] & ((\reg_file|r4|Q [4]) # ((\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & (((\reg_file|r0|Q [4] & !\FSM|SR1 [1]))))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|r4|Q [4]),
	.datac(\reg_file|r0|Q [4]),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[4]~22 .lut_mask = 16'hAAD8;
defparam \reg_file|mux0|out[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N16
cycloneive_lcell_comb \reg_file|mux0|out[4]~23 (
// Equation(s):
// \reg_file|mux0|out[4]~23_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[4]~22_combout  & (\reg_file|r6|Q [4])) # (!\reg_file|mux0|out[4]~22_combout  & ((\reg_file|r2|Q [4]))))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[4]~22_combout ))))

	.dataa(\reg_file|r6|Q [4]),
	.datab(\reg_file|r2|Q [4]),
	.datac(\FSM|SR1 [1]),
	.datad(\reg_file|mux0|out[4]~22_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[4]~23 .lut_mask = 16'hAFC0;
defparam \reg_file|mux0|out[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N30
cycloneive_lcell_comb \reg_file|mux0|out[4]~24 (
// Equation(s):
// \reg_file|mux0|out[4]~24_combout  = (\FSM|SR1 [0] & (\reg_file|mux0|out[4]~21_combout )) # (!\FSM|SR1 [0] & ((\reg_file|mux0|out[4]~23_combout )))

	.dataa(\FSM|SR1 [0]),
	.datab(gnd),
	.datac(\reg_file|mux0|out[4]~21_combout ),
	.datad(\reg_file|mux0|out[4]~23_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[4]~24 .lut_mask = 16'hF5A0;
defparam \reg_file|mux0|out[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N3
dffeas \reg_file|r1|Q[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[3]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|Q[3] .is_wysiwyg = "true";
defparam \reg_file|r1|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N19
dffeas \reg_file|r3|Q[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[3]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|Q[3] .is_wysiwyg = "true";
defparam \reg_file|r3|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N18
cycloneive_lcell_comb \reg_file|mux0|out[3]~15 (
// Equation(s):
// \reg_file|mux0|out[3]~15_combout  = (\FSM|SR1 [2] & (((\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & ((\FSM|SR1 [1] & ((\reg_file|r3|Q [3]))) # (!\FSM|SR1 [1] & (\reg_file|r1|Q [3]))))

	.dataa(\reg_file|r1|Q [3]),
	.datab(\FSM|SR1 [2]),
	.datac(\reg_file|r3|Q [3]),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[3]~15 .lut_mask = 16'hFC22;
defparam \reg_file|mux0|out[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N13
dffeas \reg_file|r5|Q[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[3]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|Q[3] .is_wysiwyg = "true";
defparam \reg_file|r5|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N29
dffeas \reg_file|r7|Q[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[3]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|Q[3] .is_wysiwyg = "true";
defparam \reg_file|r7|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N12
cycloneive_lcell_comb \reg_file|mux0|out[3]~16 (
// Equation(s):
// \reg_file|mux0|out[3]~16_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[3]~15_combout  & ((\reg_file|r7|Q [3]))) # (!\reg_file|mux0|out[3]~15_combout  & (\reg_file|r5|Q [3])))) # (!\FSM|SR1 [2] & (\reg_file|mux0|out[3]~15_combout ))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|mux0|out[3]~15_combout ),
	.datac(\reg_file|r5|Q [3]),
	.datad(\reg_file|r7|Q [3]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[3]~16 .lut_mask = 16'hEC64;
defparam \reg_file|mux0|out[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N9
dffeas \reg_file|r6|Q[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\tsb|Bus[3]~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|Q[3] .is_wysiwyg = "true";
defparam \reg_file|r6|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N19
dffeas \reg_file|r2|Q[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[3]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|Q[3] .is_wysiwyg = "true";
defparam \reg_file|r2|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N1
dffeas \reg_file|r0|Q[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[3]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|Q[3] .is_wysiwyg = "true";
defparam \reg_file|r0|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N17
dffeas \reg_file|r4|Q[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[3]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|Q[3] .is_wysiwyg = "true";
defparam \reg_file|r4|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N16
cycloneive_lcell_comb \reg_file|mux0|out[3]~17 (
// Equation(s):
// \reg_file|mux0|out[3]~17_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & ((\reg_file|r4|Q [3]))) # (!\FSM|SR1 [2] & (\reg_file|r0|Q [3]))))

	.dataa(\reg_file|r0|Q [3]),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r4|Q [3]),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[3]~17 .lut_mask = 16'hFC22;
defparam \reg_file|mux0|out[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N14
cycloneive_lcell_comb \reg_file|mux0|out[3]~18 (
// Equation(s):
// \reg_file|mux0|out[3]~18_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[3]~17_combout  & (\reg_file|r6|Q [3])) # (!\reg_file|mux0|out[3]~17_combout  & ((\reg_file|r2|Q [3]))))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[3]~17_combout ))))

	.dataa(\reg_file|r6|Q [3]),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r2|Q [3]),
	.datad(\reg_file|mux0|out[3]~17_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[3]~18 .lut_mask = 16'hBBC0;
defparam \reg_file|mux0|out[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N26
cycloneive_lcell_comb \reg_file|mux0|out[3]~19 (
// Equation(s):
// \reg_file|mux0|out[3]~19_combout  = (\FSM|SR1 [0] & (\reg_file|mux0|out[3]~16_combout )) # (!\FSM|SR1 [0] & ((\reg_file|mux0|out[3]~18_combout )))

	.dataa(\reg_file|mux0|out[3]~16_combout ),
	.datab(\FSM|SR1 [0]),
	.datac(gnd),
	.datad(\reg_file|mux0|out[3]~18_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[3]~19 .lut_mask = 16'hBB88;
defparam \reg_file|mux0|out[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N6
cycloneive_lcell_comb \alu|adder_in_b[3]~20 (
// Equation(s):
// \alu|adder_in_b[3]~20_combout  = (\FSM|SR2 [2] & (((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & ((\FSM|SR2 [1] & ((\reg_file|r3|Q [3]))) # (!\FSM|SR2 [1] & (\reg_file|r1|Q [3]))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r1|Q [3]),
	.datac(\reg_file|r3|Q [3]),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[3]~20 .lut_mask = 16'hFA44;
defparam \alu|adder_in_b[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N8
cycloneive_lcell_comb \alu|adder_in_b[3]~21 (
// Equation(s):
// \alu|adder_in_b[3]~21_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[3]~20_combout  & (\reg_file|r7|Q [3])) # (!\alu|adder_in_b[3]~20_combout  & ((\reg_file|r5|Q [3]))))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[3]~20_combout ))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r7|Q [3]),
	.datac(\reg_file|r5|Q [3]),
	.datad(\alu|adder_in_b[3]~20_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[3]~21 .lut_mask = 16'hDDA0;
defparam \alu|adder_in_b[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N0
cycloneive_lcell_comb \alu|adder_in_b[3]~22 (
// Equation(s):
// \alu|adder_in_b[3]~22_combout  = (\FSM|SR2 [1] & (((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & ((\FSM|SR2 [2] & (\reg_file|r4|Q [3])) # (!\FSM|SR2 [2] & ((\reg_file|r0|Q [3])))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r4|Q [3]),
	.datac(\reg_file|r0|Q [3]),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[3]~22 .lut_mask = 16'hEE50;
defparam \alu|adder_in_b[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N18
cycloneive_lcell_comb \alu|adder_in_b[3]~23 (
// Equation(s):
// \alu|adder_in_b[3]~23_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[3]~22_combout  & (\reg_file|r6|Q [3])) # (!\alu|adder_in_b[3]~22_combout  & ((\reg_file|r2|Q [3]))))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[3]~22_combout ))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r6|Q [3]),
	.datac(\reg_file|r2|Q [3]),
	.datad(\alu|adder_in_b[3]~22_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[3]~23 .lut_mask = 16'hDDA0;
defparam \alu|adder_in_b[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N14
cycloneive_lcell_comb \alu|adder_in_b[3]~24 (
// Equation(s):
// \alu|adder_in_b[3]~24_combout  = (!\ir|register|Q [5] & ((\FSM|SR2 [0] & (\alu|adder_in_b[3]~21_combout )) # (!\FSM|SR2 [0] & ((\alu|adder_in_b[3]~23_combout )))))

	.dataa(\FSM|SR2 [0]),
	.datab(\ir|register|Q [5]),
	.datac(\alu|adder_in_b[3]~21_combout ),
	.datad(\alu|adder_in_b[3]~23_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[3]~24 .lut_mask = 16'h3120;
defparam \alu|adder_in_b[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N24
cycloneive_lcell_comb \alu|adder_in_b[3]~25 (
// Equation(s):
// \alu|adder_in_b[3]~25_combout  = (\alu|adder_in_b[3]~24_combout ) # ((\ir|register|Q [5] & \ir|register|Q [3]))

	.dataa(\ir|register|Q [5]),
	.datab(gnd),
	.datac(\ir|register|Q [3]),
	.datad(\alu|adder_in_b[3]~24_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[3]~25 .lut_mask = 16'hFFA0;
defparam \alu|adder_in_b[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N7
dffeas \reg_file|r7|Q[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[2]~106_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|Q[2] .is_wysiwyg = "true";
defparam \reg_file|r7|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N11
dffeas \reg_file|r5|Q[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[2]~106_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|Q[2] .is_wysiwyg = "true";
defparam \reg_file|r5|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N25
dffeas \reg_file|r3|Q[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[2]~106_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|Q[2] .is_wysiwyg = "true";
defparam \reg_file|r3|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N16
cycloneive_lcell_comb \reg_file|r1|Q[2]~feeder (
// Equation(s):
// \reg_file|r1|Q[2]~feeder_combout  = \tsb|Bus[2]~106_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[2]~106_combout ),
	.cin(gnd),
	.combout(\reg_file|r1|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r1|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r1|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N17
dffeas \reg_file|r1|Q[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r1|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|Q[2] .is_wysiwyg = "true";
defparam \reg_file|r1|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N24
cycloneive_lcell_comb \alu|adder_in_b[2]~14 (
// Equation(s):
// \alu|adder_in_b[2]~14_combout  = (\FSM|SR2 [1] & ((\reg_file|r3|Q [2]) # ((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & (((\reg_file|r1|Q [2] & !\FSM|SR2 [2]))))

	.dataa(\reg_file|r3|Q [2]),
	.datab(\reg_file|r1|Q [2]),
	.datac(\FSM|SR2 [1]),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[2]~14 .lut_mask = 16'hF0AC;
defparam \alu|adder_in_b[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N30
cycloneive_lcell_comb \alu|adder_in_b[2]~15 (
// Equation(s):
// \alu|adder_in_b[2]~15_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[2]~14_combout  & (\reg_file|r7|Q [2])) # (!\alu|adder_in_b[2]~14_combout  & ((\reg_file|r5|Q [2]))))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[2]~14_combout ))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r7|Q [2]),
	.datac(\reg_file|r5|Q [2]),
	.datad(\alu|adder_in_b[2]~14_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[2]~15 .lut_mask = 16'hDDA0;
defparam \alu|adder_in_b[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N16
cycloneive_lcell_comb \reg_file|r2|Q[2]~feeder (
// Equation(s):
// \reg_file|r2|Q[2]~feeder_combout  = \tsb|Bus[2]~106_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus[2]~106_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r2|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r2|Q[2]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r2|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N17
dffeas \reg_file|r2|Q[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r2|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|Q[2] .is_wysiwyg = "true";
defparam \reg_file|r2|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N17
dffeas \reg_file|r6|Q[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\tsb|Bus[2]~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|Q[2] .is_wysiwyg = "true";
defparam \reg_file|r6|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N22
cycloneive_lcell_comb \reg_file|r4|Q[2]~feeder (
// Equation(s):
// \reg_file|r4|Q[2]~feeder_combout  = \tsb|Bus[2]~106_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[2]~106_combout ),
	.cin(gnd),
	.combout(\reg_file|r4|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r4|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r4|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N23
dffeas \reg_file|r4|Q[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r4|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|Q[2] .is_wysiwyg = "true";
defparam \reg_file|r4|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N26
cycloneive_lcell_comb \reg_file|r0|Q[2]~feeder (
// Equation(s):
// \reg_file|r0|Q[2]~feeder_combout  = \tsb|Bus[2]~106_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus[2]~106_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r0|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r0|Q[2]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r0|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N27
dffeas \reg_file|r0|Q[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r0|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|Q[2] .is_wysiwyg = "true";
defparam \reg_file|r0|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N28
cycloneive_lcell_comb \alu|adder_in_b[2]~16 (
// Equation(s):
// \alu|adder_in_b[2]~16_combout  = (\FSM|SR2 [1] & (((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & ((\FSM|SR2 [2] & (\reg_file|r4|Q [2])) # (!\FSM|SR2 [2] & ((\reg_file|r0|Q [2])))))

	.dataa(\reg_file|r4|Q [2]),
	.datab(\reg_file|r0|Q [2]),
	.datac(\FSM|SR2 [1]),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[2]~16 .lut_mask = 16'hFA0C;
defparam \alu|adder_in_b[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N18
cycloneive_lcell_comb \alu|adder_in_b[2]~17 (
// Equation(s):
// \alu|adder_in_b[2]~17_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[2]~16_combout  & ((\reg_file|r6|Q [2]))) # (!\alu|adder_in_b[2]~16_combout  & (\reg_file|r2|Q [2])))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[2]~16_combout ))))

	.dataa(\reg_file|r2|Q [2]),
	.datab(\FSM|SR2 [1]),
	.datac(\reg_file|r6|Q [2]),
	.datad(\alu|adder_in_b[2]~16_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[2]~17 .lut_mask = 16'hF388;
defparam \alu|adder_in_b[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N20
cycloneive_lcell_comb \alu|adder_in_b[2]~18 (
// Equation(s):
// \alu|adder_in_b[2]~18_combout  = (!\ir|register|Q [5] & ((\FSM|SR2 [0] & (\alu|adder_in_b[2]~15_combout )) # (!\FSM|SR2 [0] & ((\alu|adder_in_b[2]~17_combout )))))

	.dataa(\ir|register|Q [5]),
	.datab(\FSM|SR2 [0]),
	.datac(\alu|adder_in_b[2]~15_combout ),
	.datad(\alu|adder_in_b[2]~17_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[2]~18 .lut_mask = 16'h5140;
defparam \alu|adder_in_b[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N26
cycloneive_lcell_comb \alu|adder_in_b[2]~19 (
// Equation(s):
// \alu|adder_in_b[2]~19_combout  = (\alu|adder_in_b[2]~18_combout ) # ((\ir|register|Q [5] & \ir|register|Q [2]))

	.dataa(\ir|register|Q [5]),
	.datab(gnd),
	.datac(\ir|register|Q [2]),
	.datad(\alu|adder_in_b[2]~18_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[2]~19 .lut_mask = 16'hFFA0;
defparam \alu|adder_in_b[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
cycloneive_lcell_comb \reg_file|mux0|out[2]~10 (
// Equation(s):
// \reg_file|mux0|out[2]~10_combout  = (\FSM|SR1 [2] & (((\reg_file|r5|Q [2]) # (\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & (\reg_file|r1|Q [2] & ((!\FSM|SR1 [1]))))

	.dataa(\reg_file|r1|Q [2]),
	.datab(\FSM|SR1 [2]),
	.datac(\reg_file|r5|Q [2]),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[2]~10 .lut_mask = 16'hCCE2;
defparam \reg_file|mux0|out[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N24
cycloneive_lcell_comb \reg_file|mux0|out[2]~11 (
// Equation(s):
// \reg_file|mux0|out[2]~11_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[2]~10_combout  & (\reg_file|r7|Q [2])) # (!\reg_file|mux0|out[2]~10_combout  & ((\reg_file|r3|Q [2]))))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[2]~10_combout ))))

	.dataa(\reg_file|r7|Q [2]),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r3|Q [2]),
	.datad(\reg_file|mux0|out[2]~10_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[2]~11 .lut_mask = 16'hBBC0;
defparam \reg_file|mux0|out[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N20
cycloneive_lcell_comb \reg_file|mux0|out[2]~12 (
// Equation(s):
// \reg_file|mux0|out[2]~12_combout  = (\FSM|SR1 [2] & ((\reg_file|r4|Q [2]) # ((\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & (((\reg_file|r0|Q [2] & !\FSM|SR1 [1]))))

	.dataa(\reg_file|r4|Q [2]),
	.datab(\reg_file|r0|Q [2]),
	.datac(\FSM|SR1 [2]),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[2]~12 .lut_mask = 16'hF0AC;
defparam \reg_file|mux0|out[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N24
cycloneive_lcell_comb \reg_file|mux0|out[2]~13 (
// Equation(s):
// \reg_file|mux0|out[2]~13_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[2]~12_combout  & (\reg_file|r6|Q [2])) # (!\reg_file|mux0|out[2]~12_combout  & ((\reg_file|r2|Q [2]))))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[2]~12_combout ))))

	.dataa(\reg_file|r6|Q [2]),
	.datab(\reg_file|r2|Q [2]),
	.datac(\FSM|SR1 [1]),
	.datad(\reg_file|mux0|out[2]~12_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[2]~13 .lut_mask = 16'hAFC0;
defparam \reg_file|mux0|out[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N30
cycloneive_lcell_comb \reg_file|mux0|out[2]~14 (
// Equation(s):
// \reg_file|mux0|out[2]~14_combout  = (\FSM|SR1 [0] & (\reg_file|mux0|out[2]~11_combout )) # (!\FSM|SR1 [0] & ((\reg_file|mux0|out[2]~13_combout )))

	.dataa(gnd),
	.datab(\FSM|SR1 [0]),
	.datac(\reg_file|mux0|out[2]~11_combout ),
	.datad(\reg_file|mux0|out[2]~13_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[2]~14 .lut_mask = 16'hF3C0;
defparam \reg_file|mux0|out[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N8
cycloneive_lcell_comb \reg_file|r5|Q[1]~feeder (
// Equation(s):
// \reg_file|r5|Q[1]~feeder_combout  = \tsb|Bus[1]~105_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus[1]~105_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r5|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r5|Q[1]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r5|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N9
dffeas \reg_file|r5|Q[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r5|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|Q[1] .is_wysiwyg = "true";
defparam \reg_file|r5|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N19
dffeas \reg_file|r7|Q[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[1]~105_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|Q[1] .is_wysiwyg = "true";
defparam \reg_file|r7|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N1
dffeas \reg_file|r1|Q[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[1]~105_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|Q[1] .is_wysiwyg = "true";
defparam \reg_file|r1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N15
dffeas \reg_file|r3|Q[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[1]~105_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|Q[1] .is_wysiwyg = "true";
defparam \reg_file|r3|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N14
cycloneive_lcell_comb \reg_file|mux0|out[1]~5 (
// Equation(s):
// \reg_file|mux0|out[1]~5_combout  = (\FSM|SR1 [2] & (((\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & ((\FSM|SR1 [1] & ((\reg_file|r3|Q [1]))) # (!\FSM|SR1 [1] & (\reg_file|r1|Q [1]))))

	.dataa(\reg_file|r1|Q [1]),
	.datab(\FSM|SR1 [2]),
	.datac(\reg_file|r3|Q [1]),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[1]~5 .lut_mask = 16'hFC22;
defparam \reg_file|mux0|out[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N18
cycloneive_lcell_comb \reg_file|mux0|out[1]~6 (
// Equation(s):
// \reg_file|mux0|out[1]~6_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[1]~5_combout  & ((\reg_file|r7|Q [1]))) # (!\reg_file|mux0|out[1]~5_combout  & (\reg_file|r5|Q [1])))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[1]~5_combout ))))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|r5|Q [1]),
	.datac(\reg_file|r7|Q [1]),
	.datad(\reg_file|mux0|out[1]~5_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[1]~6 .lut_mask = 16'hF588;
defparam \reg_file|mux0|out[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N19
dffeas \reg_file|r6|Q[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\tsb|Bus[1]~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|Q[1] .is_wysiwyg = "true";
defparam \reg_file|r6|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N17
dffeas \reg_file|r2|Q[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[1]~105_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|Q[1] .is_wysiwyg = "true";
defparam \reg_file|r2|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N23
dffeas \reg_file|r0|Q[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[1]~105_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|Q[1] .is_wysiwyg = "true";
defparam \reg_file|r0|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N7
dffeas \reg_file|r4|Q[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[1]~105_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|Q[1] .is_wysiwyg = "true";
defparam \reg_file|r4|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N6
cycloneive_lcell_comb \reg_file|mux0|out[1]~7 (
// Equation(s):
// \reg_file|mux0|out[1]~7_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & ((\reg_file|r4|Q [1]))) # (!\FSM|SR1 [2] & (\reg_file|r0|Q [1]))))

	.dataa(\reg_file|r0|Q [1]),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r4|Q [1]),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[1]~7 .lut_mask = 16'hFC22;
defparam \reg_file|mux0|out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N24
cycloneive_lcell_comb \reg_file|mux0|out[1]~8 (
// Equation(s):
// \reg_file|mux0|out[1]~8_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[1]~7_combout  & (\reg_file|r6|Q [1])) # (!\reg_file|mux0|out[1]~7_combout  & ((\reg_file|r2|Q [1]))))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[1]~7_combout ))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r6|Q [1]),
	.datac(\reg_file|r2|Q [1]),
	.datad(\reg_file|mux0|out[1]~7_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[1]~8 .lut_mask = 16'hDDA0;
defparam \reg_file|mux0|out[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N2
cycloneive_lcell_comb \reg_file|mux0|out[1]~9 (
// Equation(s):
// \reg_file|mux0|out[1]~9_combout  = (\FSM|SR1 [0] & (\reg_file|mux0|out[1]~6_combout )) # (!\FSM|SR1 [0] & ((\reg_file|mux0|out[1]~8_combout )))

	.dataa(\FSM|SR1 [0]),
	.datab(\reg_file|mux0|out[1]~6_combout ),
	.datac(gnd),
	.datad(\reg_file|mux0|out[1]~8_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[1]~9 .lut_mask = 16'hDD88;
defparam \reg_file|mux0|out[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N28
cycloneive_lcell_comb \alu|adder_in_b[1]~11 (
// Equation(s):
// \alu|adder_in_b[1]~11_combout  = (\ir|register|Q [5] & (\ir|register|Q [1])) # (!\ir|register|Q [5] & ((!\FSM|SR2 [0])))

	.dataa(gnd),
	.datab(\ir|register|Q [1]),
	.datac(\ir|register|Q [5]),
	.datad(\FSM|SR2 [0]),
	.cin(gnd),
	.combout(\alu|adder_in_b[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[1]~11 .lut_mask = 16'hC0CF;
defparam \alu|adder_in_b[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N0
cycloneive_lcell_comb \alu|adder_in_b[1]~7 (
// Equation(s):
// \alu|adder_in_b[1]~7_combout  = (\FSM|SR2 [1] & ((\reg_file|r3|Q [1]) # ((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & (((\reg_file|r1|Q [1] & !\FSM|SR2 [2]))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r3|Q [1]),
	.datac(\reg_file|r1|Q [1]),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[1]~7 .lut_mask = 16'hAAD8;
defparam \alu|adder_in_b[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N20
cycloneive_lcell_comb \alu|adder_in_b[1]~8 (
// Equation(s):
// \alu|adder_in_b[1]~8_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[1]~7_combout  & (\reg_file|r7|Q [1])) # (!\alu|adder_in_b[1]~7_combout  & ((\reg_file|r5|Q [1]))))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[1]~7_combout ))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r7|Q [1]),
	.datac(\reg_file|r5|Q [1]),
	.datad(\alu|adder_in_b[1]~7_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[1]~8 .lut_mask = 16'hDDA0;
defparam \alu|adder_in_b[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N22
cycloneive_lcell_comb \alu|adder_in_b[1]~9 (
// Equation(s):
// \alu|adder_in_b[1]~9_combout  = (\FSM|SR2 [1] & (((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & ((\FSM|SR2 [2] & (\reg_file|r4|Q [1])) # (!\FSM|SR2 [2] & ((\reg_file|r0|Q [1])))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r4|Q [1]),
	.datac(\reg_file|r0|Q [1]),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[1]~9 .lut_mask = 16'hEE50;
defparam \alu|adder_in_b[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N16
cycloneive_lcell_comb \alu|adder_in_b[1]~10 (
// Equation(s):
// \alu|adder_in_b[1]~10_combout  = (\alu|adder_in_b[1]~9_combout  & ((\reg_file|r6|Q [1]) # ((!\FSM|SR2 [1])))) # (!\alu|adder_in_b[1]~9_combout  & (((\reg_file|r2|Q [1] & \FSM|SR2 [1]))))

	.dataa(\alu|adder_in_b[1]~9_combout ),
	.datab(\reg_file|r6|Q [1]),
	.datac(\reg_file|r2|Q [1]),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[1]~10 .lut_mask = 16'hD8AA;
defparam \alu|adder_in_b[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N22
cycloneive_lcell_comb \alu|adder_in_b[1]~12 (
// Equation(s):
// \alu|adder_in_b[1]~12_combout  = (\ir|register|Q [5] & (\alu|adder_in_b[1]~11_combout )) # (!\ir|register|Q [5] & ((\alu|adder_in_b[1]~11_combout  & ((\alu|adder_in_b[1]~10_combout ))) # (!\alu|adder_in_b[1]~11_combout  & (\alu|adder_in_b[1]~8_combout 
// ))))

	.dataa(\ir|register|Q [5]),
	.datab(\alu|adder_in_b[1]~11_combout ),
	.datac(\alu|adder_in_b[1]~8_combout ),
	.datad(\alu|adder_in_b[1]~10_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[1]~12 .lut_mask = 16'hDC98;
defparam \alu|adder_in_b[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N21
dffeas \reg_file|r6|Q[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\tsb|Bus[0]~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|Q[0] .is_wysiwyg = "true";
defparam \reg_file|r6|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N1
dffeas \reg_file|r2|Q[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[0]~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|Q[0] .is_wysiwyg = "true";
defparam \reg_file|r2|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N7
dffeas \reg_file|r0|Q[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[0]~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|Q[0] .is_wysiwyg = "true";
defparam \reg_file|r0|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N0
cycloneive_lcell_comb \reg_file|r4|Q[0]~feeder (
// Equation(s):
// \reg_file|r4|Q[0]~feeder_combout  = \tsb|Bus[0]~104_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[0]~104_combout ),
	.cin(gnd),
	.combout(\reg_file|r4|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r4|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r4|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N1
dffeas \reg_file|r4|Q[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r4|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|Q[0] .is_wysiwyg = "true";
defparam \reg_file|r4|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N6
cycloneive_lcell_comb \reg_file|mux0|out[0]~2 (
// Equation(s):
// \reg_file|mux0|out[0]~2_combout  = (\FSM|SR1 [2] & (((\reg_file|r4|Q [0]) # (\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & (\reg_file|r0|Q [0] & ((!\FSM|SR1 [1]))))

	.dataa(\reg_file|r0|Q [0]),
	.datab(\reg_file|r4|Q [0]),
	.datac(\FSM|SR1 [2]),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[0]~2 .lut_mask = 16'hF0CA;
defparam \reg_file|mux0|out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N8
cycloneive_lcell_comb \reg_file|mux0|out[0]~3 (
// Equation(s):
// \reg_file|mux0|out[0]~3_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[0]~2_combout  & (\reg_file|r6|Q [0])) # (!\reg_file|mux0|out[0]~2_combout  & ((\reg_file|r2|Q [0]))))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[0]~2_combout ))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r6|Q [0]),
	.datac(\reg_file|r2|Q [0]),
	.datad(\reg_file|mux0|out[0]~2_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[0]~3 .lut_mask = 16'hDDA0;
defparam \reg_file|mux0|out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N3
dffeas \reg_file|r5|Q[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[0]~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|Q[0] .is_wysiwyg = "true";
defparam \reg_file|r5|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N21
dffeas \reg_file|r7|Q[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[0]~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|Q[0] .is_wysiwyg = "true";
defparam \reg_file|r7|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N1
dffeas \reg_file|r3|Q[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[0]~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|Q[0] .is_wysiwyg = "true";
defparam \reg_file|r3|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N29
dffeas \reg_file|r1|Q[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[0]~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|Q[0] .is_wysiwyg = "true";
defparam \reg_file|r1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \reg_file|mux0|out[0]~0 (
// Equation(s):
// \reg_file|mux0|out[0]~0_combout  = (\FSM|SR1 [2] & (((\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & ((\FSM|SR1 [1] & (\reg_file|r3|Q [0])) # (!\FSM|SR1 [1] & ((\reg_file|r1|Q [0])))))

	.dataa(\reg_file|r3|Q [0]),
	.datab(\FSM|SR1 [2]),
	.datac(\reg_file|r1|Q [0]),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[0]~0 .lut_mask = 16'hEE30;
defparam \reg_file|mux0|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N20
cycloneive_lcell_comb \reg_file|mux0|out[0]~1 (
// Equation(s):
// \reg_file|mux0|out[0]~1_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[0]~0_combout  & ((\reg_file|r7|Q [0]))) # (!\reg_file|mux0|out[0]~0_combout  & (\reg_file|r5|Q [0])))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[0]~0_combout ))))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|r5|Q [0]),
	.datac(\reg_file|r7|Q [0]),
	.datad(\reg_file|mux0|out[0]~0_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[0]~1 .lut_mask = 16'hF588;
defparam \reg_file|mux0|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N10
cycloneive_lcell_comb \reg_file|mux0|out[0]~4 (
// Equation(s):
// \reg_file|mux0|out[0]~4_combout  = (\FSM|SR1 [0] & ((\reg_file|mux0|out[0]~1_combout ))) # (!\FSM|SR1 [0] & (\reg_file|mux0|out[0]~3_combout ))

	.dataa(\FSM|SR1 [0]),
	.datab(gnd),
	.datac(\reg_file|mux0|out[0]~3_combout ),
	.datad(\reg_file|mux0|out[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[0]~4 .lut_mask = 16'hFA50;
defparam \reg_file|mux0|out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N4
cycloneive_lcell_comb \alu|adder_in_b[0]~4 (
// Equation(s):
// \alu|adder_in_b[0]~4_combout  = (\ir|register|Q [5] & ((\ir|register|Q [0]))) # (!\ir|register|Q [5] & (\FSM|SR2 [0]))

	.dataa(gnd),
	.datab(\ir|register|Q [5]),
	.datac(\FSM|SR2 [0]),
	.datad(\ir|register|Q [0]),
	.cin(gnd),
	.combout(\alu|adder_in_b[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[0]~4 .lut_mask = 16'hFC30;
defparam \alu|adder_in_b[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N6
cycloneive_lcell_comb \alu|adder_in_b[0]~2 (
// Equation(s):
// \alu|adder_in_b[0]~2_combout  = (\FSM|SR2 [1] & (((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & ((\FSM|SR2 [2] & (\reg_file|r4|Q [0])) # (!\FSM|SR2 [2] & ((\reg_file|r0|Q [0])))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r4|Q [0]),
	.datac(\reg_file|r0|Q [0]),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[0]~2 .lut_mask = 16'hEE50;
defparam \alu|adder_in_b[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
cycloneive_lcell_comb \alu|adder_in_b[0]~3 (
// Equation(s):
// \alu|adder_in_b[0]~3_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[0]~2_combout  & (\reg_file|r6|Q [0])) # (!\alu|adder_in_b[0]~2_combout  & ((\reg_file|r2|Q [0]))))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[0]~2_combout ))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r6|Q [0]),
	.datac(\reg_file|r2|Q [0]),
	.datad(\alu|adder_in_b[0]~2_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[0]~3 .lut_mask = 16'hDDA0;
defparam \alu|adder_in_b[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N0
cycloneive_lcell_comb \alu|adder_in_b[0]~0 (
// Equation(s):
// \alu|adder_in_b[0]~0_combout  = (\FSM|SR2 [2] & (((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & ((\FSM|SR2 [1] & ((\reg_file|r3|Q [0]))) # (!\FSM|SR2 [1] & (\reg_file|r1|Q [0]))))

	.dataa(\reg_file|r1|Q [0]),
	.datab(\FSM|SR2 [2]),
	.datac(\reg_file|r3|Q [0]),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[0]~0 .lut_mask = 16'hFC22;
defparam \alu|adder_in_b[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N2
cycloneive_lcell_comb \alu|adder_in_b[0]~1 (
// Equation(s):
// \alu|adder_in_b[0]~1_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[0]~0_combout  & (\reg_file|r7|Q [0])) # (!\alu|adder_in_b[0]~0_combout  & ((\reg_file|r5|Q [0]))))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[0]~0_combout ))))

	.dataa(\reg_file|r7|Q [0]),
	.datab(\FSM|SR2 [2]),
	.datac(\reg_file|r5|Q [0]),
	.datad(\alu|adder_in_b[0]~0_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[0]~1 .lut_mask = 16'hBBC0;
defparam \alu|adder_in_b[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N14
cycloneive_lcell_comb \alu|adder_in_b[0]~5 (
// Equation(s):
// \alu|adder_in_b[0]~5_combout  = (\ir|register|Q [5] & (\alu|adder_in_b[0]~4_combout )) # (!\ir|register|Q [5] & ((\alu|adder_in_b[0]~4_combout  & ((\alu|adder_in_b[0]~1_combout ))) # (!\alu|adder_in_b[0]~4_combout  & (\alu|adder_in_b[0]~3_combout ))))

	.dataa(\ir|register|Q [5]),
	.datab(\alu|adder_in_b[0]~4_combout ),
	.datac(\alu|adder_in_b[0]~3_combout ),
	.datad(\alu|adder_in_b[0]~1_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[0]~5 .lut_mask = 16'hDC98;
defparam \alu|adder_in_b[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N0
cycloneive_lcell_comb \alu|Add0~0 (
// Equation(s):
// \alu|Add0~0_combout  = (\reg_file|mux0|out[0]~4_combout  & (\alu|adder_in_b[0]~5_combout  $ (VCC))) # (!\reg_file|mux0|out[0]~4_combout  & (\alu|adder_in_b[0]~5_combout  & VCC))
// \alu|Add0~1  = CARRY((\reg_file|mux0|out[0]~4_combout  & \alu|adder_in_b[0]~5_combout ))

	.dataa(\reg_file|mux0|out[0]~4_combout ),
	.datab(\alu|adder_in_b[0]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Add0~0_combout ),
	.cout(\alu|Add0~1 ));
// synopsys translate_off
defparam \alu|Add0~0 .lut_mask = 16'h6688;
defparam \alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N2
cycloneive_lcell_comb \alu|Add0~2 (
// Equation(s):
// \alu|Add0~2_combout  = (\reg_file|mux0|out[1]~9_combout  & ((\alu|adder_in_b[1]~12_combout  & (\alu|Add0~1  & VCC)) # (!\alu|adder_in_b[1]~12_combout  & (!\alu|Add0~1 )))) # (!\reg_file|mux0|out[1]~9_combout  & ((\alu|adder_in_b[1]~12_combout  & 
// (!\alu|Add0~1 )) # (!\alu|adder_in_b[1]~12_combout  & ((\alu|Add0~1 ) # (GND)))))
// \alu|Add0~3  = CARRY((\reg_file|mux0|out[1]~9_combout  & (!\alu|adder_in_b[1]~12_combout  & !\alu|Add0~1 )) # (!\reg_file|mux0|out[1]~9_combout  & ((!\alu|Add0~1 ) # (!\alu|adder_in_b[1]~12_combout ))))

	.dataa(\reg_file|mux0|out[1]~9_combout ),
	.datab(\alu|adder_in_b[1]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~1 ),
	.combout(\alu|Add0~2_combout ),
	.cout(\alu|Add0~3 ));
// synopsys translate_off
defparam \alu|Add0~2 .lut_mask = 16'h9617;
defparam \alu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N4
cycloneive_lcell_comb \alu|Add0~4 (
// Equation(s):
// \alu|Add0~4_combout  = ((\alu|adder_in_b[2]~19_combout  $ (\reg_file|mux0|out[2]~14_combout  $ (!\alu|Add0~3 )))) # (GND)
// \alu|Add0~5  = CARRY((\alu|adder_in_b[2]~19_combout  & ((\reg_file|mux0|out[2]~14_combout ) # (!\alu|Add0~3 ))) # (!\alu|adder_in_b[2]~19_combout  & (\reg_file|mux0|out[2]~14_combout  & !\alu|Add0~3 )))

	.dataa(\alu|adder_in_b[2]~19_combout ),
	.datab(\reg_file|mux0|out[2]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~3 ),
	.combout(\alu|Add0~4_combout ),
	.cout(\alu|Add0~5 ));
// synopsys translate_off
defparam \alu|Add0~4 .lut_mask = 16'h698E;
defparam \alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N6
cycloneive_lcell_comb \alu|Add0~6 (
// Equation(s):
// \alu|Add0~6_combout  = (\reg_file|mux0|out[3]~19_combout  & ((\alu|adder_in_b[3]~25_combout  & (\alu|Add0~5  & VCC)) # (!\alu|adder_in_b[3]~25_combout  & (!\alu|Add0~5 )))) # (!\reg_file|mux0|out[3]~19_combout  & ((\alu|adder_in_b[3]~25_combout  & 
// (!\alu|Add0~5 )) # (!\alu|adder_in_b[3]~25_combout  & ((\alu|Add0~5 ) # (GND)))))
// \alu|Add0~7  = CARRY((\reg_file|mux0|out[3]~19_combout  & (!\alu|adder_in_b[3]~25_combout  & !\alu|Add0~5 )) # (!\reg_file|mux0|out[3]~19_combout  & ((!\alu|Add0~5 ) # (!\alu|adder_in_b[3]~25_combout ))))

	.dataa(\reg_file|mux0|out[3]~19_combout ),
	.datab(\alu|adder_in_b[3]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~5 ),
	.combout(\alu|Add0~6_combout ),
	.cout(\alu|Add0~7 ));
// synopsys translate_off
defparam \alu|Add0~6 .lut_mask = 16'h9617;
defparam \alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N8
cycloneive_lcell_comb \alu|Add0~8 (
// Equation(s):
// \alu|Add0~8_combout  = ((\alu|adder_in_b[4]~31_combout  $ (\reg_file|mux0|out[4]~24_combout  $ (!\alu|Add0~7 )))) # (GND)
// \alu|Add0~9  = CARRY((\alu|adder_in_b[4]~31_combout  & ((\reg_file|mux0|out[4]~24_combout ) # (!\alu|Add0~7 ))) # (!\alu|adder_in_b[4]~31_combout  & (\reg_file|mux0|out[4]~24_combout  & !\alu|Add0~7 )))

	.dataa(\alu|adder_in_b[4]~31_combout ),
	.datab(\reg_file|mux0|out[4]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~7 ),
	.combout(\alu|Add0~8_combout ),
	.cout(\alu|Add0~9 ));
// synopsys translate_off
defparam \alu|Add0~8 .lut_mask = 16'h698E;
defparam \alu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N10
cycloneive_lcell_comb \alu|Add0~10 (
// Equation(s):
// \alu|Add0~10_combout  = (\reg_file|mux0|out[5]~29_combout  & ((\alu|adder_in_b[5]~37_combout  & (\alu|Add0~9  & VCC)) # (!\alu|adder_in_b[5]~37_combout  & (!\alu|Add0~9 )))) # (!\reg_file|mux0|out[5]~29_combout  & ((\alu|adder_in_b[5]~37_combout  & 
// (!\alu|Add0~9 )) # (!\alu|adder_in_b[5]~37_combout  & ((\alu|Add0~9 ) # (GND)))))
// \alu|Add0~11  = CARRY((\reg_file|mux0|out[5]~29_combout  & (!\alu|adder_in_b[5]~37_combout  & !\alu|Add0~9 )) # (!\reg_file|mux0|out[5]~29_combout  & ((!\alu|Add0~9 ) # (!\alu|adder_in_b[5]~37_combout ))))

	.dataa(\reg_file|mux0|out[5]~29_combout ),
	.datab(\alu|adder_in_b[5]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~9 ),
	.combout(\alu|Add0~10_combout ),
	.cout(\alu|Add0~11 ));
// synopsys translate_off
defparam \alu|Add0~10 .lut_mask = 16'h9617;
defparam \alu|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N12
cycloneive_lcell_comb \alu|Add0~12 (
// Equation(s):
// \alu|Add0~12_combout  = ((\reg_file|mux0|out[6]~34_combout  $ (\alu|adder_in_b[6]~43_combout  $ (!\alu|Add0~11 )))) # (GND)
// \alu|Add0~13  = CARRY((\reg_file|mux0|out[6]~34_combout  & ((\alu|adder_in_b[6]~43_combout ) # (!\alu|Add0~11 ))) # (!\reg_file|mux0|out[6]~34_combout  & (\alu|adder_in_b[6]~43_combout  & !\alu|Add0~11 )))

	.dataa(\reg_file|mux0|out[6]~34_combout ),
	.datab(\alu|adder_in_b[6]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~11 ),
	.combout(\alu|Add0~12_combout ),
	.cout(\alu|Add0~13 ));
// synopsys translate_off
defparam \alu|Add0~12 .lut_mask = 16'h698E;
defparam \alu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N14
cycloneive_lcell_comb \alu|Add0~14 (
// Equation(s):
// \alu|Add0~14_combout  = (\reg_file|mux0|out[7]~39_combout  & ((\alu|adder_in_b[7]~49_combout  & (\alu|Add0~13  & VCC)) # (!\alu|adder_in_b[7]~49_combout  & (!\alu|Add0~13 )))) # (!\reg_file|mux0|out[7]~39_combout  & ((\alu|adder_in_b[7]~49_combout  & 
// (!\alu|Add0~13 )) # (!\alu|adder_in_b[7]~49_combout  & ((\alu|Add0~13 ) # (GND)))))
// \alu|Add0~15  = CARRY((\reg_file|mux0|out[7]~39_combout  & (!\alu|adder_in_b[7]~49_combout  & !\alu|Add0~13 )) # (!\reg_file|mux0|out[7]~39_combout  & ((!\alu|Add0~13 ) # (!\alu|adder_in_b[7]~49_combout ))))

	.dataa(\reg_file|mux0|out[7]~39_combout ),
	.datab(\alu|adder_in_b[7]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~13 ),
	.combout(\alu|Add0~14_combout ),
	.cout(\alu|Add0~15 ));
// synopsys translate_off
defparam \alu|Add0~14 .lut_mask = 16'h9617;
defparam \alu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N16
cycloneive_lcell_comb \alu|Add0~16 (
// Equation(s):
// \alu|Add0~16_combout  = ((\alu|adder_in_b[8]~55_combout  $ (\reg_file|mux0|out[8]~44_combout  $ (!\alu|Add0~15 )))) # (GND)
// \alu|Add0~17  = CARRY((\alu|adder_in_b[8]~55_combout  & ((\reg_file|mux0|out[8]~44_combout ) # (!\alu|Add0~15 ))) # (!\alu|adder_in_b[8]~55_combout  & (\reg_file|mux0|out[8]~44_combout  & !\alu|Add0~15 )))

	.dataa(\alu|adder_in_b[8]~55_combout ),
	.datab(\reg_file|mux0|out[8]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~15 ),
	.combout(\alu|Add0~16_combout ),
	.cout(\alu|Add0~17 ));
// synopsys translate_off
defparam \alu|Add0~16 .lut_mask = 16'h698E;
defparam \alu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N18
cycloneive_lcell_comb \alu|Add0~18 (
// Equation(s):
// \alu|Add0~18_combout  = (\reg_file|mux0|out[9]~49_combout  & ((\alu|adder_in_b[9]~61_combout  & (\alu|Add0~17  & VCC)) # (!\alu|adder_in_b[9]~61_combout  & (!\alu|Add0~17 )))) # (!\reg_file|mux0|out[9]~49_combout  & ((\alu|adder_in_b[9]~61_combout  & 
// (!\alu|Add0~17 )) # (!\alu|adder_in_b[9]~61_combout  & ((\alu|Add0~17 ) # (GND)))))
// \alu|Add0~19  = CARRY((\reg_file|mux0|out[9]~49_combout  & (!\alu|adder_in_b[9]~61_combout  & !\alu|Add0~17 )) # (!\reg_file|mux0|out[9]~49_combout  & ((!\alu|Add0~17 ) # (!\alu|adder_in_b[9]~61_combout ))))

	.dataa(\reg_file|mux0|out[9]~49_combout ),
	.datab(\alu|adder_in_b[9]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~17 ),
	.combout(\alu|Add0~18_combout ),
	.cout(\alu|Add0~19 ));
// synopsys translate_off
defparam \alu|Add0~18 .lut_mask = 16'h9617;
defparam \alu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N20
cycloneive_lcell_comb \alu|Add0~20 (
// Equation(s):
// \alu|Add0~20_combout  = ((\reg_file|mux0|out[10]~54_combout  $ (\alu|adder_in_b[10]~67_combout  $ (!\alu|Add0~19 )))) # (GND)
// \alu|Add0~21  = CARRY((\reg_file|mux0|out[10]~54_combout  & ((\alu|adder_in_b[10]~67_combout ) # (!\alu|Add0~19 ))) # (!\reg_file|mux0|out[10]~54_combout  & (\alu|adder_in_b[10]~67_combout  & !\alu|Add0~19 )))

	.dataa(\reg_file|mux0|out[10]~54_combout ),
	.datab(\alu|adder_in_b[10]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~19 ),
	.combout(\alu|Add0~20_combout ),
	.cout(\alu|Add0~21 ));
// synopsys translate_off
defparam \alu|Add0~20 .lut_mask = 16'h698E;
defparam \alu|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N22
cycloneive_lcell_comb \alu|Add0~22 (
// Equation(s):
// \alu|Add0~22_combout  = (\alu|adder_in_b[11]~73_combout  & ((\reg_file|mux0|out[11]~59_combout  & (\alu|Add0~21  & VCC)) # (!\reg_file|mux0|out[11]~59_combout  & (!\alu|Add0~21 )))) # (!\alu|adder_in_b[11]~73_combout  & ((\reg_file|mux0|out[11]~59_combout 
//  & (!\alu|Add0~21 )) # (!\reg_file|mux0|out[11]~59_combout  & ((\alu|Add0~21 ) # (GND)))))
// \alu|Add0~23  = CARRY((\alu|adder_in_b[11]~73_combout  & (!\reg_file|mux0|out[11]~59_combout  & !\alu|Add0~21 )) # (!\alu|adder_in_b[11]~73_combout  & ((!\alu|Add0~21 ) # (!\reg_file|mux0|out[11]~59_combout ))))

	.dataa(\alu|adder_in_b[11]~73_combout ),
	.datab(\reg_file|mux0|out[11]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~21 ),
	.combout(\alu|Add0~22_combout ),
	.cout(\alu|Add0~23 ));
// synopsys translate_off
defparam \alu|Add0~22 .lut_mask = 16'h9617;
defparam \alu|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N20
cycloneive_lcell_comb \tsb|Bus[11]~75 (
// Equation(s):
// \tsb|Bus[11]~75_combout  = (\tsb|Bus[11]~74_combout ) # ((\tsb|Bus[11]~73_combout ) # ((\tsb|Bus[0]~44_combout  & \alu|Add0~22_combout )))

	.dataa(\tsb|Bus[0]~44_combout ),
	.datab(\tsb|Bus[11]~74_combout ),
	.datac(\tsb|Bus[11]~73_combout ),
	.datad(\alu|Add0~22_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[11]~75_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[11]~75 .lut_mask = 16'hFEFC;
defparam \tsb|Bus[11]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N14
cycloneive_lcell_comb \tsb|Bus[11]~76 (
// Equation(s):
// \tsb|Bus[11]~76_combout  = (\tsb|Bus[0]~17_combout  & (((\tsb|Bus[0]~16_combout )))) # (!\tsb|Bus[0]~17_combout  & ((\tsb|Bus[0]~16_combout  & (\pc|pc_reg|Q [11])) # (!\tsb|Bus[0]~16_combout  & ((\tsb|Bus[11]~75_combout )))))

	.dataa(\pc|pc_reg|Q [11]),
	.datab(\tsb|Bus[0]~17_combout ),
	.datac(\tsb|Bus[0]~16_combout ),
	.datad(\tsb|Bus[11]~75_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[11]~76_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[11]~76 .lut_mask = 16'hE3E0;
defparam \tsb|Bus[11]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N26
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w[3] (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3] = (!\memory|MAR_reg|Q [15] & (!\memory|MAR_reg|Q [13] & (\FSM|memWE~q  & !\memory|MAR_reg|Q [14])))

	.dataa(\memory|MAR_reg|Q [15]),
	.datab(\memory|MAR_reg|Q [13]),
	.datac(\FSM|memWE~q ),
	.datad(\memory|MAR_reg|Q [14]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w[3] .lut_mask = 16'h0010;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N10
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3] (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3] = (!\address_in_direct[15]~input_o  & (!\address_in_direct[13]~input_o  & (!\address_in_direct[14]~input_o  & \FSM|memWE~q )))

	.dataa(\address_in_direct[15]~input_o ),
	.datab(\address_in_direct[13]~input_o ),
	.datac(\address_in_direct[14]~input_o ),
	.datad(\FSM|memWE~q ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3] .lut_mask = 16'h0100;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N2
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w[3] (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3] = (!\memory|MAR_reg|Q [15] & (!\memory|MAR_reg|Q [13] & !\memory|MAR_reg|Q [14]))

	.dataa(\memory|MAR_reg|Q [15]),
	.datab(gnd),
	.datac(\memory|MAR_reg|Q [13]),
	.datad(\memory|MAR_reg|Q [14]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w[3] .lut_mask = 16'h0005;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N4
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout  = (!\address_in_direct[15]~input_o  & (!\address_in_direct[14]~input_o  & !\address_in_direct[13]~input_o ))

	.dataa(\address_in_direct[15]~input_o ),
	.datab(gnd),
	.datac(\address_in_direct[14]~input_o ),
	.datad(\address_in_direct[13]~input_o ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0 .lut_mask = 16'h0005;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N25
dffeas \pc|pc_reg|Q[12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|PC_inc [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|Q[12] .is_wysiwyg = "true";
defparam \pc|pc_reg|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N24
cycloneive_lcell_comb \eab|eabOut[12]~24 (
// Equation(s):
// \eab|eabOut[12]~24_combout  = ((\pc|pc_reg|Q [12] $ (\ir|register|Q [8] $ (!\eab|eabOut[11]~23 )))) # (GND)
// \eab|eabOut[12]~25  = CARRY((\pc|pc_reg|Q [12] & ((\ir|register|Q [8]) # (!\eab|eabOut[11]~23 ))) # (!\pc|pc_reg|Q [12] & (\ir|register|Q [8] & !\eab|eabOut[11]~23 )))

	.dataa(\pc|pc_reg|Q [12]),
	.datab(\ir|register|Q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[11]~23 ),
	.combout(\eab|eabOut[12]~24_combout ),
	.cout(\eab|eabOut[12]~25 ));
// synopsys translate_off
defparam \eab|eabOut[12]~24 .lut_mask = 16'h698E;
defparam \eab|eabOut[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y35_N9
dffeas \reg_file|r2|Q[12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[12]~116_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|Q[12] .is_wysiwyg = "true";
defparam \reg_file|r2|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N31
dffeas \reg_file|r6|Q[12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\tsb|Bus[12]~116_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|Q[12] .is_wysiwyg = "true";
defparam \reg_file|r6|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N29
dffeas \reg_file|r4|Q[12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[12]~116_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|Q[12] .is_wysiwyg = "true";
defparam \reg_file|r4|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N19
dffeas \reg_file|r0|Q[12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[12]~116_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|Q[12] .is_wysiwyg = "true";
defparam \reg_file|r0|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N12
cycloneive_lcell_comb \reg_file|mux0|out[12]~62 (
// Equation(s):
// \reg_file|mux0|out[12]~62_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & (\reg_file|r4|Q [12])) # (!\FSM|SR1 [2] & ((\reg_file|r0|Q [12])))))

	.dataa(\reg_file|r4|Q [12]),
	.datab(\reg_file|r0|Q [12]),
	.datac(\FSM|SR1 [1]),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[12]~62_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[12]~62 .lut_mask = 16'hFA0C;
defparam \reg_file|mux0|out[12]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N30
cycloneive_lcell_comb \reg_file|mux0|out[12]~63 (
// Equation(s):
// \reg_file|mux0|out[12]~63_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[12]~62_combout  & ((\reg_file|r6|Q [12]))) # (!\reg_file|mux0|out[12]~62_combout  & (\reg_file|r2|Q [12])))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[12]~62_combout ))))

	.dataa(\reg_file|r2|Q [12]),
	.datab(\reg_file|r6|Q [12]),
	.datac(\FSM|SR1 [1]),
	.datad(\reg_file|mux0|out[12]~62_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[12]~63_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[12]~63 .lut_mask = 16'hCFA0;
defparam \reg_file|mux0|out[12]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N24
cycloneive_lcell_comb \reg_file|r7|Q[12]~feeder (
// Equation(s):
// \reg_file|r7|Q[12]~feeder_combout  = \tsb|Bus[12]~116_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus[12]~116_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r7|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r7|Q[12]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r7|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N25
dffeas \reg_file|r7|Q[12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r7|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|Q[12] .is_wysiwyg = "true";
defparam \reg_file|r7|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N25
dffeas \reg_file|r5|Q[12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[12]~116_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|Q[12] .is_wysiwyg = "true";
defparam \reg_file|r5|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N7
dffeas \reg_file|r1|Q[12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[12]~116_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|Q[12] .is_wysiwyg = "true";
defparam \reg_file|r1|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N26
cycloneive_lcell_comb \reg_file|r3|Q[12]~feeder (
// Equation(s):
// \reg_file|r3|Q[12]~feeder_combout  = \tsb|Bus[12]~116_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus[12]~116_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r3|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r3|Q[12]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r3|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N27
dffeas \reg_file|r3|Q[12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r3|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|Q[12] .is_wysiwyg = "true";
defparam \reg_file|r3|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N6
cycloneive_lcell_comb \reg_file|mux0|out[12]~60 (
// Equation(s):
// \reg_file|mux0|out[12]~60_combout  = (\FSM|SR1 [1] & (((\reg_file|r3|Q [12]) # (\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & (\reg_file|r1|Q [12] & ((!\FSM|SR1 [2]))))

	.dataa(\reg_file|r1|Q [12]),
	.datab(\reg_file|r3|Q [12]),
	.datac(\FSM|SR1 [1]),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[12]~60_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[12]~60 .lut_mask = 16'hF0CA;
defparam \reg_file|mux0|out[12]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N24
cycloneive_lcell_comb \reg_file|mux0|out[12]~61 (
// Equation(s):
// \reg_file|mux0|out[12]~61_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[12]~60_combout  & (\reg_file|r7|Q [12])) # (!\reg_file|mux0|out[12]~60_combout  & ((\reg_file|r5|Q [12]))))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[12]~60_combout ))))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|r7|Q [12]),
	.datac(\reg_file|r5|Q [12]),
	.datad(\reg_file|mux0|out[12]~60_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[12]~61_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[12]~61 .lut_mask = 16'hDDA0;
defparam \reg_file|mux0|out[12]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N20
cycloneive_lcell_comb \reg_file|mux0|out[12]~64 (
// Equation(s):
// \reg_file|mux0|out[12]~64_combout  = (\FSM|SR1 [0] & ((\reg_file|mux0|out[12]~61_combout ))) # (!\FSM|SR1 [0] & (\reg_file|mux0|out[12]~63_combout ))

	.dataa(\FSM|SR1 [0]),
	.datab(gnd),
	.datac(\reg_file|mux0|out[12]~63_combout ),
	.datad(\reg_file|mux0|out[12]~61_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[12]~64_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[12]~64 .lut_mask = 16'hFA50;
defparam \reg_file|mux0|out[12]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y0_N15
cycloneive_io_ibuf \data_in_direct[12]~input (
	.i(data_in_direct[12]),
	.ibar(gnd),
	.o(\data_in_direct[12]~input_o ));
// synopsys translate_off
defparam \data_in_direct[12]~input .bus_hold = "false";
defparam \data_in_direct[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N22
cycloneive_io_ibuf \address_in_direct[0]~input (
	.i(address_in_direct[0]),
	.ibar(gnd),
	.o(\address_in_direct[0]~input_o ));
// synopsys translate_off
defparam \address_in_direct[0]~input .bus_hold = "false";
defparam \address_in_direct[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N22
cycloneive_io_ibuf \address_in_direct[1]~input (
	.i(address_in_direct[1]),
	.ibar(gnd),
	.o(\address_in_direct[1]~input_o ));
// synopsys translate_off
defparam \address_in_direct[1]~input .bus_hold = "false";
defparam \address_in_direct[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N8
cycloneive_io_ibuf \address_in_direct[2]~input (
	.i(address_in_direct[2]),
	.ibar(gnd),
	.o(\address_in_direct[2]~input_o ));
// synopsys translate_off
defparam \address_in_direct[2]~input .bus_hold = "false";
defparam \address_in_direct[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N15
cycloneive_io_ibuf \address_in_direct[3]~input (
	.i(address_in_direct[3]),
	.ibar(gnd),
	.o(\address_in_direct[3]~input_o ));
// synopsys translate_off
defparam \address_in_direct[3]~input .bus_hold = "false";
defparam \address_in_direct[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N8
cycloneive_io_ibuf \address_in_direct[4]~input (
	.i(address_in_direct[4]),
	.ibar(gnd),
	.o(\address_in_direct[4]~input_o ));
// synopsys translate_off
defparam \address_in_direct[4]~input .bus_hold = "false";
defparam \address_in_direct[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N22
cycloneive_io_ibuf \address_in_direct[5]~input (
	.i(address_in_direct[5]),
	.ibar(gnd),
	.o(\address_in_direct[5]~input_o ));
// synopsys translate_off
defparam \address_in_direct[5]~input .bus_hold = "false";
defparam \address_in_direct[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N1
cycloneive_io_ibuf \address_in_direct[6]~input (
	.i(address_in_direct[6]),
	.ibar(gnd),
	.o(\address_in_direct[6]~input_o ));
// synopsys translate_off
defparam \address_in_direct[6]~input .bus_hold = "false";
defparam \address_in_direct[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cycloneive_io_ibuf \address_in_direct[7]~input (
	.i(address_in_direct[7]),
	.ibar(gnd),
	.o(\address_in_direct[7]~input_o ));
// synopsys translate_off
defparam \address_in_direct[7]~input .bus_hold = "false";
defparam \address_in_direct[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N1
cycloneive_io_ibuf \address_in_direct[8]~input (
	.i(address_in_direct[8]),
	.ibar(gnd),
	.o(\address_in_direct[8]~input_o ));
// synopsys translate_off
defparam \address_in_direct[8]~input .bus_hold = "false";
defparam \address_in_direct[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N8
cycloneive_io_ibuf \address_in_direct[9]~input (
	.i(address_in_direct[9]),
	.ibar(gnd),
	.o(\address_in_direct[9]~input_o ));
// synopsys translate_off
defparam \address_in_direct[9]~input .bus_hold = "false";
defparam \address_in_direct[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N1
cycloneive_io_ibuf \address_in_direct[10]~input (
	.i(address_in_direct[10]),
	.ibar(gnd),
	.o(\address_in_direct[10]~input_o ));
// synopsys translate_off
defparam \address_in_direct[10]~input .bus_hold = "false";
defparam \address_in_direct[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N8
cycloneive_io_ibuf \address_in_direct[11]~input (
	.i(address_in_direct[11]),
	.ibar(gnd),
	.o(\address_in_direct[11]~input_o ));
// synopsys translate_off
defparam \address_in_direct[11]~input .bus_hold = "false";
defparam \address_in_direct[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N8
cycloneive_io_ibuf \address_in_direct[12]~input (
	.i(address_in_direct[12]),
	.ibar(gnd),
	.o(\address_in_direct[12]~input_o ));
// synopsys translate_off
defparam \address_in_direct[12]~input .bus_hold = "false";
defparam \address_in_direct[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [12]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[12]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 12;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [12]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[12]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 12;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N0
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w[3] (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3] = (!\memory|MAR_reg|Q [15] & (!\memory|MAR_reg|Q [13] & (\FSM|memWE~q  & \memory|MAR_reg|Q [14])))

	.dataa(\memory|MAR_reg|Q [15]),
	.datab(\memory|MAR_reg|Q [13]),
	.datac(\FSM|memWE~q ),
	.datad(\memory|MAR_reg|Q [14]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w[3] .lut_mask = 16'h1000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N20
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode850w[3] (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3] = (!\address_in_direct[15]~input_o  & (!\address_in_direct[13]~input_o  & (\address_in_direct[14]~input_o  & \FSM|memWE~q )))

	.dataa(\address_in_direct[15]~input_o ),
	.datab(\address_in_direct[13]~input_o ),
	.datac(\address_in_direct[14]~input_o ),
	.datad(\FSM|memWE~q ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode850w[3] .lut_mask = 16'h1000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode850w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout  = (!\memory|MAR_reg|Q [15] & (\memory|MAR_reg|Q [14] & !\memory|MAR_reg|Q [13]))

	.dataa(\memory|MAR_reg|Q [15]),
	.datab(gnd),
	.datac(\memory|MAR_reg|Q [14]),
	.datad(\memory|MAR_reg|Q [13]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0 .lut_mask = 16'h0050;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N12
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode940w[3]~0 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode940w[3]~0_combout  = (!\address_in_direct[15]~input_o  & (\address_in_direct[14]~input_o  & !\address_in_direct[13]~input_o ))

	.dataa(\address_in_direct[15]~input_o ),
	.datab(gnd),
	.datac(\address_in_direct[14]~input_o ),
	.datad(\address_in_direct[13]~input_o ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode940w[3]~0 .lut_mask = 16'h0050;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode940w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [12]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[12]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [12]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[12]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000034;
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N16
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout )))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62 .lut_mask = 16'hD9C8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N2
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~63 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~63_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~63 .lut_mask = 16'hCFA0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [12]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[12]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_bit_number = 12;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [12]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[12]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_bit_number = 12;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N6
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w[3] (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3] = (\memory|MAR_reg|Q [15] & (!\memory|MAR_reg|Q [13] & (\FSM|memWE~q  & !\memory|MAR_reg|Q [14])))

	.dataa(\memory|MAR_reg|Q [15]),
	.datab(\memory|MAR_reg|Q [13]),
	.datac(\FSM|memWE~q ),
	.datad(\memory|MAR_reg|Q [14]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w[3] .lut_mask = 16'h0020;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N16
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3] (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3] = (\address_in_direct[15]~input_o  & (!\address_in_direct[13]~input_o  & (!\address_in_direct[14]~input_o  & \FSM|memWE~q )))

	.dataa(\address_in_direct[15]~input_o ),
	.datab(\address_in_direct[13]~input_o ),
	.datac(\address_in_direct[14]~input_o ),
	.datad(\FSM|memWE~q ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3] .lut_mask = 16'h0200;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N4
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout  = (\memory|MAR_reg|Q [15] & (!\memory|MAR_reg|Q [14] & !\memory|MAR_reg|Q [13]))

	.dataa(\memory|MAR_reg|Q [15]),
	.datab(\memory|MAR_reg|Q [14]),
	.datac(gnd),
	.datad(\memory|MAR_reg|Q [13]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0 .lut_mask = 16'h0022;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N30
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3]~0 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3]~0_combout  = (\address_in_direct[15]~input_o  & (!\address_in_direct[14]~input_o  & !\address_in_direct[13]~input_o ))

	.dataa(\address_in_direct[15]~input_o ),
	.datab(gnd),
	.datac(\address_in_direct[14]~input_o ),
	.datad(\address_in_direct[13]~input_o ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3]~0 .lut_mask = 16'h000A;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [12]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[12]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 12;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N20
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w[3]~0 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w[3]~0_combout  = (\memory|MAR_reg|Q [15] & (\memory|MAR_reg|Q [13] & (\FSM|memWE~q  & !\memory|MAR_reg|Q [14])))

	.dataa(\memory|MAR_reg|Q [15]),
	.datab(\memory|MAR_reg|Q [13]),
	.datac(\FSM|memWE~q ),
	.datad(\memory|MAR_reg|Q [14]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w[3]~0 .lut_mask = 16'h0080;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N24
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode880w[3] (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3] = (\address_in_direct[15]~input_o  & (\address_in_direct[13]~input_o  & (!\address_in_direct[14]~input_o  & \FSM|memWE~q )))

	.dataa(\address_in_direct[15]~input_o ),
	.datab(\address_in_direct[13]~input_o ),
	.datac(\address_in_direct[14]~input_o ),
	.datad(\FSM|memWE~q ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode880w[3] .lut_mask = 16'h0800;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode880w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N8
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout  = (\memory|MAR_reg|Q [15] & (!\memory|MAR_reg|Q [14] & \memory|MAR_reg|Q [13]))

	.dataa(\memory|MAR_reg|Q [15]),
	.datab(\memory|MAR_reg|Q [14]),
	.datac(gnd),
	.datad(\memory|MAR_reg|Q [13]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0 .lut_mask = 16'h2200;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N22
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode973w[3]~0 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode973w[3]~0_combout  = (\address_in_direct[15]~input_o  & (!\address_in_direct[14]~input_o  & \address_in_direct[13]~input_o ))

	.dataa(\address_in_direct[15]~input_o ),
	.datab(gnd),
	.datac(\address_in_direct[14]~input_o ),
	.datad(\address_in_direct[13]~input_o ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode973w[3]~0 .lut_mask = 16'h0A00;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode973w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [12]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[12]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_bit_number = 12;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N28
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout )))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60 .lut_mask = 16'hBA98;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N18
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~61 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~61_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~61 .lut_mask = 16'hF388;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N6
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~64 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~64_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~61_combout ))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~63_combout ))

	.dataa(gnd),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~63_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~61_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~64_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~64 .lut_mask = 16'hFC30;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N28
cycloneive_lcell_comb \memory|MDRIn[12]~12 (
// Equation(s):
// \memory|MDRIn[12]~12_combout  = (\FSM|selMDR [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~64_combout )))) # (!\FSM|selMDR [0] & (((\tsb|Bus[12]~85_combout )) # (!\tsb|Bus[15]~23_combout )))

	.dataa(\tsb|Bus[15]~23_combout ),
	.datab(\FSM|selMDR [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~64_combout ),
	.datad(\tsb|Bus[12]~85_combout ),
	.cin(gnd),
	.combout(\memory|MDRIn[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDRIn[12]~12 .lut_mask = 16'hF3D1;
defparam \memory|MDRIn[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
cycloneive_lcell_comb \FSM|Selector6~0 (
// Equation(s):
// \FSM|Selector6~0_combout  = (\FSM|current_state [4] & (((\FSM|ldMDR~q )))) # (!\FSM|current_state [4] & (\FSM|current_state [1] & ((\FSM|ldMDR~q ) # (!\FSM|current_state [5]))))

	.dataa(\FSM|current_state [5]),
	.datab(\FSM|ldMDR~q ),
	.datac(\FSM|current_state [1]),
	.datad(\FSM|current_state [4]),
	.cin(gnd),
	.combout(\FSM|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector6~0 .lut_mask = 16'hCCD0;
defparam \FSM|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N2
cycloneive_lcell_comb \FSM|Selector6~1 (
// Equation(s):
// \FSM|Selector6~1_combout  = (\FSM|ldMDR~q  & ((\FSM|current_state [5] $ (\FSM|current_state [4])) # (!\FSM|current_state [1])))

	.dataa(\FSM|current_state [5]),
	.datab(\FSM|ldMDR~q ),
	.datac(\FSM|current_state [1]),
	.datad(\FSM|current_state [4]),
	.cin(gnd),
	.combout(\FSM|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector6~1 .lut_mask = 16'h4C8C;
defparam \FSM|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N8
cycloneive_lcell_comb \FSM|Selector6~2 (
// Equation(s):
// \FSM|Selector6~2_combout  = ((\FSM|current_state [0] & ((\FSM|Selector6~1_combout ))) # (!\FSM|current_state [0] & (\FSM|Selector6~0_combout ))) # (!\FSM|current_state [2])

	.dataa(\FSM|current_state [2]),
	.datab(\FSM|Selector6~0_combout ),
	.datac(\FSM|current_state [0]),
	.datad(\FSM|Selector6~1_combout ),
	.cin(gnd),
	.combout(\FSM|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector6~2 .lut_mask = 16'hFD5D;
defparam \FSM|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N9
dffeas \FSM|ldMDR (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|Selector6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|Selector14~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|ldMDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|ldMDR .is_wysiwyg = "true";
defparam \FSM|ldMDR .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y27_N29
dffeas \memory|MDR_reg|Q[12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDRIn[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|Q[12] .is_wysiwyg = "true";
defparam \memory|MDR_reg|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N18
cycloneive_lcell_comb \alu|adder_in_b[12]~76 (
// Equation(s):
// \alu|adder_in_b[12]~76_combout  = (\FSM|SR2 [1] & (((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & ((\FSM|SR2 [2] & (\reg_file|r4|Q [12])) # (!\FSM|SR2 [2] & ((\reg_file|r0|Q [12])))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r4|Q [12]),
	.datac(\reg_file|r0|Q [12]),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[12]~76_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[12]~76 .lut_mask = 16'hEE50;
defparam \alu|adder_in_b[12]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
cycloneive_lcell_comb \alu|adder_in_b[12]~77 (
// Equation(s):
// \alu|adder_in_b[12]~77_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[12]~76_combout  & (\reg_file|r6|Q [12])) # (!\alu|adder_in_b[12]~76_combout  & ((\reg_file|r2|Q [12]))))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[12]~76_combout ))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r6|Q [12]),
	.datac(\reg_file|r2|Q [12]),
	.datad(\alu|adder_in_b[12]~76_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[12]~77_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[12]~77 .lut_mask = 16'hDDA0;
defparam \alu|adder_in_b[12]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N6
cycloneive_lcell_comb \alu|adder_in_b[12]~74 (
// Equation(s):
// \alu|adder_in_b[12]~74_combout  = (\FSM|SR2 [2] & (((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & ((\FSM|SR2 [1] & (\reg_file|r3|Q [12])) # (!\FSM|SR2 [1] & ((\reg_file|r1|Q [12])))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r3|Q [12]),
	.datac(\reg_file|r1|Q [12]),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[12]~74_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[12]~74 .lut_mask = 16'hEE50;
defparam \alu|adder_in_b[12]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N4
cycloneive_lcell_comb \alu|adder_in_b[12]~75 (
// Equation(s):
// \alu|adder_in_b[12]~75_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[12]~74_combout  & (\reg_file|r7|Q [12])) # (!\alu|adder_in_b[12]~74_combout  & ((\reg_file|r5|Q [12]))))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[12]~74_combout ))))

	.dataa(\reg_file|r7|Q [12]),
	.datab(\FSM|SR2 [2]),
	.datac(\reg_file|r5|Q [12]),
	.datad(\alu|adder_in_b[12]~74_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[12]~75_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[12]~75 .lut_mask = 16'hBBC0;
defparam \alu|adder_in_b[12]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
cycloneive_lcell_comb \alu|adder_in_b[12]~78 (
// Equation(s):
// \alu|adder_in_b[12]~78_combout  = (!\ir|register|Q [5] & ((\FSM|SR2 [0] & ((\alu|adder_in_b[12]~75_combout ))) # (!\FSM|SR2 [0] & (\alu|adder_in_b[12]~77_combout ))))

	.dataa(\ir|register|Q [5]),
	.datab(\FSM|SR2 [0]),
	.datac(\alu|adder_in_b[12]~77_combout ),
	.datad(\alu|adder_in_b[12]~75_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[12]~78_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[12]~78 .lut_mask = 16'h5410;
defparam \alu|adder_in_b[12]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
cycloneive_lcell_comb \alu|adder_in_b[12]~79 (
// Equation(s):
// \alu|adder_in_b[12]~79_combout  = (\alu|adder_in_b[12]~78_combout ) # ((\ir|register|Q [5] & \ir|register|Q [4]))

	.dataa(\ir|register|Q [5]),
	.datab(gnd),
	.datac(\ir|register|Q [4]),
	.datad(\alu|adder_in_b[12]~78_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[12]~79_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[12]~79 .lut_mask = 16'hFFA0;
defparam \alu|adder_in_b[12]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N8
cycloneive_lcell_comb \tsb|Bus[12]~79 (
// Equation(s):
// \tsb|Bus[12]~79_combout  = (\tsb|Bus[0]~17_combout  & (\memory|MDR_reg|Q [12])) # (!\tsb|Bus[0]~17_combout  & (((\alu|adder_in_b[12]~79_combout ) # (!\FSM|aluControl [1]))))

	.dataa(\tsb|Bus[0]~17_combout ),
	.datab(\memory|MDR_reg|Q [12]),
	.datac(\FSM|aluControl [1]),
	.datad(\alu|adder_in_b[12]~79_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[12]~79_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[12]~79 .lut_mask = 16'hDD8D;
defparam \tsb|Bus[12]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N10
cycloneive_lcell_comb \tsb|Bus[12]~78 (
// Equation(s):
// \tsb|Bus[12]~78_combout  = (\tsb|Bus[0]~42_combout  & ((\FSM|SR1 [0] & ((!\reg_file|mux0|out[12]~61_combout ))) # (!\FSM|SR1 [0] & (!\reg_file|mux0|out[12]~63_combout ))))

	.dataa(\reg_file|mux0|out[12]~63_combout ),
	.datab(\reg_file|mux0|out[12]~61_combout ),
	.datac(\FSM|SR1 [0]),
	.datad(\tsb|Bus[0]~42_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[12]~78_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[12]~78 .lut_mask = 16'h3500;
defparam \tsb|Bus[12]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N18
cycloneive_lcell_comb \tsb|Bus[12]~80 (
// Equation(s):
// \tsb|Bus[12]~80_combout  = (\tsb|Bus[12]~78_combout ) # ((!\FSM|aluControl [0] & (\reg_file|mux0|out[12]~64_combout  & \tsb|Bus[12]~79_combout )))

	.dataa(\FSM|aluControl [0]),
	.datab(\reg_file|mux0|out[12]~64_combout ),
	.datac(\tsb|Bus[12]~79_combout ),
	.datad(\tsb|Bus[12]~78_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[12]~80_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[12]~80 .lut_mask = 16'hFF40;
defparam \tsb|Bus[12]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N28
cycloneive_lcell_comb \tsb|Bus[12]~81 (
// Equation(s):
// \tsb|Bus[12]~81_combout  = (\FSM|aluControl [0]) # ((\FSM|aluControl [1] & !\alu|adder_in_b[12]~79_combout ))

	.dataa(\FSM|aluControl [1]),
	.datab(\FSM|aluControl [0]),
	.datac(gnd),
	.datad(\alu|adder_in_b[12]~79_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[12]~81_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[12]~81 .lut_mask = 16'hCCEE;
defparam \tsb|Bus[12]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N12
cycloneive_lcell_comb \tsb|Bus[12]~82 (
// Equation(s):
// \tsb|Bus[12]~82_combout  = (\tsb|Bus[0]~44_combout ) # ((\tsb|Bus[12]~78_combout ) # ((\reg_file|mux0|out[12]~64_combout  & !\tsb|Bus[12]~81_combout )))

	.dataa(\tsb|Bus[0]~44_combout ),
	.datab(\tsb|Bus[12]~78_combout ),
	.datac(\reg_file|mux0|out[12]~64_combout ),
	.datad(\tsb|Bus[12]~81_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[12]~82_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[12]~82 .lut_mask = 16'hEEFE;
defparam \tsb|Bus[12]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N22
cycloneive_lcell_comb \tsb|Bus[12]~83 (
// Equation(s):
// \tsb|Bus[12]~83_combout  = (\tsb|Bus[0]~17_combout  & ((\memory|MDR_reg|Q [12]) # ((\tsb|Bus[0]~16_combout )))) # (!\tsb|Bus[0]~17_combout  & (((!\tsb|Bus[0]~16_combout  & \tsb|Bus[12]~82_combout ))))

	.dataa(\tsb|Bus[0]~17_combout ),
	.datab(\memory|MDR_reg|Q [12]),
	.datac(\tsb|Bus[0]~16_combout ),
	.datad(\tsb|Bus[12]~82_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[12]~83_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[12]~83 .lut_mask = 16'hADA8;
defparam \tsb|Bus[12]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N24
cycloneive_lcell_comb \alu|Add0~24 (
// Equation(s):
// \alu|Add0~24_combout  = ((\reg_file|mux0|out[12]~64_combout  $ (\alu|adder_in_b[12]~79_combout  $ (!\alu|Add0~23 )))) # (GND)
// \alu|Add0~25  = CARRY((\reg_file|mux0|out[12]~64_combout  & ((\alu|adder_in_b[12]~79_combout ) # (!\alu|Add0~23 ))) # (!\reg_file|mux0|out[12]~64_combout  & (\alu|adder_in_b[12]~79_combout  & !\alu|Add0~23 )))

	.dataa(\reg_file|mux0|out[12]~64_combout ),
	.datab(\alu|adder_in_b[12]~79_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~23 ),
	.combout(\alu|Add0~24_combout ),
	.cout(\alu|Add0~25 ));
// synopsys translate_off
defparam \alu|Add0~24 .lut_mask = 16'h698E;
defparam \alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N0
cycloneive_lcell_comb \tsb|Bus[12]~84 (
// Equation(s):
// \tsb|Bus[12]~84_combout  = (\tsb|Bus[12]~83_combout  & ((\tsb|Bus[0]~17_combout ) # ((\tsb|Bus[12]~80_combout ) # (\alu|Add0~24_combout ))))

	.dataa(\tsb|Bus[0]~17_combout ),
	.datab(\tsb|Bus[12]~80_combout ),
	.datac(\tsb|Bus[12]~83_combout ),
	.datad(\alu|Add0~24_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[12]~84_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[12]~84 .lut_mask = 16'hF0E0;
defparam \tsb|Bus[12]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N26
cycloneive_lcell_comb \tsb|Bus[12]~85 (
// Equation(s):
// \tsb|Bus[12]~85_combout  = (\tsb|Bus[0]~16_combout  & ((\tsb|Bus[12]~84_combout  & (\eab|eabOut[12]~24_combout )) # (!\tsb|Bus[12]~84_combout  & ((\pc|pc_reg|Q [12]))))) # (!\tsb|Bus[0]~16_combout  & (((\tsb|Bus[12]~84_combout ))))

	.dataa(\eab|eabOut[12]~24_combout ),
	.datab(\pc|pc_reg|Q [12]),
	.datac(\tsb|Bus[0]~16_combout ),
	.datad(\tsb|Bus[12]~84_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[12]~85_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[12]~85 .lut_mask = 16'hAFC0;
defparam \tsb|Bus[12]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N30
cycloneive_lcell_comb \tsb|Bus[12]~116 (
// Equation(s):
// \tsb|Bus[12]~116_combout  = (\tsb|Bus[12]~85_combout ) # (!\tsb|Bus[15]~23_combout )

	.dataa(gnd),
	.datab(\tsb|Bus[15]~23_combout ),
	.datac(\tsb|Bus[12]~85_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tsb|Bus[12]~116_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[12]~116 .lut_mask = 16'hF3F3;
defparam \tsb|Bus[12]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N5
dffeas \memory|MAR_reg|Q[12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[12]~116_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|Q[12] .is_wysiwyg = "true";
defparam \memory|MAR_reg|Q[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N22
cycloneive_io_ibuf \data_in_direct[11]~input (
	.i(data_in_direct[11]),
	.ibar(gnd),
	.o(\data_in_direct[11]~input_o ));
// synopsys translate_off
defparam \data_in_direct[11]~input .bus_hold = "false";
defparam \data_in_direct[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [11]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[11]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020;
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [11]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[11]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N8
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~57 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~57_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~57 .lut_mask = 16'hDC98;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [11]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[11]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 11;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y14_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [11]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[11]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N22
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~58 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~58_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~57_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~57_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~57_combout ))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~57_combout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~58 .lut_mask = 16'hEC64;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [11]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[11]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_bit_number = 11;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [11]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[11]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_bit_number = 11;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [11]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[11]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 11;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [11]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[11]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_bit_number = 11;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N26
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~55 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~55_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout  & (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~55 .lut_mask = 16'hCEC2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N18
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~56 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~56_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~55_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~55_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~55_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~55_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~56 .lut_mask = 16'hF388;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N4
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~59 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~59_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~56_combout ))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~58_combout ))

	.dataa(gnd),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~58_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~56_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~59 .lut_mask = 16'hFC30;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N26
cycloneive_lcell_comb \memory|MDRIn[11]~11 (
// Equation(s):
// \memory|MDRIn[11]~11_combout  = (\FSM|selMDR [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~59_combout )))) # (!\FSM|selMDR [0] & (((\tsb|Bus[11]~77_combout )) # (!\tsb|Bus[15]~23_combout )))

	.dataa(\tsb|Bus[15]~23_combout ),
	.datab(\FSM|selMDR [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~59_combout ),
	.datad(\tsb|Bus[11]~77_combout ),
	.cin(gnd),
	.combout(\memory|MDRIn[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDRIn[11]~11 .lut_mask = 16'hF3D1;
defparam \memory|MDRIn[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N27
dffeas \memory|MDR_reg|Q[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDRIn[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|Q[11] .is_wysiwyg = "true";
defparam \memory|MDR_reg|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N10
cycloneive_lcell_comb \tsb|Bus[11]~77 (
// Equation(s):
// \tsb|Bus[11]~77_combout  = (\tsb|Bus[0]~17_combout  & ((\tsb|Bus[11]~76_combout  & (\eab|eabOut[11]~22_combout )) # (!\tsb|Bus[11]~76_combout  & ((\memory|MDR_reg|Q [11]))))) # (!\tsb|Bus[0]~17_combout  & (((\tsb|Bus[11]~76_combout ))))

	.dataa(\tsb|Bus[0]~17_combout ),
	.datab(\eab|eabOut[11]~22_combout ),
	.datac(\tsb|Bus[11]~76_combout ),
	.datad(\memory|MDR_reg|Q [11]),
	.cin(gnd),
	.combout(\tsb|Bus[11]~77_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[11]~77 .lut_mask = 16'hDAD0;
defparam \tsb|Bus[11]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N4
cycloneive_lcell_comb \tsb|Bus[11]~115 (
// Equation(s):
// \tsb|Bus[11]~115_combout  = (\tsb|Bus[11]~77_combout ) # (!\tsb|Bus[15]~23_combout )

	.dataa(gnd),
	.datab(\tsb|Bus[15]~23_combout ),
	.datac(gnd),
	.datad(\tsb|Bus[11]~77_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[11]~115_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[11]~115 .lut_mask = 16'hFF33;
defparam \tsb|Bus[11]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N11
dffeas \memory|MAR_reg|Q[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[11]~115_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|Q[11] .is_wysiwyg = "true";
defparam \memory|MAR_reg|Q[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N22
cycloneive_io_ibuf \data_in_direct[10]~input (
	.i(data_in_direct[10]),
	.ibar(gnd),
	.o(\data_in_direct[10]~input_o ));
// synopsys translate_off
defparam \data_in_direct[10]~input .bus_hold = "false";
defparam \data_in_direct[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y12_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [10]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[10]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [10]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[10]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 10;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [10]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[10]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018;
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [10]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[10]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N24
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52 .lut_mask = 16'hDC98;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N22
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~53 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~53_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~53 .lut_mask = 16'hDDA0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [10]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[10]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_bit_number = 10;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [10]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[10]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_bit_number = 10;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [10]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[10]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_bit_number = 10;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [10]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[10]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 10;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N20
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50 .lut_mask = 16'hB9A8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N18
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~51 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~51_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~51 .lut_mask = 16'hF388;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N16
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~54 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~54_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~51_combout ))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~53_combout ))

	.dataa(gnd),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~53_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~51_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~54 .lut_mask = 16'hFC30;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N30
cycloneive_lcell_comb \memory|MDRIn[10]~10 (
// Equation(s):
// \memory|MDRIn[10]~10_combout  = (\FSM|selMDR [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~54_combout )))) # (!\FSM|selMDR [0] & (((\tsb|Bus[10]~72_combout )) # (!\tsb|Bus[15]~23_combout )))

	.dataa(\tsb|Bus[15]~23_combout ),
	.datab(\FSM|selMDR [0]),
	.datac(\tsb|Bus[10]~72_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~54_combout ),
	.cin(gnd),
	.combout(\memory|MDRIn[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDRIn[10]~10 .lut_mask = 16'hFD31;
defparam \memory|MDRIn[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N31
dffeas \memory|MDR_reg|Q[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDRIn[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|Q[10] .is_wysiwyg = "true";
defparam \memory|MDR_reg|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N30
cycloneive_lcell_comb \tsb|Bus[10]~69 (
// Equation(s):
// \tsb|Bus[10]~69_combout  = (\tsb|Bus[0]~42_combout  & ((\FSM|SR1 [0] & ((!\reg_file|mux0|out[10]~51_combout ))) # (!\FSM|SR1 [0] & (!\reg_file|mux0|out[10]~53_combout ))))

	.dataa(\reg_file|mux0|out[10]~53_combout ),
	.datab(\FSM|SR1 [0]),
	.datac(\reg_file|mux0|out[10]~51_combout ),
	.datad(\tsb|Bus[0]~42_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[10]~69_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[10]~69 .lut_mask = 16'h1D00;
defparam \tsb|Bus[10]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N12
cycloneive_lcell_comb \tsb|Bus[10]~68 (
// Equation(s):
// \tsb|Bus[10]~68_combout  = (\reg_file|mux0|out[10]~54_combout  & (!\FSM|aluControl [0] & ((\alu|adder_in_b[10]~67_combout ) # (!\FSM|aluControl [1]))))

	.dataa(\reg_file|mux0|out[10]~54_combout ),
	.datab(\FSM|aluControl [0]),
	.datac(\FSM|aluControl [1]),
	.datad(\alu|adder_in_b[10]~67_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[10]~68_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[10]~68 .lut_mask = 16'h2202;
defparam \tsb|Bus[10]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N18
cycloneive_lcell_comb \tsb|Bus[10]~70 (
// Equation(s):
// \tsb|Bus[10]~70_combout  = (\tsb|Bus[10]~69_combout ) # ((\tsb|Bus[10]~68_combout ) # ((\tsb|Bus[0]~44_combout  & \alu|Add0~20_combout )))

	.dataa(\tsb|Bus[0]~44_combout ),
	.datab(\tsb|Bus[10]~69_combout ),
	.datac(\alu|Add0~20_combout ),
	.datad(\tsb|Bus[10]~68_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[10]~70_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[10]~70 .lut_mask = 16'hFFEC;
defparam \tsb|Bus[10]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N16
cycloneive_lcell_comb \tsb|Bus[10]~71 (
// Equation(s):
// \tsb|Bus[10]~71_combout  = (\tsb|Bus[0]~17_combout  & ((\memory|MDR_reg|Q [10]) # ((\tsb|Bus[0]~16_combout )))) # (!\tsb|Bus[0]~17_combout  & (((!\tsb|Bus[0]~16_combout  & \tsb|Bus[10]~70_combout ))))

	.dataa(\memory|MDR_reg|Q [10]),
	.datab(\tsb|Bus[0]~17_combout ),
	.datac(\tsb|Bus[0]~16_combout ),
	.datad(\tsb|Bus[10]~70_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[10]~71_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[10]~71 .lut_mask = 16'hCBC8;
defparam \tsb|Bus[10]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N10
cycloneive_lcell_comb \tsb|Bus[10]~72 (
// Equation(s):
// \tsb|Bus[10]~72_combout  = (\tsb|Bus[0]~16_combout  & ((\tsb|Bus[10]~71_combout  & (\eab|eabOut[10]~20_combout )) # (!\tsb|Bus[10]~71_combout  & ((\pc|pc_reg|Q [10]))))) # (!\tsb|Bus[0]~16_combout  & (((\tsb|Bus[10]~71_combout ))))

	.dataa(\eab|eabOut[10]~20_combout ),
	.datab(\pc|pc_reg|Q [10]),
	.datac(\tsb|Bus[0]~16_combout ),
	.datad(\tsb|Bus[10]~71_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[10]~72_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[10]~72 .lut_mask = 16'hAFC0;
defparam \tsb|Bus[10]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N28
cycloneive_lcell_comb \tsb|Bus[10]~114 (
// Equation(s):
// \tsb|Bus[10]~114_combout  = (\tsb|Bus[10]~72_combout ) # (!\tsb|Bus[15]~23_combout )

	.dataa(\tsb|Bus[15]~23_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[10]~72_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[10]~114_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[10]~114 .lut_mask = 16'hFF55;
defparam \tsb|Bus[10]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N25
dffeas \memory|MAR_reg|Q[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[10]~114_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|Q[10] .is_wysiwyg = "true";
defparam \memory|MAR_reg|Q[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y29_N1
cycloneive_io_ibuf \data_in_direct[9]~input (
	.i(data_in_direct[9]),
	.ibar(gnd),
	.o(\data_in_direct[9]~input_o ));
// synopsys translate_off
defparam \data_in_direct[9]~input .bus_hold = "false";
defparam \data_in_direct[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [9]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[9]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [9]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[9]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006;
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [9]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[9]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N8
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~47 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~47_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~47 .lut_mask = 16'hF2C2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [9]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[9]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 9;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N22
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~48 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~48_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~47_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~47_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~47_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~47_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~48 .lut_mask = 16'hBCB0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [9]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[9]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_bit_number = 9;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [9]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[9]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_bit_number = 9;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [9]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[9]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_bit_number = 9;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [9]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[9]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 9;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N28
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~45 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~45_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ) # ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~45 .lut_mask = 16'hCBC8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N10
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~46 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~46_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~45_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~45_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~45_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~45_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~46 .lut_mask = 16'hF588;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N4
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~49 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~49_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~46_combout ))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~48_combout ))

	.dataa(gnd),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~48_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~46_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~49 .lut_mask = 16'hFC30;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N30
cycloneive_lcell_comb \memory|MDRIn[9]~9 (
// Equation(s):
// \memory|MDRIn[9]~9_combout  = (\FSM|selMDR [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~49_combout )))) # (!\FSM|selMDR [0] & (((\tsb|Bus[9]~67_combout )) # (!\tsb|Bus[15]~23_combout )))

	.dataa(\FSM|selMDR [0]),
	.datab(\tsb|Bus[15]~23_combout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~49_combout ),
	.datad(\tsb|Bus[9]~67_combout ),
	.cin(gnd),
	.combout(\memory|MDRIn[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDRIn[9]~9 .lut_mask = 16'hF5B1;
defparam \memory|MDRIn[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N31
dffeas \memory|MDR_reg|Q[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDRIn[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|Q[9] .is_wysiwyg = "true";
defparam \memory|MDR_reg|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N12
cycloneive_lcell_comb \tsb|Bus[9]~64 (
// Equation(s):
// \tsb|Bus[9]~64_combout  = ((\alu|adder_in_b[9]~60_combout ) # ((\ir|register|Q [4] & \ir|register|Q [5]))) # (!\FSM|aluControl [1])

	.dataa(\ir|register|Q [4]),
	.datab(\ir|register|Q [5]),
	.datac(\FSM|aluControl [1]),
	.datad(\alu|adder_in_b[9]~60_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[9]~64_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[9]~64 .lut_mask = 16'hFF8F;
defparam \tsb|Bus[9]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N10
cycloneive_lcell_comb \tsb|Bus[9]~63 (
// Equation(s):
// \tsb|Bus[9]~63_combout  = (\FSM|aluControl [0] & ((\FSM|aluControl [1] & (!\reg_file|mux0|out[9]~49_combout )) # (!\FSM|aluControl [1] & ((\alu|Add0~18_combout )))))

	.dataa(\FSM|aluControl [1]),
	.datab(\reg_file|mux0|out[9]~49_combout ),
	.datac(\FSM|aluControl [0]),
	.datad(\alu|Add0~18_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[9]~63_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[9]~63 .lut_mask = 16'h7020;
defparam \tsb|Bus[9]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N6
cycloneive_lcell_comb \tsb|Bus[9]~65 (
// Equation(s):
// \tsb|Bus[9]~65_combout  = (\tsb|Bus[9]~63_combout ) # ((\tsb|Bus[9]~64_combout  & (\reg_file|mux0|out[9]~49_combout  & !\FSM|aluControl [0])))

	.dataa(\tsb|Bus[9]~64_combout ),
	.datab(\reg_file|mux0|out[9]~49_combout ),
	.datac(\FSM|aluControl [0]),
	.datad(\tsb|Bus[9]~63_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[9]~65_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[9]~65 .lut_mask = 16'hFF08;
defparam \tsb|Bus[9]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
cycloneive_lcell_comb \tsb|Bus[9]~66 (
// Equation(s):
// \tsb|Bus[9]~66_combout  = (\tsb|Bus[0]~16_combout  & ((\pc|pc_reg|Q [9]) # ((\tsb|Bus[0]~17_combout )))) # (!\tsb|Bus[0]~16_combout  & (((!\tsb|Bus[0]~17_combout  & \tsb|Bus[9]~65_combout ))))

	.dataa(\tsb|Bus[0]~16_combout ),
	.datab(\pc|pc_reg|Q [9]),
	.datac(\tsb|Bus[0]~17_combout ),
	.datad(\tsb|Bus[9]~65_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[9]~66_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[9]~66 .lut_mask = 16'hADA8;
defparam \tsb|Bus[9]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N18
cycloneive_lcell_comb \tsb|Bus[9]~67 (
// Equation(s):
// \tsb|Bus[9]~67_combout  = (\tsb|Bus[0]~17_combout  & ((\tsb|Bus[9]~66_combout  & ((\eab|eabOut[9]~18_combout ))) # (!\tsb|Bus[9]~66_combout  & (\memory|MDR_reg|Q [9])))) # (!\tsb|Bus[0]~17_combout  & (((\tsb|Bus[9]~66_combout ))))

	.dataa(\memory|MDR_reg|Q [9]),
	.datab(\eab|eabOut[9]~18_combout ),
	.datac(\tsb|Bus[0]~17_combout ),
	.datad(\tsb|Bus[9]~66_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[9]~67_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[9]~67 .lut_mask = 16'hCFA0;
defparam \tsb|Bus[9]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N8
cycloneive_lcell_comb \tsb|Bus[9]~113 (
// Equation(s):
// \tsb|Bus[9]~113_combout  = (\tsb|Bus[9]~67_combout ) # (!\tsb|Bus[15]~23_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus[15]~23_combout ),
	.datad(\tsb|Bus[9]~67_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[9]~113_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[9]~113 .lut_mask = 16'hFF0F;
defparam \tsb|Bus[9]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N2
cycloneive_lcell_comb \memory|MAR_reg|Q[9]~feeder (
// Equation(s):
// \memory|MAR_reg|Q[9]~feeder_combout  = \tsb|Bus[9]~113_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[9]~113_combout ),
	.cin(gnd),
	.combout(\memory|MAR_reg|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \memory|MAR_reg|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N3
dffeas \memory|MAR_reg|Q[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|Q[9] .is_wysiwyg = "true";
defparam \memory|MAR_reg|Q[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \data_in_direct[4]~input (
	.i(data_in_direct[4]),
	.ibar(gnd),
	.o(\data_in_direct[4]~input_o ));
// synopsys translate_off
defparam \data_in_direct[4]~input .bus_hold = "false";
defparam \data_in_direct[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [4]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[4]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [4]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[4]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [4]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[4]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [4]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[4]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N28
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout )))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20 .lut_mask = 16'hD9C8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N18
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~21 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~21_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~21 .lut_mask = 16'hF588;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [4]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[4]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [4]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[4]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [4]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[4]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [4]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[4]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N14
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout )))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22 .lut_mask = 16'hBA98;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N6
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~23 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~23_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~23 .lut_mask = 16'hBBC0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N16
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~24 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~24_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~21_combout )) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~23_combout )))

	.dataa(gnd),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~21_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~23_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~24 .lut_mask = 16'hF3C0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N14
cycloneive_lcell_comb \memory|MDRIn[4]~4 (
// Equation(s):
// \memory|MDRIn[4]~4_combout  = (\FSM|selMDR [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~24_combout )))) # (!\FSM|selMDR [0] & (((\tsb|Bus[4]~40_combout )) # (!\tsb|Bus[15]~23_combout )))

	.dataa(\tsb|Bus[15]~23_combout ),
	.datab(\FSM|selMDR [0]),
	.datac(\tsb|Bus[4]~40_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~24_combout ),
	.cin(gnd),
	.combout(\memory|MDRIn[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDRIn[4]~4 .lut_mask = 16'hFD31;
defparam \memory|MDRIn[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N15
dffeas \memory|MDR_reg|Q[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDRIn[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|Q[4] .is_wysiwyg = "true";
defparam \memory|MDR_reg|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N26
cycloneive_lcell_comb \tsb|Bus[4]~37 (
// Equation(s):
// \tsb|Bus[4]~37_combout  = (!\FSM|aluControl [0] & ((\FSM|SR1 [0] & ((\reg_file|mux0|out[4]~21_combout ))) # (!\FSM|SR1 [0] & (\reg_file|mux0|out[4]~23_combout ))))

	.dataa(\FSM|SR1 [0]),
	.datab(\reg_file|mux0|out[4]~23_combout ),
	.datac(\reg_file|mux0|out[4]~21_combout ),
	.datad(\FSM|aluControl [0]),
	.cin(gnd),
	.combout(\tsb|Bus[4]~37_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[4]~37 .lut_mask = 16'h00E4;
defparam \tsb|Bus[4]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
cycloneive_lcell_comb \tsb|Bus[4]~36 (
// Equation(s):
// \tsb|Bus[4]~36_combout  = (\FSM|aluControl [0] & ((\FSM|aluControl [1] & (!\reg_file|mux0|out[4]~24_combout )) # (!\FSM|aluControl [1] & ((\alu|Add0~8_combout )))))

	.dataa(\FSM|aluControl [1]),
	.datab(\FSM|aluControl [0]),
	.datac(\reg_file|mux0|out[4]~24_combout ),
	.datad(\alu|Add0~8_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[4]~36_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[4]~36 .lut_mask = 16'h4C08;
defparam \tsb|Bus[4]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N28
cycloneive_lcell_comb \tsb|Bus[4]~38 (
// Equation(s):
// \tsb|Bus[4]~38_combout  = (\tsb|Bus[4]~36_combout ) # ((\tsb|Bus[4]~37_combout  & ((\alu|adder_in_b[4]~31_combout ) # (!\FSM|aluControl [1]))))

	.dataa(\tsb|Bus[4]~37_combout ),
	.datab(\FSM|aluControl [1]),
	.datac(\alu|adder_in_b[4]~31_combout ),
	.datad(\tsb|Bus[4]~36_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[4]~38_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[4]~38 .lut_mask = 16'hFFA2;
defparam \tsb|Bus[4]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N24
cycloneive_lcell_comb \tsb|Bus[4]~39 (
// Equation(s):
// \tsb|Bus[4]~39_combout  = (\tsb|Bus[0]~16_combout  & (\tsb|Bus[0]~17_combout )) # (!\tsb|Bus[0]~16_combout  & ((\tsb|Bus[0]~17_combout  & (\memory|MDR_reg|Q [4])) # (!\tsb|Bus[0]~17_combout  & ((\tsb|Bus[4]~38_combout )))))

	.dataa(\tsb|Bus[0]~16_combout ),
	.datab(\tsb|Bus[0]~17_combout ),
	.datac(\memory|MDR_reg|Q [4]),
	.datad(\tsb|Bus[4]~38_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[4]~39_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[4]~39 .lut_mask = 16'hD9C8;
defparam \tsb|Bus[4]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N2
cycloneive_lcell_comb \tsb|Bus[4]~40 (
// Equation(s):
// \tsb|Bus[4]~40_combout  = (\tsb|Bus[0]~16_combout  & ((\tsb|Bus[4]~39_combout  & (\eab|eabOut[4]~8_combout )) # (!\tsb|Bus[4]~39_combout  & ((\pc|pc_reg|Q [4]))))) # (!\tsb|Bus[0]~16_combout  & (((\tsb|Bus[4]~39_combout ))))

	.dataa(\tsb|Bus[0]~16_combout ),
	.datab(\eab|eabOut[4]~8_combout ),
	.datac(\pc|pc_reg|Q [4]),
	.datad(\tsb|Bus[4]~39_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[4]~40 .lut_mask = 16'hDDA0;
defparam \tsb|Bus[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N14
cycloneive_lcell_comb \tsb|Bus[4]~108 (
// Equation(s):
// \tsb|Bus[4]~108_combout  = (\tsb|Bus[4]~40_combout ) # (!\tsb|Bus[15]~23_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus[15]~23_combout ),
	.datad(\tsb|Bus[4]~40_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[4]~108_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[4]~108 .lut_mask = 16'hFF0F;
defparam \tsb|Bus[4]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N28
cycloneive_lcell_comb \memory|MAR_reg|Q[4]~feeder (
// Equation(s):
// \memory|MAR_reg|Q[4]~feeder_combout  = \tsb|Bus[4]~108_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus[4]~108_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|MAR_reg|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|Q[4]~feeder .lut_mask = 16'hF0F0;
defparam \memory|MAR_reg|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N29
dffeas \memory|MAR_reg|Q[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|Q[4] .is_wysiwyg = "true";
defparam \memory|MAR_reg|Q[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y46_N1
cycloneive_io_ibuf \data_in_direct[3]~input (
	.i(data_in_direct[3]),
	.ibar(gnd),
	.o(\data_in_direct[3]~input_o ));
// synopsys translate_off
defparam \data_in_direct[3]~input .bus_hold = "false";
defparam \data_in_direct[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [3]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[3]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [3]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[3]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [3]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[3]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [3]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[3]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N28
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~15 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~15_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ) # ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~15 .lut_mask = 16'hCBC8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N26
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~16 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~16_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~15_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~15_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~15_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~15_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~16 .lut_mask = 16'hCFA0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [3]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[3]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [3]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[3]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [3]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[3]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [3]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[3]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C;
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N0
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~17 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~17_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout )))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~17 .lut_mask = 16'hE5E0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N18
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~18 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~18_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~17_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~17_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~17_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~17_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~18 .lut_mask = 16'hBBC0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N4
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~19 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~19_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~16_combout )) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~18_combout )))

	.dataa(gnd),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~16_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~18_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~19 .lut_mask = 16'hF3C0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N8
cycloneive_lcell_comb \memory|MDRIn[3]~3 (
// Equation(s):
// \memory|MDRIn[3]~3_combout  = (\FSM|selMDR [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~19_combout )))) # (!\FSM|selMDR [0] & (((\tsb|Bus[3]~35_combout )) # (!\tsb|Bus[15]~23_combout )))

	.dataa(\tsb|Bus[15]~23_combout ),
	.datab(\FSM|selMDR [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~19_combout ),
	.datad(\tsb|Bus[3]~35_combout ),
	.cin(gnd),
	.combout(\memory|MDRIn[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDRIn[3]~3 .lut_mask = 16'hF3D1;
defparam \memory|MDRIn[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N9
dffeas \memory|MDR_reg|Q[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDRIn[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|Q[3] .is_wysiwyg = "true";
defparam \memory|MDR_reg|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N4
cycloneive_lcell_comb \tsb|Bus[3]~120 (
// Equation(s):
// \tsb|Bus[3]~120_combout  = (\FSM|aluControl [0] & ((\FSM|aluControl [1] $ (\alu|Add0~6_combout )))) # (!\FSM|aluControl [0] & ((\alu|adder_in_b[3]~25_combout ) # ((!\FSM|aluControl [1]))))

	.dataa(\FSM|aluControl [0]),
	.datab(\alu|adder_in_b[3]~25_combout ),
	.datac(\FSM|aluControl [1]),
	.datad(\alu|Add0~6_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[3]~120_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[3]~120 .lut_mask = 16'h4FE5;
defparam \tsb|Bus[3]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N30
cycloneive_lcell_comb \tsb|Bus[3]~121 (
// Equation(s):
// \tsb|Bus[3]~121_combout  = (\reg_file|mux0|out[3]~19_combout  & (\tsb|Bus[3]~120_combout  & ((\alu|Add0~6_combout ) # (!\FSM|aluControl [0])))) # (!\reg_file|mux0|out[3]~19_combout  & (\FSM|aluControl [0] & ((\tsb|Bus[3]~120_combout ) # 
// (\alu|Add0~6_combout ))))

	.dataa(\FSM|aluControl [0]),
	.datab(\reg_file|mux0|out[3]~19_combout ),
	.datac(\tsb|Bus[3]~120_combout ),
	.datad(\alu|Add0~6_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[3]~121_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[3]~121 .lut_mask = 16'hE260;
defparam \tsb|Bus[3]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N2
cycloneive_lcell_comb \tsb|Bus[3]~34 (
// Equation(s):
// \tsb|Bus[3]~34_combout  = (\tsb|Bus[0]~16_combout  & ((\pc|pc_reg|Q [3]) # ((\tsb|Bus[0]~17_combout )))) # (!\tsb|Bus[0]~16_combout  & (((\tsb|Bus[3]~121_combout  & !\tsb|Bus[0]~17_combout ))))

	.dataa(\pc|pc_reg|Q [3]),
	.datab(\tsb|Bus[0]~16_combout ),
	.datac(\tsb|Bus[3]~121_combout ),
	.datad(\tsb|Bus[0]~17_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[3]~34 .lut_mask = 16'hCCB8;
defparam \tsb|Bus[3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N0
cycloneive_lcell_comb \tsb|Bus[3]~35 (
// Equation(s):
// \tsb|Bus[3]~35_combout  = (\tsb|Bus[0]~17_combout  & ((\tsb|Bus[3]~34_combout  & (\eab|eabOut[3]~6_combout )) # (!\tsb|Bus[3]~34_combout  & ((\memory|MDR_reg|Q [3]))))) # (!\tsb|Bus[0]~17_combout  & (((\tsb|Bus[3]~34_combout ))))

	.dataa(\eab|eabOut[3]~6_combout ),
	.datab(\tsb|Bus[0]~17_combout ),
	.datac(\memory|MDR_reg|Q [3]),
	.datad(\tsb|Bus[3]~34_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[3]~35 .lut_mask = 16'hBBC0;
defparam \tsb|Bus[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N8
cycloneive_lcell_comb \tsb|Bus[3]~107 (
// Equation(s):
// \tsb|Bus[3]~107_combout  = (\tsb|Bus[3]~35_combout ) # (!\tsb|Bus[15]~23_combout )

	.dataa(\tsb|Bus[15]~23_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[3]~35_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[3]~107_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[3]~107 .lut_mask = 16'hFF55;
defparam \tsb|Bus[3]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N26
cycloneive_lcell_comb \memory|MAR_reg|Q[3]~feeder (
// Equation(s):
// \memory|MAR_reg|Q[3]~feeder_combout  = \tsb|Bus[3]~107_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus[3]~107_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|MAR_reg|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|Q[3]~feeder .lut_mask = 16'hF0F0;
defparam \memory|MAR_reg|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N27
dffeas \memory|MAR_reg|Q[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|Q[3] .is_wysiwyg = "true";
defparam \memory|MAR_reg|Q[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N1
cycloneive_io_ibuf \data_in_direct[2]~input (
	.i(data_in_direct[2]),
	.ibar(gnd),
	.o(\data_in_direct[2]~input_o ));
// synopsys translate_off
defparam \data_in_direct[2]~input .bus_hold = "false";
defparam \data_in_direct[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [2]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[2]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [2]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[2]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [2]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[2]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [2]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[2]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N12
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ) # ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10 .lut_mask = 16'hCBC8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N30
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~11 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~11_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~11 .lut_mask = 16'hBBC0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [2]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[2]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [2]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[2]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [2]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[2]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [2]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[2]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014;
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N28
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12 .lut_mask = 16'hB9A8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N20
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~13 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~13_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~13 .lut_mask = 16'hBBC0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N2
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~14 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~14_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~11_combout )) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~13_combout )))

	.dataa(gnd),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~11_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~13_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~14 .lut_mask = 16'hF3C0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N22
cycloneive_lcell_comb \memory|MDRIn[2]~2 (
// Equation(s):
// \memory|MDRIn[2]~2_combout  = (\FSM|selMDR [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~14_combout )))) # (!\FSM|selMDR [0] & (((\tsb|Bus[2]~33_combout )) # (!\tsb|Bus[15]~23_combout )))

	.dataa(\tsb|Bus[15]~23_combout ),
	.datab(\FSM|selMDR [0]),
	.datac(\tsb|Bus[2]~33_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~14_combout ),
	.cin(gnd),
	.combout(\memory|MDRIn[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDRIn[2]~2 .lut_mask = 16'hFD31;
defparam \memory|MDRIn[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N23
dffeas \memory|MDR_reg|Q[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDRIn[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|Q[2] .is_wysiwyg = "true";
defparam \memory|MDR_reg|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N22
cycloneive_lcell_comb \tsb|Bus[2]~30 (
// Equation(s):
// \tsb|Bus[2]~30_combout  = (!\FSM|aluControl [0] & ((\FSM|SR1 [0] & ((\reg_file|mux0|out[2]~11_combout ))) # (!\FSM|SR1 [0] & (\reg_file|mux0|out[2]~13_combout ))))

	.dataa(\FSM|SR1 [0]),
	.datab(\reg_file|mux0|out[2]~13_combout ),
	.datac(\reg_file|mux0|out[2]~11_combout ),
	.datad(\FSM|aluControl [0]),
	.cin(gnd),
	.combout(\tsb|Bus[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[2]~30 .lut_mask = 16'h00E4;
defparam \tsb|Bus[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N12
cycloneive_lcell_comb \tsb|Bus[2]~29 (
// Equation(s):
// \tsb|Bus[2]~29_combout  = (\FSM|aluControl [0] & ((\FSM|aluControl [1] & (!\reg_file|mux0|out[2]~14_combout )) # (!\FSM|aluControl [1] & ((\alu|Add0~4_combout )))))

	.dataa(\reg_file|mux0|out[2]~14_combout ),
	.datab(\FSM|aluControl [0]),
	.datac(\FSM|aluControl [1]),
	.datad(\alu|Add0~4_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[2]~29 .lut_mask = 16'h4C40;
defparam \tsb|Bus[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N20
cycloneive_lcell_comb \tsb|Bus[2]~31 (
// Equation(s):
// \tsb|Bus[2]~31_combout  = (\tsb|Bus[2]~29_combout ) # ((\tsb|Bus[2]~30_combout  & ((\alu|adder_in_b[2]~19_combout ) # (!\FSM|aluControl [1]))))

	.dataa(\tsb|Bus[2]~30_combout ),
	.datab(\alu|adder_in_b[2]~19_combout ),
	.datac(\FSM|aluControl [1]),
	.datad(\tsb|Bus[2]~29_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[2]~31 .lut_mask = 16'hFF8A;
defparam \tsb|Bus[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N10
cycloneive_lcell_comb \tsb|Bus[2]~32 (
// Equation(s):
// \tsb|Bus[2]~32_combout  = (\tsb|Bus[0]~17_combout  & ((\memory|MDR_reg|Q [2]) # ((\tsb|Bus[0]~16_combout )))) # (!\tsb|Bus[0]~17_combout  & (((!\tsb|Bus[0]~16_combout  & \tsb|Bus[2]~31_combout ))))

	.dataa(\memory|MDR_reg|Q [2]),
	.datab(\tsb|Bus[0]~17_combout ),
	.datac(\tsb|Bus[0]~16_combout ),
	.datad(\tsb|Bus[2]~31_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[2]~32 .lut_mask = 16'hCBC8;
defparam \tsb|Bus[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N28
cycloneive_lcell_comb \tsb|Bus[2]~33 (
// Equation(s):
// \tsb|Bus[2]~33_combout  = (\tsb|Bus[0]~16_combout  & ((\tsb|Bus[2]~32_combout  & (\eab|eabOut[2]~4_combout )) # (!\tsb|Bus[2]~32_combout  & ((\pc|pc_reg|Q [2]))))) # (!\tsb|Bus[0]~16_combout  & (((\tsb|Bus[2]~32_combout ))))

	.dataa(\eab|eabOut[2]~4_combout ),
	.datab(\pc|pc_reg|Q [2]),
	.datac(\tsb|Bus[0]~16_combout ),
	.datad(\tsb|Bus[2]~32_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[2]~33 .lut_mask = 16'hAFC0;
defparam \tsb|Bus[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N16
cycloneive_lcell_comb \tsb|Bus[2]~106 (
// Equation(s):
// \tsb|Bus[2]~106_combout  = (\tsb|Bus[2]~33_combout ) # (!\tsb|Bus[15]~23_combout )

	.dataa(gnd),
	.datab(\tsb|Bus[15]~23_combout ),
	.datac(\tsb|Bus[2]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tsb|Bus[2]~106_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[2]~106 .lut_mask = 16'hF3F3;
defparam \tsb|Bus[2]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N8
cycloneive_lcell_comb \memory|MAR_reg|Q[2]~feeder (
// Equation(s):
// \memory|MAR_reg|Q[2]~feeder_combout  = \tsb|Bus[2]~106_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[2]~106_combout ),
	.cin(gnd),
	.combout(\memory|MAR_reg|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \memory|MAR_reg|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N9
dffeas \memory|MAR_reg|Q[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|Q[2] .is_wysiwyg = "true";
defparam \memory|MAR_reg|Q[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N1
cycloneive_io_ibuf \data_in_direct[1]~input (
	.i(data_in_direct[1]),
	.ibar(gnd),
	.o(\data_in_direct[1]~input_o ));
// synopsys translate_off
defparam \data_in_direct[1]~input .bus_hold = "false";
defparam \data_in_direct[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X78_Y18_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [1]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[1]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [1]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[1]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016;
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [1]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[1]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N8
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~7 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~7_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout )))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~7 .lut_mask = 16'hBA98;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [1]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[1]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N14
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~8 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~8_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~7_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~7_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~7_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~7_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~8 .lut_mask = 16'hBCB0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [1]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[1]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y17_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [1]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[1]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [1]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[1]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N8
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~5 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~5_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout )))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~5 .lut_mask = 16'hD9C8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [1]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[1]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N2
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~6 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~6_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~5_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~5_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~5_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~5_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~6 .lut_mask = 16'hF858;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N28
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~9 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~9_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~6_combout ))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~8_combout ))

	.dataa(gnd),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~8_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~6_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~9 .lut_mask = 16'hFC30;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N2
cycloneive_lcell_comb \memory|MDRIn[1]~1 (
// Equation(s):
// \memory|MDRIn[1]~1_combout  = (\FSM|selMDR [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~9_combout )))) # (!\FSM|selMDR [0] & (((\tsb|Bus[1]~28_combout )) # (!\tsb|Bus[15]~23_combout )))

	.dataa(\FSM|selMDR [0]),
	.datab(\tsb|Bus[15]~23_combout ),
	.datac(\tsb|Bus[1]~28_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~9_combout ),
	.cin(gnd),
	.combout(\memory|MDRIn[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDRIn[1]~1 .lut_mask = 16'hFB51;
defparam \memory|MDRIn[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N3
dffeas \memory|MDR_reg|Q[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDRIn[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|Q[1] .is_wysiwyg = "true";
defparam \memory|MDR_reg|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N22
cycloneive_lcell_comb \alu|adder_in_b[1]~13 (
// Equation(s):
// \alu|adder_in_b[1]~13_combout  = (!\ir|register|Q [5] & ((\FSM|SR2 [0] & ((\alu|adder_in_b[1]~8_combout ))) # (!\FSM|SR2 [0] & (\alu|adder_in_b[1]~10_combout ))))

	.dataa(\alu|adder_in_b[1]~10_combout ),
	.datab(\ir|register|Q [5]),
	.datac(\FSM|SR2 [0]),
	.datad(\alu|adder_in_b[1]~8_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[1]~13 .lut_mask = 16'h3202;
defparam \alu|adder_in_b[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N8
cycloneive_lcell_comb \tsb|Bus[1]~25 (
// Equation(s):
// \tsb|Bus[1]~25_combout  = (\alu|adder_in_b[1]~13_combout ) # (((\ir|register|Q [1] & \ir|register|Q [5])) # (!\FSM|aluControl [1]))

	.dataa(\ir|register|Q [1]),
	.datab(\ir|register|Q [5]),
	.datac(\alu|adder_in_b[1]~13_combout ),
	.datad(\FSM|aluControl [1]),
	.cin(gnd),
	.combout(\tsb|Bus[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[1]~25 .lut_mask = 16'hF8FF;
defparam \tsb|Bus[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N16
cycloneive_lcell_comb \tsb|Bus[1]~24 (
// Equation(s):
// \tsb|Bus[1]~24_combout  = (\FSM|aluControl [0] & ((\FSM|aluControl [1] & (!\reg_file|mux0|out[1]~9_combout )) # (!\FSM|aluControl [1] & ((\alu|Add0~2_combout )))))

	.dataa(\reg_file|mux0|out[1]~9_combout ),
	.datab(\FSM|aluControl [1]),
	.datac(\FSM|aluControl [0]),
	.datad(\alu|Add0~2_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[1]~24 .lut_mask = 16'h7040;
defparam \tsb|Bus[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N10
cycloneive_lcell_comb \tsb|Bus[1]~26 (
// Equation(s):
// \tsb|Bus[1]~26_combout  = (\tsb|Bus[1]~24_combout ) # ((\reg_file|mux0|out[1]~9_combout  & (!\FSM|aluControl [0] & \tsb|Bus[1]~25_combout )))

	.dataa(\reg_file|mux0|out[1]~9_combout ),
	.datab(\FSM|aluControl [0]),
	.datac(\tsb|Bus[1]~25_combout ),
	.datad(\tsb|Bus[1]~24_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[1]~26 .lut_mask = 16'hFF20;
defparam \tsb|Bus[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N24
cycloneive_lcell_comb \tsb|Bus[1]~27 (
// Equation(s):
// \tsb|Bus[1]~27_combout  = (\tsb|Bus[0]~17_combout  & (((\tsb|Bus[0]~16_combout )))) # (!\tsb|Bus[0]~17_combout  & ((\tsb|Bus[0]~16_combout  & (\pc|pc_reg|Q [1])) # (!\tsb|Bus[0]~16_combout  & ((\tsb|Bus[1]~26_combout )))))

	.dataa(\pc|pc_reg|Q [1]),
	.datab(\tsb|Bus[0]~17_combout ),
	.datac(\tsb|Bus[0]~16_combout ),
	.datad(\tsb|Bus[1]~26_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[1]~27 .lut_mask = 16'hE3E0;
defparam \tsb|Bus[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N6
cycloneive_lcell_comb \tsb|Bus[1]~28 (
// Equation(s):
// \tsb|Bus[1]~28_combout  = (\tsb|Bus[0]~17_combout  & ((\tsb|Bus[1]~27_combout  & ((\eab|eabOut[1]~2_combout ))) # (!\tsb|Bus[1]~27_combout  & (\memory|MDR_reg|Q [1])))) # (!\tsb|Bus[0]~17_combout  & (((\tsb|Bus[1]~27_combout ))))

	.dataa(\memory|MDR_reg|Q [1]),
	.datab(\tsb|Bus[0]~17_combout ),
	.datac(\eab|eabOut[1]~2_combout ),
	.datad(\tsb|Bus[1]~27_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[1]~28 .lut_mask = 16'hF388;
defparam \tsb|Bus[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N18
cycloneive_lcell_comb \tsb|Bus[1]~105 (
// Equation(s):
// \tsb|Bus[1]~105_combout  = (\tsb|Bus[1]~28_combout ) # (!\tsb|Bus[15]~23_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus[15]~23_combout ),
	.datad(\tsb|Bus[1]~28_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[1]~105_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[1]~105 .lut_mask = 16'hFF0F;
defparam \tsb|Bus[1]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N10
cycloneive_lcell_comb \memory|MAR_reg|Q[1]~feeder (
// Equation(s):
// \memory|MAR_reg|Q[1]~feeder_combout  = \tsb|Bus[1]~105_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[1]~105_combout ),
	.cin(gnd),
	.combout(\memory|MAR_reg|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \memory|MAR_reg|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N11
dffeas \memory|MAR_reg|Q[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|Q[1] .is_wysiwyg = "true";
defparam \memory|MAR_reg|Q[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N1
cycloneive_io_ibuf \data_in_direct[5]~input (
	.i(data_in_direct[5]),
	.ibar(gnd),
	.o(\data_in_direct[5]~input_o ));
// synopsys translate_off
defparam \data_in_direct[5]~input .bus_hold = "false";
defparam \data_in_direct[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [5]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[5]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [5]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[5]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [5]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[5]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [5]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[5]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N20
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~27 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~27_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~27 .lut_mask = 16'hDC98;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N14
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~28 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~28_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~27_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~27_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~27_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~27_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~28 .lut_mask = 16'hF588;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [5]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[5]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [5]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[5]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [5]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[5]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N8
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~25 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~25_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout )))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~25 .lut_mask = 16'hD9C8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [5]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[5]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N22
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~26 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~26_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~25_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~25_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~25_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~25_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~26 .lut_mask = 16'hDAD0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N16
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~29 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~29_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~26_combout ))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~28_combout ))

	.dataa(gnd),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~28_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~26_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~29 .lut_mask = 16'hFC30;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N10
cycloneive_lcell_comb \memory|MDRIn[5]~5 (
// Equation(s):
// \memory|MDRIn[5]~5_combout  = (\FSM|selMDR [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~29_combout )))) # (!\FSM|selMDR [0] & (((\tsb|Bus[5]~47_combout )) # (!\tsb|Bus[15]~23_combout )))

	.dataa(\tsb|Bus[15]~23_combout ),
	.datab(\FSM|selMDR [0]),
	.datac(\tsb|Bus[5]~47_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~29_combout ),
	.cin(gnd),
	.combout(\memory|MDRIn[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDRIn[5]~5 .lut_mask = 16'hFD31;
defparam \memory|MDRIn[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N11
dffeas \memory|MDR_reg|Q[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDRIn[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|Q[5] .is_wysiwyg = "true";
defparam \memory|MDR_reg|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N10
cycloneive_lcell_comb \eab|eabOut[5]~10 (
// Equation(s):
// \eab|eabOut[5]~10_combout  = (\pc|pc_reg|Q [5] & ((\ir|register|Q [5] & (\eab|eabOut[4]~9  & VCC)) # (!\ir|register|Q [5] & (!\eab|eabOut[4]~9 )))) # (!\pc|pc_reg|Q [5] & ((\ir|register|Q [5] & (!\eab|eabOut[4]~9 )) # (!\ir|register|Q [5] & 
// ((\eab|eabOut[4]~9 ) # (GND)))))
// \eab|eabOut[5]~11  = CARRY((\pc|pc_reg|Q [5] & (!\ir|register|Q [5] & !\eab|eabOut[4]~9 )) # (!\pc|pc_reg|Q [5] & ((!\eab|eabOut[4]~9 ) # (!\ir|register|Q [5]))))

	.dataa(\pc|pc_reg|Q [5]),
	.datab(\ir|register|Q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[4]~9 ),
	.combout(\eab|eabOut[5]~10_combout ),
	.cout(\eab|eabOut[5]~11 ));
// synopsys translate_off
defparam \eab|eabOut[5]~10 .lut_mask = 16'h9617;
defparam \eab|eabOut[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneive_lcell_comb \tsb|Bus[5]~43 (
// Equation(s):
// \tsb|Bus[5]~43_combout  = (\tsb|Bus[0]~42_combout  & ((\FSM|SR1 [0] & ((!\reg_file|mux0|out[5]~26_combout ))) # (!\FSM|SR1 [0] & (!\reg_file|mux0|out[5]~28_combout ))))

	.dataa(\reg_file|mux0|out[5]~28_combout ),
	.datab(\FSM|SR1 [0]),
	.datac(\reg_file|mux0|out[5]~26_combout ),
	.datad(\tsb|Bus[0]~42_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[5]~43_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[5]~43 .lut_mask = 16'h1D00;
defparam \tsb|Bus[5]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N18
cycloneive_lcell_comb \tsb|Bus[5]~41 (
// Equation(s):
// \tsb|Bus[5]~41_combout  = (!\FSM|aluControl [0] & (\reg_file|mux0|out[5]~29_combout  & ((\alu|adder_in_b[5]~37_combout ) # (!\FSM|aluControl [1]))))

	.dataa(\alu|adder_in_b[5]~37_combout ),
	.datab(\FSM|aluControl [0]),
	.datac(\FSM|aluControl [1]),
	.datad(\reg_file|mux0|out[5]~29_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[5]~41_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[5]~41 .lut_mask = 16'h2300;
defparam \tsb|Bus[5]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N2
cycloneive_lcell_comb \tsb|Bus[5]~45 (
// Equation(s):
// \tsb|Bus[5]~45_combout  = (\tsb|Bus[5]~43_combout ) # ((\tsb|Bus[5]~41_combout ) # ((\tsb|Bus[0]~44_combout  & \alu|Add0~10_combout )))

	.dataa(\tsb|Bus[0]~44_combout ),
	.datab(\tsb|Bus[5]~43_combout ),
	.datac(\tsb|Bus[5]~41_combout ),
	.datad(\alu|Add0~10_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[5]~45_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[5]~45 .lut_mask = 16'hFEFC;
defparam \tsb|Bus[5]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N28
cycloneive_lcell_comb \tsb|Bus[5]~46 (
// Equation(s):
// \tsb|Bus[5]~46_combout  = (\tsb|Bus[0]~17_combout  & (((\tsb|Bus[0]~16_combout )))) # (!\tsb|Bus[0]~17_combout  & ((\tsb|Bus[0]~16_combout  & (\pc|pc_reg|Q [5])) # (!\tsb|Bus[0]~16_combout  & ((\tsb|Bus[5]~45_combout )))))

	.dataa(\pc|pc_reg|Q [5]),
	.datab(\tsb|Bus[0]~17_combout ),
	.datac(\tsb|Bus[0]~16_combout ),
	.datad(\tsb|Bus[5]~45_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[5]~46_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[5]~46 .lut_mask = 16'hE3E0;
defparam \tsb|Bus[5]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N26
cycloneive_lcell_comb \tsb|Bus[5]~47 (
// Equation(s):
// \tsb|Bus[5]~47_combout  = (\tsb|Bus[0]~17_combout  & ((\tsb|Bus[5]~46_combout  & ((\eab|eabOut[5]~10_combout ))) # (!\tsb|Bus[5]~46_combout  & (\memory|MDR_reg|Q [5])))) # (!\tsb|Bus[0]~17_combout  & (((\tsb|Bus[5]~46_combout ))))

	.dataa(\memory|MDR_reg|Q [5]),
	.datab(\tsb|Bus[0]~17_combout ),
	.datac(\eab|eabOut[5]~10_combout ),
	.datad(\tsb|Bus[5]~46_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[5]~47_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[5]~47 .lut_mask = 16'hF388;
defparam \tsb|Bus[5]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N14
cycloneive_lcell_comb \tsb|Bus[5]~109 (
// Equation(s):
// \tsb|Bus[5]~109_combout  = (\tsb|Bus[5]~47_combout ) # (!\tsb|Bus[15]~23_combout )

	.dataa(\tsb|Bus[15]~23_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[5]~47_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[5]~109_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[5]~109 .lut_mask = 16'hFF55;
defparam \tsb|Bus[5]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N27
dffeas \ir|register|Q[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[5]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|Q[5] .is_wysiwyg = "true";
defparam \ir|register|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N12
cycloneive_lcell_comb \eab|eabOut[6]~12 (
// Equation(s):
// \eab|eabOut[6]~12_combout  = ((\pc|pc_reg|Q [6] $ (\ir|register|Q [6] $ (!\eab|eabOut[5]~11 )))) # (GND)
// \eab|eabOut[6]~13  = CARRY((\pc|pc_reg|Q [6] & ((\ir|register|Q [6]) # (!\eab|eabOut[5]~11 ))) # (!\pc|pc_reg|Q [6] & (\ir|register|Q [6] & !\eab|eabOut[5]~11 )))

	.dataa(\pc|pc_reg|Q [6]),
	.datab(\ir|register|Q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[5]~11 ),
	.combout(\eab|eabOut[6]~12_combout ),
	.cout(\eab|eabOut[6]~13 ));
// synopsys translate_off
defparam \eab|eabOut[6]~12 .lut_mask = 16'h698E;
defparam \eab|eabOut[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X74_Y73_N15
cycloneive_io_ibuf \data_in_direct[6]~input (
	.i(data_in_direct[6]),
	.ibar(gnd),
	.o(\data_in_direct[6]~input_o ));
// synopsys translate_off
defparam \data_in_direct[6]~input .bus_hold = "false";
defparam \data_in_direct[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [6]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[6]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [6]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[6]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [6]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[6]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [6]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[6]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N6
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~32 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~32_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  & (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~32 .lut_mask = 16'hAEA4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N8
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~33 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~33_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~32_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~32_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~32_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~32_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~33 .lut_mask = 16'hDDA0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [6]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[6]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [6]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[6]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N10
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~30 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~30_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ) # ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~30 .lut_mask = 16'hCBC8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [6]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[6]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [6]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[6]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N24
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~31 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~31_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~30_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ) # ((!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~30_combout  & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~30_combout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~31 .lut_mask = 16'hDA8A;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N26
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~34 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~34_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~31_combout ))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~33_combout ))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~33_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~31_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~34 .lut_mask = 16'hFA50;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N30
cycloneive_lcell_comb \memory|MDRIn[6]~6 (
// Equation(s):
// \memory|MDRIn[6]~6_combout  = (\FSM|selMDR [0] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~34_combout )) # (!\FSM|selMDR [0] & (((\tsb|Bus[6]~52_combout ) # (!\tsb|Bus[15]~23_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~34_combout ),
	.datab(\tsb|Bus[15]~23_combout ),
	.datac(\tsb|Bus[6]~52_combout ),
	.datad(\FSM|selMDR [0]),
	.cin(gnd),
	.combout(\memory|MDRIn[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDRIn[6]~6 .lut_mask = 16'hAAF3;
defparam \memory|MDRIn[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N31
dffeas \memory|MDR_reg|Q[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDRIn[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|Q[6] .is_wysiwyg = "true";
defparam \memory|MDR_reg|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N8
cycloneive_lcell_comb \tsb|Bus[6]~49 (
// Equation(s):
// \tsb|Bus[6]~49_combout  = (!\FSM|aluControl [0] & ((\FSM|SR1 [0] & ((\reg_file|mux0|out[6]~31_combout ))) # (!\FSM|SR1 [0] & (\reg_file|mux0|out[6]~33_combout ))))

	.dataa(\FSM|SR1 [0]),
	.datab(\FSM|aluControl [0]),
	.datac(\reg_file|mux0|out[6]~33_combout ),
	.datad(\reg_file|mux0|out[6]~31_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[6]~49_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[6]~49 .lut_mask = 16'h3210;
defparam \tsb|Bus[6]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N18
cycloneive_lcell_comb \tsb|Bus[6]~48 (
// Equation(s):
// \tsb|Bus[6]~48_combout  = (\FSM|aluControl [0] & ((\FSM|aluControl [1] & (!\reg_file|mux0|out[6]~34_combout )) # (!\FSM|aluControl [1] & ((\alu|Add0~12_combout )))))

	.dataa(\reg_file|mux0|out[6]~34_combout ),
	.datab(\FSM|aluControl [0]),
	.datac(\alu|Add0~12_combout ),
	.datad(\FSM|aluControl [1]),
	.cin(gnd),
	.combout(\tsb|Bus[6]~48_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[6]~48 .lut_mask = 16'h44C0;
defparam \tsb|Bus[6]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N2
cycloneive_lcell_comb \tsb|Bus[6]~50 (
// Equation(s):
// \tsb|Bus[6]~50_combout  = (\tsb|Bus[6]~48_combout ) # ((\tsb|Bus[6]~49_combout  & ((\alu|adder_in_b[6]~43_combout ) # (!\FSM|aluControl [1]))))

	.dataa(\alu|adder_in_b[6]~43_combout ),
	.datab(\FSM|aluControl [1]),
	.datac(\tsb|Bus[6]~49_combout ),
	.datad(\tsb|Bus[6]~48_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[6]~50_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[6]~50 .lut_mask = 16'hFFB0;
defparam \tsb|Bus[6]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N0
cycloneive_lcell_comb \tsb|Bus[6]~51 (
// Equation(s):
// \tsb|Bus[6]~51_combout  = (\tsb|Bus[0]~16_combout  & (\tsb|Bus[0]~17_combout )) # (!\tsb|Bus[0]~16_combout  & ((\tsb|Bus[0]~17_combout  & (\memory|MDR_reg|Q [6])) # (!\tsb|Bus[0]~17_combout  & ((\tsb|Bus[6]~50_combout )))))

	.dataa(\tsb|Bus[0]~16_combout ),
	.datab(\tsb|Bus[0]~17_combout ),
	.datac(\memory|MDR_reg|Q [6]),
	.datad(\tsb|Bus[6]~50_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[6]~51_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[6]~51 .lut_mask = 16'hD9C8;
defparam \tsb|Bus[6]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N6
cycloneive_lcell_comb \tsb|Bus[6]~52 (
// Equation(s):
// \tsb|Bus[6]~52_combout  = (\tsb|Bus[0]~16_combout  & ((\tsb|Bus[6]~51_combout  & ((\eab|eabOut[6]~12_combout ))) # (!\tsb|Bus[6]~51_combout  & (\pc|pc_reg|Q [6])))) # (!\tsb|Bus[0]~16_combout  & (((\tsb|Bus[6]~51_combout ))))

	.dataa(\tsb|Bus[0]~16_combout ),
	.datab(\pc|pc_reg|Q [6]),
	.datac(\eab|eabOut[6]~12_combout ),
	.datad(\tsb|Bus[6]~51_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[6]~52_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[6]~52 .lut_mask = 16'hF588;
defparam \tsb|Bus[6]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N0
cycloneive_lcell_comb \tsb|Bus[6]~110 (
// Equation(s):
// \tsb|Bus[6]~110_combout  = (\tsb|Bus[6]~52_combout ) # (!\tsb|Bus[15]~23_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus[15]~23_combout ),
	.datad(\tsb|Bus[6]~52_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[6]~110_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[6]~110 .lut_mask = 16'hFF0F;
defparam \tsb|Bus[6]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N20
cycloneive_lcell_comb \ir|register|Q[6]~feeder (
// Equation(s):
// \ir|register|Q[6]~feeder_combout  = \tsb|Bus[6]~110_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus[6]~110_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ir|register|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir|register|Q[6]~feeder .lut_mask = 16'hF0F0;
defparam \ir|register|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N21
dffeas \ir|register|Q[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ir|register|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|Q[6] .is_wysiwyg = "true";
defparam \ir|register|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N14
cycloneive_lcell_comb \eab|eabOut[7]~14 (
// Equation(s):
// \eab|eabOut[7]~14_combout  = (\ir|register|Q [7] & ((\pc|pc_reg|Q [7] & (\eab|eabOut[6]~13  & VCC)) # (!\pc|pc_reg|Q [7] & (!\eab|eabOut[6]~13 )))) # (!\ir|register|Q [7] & ((\pc|pc_reg|Q [7] & (!\eab|eabOut[6]~13 )) # (!\pc|pc_reg|Q [7] & 
// ((\eab|eabOut[6]~13 ) # (GND)))))
// \eab|eabOut[7]~15  = CARRY((\ir|register|Q [7] & (!\pc|pc_reg|Q [7] & !\eab|eabOut[6]~13 )) # (!\ir|register|Q [7] & ((!\eab|eabOut[6]~13 ) # (!\pc|pc_reg|Q [7]))))

	.dataa(\ir|register|Q [7]),
	.datab(\pc|pc_reg|Q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[6]~13 ),
	.combout(\eab|eabOut[7]~14_combout ),
	.cout(\eab|eabOut[7]~15 ));
// synopsys translate_off
defparam \eab|eabOut[7]~14 .lut_mask = 16'h9617;
defparam \eab|eabOut[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
cycloneive_io_ibuf \data_in_direct[7]~input (
	.i(data_in_direct[7]),
	.ibar(gnd),
	.o(\data_in_direct[7]~input_o ));
// synopsys translate_off
defparam \data_in_direct[7]~input .bus_hold = "false";
defparam \data_in_direct[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [7]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[7]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y13_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [7]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[7]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [7]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[7]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [7]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[7]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020;
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N24
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~37 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~37_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout )))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~37 .lut_mask = 16'hD9C8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N30
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~38 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~38_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~37_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~37_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~37_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~37_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~38 .lut_mask = 16'hF588;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [7]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[7]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [7]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[7]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [7]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[7]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [7]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[7]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N24
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~35 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~35_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  & (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~35 .lut_mask = 16'hCEC2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N6
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~36 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~36_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~35_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~35_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~35_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~35_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~36 .lut_mask = 16'hBBC0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N12
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~39 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~39_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~36_combout ))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~38_combout ))

	.dataa(gnd),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~38_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~36_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~39 .lut_mask = 16'hFC30;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N28
cycloneive_lcell_comb \memory|MDRIn[7]~7 (
// Equation(s):
// \memory|MDRIn[7]~7_combout  = (\FSM|selMDR [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~39_combout )))) # (!\FSM|selMDR [0] & (((\tsb|Bus[7]~57_combout )) # (!\tsb|Bus[15]~23_combout )))

	.dataa(\tsb|Bus[15]~23_combout ),
	.datab(\FSM|selMDR [0]),
	.datac(\tsb|Bus[7]~57_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~39_combout ),
	.cin(gnd),
	.combout(\memory|MDRIn[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDRIn[7]~7 .lut_mask = 16'hFD31;
defparam \memory|MDRIn[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N29
dffeas \memory|MDR_reg|Q[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDRIn[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|Q[7] .is_wysiwyg = "true";
defparam \memory|MDR_reg|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N14
cycloneive_lcell_comb \tsb|Bus[7]~53 (
// Equation(s):
// \tsb|Bus[7]~53_combout  = (!\FSM|aluControl [0] & (\reg_file|mux0|out[7]~39_combout  & ((\alu|adder_in_b[7]~49_combout ) # (!\FSM|aluControl [1]))))

	.dataa(\FSM|aluControl [0]),
	.datab(\FSM|aluControl [1]),
	.datac(\reg_file|mux0|out[7]~39_combout ),
	.datad(\alu|adder_in_b[7]~49_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[7]~53_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[7]~53 .lut_mask = 16'h5010;
defparam \tsb|Bus[7]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N12
cycloneive_lcell_comb \tsb|Bus[7]~54 (
// Equation(s):
// \tsb|Bus[7]~54_combout  = (\tsb|Bus[0]~42_combout  & ((\FSM|SR1 [0] & (!\reg_file|mux0|out[7]~36_combout )) # (!\FSM|SR1 [0] & ((!\reg_file|mux0|out[7]~38_combout )))))

	.dataa(\reg_file|mux0|out[7]~36_combout ),
	.datab(\FSM|SR1 [0]),
	.datac(\reg_file|mux0|out[7]~38_combout ),
	.datad(\tsb|Bus[0]~42_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[7]~54_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[7]~54 .lut_mask = 16'h4700;
defparam \tsb|Bus[7]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N28
cycloneive_lcell_comb \tsb|Bus[7]~55 (
// Equation(s):
// \tsb|Bus[7]~55_combout  = (\tsb|Bus[7]~53_combout ) # ((\tsb|Bus[7]~54_combout ) # ((\tsb|Bus[0]~44_combout  & \alu|Add0~14_combout )))

	.dataa(\tsb|Bus[0]~44_combout ),
	.datab(\tsb|Bus[7]~53_combout ),
	.datac(\tsb|Bus[7]~54_combout ),
	.datad(\alu|Add0~14_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[7]~55_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[7]~55 .lut_mask = 16'hFEFC;
defparam \tsb|Bus[7]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N6
cycloneive_lcell_comb \tsb|Bus[7]~56 (
// Equation(s):
// \tsb|Bus[7]~56_combout  = (\tsb|Bus[0]~17_combout  & (\tsb|Bus[0]~16_combout )) # (!\tsb|Bus[0]~17_combout  & ((\tsb|Bus[0]~16_combout  & (\pc|pc_reg|Q [7])) # (!\tsb|Bus[0]~16_combout  & ((\tsb|Bus[7]~55_combout )))))

	.dataa(\tsb|Bus[0]~17_combout ),
	.datab(\tsb|Bus[0]~16_combout ),
	.datac(\pc|pc_reg|Q [7]),
	.datad(\tsb|Bus[7]~55_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[7]~56_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[7]~56 .lut_mask = 16'hD9C8;
defparam \tsb|Bus[7]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N0
cycloneive_lcell_comb \tsb|Bus[7]~57 (
// Equation(s):
// \tsb|Bus[7]~57_combout  = (\tsb|Bus[0]~17_combout  & ((\tsb|Bus[7]~56_combout  & (\eab|eabOut[7]~14_combout )) # (!\tsb|Bus[7]~56_combout  & ((\memory|MDR_reg|Q [7]))))) # (!\tsb|Bus[0]~17_combout  & (((\tsb|Bus[7]~56_combout ))))

	.dataa(\tsb|Bus[0]~17_combout ),
	.datab(\eab|eabOut[7]~14_combout ),
	.datac(\memory|MDR_reg|Q [7]),
	.datad(\tsb|Bus[7]~56_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[7]~57_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[7]~57 .lut_mask = 16'hDDA0;
defparam \tsb|Bus[7]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N30
cycloneive_lcell_comb \tsb|Bus[7]~111 (
// Equation(s):
// \tsb|Bus[7]~111_combout  = (\tsb|Bus[7]~57_combout ) # (!\tsb|Bus[15]~23_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus[15]~23_combout ),
	.datad(\tsb|Bus[7]~57_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[7]~111_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[7]~111 .lut_mask = 16'hFF0F;
defparam \tsb|Bus[7]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N2
cycloneive_lcell_comb \ir|register|Q[7]~feeder (
// Equation(s):
// \ir|register|Q[7]~feeder_combout  = \tsb|Bus[7]~111_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[7]~111_combout ),
	.cin(gnd),
	.combout(\ir|register|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir|register|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \ir|register|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N3
dffeas \ir|register|Q[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ir|register|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|Q[7] .is_wysiwyg = "true";
defparam \ir|register|Q[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X47_Y73_N15
cycloneive_io_ibuf \data_in_direct[8]~input (
	.i(data_in_direct[8]),
	.ibar(gnd),
	.o(\data_in_direct[8]~input_o ));
// synopsys translate_off
defparam \data_in_direct[8]~input .bus_hold = "false";
defparam \data_in_direct[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [8]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[8]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [8]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[8]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [8]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[8]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N10
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~42 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~42_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~42 .lut_mask = 16'hB9A8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [8]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[8]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N8
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~43 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~43_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~42_combout  & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~42_combout  & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a 
// [0])))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~42_combout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~43 .lut_mask = 16'hEC2C;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [8]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[8]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_bit_number = 8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [8]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[8]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_bit_number = 8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [8]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[8]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [8]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[8]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_bit_number = 8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N16
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ) # (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ((!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a 
// [1]))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40 .lut_mask = 16'hAAE4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N18
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~41 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~41_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~41 .lut_mask = 16'hDDA0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N22
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~44 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~44_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~41_combout ))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~43_combout ))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~43_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~41_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~44 .lut_mask = 16'hFA50;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N24
cycloneive_lcell_comb \memory|MDRIn[8]~8 (
// Equation(s):
// \memory|MDRIn[8]~8_combout  = (\FSM|selMDR [0] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~44_combout )) # (!\FSM|selMDR [0] & (((\tsb|Bus[8]~62_combout ) # (!\tsb|Bus[15]~23_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~44_combout ),
	.datab(\tsb|Bus[15]~23_combout ),
	.datac(\FSM|selMDR [0]),
	.datad(\tsb|Bus[8]~62_combout ),
	.cin(gnd),
	.combout(\memory|MDRIn[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDRIn[8]~8 .lut_mask = 16'hAFA3;
defparam \memory|MDRIn[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N25
dffeas \memory|MDR_reg|Q[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDRIn[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|Q[8] .is_wysiwyg = "true";
defparam \memory|MDR_reg|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N14
cycloneive_lcell_comb \tsb|Bus[8]~59 (
// Equation(s):
// \tsb|Bus[8]~59_combout  = (!\FSM|aluControl [0] & ((\FSM|SR1 [0] & ((\reg_file|mux0|out[8]~41_combout ))) # (!\FSM|SR1 [0] & (\reg_file|mux0|out[8]~43_combout ))))

	.dataa(\FSM|SR1 [0]),
	.datab(\reg_file|mux0|out[8]~43_combout ),
	.datac(\FSM|aluControl [0]),
	.datad(\reg_file|mux0|out[8]~41_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[8]~59_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[8]~59 .lut_mask = 16'h0E04;
defparam \tsb|Bus[8]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N12
cycloneive_lcell_comb \tsb|Bus[8]~58 (
// Equation(s):
// \tsb|Bus[8]~58_combout  = (\FSM|aluControl [0] & ((\FSM|aluControl [1] & (!\reg_file|mux0|out[8]~44_combout )) # (!\FSM|aluControl [1] & ((\alu|Add0~16_combout )))))

	.dataa(\FSM|aluControl [0]),
	.datab(\FSM|aluControl [1]),
	.datac(\reg_file|mux0|out[8]~44_combout ),
	.datad(\alu|Add0~16_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[8]~58_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[8]~58 .lut_mask = 16'h2A08;
defparam \tsb|Bus[8]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N0
cycloneive_lcell_comb \tsb|Bus[8]~60 (
// Equation(s):
// \tsb|Bus[8]~60_combout  = (\tsb|Bus[8]~58_combout ) # ((\tsb|Bus[8]~59_combout  & ((\alu|adder_in_b[8]~55_combout ) # (!\FSM|aluControl [1]))))

	.dataa(\alu|adder_in_b[8]~55_combout ),
	.datab(\FSM|aluControl [1]),
	.datac(\tsb|Bus[8]~59_combout ),
	.datad(\tsb|Bus[8]~58_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[8]~60_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[8]~60 .lut_mask = 16'hFFB0;
defparam \tsb|Bus[8]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N10
cycloneive_lcell_comb \tsb|Bus[8]~61 (
// Equation(s):
// \tsb|Bus[8]~61_combout  = (\tsb|Bus[0]~17_combout  & ((\memory|MDR_reg|Q [8]) # ((\tsb|Bus[0]~16_combout )))) # (!\tsb|Bus[0]~17_combout  & (((!\tsb|Bus[0]~16_combout  & \tsb|Bus[8]~60_combout ))))

	.dataa(\tsb|Bus[0]~17_combout ),
	.datab(\memory|MDR_reg|Q [8]),
	.datac(\tsb|Bus[0]~16_combout ),
	.datad(\tsb|Bus[8]~60_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[8]~61_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[8]~61 .lut_mask = 16'hADA8;
defparam \tsb|Bus[8]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N28
cycloneive_lcell_comb \tsb|Bus[8]~62 (
// Equation(s):
// \tsb|Bus[8]~62_combout  = (\tsb|Bus[0]~16_combout  & ((\tsb|Bus[8]~61_combout  & (\eab|eabOut[8]~16_combout )) # (!\tsb|Bus[8]~61_combout  & ((\pc|pc_reg|Q [8]))))) # (!\tsb|Bus[0]~16_combout  & (((\tsb|Bus[8]~61_combout ))))

	.dataa(\eab|eabOut[8]~16_combout ),
	.datab(\pc|pc_reg|Q [8]),
	.datac(\tsb|Bus[0]~16_combout ),
	.datad(\tsb|Bus[8]~61_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[8]~62_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[8]~62 .lut_mask = 16'hAFC0;
defparam \tsb|Bus[8]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N30
cycloneive_lcell_comb \tsb|Bus[8]~112 (
// Equation(s):
// \tsb|Bus[8]~112_combout  = (\tsb|Bus[8]~62_combout ) # (!\tsb|Bus[15]~23_combout )

	.dataa(gnd),
	.datab(\tsb|Bus[15]~23_combout ),
	.datac(gnd),
	.datad(\tsb|Bus[8]~62_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[8]~112_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[8]~112 .lut_mask = 16'hFF33;
defparam \tsb|Bus[8]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N28
cycloneive_lcell_comb \ir|register|Q[8]~feeder (
// Equation(s):
// \ir|register|Q[8]~feeder_combout  = \tsb|Bus[8]~112_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus[8]~112_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ir|register|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir|register|Q[8]~feeder .lut_mask = 16'hF0F0;
defparam \ir|register|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N29
dffeas \ir|register|Q[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ir|register|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|Q[8] .is_wysiwyg = "true";
defparam \ir|register|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N26
cycloneive_lcell_comb \eab|eabOut[13]~26 (
// Equation(s):
// \eab|eabOut[13]~26_combout  = (\pc|pc_reg|Q [13] & ((\ir|register|Q [8] & (\eab|eabOut[12]~25  & VCC)) # (!\ir|register|Q [8] & (!\eab|eabOut[12]~25 )))) # (!\pc|pc_reg|Q [13] & ((\ir|register|Q [8] & (!\eab|eabOut[12]~25 )) # (!\ir|register|Q [8] & 
// ((\eab|eabOut[12]~25 ) # (GND)))))
// \eab|eabOut[13]~27  = CARRY((\pc|pc_reg|Q [13] & (!\ir|register|Q [8] & !\eab|eabOut[12]~25 )) # (!\pc|pc_reg|Q [13] & ((!\eab|eabOut[12]~25 ) # (!\ir|register|Q [8]))))

	.dataa(\pc|pc_reg|Q [13]),
	.datab(\ir|register|Q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[12]~25 ),
	.combout(\eab|eabOut[13]~26_combout ),
	.cout(\eab|eabOut[13]~27 ));
// synopsys translate_off
defparam \eab|eabOut[13]~26 .lut_mask = 16'h9617;
defparam \eab|eabOut[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N8
cycloneive_io_ibuf \data_in_direct[13]~input (
	.i(data_in_direct[13]),
	.ibar(gnd),
	.o(\data_in_direct[13]~input_o ));
// synopsys translate_off
defparam \data_in_direct[13]~input .bus_hold = "false";
defparam \data_in_direct[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [13]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[13]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [13]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[13]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [13]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[13]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E;
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [13]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[13]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N0
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~67 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~67_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~67_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~67 .lut_mask = 16'hDC98;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N26
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~68 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~68_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~67_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~67_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~67_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~67_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~68_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~68 .lut_mask = 16'hF588;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [13]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[13]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_bit_number = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [13]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[13]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_bit_number = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [13]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[13]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_bit_number = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [13]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[13]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N28
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~65 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~65_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~65_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~65 .lut_mask = 16'hB9A8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N30
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~66 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~66_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~65_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~65_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~65_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~65_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~66_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~66 .lut_mask = 16'hBBC0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N4
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~69 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~69_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~66_combout ))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~68_combout ))

	.dataa(gnd),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~68_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~66_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~69_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~69 .lut_mask = 16'hFC30;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N10
cycloneive_lcell_comb \memory|MDRIn[13]~13 (
// Equation(s):
// \memory|MDRIn[13]~13_combout  = (\FSM|selMDR [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~69_combout )))) # (!\FSM|selMDR [0] & (((\tsb|Bus[13]~93_combout )) # (!\tsb|Bus[15]~23_combout )))

	.dataa(\tsb|Bus[15]~23_combout ),
	.datab(\FSM|selMDR [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~69_combout ),
	.datad(\tsb|Bus[13]~93_combout ),
	.cin(gnd),
	.combout(\memory|MDRIn[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDRIn[13]~13 .lut_mask = 16'hF3D1;
defparam \memory|MDRIn[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N11
dffeas \memory|MDR_reg|Q[13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDRIn[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|Q[13] .is_wysiwyg = "true";
defparam \memory|MDR_reg|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N1
dffeas \reg_file|r5|Q[13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[13]~117_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|Q[13] .is_wysiwyg = "true";
defparam \reg_file|r5|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
cycloneive_lcell_comb \reg_file|r7|Q[13]~feeder (
// Equation(s):
// \reg_file|r7|Q[13]~feeder_combout  = \tsb|Bus[13]~117_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus[13]~117_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r7|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r7|Q[13]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r7|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N21
dffeas \reg_file|r7|Q[13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r7|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|Q[13] .is_wysiwyg = "true";
defparam \reg_file|r7|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N0
cycloneive_lcell_comb \reg_file|r3|Q[13]~feeder (
// Equation(s):
// \reg_file|r3|Q[13]~feeder_combout  = \tsb|Bus[13]~117_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus[13]~117_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r3|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r3|Q[13]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r3|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N1
dffeas \reg_file|r3|Q[13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r3|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|Q[13] .is_wysiwyg = "true";
defparam \reg_file|r3|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N10
cycloneive_lcell_comb \reg_file|r1|Q[13]~feeder (
// Equation(s):
// \reg_file|r1|Q[13]~feeder_combout  = \tsb|Bus[13]~117_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus[13]~117_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r1|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r1|Q[13]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r1|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N11
dffeas \reg_file|r1|Q[13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r1|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|Q[13] .is_wysiwyg = "true";
defparam \reg_file|r1|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N20
cycloneive_lcell_comb \alu|adder_in_b[13]~80 (
// Equation(s):
// \alu|adder_in_b[13]~80_combout  = (\FSM|SR2 [1] & ((\reg_file|r3|Q [13]) # ((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & (((\reg_file|r1|Q [13] & !\FSM|SR2 [2]))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r3|Q [13]),
	.datac(\reg_file|r1|Q [13]),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[13]~80_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[13]~80 .lut_mask = 16'hAAD8;
defparam \alu|adder_in_b[13]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N30
cycloneive_lcell_comb \alu|adder_in_b[13]~81 (
// Equation(s):
// \alu|adder_in_b[13]~81_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[13]~80_combout  & ((\reg_file|r7|Q [13]))) # (!\alu|adder_in_b[13]~80_combout  & (\reg_file|r5|Q [13])))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[13]~80_combout ))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r5|Q [13]),
	.datac(\reg_file|r7|Q [13]),
	.datad(\alu|adder_in_b[13]~80_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[13]~81_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[13]~81 .lut_mask = 16'hF588;
defparam \alu|adder_in_b[13]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N4
cycloneive_lcell_comb \reg_file|r2|Q[13]~feeder (
// Equation(s):
// \reg_file|r2|Q[13]~feeder_combout  = \tsb|Bus[13]~117_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[13]~117_combout ),
	.cin(gnd),
	.combout(\reg_file|r2|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r2|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r2|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N5
dffeas \reg_file|r2|Q[13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r2|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|Q[13] .is_wysiwyg = "true";
defparam \reg_file|r2|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N3
dffeas \reg_file|r6|Q[13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\tsb|Bus[13]~117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|Q[13] .is_wysiwyg = "true";
defparam \reg_file|r6|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N16
cycloneive_lcell_comb \reg_file|r4|Q[13]~feeder (
// Equation(s):
// \reg_file|r4|Q[13]~feeder_combout  = \tsb|Bus[13]~117_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[13]~117_combout ),
	.cin(gnd),
	.combout(\reg_file|r4|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r4|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r4|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N17
dffeas \reg_file|r4|Q[13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r4|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|Q[13] .is_wysiwyg = "true";
defparam \reg_file|r4|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N14
cycloneive_lcell_comb \reg_file|r0|Q[13]~feeder (
// Equation(s):
// \reg_file|r0|Q[13]~feeder_combout  = \tsb|Bus[13]~117_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[13]~117_combout ),
	.cin(gnd),
	.combout(\reg_file|r0|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r0|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r0|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N15
dffeas \reg_file|r0|Q[13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r0|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|Q[13] .is_wysiwyg = "true";
defparam \reg_file|r0|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N22
cycloneive_lcell_comb \alu|adder_in_b[13]~82 (
// Equation(s):
// \alu|adder_in_b[13]~82_combout  = (\FSM|SR2 [1] & (((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & ((\FSM|SR2 [2] & (\reg_file|r4|Q [13])) # (!\FSM|SR2 [2] & ((\reg_file|r0|Q [13])))))

	.dataa(\reg_file|r4|Q [13]),
	.datab(\reg_file|r0|Q [13]),
	.datac(\FSM|SR2 [1]),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[13]~82_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[13]~82 .lut_mask = 16'hFA0C;
defparam \alu|adder_in_b[13]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N24
cycloneive_lcell_comb \alu|adder_in_b[13]~83 (
// Equation(s):
// \alu|adder_in_b[13]~83_combout  = (\alu|adder_in_b[13]~82_combout  & (((\reg_file|r6|Q [13]) # (!\FSM|SR2 [1])))) # (!\alu|adder_in_b[13]~82_combout  & (\reg_file|r2|Q [13] & ((\FSM|SR2 [1]))))

	.dataa(\reg_file|r2|Q [13]),
	.datab(\reg_file|r6|Q [13]),
	.datac(\alu|adder_in_b[13]~82_combout ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[13]~83_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[13]~83 .lut_mask = 16'hCAF0;
defparam \alu|adder_in_b[13]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N18
cycloneive_lcell_comb \alu|adder_in_b[13]~84 (
// Equation(s):
// \alu|adder_in_b[13]~84_combout  = (!\ir|register|Q [5] & ((\FSM|SR2 [0] & (\alu|adder_in_b[13]~81_combout )) # (!\FSM|SR2 [0] & ((\alu|adder_in_b[13]~83_combout )))))

	.dataa(\FSM|SR2 [0]),
	.datab(\ir|register|Q [5]),
	.datac(\alu|adder_in_b[13]~81_combout ),
	.datad(\alu|adder_in_b[13]~83_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[13]~84_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[13]~84 .lut_mask = 16'h3120;
defparam \alu|adder_in_b[13]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N0
cycloneive_lcell_comb \alu|adder_in_b[13]~85 (
// Equation(s):
// \alu|adder_in_b[13]~85_combout  = (\alu|adder_in_b[13]~84_combout ) # ((\ir|register|Q [4] & \ir|register|Q [5]))

	.dataa(gnd),
	.datab(\ir|register|Q [4]),
	.datac(\ir|register|Q [5]),
	.datad(\alu|adder_in_b[13]~84_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[13]~85_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[13]~85 .lut_mask = 16'hFFC0;
defparam \alu|adder_in_b[13]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N16
cycloneive_lcell_comb \tsb|Bus[13]~87 (
// Equation(s):
// \tsb|Bus[13]~87_combout  = (\tsb|Bus[0]~16_combout  & (\pc|pc_reg|Q [13])) # (!\tsb|Bus[0]~16_combout  & (((\alu|adder_in_b[13]~85_combout ) # (!\FSM|aluControl [1]))))

	.dataa(\pc|pc_reg|Q [13]),
	.datab(\alu|adder_in_b[13]~85_combout ),
	.datac(\FSM|aluControl [1]),
	.datad(\tsb|Bus[0]~16_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[13]~87_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[13]~87 .lut_mask = 16'hAACF;
defparam \tsb|Bus[13]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N4
cycloneive_lcell_comb \reg_file|mux0|out[13]~67 (
// Equation(s):
// \reg_file|mux0|out[13]~67_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & (\reg_file|r4|Q [13])) # (!\FSM|SR1 [2] & ((\reg_file|r0|Q [13])))))

	.dataa(\reg_file|r4|Q [13]),
	.datab(\reg_file|r0|Q [13]),
	.datac(\FSM|SR1 [1]),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[13]~67_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[13]~67 .lut_mask = 16'hFA0C;
defparam \reg_file|mux0|out[13]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N30
cycloneive_lcell_comb \reg_file|mux0|out[13]~68 (
// Equation(s):
// \reg_file|mux0|out[13]~68_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[13]~67_combout  & ((\reg_file|r6|Q [13]))) # (!\reg_file|mux0|out[13]~67_combout  & (\reg_file|r2|Q [13])))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[13]~67_combout ))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r2|Q [13]),
	.datac(\reg_file|mux0|out[13]~67_combout ),
	.datad(\reg_file|r6|Q [13]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[13]~68_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[13]~68 .lut_mask = 16'hF858;
defparam \reg_file|mux0|out[13]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N18
cycloneive_lcell_comb \reg_file|mux0|out[13]~65 (
// Equation(s):
// \reg_file|mux0|out[13]~65_combout  = (\FSM|SR1 [2] & (\FSM|SR1 [1])) # (!\FSM|SR1 [2] & ((\FSM|SR1 [1] & (\reg_file|r3|Q [13])) # (!\FSM|SR1 [1] & ((\reg_file|r1|Q [13])))))

	.dataa(\FSM|SR1 [2]),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r3|Q [13]),
	.datad(\reg_file|r1|Q [13]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[13]~65_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[13]~65 .lut_mask = 16'hD9C8;
defparam \reg_file|mux0|out[13]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N0
cycloneive_lcell_comb \reg_file|mux0|out[13]~66 (
// Equation(s):
// \reg_file|mux0|out[13]~66_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[13]~65_combout  & (\reg_file|r7|Q [13])) # (!\reg_file|mux0|out[13]~65_combout  & ((\reg_file|r5|Q [13]))))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[13]~65_combout ))))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|r7|Q [13]),
	.datac(\reg_file|r5|Q [13]),
	.datad(\reg_file|mux0|out[13]~65_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[13]~66_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[13]~66 .lut_mask = 16'hDDA0;
defparam \reg_file|mux0|out[13]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
cycloneive_lcell_comb \tsb|Bus[13]~86 (
// Equation(s):
// \tsb|Bus[13]~86_combout  = (\tsb|Bus[0]~42_combout  & ((\FSM|SR1 [0] & ((!\reg_file|mux0|out[13]~66_combout ))) # (!\FSM|SR1 [0] & (!\reg_file|mux0|out[13]~68_combout ))))

	.dataa(\tsb|Bus[0]~42_combout ),
	.datab(\FSM|SR1 [0]),
	.datac(\reg_file|mux0|out[13]~68_combout ),
	.datad(\reg_file|mux0|out[13]~66_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[13]~86_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[13]~86 .lut_mask = 16'h028A;
defparam \tsb|Bus[13]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N12
cycloneive_lcell_comb \reg_file|mux0|out[13]~69 (
// Equation(s):
// \reg_file|mux0|out[13]~69_combout  = (\FSM|SR1 [0] & ((\reg_file|mux0|out[13]~66_combout ))) # (!\FSM|SR1 [0] & (\reg_file|mux0|out[13]~68_combout ))

	.dataa(gnd),
	.datab(\FSM|SR1 [0]),
	.datac(\reg_file|mux0|out[13]~68_combout ),
	.datad(\reg_file|mux0|out[13]~66_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[13]~69_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[13]~69 .lut_mask = 16'hFC30;
defparam \reg_file|mux0|out[13]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N6
cycloneive_lcell_comb \tsb|Bus[13]~88 (
// Equation(s):
// \tsb|Bus[13]~88_combout  = (\tsb|Bus[13]~86_combout ) # ((!\FSM|aluControl [0] & (\tsb|Bus[13]~87_combout  & \reg_file|mux0|out[13]~69_combout )))

	.dataa(\FSM|aluControl [0]),
	.datab(\tsb|Bus[13]~87_combout ),
	.datac(\tsb|Bus[13]~86_combout ),
	.datad(\reg_file|mux0|out[13]~69_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[13]~88_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[13]~88 .lut_mask = 16'hF4F0;
defparam \tsb|Bus[13]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N28
cycloneive_lcell_comb \tsb|Bus[13]~89 (
// Equation(s):
// \tsb|Bus[13]~89_combout  = (\FSM|aluControl [0]) # ((\FSM|aluControl [1] & !\alu|adder_in_b[13]~85_combout ))

	.dataa(\FSM|aluControl [1]),
	.datab(\alu|adder_in_b[13]~85_combout ),
	.datac(gnd),
	.datad(\FSM|aluControl [0]),
	.cin(gnd),
	.combout(\tsb|Bus[13]~89_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[13]~89 .lut_mask = 16'hFF22;
defparam \tsb|Bus[13]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N14
cycloneive_lcell_comb \tsb|Bus[13]~90 (
// Equation(s):
// \tsb|Bus[13]~90_combout  = (\tsb|Bus[0]~44_combout ) # ((\tsb|Bus[13]~86_combout ) # ((\reg_file|mux0|out[13]~69_combout  & !\tsb|Bus[13]~89_combout )))

	.dataa(\reg_file|mux0|out[13]~69_combout ),
	.datab(\tsb|Bus[0]~44_combout ),
	.datac(\tsb|Bus[13]~86_combout ),
	.datad(\tsb|Bus[13]~89_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[13]~90_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[13]~90 .lut_mask = 16'hFCFE;
defparam \tsb|Bus[13]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N20
cycloneive_lcell_comb \tsb|Bus[13]~91 (
// Equation(s):
// \tsb|Bus[13]~91_combout  = (\tsb|Bus[0]~17_combout  & (((\tsb|Bus[0]~16_combout )))) # (!\tsb|Bus[0]~17_combout  & ((\tsb|Bus[0]~16_combout  & (\pc|pc_reg|Q [13])) # (!\tsb|Bus[0]~16_combout  & ((\tsb|Bus[13]~90_combout )))))

	.dataa(\pc|pc_reg|Q [13]),
	.datab(\tsb|Bus[0]~17_combout ),
	.datac(\tsb|Bus[13]~90_combout ),
	.datad(\tsb|Bus[0]~16_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[13]~91_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[13]~91 .lut_mask = 16'hEE30;
defparam \tsb|Bus[13]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N26
cycloneive_lcell_comb \alu|Add0~26 (
// Equation(s):
// \alu|Add0~26_combout  = (\reg_file|mux0|out[13]~69_combout  & ((\alu|adder_in_b[13]~85_combout  & (\alu|Add0~25  & VCC)) # (!\alu|adder_in_b[13]~85_combout  & (!\alu|Add0~25 )))) # (!\reg_file|mux0|out[13]~69_combout  & ((\alu|adder_in_b[13]~85_combout  & 
// (!\alu|Add0~25 )) # (!\alu|adder_in_b[13]~85_combout  & ((\alu|Add0~25 ) # (GND)))))
// \alu|Add0~27  = CARRY((\reg_file|mux0|out[13]~69_combout  & (!\alu|adder_in_b[13]~85_combout  & !\alu|Add0~25 )) # (!\reg_file|mux0|out[13]~69_combout  & ((!\alu|Add0~25 ) # (!\alu|adder_in_b[13]~85_combout ))))

	.dataa(\reg_file|mux0|out[13]~69_combout ),
	.datab(\alu|adder_in_b[13]~85_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~25 ),
	.combout(\alu|Add0~26_combout ),
	.cout(\alu|Add0~27 ));
// synopsys translate_off
defparam \alu|Add0~26 .lut_mask = 16'h9617;
defparam \alu|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N10
cycloneive_lcell_comb \tsb|Bus[13]~92 (
// Equation(s):
// \tsb|Bus[13]~92_combout  = (\tsb|Bus[13]~91_combout  & ((\tsb|Bus[13]~88_combout ) # ((\alu|Add0~26_combout ) # (\tsb|Bus[0]~16_combout ))))

	.dataa(\tsb|Bus[13]~88_combout ),
	.datab(\tsb|Bus[13]~91_combout ),
	.datac(\alu|Add0~26_combout ),
	.datad(\tsb|Bus[0]~16_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[13]~92_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[13]~92 .lut_mask = 16'hCCC8;
defparam \tsb|Bus[13]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N8
cycloneive_lcell_comb \tsb|Bus[13]~93 (
// Equation(s):
// \tsb|Bus[13]~93_combout  = (\tsb|Bus[0]~17_combout  & ((\tsb|Bus[13]~92_combout  & (\eab|eabOut[13]~26_combout )) # (!\tsb|Bus[13]~92_combout  & ((\memory|MDR_reg|Q [13]))))) # (!\tsb|Bus[0]~17_combout  & (((\tsb|Bus[13]~92_combout ))))

	.dataa(\tsb|Bus[0]~17_combout ),
	.datab(\eab|eabOut[13]~26_combout ),
	.datac(\memory|MDR_reg|Q [13]),
	.datad(\tsb|Bus[13]~92_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[13]~93_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[13]~93 .lut_mask = 16'hDDA0;
defparam \tsb|Bus[13]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N2
cycloneive_lcell_comb \tsb|Bus[13]~117 (
// Equation(s):
// \tsb|Bus[13]~117_combout  = (\tsb|Bus[13]~93_combout ) # (!\tsb|Bus[15]~23_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus[15]~23_combout ),
	.datad(\tsb|Bus[13]~93_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[13]~117_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[13]~117 .lut_mask = 16'hFF0F;
defparam \tsb|Bus[13]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N3
dffeas \memory|MAR_reg|Q[13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[13]~117_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|Q[13] .is_wysiwyg = "true";
defparam \memory|MAR_reg|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N30
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w[3] (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3] = (\memory|MAR_reg|Q [15] & (!\memory|MAR_reg|Q [13] & (\FSM|memWE~q  & \memory|MAR_reg|Q [14])))

	.dataa(\memory|MAR_reg|Q [15]),
	.datab(\memory|MAR_reg|Q [13]),
	.datac(\FSM|memWE~q ),
	.datad(\memory|MAR_reg|Q [14]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w[3] .lut_mask = 16'h2000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N8
cycloneive_io_ibuf \data_in_direct[15]~input (
	.i(data_in_direct[15]),
	.ibar(gnd),
	.o(\data_in_direct[15]~input_o ));
// synopsys translate_off
defparam \data_in_direct[15]~input .bus_hold = "false";
defparam \data_in_direct[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [15]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[15]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_bit_number = 15;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [15]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[15]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_bit_number = 15;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [15]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[15]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 15;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [15]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[15]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_bit_number = 15;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N10
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~75 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~75_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout  & (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~75_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~75 .lut_mask = 16'hAEA4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~76 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~76_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~75_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~75_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~75_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~75_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~76_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~76 .lut_mask = 16'hF388;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [15]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[15]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 15;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [15]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[15]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 15;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [15]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[15]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [15]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[15]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A;
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N2
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~77 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~77_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ) # ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~77_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~77 .lut_mask = 16'hCBC8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N20
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~78 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~78_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~77_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~77_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~77_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~77_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~78_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~78 .lut_mask = 16'hF588;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N6
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~79 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~79_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~76_combout )) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~78_combout )))

	.dataa(gnd),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~76_combout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~78_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~79_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~79 .lut_mask = 16'hCFC0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
cycloneive_lcell_comb \memory|MDRIn[15]~15 (
// Equation(s):
// \memory|MDRIn[15]~15_combout  = (\FSM|selMDR [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~79_combout )))) # (!\FSM|selMDR [0] & (((\tsb|Bus[15]~103_combout )) # (!\tsb|Bus[15]~23_combout )))

	.dataa(\tsb|Bus[15]~23_combout ),
	.datab(\FSM|selMDR [0]),
	.datac(\tsb|Bus[15]~103_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~79_combout ),
	.cin(gnd),
	.combout(\memory|MDRIn[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDRIn[15]~15 .lut_mask = 16'hFD31;
defparam \memory|MDRIn[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N27
dffeas \memory|MDR_reg|Q[15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDRIn[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|Q[15] .is_wysiwyg = "true";
defparam \memory|MDR_reg|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N30
cycloneive_lcell_comb \pc|PC_inc[15]~43 (
// Equation(s):
// \pc|PC_inc[15]~43_combout  = \pc|PC_inc [15] $ (!\pc|PC_inc[14]~42 )

	.dataa(\pc|PC_inc [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\pc|PC_inc[14]~42 ),
	.combout(\pc|PC_inc[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC_inc[15]~43 .lut_mask = 16'hA5A5;
defparam \pc|PC_inc[15]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y34_N31
dffeas \pc|PC_inc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[15]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[15] .is_wysiwyg = "true";
defparam \pc|PC_inc[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N31
dffeas \pc|pc_reg|Q[15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|PC_inc [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|Q[15] .is_wysiwyg = "true";
defparam \pc|pc_reg|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N28
cycloneive_lcell_comb \eab|eabOut[14]~28 (
// Equation(s):
// \eab|eabOut[14]~28_combout  = ((\pc|pc_reg|Q [14] $ (\ir|register|Q [8] $ (!\eab|eabOut[13]~27 )))) # (GND)
// \eab|eabOut[14]~29  = CARRY((\pc|pc_reg|Q [14] & ((\ir|register|Q [8]) # (!\eab|eabOut[13]~27 ))) # (!\pc|pc_reg|Q [14] & (\ir|register|Q [8] & !\eab|eabOut[13]~27 )))

	.dataa(\pc|pc_reg|Q [14]),
	.datab(\ir|register|Q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[13]~27 ),
	.combout(\eab|eabOut[14]~28_combout ),
	.cout(\eab|eabOut[14]~29 ));
// synopsys translate_off
defparam \eab|eabOut[14]~28 .lut_mask = 16'h698E;
defparam \eab|eabOut[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N30
cycloneive_lcell_comb \eab|eabOut[15]~30 (
// Equation(s):
// \eab|eabOut[15]~30_combout  = \pc|pc_reg|Q [15] $ (\eab|eabOut[14]~29  $ (\ir|register|Q [8]))

	.dataa(\pc|pc_reg|Q [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ir|register|Q [8]),
	.cin(\eab|eabOut[14]~29 ),
	.combout(\eab|eabOut[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \eab|eabOut[15]~30 .lut_mask = 16'hA55A;
defparam \eab|eabOut[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N8
cycloneive_lcell_comb \tsb|Bus[15]~102 (
// Equation(s):
// \tsb|Bus[15]~102_combout  = (\tsb|Bus[0]~16_combout  & ((\tsb|Bus[0]~17_combout  & ((\eab|eabOut[15]~30_combout ))) # (!\tsb|Bus[0]~17_combout  & (\pc|pc_reg|Q [15])))) # (!\tsb|Bus[0]~16_combout  & (((\tsb|Bus[0]~17_combout ))))

	.dataa(\pc|pc_reg|Q [15]),
	.datab(\tsb|Bus[0]~16_combout ),
	.datac(\eab|eabOut[15]~30_combout ),
	.datad(\tsb|Bus[0]~17_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[15]~102_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[15]~102 .lut_mask = 16'hF388;
defparam \tsb|Bus[15]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N5
dffeas \reg_file|r7|Q[15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\tsb|Bus[15]~119_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|Q[15] .is_wysiwyg = "true";
defparam \reg_file|r7|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N24
cycloneive_lcell_comb \reg_file|r5|Q[15]~feeder (
// Equation(s):
// \reg_file|r5|Q[15]~feeder_combout  = \tsb|Bus[15]~119_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus[15]~119_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r5|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r5|Q[15]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r5|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N25
dffeas \reg_file|r5|Q[15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r5|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|Q[15] .is_wysiwyg = "true";
defparam \reg_file|r5|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N15
dffeas \reg_file|r3|Q[15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[15]~119_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|Q[15] .is_wysiwyg = "true";
defparam \reg_file|r3|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N11
dffeas \reg_file|r1|Q[15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[15]~119_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|Q[15] .is_wysiwyg = "true";
defparam \reg_file|r1|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N10
cycloneive_lcell_comb \reg_file|mux1|out[15]~0 (
// Equation(s):
// \reg_file|mux1|out[15]~0_combout  = (\FSM|SR2 [1] & ((\reg_file|r3|Q [15]) # ((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & (((\reg_file|r1|Q [15] & !\FSM|SR2 [2]))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r3|Q [15]),
	.datac(\reg_file|r1|Q [15]),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\reg_file|mux1|out[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux1|out[15]~0 .lut_mask = 16'hAAD8;
defparam \reg_file|mux1|out[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N20
cycloneive_lcell_comb \reg_file|mux1|out[15]~1 (
// Equation(s):
// \reg_file|mux1|out[15]~1_combout  = (\FSM|SR2 [2] & ((\reg_file|mux1|out[15]~0_combout  & (\reg_file|r7|Q [15])) # (!\reg_file|mux1|out[15]~0_combout  & ((\reg_file|r5|Q [15]))))) # (!\FSM|SR2 [2] & (((\reg_file|mux1|out[15]~0_combout ))))

	.dataa(\reg_file|r7|Q [15]),
	.datab(\reg_file|r5|Q [15]),
	.datac(\FSM|SR2 [2]),
	.datad(\reg_file|mux1|out[15]~0_combout ),
	.cin(gnd),
	.combout(\reg_file|mux1|out[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux1|out[15]~1 .lut_mask = 16'hAFC0;
defparam \reg_file|mux1|out[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N28
cycloneive_lcell_comb \reg_file|r2|Q[15]~feeder (
// Equation(s):
// \reg_file|r2|Q[15]~feeder_combout  = \tsb|Bus[15]~119_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[15]~119_combout ),
	.cin(gnd),
	.combout(\reg_file|r2|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r2|Q[15]~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r2|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N29
dffeas \reg_file|r2|Q[15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r2|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|Q[15] .is_wysiwyg = "true";
defparam \reg_file|r2|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N31
dffeas \reg_file|r4|Q[15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[15]~119_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|Q[15] .is_wysiwyg = "true";
defparam \reg_file|r4|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N5
dffeas \reg_file|r0|Q[15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[15]~119_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|Q[15] .is_wysiwyg = "true";
defparam \reg_file|r0|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N4
cycloneive_lcell_comb \reg_file|mux1|out[15]~2 (
// Equation(s):
// \reg_file|mux1|out[15]~2_combout  = (\FSM|SR2 [2] & ((\reg_file|r4|Q [15]) # ((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & (((\reg_file|r0|Q [15] & !\FSM|SR2 [1]))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r4|Q [15]),
	.datac(\reg_file|r0|Q [15]),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\reg_file|mux1|out[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux1|out[15]~2 .lut_mask = 16'hAAD8;
defparam \reg_file|mux1|out[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N10
cycloneive_lcell_comb \reg_file|r6|Q[15]~feeder (
// Equation(s):
// \reg_file|r6|Q[15]~feeder_combout  = \tsb|Bus[15]~119_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[15]~119_combout ),
	.cin(gnd),
	.combout(\reg_file|r6|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r6|Q[15]~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r6|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N11
dffeas \reg_file|r6|Q[15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r6|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|Q[15] .is_wysiwyg = "true";
defparam \reg_file|r6|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N28
cycloneive_lcell_comb \reg_file|mux1|out[15]~3 (
// Equation(s):
// \reg_file|mux1|out[15]~3_combout  = (\reg_file|mux1|out[15]~2_combout  & (((\reg_file|r6|Q [15]) # (!\FSM|SR2 [1])))) # (!\reg_file|mux1|out[15]~2_combout  & (\reg_file|r2|Q [15] & ((\FSM|SR2 [1]))))

	.dataa(\reg_file|r2|Q [15]),
	.datab(\reg_file|mux1|out[15]~2_combout ),
	.datac(\reg_file|r6|Q [15]),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\reg_file|mux1|out[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux1|out[15]~3 .lut_mask = 16'hE2CC;
defparam \reg_file|mux1|out[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N26
cycloneive_lcell_comb \alu|adder_in_b[15]~92 (
// Equation(s):
// \alu|adder_in_b[15]~92_combout  = (!\ir|register|Q [5] & ((\FSM|SR2 [0] & (\reg_file|mux1|out[15]~1_combout )) # (!\FSM|SR2 [0] & ((\reg_file|mux1|out[15]~3_combout )))))

	.dataa(\ir|register|Q [5]),
	.datab(\FSM|SR2 [0]),
	.datac(\reg_file|mux1|out[15]~1_combout ),
	.datad(\reg_file|mux1|out[15]~3_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[15]~92_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[15]~92 .lut_mask = 16'h5140;
defparam \alu|adder_in_b[15]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N14
cycloneive_lcell_comb \reg_file|mux0|out[15]~77 (
// Equation(s):
// \reg_file|mux0|out[15]~77_combout  = (\FSM|SR1 [2] & (\FSM|SR1 [1])) # (!\FSM|SR1 [2] & ((\FSM|SR1 [1] & (\reg_file|r3|Q [15])) # (!\FSM|SR1 [1] & ((\reg_file|r1|Q [15])))))

	.dataa(\FSM|SR1 [2]),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r3|Q [15]),
	.datad(\reg_file|r1|Q [15]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[15]~77_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[15]~77 .lut_mask = 16'hD9C8;
defparam \reg_file|mux0|out[15]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N30
cycloneive_lcell_comb \reg_file|mux0|out[15]~78 (
// Equation(s):
// \reg_file|mux0|out[15]~78_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[15]~77_combout  & (\reg_file|r7|Q [15])) # (!\reg_file|mux0|out[15]~77_combout  & ((\reg_file|r5|Q [15]))))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[15]~77_combout ))))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|r7|Q [15]),
	.datac(\reg_file|mux0|out[15]~77_combout ),
	.datad(\reg_file|r5|Q [15]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[15]~78_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[15]~78 .lut_mask = 16'hDAD0;
defparam \reg_file|mux0|out[15]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N30
cycloneive_lcell_comb \reg_file|mux0|out[15]~75 (
// Equation(s):
// \reg_file|mux0|out[15]~75_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & ((\reg_file|r4|Q [15]))) # (!\FSM|SR1 [2] & (\reg_file|r0|Q [15]))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r0|Q [15]),
	.datac(\reg_file|r4|Q [15]),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[15]~75_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[15]~75 .lut_mask = 16'hFA44;
defparam \reg_file|mux0|out[15]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N22
cycloneive_lcell_comb \reg_file|mux0|out[15]~76 (
// Equation(s):
// \reg_file|mux0|out[15]~76_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[15]~75_combout  & (\reg_file|r6|Q [15])) # (!\reg_file|mux0|out[15]~75_combout  & ((\reg_file|r2|Q [15]))))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[15]~75_combout ))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r6|Q [15]),
	.datac(\reg_file|mux0|out[15]~75_combout ),
	.datad(\reg_file|r2|Q [15]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[15]~76_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[15]~76 .lut_mask = 16'hDAD0;
defparam \reg_file|mux0|out[15]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N22
cycloneive_lcell_comb \reg_file|mux0|out[15]~79 (
// Equation(s):
// \reg_file|mux0|out[15]~79_combout  = (\FSM|SR1 [0] & (\reg_file|mux0|out[15]~78_combout )) # (!\FSM|SR1 [0] & ((\reg_file|mux0|out[15]~76_combout )))

	.dataa(\FSM|SR1 [0]),
	.datab(gnd),
	.datac(\reg_file|mux0|out[15]~78_combout ),
	.datad(\reg_file|mux0|out[15]~76_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[15]~79_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[15]~79 .lut_mask = 16'hF5A0;
defparam \reg_file|mux0|out[15]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N12
cycloneive_lcell_comb \tsb|Bus[15]~100 (
// Equation(s):
// \tsb|Bus[15]~100_combout  = (!\FSM|aluControl [0] & (\reg_file|mux0|out[15]~79_combout  & ((\alu|adder_in_b[15]~92_combout ) # (!\FSM|aluControl [1]))))

	.dataa(\alu|adder_in_b[15]~92_combout ),
	.datab(\FSM|aluControl [0]),
	.datac(\reg_file|mux0|out[15]~79_combout ),
	.datad(\FSM|aluControl [1]),
	.cin(gnd),
	.combout(\tsb|Bus[15]~100_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[15]~100 .lut_mask = 16'h2030;
defparam \tsb|Bus[15]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N20
cycloneive_lcell_comb \reg_file|r2|Q[14]~feeder (
// Equation(s):
// \reg_file|r2|Q[14]~feeder_combout  = \tsb|Bus[14]~118_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus[14]~118_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r2|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r2|Q[14]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r2|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N21
dffeas \reg_file|r2|Q[14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r2|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|Q[14] .is_wysiwyg = "true";
defparam \reg_file|r2|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N26
cycloneive_lcell_comb \reg_file|r6|Q[14]~feeder (
// Equation(s):
// \reg_file|r6|Q[14]~feeder_combout  = \tsb|Bus[14]~118_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus[14]~118_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r6|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r6|Q[14]~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r6|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N27
dffeas \reg_file|r6|Q[14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r6|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|Q[14] .is_wysiwyg = "true";
defparam \reg_file|r6|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N18
cycloneive_lcell_comb \reg_file|r0|Q[14]~feeder (
// Equation(s):
// \reg_file|r0|Q[14]~feeder_combout  = \tsb|Bus[14]~118_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[14]~118_combout ),
	.cin(gnd),
	.combout(\reg_file|r0|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r0|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r0|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N19
dffeas \reg_file|r0|Q[14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r0|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|Q[14] .is_wysiwyg = "true";
defparam \reg_file|r0|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N21
dffeas \reg_file|r4|Q[14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[14]~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|Q[14] .is_wysiwyg = "true";
defparam \reg_file|r4|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N2
cycloneive_lcell_comb \alu|adder_in_b[14]~88 (
// Equation(s):
// \alu|adder_in_b[14]~88_combout  = (\FSM|SR2 [1] & (((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & ((\FSM|SR2 [2] & ((\reg_file|r4|Q [14]))) # (!\FSM|SR2 [2] & (\reg_file|r0|Q [14]))))

	.dataa(\reg_file|r0|Q [14]),
	.datab(\reg_file|r4|Q [14]),
	.datac(\FSM|SR2 [1]),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[14]~88_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[14]~88 .lut_mask = 16'hFC0A;
defparam \alu|adder_in_b[14]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N12
cycloneive_lcell_comb \alu|adder_in_b[14]~89 (
// Equation(s):
// \alu|adder_in_b[14]~89_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[14]~88_combout  & ((\reg_file|r6|Q [14]))) # (!\alu|adder_in_b[14]~88_combout  & (\reg_file|r2|Q [14])))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[14]~88_combout ))))

	.dataa(\reg_file|r2|Q [14]),
	.datab(\reg_file|r6|Q [14]),
	.datac(\FSM|SR2 [1]),
	.datad(\alu|adder_in_b[14]~88_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[14]~89_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[14]~89 .lut_mask = 16'hCFA0;
defparam \alu|adder_in_b[14]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N9
dffeas \reg_file|r5|Q[14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[14]~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|Q[14] .is_wysiwyg = "true";
defparam \reg_file|r5|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N29
dffeas \reg_file|r7|Q[14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\tsb|Bus[14]~118_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|Q[14] .is_wysiwyg = "true";
defparam \reg_file|r7|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N18
cycloneive_lcell_comb \reg_file|r3|Q[14]~feeder (
// Equation(s):
// \reg_file|r3|Q[14]~feeder_combout  = \tsb|Bus[14]~118_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[14]~118_combout ),
	.cin(gnd),
	.combout(\reg_file|r3|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r3|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r3|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N19
dffeas \reg_file|r3|Q[14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r3|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|Q[14] .is_wysiwyg = "true";
defparam \reg_file|r3|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N31
dffeas \reg_file|r1|Q[14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[14]~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|Q[14] .is_wysiwyg = "true";
defparam \reg_file|r1|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N22
cycloneive_lcell_comb \alu|adder_in_b[14]~86 (
// Equation(s):
// \alu|adder_in_b[14]~86_combout  = (\FSM|SR2 [1] & ((\reg_file|r3|Q [14]) # ((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & (((\reg_file|r1|Q [14] & !\FSM|SR2 [2]))))

	.dataa(\reg_file|r3|Q [14]),
	.datab(\reg_file|r1|Q [14]),
	.datac(\FSM|SR2 [1]),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[14]~86_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[14]~86 .lut_mask = 16'hF0AC;
defparam \alu|adder_in_b[14]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N20
cycloneive_lcell_comb \alu|adder_in_b[14]~87 (
// Equation(s):
// \alu|adder_in_b[14]~87_combout  = (\alu|adder_in_b[14]~86_combout  & (((\reg_file|r7|Q [14]) # (!\FSM|SR2 [2])))) # (!\alu|adder_in_b[14]~86_combout  & (\reg_file|r5|Q [14] & ((\FSM|SR2 [2]))))

	.dataa(\reg_file|r5|Q [14]),
	.datab(\reg_file|r7|Q [14]),
	.datac(\alu|adder_in_b[14]~86_combout ),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[14]~87_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[14]~87 .lut_mask = 16'hCAF0;
defparam \alu|adder_in_b[14]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N18
cycloneive_lcell_comb \alu|adder_in_b[14]~90 (
// Equation(s):
// \alu|adder_in_b[14]~90_combout  = (!\ir|register|Q [5] & ((\FSM|SR2 [0] & ((\alu|adder_in_b[14]~87_combout ))) # (!\FSM|SR2 [0] & (\alu|adder_in_b[14]~89_combout ))))

	.dataa(\alu|adder_in_b[14]~89_combout ),
	.datab(\ir|register|Q [5]),
	.datac(\FSM|SR2 [0]),
	.datad(\alu|adder_in_b[14]~87_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[14]~90_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[14]~90 .lut_mask = 16'h3202;
defparam \alu|adder_in_b[14]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N16
cycloneive_lcell_comb \alu|adder_in_b[14]~91 (
// Equation(s):
// \alu|adder_in_b[14]~91_combout  = (\alu|adder_in_b[14]~90_combout ) # ((\ir|register|Q [5] & \ir|register|Q [4]))

	.dataa(gnd),
	.datab(\ir|register|Q [5]),
	.datac(\ir|register|Q [4]),
	.datad(\alu|adder_in_b[14]~90_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[14]~91_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[14]~91 .lut_mask = 16'hFFC0;
defparam \alu|adder_in_b[14]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N30
cycloneive_lcell_comb \reg_file|mux0|out[14]~72 (
// Equation(s):
// \reg_file|mux0|out[14]~72_combout  = (\FSM|SR1 [1] & ((\reg_file|r3|Q [14]) # ((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & (((\reg_file|r1|Q [14] & !\FSM|SR1 [2]))))

	.dataa(\reg_file|r3|Q [14]),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r1|Q [14]),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[14]~72_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[14]~72 .lut_mask = 16'hCCB8;
defparam \reg_file|mux0|out[14]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N8
cycloneive_lcell_comb \reg_file|mux0|out[14]~73 (
// Equation(s):
// \reg_file|mux0|out[14]~73_combout  = (\reg_file|mux0|out[14]~72_combout  & (((\reg_file|r7|Q [14]) # (!\FSM|SR1 [2])))) # (!\reg_file|mux0|out[14]~72_combout  & (\reg_file|r5|Q [14] & ((\FSM|SR1 [2]))))

	.dataa(\reg_file|r5|Q [14]),
	.datab(\reg_file|r7|Q [14]),
	.datac(\reg_file|mux0|out[14]~72_combout ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[14]~73_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[14]~73 .lut_mask = 16'hCAF0;
defparam \reg_file|mux0|out[14]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N20
cycloneive_lcell_comb \reg_file|mux0|out[14]~70 (
// Equation(s):
// \reg_file|mux0|out[14]~70_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & ((\reg_file|r4|Q [14]))) # (!\FSM|SR1 [2] & (\reg_file|r0|Q [14]))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r0|Q [14]),
	.datac(\reg_file|r4|Q [14]),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[14]~70_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[14]~70 .lut_mask = 16'hFA44;
defparam \reg_file|mux0|out[14]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N0
cycloneive_lcell_comb \reg_file|mux0|out[14]~71 (
// Equation(s):
// \reg_file|mux0|out[14]~71_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[14]~70_combout  & ((\reg_file|r6|Q [14]))) # (!\reg_file|mux0|out[14]~70_combout  & (\reg_file|r2|Q [14])))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[14]~70_combout ))))

	.dataa(\reg_file|r2|Q [14]),
	.datab(\reg_file|r6|Q [14]),
	.datac(\FSM|SR1 [1]),
	.datad(\reg_file|mux0|out[14]~70_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[14]~71_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[14]~71 .lut_mask = 16'hCFA0;
defparam \reg_file|mux0|out[14]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N16
cycloneive_lcell_comb \reg_file|mux0|out[14]~74 (
// Equation(s):
// \reg_file|mux0|out[14]~74_combout  = (\FSM|SR1 [0] & (\reg_file|mux0|out[14]~73_combout )) # (!\FSM|SR1 [0] & ((\reg_file|mux0|out[14]~71_combout )))

	.dataa(\FSM|SR1 [0]),
	.datab(gnd),
	.datac(\reg_file|mux0|out[14]~73_combout ),
	.datad(\reg_file|mux0|out[14]~71_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[14]~74_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[14]~74 .lut_mask = 16'hF5A0;
defparam \reg_file|mux0|out[14]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N28
cycloneive_lcell_comb \alu|Add0~28 (
// Equation(s):
// \alu|Add0~28_combout  = ((\alu|adder_in_b[14]~91_combout  $ (\reg_file|mux0|out[14]~74_combout  $ (!\alu|Add0~27 )))) # (GND)
// \alu|Add0~29  = CARRY((\alu|adder_in_b[14]~91_combout  & ((\reg_file|mux0|out[14]~74_combout ) # (!\alu|Add0~27 ))) # (!\alu|adder_in_b[14]~91_combout  & (\reg_file|mux0|out[14]~74_combout  & !\alu|Add0~27 )))

	.dataa(\alu|adder_in_b[14]~91_combout ),
	.datab(\reg_file|mux0|out[14]~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~27 ),
	.combout(\alu|Add0~28_combout ),
	.cout(\alu|Add0~29 ));
// synopsys translate_off
defparam \alu|Add0~28 .lut_mask = 16'h698E;
defparam \alu|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N30
cycloneive_lcell_comb \alu|Add0~30 (
// Equation(s):
// \alu|Add0~30_combout  = \reg_file|mux0|out[15]~79_combout  $ (\alu|Add0~29  $ (\alu|adder_in_b[15]~92_combout ))

	.dataa(gnd),
	.datab(\reg_file|mux0|out[15]~79_combout ),
	.datac(gnd),
	.datad(\alu|adder_in_b[15]~92_combout ),
	.cin(\alu|Add0~29 ),
	.combout(\alu|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~30 .lut_mask = 16'hC33C;
defparam \alu|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N16
cycloneive_lcell_comb \tsb|Bus[15]~99 (
// Equation(s):
// \tsb|Bus[15]~99_combout  = (\tsb|Bus[0]~42_combout  & ((\FSM|SR1 [0] & (!\reg_file|mux0|out[15]~78_combout )) # (!\FSM|SR1 [0] & ((!\reg_file|mux0|out[15]~76_combout )))))

	.dataa(\tsb|Bus[0]~42_combout ),
	.datab(\FSM|SR1 [0]),
	.datac(\reg_file|mux0|out[15]~78_combout ),
	.datad(\reg_file|mux0|out[15]~76_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[15]~99_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[15]~99 .lut_mask = 16'h082A;
defparam \tsb|Bus[15]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N10
cycloneive_lcell_comb \tsb|Bus[15]~101 (
// Equation(s):
// \tsb|Bus[15]~101_combout  = (\tsb|Bus[15]~100_combout ) # ((\tsb|Bus[15]~99_combout ) # ((\tsb|Bus[0]~44_combout  & \alu|Add0~30_combout )))

	.dataa(\tsb|Bus[15]~100_combout ),
	.datab(\tsb|Bus[0]~44_combout ),
	.datac(\alu|Add0~30_combout ),
	.datad(\tsb|Bus[15]~99_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[15]~101_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[15]~101 .lut_mask = 16'hFFEA;
defparam \tsb|Bus[15]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N2
cycloneive_lcell_comb \tsb|Bus[15]~103 (
// Equation(s):
// \tsb|Bus[15]~103_combout  = (\tsb|Bus[15]~102_combout  & ((\memory|MDR_reg|Q [15]) # ((\tsb|Bus[0]~16_combout )))) # (!\tsb|Bus[15]~102_combout  & (((!\tsb|Bus[0]~16_combout  & \tsb|Bus[15]~101_combout ))))

	.dataa(\memory|MDR_reg|Q [15]),
	.datab(\tsb|Bus[15]~102_combout ),
	.datac(\tsb|Bus[0]~16_combout ),
	.datad(\tsb|Bus[15]~101_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[15]~103_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[15]~103 .lut_mask = 16'hCBC8;
defparam \tsb|Bus[15]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N4
cycloneive_lcell_comb \tsb|Bus[15]~119 (
// Equation(s):
// \tsb|Bus[15]~119_combout  = (\tsb|Bus[15]~103_combout ) # (!\tsb|Bus[15]~23_combout )

	.dataa(\tsb|Bus[15]~23_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[15]~103_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[15]~119_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[15]~119 .lut_mask = 16'hFF55;
defparam \tsb|Bus[15]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N23
dffeas \memory|MAR_reg|Q[15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[15]~119_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|Q[15] .is_wysiwyg = "true";
defparam \memory|MAR_reg|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N30
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout  = \memory|MAR_reg|Q [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|MAR_reg|Q [15]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder .lut_mask = 16'hFF00;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N31
dffeas \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N1
cycloneive_io_ibuf \data_in_direct[14]~input (
	.i(data_in_direct[14]),
	.ibar(gnd),
	.o(\data_in_direct[14]~input_o ));
// synopsys translate_off
defparam \data_in_direct[14]~input .bus_hold = "false";
defparam \data_in_direct[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [14]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[14]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_bit_number = 14;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [14]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[14]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_bit_number = 14;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [14]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[14]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 14;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [14]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[14]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_bit_number = 14;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N16
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~70 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~70_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout  & (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~70_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~70 .lut_mask = 16'hAEA4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N14
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~71 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~71_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~70_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~70_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~70_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~70_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~71_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~71 .lut_mask = 16'hBBC0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [14]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[14]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 14;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [14]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[14]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 14;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [14]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[14]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [14]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[14]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A;
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N12
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~72 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~72_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout )))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~72_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~72 .lut_mask = 16'hE5E0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N18
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~73 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~73_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~72_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~72_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~72_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~72_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~73_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~73 .lut_mask = 16'hDDA0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N8
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~74 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~74_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~71_combout )) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~73_combout )))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~71_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~73_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~74_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~74 .lut_mask = 16'hF5A0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N28
cycloneive_lcell_comb \memory|MDRIn[14]~14 (
// Equation(s):
// \memory|MDRIn[14]~14_combout  = (\FSM|selMDR [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~74_combout )))) # (!\FSM|selMDR [0] & (((\tsb|Bus[14]~98_combout )) # (!\tsb|Bus[15]~23_combout )))

	.dataa(\tsb|Bus[15]~23_combout ),
	.datab(\FSM|selMDR [0]),
	.datac(\tsb|Bus[14]~98_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~74_combout ),
	.cin(gnd),
	.combout(\memory|MDRIn[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDRIn[14]~14 .lut_mask = 16'hFD31;
defparam \memory|MDRIn[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N29
dffeas \memory|MDR_reg|Q[14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDRIn[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|Q[14] .is_wysiwyg = "true";
defparam \memory|MDR_reg|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N22
cycloneive_lcell_comb \tsb|Bus[14]~97 (
// Equation(s):
// \tsb|Bus[14]~97_combout  = (\tsb|Bus[0]~16_combout  & (((\eab|eabOut[14]~28_combout )) # (!\tsb|Bus[0]~17_combout ))) # (!\tsb|Bus[0]~16_combout  & (\tsb|Bus[0]~17_combout  & (\memory|MDR_reg|Q [14])))

	.dataa(\tsb|Bus[0]~16_combout ),
	.datab(\tsb|Bus[0]~17_combout ),
	.datac(\memory|MDR_reg|Q [14]),
	.datad(\eab|eabOut[14]~28_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[14]~97_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[14]~97 .lut_mask = 16'hEA62;
defparam \tsb|Bus[14]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N2
cycloneive_lcell_comb \tsb|Bus[14]~94 (
// Equation(s):
// \tsb|Bus[14]~94_combout  = (\tsb|Bus[0]~42_combout  & ((\FSM|SR1 [0] & (!\reg_file|mux0|out[14]~73_combout )) # (!\FSM|SR1 [0] & ((!\reg_file|mux0|out[14]~71_combout )))))

	.dataa(\FSM|SR1 [0]),
	.datab(\reg_file|mux0|out[14]~73_combout ),
	.datac(\tsb|Bus[0]~42_combout ),
	.datad(\reg_file|mux0|out[14]~71_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[14]~94_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[14]~94 .lut_mask = 16'h2070;
defparam \tsb|Bus[14]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N26
cycloneive_lcell_comb \tsb|Bus[14]~95 (
// Equation(s):
// \tsb|Bus[14]~95_combout  = (!\FSM|aluControl [0] & (\reg_file|mux0|out[14]~74_combout  & ((\alu|adder_in_b[14]~91_combout ) # (!\FSM|aluControl [1]))))

	.dataa(\FSM|aluControl [0]),
	.datab(\FSM|aluControl [1]),
	.datac(\alu|adder_in_b[14]~91_combout ),
	.datad(\reg_file|mux0|out[14]~74_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[14]~95_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[14]~95 .lut_mask = 16'h5100;
defparam \tsb|Bus[14]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N24
cycloneive_lcell_comb \tsb|Bus[14]~96 (
// Equation(s):
// \tsb|Bus[14]~96_combout  = (\tsb|Bus[14]~94_combout ) # ((\tsb|Bus[14]~95_combout ) # ((\tsb|Bus[0]~44_combout  & \alu|Add0~28_combout )))

	.dataa(\tsb|Bus[0]~44_combout ),
	.datab(\tsb|Bus[14]~94_combout ),
	.datac(\tsb|Bus[14]~95_combout ),
	.datad(\alu|Add0~28_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[14]~96_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[14]~96 .lut_mask = 16'hFEFC;
defparam \tsb|Bus[14]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N28
cycloneive_lcell_comb \tsb|Bus[14]~98 (
// Equation(s):
// \tsb|Bus[14]~98_combout  = (\tsb|Bus[0]~17_combout  & (((\tsb|Bus[14]~97_combout )))) # (!\tsb|Bus[0]~17_combout  & ((\tsb|Bus[14]~97_combout  & (\pc|pc_reg|Q [14])) # (!\tsb|Bus[14]~97_combout  & ((\tsb|Bus[14]~96_combout )))))

	.dataa(\pc|pc_reg|Q [14]),
	.datab(\tsb|Bus[0]~17_combout ),
	.datac(\tsb|Bus[14]~97_combout ),
	.datad(\tsb|Bus[14]~96_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[14]~98_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[14]~98 .lut_mask = 16'hE3E0;
defparam \tsb|Bus[14]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N28
cycloneive_lcell_comb \tsb|Bus[14]~118 (
// Equation(s):
// \tsb|Bus[14]~118_combout  = (\tsb|Bus[14]~98_combout ) # (!\tsb|Bus[15]~23_combout )

	.dataa(\tsb|Bus[15]~23_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[14]~98_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[14]~118_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[14]~118 .lut_mask = 16'hFF55;
defparam \tsb|Bus[14]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N5
dffeas \ir|register|Q[14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[14]~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|Q[14] .is_wysiwyg = "true";
defparam \ir|register|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N4
cycloneive_lcell_comb \FSM|next_state~21 (
// Equation(s):
// \FSM|next_state~21_combout  = (\FSM|current_state [0] & (\FSM|current_state [1] & (\ir|register|Q [14] & !\FSM|current_state [5])))

	.dataa(\FSM|current_state [0]),
	.datab(\FSM|current_state [1]),
	.datac(\ir|register|Q [14]),
	.datad(\FSM|current_state [5]),
	.cin(gnd),
	.combout(\FSM|next_state~21_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~21 .lut_mask = 16'h0080;
defparam \FSM|next_state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N30
cycloneive_lcell_comb \FSM|next_state~22 (
// Equation(s):
// \FSM|next_state~22_combout  = (\FSM|next_state~21_combout ) # ((!\FSM|current_state [4] & (\FSM|current_state [3] & \FSM|Selector14~4_combout )))

	.dataa(\FSM|next_state~21_combout ),
	.datab(\FSM|current_state [4]),
	.datac(\FSM|current_state [3]),
	.datad(\FSM|Selector14~4_combout ),
	.cin(gnd),
	.combout(\FSM|next_state~22_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~22 .lut_mask = 16'hBAAA;
defparam \FSM|next_state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N24
cycloneive_lcell_comb \FSM|next_state[3]~16 (
// Equation(s):
// \FSM|next_state[3]~16_combout  = (\FSM|current_state [4]) # ((\FSM|Selector26~0_combout ) # ((!\FSM|current_state [1] & \FSM|current_state [0])))

	.dataa(\FSM|current_state [1]),
	.datab(\FSM|current_state [0]),
	.datac(\FSM|current_state [4]),
	.datad(\FSM|Selector26~0_combout ),
	.cin(gnd),
	.combout(\FSM|next_state[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state[3]~16 .lut_mask = 16'hFFF4;
defparam \FSM|next_state[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N6
cycloneive_lcell_comb \FSM|next_state~12 (
// Equation(s):
// \FSM|next_state~12_combout  = (\FSM|current_state [3]) # (!\FSM|Equal1~0_combout )

	.dataa(gnd),
	.datab(\FSM|current_state [3]),
	.datac(gnd),
	.datad(\FSM|Equal1~0_combout ),
	.cin(gnd),
	.combout(\FSM|next_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~12 .lut_mask = 16'hCCFF;
defparam \FSM|next_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
cycloneive_lcell_comb \FSM|next_state[3]~13 (
// Equation(s):
// \FSM|next_state[3]~13_combout  = (\FSM|current_state [0] & ((\FSM|current_state [4] & (!\FSM|current_state [2])) # (!\FSM|current_state [4] & ((\FSM|current_state [1])))))

	.dataa(\FSM|current_state [2]),
	.datab(\FSM|current_state [4]),
	.datac(\FSM|current_state [1]),
	.datad(\FSM|current_state [0]),
	.cin(gnd),
	.combout(\FSM|next_state[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state[3]~13 .lut_mask = 16'h7400;
defparam \FSM|next_state[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneive_lcell_comb \FSM|next_state[3]~14 (
// Equation(s):
// \FSM|next_state[3]~14_combout  = (\FSM|current_state [3] & (\FSM|current_state [4] $ (((!\FSM|current_state [1] & !\FSM|current_state [2]))))) # (!\FSM|current_state [3] & (((!\FSM|current_state [4] & !\FSM|current_state [1])) # (!\FSM|current_state 
// [2])))

	.dataa(\FSM|current_state [3]),
	.datab(\FSM|current_state [4]),
	.datac(\FSM|current_state [1]),
	.datad(\FSM|current_state [2]),
	.cin(gnd),
	.combout(\FSM|next_state[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state[3]~14 .lut_mask = 16'h89D7;
defparam \FSM|next_state[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N2
cycloneive_lcell_comb \FSM|next_state[3]~15 (
// Equation(s):
// \FSM|next_state[3]~15_combout  = (\FSM|current_state [5] & ((\FSM|next_state[3]~13_combout ) # ((!\FSM|current_state [0] & \FSM|next_state[3]~14_combout ))))

	.dataa(\FSM|next_state[3]~13_combout ),
	.datab(\FSM|current_state [0]),
	.datac(\FSM|current_state [5]),
	.datad(\FSM|next_state[3]~14_combout ),
	.cin(gnd),
	.combout(\FSM|next_state[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state[3]~15 .lut_mask = 16'hB0A0;
defparam \FSM|next_state[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
cycloneive_lcell_comb \FSM|next_state[3]~17 (
// Equation(s):
// \FSM|next_state[3]~17_combout  = ((!\FSM|next_state[3]~15_combout  & ((\FSM|current_state [5]) # (!\FSM|next_state[3]~16_combout )))) # (!\FSM|next_state~12_combout )

	.dataa(\FSM|current_state [5]),
	.datab(\FSM|next_state[3]~16_combout ),
	.datac(\FSM|next_state~12_combout ),
	.datad(\FSM|next_state[3]~15_combout ),
	.cin(gnd),
	.combout(\FSM|next_state[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state[3]~17 .lut_mask = 16'h0FBF;
defparam \FSM|next_state[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N31
dffeas \FSM|next_state[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|next_state~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|next_state[3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|next_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|next_state[2] .is_wysiwyg = "true";
defparam \FSM|next_state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N0
cycloneive_lcell_comb \FSM|current_state[2]~2 (
// Equation(s):
// \FSM|current_state[2]~2_combout  = !\FSM|next_state [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM|next_state [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FSM|current_state[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|current_state[2]~2 .lut_mask = 16'h0F0F;
defparam \FSM|current_state[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N1
dffeas \FSM|current_state[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\FSM|current_state[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[2] .is_wysiwyg = "true";
defparam \FSM|current_state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N4
cycloneive_lcell_comb \FSM|aluControl[1]~2 (
// Equation(s):
// \FSM|aluControl[1]~2_combout  = (!\FSM|current_state [2] & !\FSM|current_state [3])

	.dataa(\FSM|current_state [2]),
	.datab(gnd),
	.datac(\FSM|current_state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FSM|aluControl[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|aluControl[1]~2 .lut_mask = 16'h0505;
defparam \FSM|aluControl[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N9
dffeas \ir|register|Q[15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[15]~119_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|Q[15] .is_wysiwyg = "true";
defparam \ir|register|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N8
cycloneive_lcell_comb \FSM|next_state~23 (
// Equation(s):
// \FSM|next_state~23_combout  = (\FSM|Equal1~0_combout  & ((\FSM|aluControl[1]~2_combout ) # ((\ir|register|Q [15] & \FSM|next_state[3]~5_combout )))) # (!\FSM|Equal1~0_combout  & (((\ir|register|Q [15] & \FSM|next_state[3]~5_combout ))))

	.dataa(\FSM|Equal1~0_combout ),
	.datab(\FSM|aluControl[1]~2_combout ),
	.datac(\ir|register|Q [15]),
	.datad(\FSM|next_state[3]~5_combout ),
	.cin(gnd),
	.combout(\FSM|next_state~23_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~23 .lut_mask = 16'hF888;
defparam \FSM|next_state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N8
cycloneive_lcell_comb \FSM|next_state~24 (
// Equation(s):
// \FSM|next_state~24_combout  = (\FSM|current_state [0] & ((\FSM|current_state [1]) # (\FSM|current_state [4]))) # (!\FSM|current_state [0] & (\FSM|current_state [1] & \FSM|current_state [4]))

	.dataa(\FSM|current_state [0]),
	.datab(gnd),
	.datac(\FSM|current_state [1]),
	.datad(\FSM|current_state [4]),
	.cin(gnd),
	.combout(\FSM|next_state~24_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~24 .lut_mask = 16'hFAA0;
defparam \FSM|next_state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N14
cycloneive_lcell_comb \FSM|next_state~25 (
// Equation(s):
// \FSM|next_state~25_combout  = (\FSM|current_state [0] & ((\FSM|current_state [3] & ((!\FSM|current_state [2]) # (!\FSM|next_state~24_combout ))) # (!\FSM|current_state [3] & ((\FSM|current_state [2]))))) # (!\FSM|current_state [0] & (!\FSM|current_state 
// [3] & (\FSM|next_state~24_combout )))

	.dataa(\FSM|current_state [0]),
	.datab(\FSM|current_state [3]),
	.datac(\FSM|next_state~24_combout ),
	.datad(\FSM|current_state [2]),
	.cin(gnd),
	.combout(\FSM|next_state~25_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~25 .lut_mask = 16'h3A98;
defparam \FSM|next_state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N24
cycloneive_lcell_comb \FSM|next_state~7 (
// Equation(s):
// \FSM|next_state~7_combout  = (!\FSM|next_state[3]~5_combout  & ((\FSM|current_state [3]) # (!\FSM|Equal1~0_combout )))

	.dataa(\FSM|next_state[3]~5_combout ),
	.datab(gnd),
	.datac(\FSM|current_state [3]),
	.datad(\FSM|Equal1~0_combout ),
	.cin(gnd),
	.combout(\FSM|next_state~7_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~7 .lut_mask = 16'h5055;
defparam \FSM|next_state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
cycloneive_lcell_comb \FSM|next_state~26 (
// Equation(s):
// \FSM|next_state~26_combout  = (\FSM|next_state~23_combout ) # ((\FSM|next_state~25_combout  & (\FSM|current_state [5] & \FSM|next_state~7_combout )))

	.dataa(\FSM|next_state~23_combout ),
	.datab(\FSM|next_state~25_combout ),
	.datac(\FSM|current_state [5]),
	.datad(\FSM|next_state~7_combout ),
	.cin(gnd),
	.combout(\FSM|next_state~26_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~26 .lut_mask = 16'hEAAA;
defparam \FSM|next_state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N29
dffeas \FSM|next_state[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|next_state~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|next_state[3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|next_state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|next_state[3] .is_wysiwyg = "true";
defparam \FSM|next_state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N22
cycloneive_lcell_comb \FSM|current_state[3]~3 (
// Equation(s):
// \FSM|current_state[3]~3_combout  = !\FSM|next_state [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSM|next_state [3]),
	.cin(gnd),
	.combout(\FSM|current_state[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|current_state[3]~3 .lut_mask = 16'h00FF;
defparam \FSM|current_state[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N23
dffeas \FSM|current_state[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\FSM|current_state[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[3] .is_wysiwyg = "true";
defparam \FSM|current_state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N28
cycloneive_lcell_comb \FSM|next_state~9 (
// Equation(s):
// \FSM|next_state~9_combout  = (\FSM|current_state [2] & (!\FSM|current_state [1] & ((\FSM|current_state [3]) # (\FSM|current_state [4])))) # (!\FSM|current_state [2] & (((\FSM|current_state [3]))))

	.dataa(\FSM|current_state [1]),
	.datab(\FSM|current_state [3]),
	.datac(\FSM|current_state [2]),
	.datad(\FSM|current_state [4]),
	.cin(gnd),
	.combout(\FSM|next_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~9 .lut_mask = 16'h5C4C;
defparam \FSM|next_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N26
cycloneive_lcell_comb \FSM|next_state~8 (
// Equation(s):
// \FSM|next_state~8_combout  = (!\FSM|current_state [0] & ((\FSM|current_state [1] & (!\FSM|current_state [3] & \FSM|current_state [4])) # (!\FSM|current_state [1] & (\FSM|current_state [3] & !\FSM|current_state [4]))))

	.dataa(\FSM|current_state [1]),
	.datab(\FSM|current_state [3]),
	.datac(\FSM|current_state [0]),
	.datad(\FSM|current_state [4]),
	.cin(gnd),
	.combout(\FSM|next_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~8 .lut_mask = 16'h0204;
defparam \FSM|next_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N14
cycloneive_lcell_comb \FSM|next_state~10 (
// Equation(s):
// \FSM|next_state~10_combout  = (\FSM|current_state [5] & ((\FSM|next_state~8_combout ) # ((\FSM|next_state~9_combout  & \FSM|current_state [0]))))

	.dataa(\FSM|current_state [5]),
	.datab(\FSM|next_state~9_combout ),
	.datac(\FSM|next_state~8_combout ),
	.datad(\FSM|current_state [0]),
	.cin(gnd),
	.combout(\FSM|next_state~10_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~10 .lut_mask = 16'hA8A0;
defparam \FSM|next_state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N17
dffeas \ir|register|Q[12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus[12]~116_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|Q[12] .is_wysiwyg = "true";
defparam \ir|register|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
cycloneive_lcell_comb \FSM|next_state~6 (
// Equation(s):
// \FSM|next_state~6_combout  = (\FSM|Equal1~0_combout  & ((\FSM|aluControl[1]~2_combout ) # ((\ir|register|Q [12] & \FSM|next_state[3]~5_combout )))) # (!\FSM|Equal1~0_combout  & (((\ir|register|Q [12] & \FSM|next_state[3]~5_combout ))))

	.dataa(\FSM|Equal1~0_combout ),
	.datab(\FSM|aluControl[1]~2_combout ),
	.datac(\ir|register|Q [12]),
	.datad(\FSM|next_state[3]~5_combout ),
	.cin(gnd),
	.combout(\FSM|next_state~6_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~6 .lut_mask = 16'hF888;
defparam \FSM|next_state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N6
cycloneive_lcell_comb \FSM|next_state~11 (
// Equation(s):
// \FSM|next_state~11_combout  = (\FSM|next_state~6_combout ) # ((\FSM|next_state~7_combout  & ((\FSM|next_state~10_combout ) # (\FSM|Selector2~3_combout ))))

	.dataa(\FSM|next_state~10_combout ),
	.datab(\FSM|next_state~6_combout ),
	.datac(\FSM|Selector2~3_combout ),
	.datad(\FSM|next_state~7_combout ),
	.cin(gnd),
	.combout(\FSM|next_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~11 .lut_mask = 16'hFECC;
defparam \FSM|next_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N7
dffeas \FSM|next_state[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|next_state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|next_state[3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|next_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|next_state[0] .is_wysiwyg = "true";
defparam \FSM|next_state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N12
cycloneive_lcell_comb \FSM|current_state[0]~0 (
// Equation(s):
// \FSM|current_state[0]~0_combout  = !\FSM|next_state [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSM|next_state [0]),
	.cin(gnd),
	.combout(\FSM|current_state[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|current_state[0]~0 .lut_mask = 16'h00FF;
defparam \FSM|current_state[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N13
dffeas \FSM|current_state[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\FSM|current_state[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[0] .is_wysiwyg = "true";
defparam \FSM|current_state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N18
cycloneive_lcell_comb \FSM|next_state[3]~5 (
// Equation(s):
// \FSM|next_state[3]~5_combout  = (\FSM|current_state [1] & (\FSM|current_state [0] & !\FSM|current_state [5]))

	.dataa(gnd),
	.datab(\FSM|current_state [1]),
	.datac(\FSM|current_state [0]),
	.datad(\FSM|current_state [5]),
	.cin(gnd),
	.combout(\FSM|next_state[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state[3]~5 .lut_mask = 16'h00C0;
defparam \FSM|next_state[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N22
cycloneive_lcell_comb \ir|register|Q[13]~feeder (
// Equation(s):
// \ir|register|Q[13]~feeder_combout  = \tsb|Bus[13]~117_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus[13]~117_combout ),
	.cin(gnd),
	.combout(\ir|register|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir|register|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \ir|register|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N23
dffeas \ir|register|Q[13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ir|register|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|Q[13] .is_wysiwyg = "true";
defparam \ir|register|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N10
cycloneive_lcell_comb \FSM|next_state~19 (
// Equation(s):
// \FSM|next_state~19_combout  = (\FSM|current_state [0] & ((\FSM|current_state [2] & (\FSM|current_state [1])) # (!\FSM|current_state [2] & ((!\FSM|current_state [3])))))

	.dataa(\FSM|current_state [0]),
	.datab(\FSM|current_state [2]),
	.datac(\FSM|current_state [1]),
	.datad(\FSM|current_state [3]),
	.cin(gnd),
	.combout(\FSM|next_state~19_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~19 .lut_mask = 16'h80A2;
defparam \FSM|next_state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N20
cycloneive_lcell_comb \FSM|next_state~18 (
// Equation(s):
// \FSM|next_state~18_combout  = (!\FSM|current_state [0] & ((!\FSM|current_state [4]) # (!\FSM|current_state [3])))

	.dataa(gnd),
	.datab(\FSM|current_state [3]),
	.datac(\FSM|current_state [0]),
	.datad(\FSM|current_state [4]),
	.cin(gnd),
	.combout(\FSM|next_state~18_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~18 .lut_mask = 16'h030F;
defparam \FSM|next_state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N12
cycloneive_lcell_comb \FSM|next_state~35 (
// Equation(s):
// \FSM|next_state~35_combout  = (\FSM|current_state [5] & ((\FSM|next_state~19_combout ) # ((\FSM|next_state~18_combout )))) # (!\FSM|current_state [5] & (((\FSM|current_state [1]))))

	.dataa(\FSM|next_state~19_combout ),
	.datab(\FSM|current_state [5]),
	.datac(\FSM|current_state [1]),
	.datad(\FSM|next_state~18_combout ),
	.cin(gnd),
	.combout(\FSM|next_state~35_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~35 .lut_mask = 16'hFCB8;
defparam \FSM|next_state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N12
cycloneive_lcell_comb \FSM|next_state~20 (
// Equation(s):
// \FSM|next_state~20_combout  = (\FSM|next_state[3]~5_combout  & (\ir|register|Q [13] & ((\FSM|next_state~35_combout ) # (!\FSM|next_state~7_combout )))) # (!\FSM|next_state[3]~5_combout  & (((\FSM|next_state~35_combout ) # (!\FSM|next_state~7_combout ))))

	.dataa(\FSM|next_state[3]~5_combout ),
	.datab(\ir|register|Q [13]),
	.datac(\FSM|next_state~35_combout ),
	.datad(\FSM|next_state~7_combout ),
	.cin(gnd),
	.combout(\FSM|next_state~20_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~20 .lut_mask = 16'hD0DD;
defparam \FSM|next_state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N13
dffeas \FSM|next_state[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|next_state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|next_state[3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|next_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|next_state[1] .is_wysiwyg = "true";
defparam \FSM|next_state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N30
cycloneive_lcell_comb \FSM|current_state[1]~1 (
// Equation(s):
// \FSM|current_state[1]~1_combout  = !\FSM|next_state [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM|next_state [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FSM|current_state[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|current_state[1]~1 .lut_mask = 16'h0F0F;
defparam \FSM|current_state[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N31
dffeas \FSM|current_state[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\FSM|current_state[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[1] .is_wysiwyg = "true";
defparam \FSM|current_state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N10
cycloneive_lcell_comb \FSM|next_state~28 (
// Equation(s):
// \FSM|next_state~28_combout  = (\FSM|current_state [1]) # (((!\FSM|next_state~27_combout ) # (!\FSM|current_state [2])) # (!\FSM|current_state [3]))

	.dataa(\FSM|current_state [1]),
	.datab(\FSM|current_state [3]),
	.datac(\FSM|current_state [2]),
	.datad(\FSM|next_state~27_combout ),
	.cin(gnd),
	.combout(\FSM|next_state~28_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~28 .lut_mask = 16'hBFFF;
defparam \FSM|next_state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N18
cycloneive_lcell_comb \FSM|Equal1~1 (
// Equation(s):
// \FSM|Equal1~1_combout  = (\FSM|current_state [2] & (!\FSM|current_state [3] & \FSM|Equal1~0_combout ))

	.dataa(gnd),
	.datab(\FSM|current_state [2]),
	.datac(\FSM|current_state [3]),
	.datad(\FSM|Equal1~0_combout ),
	.cin(gnd),
	.combout(\FSM|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Equal1~1 .lut_mask = 16'h0C00;
defparam \FSM|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N10
cycloneive_lcell_comb \FSM|next_state~34 (
// Equation(s):
// \FSM|next_state~34_combout  = (!\FSM|Equal1~1_combout  & ((\FSM|current_state [5] & (!\FSM|next_state~28_combout )) # (!\FSM|current_state [5] & ((!\FSM|current_state [0])))))

	.dataa(\FSM|current_state [5]),
	.datab(\FSM|next_state~28_combout ),
	.datac(\FSM|current_state [0]),
	.datad(\FSM|Equal1~1_combout ),
	.cin(gnd),
	.combout(\FSM|next_state~34_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~34 .lut_mask = 16'h0027;
defparam \FSM|next_state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N30
cycloneive_lcell_comb \FSM|next_state~36 (
// Equation(s):
// \FSM|next_state~36_combout  = (\FSM|next_state~34_combout ) # ((!\FSM|current_state [2] & (!\FSM|current_state [3] & \FSM|Equal1~0_combout )))

	.dataa(\FSM|next_state~34_combout ),
	.datab(\FSM|current_state [2]),
	.datac(\FSM|current_state [3]),
	.datad(\FSM|Equal1~0_combout ),
	.cin(gnd),
	.combout(\FSM|next_state~36_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~36 .lut_mask = 16'hABAA;
defparam \FSM|next_state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N10
cycloneive_lcell_comb \FSM|next_state[5]~31 (
// Equation(s):
// \FSM|next_state[5]~31_combout  = (\FSM|current_state [4] & (\FSM|current_state [2] $ (((!\FSM|current_state [3]))))) # (!\FSM|current_state [4] & ((\FSM|current_state [2] & (!\FSM|current_state [1] & !\FSM|current_state [3])) # (!\FSM|current_state [2] & 
// ((!\FSM|current_state [3]) # (!\FSM|current_state [1])))))

	.dataa(\FSM|current_state [4]),
	.datab(\FSM|current_state [2]),
	.datac(\FSM|current_state [1]),
	.datad(\FSM|current_state [3]),
	.cin(gnd),
	.combout(\FSM|next_state[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state[5]~31 .lut_mask = 16'h8937;
defparam \FSM|next_state[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N28
cycloneive_lcell_comb \FSM|next_state[5]~30 (
// Equation(s):
// \FSM|next_state[5]~30_combout  = (\FSM|current_state [4] & (!\FSM|current_state [2] & ((\FSM|current_state [1]) # (\FSM|current_state [0])))) # (!\FSM|current_state [4] & (\FSM|current_state [1] & ((\FSM|current_state [0]))))

	.dataa(\FSM|current_state [1]),
	.datab(\FSM|current_state [2]),
	.datac(\FSM|current_state [4]),
	.datad(\FSM|current_state [0]),
	.cin(gnd),
	.combout(\FSM|next_state[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state[5]~30 .lut_mask = 16'h3A20;
defparam \FSM|next_state[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N4
cycloneive_lcell_comb \FSM|next_state[5]~32 (
// Equation(s):
// \FSM|next_state[5]~32_combout  = (\FSM|current_state [5] & ((\FSM|next_state[5]~30_combout ) # ((\FSM|next_state[5]~31_combout  & !\FSM|current_state [0]))))

	.dataa(\FSM|next_state[5]~31_combout ),
	.datab(\FSM|next_state[5]~30_combout ),
	.datac(\FSM|current_state [0]),
	.datad(\FSM|current_state [5]),
	.cin(gnd),
	.combout(\FSM|next_state[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state[5]~32 .lut_mask = 16'hCE00;
defparam \FSM|next_state[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N4
cycloneive_lcell_comb \FSM|next_state[5]~33 (
// Equation(s):
// \FSM|next_state[5]~33_combout  = ((!\FSM|next_state[5]~32_combout  & ((\FSM|current_state [5]) # (!\FSM|next_state[3]~16_combout )))) # (!\FSM|next_state~12_combout )

	.dataa(\FSM|current_state [5]),
	.datab(\FSM|next_state[3]~16_combout ),
	.datac(\FSM|next_state[5]~32_combout ),
	.datad(\FSM|next_state~12_combout ),
	.cin(gnd),
	.combout(\FSM|next_state[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state[5]~33 .lut_mask = 16'h0BFF;
defparam \FSM|next_state[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N31
dffeas \FSM|next_state[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|next_state~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|next_state[5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|next_state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|next_state[5] .is_wysiwyg = "true";
defparam \FSM|next_state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
cycloneive_lcell_comb \FSM|current_state[5]~4 (
// Equation(s):
// \FSM|current_state[5]~4_combout  = !\FSM|next_state [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSM|next_state [5]),
	.cin(gnd),
	.combout(\FSM|current_state[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|current_state[5]~4 .lut_mask = 16'h00FF;
defparam \FSM|current_state[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N7
dffeas \FSM|current_state[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\FSM|current_state[5]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[5] .is_wysiwyg = "true";
defparam \FSM|current_state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N16
cycloneive_lcell_comb \FSM|next_state~29 (
// Equation(s):
// \FSM|next_state~29_combout  = (\FSM|Equal1~1_combout ) # ((\FSM|current_state [5] & \FSM|next_state~28_combout ))

	.dataa(\FSM|current_state [5]),
	.datab(\FSM|Equal1~1_combout ),
	.datac(\FSM|next_state~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FSM|next_state~29_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~29 .lut_mask = 16'hECEC;
defparam \FSM|next_state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N17
dffeas \FSM|next_state[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|next_state~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|next_state[5]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|next_state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|next_state[4] .is_wysiwyg = "true";
defparam \FSM|next_state[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N21
dffeas \FSM|current_state[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FSM|next_state [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[4] .is_wysiwyg = "true";
defparam \FSM|current_state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N16
cycloneive_lcell_comb \FSM|Selector4~3 (
// Equation(s):
// \FSM|Selector4~3_combout  = (\FSM|current_state [0] & ((\FSM|current_state [5]))) # (!\FSM|current_state [0] & (\FSM|current_state [1] & !\FSM|current_state [5]))

	.dataa(gnd),
	.datab(\FSM|current_state [1]),
	.datac(\FSM|current_state [0]),
	.datad(\FSM|current_state [5]),
	.cin(gnd),
	.combout(\FSM|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector4~3 .lut_mask = 16'hF00C;
defparam \FSM|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N26
cycloneive_lcell_comb \FSM|Selector4~2 (
// Equation(s):
// \FSM|Selector4~2_combout  = (\FSM|current_state [1] & ((\FSM|current_state [5]))) # (!\FSM|current_state [1] & (\FSM|current_state [0]))

	.dataa(gnd),
	.datab(\FSM|current_state [1]),
	.datac(\FSM|current_state [0]),
	.datad(\FSM|current_state [5]),
	.cin(gnd),
	.combout(\FSM|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector4~2 .lut_mask = 16'hFC30;
defparam \FSM|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N28
cycloneive_lcell_comb \FSM|Selector4~1 (
// Equation(s):
// \FSM|Selector4~1_combout  = (!\FSM|current_state [2] & ((\FSM|current_state [3] & (\FSM|Selector14~4_combout )) # (!\FSM|current_state [3] & ((\FSM|Equal1~0_combout )))))

	.dataa(\FSM|Selector14~4_combout ),
	.datab(\FSM|Equal1~0_combout ),
	.datac(\FSM|current_state [2]),
	.datad(\FSM|current_state [3]),
	.cin(gnd),
	.combout(\FSM|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector4~1 .lut_mask = 16'h0A0C;
defparam \FSM|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N6
cycloneive_lcell_comb \FSM|Selector4~4 (
// Equation(s):
// \FSM|Selector4~4_combout  = (\FSM|current_state [4] & (((\FSM|Selector4~1_combout ) # (!\FSM|Selector4~2_combout )) # (!\FSM|Selector4~3_combout ))) # (!\FSM|current_state [4] & (((\FSM|Selector4~2_combout  & !\FSM|Selector4~1_combout ))))

	.dataa(\FSM|current_state [4]),
	.datab(\FSM|Selector4~3_combout ),
	.datac(\FSM|Selector4~2_combout ),
	.datad(\FSM|Selector4~1_combout ),
	.cin(gnd),
	.combout(\FSM|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector4~4 .lut_mask = 16'hAA7A;
defparam \FSM|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N8
cycloneive_lcell_comb \FSM|Selector4~5 (
// Equation(s):
// \FSM|Selector4~5_combout  = (\FSM|Selector4~1_combout ) # ((!\FSM|current_state [4] & (\FSM|Selector4~3_combout  & !\FSM|Selector4~2_combout )))

	.dataa(\FSM|current_state [4]),
	.datab(\FSM|Selector4~3_combout ),
	.datac(\FSM|Selector4~2_combout ),
	.datad(\FSM|Selector4~1_combout ),
	.cin(gnd),
	.combout(\FSM|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector4~5 .lut_mask = 16'hFF04;
defparam \FSM|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N2
cycloneive_lcell_comb \FSM|Selector4~0 (
// Equation(s):
// \FSM|Selector4~0_combout  = (\FSM|current_state [3] & (\FSM|current_state [2])) # (!\FSM|current_state [3] & (!\FSM|current_state [2] & \FSM|Equal1~0_combout ))

	.dataa(gnd),
	.datab(\FSM|current_state [3]),
	.datac(\FSM|current_state [2]),
	.datad(\FSM|Equal1~0_combout ),
	.cin(gnd),
	.combout(\FSM|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector4~0 .lut_mask = 16'hC3C0;
defparam \FSM|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N14
cycloneive_lcell_comb \FSM|Selector4~6 (
// Equation(s):
// \FSM|Selector4~6_combout  = (\FSM|Selector4~4_combout  & ((\FSM|Selector4~5_combout  & ((\FSM|Selector4~0_combout ))) # (!\FSM|Selector4~5_combout  & (\FSM|ldPC~q )))) # (!\FSM|Selector4~4_combout  & ((\FSM|Selector4~0_combout  & (\FSM|Selector4~5_combout 
// )) # (!\FSM|Selector4~0_combout  & ((\FSM|ldPC~q )))))

	.dataa(\FSM|Selector4~4_combout ),
	.datab(\FSM|Selector4~5_combout ),
	.datac(\FSM|ldPC~q ),
	.datad(\FSM|Selector4~0_combout ),
	.cin(gnd),
	.combout(\FSM|Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector4~6 .lut_mask = 16'hEC70;
defparam \FSM|Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N15
dffeas \FSM|ldPC (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|Selector4~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|ldPC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|ldPC .is_wysiwyg = "true";
defparam \FSM|ldPC .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N1
dffeas \pc|PC_inc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[0]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[0] .is_wysiwyg = "true";
defparam \pc|PC_inc[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N1
dffeas \pc|pc_reg|Q[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|PC_inc [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|Q[0] .is_wysiwyg = "true";
defparam \pc|pc_reg|Q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y73_N22
cycloneive_io_ibuf \data_in_direct[0]~input (
	.i(data_in_direct[0]),
	.ibar(gnd),
	.o(\data_in_direct[0]~input_o ));
// synopsys translate_off
defparam \data_in_direct[0]~input .bus_hold = "false";
defparam \data_in_direct[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [0]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[0]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode860w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [0]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[0]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [0]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[0]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [0]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[0]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000036;
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N16
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2 .lut_mask = 16'hEE50;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N22
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~3 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~3_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~3 .lut_mask = 16'hF588;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode880w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [0]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[0]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [0]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[0]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N28
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout 
// ) # ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  & !\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0 .lut_mask = 16'hAAD8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode900w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [0]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[0]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode890w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk_direct~inputclkctrl_outclk ),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.ena1(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|Q [0]}),
	.portaaddr({\memory|MAR_reg|Q [12],\memory|MAR_reg|Q [11],\memory|MAR_reg|Q [10],\memory|MAR_reg|Q [9],\memory|MAR_reg|Q [8],\memory|MAR_reg|Q [7],\memory|MAR_reg|Q [6],\memory|MAR_reg|Q [5],\memory|MAR_reg|Q [4],\memory|MAR_reg|Q [3],\memory|MAR_reg|Q [2],\memory|MAR_reg|Q [1],\memory|MAR_reg|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_in_direct[0]~input_o }),
	.portbaddr({\address_in_direct[12]~input_o ,\address_in_direct[11]~input_o ,\address_in_direct[10]~input_o ,\address_in_direct[9]~input_o ,\address_in_direct[8]~input_o ,\address_in_direct[7]~input_o ,\address_in_direct[6]~input_o ,\address_in_direct[5]~input_o ,
\address_in_direct[4]~input_o ,\address_in_direct[3]~input_o ,\address_in_direct[2]~input_o ,\address_in_direct[1]~input_o ,\address_in_direct[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "Memory:memory|two_port_mem:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_67i2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N18
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~1 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~1_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0_combout ))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0_combout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~1 .lut_mask = 16'hE6C4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N20
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~4 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~4_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~1_combout ))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~3_combout ))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~3_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~1_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~4 .lut_mask = 16'hFA50;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N24
cycloneive_lcell_comb \memory|MDRIn[0]~0 (
// Equation(s):
// \memory|MDRIn[0]~0_combout  = (\FSM|selMDR [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~4_combout )))) # (!\FSM|selMDR [0] & ((\tsb|Bus[0]~22_combout ) # ((!\tsb|Bus[15]~23_combout ))))

	.dataa(\FSM|selMDR [0]),
	.datab(\tsb|Bus[0]~22_combout ),
	.datac(\tsb|Bus[15]~23_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~4_combout ),
	.cin(gnd),
	.combout(\memory|MDRIn[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDRIn[0]~0 .lut_mask = 16'hEF45;
defparam \memory|MDRIn[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N25
dffeas \memory|MDR_reg|Q[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDRIn[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|Q[0] .is_wysiwyg = "true";
defparam \memory|MDR_reg|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N30
cycloneive_lcell_comb \alu|adder_in_b[0]~6 (
// Equation(s):
// \alu|adder_in_b[0]~6_combout  = (!\ir|register|Q [5] & ((\FSM|SR2 [0] & ((\alu|adder_in_b[0]~1_combout ))) # (!\FSM|SR2 [0] & (\alu|adder_in_b[0]~3_combout ))))

	.dataa(\alu|adder_in_b[0]~3_combout ),
	.datab(\FSM|SR2 [0]),
	.datac(\ir|register|Q [5]),
	.datad(\alu|adder_in_b[0]~1_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[0]~6 .lut_mask = 16'h0E02;
defparam \alu|adder_in_b[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N26
cycloneive_lcell_comb \tsb|Bus[0]~19 (
// Equation(s):
// \tsb|Bus[0]~19_combout  = ((\alu|adder_in_b[0]~6_combout ) # ((\ir|register|Q [0] & \ir|register|Q [5]))) # (!\FSM|aluControl [1])

	.dataa(\FSM|aluControl [1]),
	.datab(\ir|register|Q [0]),
	.datac(\ir|register|Q [5]),
	.datad(\alu|adder_in_b[0]~6_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[0]~19 .lut_mask = 16'hFFD5;
defparam \tsb|Bus[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N16
cycloneive_lcell_comb \tsb|Bus[0]~18 (
// Equation(s):
// \tsb|Bus[0]~18_combout  = (\FSM|aluControl [0] & ((\FSM|aluControl [1] & (!\reg_file|mux0|out[0]~4_combout )) # (!\FSM|aluControl [1] & ((\alu|Add0~0_combout )))))

	.dataa(\reg_file|mux0|out[0]~4_combout ),
	.datab(\FSM|aluControl [0]),
	.datac(\FSM|aluControl [1]),
	.datad(\alu|Add0~0_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[0]~18 .lut_mask = 16'h4C40;
defparam \tsb|Bus[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N0
cycloneive_lcell_comb \tsb|Bus[0]~20 (
// Equation(s):
// \tsb|Bus[0]~20_combout  = (\tsb|Bus[0]~18_combout ) # ((\reg_file|mux0|out[0]~4_combout  & (!\FSM|aluControl [0] & \tsb|Bus[0]~19_combout )))

	.dataa(\reg_file|mux0|out[0]~4_combout ),
	.datab(\FSM|aluControl [0]),
	.datac(\tsb|Bus[0]~19_combout ),
	.datad(\tsb|Bus[0]~18_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[0]~20 .lut_mask = 16'hFF20;
defparam \tsb|Bus[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N18
cycloneive_lcell_comb \tsb|Bus[0]~21 (
// Equation(s):
// \tsb|Bus[0]~21_combout  = (\tsb|Bus[0]~17_combout  & ((\memory|MDR_reg|Q [0]) # ((\tsb|Bus[0]~16_combout )))) # (!\tsb|Bus[0]~17_combout  & (((!\tsb|Bus[0]~16_combout  & \tsb|Bus[0]~20_combout ))))

	.dataa(\memory|MDR_reg|Q [0]),
	.datab(\tsb|Bus[0]~17_combout ),
	.datac(\tsb|Bus[0]~16_combout ),
	.datad(\tsb|Bus[0]~20_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[0]~21 .lut_mask = 16'hCBC8;
defparam \tsb|Bus[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N24
cycloneive_lcell_comb \tsb|Bus[0]~22 (
// Equation(s):
// \tsb|Bus[0]~22_combout  = (\tsb|Bus[0]~16_combout  & ((\tsb|Bus[0]~21_combout  & ((\eab|eabOut[0]~0_combout ))) # (!\tsb|Bus[0]~21_combout  & (\pc|pc_reg|Q [0])))) # (!\tsb|Bus[0]~16_combout  & (((\tsb|Bus[0]~21_combout ))))

	.dataa(\pc|pc_reg|Q [0]),
	.datab(\eab|eabOut[0]~0_combout ),
	.datac(\tsb|Bus[0]~16_combout ),
	.datad(\tsb|Bus[0]~21_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[0]~22 .lut_mask = 16'hCFA0;
defparam \tsb|Bus[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N7
dffeas \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\clk_direct~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\address_in_direct[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N13
dffeas \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\clk_direct~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\address_in_direct[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N16
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~2 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~2_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ) # ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~2 .lut_mask = 16'hCBC8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N26
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~3 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~3_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~2_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~2_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~2_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~2_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~3 .lut_mask = 16'hAFC0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N8
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~0 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~0_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80~PORTBDATAOUT0 ) # ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & (((!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0 ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~0 .lut_mask = 16'hCBC8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N18
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~1 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~1_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~0_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112~PORTBDATAOUT0 ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~0_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96~PORTBDATAOUT0 )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~0_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~0_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~1 .lut_mask = 16'hF838;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N29
dffeas \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\clk_direct~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\address_in_direct[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N4
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~4 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~4_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~1_combout ))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~3_combout ))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~3_combout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~1_combout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~4 .lut_mask = 16'hCACA;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N2
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~7 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~7_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]) # 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  & (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~7 .lut_mask = 16'hCEC2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N0
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~8 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~8_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~7_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~7_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~7_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~7_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~8 .lut_mask = 16'hF388;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N10
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~5 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~5_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81~PORTBDATAOUT0 ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0 ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~5 .lut_mask = 16'hF2C2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N28
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~6 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~6_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~5_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113~PORTBDATAOUT0 )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~5_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97~PORTBDATAOUT0 ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~5_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97~PORTBDATAOUT0 ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~5_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~6 .lut_mask = 16'hAFC0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N30
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~9 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~9_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~6_combout ))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~8_combout ))

	.dataa(gnd),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~8_combout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~6_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~9 .lut_mask = 16'hFC0C;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N16
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~12 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~12_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~12 .lut_mask = 16'hFC22;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N30
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~13 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~13_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~12_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 ) # ((!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~12_combout  & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~12_combout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~13 .lut_mask = 16'hBC8C;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N24
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~10 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~10_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82~PORTBDATAOUT0 ) # ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0  & 
// !\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0 ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~10 .lut_mask = 16'hCCB8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N18
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~11 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~11_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~10_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114~PORTBDATAOUT0 )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~10_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98~PORTBDATAOUT0 ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~10_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98~PORTBDATAOUT0 ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~10_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~11 .lut_mask = 16'hBBC0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N20
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~14 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~14_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~11_combout ))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~13_combout ))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~13_combout ),
	.datab(gnd),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~11_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~14 .lut_mask = 16'hFA0A;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N10
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~17 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~17_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]) # 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  & (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~17 .lut_mask = 16'hCEC2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N0
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~18 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~18_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~17_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ) # ((!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~17_combout  & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~17_combout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~18 .lut_mask = 16'hDA8A;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N22
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~15 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~15_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83~PORTBDATAOUT0 ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0 ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~15 .lut_mask = 16'hF2C2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N8
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~16 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~16_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~15_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115~PORTBDATAOUT0 )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~15_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99~PORTBDATAOUT0 ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~15_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~15_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~16 .lut_mask = 16'hBCB0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N14
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~19 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~19_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~16_combout ))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~18_combout ))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~18_combout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~19 .lut_mask = 16'hE4E4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N0
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~20 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~20_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84~PORTBDATAOUT0 )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0 )))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0 ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~20 .lut_mask = 16'hEE30;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N24
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~21 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~21_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~20_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116~PORTBDATAOUT0 ) # ((!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~20_combout  & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0  & 
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~20_combout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116~PORTBDATAOUT0 ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0 ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~21 .lut_mask = 16'hD8AA;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N4
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~22 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~22_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~22 .lut_mask = 16'hFC22;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N6
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~23 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~23_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~22_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ) # ((!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~22_combout  & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0  & 
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~22_combout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~23 .lut_mask = 16'hB8CC;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N20
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~24 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~24_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~21_combout )) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~23_combout )))

	.dataa(gnd),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~21_combout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~23_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~24 .lut_mask = 16'hCFC0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N4
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~27 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~27_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]) # 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  & (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~27 .lut_mask = 16'hAEA4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N22
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~28 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~28_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~27_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~27_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~27_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~27_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~28 .lut_mask = 16'hF858;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N0
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~25 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~25_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]) # 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85~PORTBDATAOUT0 )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0  & (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1])))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0 ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~25 .lut_mask = 16'hAEA4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N18
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~26 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~26_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~25_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117~PORTBDATAOUT0 ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~25_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101~PORTBDATAOUT0 )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~25_combout ))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~25_combout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101~PORTBDATAOUT0 ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~26 .lut_mask = 16'hEC64;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N8
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~29 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~29_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~26_combout ))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~28_combout ))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~28_combout ),
	.datab(gnd),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~26_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~29 .lut_mask = 16'hFA0A;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N12
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~32 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~32_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]) # 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~32 .lut_mask = 16'hCEC2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N26
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~33 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~33_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~32_combout  & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~32_combout  & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0  & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b 
// [0])))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~32_combout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~33 .lut_mask = 16'hEA4A;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N4
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~30 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~30_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86~PORTBDATAOUT0 ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0 ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~30 .lut_mask = 16'hF2C2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N2
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~31 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~31_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~30_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118~PORTBDATAOUT0 ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~30_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0 )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~30_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~30_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~31 .lut_mask = 16'hF838;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N28
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~34 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~34_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~31_combout ))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~33_combout ))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~33_combout ),
	.datab(gnd),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~31_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~34 .lut_mask = 16'hFA0A;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N22
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~35 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~35_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87~PORTBDATAOUT0 ) # (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0  & 
// ((!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0 ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87~PORTBDATAOUT0 ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~35 .lut_mask = 16'hAAE4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N12
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~36 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~36_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~35_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119~PORTBDATAOUT0 ) # ((!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~35_combout  & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0  & 
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~35_combout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119~PORTBDATAOUT0 ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0 ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~36 .lut_mask = 16'hD8AA;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N14
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~37 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~37_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~37 .lut_mask = 16'hFA44;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N0
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~38 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~38_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~37_combout  & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~37_combout  & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~37_combout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~38 .lut_mask = 16'hE2CC;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N26
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~39 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~39_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~36_combout )) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~38_combout )))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~36_combout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~38_combout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~39 .lut_mask = 16'hACAC;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N30
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~42 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~42_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~42 .lut_mask = 16'hFC22;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N20
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~43 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~43_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~42_combout  & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~42_combout  & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~42_combout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~43 .lut_mask = 16'hE6A2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N28
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~40 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~40_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88~PORTBDATAOUT0 ) # ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & (((!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72~PORTBDATAOUT0 ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88~PORTBDATAOUT0 ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~40 .lut_mask = 16'hADA8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N30
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~41 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~41_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~40_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120~PORTBDATAOUT0 ) # ((!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~40_combout  & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104~PORTBDATAOUT0 ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~40_combout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~41 .lut_mask = 16'hBC8C;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N18
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~44 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~44_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~41_combout ))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~43_combout ))

	.dataa(gnd),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~43_combout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~41_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~44 .lut_mask = 16'hF0CC;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N20
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~47 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~47_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]) # 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  & (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~47 .lut_mask = 16'hCEC2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N6
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~48 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~48_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~47_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~47_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~47_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~47_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~48 .lut_mask = 16'hCFA0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N12
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~45 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~45_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89~PORTBDATAOUT0 ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73~PORTBDATAOUT0 ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~45 .lut_mask = 16'hF2C2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N14
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~46 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~46_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~45_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121~PORTBDATAOUT0 )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~45_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105~PORTBDATAOUT0 ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~45_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105~PORTBDATAOUT0 ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~45_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~46 .lut_mask = 16'hAFC0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N24
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~49 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~49_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~46_combout ))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~48_combout ))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~48_combout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~46_combout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~49 .lut_mask = 16'hCACA;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N6
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~52 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~52_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]) # 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  & (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~52 .lut_mask = 16'hAEA4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N20
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~53 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~53_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~52_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ) # ((!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~52_combout  & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~52_combout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~53 .lut_mask = 16'hDA8A;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N2
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~50 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~50_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]) # 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90~PORTBDATAOUT0 )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74~PORTBDATAOUT0  & (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1])))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74~PORTBDATAOUT0 ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~50 .lut_mask = 16'hAEA4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N28
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~51 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~51_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~50_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122~PORTBDATAOUT0 )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~50_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106~PORTBDATAOUT0 ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~50_combout ))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~50_combout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122~PORTBDATAOUT0 ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~51 .lut_mask = 16'hE6C4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N14
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~54 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~54_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~51_combout ))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~53_combout ))

	.dataa(gnd),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~53_combout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~51_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~54 .lut_mask = 16'hFC0C;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N16
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~55 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~55_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91~PORTBDATAOUT0 ) # ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75~PORTBDATAOUT0  & 
// !\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91~PORTBDATAOUT0 ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75~PORTBDATAOUT0 ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~55 .lut_mask = 16'hAAD8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N10
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~56 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~56_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~55_combout  & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123~PORTBDATAOUT0 ) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~55_combout  & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107~PORTBDATAOUT0  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~55_combout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123~PORTBDATAOUT0 ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~56 .lut_mask = 16'hE2CC;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N4
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~57 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~57_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 ) # (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  & 
// ((!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~57 .lut_mask = 16'hAAE4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N2
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~58 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~58_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~57_combout  & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~57_combout  & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~57_combout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~58 .lut_mask = 16'hE2CC;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N28
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~59 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~59_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~56_combout )) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~58_combout )))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~56_combout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~58_combout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~59 .lut_mask = 16'hACAC;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N12
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~62 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~62_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~62 .lut_mask = 16'hF4A4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N26
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~63 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~63_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~62_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~62_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~62_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~62_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~63 .lut_mask = 16'hDDA0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N24
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~60 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~60_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92~PORTBDATAOUT0 )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0 )))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92~PORTBDATAOUT0 ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~60 .lut_mask = 16'hE5E0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N10
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~61 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~61_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~60_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124~PORTBDATAOUT0 ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~60_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108~PORTBDATAOUT0 )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~60_combout ))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~60_combout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108~PORTBDATAOUT0 ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~61 .lut_mask = 16'hEC64;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N16
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~64 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~64_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~61_combout ))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~63_combout ))

	.dataa(gnd),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~63_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~61_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~64_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~64 .lut_mask = 16'hFC30;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N28
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~67 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~67_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~67_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~67 .lut_mask = 16'hFC22;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N6
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~68 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~68_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~67_combout  & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~67_combout  & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~67_combout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~68_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~68 .lut_mask = 16'hE2CC;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N18
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~65 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~65_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93~PORTBDATAOUT0 )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0 )))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93~PORTBDATAOUT0 ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0 ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~65_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~65 .lut_mask = 16'hEE50;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N8
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~66 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~66_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~65_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125~PORTBDATAOUT0 ) # ((!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~65_combout  & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109~PORTBDATAOUT0  & 
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~65_combout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109~PORTBDATAOUT0 ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~66_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~66 .lut_mask = 16'hB8CC;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N24
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~69 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~69_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~66_combout ))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~68_combout ))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~68_combout ),
	.datab(gnd),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~66_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~69_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~69 .lut_mask = 16'hF0AA;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N2
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~72 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~72_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ) # (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  & 
// ((!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~72_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~72 .lut_mask = 16'hAAE4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N16
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~73 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~73_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~72_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 ) # ((!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~72_combout  & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  & 
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~72_combout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~73_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~73 .lut_mask = 16'hB8CC;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N26
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~70 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~70_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94~PORTBDATAOUT0 ) # ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0  & 
// !\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0 ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~70_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~70 .lut_mask = 16'hCCB8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N8
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~71 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~71_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~70_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126~PORTBDATAOUT0 ) # ((!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~70_combout  & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110~PORTBDATAOUT0  & 
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110~PORTBDATAOUT0 ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~70_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~71_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~71 .lut_mask = 16'hACF0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N14
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~74 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~74_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~71_combout ))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~73_combout ))

	.dataa(gnd),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~73_combout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~71_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~74_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~74 .lut_mask = 16'hF0CC;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N20
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~77 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~77_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~77_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~77 .lut_mask = 16'hFC0A;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N24
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~78 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~78_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~77_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ) # ((!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~77_combout  & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~77_combout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~78_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~78 .lut_mask = 16'hBC8C;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N12
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~75 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~75_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95~PORTBDATAOUT0 ) # ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0  & 
// !\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95~PORTBDATAOUT0 ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0 ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~75_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~75 .lut_mask = 16'hCCB8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N22
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~76 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~76_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~75_combout  & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127~PORTBDATAOUT0 ) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~75_combout  & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111~PORTBDATAOUT0  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~75_combout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111~PORTBDATAOUT0 ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127~PORTBDATAOUT0 ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~76_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~76 .lut_mask = 16'hE4AA;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N0
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~79 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~79_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~76_combout ))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~78_combout ))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~78_combout ),
	.datab(gnd),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~76_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~79_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~79 .lut_mask = 16'hF0AA;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~79 .sum_lutc_input = "datac";
// synopsys translate_on

assign IR[0] = \IR[0]~output_o ;

assign IR[1] = \IR[1]~output_o ;

assign IR[2] = \IR[2]~output_o ;

assign IR[3] = \IR[3]~output_o ;

assign IR[4] = \IR[4]~output_o ;

assign IR[5] = \IR[5]~output_o ;

assign IR[6] = \IR[6]~output_o ;

assign IR[7] = \IR[7]~output_o ;

assign IR[8] = \IR[8]~output_o ;

assign IR[9] = \IR[9]~output_o ;

assign IR[10] = \IR[10]~output_o ;

assign IR[11] = \IR[11]~output_o ;

assign IR[12] = \IR[12]~output_o ;

assign IR[13] = \IR[13]~output_o ;

assign IR[14] = \IR[14]~output_o ;

assign IR[15] = \IR[15]~output_o ;

assign Bus[0] = \Bus[0]~output_o ;

assign Bus[1] = \Bus[1]~output_o ;

assign Bus[2] = \Bus[2]~output_o ;

assign Bus[3] = \Bus[3]~output_o ;

assign Bus[4] = \Bus[4]~output_o ;

assign Bus[5] = \Bus[5]~output_o ;

assign Bus[6] = \Bus[6]~output_o ;

assign Bus[7] = \Bus[7]~output_o ;

assign Bus[8] = \Bus[8]~output_o ;

assign Bus[9] = \Bus[9]~output_o ;

assign Bus[10] = \Bus[10]~output_o ;

assign Bus[11] = \Bus[11]~output_o ;

assign Bus[12] = \Bus[12]~output_o ;

assign Bus[13] = \Bus[13]~output_o ;

assign Bus[14] = \Bus[14]~output_o ;

assign Bus[15] = \Bus[15]~output_o ;

assign PC[0] = \PC[0]~output_o ;

assign PC[1] = \PC[1]~output_o ;

assign PC[2] = \PC[2]~output_o ;

assign PC[3] = \PC[3]~output_o ;

assign PC[4] = \PC[4]~output_o ;

assign PC[5] = \PC[5]~output_o ;

assign PC[6] = \PC[6]~output_o ;

assign PC[7] = \PC[7]~output_o ;

assign PC[8] = \PC[8]~output_o ;

assign PC[9] = \PC[9]~output_o ;

assign PC[10] = \PC[10]~output_o ;

assign PC[11] = \PC[11]~output_o ;

assign PC[12] = \PC[12]~output_o ;

assign PC[13] = \PC[13]~output_o ;

assign PC[14] = \PC[14]~output_o ;

assign PC[15] = \PC[15]~output_o ;

assign current_state[0] = \current_state[0]~output_o ;

assign current_state[1] = \current_state[1]~output_o ;

assign current_state[2] = \current_state[2]~output_o ;

assign current_state[3] = \current_state[3]~output_o ;

assign current_state[4] = \current_state[4]~output_o ;

assign current_state[5] = \current_state[5]~output_o ;

assign memOut[0] = \memOut[0]~output_o ;

assign memOut[1] = \memOut[1]~output_o ;

assign memOut[2] = \memOut[2]~output_o ;

assign memOut[3] = \memOut[3]~output_o ;

assign memOut[4] = \memOut[4]~output_o ;

assign memOut[5] = \memOut[5]~output_o ;

assign memOut[6] = \memOut[6]~output_o ;

assign memOut[7] = \memOut[7]~output_o ;

assign memOut[8] = \memOut[8]~output_o ;

assign memOut[9] = \memOut[9]~output_o ;

assign memOut[10] = \memOut[10]~output_o ;

assign memOut[11] = \memOut[11]~output_o ;

assign memOut[12] = \memOut[12]~output_o ;

assign memOut[13] = \memOut[13]~output_o ;

assign memOut[14] = \memOut[14]~output_o ;

assign memOut[15] = \memOut[15]~output_o ;

assign MAROut[0] = \MAROut[0]~output_o ;

assign MAROut[1] = \MAROut[1]~output_o ;

assign MAROut[2] = \MAROut[2]~output_o ;

assign MAROut[3] = \MAROut[3]~output_o ;

assign MAROut[4] = \MAROut[4]~output_o ;

assign MAROut[5] = \MAROut[5]~output_o ;

assign MAROut[6] = \MAROut[6]~output_o ;

assign MAROut[7] = \MAROut[7]~output_o ;

assign MAROut[8] = \MAROut[8]~output_o ;

assign MAROut[9] = \MAROut[9]~output_o ;

assign MAROut[10] = \MAROut[10]~output_o ;

assign MAROut[11] = \MAROut[11]~output_o ;

assign MAROut[12] = \MAROut[12]~output_o ;

assign MAROut[13] = \MAROut[13]~output_o ;

assign MAROut[14] = \MAROut[14]~output_o ;

assign MAROut[15] = \MAROut[15]~output_o ;

assign MDROut[0] = \MDROut[0]~output_o ;

assign MDROut[1] = \MDROut[1]~output_o ;

assign MDROut[2] = \MDROut[2]~output_o ;

assign MDROut[3] = \MDROut[3]~output_o ;

assign MDROut[4] = \MDROut[4]~output_o ;

assign MDROut[5] = \MDROut[5]~output_o ;

assign MDROut[6] = \MDROut[6]~output_o ;

assign MDROut[7] = \MDROut[7]~output_o ;

assign MDROut[8] = \MDROut[8]~output_o ;

assign MDROut[9] = \MDROut[9]~output_o ;

assign MDROut[10] = \MDROut[10]~output_o ;

assign MDROut[11] = \MDROut[11]~output_o ;

assign MDROut[12] = \MDROut[12]~output_o ;

assign MDROut[13] = \MDROut[13]~output_o ;

assign MDROut[14] = \MDROut[14]~output_o ;

assign MDROut[15] = \MDROut[15]~output_o ;

assign MDRIn[0] = \MDRIn[0]~output_o ;

assign MDRIn[1] = \MDRIn[1]~output_o ;

assign MDRIn[2] = \MDRIn[2]~output_o ;

assign MDRIn[3] = \MDRIn[3]~output_o ;

assign MDRIn[4] = \MDRIn[4]~output_o ;

assign MDRIn[5] = \MDRIn[5]~output_o ;

assign MDRIn[6] = \MDRIn[6]~output_o ;

assign MDRIn[7] = \MDRIn[7]~output_o ;

assign MDRIn[8] = \MDRIn[8]~output_o ;

assign MDRIn[9] = \MDRIn[9]~output_o ;

assign MDRIn[10] = \MDRIn[10]~output_o ;

assign MDRIn[11] = \MDRIn[11]~output_o ;

assign MDRIn[12] = \MDRIn[12]~output_o ;

assign MDRIn[13] = \MDRIn[13]~output_o ;

assign MDRIn[14] = \MDRIn[14]~output_o ;

assign MDRIn[15] = \MDRIn[15]~output_o ;

assign mem_out_direct[0] = \mem_out_direct[0]~output_o ;

assign mem_out_direct[1] = \mem_out_direct[1]~output_o ;

assign mem_out_direct[2] = \mem_out_direct[2]~output_o ;

assign mem_out_direct[3] = \mem_out_direct[3]~output_o ;

assign mem_out_direct[4] = \mem_out_direct[4]~output_o ;

assign mem_out_direct[5] = \mem_out_direct[5]~output_o ;

assign mem_out_direct[6] = \mem_out_direct[6]~output_o ;

assign mem_out_direct[7] = \mem_out_direct[7]~output_o ;

assign mem_out_direct[8] = \mem_out_direct[8]~output_o ;

assign mem_out_direct[9] = \mem_out_direct[9]~output_o ;

assign mem_out_direct[10] = \mem_out_direct[10]~output_o ;

assign mem_out_direct[11] = \mem_out_direct[11]~output_o ;

assign mem_out_direct[12] = \mem_out_direct[12]~output_o ;

assign mem_out_direct[13] = \mem_out_direct[13]~output_o ;

assign mem_out_direct[14] = \mem_out_direct[14]~output_o ;

assign mem_out_direct[15] = \mem_out_direct[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
