
#define PPU_CTRL_0   0x2000
#define PPU_CTRL_1   0x2001
#define PPU_STATUS   0x2002
#define OAM_ADDR     0x2003
#define OAM_DATA     0x2004
#define PPU_SCROLL   0x2005
#define PPU_ADDR     0x2006
#define PPU_DATA     0x2007

#define OAM_DMA    0x4014


// PPU CTRL 0 MASKS
#define PPU_CTRL_0__VBLANK_NMI_ENABLE 0x80
#define PPU_CTRL_0__PPU_MASTER_SLAVE 0x40
#define PPU_CTRL_0__SPRITE_SIZE 0x20
#define PPU_CTRL_0__BG_PATTERN_TABLE 0x10
#define PPU_CTRL_0__SPRITE_PATTERN_TABLE 0x08
#define PPU_CTRL_0__PPU_ADDRESS_INC 0x04
#define PPU_CTRL_0__NAME_TABLE_ADDR 0x03

// PPU CTRL 1 MASKS

#define PPU_CTRL_1__BG_COLOR 0xe0
#define PPU_CTRL_1__INTENSITY 0xe0
#define PPU_CTRL_1__SPRITE_VISIBILITY 0x10
#define PPU_CTRL_1__BG_VISIBILITY 0x08
#define PPU_CTRL_1__SPRITE_CLIP 0x04
#define PPU_CTRL_1__BG_CLIP 0x02
#define PPU_CTRL_1__DISPLAY_TYPE 0x01

// PPU STATUS MASKS

#define PPU_STATUS__VBLANK 0x80
#define PPU_STATUS__SPRITE_0_HIT 0x40
#define PPU_STATUS__SPRITE_OVERFLOW 0x20
#define PPU_STATUS__VRAM_WRITE_ENABLE 0x10

// PPUs MEMORY LAYOUT

#define PATTERN_TABLE_0 0x0000
#define PATTERN_TABLE_1 0x1000

#define NAME_TABLE_0 0x2000
#define ATTR_TABLE_0 0x23c0
#define NAME_TABLE_1 0x2400
#define ATTR_TABLE_1 0x27c0
#define NAME_TABLE_2 0x2800
#define ATTR_TABLE_2 0x3bc0
#define NAME_TABLE_3 0x2c00
#define ATTR_TABLE_3 0x2fc0

#define IMAGE_PALETTE 0x3f00
#define SPRITE_PALETTE 0x3f00

#define PATTERN_TABLE_LENGTH 0x1000
#define NAME_TABLE_LENGTH 0x3c0
#define ATTR_TABLE_LENGTH 0x40
#define PALETTE_LENGTH 0x10

