// Seed: 3336972791
module module_0 (
    input tri1 id_0,
    output uwire id_1,
    output wire id_2,
    input supply1 id_3,
    output tri1 id_4,
    input tri id_5,
    input supply1 id_6,
    input wire id_7,
    input wire id_8
);
  assign id_1 = 1;
  always @(*);
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output wor id_2,
    input wire id_3,
    output tri1 id_4,
    input tri id_5,
    input uwire id_6,
    input wire id_7,
    output supply1 id_8,
    output supply0 id_9,
    input wire id_10,
    input wand id_11,
    input supply0 id_12,
    output tri1 id_13
    , id_18,
    output wor id_14,
    output logic id_15,
    input tri id_16
);
  logic id_19;
  module_0 modCall_1 (
      id_0,
      id_13,
      id_8,
      id_5,
      id_4,
      id_3,
      id_7,
      id_11,
      id_5
  );
  assign modCall_1.id_3 = 0;
  always @(posedge (id_11)) id_15 <= id_12 ^ 1;
  wire  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ;
  logic id_38;
  ;
  wire id_39;
  ;
endmodule
