Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/hk-47/workspace/xilinx/v07/z02/z02_tb_isim_beh.exe -prj /home/hk-47/workspace/xilinx/v07/z02/z02_tb_beh.prj work.z02_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/hk-47/workspace/xilinx/v07/z02/z02.vhd" into library work
Parsing VHDL file "/home/hk-47/workspace/xilinx/v07/z02/z02_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 84292 KB
Fuse CPU Usage: 1940 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity z02 [z02_default]
Compiling architecture behavior of entity z02_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /home/hk-47/workspace/xilinx/v07/z02/z02_tb_isim_beh.exe
Fuse Memory Usage: 656640 KB
Fuse CPU Usage: 2180 ms
GCC CPU Usage: 5780 ms
