<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p88" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_88{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_88{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_88{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_88{left:81px;bottom:959px;letter-spacing:-0.17px;}
#t5_88{left:142px;bottom:959px;letter-spacing:-0.17px;}
#t6_88{left:189px;bottom:959px;letter-spacing:-0.14px;}
#t7_88{left:419px;bottom:959px;letter-spacing:-0.16px;}
#t8_88{left:512px;bottom:959px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t9_88{left:81px;bottom:935px;letter-spacing:-0.17px;}
#ta_88{left:142px;bottom:935px;letter-spacing:-0.17px;}
#tb_88{left:189px;bottom:935px;letter-spacing:-0.14px;}
#tc_88{left:418px;bottom:935px;letter-spacing:-0.15px;}
#td_88{left:512px;bottom:935px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#te_88{left:81px;bottom:910px;letter-spacing:-0.13px;}
#tf_88{left:142px;bottom:910px;letter-spacing:-0.17px;}
#tg_88{left:189px;bottom:910px;letter-spacing:-0.14px;}
#th_88{left:419px;bottom:910px;letter-spacing:-0.15px;}
#ti_88{left:512px;bottom:910px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tj_88{left:189px;bottom:886px;}
#tk_88{left:512px;bottom:886px;letter-spacing:-0.15px;}
#tl_88{left:512px;bottom:865px;letter-spacing:-0.11px;}
#tm_88{left:512px;bottom:848px;letter-spacing:-0.11px;}
#tn_88{left:512px;bottom:831px;letter-spacing:-0.12px;word-spacing:-0.3px;}
#to_88{left:512px;bottom:814px;letter-spacing:-0.11px;}
#tp_88{left:512px;bottom:797px;letter-spacing:-0.11px;}
#tq_88{left:189px;bottom:773px;}
#tr_88{left:512px;bottom:773px;letter-spacing:-0.12px;}
#ts_88{left:512px;bottom:752px;letter-spacing:-0.11px;}
#tt_88{left:512px;bottom:735px;letter-spacing:-0.11px;}
#tu_88{left:512px;bottom:718px;letter-spacing:-0.11px;word-spacing:-0.28px;}
#tv_88{left:512px;bottom:701px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tw_88{left:189px;bottom:677px;}
#tx_88{left:512px;bottom:677px;letter-spacing:-0.14px;}
#ty_88{left:512px;bottom:655px;letter-spacing:-0.11px;}
#tz_88{left:512px;bottom:639px;letter-spacing:-0.11px;}
#t10_88{left:512px;bottom:622px;letter-spacing:-0.1px;word-spacing:-0.28px;}
#t11_88{left:512px;bottom:605px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t12_88{left:512px;bottom:588px;letter-spacing:-0.12px;}
#t13_88{left:189px;bottom:564px;letter-spacing:-0.14px;}
#t14_88{left:512px;bottom:564px;letter-spacing:-0.14px;}
#t15_88{left:81px;bottom:539px;letter-spacing:-0.17px;}
#t16_88{left:142px;bottom:539px;letter-spacing:-0.17px;}
#t17_88{left:189px;bottom:539px;letter-spacing:-0.14px;}
#t18_88{left:418px;bottom:539px;letter-spacing:-0.16px;}
#t19_88{left:512px;bottom:539px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1a_88{left:81px;bottom:515px;letter-spacing:-0.17px;}
#t1b_88{left:142px;bottom:515px;letter-spacing:-0.17px;}
#t1c_88{left:189px;bottom:515px;letter-spacing:-0.14px;}
#t1d_88{left:418px;bottom:515px;letter-spacing:-0.16px;}
#t1e_88{left:512px;bottom:515px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1f_88{left:81px;bottom:490px;letter-spacing:-0.17px;}
#t1g_88{left:142px;bottom:490px;letter-spacing:-0.17px;}
#t1h_88{left:189px;bottom:490px;letter-spacing:-0.14px;}
#t1i_88{left:419px;bottom:490px;letter-spacing:-0.14px;}
#t1j_88{left:512px;bottom:490px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1k_88{left:81px;bottom:466px;letter-spacing:-0.16px;}
#t1l_88{left:142px;bottom:466px;letter-spacing:-0.17px;}
#t1m_88{left:189px;bottom:466px;letter-spacing:-0.15px;}
#t1n_88{left:419px;bottom:466px;letter-spacing:-0.15px;}
#t1o_88{left:512px;bottom:466px;letter-spacing:-0.11px;}
#t1p_88{left:512px;bottom:449px;letter-spacing:-0.11px;}
#t1q_88{left:512px;bottom:432px;letter-spacing:-0.11px;}
#t1r_88{left:189px;bottom:408px;letter-spacing:-0.15px;}
#t1s_88{left:512px;bottom:408px;letter-spacing:-0.12px;}
#t1t_88{left:189px;bottom:383px;letter-spacing:-0.12px;}
#t1u_88{left:512px;bottom:383px;letter-spacing:-0.14px;}
#t1v_88{left:189px;bottom:359px;letter-spacing:-0.12px;}
#t1w_88{left:512px;bottom:359px;letter-spacing:-0.12px;}
#t1x_88{left:512px;bottom:338px;letter-spacing:-0.11px;}
#t1y_88{left:189px;bottom:313px;letter-spacing:-0.12px;}
#t1z_88{left:512px;bottom:313px;letter-spacing:-0.14px;}
#t20_88{left:189px;bottom:289px;letter-spacing:-0.14px;}
#t21_88{left:512px;bottom:289px;letter-spacing:-0.12px;}
#t22_88{left:512px;bottom:267px;letter-spacing:-0.11px;word-spacing:-0.62px;}
#t23_88{left:189px;bottom:243px;letter-spacing:-0.14px;}
#t24_88{left:512px;bottom:243px;letter-spacing:-0.13px;}
#t25_88{left:189px;bottom:218px;letter-spacing:-0.16px;}
#t26_88{left:512px;bottom:218px;letter-spacing:-0.12px;}
#t27_88{left:512px;bottom:197px;letter-spacing:-0.11px;}
#t28_88{left:512px;bottom:180px;letter-spacing:-0.11px;}
#t29_88{left:512px;bottom:163px;letter-spacing:-0.12px;}
#t2a_88{left:189px;bottom:139px;letter-spacing:-0.12px;}
#t2b_88{left:512px;bottom:139px;letter-spacing:-0.14px;}
#t2c_88{left:81px;bottom:114px;letter-spacing:-0.17px;}
#t2d_88{left:142px;bottom:114px;letter-spacing:-0.17px;}
#t2e_88{left:189px;bottom:114px;letter-spacing:-0.13px;}
#t2f_88{left:418px;bottom:114px;letter-spacing:-0.16px;}
#t2g_88{left:512px;bottom:114px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t2h_88{left:190px;bottom:1048px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t2i_88{left:266px;bottom:1048px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t2j_88{left:100px;bottom:1025px;letter-spacing:-0.12px;}
#t2k_88{left:101px;bottom:1008px;letter-spacing:-0.14px;}
#t2l_88{left:217px;bottom:1008px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2m_88{left:435px;bottom:1025px;letter-spacing:-0.15px;}
#t2n_88{left:437px;bottom:1008px;letter-spacing:-0.13px;}
#t2o_88{left:633px;bottom:1008px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2p_88{left:87px;bottom:984px;letter-spacing:-0.18px;}
#t2q_88{left:143px;bottom:984px;letter-spacing:-0.14px;}

.s1_88{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_88{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_88{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_88{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_88{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts88" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg88Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg88" style="-webkit-user-select: none;"><object width="935" height="1210" data="88/88.svg" type="image/svg+xml" id="pdf88" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_88" class="t s1_88">2-72 </span><span id="t2_88" class="t s1_88">Vol. 4 </span>
<span id="t3_88" class="t s2_88">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_88" class="t s3_88">176H </span><span id="t5_88" class="t s3_88">374 </span><span id="t6_88" class="t s3_88">IA32_SYSENTER_EIP </span><span id="t7_88" class="t s3_88">Unique </span><span id="t8_88" class="t s3_88">See Table 2-2. </span>
<span id="t9_88" class="t s3_88">179H </span><span id="ta_88" class="t s3_88">377 </span><span id="tb_88" class="t s3_88">IA32_MCG_CAP </span><span id="tc_88" class="t s3_88">Unique </span><span id="td_88" class="t s3_88">See Table 2-2. </span>
<span id="te_88" class="t s3_88">17AH </span><span id="tf_88" class="t s3_88">378 </span><span id="tg_88" class="t s3_88">IA32_MCG_STATUS </span><span id="th_88" class="t s3_88">Unique </span><span id="ti_88" class="t s3_88">Global Machine Check Status </span>
<span id="tj_88" class="t s3_88">0 </span><span id="tk_88" class="t s3_88">RIPV </span>
<span id="tl_88" class="t s3_88">When set, bit indicates that the instruction addressed by </span>
<span id="tm_88" class="t s3_88">the instruction pointer pushed on the stack (when the </span>
<span id="tn_88" class="t s3_88">machine check was generated) can be used to restart the </span>
<span id="to_88" class="t s3_88">program. If cleared, the program cannot be reliably </span>
<span id="tp_88" class="t s3_88">restarted. </span>
<span id="tq_88" class="t s3_88">1 </span><span id="tr_88" class="t s3_88">EIPV </span>
<span id="ts_88" class="t s3_88">When set, bit indicates that the instruction addressed by </span>
<span id="tt_88" class="t s3_88">the instruction pointer pushed on the stack (when the </span>
<span id="tu_88" class="t s3_88">machine check was generated) is directly associated with </span>
<span id="tv_88" class="t s3_88">the error. </span>
<span id="tw_88" class="t s3_88">2 </span><span id="tx_88" class="t s3_88">MCIP </span>
<span id="ty_88" class="t s3_88">When set, bit indicates that a machine check has been </span>
<span id="tz_88" class="t s3_88">generated. If a second machine check is detected while </span>
<span id="t10_88" class="t s3_88">this bit is still set, the processor enters a shutdown state. </span>
<span id="t11_88" class="t s3_88">Software should write this bit to 0 after processing a </span>
<span id="t12_88" class="t s3_88">machine check exception. </span>
<span id="t13_88" class="t s3_88">63:3 </span><span id="t14_88" class="t s3_88">Reserved </span>
<span id="t15_88" class="t s3_88">186H </span><span id="t16_88" class="t s3_88">390 </span><span id="t17_88" class="t s3_88">IA32_PERFEVTSEL0 </span><span id="t18_88" class="t s3_88">Unique </span><span id="t19_88" class="t s3_88">See Table 2-2. </span>
<span id="t1a_88" class="t s3_88">187H </span><span id="t1b_88" class="t s3_88">391 </span><span id="t1c_88" class="t s3_88">IA32_PERFEVTSEL1 </span><span id="t1d_88" class="t s3_88">Unique </span><span id="t1e_88" class="t s3_88">See Table 2-2. </span>
<span id="t1f_88" class="t s3_88">198H </span><span id="t1g_88" class="t s3_88">408 </span><span id="t1h_88" class="t s3_88">IA32_PERF_STATUS </span><span id="t1i_88" class="t s3_88">Shared </span><span id="t1j_88" class="t s3_88">See Table 2-2. </span>
<span id="t1k_88" class="t s3_88">198H </span><span id="t1l_88" class="t s3_88">408 </span><span id="t1m_88" class="t s3_88">MSR_PERF_STATUS </span><span id="t1n_88" class="t s3_88">Shared </span><span id="t1o_88" class="t s3_88">Current performance status. See Section 15.1.1, </span>
<span id="t1p_88" class="t s3_88">“Software Interface For Initiating Performance State </span>
<span id="t1q_88" class="t s3_88">Transitions.” </span>
<span id="t1r_88" class="t s3_88">15:0 </span><span id="t1s_88" class="t s3_88">Current Performance State Value </span>
<span id="t1t_88" class="t s3_88">30:16 </span><span id="t1u_88" class="t s3_88">Reserved </span>
<span id="t1v_88" class="t s3_88">31 </span><span id="t1w_88" class="t s3_88">XE Operation (R/O). </span>
<span id="t1x_88" class="t s3_88">If set, XE operation is enabled. Default is cleared. </span>
<span id="t1y_88" class="t s3_88">39:32 </span><span id="t1z_88" class="t s3_88">Reserved </span>
<span id="t20_88" class="t s3_88">44:40 </span><span id="t21_88" class="t s3_88">Maximum Bus Ratio (R/O) </span>
<span id="t22_88" class="t s3_88">Indicates maximum bus ratio configured for the processor. </span>
<span id="t23_88" class="t s3_88">45 </span><span id="t24_88" class="t s3_88">Reserved </span>
<span id="t25_88" class="t s3_88">46 </span><span id="t26_88" class="t s3_88">Non-Integer Bus Ratio (R/O) </span>
<span id="t27_88" class="t s3_88">Indicates non-integer bus ratio is enabled. Applies </span>
<span id="t28_88" class="t s3_88">processors based on Enhanced Intel Core </span>
<span id="t29_88" class="t s3_88">microarchitecture. </span>
<span id="t2a_88" class="t s3_88">63:47 </span><span id="t2b_88" class="t s3_88">Reserved </span>
<span id="t2c_88" class="t s3_88">199H </span><span id="t2d_88" class="t s3_88">409 </span><span id="t2e_88" class="t s3_88">IA32_PERF_CTL </span><span id="t2f_88" class="t s3_88">Unique </span><span id="t2g_88" class="t s3_88">See Table 2-2. </span>
<span id="t2h_88" class="t s4_88">Table 2-3. </span><span id="t2i_88" class="t s4_88">MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.) </span>
<span id="t2j_88" class="t s5_88">Register </span>
<span id="t2k_88" class="t s5_88">Address </span><span id="t2l_88" class="t s5_88">Register Name / Bit Fields </span>
<span id="t2m_88" class="t s5_88">Shared/ </span>
<span id="t2n_88" class="t s5_88">Unique </span><span id="t2o_88" class="t s5_88">Bit Description </span>
<span id="t2p_88" class="t s5_88">Hex </span><span id="t2q_88" class="t s5_88">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
