[2025-09-17 13:00:51] START suite=qualcomm_srv trace=srv639_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv639_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2796157 heartbeat IPC: 3.576 cumulative IPC: 3.576 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5361579 heartbeat IPC: 3.898 cumulative IPC: 3.73 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5361579 cumulative IPC: 3.73 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5361579 cumulative IPC: 3.73 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 14678098 heartbeat IPC: 1.073 cumulative IPC: 1.073 (Simulation time: 00 hr 02 min 33 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 24302329 heartbeat IPC: 1.039 cumulative IPC: 1.056 (Simulation time: 00 hr 03 min 43 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 33621975 heartbeat IPC: 1.073 cumulative IPC: 1.062 (Simulation time: 00 hr 04 min 59 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 42940796 heartbeat IPC: 1.073 cumulative IPC: 1.064 (Simulation time: 00 hr 06 min 14 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 52244265 heartbeat IPC: 1.075 cumulative IPC: 1.066 (Simulation time: 00 hr 07 min 21 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 61571783 heartbeat IPC: 1.072 cumulative IPC: 1.067 (Simulation time: 00 hr 08 min 37 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv639_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000011 cycles: 70789148 heartbeat IPC: 1.085 cumulative IPC: 1.07 (Simulation time: 00 hr 09 min 47 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 79925424 heartbeat IPC: 1.095 cumulative IPC: 1.073 (Simulation time: 00 hr 10 min 51 sec)
Heartbeat CPU 0 instructions: 110000011 cycles: 89059299 heartbeat IPC: 1.095 cumulative IPC: 1.075 (Simulation time: 00 hr 12 min 04 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 93046565 cumulative IPC: 1.075 (Simulation time: 00 hr 13 min 19 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 93046565 cumulative IPC: 1.075 (Simulation time: 00 hr 13 min 19 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv639_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.075 instructions: 100000000 cycles: 93046565
CPU 0 Branch Prediction Accuracy: 92.28% MPKI: 13.83 Average ROB Occupancy at Mispredict: 29.44
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.07266
BRANCH_INDIRECT: 0.3438
BRANCH_CONDITIONAL: 12.14
BRANCH_DIRECT_CALL: 0.4081
BRANCH_INDIRECT_CALL: 0.4862
BRANCH_RETURN: 0.3801


====Backend Stall Breakdown====
ROB_STALL: 274776
LQ_STALL: 0
SQ_STALL: 875343


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 131.62466
REPLAY_LOAD: 68.27828
NON_REPLAY_LOAD: 22.740606

== Total ==
ADDR_TRANS: 49096
REPLAY_LOAD: 30179
NON_REPLAY_LOAD: 195501

== Counts ==
ADDR_TRANS: 373
REPLAY_LOAD: 442
NON_REPLAY_LOAD: 8597

cpu0->cpu0_STLB TOTAL        ACCESS:    2130093 HIT:    2105008 MISS:      25085 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2130093 HIT:    2105008 MISS:      25085 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 173.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9315798 HIT:    8297366 MISS:    1018432 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7546162 HIT:    6661048 MISS:     885114 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     591844 HIT:     512901 MISS:      78943 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1118693 HIT:    1111911 MISS:       6782 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      59099 HIT:      11506 MISS:      47593 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.2 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15229527 HIT:    7645565 MISS:    7583962 MSHR_MERGE:    1865757
cpu0->cpu0_L1I LOAD         ACCESS:   15229527 HIT:    7645565 MISS:    7583962 MSHR_MERGE:    1865757
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.47 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30044689 HIT:   25868860 MISS:    4175829 MSHR_MERGE:    1696893
cpu0->cpu0_L1D LOAD         ACCESS:   16604909 HIT:   14257657 MISS:    2347252 MSHR_MERGE:     519262
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13377177 HIT:   11607836 MISS:    1769341 MSHR_MERGE:    1177494
cpu0->cpu0_L1D TRANSLATION  ACCESS:      62603 HIT:       3367 MISS:      59236 MSHR_MERGE:        137
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.24 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12532678 HIT:   10429471 MISS:    2103207 MSHR_MERGE:    1054362
cpu0->cpu0_ITLB LOAD         ACCESS:   12532678 HIT:   10429471 MISS:    2103207 MSHR_MERGE:    1054362
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.258 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28523098 HIT:   27058442 MISS:    1464656 MSHR_MERGE:     383408
cpu0->cpu0_DTLB LOAD         ACCESS:   28523098 HIT:   27058442 MISS:    1464656 MSHR_MERGE:     383408
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.729 cycles
cpu0->LLC TOTAL        ACCESS:    1152901 HIT:    1058646 MISS:      94255 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     885114 HIT:     820590 MISS:      64524 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      78940 HIT:      67777 MISS:      11163 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     141254 HIT:     140342 MISS:        912 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      47593 HIT:      29937 MISS:      17656 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2319
  ROW_BUFFER_MISS:      91020
  AVG DBUS CONGESTED CYCLE: 4.473
Channel 0 WQ ROW_BUFFER_HIT:       1154
  ROW_BUFFER_MISS:       8586
  FULL:          0
Channel 0 REFRESHES ISSUED:       7754

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       568768       541367        89250        10229
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           16         1360         3267         1864
  STLB miss resolved @ L2C                0          237         3523         6790         4791
  STLB miss resolved @ LLC                0           87         5359        15734        11513
  STLB miss resolved @ MEM                0            1         2403         9466        13729

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             193366        56730      1386721       150221          843
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          344          647           69
  STLB miss resolved @ L2C                0           96         1136          900           32
  STLB miss resolved @ LLC                0           11         1667         2390          121
  STLB miss resolved @ MEM                0            0          372          500          275
[2025-09-17 13:14:10] END   suite=qualcomm_srv trace=srv639_ap (rc=0)
