Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: hdmi_driver.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "hdmi_driver.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "hdmi_driver"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg484

---- Source Options
Top Module Name                    : hdmi_driver
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\liuzh_000\Documents\GE\B Project\hdmi_verify\image_gererator.v" into library work
Parsing module <image_gererator>.
WARNING:HDLCompiler:751 - "C:\Users\liuzh_000\Documents\GE\B Project\hdmi_verify\image_gererator.v" Line 58: Redeclaration of ansi port time_count is not allowed
Analyzing Verilog file "C:\Users\liuzh_000\Documents\GE\B Project\hdmi_verify\hdmi_driver.v" into library work
Parsing module <hdmi_driver>.
WARNING:HDLCompiler:751 - "C:\Users\liuzh_000\Documents\GE\B Project\hdmi_verify\hdmi_driver.v" Line 67: Redeclaration of ansi port time_count is not allowed
WARNING:HDLCompiler:489 - "C:\Users\liuzh_000\Documents\GE\B Project\hdmi_verify\hdmi_driver.v" Line 24: Illegal initial value of input port time_count for module hdmi_driver ignored

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <hdmi_driver>.

Elaborating module <image_gererator>.
WARNING:HDLCompiler:91 - "C:\Users\liuzh_000\Documents\GE\B Project\hdmi_verify\image_gererator.v" Line 71: Signal <is_black> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <hdmi_driver>.
    Related source file is "C:\Users\liuzh_000\Documents\GE\B Project\hdmi_verify\hdmi_driver.v".
        H_ACTIVE = 12'b011110000000
        H_FP = 12'b000001011000
        H_SYNC = 12'b000000101100
        H_BP = 12'b000010010100
        V_ACTIVE = 12'b010000111000
        V_FP = 12'b000000000100
        V_SYNC = 12'b000000000101
        V_BP = 12'b000000100100
        H_TOTAL = 12'b100010011000
        V_TOTAL = 12'b010001100101
    Found 8-bit register for signal <frame_count>.
    Found 8-bit register for signal <rgb_r>.
    Found 8-bit register for signal <rgb_g>.
    Found 8-bit register for signal <rgb_b>.
    Found 12-bit register for signal <h_cnt>.
    Found 12-bit register for signal <active_x>.
    Found 12-bit register for signal <v_cnt>.
    Found 12-bit register for signal <active_y>.
    Found 1-bit register for signal <vs>.
    Found 1-bit register for signal <de>.
    Found 1-bit register for signal <hs_reg>.
    Found 1-bit register for signal <h_active>.
    Found 1-bit register for signal <vs_reg>.
    Found 1-bit register for signal <v_active>.
    Found 1-bit register for signal <hs>.
    Found 12-bit subtractor for signal <h_cnt[11]_GND_1_o_sub_16_OUT> created at line 149.
    Found 12-bit subtractor for signal <v_cnt[11]_GND_1_o_sub_34_OUT> created at line 200.
    Found 8-bit adder for signal <frame_count[7]_GND_1_o_add_3_OUT> created at line 106.
    Found 12-bit adder for signal <h_cnt[11]_GND_1_o_add_7_OUT> created at line 117.
    Found 12-bit adder for signal <v_cnt[11]_GND_1_o_add_20_OUT> created at line 165.
    Found 12-bit comparator greater for signal <n0028> created at line 148
    Found 12-bit comparator greater for signal <n0052> created at line 199
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  87 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <hdmi_driver> synthesized.

Synthesizing Unit <image_gererator>.
    Related source file is "C:\Users\liuzh_000\Documents\GE\B Project\hdmi_verify\image_gererator.v".
        WHITE_R = 8'b11111111
        WHITE_G = 8'b11111111
        WHITE_B = 8'b11111111
        YELLOW_R = 8'b11111111
        YELLOW_G = 8'b11111111
        YELLOW_B = 8'b00000000
        CYAN_R = 8'b00000000
        CYAN_G = 8'b11111111
        CYAN_B = 8'b11111111
        GREEN_R = 8'b00000000
        GREEN_G = 8'b11111111
        GREEN_B = 8'b00000000
        MAGENTA_R = 8'b11111111
        MAGENTA_G = 8'b00000000
        MAGENTA_B = 8'b11111111
        RED_R = 8'b11111111
        RED_G = 8'b00000000
        RED_B = 8'b00000000
        BLUE_R = 8'b00000000
        BLUE_G = 8'b00000000
        BLUE_B = 8'b11111111
        BLACK_R = 8'b00000000
        BLACK_G = 8'b00000000
        BLACK_B = 8'b00000000
        H_TOTAL = 12'b011110000000
        V_TOTAL = 12'b010000111000
    Found 2-bit adder for signal <n0087> created at line 71.
    Summary:
	inferred  20 Multiplexer(s).
Unit <image_gererator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 12-bit adder                                          : 2
 12-bit subtractor                                     : 2
 8-bit adder                                           : 1
# Registers                                            : 15
 1-bit register                                        : 7
 12-bit register                                       : 4
 8-bit register                                        : 4
# Comparators                                          : 2
 12-bit comparator greater                             : 2
# Multiplexers                                         : 25
 12-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 23

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <hdmi_driver>.
The following registers are absorbed into counter <h_cnt>: 1 register on signal <h_cnt>.
The following registers are absorbed into counter <frame_count>: 1 register on signal <frame_count>.
The following registers are absorbed into counter <v_cnt>: 1 register on signal <v_cnt>.
Unit <hdmi_driver> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 12-bit subtractor                                     : 2
# Counters                                             : 3
 12-bit up counter                                     : 2
 8-bit up counter                                      : 1
# Registers                                            : 55
 Flip-Flops                                            : 55
# Comparators                                          : 2
 12-bit comparator greater                             : 2
# Multiplexers                                         : 6
 8-bit 2-to-1 multiplexer                              : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <hdmi_driver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block hdmi_driver, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 87
 Flip-Flops                                            : 87

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : hdmi_driver.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 228
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 34
#      LUT2                        : 16
#      LUT3                        : 4
#      LUT4                        : 9
#      LUT5                        : 30
#      LUT6                        : 38
#      MUXCY                       : 40
#      VCC                         : 1
#      XORCY                       : 44
# FlipFlops/Latches                : 87
#      FDC                         : 43
#      FDCE                        : 44
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 44
#      IBUF                        : 17
#      OBUF                        : 27

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg484-2 


Slice Logic Utilization: 
 Number of Slice Registers:              87  out of  54576     0%  
 Number of Slice LUTs:                  142  out of  27288     0%  
    Number used as Logic:               142  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    146
   Number with an unused Flip Flop:      59  out of    146    40%  
   Number with an unused LUT:             4  out of    146     2%  
   Number of fully used LUT-FF pairs:    83  out of    146    56%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          45
 Number of bonded IOBs:                  45  out of    316    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 87    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.124ns (Maximum Frequency: 163.292MHz)
   Minimum input arrival time before clock: 3.894ns
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.124ns (frequency: 163.292MHz)
  Total number of paths / destination ports: 1896 / 131
-------------------------------------------------------------------------
Delay:               6.124ns (Levels of Logic = 5)
  Source:            h_cnt_7 (FF)
  Destination:       v_active (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: h_cnt_7 to v_active
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.525   1.220  h_cnt_7 (h_cnt_7)
     LUT4:I0->O            5   0.254   0.949  h_cnt[11]_PWR_1_o_equal_7_o<11>11_SW0 (N15)
     LUT6:I4->O            2   0.250   0.726  hs_reg_PWR_1_o_MUX_22_o<11>1 (hs_reg_PWR_1_o_MUX_22_o)
     LUT6:I5->O            1   0.254   0.682  v_active_PWR_1_o_MUX_40_o1_SW1_G (N37)
     LUT6:I5->O            1   0.254   0.682  v_active_PWR_1_o_MUX_40_o1_SW11 (N18)
     LUT6:I5->O            1   0.254   0.000  v_active_rstpot (v_active_rstpot)
     FDC:D                     0.074          v_active
    ----------------------------------------
    Total                      6.124ns (1.865ns logic, 4.259ns route)
                                       (30.5% logic, 69.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 103 / 103
-------------------------------------------------------------------------
Offset:              3.894ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       video_active_d0 (FF)
  Destination Clock: clk rising

  Data Path: rst to video_active_d0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            87   1.328   2.107  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.459          video_active_d0
    ----------------------------------------
    Total                      3.894ns (1.787ns logic, 2.107ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            vs_reg_d0 (FF)
  Destination:       vs (PAD)
  Source Clock:      clk rising

  Data Path: vs_reg_d0 to vs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.525   0.725  vs_reg_d0 (vs_reg_d0)
     OBUF:I->O                 2.912          vs_OBUF (vs)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.124|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.19 secs
 
--> 

Total memory usage is 245524 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    0 (   0 filtered)

