# Reading pref.tcl
# do code_storage_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+G:/neural-burning/code_storage {G:/neural-burning/code_storage/code_storage.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:28:21 on Dec 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/code_storage" G:/neural-burning/code_storage/code_storage.sv 
# -- Compiling module code_storage
# 
# Top level modules:
# 	code_storage
# End time: 19:28:21 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.code_storage
# vsim work.code_storage 
# Start time: 19:28:24 on Dec 28,2020
# Loading sv_std.std
# Loading work.code_storage
add wave -position end  sim:/code_storage/temp
add wave -position end  sim:/code_storage/clk_out
run
run
run
restart
wave create -driver freeze -pattern clock -initialvalue HiZ -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/code_storage/clk
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
restart
run
run
run
run
run
run
# End time: 19:30:41 on Dec 28,2020, Elapsed time: 0:02:17
# Errors: 0, Warnings: 0
