{
"registers": {
    "EM9305_di05": {
        "RegPmlTrim": {
            "description": "PML Trimming",
            "address": "0x00F00428",
            "default": "0x07D2EF0F",
            "bitfield": {
                "PmlUSBTXTrim": {
                    "description": "USB PHY TX trimming",
                    "mask": "0x30000000",
                    "shift": 28
                },
                "PmlBgrPTC": {
                    "description": "BGR_P temperature trimming",
                    "mask": "0x0F000000",
                    "shift": 24
                },
                "PmlLFRCTrim": {
                    "description": "LF RC trimming",
                    "mask": "0x00C00000",
                    "shift": 22
                },
                "PmlHFRCTrim": {
                    "description": "HF RC trimming",
                    "mask": "0x003F0000",
                    "shift": 16
                },
                "PmlLFRCTrimN": {
                    "description": "LF RC temperature trimming N",
                    "mask": "0x0000F000",
                    "shift": 12
                },
                "PmlLFRCTrimP": {
                    "description": "LF RC temperature trimming P",
                    "mask": "0x00000F00",
                    "shift": 8
                },
                "PmlVRefTrim": {
                    "description": "SVLD voltage reference trimming",
                    "mask": "0x0000001F",
                    "shift": 0
                }
            }
        },
        "RegNvmRedunCfg": {
            "description": "NVM redundancy page mapping configuration",
            "address": "0x00F004A4",
            "default": "0x00000000",
            "bitfield": {
                "NvmRedunPage1En": {
                    "description": "NVM redundancy page 1 enable",
                    "mask": "0x01000000",
                    "shift": 24
                },
                "NvmRedunPage1Map": {
                    "description": "NVM redundancy page 1 mapping - index of page where redundancy page is mapped",
                    "mask": "0x003F0000",
                    "shift": 16
                },
                "NvmRedunPage0En": {
                    "description": "NVM redundancy page 0 enable",
                    "mask": "0x00000100",
                    "shift": 8
                },
                "NvmRedunPage0Map": {
                    "description": "NVM redundancy page 0 mapping - index of page where redundancy page is mapped",
                    "mask": "0x0000003F",
                    "shift": 0
                }
            }
        },
        "RegNvmTime": {
            "description": "NVM write/erase operation timing",
            "address": "0x00F02810",
            "default": "0x00000808",
            "bitfield": {
                "NvmEraseTime": {
                    "description": "Erase time",
                    "mask": "0x00000F00",
                    "shift": 8
                },
                "NvmWriteTime": {
                    "description": "Write time",
                    "mask": "0x0000000F",
                    "shift": 0
                }
            }
        },
        "REG_RF_XO_SEQ_DIG": {
            "description": "Xo_Seq_Dig",
            "address": "0x00F04B88",
            "default": "0x00000000",
            "bitfield": {
                "Rf_Xo_Ldo_Trim_Dig": {
                    "description": "",
                    "mask": "0x00006000",
                    "shift": 13
                },
                "Rf_Xo_Cdac_Dig": {
                    "description": "XO cap tuning bits",
                    "mask": "0x00001F80",
                    "shift": 7
                },
                "Rf_Xo_Isel_Dig": {
                    "description": "Same for 24M and 32M",
                    "mask": "0x00000078",
                    "shift": 3
                },
                "Rf_Xo_Cap_Off_Dig": {
                    "description": "Turn off XO caps",
                    "mask": "0x00000004",
                    "shift": 2
                },
                "Rf_Xo_Mode_Dig": {
                    "description": "mode control - 0 : AMP_OFF, 1 : AMP_ON. This is for supporting external clock. 0 is to support dc coupling and 1 is to support ac coupling",
                    "mask": "0x00000002",
                    "shift": 1
                },
                "Rf_Xo_En_Clk_Aux_Dig": {
                    "description": "",
                    "mask": "0x00000001",
                    "shift": 0
                }
            }
        },
        "REG_RF_XO_DEBUG_DIG": {
            "description": "Xo_Debug_Dig",
            "address": "0x00F04B8C",
            "default": "0x00000000",
            "bitfield": {
                "Rf_Xo_En_Div2_Dig": {
                    "description": "Enable divide by 2 in the XO. This is to be used when crystal used is 48MHz",
                    "mask": "0x00002000",
                    "shift": 13
                },
                "Rf_Not_Used_Duplicite": {
                    "description": "",
                    "mask": "0x00001C00",
                    "shift": 10
                },
                "Rf_Xo_Ldo_Force_Dig": {
                    "description": "",
                    "mask": "0x00000200",
                    "shift": 9
                },
                "Rf_Xo_Ldo_Boost_Dig": {
                    "description": "",
                    "mask": "0x00000100",
                    "shift": 8
                },
                "Rf_Xo_Ldo_Bypass_Dig": {
                    "description": "",
                    "mask": "0x00000080",
                    "shift": 7
                },
                "Rf_Xo_Force_Amp_Dig": {
                    "description": "Force startup of the PTAT circuit in XO amplifier",
                    "mask": "0x00000040",
                    "shift": 6
                },
                "Rf_Xo_Sense_Off_Dig": {
                    "description": "",
                    "mask": "0x00000020",
                    "shift": 5
                },
                "Rf_Xo_Cnt_Off_Dig": {
                    "description": "0 --> Counter used to build amplitude.Output clock gated till counter exprires 1 --> Counter bypassed",
                    "mask": "0x00000010",
                    "shift": 4
                },
                "Rf_Xo_Cnt_Dig": {
                    "description": "Same for 24M and 32M",
                    "mask": "0x0000000C",
                    "shift": 2
                },
                "Rf_Xo_Dyn_Isel_Dig": {
                    "description": "0 --> no dynamic startup current. Current set by isel<3:0>. 1 --> dynamic startup current. Current controlled by counter.",
                    "mask": "0x00000002",
                    "shift": 1
                },
                "Rf_Xo_Dyn_Cap_Dig": {
                    "description": "0 --> All caps turned on at power up 1 --> caps gradually turned on to reduce startup time",
                    "mask": "0x00000001",
                    "shift": 0
                }
            }
        },
        "RegNvmLockMain0": {
            "description": "Lock bits for erase/write page operation - pages 0-31 of main area",
            "address": "0x00F00490",
            "default": "0x00000000",
            "bitfield": {
                "RegNvmLockMain0": {
                    "description": "Lock bits for erase/write page operation - pages 0-31 of main area",
                    "mask": "0xFFFFFFFF",
                    "shift": 0
                }
            }
        },
        "RegNvmLockMain1": {
            "description": "Lock bits for erase/write page operation - pages 32-63 of main area",
            "address": "0x00F00494",
            "default": "0x00000000",
            "bitfield": {
                "RegNvmLockMain1": {
                    "description": "Lock bits for erase/write page operation - pages 32-63 of main area",
                    "mask": "0xFFFFFFFF",
                    "shift": 0
                }
            }
        },
        "RegNvmLockInfo": {
            "description": "Lock bits for erase/write page operation - pages 0-3 of info area",
            "address": "0x00F00498",
            "default": "0x00000000",
            "bitfield": {
                "NvmEraseLockInfoPage0": {
                    "description": "Lock bit for erase page operation - page 0 of info area",
                    "mask": "0x00020000",
                    "shift": 17
                },
                "NvmWriteLockInfoPage0": {
                    "description": "Lock bit for write page operation - page 0 of info area",
                    "mask": "0x00010000",
                    "shift": 16
                },
                "NvmLockInfoPage": {
                    "description": "Lock bits for erase/write page operation - pages 0-3 of info area",
                    "mask": "0x0000000F",
                    "shift": 0
                }
            }
        },
        "RegNvmLockMaster": {
            "description": "NVM master lock bits",
            "address": "0x00F0049C",
            "default": "0x00000000",
            "bitfield": {
                "NvmLockMaster": {
                    "description": "Master lock bit (lock of lock bits) - once set particular lock bits cannot be changed anymore",
                    "mask": "0x00010000",
                    "shift": 16
                },
                "NvmLockRedund": {
                    "description": "Lock bit for redundancy pages mapping",
                    "mask": "0x00000100",
                    "shift": 8
                },
                "NvmLockEraseFull": {
                    "description": "Lock bit for erase full operation (erase of the main + infomration area of the NVM)",
                    "mask": "0x00000002",
                    "shift": 1
                },
                "NvmLockEraseMain": {
                    "description": "Lock bit for erase main operation (erase of the main area of the NVM)",
                    "mask": "0x00000001",
                    "shift": 0
                }
            }
        },
        "RegNvmKcLockKey": {
            "description": "Lock bits for keys in key container - keys 0-7",
            "address": "0x00F004A0",
            "default": "0x00000000",
            "bitfield": {
                "NvmKcLockKey": {
                    "description": "Lock bits for keys in key container - keys 0-7",
                    "mask": "0x000000FF",
                    "shift": 0
                }
            }
        },
        "RegPmlLockBits": {
            "description": "System lock bits",
            "address": "0x00F00420",
            "default": "0x003F0F00",
            "bitfield": {
                "PmlJtag2wEn": {
                    "description": "JTAG 2-wire enable",
                    "mask": "0x02000000",
                    "shift": 25
                },
                "PmlJtag4wEn": {
                    "description": "JTAG 4-wire enable",
                    "mask": "0x01000000",
                    "shift": 24
                },
                "PmlTxPaPwrLock": {
                    "description": "TX_PA_PWR maximal value",
                    "mask": "0x003F0000",
                    "shift": 16
                },
                "PmlLdoAntTrimLock": {
                    "description": "LDO_ANT_TRIM maximal value",
                    "mask": "0x00000F00",
                    "shift": 8
                },
                "PmlTmLock": {
                    "description": "Test mode lock bit",
                    "mask": "0x00000004",
                    "shift": 2
                },
                "PmlUsbLock": {
                    "description": "USB lock bit",
                    "mask": "0x00000002",
                    "shift": 1
                },
                "PmlJtagLock": {
                    "description": "JTAG lock bit",
                    "mask": "0x00000001",
                    "shift": 0
                }
            }
        }
    }
}
}