<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW2A-18C" package="PBGA256" speed="8" partNumber="GW2A-LV18PG256C8/I7"/>
    <FileList>
        <File path="/home/mengcheng/Documents/litedescore/src/counter.v" type="verilog"/>
        <File path="/home/mengcheng/Documents/litedescore/src/DES_top.v" type="verilog"/>
        <File path="/home/mengcheng/Documents/litedescore/src/keygen.v" type="verilog"/>
        <File path="/home/mengcheng/Documents/litedescore/src/mux.v" type="verilog"/>
        <File path="/home/mengcheng/Documents/litedescore/src/Round.v" type="verilog"/>
        <File path="/home/mengcheng/Documents/litedescore/src/s_box.v" type="verilog"/>
        <File path="/home/mengcheng/Documents/litedescore/src/sbox1_lut.v" type="verilog"/>
        <File path="/home/mengcheng/Documents/litedescore/src/sbox2_lut.v" type="verilog"/>
        <File path="/home/mengcheng/Documents/litedescore/src/sbox3_lut.v" type="verilog"/>
        <File path="/home/mengcheng/Documents/litedescore/src/sbox4_lut.v" type="verilog"/>
        <File path="/home/mengcheng/Documents/litedescore/src/sbox5_lut.v" type="verilog"/>
        <File path="/home/mengcheng/Documents/litedescore/src/sbox6_lut.v" type="verilog"/>
        <File path="/home/mengcheng/Documents/litedescore/src/sbox7_lut.v" type="verilog"/>
        <File path="/home/mengcheng/Documents/litedescore/src/sbox8_lut.v" type="verilog"/>
        <File path="/home/mengcheng/Documents/litedescore/src/extension.v" type="verilog"/>
        <File path="/home/mengcheng/Documents/litedescore/src/round_p.v" type="verilog"/>
        <File path="/home/mengcheng/Documents/litedescore/src/Permutation_init.v" type="verilog"/>
        <File path="/home/mengcheng/Documents/litedescore/src/Permutation_inverse.v" type="verilog"/>
        <File path="/home/mengcheng/Documents/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" type="verilog"/>
        <File path="/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v" type="verilog"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="0"/>
        <Option type="global_freq" value="100.000"/>
        <Option type="looplimit" value="2000"/>
        <Option type="output_file" value="/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/impl/gwsynthesis/project.vg"/>
        <Option type="print_all_synthesis_warning" value="0"/>
        <Option type="ram_rw_check" value="1"/>
        <Option type="verilog_language" value="verilog-2001"/>
        <Option type="vhdl_language" value="vhdl-1993"/>
    </OptionList>
</Project>
