id,title,year,author,doi,url,keywords,tipo,base,situacao,numTentativas,possuiCaptcha,valorCaptcha,msgRetorno
Rao2004,Analysis and optimization of enhanced MTCMOS scheme,2004,"Rao, R. M.; Burns, J. L.; Brown, R. B.",10.1109/ICVD.2004.1260930,,"CMOS logic circuits, threshold logic, leakage currents, circuit optimisation, MOSFET, probability, optimization, multi threshold CMOS, complementary metal oxide semiconductor, gate leakage reduction, subthreshold leakage reduction, probability, forced stacking, transistors, Stacking, Gate leakage, Degradation, USA Councils, Guidelines, Energy consumption, Integrated circuit technology, Power generation, Threshold voltage, Turning",,6,finalizado,3,none,none,Arquivo baixado com sucesso
