<!DOCTYPE html>
<html>

<head>

    <title>Static Timing Analyzer</title>
    <link id="css_home" rel="stylesheet" href="Resources/css/style.css" />
    <meta charset="utf-8" />
    <script src="Resources/Vendors/jquery-3.2.1.min.js"></script>

    <!-- for FF, Chrome, Opera -->
    <link rel="icon" type="image/png" href="Resources/Images/icon.png" sizes="32x32">

    <!-- for IE -->
    <link rel="icon" type="image/x-icon" href="Resources/Images/icon.ico">
    <link rel="shortcut icon" type="image/x-icon" href="Resources/Images/icon.ico" />

</head>
<button class="hamburger">&#9776;</button>
<button class="cross">&#735;</button>

<div class="menu">
    <ul>
        <a href="dag.html">
            <li>DAG Generator</li>
        </a>
        <a href="cpm.html">
            <li>Critical Path Finder</li>
        </a>
        <a href="cons.html">
            <li>Timing Constraints</li>
        </a>
    </ul>
</div>
<div class="page">
    <header>
        <a href="index.html"><label><center><b><h1>Static Timing Analyzer</h1></b></center></label><br/></a>
    </header>

    <body>
        <p>
            This is a static timing analysis tool that gets the Verilog gate level net list of a digital circuit, the library of the cells used in the circuit, the net capacitances file, the clocks skew file and timing constraints (the clock period, input delays
            and output delays). The tool checks all the timing paths and reports the violating timing paths, if any.
        </p>

        <button><a class = "btn" href="STA_report.pdf" download="proposed_file_name">Download Report</a></button>

        <script src="Resources/js/hamburger_menu.js"></script>
    </body>

    <footer>
        <small><center>&copy Copyright 2017, <a href="group10.html">Group 10</a></center></small>
    </footer>
</div>

</html>