// Seed: 3023269019
module module_0 (
    output id_0,
    input id_1,
    output logic id_2,
    input logic id_3
);
  reg id_4;
  initial begin
    id_4 <= id_4;
  end
endmodule
