 0000           ; Generated by PSoC Designer 5.0.985.0
 0000           ;
 00C0           FLAG_PGMODE_MASK:  equ 0C0h     ; Paging control for > 256 bytes of RAM
 0000           FLAG_PGMODE_0:     equ 00h       ; Direct to Page 0,      indexed to Page 0
 0040           FLAG_PGMODE_1:     equ 40h       ; Direct to Page 0,      indexed to STK_PP page
 0080           FLAG_PGMODE_2:     equ 80h       ; Direct to CUR_PP page, indexed to IDX_PP page
 00C0           FLAG_PGMODE_3:     equ 0C0h       ; Direct to CUR_PP page, indexed to STK_PP page
 0000           FLAG_PGMODE_00b:   equ 00h       ; Same as PGMODE_0
 0040           FLAG_PGMODE_01b:   equ 40h       ; Same as PGMODE_1
 0080           FLAG_PGMODE_10b:   equ 80h       ; Same as PGMODE_2
 00C0           FLAG_PGMODE_11b:   equ 0C0h       ; Same as PGMODE_3
 0010           FLAG_XIO_MASK:     equ 10h     ; I/O Bank select for register space
 0008           FLAG_SUPER:        equ 08h     ; Supervisor Mode
 0004           FLAG_CARRY:        equ 04h     ; Carry Condition Flag
 0002           FLAG_ZERO:         equ 02h     ; Zero  Condition Flag
 0001           FLAG_GLOBAL_IE:    equ 01h     ; Glogal Interrupt Enable
 0000           
 0000           
 0000           ;;=============================================================================
 0000           ;;      Register Space, Bank 0
 0000           ;;=============================================================================
 0000           
 0000           ;------------------------------------------------
 0000           ;  Port Registers
 0000           ;  Note: Also see this address range in Bank 1.
 0000           ;------------------------------------------------
 0000           ; Port 0
 0000           PRT0DR:       equ 00h          ; Port 0 Data Register                     (RW)
 0001           PRT0IE:       equ 01h          ; Port 0 Interrupt Enable Register         (RW)
 0002           PRT0GS:       equ 02h          ; Port 0 Global Select Register            (RW)
 0003           PRT0DM2:      equ 03h          ; Port 0 Drive Mode 2                      (RW)
 0000           ; Port 1
 0004           PRT1DR:       equ 04h          ; Port 1 Data Register                     (RW)
 0005           PRT1IE:       equ 05h          ; Port 1 Interrupt Enable Register         (RW)
 0006           PRT1GS:       equ 06h          ; Port 1 Global Select Register            (RW)
 0007           PRT1DM2:      equ 07h          ; Port 1 Drive Mode 2                      (RW)
 0000           ; Port 2
 0008           PRT2DR:       equ 08h          ; Port 2 Data Register                     (RW)
 0009           PRT2IE:       equ 09h          ; Port 2 Interrupt Enable Register         (RW)
 000A           PRT2GS:       equ 0Ah          ; Port 2 Global Select Register            (RW)
 000B           PRT2DM2:      equ 0Bh          ; Port 2 Drive Mode 2                      (RW)
 0000           ; Port 3
 000C           PRT3DR:       equ 0Ch          ; Port 3 Data Register                     (RW)
 000D           PRT3IE:       equ 0Dh          ; Port 3 Interrupt Enable Register         (RW)
 000E           PRT3GS:       equ 0Eh          ; Port 3 Global Select Register            (RW)
 000F           PRT3DM2:      equ 0Fh          ; Port 3 Drive Mode 2                      (RW)
 0000           ; Port 4
 0010           PRT4DR:       equ 10h          ; Port 4 Data Register                     (RW)
 0011           PRT4IE:       equ 11h          ; Port 4 Interrupt Enable Register         (RW)
 0012           PRT4GS:       equ 12h          ; Port 4 Global Select Register            (RW)
 0013           PRT4DM2:      equ 13h          ; Port 4 Drive Mode 2                      (RW)
 0000           ; Port 5
 0014           PRT5DR:       equ 14h          ; Port 5 Data Register                     (RW)
 0015           PRT5IE:       equ 15h          ; Port 5 Interrupt Enable Register         (RW)
 0016           PRT5GS:       equ 16h          ; Port 5 Global Select Register            (RW)
 0017           PRT5DM2:      equ 17h          ; Port 5 Drive Mode 2                      (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  Digital PSoC(tm) block Registers
 0000           ;  Note: Also see this address range in Bank 1.
 0000           ;------------------------------------------------
 0000           ; Digital PSoC block 00, Basic Type C
 0020           DBC00DR0:     equ 20h          ; data register 0                          (#)
 0021           DBC00DR1:     equ 21h          ; data register 1                          (W)
 0022           DBC00DR2:     equ 22h          ; data register 2                          (RW)
 0023           DBC00CR0:     equ 23h          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 01, Basic Type C
 0024           DBC01DR0:     equ 24h          ; data register 0                          (#)
 0025           DBC01DR1:     equ 25h          ; data register 1                          (W)
 0026           DBC01DR2:     equ 26h          ; data register 2                          (RW)
 0027           DBC01CR0:     equ 27h          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 02, Communications Type C
 0028           DCC02DR0:     equ 28h          ; data register 0                          (#)
 0029           DCC02DR1:     equ 29h          ; data register 1                          (W)
 002A           DCC02DR2:     equ 2Ah          ; data register 2                          (RW)
 002B           DCC02CR0:     equ 2Bh          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 03, Communications Type C
 002C           DCC03DR0:     equ 2Ch          ; data register 0                          (#)
 002D           DCC03DR1:     equ 2Dh          ; data register 1                          (W)
 002E           DCC03DR2:     equ 2Eh          ; data register 2                          (RW)
 002F           DCC03CR0:     equ 2Fh          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 10, Basic Type C
 0030           DBC10DR0:     equ 30h          ; data register 0                          (#)
 0031           DBC10DR1:     equ 31h          ; data register 1                          (W)
 0032           DBC10DR2:     equ 32h          ; data register 2                          (RW)
 0033           DBC10CR0:     equ 33h          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 11, Basic Type C
 0034           DBC11DR0:     equ 34h          ; data register 0                          (#)
 0035           DBC11DR1:     equ 35h          ; data register 1                          (W)
 0036           DBC11DR2:     equ 36h          ; data register 2                          (RW)
 0037           DBC11CR0:     equ 37h          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 12, Communications Type C
 0038           DCC12DR0:     equ 38h          ; data register 0                          (#)
 0039           DCC12DR1:     equ 39h          ; data register 1                          (W)
 003A           DCC12DR2:     equ 3Ah          ; data register 2                          (RW)
 003B           DCC12CR0:     equ 3Bh          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 13, Communications Type C
 003C           DCC13DR0:     equ 3Ch          ; data register 0                          (#)
 003D           DCC13DR1:     equ 3Dh          ; data register 1                          (W)
 003E           DCC13DR2:     equ 3Eh          ; data register 2                          (RW)
 003F           DCC13CR0:     equ 3Fh          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 20, Basic Type C
 0040           DBC20DR0:     equ 40h          ; data register 0                          (#)
 0041           DBC20DR1:     equ 41h          ; data register 1                          (W)
 0042           DBC20DR2:     equ 42h          ; data register 2                          (RW)
 0043           DBC20CR0:     equ 43h          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 21, Basic Type C
 0044           DBC21DR0:     equ 44h          ; data register 0                          (#)
 0045           DBC21DR1:     equ 45h          ; data register 1                          (W)
 0046           DBC21DR2:     equ 46h          ; data register 2                          (RW)
 0047           DBC21CR0:     equ 47h          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 22, Communications Type C
 0048           DCC22DR0:     equ 48h          ; data register 0                          (#)
 0049           DCC22DR1:     equ 49h          ; data register 1                          (W)
 004A           DCC22DR2:     equ 4Ah          ; data register 2                          (RW)
 004B           DCC22CR0:     equ 4Bh          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 23, Communications Type C
 004C           DCC23DR0:     equ 4Ch          ; data register 0                          (#)
 004D           DCC23DR1:     equ 4Dh          ; data register 1                          (W)
 004E           DCC23DR2:     equ 4Eh          ; data register 2                          (RW)
 004F           DCC23CR0:     equ 4Fh          ; control & status register 0              (#)
 0000           
 0000           ;-------------------------------------
 0000           ;  Analog Resource Control Registers
 0000           ;-------------------------------------
 0060           AMX_IN:       equ 60h          ; Analog Input Multiplexor Control         (RW)
 00C0           AMX_IN_ACI3:          equ 0C0h   ; MASK: column 3 input mux
 0030           AMX_IN_ACI2:          equ 30h    ; MASK: column 2 input mux
 000C           AMX_IN_ACI1:          equ 0Ch    ; MASK: column 1 input mux
 0003           AMX_IN_ACI0:          equ 03h    ; MASK: column 0 input mux
 0000           
 0061           AMUX_CFG:     equ 61h          ; Analog Mux Configuration Register        (RW)
 0080           AMUX_CFG_BCOL1MUX:    equ 80h    ; MASK: column 1 input select
 0040           AMUX_CFG_ACOL0MUX:    equ 40h    ; MASK: column 0 input select
 0030           AMUX_CFG_INTCAP:      equ 30h    ; MASK: pin select for static mode
 000E           AMUX_CFG_MUXCLK:      equ 0Eh    ; MASK: MUXCLK1 source select
 0001           AMUX_CFG_EN:          equ 01h    ; MASK: MUXCLK enable
 0000           
 0062           CLK_CR3:      equ 62h          ; Analog Clock Source Control Register 3   (RW)
 000F           CLK_CR3_SYSDIR:       equ 0Fh    ; MASK: Column clock source select
 0000           
 0063           ARF_CR:       equ 63h          ; Analog Reference Control Register        (RW)
 0040           ARF_CR_HBE:           equ 40h    ; MASK: Bias level control
 0038           ARF_CR_REF:           equ 38h    ; MASK: Analog Reference controls
 0007           ARF_CR_REFPWR:        equ 07h    ; MASK: Analog Reference power
 0000           
 0064           CMP_CR0:      equ 64h          ; Analog Comparator Bus 0 Register         (#)
 0080           CMP_CR0_COMP3:        equ 80h    ; MASK: Column 3 comparator state        (R)
 0040           CMP_CR0_COMP2:        equ 40h    ; MASK: Column 2 comparator state        (R)
 0020           CMP_CR0_COMP1:        equ 20h    ; MASK: Column 1 comparator state        (R)
 0010           CMP_CR0_COMP0:        equ 10h    ; MASK: Column 0 comparator state        (R)
 0008           CMP_CR0_AINT3:        equ 08h    ; MASK: Column 3 interrupt source        (RW)
 0004           CMP_CR0_AINT2:        equ 04h    ; MASK: Column 2 interrupt source        (RW)
 0002           CMP_CR0_AINT1:        equ 02h    ; MASK: Column 1 interrupt source        (RW)
 0001           CMP_CR0_AINT0:        equ 01h    ; MASK: Column 0 interrupt source        (RW)
 0000           
 0065           ASY_CR:       equ 65h          ; Analog Synchronizaton Control            (#)
 0070           ASY_CR_SARCOUNT:      equ 70h    ; MASK: SAR support: resolution count    (W)
 0008           ASY_CR_SARSIGN:       equ 08h    ; MASK: SAR support: sign                (RW)
 0006           ASY_CR_SARCOL:        equ 06h    ; MASK: SAR support: column spec         (RW)
 0001           ASY_CR_SYNCEN:        equ 01h    ; MASK: Stall bit                        (RW)
 0000           
 0066           CMP_CR1:      equ 66h          ; Analog Comparator Bus 1 Register         (RW)
 0080           CMP_CR1_ASYNCH3:      equ 80h    ; MASK: Column 3 comparator bus synch
 0040           CMP_CR1_ASYNCH2:      equ 40h    ; MASK: Column 2 comparator bus synch
 0020           CMP_CR1_ASYNCH1:      equ 20h    ; MASK: Column 1 comparator bus synch
 0010           CMP_CR1_ASYNCH0:      equ 10h    ; MASK: Column 0 comparator bus synch
 0002           CMP_CR1_CLK1X1:       equ 02h    ; MASK: Digital comparator bus 1 synch clock
 0001           CMP_CR1_CLK1X0:       equ 01h    ; MASK: Digital comparator bus 0 synch clock
 0000           
 006A           SADC_DH:      equ 6Ah          ; ADC Data High-Byte                       (RW)
 006B           SADC_DL:      equ 6Bh          ; ADC Data Low-Byte                        (RW)
 0000           
 0000           ;-----------------------------------------------
 0000           ;  Global General Purpose Data Registers
 0000           ;-----------------------------------------------
 006C           TMP0_DR:      equ 6Ch          ; deprecated do not use
 006D           TMP1_DR:      equ 6Dh          ; deprecated do not use
 006E           TMP2_DR:      equ 6Eh          ; deprecated do not use
 006F           TMP3_DR:      equ 6Fh          ; deprecated do not use
 0000           
 006C           TMP_DR0:      equ 6Ch          ; Temporary Data Register 0                (RW)
 006D           TMP_DR1:      equ 6Dh          ; Temporary Data Register 1                (RW)
 006E           TMP_DR2:      equ 6Eh          ; Temporary Data Register 2                (RW)
 006F           TMP_DR3:      equ 6Fh          ; Temporary Data Register 3                (RW)
 0000           
 0000           ;---------------------------------------------------
 0000           ;  Analog PSoC block Registers
 0000           ;
 0000           ;  Note: the following registers are mapped into
 0000           ;  both register bank 0 AND register bank 1.
 0000           ;---------------------------------------------------
 0000           
 0000           ; Continuous Time PSoC block Type C Row 0 Col 0
 0070           ACC00CR3:     equ 70h          ; Control register 3                       (RW)
 0071           ACC00CR0:     equ 71h          ; Control register 0                       (RW)
 0072           ACC00CR1:     equ 72h          ; Control register 1                       (RW)
 0073           ACC00CR2:     equ 73h          ; Control register 2                       (RW)
 0000           
 0000           ; Continuous Time PSoC block Type C Row 0 Col 1
 0074           ACC01CR3:     equ 74h          ; Control register 3                       (RW)
 0075           ACC01CR0:     equ 75h          ; Control register 0                       (RW)
 0076           ACC01CR1:     equ 76h          ; Control register 1                       (RW)
 0077           ACC01CR2:     equ 77h          ; Control register 2                       (RW)
 0000           
 0000           ; Continuous Time PSoC block Type C Row 0 Col 2
 0078           ACC02CR3:     equ 78h          ; Control register 3                       (RW)
 0079           ACC02CR0:     equ 79h          ; Control register 0                       (RW)
 007A           ACC02CR1:     equ 7Ah          ; Control register 1                       (RW)
 007B           ACC02CR2:     equ 7Bh          ; Control register 2                       (RW)
 0000           
 0000           ; Continuous Time PSoC block Type C Row 0 Col 3
 007C           ACC03CR3:     equ 7Ch          ; Control register 3                       (RW)
 007D           ACC03CR0:     equ 7Dh          ; Control register 0                       (RW)
 007E           ACC03CR1:     equ 7Eh          ; Control register 1                       (RW)
 007F           ACC03CR2:     equ 7Fh          ; Control register 2                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType C Row 1 Col 0
 0080           ASC10CR0:     equ 80h          ; Control register 0                       (RW)
 0081           ASC10CR1:     equ 81h          ; Control register 1                       (RW)
 0082           ASC10CR2:     equ 82h          ; Control register 2                       (RW)
 0083           ASC10CR3:     equ 83h          ; Control register 3                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType D Row 1 Col 1
 0084           ASD11CR0:     equ 84h          ; Control register 0                       (RW)
 0085           ASD11CR1:     equ 85h          ; Control register 1                       (RW)
 0086           ASD11CR2:     equ 86h          ; Control register 2                       (RW)
 0087           ASD11CR3:     equ 87h          ; Control register 3                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType C Row 1 Col 2
 0088           ASC12CR0:     equ 88h          ; Control register 0                       (RW)
 0089           ASC12CR1:     equ 89h          ; Control register 1                       (RW)
 008A           ASC12CR2:     equ 8Ah          ; Control register 2                       (RW)
 008B           ASC12CR3:     equ 8Bh          ; Control register 3                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType D Row 1 Col 3
 008C           ASD13CR0:     equ 8Ch          ; Control register 0                       (RW)
 008D           ASD13CR1:     equ 8Dh          ; Control register 1                       (RW)
 008E           ASD13CR2:     equ 8Eh          ; Control register 2                       (RW)
 008F           ASD13CR3:     equ 8Fh          ; Control register 3                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType D Row 2 Col 0
 0090           ASD20CR0:     equ 90h          ; Control register 0                       (RW)
 0091           ASD20CR1:     equ 91h          ; Control register 1                       (RW)
 0092           ASD20CR2:     equ 92h          ; Control register 2                       (RW)
 0093           ASD20CR3:     equ 93h          ; Control register 3                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType C Row 2 Col 1
 0094           ASC21CR0:     equ 94h          ; Control register 0                       (RW)
 0095           ASC21CR1:     equ 95h          ; Control register 1                       (RW)
 0096           ASC21CR2:     equ 96h          ; Control register 2                       (RW)
 0097           ASC21CR3:     equ 97h          ; Control register 3                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType D Row 2 Col 2
 0098           ASD22CR0:     equ 98h          ; Control register 0                       (RW)
 0099           ASD22CR1:     equ 99h          ; Control register 1                       (RW)
 009A           ASD22CR2:     equ 9Ah          ; Control register 2                       (RW)
 009B           ASD22CR3:     equ 9Bh          ; Control register 3                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType C Row 2 Col 3
 009C           ASC23CR0:     equ 9Ch          ; Control register 0                       (RW)
 009D           ASC23CR1:     equ 9Dh          ; Control register 1                       (RW)
 009E           ASC23CR2:     equ 9Eh          ; Control register 2                       (RW)
 009F           ASC23CR3:     equ 9Fh          ; Control register 3                       (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ; Decimator Data Registers
 0000           ;------------------------------------------------
 00A0           DEC0_DH:      equ A0h          ; Data Register 0( high byte)
 00A1           DEC0_DL:      equ A1h          ; Data Register 0( low byte)
 00A2           DEC1_DH:      equ A2h          ; Data Register 1( high byte)
 00A3           DEC1_DL:      equ A3h          ; Data Register 1( low byte)
 00A4           DEC2_DH:      equ A4h          ; Data Register 2( high byte)
 00A5           DEC2_DL:      equ A5h          ; Data Register 2( low byte)
 00A6           DEC3_DH:      equ A6h          ; Data Register 3( high byte)
 00A7           DEC3_DL:      equ A7h          ; Data Register 3( low byte)
 0000           
 00E6           DEC_CR0:      equ 0E6h          ; Data Control Register 0                  (RW)
 00E7           DEC_CR1:      equ 0E7h          ; Data Control Register 1                  (RW)
 0000           
 0000           							   
 0000           ;------------------------------------------------
 0000           ;  Row Digital Interconnects
 0000           ;
 0000           ;  Note: the following registers are mapped into
 0000           ;  both register bank 0 AND register bank 1.
 0000           ;------------------------------------------------
 0000           
 00B0           RDI0RI:       equ 0B0h          ; Row Digital Interconnect Row 0 Input Reg (RW)
 00B1           RDI0SYN:      equ 0B1h          ; Row Digital Interconnect Row 0 Sync Reg  (RW)
 00B2           RDI0IS:       equ 0B2h          ; Row 0 Input Select Register              (RW)
 00B3           RDI0LT0:      equ 0B3h          ; Row 0 Look Up Table Register 0           (RW)
 00B4           RDI0LT1:      equ 0B4h          ; Row 0 Look Up Table Register 1           (RW)
 00B5           RDI0RO0:      equ 0B5h          ; Row 0 Output Register 0                  (RW)
 00B6           RDI0RO1:      equ 0B6h          ; Row 0 Output Register 1                  (RW)
 00B7           RDI0DSM:      equ 0B7h          ; Row Digital Interconnect Row 0 Digital 
 0000                                           ; Delta-Sigma Modulator Select Register    (RW)
 0000           
 00B8           RDI1RI:       equ 0B8h          ; Row Digital Interconnect Row 1 Input Reg (RW)
 00B9           RDI1SYN:      equ 0B9h          ; Row Digital Interconnect Row 1 Sync Reg  (RW)
 00BA           RDI1IS:       equ 0BAh          ; Row 1 Input Select Register              (RW)
 00BB           RDI1LT0:      equ 0BBh          ; Row 1 Look Up Table Register 0           (RW)
 00BC           RDI1LT1:      equ 0BCh          ; Row 1 Look Up Table Register 1           (RW)
 00BD           RDI1RO0:      equ 0BDh          ; Row 1 Output Register 0                  (RW)
 00BE           RDI1RO1:      equ 0BEh          ; Row 1 Output Register 1                  (RW)
 00BF           RDI1DSM:      equ 0BFh          ; Row Digital Interconnect Row 1 Digital 
 0000                                           ; Delta-Sigma Modulator Select Register    (RW)
 0000           
 00C0           RDI2RI:       equ 0C0h          ; Row Digital Interconnect Row 2 Input Reg (RW)
 00C1           RDI2SYN:      equ 0C1h          ; Row Digital Interconnect Row 2 Sync Reg  (RW)
 00C2           RDI2IS:       equ 0C2h          ; Row 2 Input Select Register              (RW)
 00C3           RDI2LT0:      equ 0C3h          ; Row 2 Look Up Table Register 0           (RW)
 00C4           RDI2LT1:      equ 0C4h          ; Row 2 Look Up Table Register 1           (RW)
 00C5           RDI2RO0:      equ 0C5h          ; Row 2 Output Register 0                  (RW)
 00C6           RDI2RO1:      equ 0C6h          ; Row 2 Output Register 1                  (RW)
 00C7           RDI2DSM:      equ 0C7h          ; Row Digital Interconnect Row 2 Digital 
 0000                                           ; Delta-Sigma Modulator Select Register    (RW)
 0000           
 0000           ;-----------------------------------------------
 0000           ;  Ram Page Pointers
 0000           ;-----------------------------------------------
 00D0           CUR_PP:      equ 0D0h           ; Current   Page Pointer
 00D1           STK_PP:      equ 0D1h           ; Stack     Page Pointer
 00D3           IDX_PP:      equ 0D3h           ; Index     Page Pointer
 00D4           MVR_PP:      equ 0D4h           ; MVI Read  Page Pointer
 00D5           MVW_PP:      equ 0D5h           ; MVI Write Page Pointer
 0000           
 0000           ;------------------------------------------------
 0000           ;  I2C Configuration Registers
 0000           ;------------------------------------------------
 00D6           I2C0_CFG:      equ 0D6h          ; I2C 0 Configuration Register             (RW)
 0040           I2C0_CFG_PINSEL:         equ 40h  ; MASK: Select P1[0] and P1[1] for I2C
 0020           I2C0_CFG_BUSERR_IE:      equ 20h  ; MASK: Enable interrupt on Bus Error
 0010           I2C0_CFG_STOP_IE:        equ 10h  ; MASK: Enable interrupt on Stop
 0000           I2C0_CFG_CLK_RATE_100K:  equ 00h  ; MASK: I2C clock set at 100K
 0004           I2C0_CFG_CLK_RATE_400K:  equ 04h  ; MASK: I2C clock set at 400K
 0008           I2C0_CFG_CLK_RATE_50K:   equ 08h  ; MASK: I2C clock set at 50K
 000C           I2C0_CFG_CLK_RATE_1M6:   equ 0Ch  ; MASK: I2C clock set at 1.6M
 000C           I2C0_CFG_CLK_RATE:       equ 0Ch  ; MASK: I2C clock rate setting mask
 0002           I2C0_CFG_PSELECT_MASTER: equ 02h  ; MASK: Enable I2C Master
 0001           I2C0_CFG_PSELECT_SLAVE:  equ 01h  ; MASK: Enable I2C Slave
 0000           
 016B           I2C1_CFG:      equ 16Bh          ; I2C 1 Configuration Register             (RW)
 0040           I2C1_CFG_PINSEL:         equ 40h  ; MASK: Select P1[0] and P1[1] for I2C
 0020           I2C1_CFG_BUSERR_IE:      equ 20h  ; MASK: Enable interrupt on Bus Error
 0010           I2C1_CFG_STOP_IE:        equ 10h  ; MASK: Enable interrupt on Stop
 0000           I2C1_CFG_CLK_RATE_100K:  equ 00h  ; MASK: I2C clock set at 100K
 0004           I2C1_CFG_CLK_RATE_400K:  equ 04h  ; MASK: I2C clock set at 400K
 0008           I2C1_CFG_CLK_RATE_50K:   equ 08h  ; MASK: I2C clock set at 50K
 000C           I2C1_CFG_CLK_RATE_1M6:   equ 0Ch  ; MASK: I2C clock set at 1.6M
 000C           I2C1_CFG_CLK_RATE:       equ 0Ch  ; MASK: I2C clock rate setting mask
 0002           I2C1_CFG_PSELECT_MASTER: equ 02h  ; MASK: Enable I2C Master
 0001           I2C1_CFG_PSELECT_SLAVE:  equ 01h  ; MASK: Enable I2C Slave
 0000           
 00D7           I2C0_SCR:      equ 0D7h          ; I2C Status and Control Register          (#)
 0080           I2C0_SCR_BUSERR:        equ 80h   ; MASK: I2C Bus Error detected           (RC)
 0040           I2C0_SCR_LOSTARB:       equ 40h   ; MASK: I2C Arbitration lost             (RC)
 0020           I2C0_SCR_STOP:          equ 20h   ; MASK: I2C Stop detected                (RC)
 0010           I2C0_SCR_ACK:           equ 10h   ; MASK: ACK the last byte                (RW)
 0008           I2C0_SCR_ADDR:          equ 08h   ; MASK: Address rcv'd is Slave address   (RC)
 0004           I2C0_SCR_XMIT:          equ 04h   ; MASK: Set transfer to tranmit mode     (RW)
 0002           I2C0_SCR_LRB:           equ 02h   ; MASK: Last recieved bit                (RC)
 0001           I2C0_SCR_BYTECOMPLETE:  equ 01h   ; MASK: Transfer of byte complete        (RC)
 0000           
 00E4           I2C1_SCR:      equ 0E4h          ; I2C 1 Status and Control Register        (#)
 0080           I2C1_SCR_BUSERR:        equ 80h   ; MASK: I2C Bus Error detected           (RC)
 0040           I2C1_SCR_LOSTARB:       equ 40h   ; MASK: I2C Arbitration lost             (RC)
 0020           I2C1_SCR_STOP:          equ 20h   ; MASK: I2C Stop detected                (RC)
 0010           I2C1_SCR_ACK:           equ 10h   ; MASK: ACK the last byte                (RW)
 0008           I2C1_SCR_ADDR:          equ 08h   ; MASK: Address rcv'd is Slave address   (RC)
 0004           I2C1_SCR_XMIT:          equ 04h   ; MASK: Set transfer to tranmit mode     (RW)
 0002           I2C1_SCR_LRB:           equ 02h   ; MASK: Last recieved bit                (RC)
 0001           I2C1_SCR_BYTECOMPLETE:  equ 01h   ; MASK: Transfer of byte complete        (RC)
 0000           
 00D8           I2C0_DR:       equ 0D8h         ; I2C 0 Data Register                      (RW)
 0067           I2C1_DR:       equ 067h         ; I2C 1 Data Register                      (RW)
 0000           
 00D9           I2C0_MSCR:     equ 0D9h         ; I2C 0 Master Status and Control Register  (#)
 0008           I2C0_MSCR_BUSY:         equ 08h   ; MASK: I2C Busy (Start detected)         (R)
 0004           I2C0_MSCR_MODE:         equ 04h   ; MASK: Start has been generated          (R)
 0002           I2C0_MSCR_RESTART:      equ 02h   ; MASK: Generate a Restart condition     (RW)
 0001           I2C0_MSCR_START:        equ 01h   ; MASK: Generate a Start condition       (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  System and Global Resource Registers
 0000           ;------------------------------------------------
 00DA           INT_CLR0:     equ 0DAh          ; Interrupt Clear Register 0               (RW)
 0000                                          ; Use INT_MSK0 bit field masks
 00DB           INT_CLR1:     equ 0DBh          ; Interrupt Clear Register 1               (RW)
 0000                                          ; Use INT_MSK1 bit field masks
 00DC           INT_CLR2:     equ 0DCh          ; Interrupt Clear Register 2               (RW)
 0000                                          ; Use INT_MSK2 bit field masks
 00DD           INT_CLR3:     equ 0DDh          ; Interrupt Clear Register 3               (RW)
 0000                                          ; Use INT_MSK3 bit field masks
 0000           
 00DE           INT_MSK3:     equ 0DEh          ; Misc. Interrupt Mask Register            (RW)
 0080           INT_MSK3_ENSWINT:          equ 80h ; MASK: enable/disable SW interrupt
 0020           INT_MSK3_ACOLUMN_5:        equ 20h ; MASK: enable/disable Analog col 5 interrupt
 0010           INT_MSK3_ACOLUMN_4:        equ 10h ; MASK: enable/disable Analog col 4 interrupt
 0008           INT_MSK3_RTC:              equ 08h ; MASK: enable/disable RTC interrupt
 0004           INT_MSK3_SARADC:           equ 04h ; MASK: enable/disable SARADC interrupt
 0002           INT_MSK3_I2C1:             equ 02h ; MASK: enable/disable I2C 1 interrupt
 0001           INT_MSK3_I2C0:             equ 01h ; MASK: enable/disable I2C 0 interrupt
 0000           
 00DF           INT_MSK2:     equ 0DFh          ; Digital PSoC block Mask Register (2 of 2) (RW)
 0080           INT_MSK2_DCC33:            equ 80h ; MASK: enable/disable DCB33 block interrupt
 0040           INT_MSK2_DCC32:            equ 40h ; MASK: enable/disable DCB32 block interrupt
 0020           INT_MSK2_DBC31:            equ 20h ; MASK: enable/disable DBB31 block interrupt
 0010           INT_MSK2_DBC30:            equ 10h ; MASK: enable/disable DBB30 block interrupt
 0008           INT_MSK2_DCC23:            equ 08h ; MASK: enable/disable DCB23 block interrupt
 0004           INT_MSK2_DCC22:            equ 04h ; MASK: enable/disable DCB22 block interrupt
 0002           INT_MSK2_DBC21:            equ 02h ; MASK: enable/disable DBB21 block interrupt
 0001           INT_MSK2_DBC20:            equ 01h ; MASK: enable/disable DBB20 block interrupt
 0000           
 00E0           INT_MSK0:     equ 0E0h          ; General Interrupt Mask Register          (RW)
 0080           INT_MSK0_VC3:              equ 80h ; MASK: enable/disable VC3 interrupt
 0040           INT_MSK0_SLEEP:            equ 40h ; MASK: enable/disable sleep interrupt
 0020           INT_MSK0_GPIO:             equ 20h ; MASK: enable/disable GPIO  interrupt
 0010           INT_MSK0_ACOLUMN_3:        equ 10h ; MASK: enable/disable Analog col 3 interrupt
 0008           INT_MSK0_ACOLUMN_2:        equ 08h ; MASK: enable/disable Analog col 2 interrupt
 0004           INT_MSK0_ACOLUMN_1:        equ 04h ; MASK: enable/disable Analog col 1 interrupt
 0002           INT_MSK0_ACOLUMN_0:        equ 02h ; MASK: enable/disable Analog col 0 interrupt
 0001           INT_MSK0_VOLTAGE_MONITOR:  equ 01h ; MASK: enable/disable Volts interrupt
 0000           
 00E1           INT_MSK1:     equ 0E1h          ; Digital PSoC block Mask Register         (RW)
 0080           INT_MSK1_DCC13:            equ 80h ; MASK: enable/disable DCB13 block interrupt
 0040           INT_MSK1_DCC12:            equ 40h ; MASK: enable/disable DCB12 block interrupt
 0020           INT_MSK1_DBC11:            equ 20h ; MASK: enable/disable DBB11 block interrupt
 0010           INT_MSK1_DBC10:            equ 10h ; MASK: enable/disable DBB10 block interrupt
 0008           INT_MSK1_DCC03:            equ 08h ; MASK: enable/disable DCB03 block interrupt
 0004           INT_MSK1_DCC02:            equ 04h ; MASK: enable/disable DCB02 block interrupt
 0002           INT_MSK1_DBC01:            equ 02h ; MASK: enable/disable DBB01 block interrupt
 0001           INT_MSK1_DBC00:            equ 01h ; MASK: enable/disable DBB00 block interrupt
 0000           
 00E2           INT_VC:       equ 0E2h          ; Interrupt vector register                (RC)
 00E3           RES_WDT:      equ 0E3h          ; Watch Dog Timer Register                 (W)
 0000           
 0000           ; Multiplier and MAC (Multiply/Accumulate) Unit
 0000           //   Compatibility Set: Maps onto MAC0
 00E8           MUL_X:        equ 0E8h          ; Multiplier X Register (write)            (W)
 00E9           MUL_Y:        equ 0E9h          ; Multiplier Y Register (write)            (W)
 00EA           MUL_DH:       equ 0EAh          ; Multiplier Result Data (high byte read)  (R)
 00EB           MUL_DL:       equ 0EBh          ; Multiplier Result Data ( low byte read)  (R)
 00EA           MUL_RESULT:   equ 0EAh          ; Multiplier Result Data - WORD            (R)
 00EC           MAC_X:        equ 0ECh          ; write = MAC X register [also see ACC_DR1]
 00ED           MAC_Y:        equ 0EDh          ; write = MAC Y register [also see ACC_DR0]
 00EE           MAC_CL0:      equ 0EEh          ; write = MAC Clear Accum [also see ACC_DR3]
 00EF           MAC_CL1:      equ 0EFh          ; write = MAC Clear Accum [also see ACC_DR2]
 00ED           ACC_DR0:      equ MAC_Y         ; read =  MAC Accumulator, byte 0          (RW)
 00EC           ACC_DR1:      equ MAC_X         ; read =  MAC Accumulator, byte 1          (RW)
 00EE           ACC_DR3:      equ MAC_CL0       ; read =  MAC Accumulator, byte 3          (RW)
 00EF           ACC_DR2:      equ MAC_CL1       ; read =  MAC Accumulator, byte 2          (RW)
 00EC           ACC_LOW_WORD: equ 0ECh          ; MAC Accumulator (Read low word)          (R)
 00EE           ACC_HI_WORD:  equ 0EEh          ; MAC Accumulator (Read high word)         (R)
 0000           
 0000           // Multiply/Accumulate Unit 0
 00E8           MUL0_X:       equ 0E8h          ; Multiplier 0 X Register (write)          (W)
 00E9           MUL0_Y:       equ 0E9h          ; Multiplier 0 Y Register (write)          (W)
 00EA           MUL0_DH:      equ 0EAh          ; Multiplier 0 Result Data (high byte read)(R)
 00EB           MUL0_DL:      equ 0EBh          ; Multiplier 0 Result Data ( low byte read)(R)
 00EA           MUL0_RESULT:  equ 0EAh          ; Multiplier 0 Result Data - WORD
 00EC           MAC0_X:       equ 0ECh          ; write = MAC 0 X register [also see ACC_DR1]
 00ED           MAC0_Y:       equ 0EDh          ; write = MAC 0 Y register [also see ACC_DR0]
 00EE           MAC0_CL0:     equ 0EEh          ; write = MAC 0 Clear Accum [also see ACC_DR3]
 00EF           MAC0_CL1:     equ 0EFh          ; write = MAC 0 Clear Accum [also see ACC_DR2]
 00ED           ACC0_DR0:     equ MAC0_Y        ; read =  MAC 0 Accumulator, byte 0        (RW)
 00EC           ACC0_DR1:     equ MAC0_X        ; read =  MAC 0 Accumulator, byte 1        (RW)
 00EE           ACC0_DR3:     equ MAC0_CL0      ; read =  MAC 0 Accumulator, byte 3        (RW)
 00EF           ACC0_DR2:     equ MAC0_CL1      ; read =  MAC 0 Accumulator, byte 2        (RW)
 00EC           ACC0_LOW_WORD: equ 0ECh         ; MAC Accumulator (Read low word)          (R)
 00EE           ACC0_HI_WORD:  equ 0EEh         ; MAC Accumulator (Read high word)         (R)
 0000           
 0000           // Multiply/Accumulate Unit 1
 00A8           MUL1_X:       equ 0A8h          ; Multiplier 1 X Register (write)          (W)
 00A9           MUL1_Y:       equ 0A9h          ; Multiplier 1 Y Register (write)          (W)
 00AA           MUL1_DH:      equ 0AAh          ; Multiplier 1 Result Data (high byte read)(R)
 00AB           MUL1_DL:      equ 0ABh          ; Multiplier 1 Result Data ( low byte read)(R)
 00AA           MUL1_RESULT:  equ 0AAh          ; Multiplier 1 Result Data - WORD          (R)
 00AC           MAC1_X:       equ 0ACh          ; write = MAC 1 X register [also see ACC_DR1]
 00AD           MAC1_Y:       equ 0ADh          ; write = MAC 1 Y register [also see ACC_DR0]
 00AE           MAC1_CL0:     equ 0AEh          ; write = MAC 1 Clear Accum [also see ACC_DR3]
 00AF           MAC1_CL1:     equ 0AFh          ; write = MAC 1 Clear Accum [also see ACC_DR2]
 00AD           ACC1_DR0:     equ MAC1_Y        ; read =  MAC 1 Accumulator, byte 0        (RW)
 00AC           ACC1_DR1:     equ MAC1_X        ; read =  MAC 1 Accumulator, byte 1        (RW)
 00AE           ACC1_DR3:     equ MAC1_CL0      ; read =  MAC 1 Accumulator, byte 3        (RW)
 00AF           ACC1_DR2:     equ MAC1_CL1      ; read =  MAC 1 Accumulator, byte 2        (RW)
 00AC           ACC1_LOW_WORD: equ 0ACh         ; MAC Accumulator (Read low word)          (R)
 00AE           ACC1_HI_WORD:  equ 0AEh         ; MAC Accumulator (Read high word)         (R)
 0000           
 0000           ;------------------------------------------------------
 0000           ;  System Status and Control Registers
 0000           ;
 0000           ;  Note: The following registers are mapped into both
 0000           ;        register bank 0 AND register bank 1.
 0000           ;------------------------------------------------------
 00F7           CPU_F:        equ 0F7h          ; CPU Flag Register Access                 (RO)
 0000                                              ; Use FLAG_ masks defined at top of file
 0000           								   
 00FC           IDAC1_D:      equ 0FCh          ; Left Analog Mux DAC Data Register        (RW)
 00FD           IDAC0_D:      equ 0FDh          ; Right Analog Mux DAC Data Register       (RW)
 0000           
 00FE           CPU_SCR1:     equ 0FEh          ; CPU Status and Control Register #1       (#)
 0080           CPU_SCR1_IRESS:         equ 80h    ; MASK: Boot Phase Re-entry bit
 0010           CPU_SCR1_SLIMO:         equ 10h    ; MASK: Slow Main Oscillator Mode
 0008           CPU_SCR1_ECO_ALWD_WR:   equ 08h    ; MASK: flag, ECO allowed has been written
 0004           CPU_SCR1_ECO_ALLOWED:   equ 04h    ; MASK: ECO allowed to be enabled
 0001           CPU_SCR1_IRAMDIS:       equ 01h    ; MASK: Disable RAM initialization on WDR
 0000           
 00FF           CPU_SCR0:     equ 0FFh          ; CPU Status and Control Register #2       (#)
 0080           CPU_SCR0_GIE_MASK:      equ 80h    ; MASK: Global Interrupt Enable shadow
 0020           CPU_SCR0_WDRS_MASK:     equ 20h    ; MASK: Watch Dog Timer Reset
 0010           CPU_SCR0_PORS_MASK:     equ 10h    ; MASK: power-on reset bit PORS
 0008           CPU_SCR0_SLEEP_MASK:    equ 08h    ; MASK: Enable Sleep
 0001           CPU_SCR0_STOP_MASK:     equ 01h    ; MASK: Halt CPU bit
 0000           
 0000           
 0000           ;;=============================================================================
 0000           ;;      Register Space, Bank 1
 0000           ;;=============================================================================
 0000           
 0000           ;------------------------------------------------
 0000           ;  Port Registers
 0000           ;  Note: Also see this address range in Bank 0.
 0000           ;------------------------------------------------
 0000           ; Port 0
 0000           PRT0DM0:      equ 00h          ; Port 0 Drive Mode 0                      (RW)
 0001           PRT0DM1:      equ 01h          ; Port 0 Drive Mode 1                      (RW)
 0002           PRT0IC0:      equ 02h          ; Port 0 Interrupt Control 0               (RW)
 0003           PRT0IC1:      equ 03h          ; Port 0 Interrupt Control 1               (RW)
 0000           
 0000           ; Port 1
 0004           PRT1DM0:      equ 04h          ; Port 1 Drive Mode 0                      (RW)
 0005           PRT1DM1:      equ 05h          ; Port 1 Drive Mode 1                      (RW)
 0006           PRT1IC0:      equ 06h          ; Port 1 Interrupt Control 0               (RW)
 0007           PRT1IC1:      equ 07h          ; Port 1 Interrupt Control 1               (RW)
 0000           
 0000           ; Port 2
 0008           PRT2DM0:      equ 08h          ; Port 2 Drive Mode 0                      (RW)
 0009           PRT2DM1:      equ 09h          ; Port 2 Drive Mode 1                      (RW)
 000A           PRT2IC0:      equ 0Ah          ; Port 2 Interrupt Control 0               (RW)
 000B           PRT2IC1:      equ 0Bh          ; Port 2 Interrupt Control 1               (RW)
 0000           
 0000           ; Port 3
 000C           PRT3DM0:      equ 0Ch          ; Port 3 Drive Mode 0                      (RW)
 000D           PRT3DM1:      equ 0Dh          ; Port 3 Drive Mode 1                      (RW)
 000E           PRT3IC0:      equ 0Eh          ; Port 3 Interrupt Control 0               (RW)
 000F           PRT3IC1:      equ 0Fh          ; Port 3 Interrupt Control 1               (RW)
 0000           
 0000           ; Port 4
 0010           PRT4DM0:      equ 10h          ; Port 4 Drive Mode 0                      (RW)
 0011           PRT4DM1:      equ 11h          ; Port 4 Drive Mode 1                      (RW)
 0012           PRT4IC0:      equ 12h          ; Port 4 Interrupt Control 0               (RW)
 0013           PRT4IC1:      equ 13h          ; Port 4 Interrupt Control 1               (RW)
 0000           
 0000           ; Port 5
 0014           PRT5DM0:      equ 14h          ; Port 5 Drive Mode 0                      (RW)
 0015           PRT5DM1:      equ 15h          ; Port 5 Drive Mode 1                      (RW)
 0016           PRT5IC0:      equ 16h          ; Port 5 Interrupt Control 0               (RW)
 0017           PRT5IC1:      equ 17h          ; Port 5 Interrupt Control 1               (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  Digital PSoC(tm) block Registers
 0000           ;  Note: Also see this address range in Bank 0.
 0000           ;------------------------------------------------
 0000           
 0000           ; Digital PSoC block 00, Basic Type C
 0020           DBC00FN:      equ 20h          ; Function Register                        (RW)
 0021           DBC00IN:      equ 21h          ; Input Register                           (RW)
 0022           DBC00OU:      equ 22h          ; Output Register                          (RW)
 0023           DBC00CR1:     equ 23h          ; Control Register                         (RW)
 0000           
 0000           ; Digital PSoC block 01, Basic Type C
 0024           DBC01FN:      equ 24h          ; Function Register                        (RW)
 0025           DBC01IN:      equ 25h          ; Input Register                           (RW)
 0026           DBC01OU:      equ 26h          ; Output Register                          (RW)
 0027           DBC01CR1:     equ 27h          ; Control Register                         (RW)
 0000           
 0000           ; Digital PSoC block 02, Communications Type C
 0028           DCC02FN:      equ 28h          ; Function Register                        (RW)
 0029           DCC02IN:      equ 29h          ; Input Register                           (RW)
 002A           DCC02OU:      equ 2Ah          ; Output Register                          (RW)
 002B           DCC02CR1:     equ 2Bh          ; Control Register                         (RW)
 0000           
 0000           ; Digital PSoC block 03, Communications Type C
 002C           DCC03FN:      equ 2Ch          ; Function Register                        (RW)
 002D           DCC03IN:      equ 2Dh          ; Input Register                           (RW)
 002E           DCC03OU:      equ 2Eh          ; Output Register                          (RW)
 002F           DCC03CR1:     equ 2Fh          ; Control Register                         (RW)
 0000           
 0000           ; Digital PSoC block 10, Basic Type C
 0030           DBC10FN:      equ 30h          ; Function Register                        (RW)
 0031           DBC10IN:      equ 31h          ; Input Register                           (RW)
 0032           DBC10OU:      equ 32h          ; Output Register                          (RW)
 0033           DBC10CR1:     equ 33h          ; Control Register                         (RW)
 0000           
 0000           ; Digital PSoC block 11, Basic Type C
 0034           DBC11FN:      equ 34h          ; Function Register                        (RW)
 0035           DBC11IN:      equ 35h          ; Input Register                           (RW)
 0036           DBC11OU:      equ 36h          ; Output Register                          (RW)
 0037           DBC11CR1:     equ 37h          ; Control Register                         (RW)
 0000           
 0000           ; Digital PSoC block 12, Communications Type C
 0038           DCC12FN:      equ 38h          ; Function Register                        (RW)
 0039           DCC12IN:      equ 39h          ; Input Register                           (RW)
 003A           DCC12OU:      equ 3Ah          ; Output Register                          (RW)
 003B           DCC12CR1:     equ 3Bh          ; Control Register                         (RW)
 0000           
 0000           ; Digital PSoC block 13, Communications Type C
 003C           DCC13FN:      equ 3Ch          ; Function Register                        (RW)
 003D           DCC13IN:      equ 3Dh          ; Input Register                           (RW)
 003E           DCC13OU:      equ 3Eh          ; Output Register                          (RW)
 003F           DCC13CR1:     equ 3Fh          ; Control Register                         (RW)
 0000           
 0000           ; Digital PSoC block 20, Basic Type C
 0040           DBC20FN:      equ 40h          ; Function Register                        (RW)
 0041           DBC20IN:      equ 41h          ; Input Register                           (RW)
 0042           DBC20OU:      equ 42h          ; Output Register                          (RW)
 0043           DBC20CR1:     equ 43h          ; Control Register                         (RW)
 0000           
 0000           ; Digital PSoC block 21, Basic Type C
 0044           DBC21FN:      equ 44h          ; Function Register                        (RW)
 0045           DBC21IN:      equ 45h          ; Input Register                           (RW)
 0046           DBC21OU:      equ 46h          ; Output Register                          (RW)
 0047           DBC21CR1:     equ 47h          ; Control Register                         (RW)
 0000           
 0000           ; Digital PSoC block 22, Communications Type C
 0048           DCC22FN:      equ 48h          ; Function Register                        (RW)
 0049           DCC22IN:      equ 49h          ; Input Register                           (RW)
 004A           DCC22OU:      equ 4Ah          ; Output Register                          (RW)
 004B           DCC22CR1:     equ 4Bh          ; Control Register                         (RW)
 0000           
 0000           ; Digital PSoC block 23, Communications Type C
 004C           DCC23FN:      equ 4Ch          ; Function Register                        (RW)
 004D           DCC23IN:      equ 4Dh          ; Input Register                           (RW)
 004E           DCC23OU:      equ 4Eh          ; Output Register                          (RW)
 004F           DCC23CR1:     equ 4Fh          ; Control Register                         (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  System and Global Resource Registers
 0000           ;  Note: Also see this address range in Bank 0.
 0000           ;------------------------------------------------
 0000           
 0060           CLK_CR0:      equ 60h          ; Analog Column Clock Select Register 0              (RW)
 00C0           CLK_CR0_ACOLUMN_3:    equ 0C0h   ; MASK: Specify Clock Cor Analog Cloumn 3
 0030           CLK_CR0_ACOLUMN_2:    equ 30h    ; MASK: Specify Clock Cor Analog Cloumn 2
 000C           CLK_CR0_ACOLUMN_1:    equ 0Ch    ; MASK: Specify Clock Cor Analog Cloumn 1
 0003           CLK_CR0_ACOLUMN_0:    equ 03h    ; MASK: Specify Clock Cor Analog Cloumn 0
 0000           
 0061           CLK_CR1:      equ 61h          ; Analog Clock Source Select Register 1              (RW)
 0040           CLK_CR1_SHDIS:        equ 40h    ; MASK: Sample and Hold Disable (all Columns)
 0038           CLK_CR1_ACLK1:        equ 38h    ; MASK: Digital PSoC Block For Analog Source
 0007           CLK_CR1_ACLK2:        equ 07h    ; MASK: Digital PSoC Block For Analog Source
 0000           
 0062           ABF_CR0:      equ 62h          ; Analog Output Buffer Control Register 0            (RW)
 0080           ABF_CR0_ACOL1MUX:     equ 80h    ; MASK: Analog Column 1 Mux control
 0040           ABF_CR0_ACOL2MUX:     equ 40h    ; MASK: Analog Column 2 Mux control
 0020           ABF_CR0_ABUF1EN:      equ 20h    ; MASK: Enable ACol 1 analog buffer (P0[5])
 0010           ABF_CR0_ABUF2EN:      equ 10h    ; MASK: Enable ACol 2 analog buffer (P0[4])
 0008           ABF_CR0_ABUF0EN:      equ 08h    ; MASK: Enable ACol 0 analog buffer (P0[3])
 0004           ABF_CR0_ABUF3EN:      equ 04h    ; MASK: Enable ACol 3 analog buffer (P0[2])
 0002           ABF_CR0_BYPASS:       equ 02h    ; MASK: Bypass The Analog Buffers
 0001           ABF_CR0_PWR:          equ 01h    ; MASK: High Power Mode On All Analog Buffers
 0000           
 0063           AMD_CR0:      equ 63h          ; Analog Modulator Control Register 0      (RW)
 0070           AMD_CR0_AMOD2:        equ 70h    ; MASK: Modulation Source For Analog Column 2
 0007           AMD_CR0_AMOD0:        equ 07h    ; MASK: Modulation Source For Analog Column 1
 0000           
 0064           CMP_GO_EN:    equ 64h          ; Comparator Bus to Global Outputs Enable Register   (RW)
 0003           CMP_GO_EN_SEL0:       equ 03h    ; MASK: Select Column 0 Signal To Output
 0004           CMP_GO_EN_GOO0:       equ 04h    ; MASK: Drives The Selected Column 0 Signal To GOO0
 0008           CMP_GO_EN_GOO4:       equ 08h    ; MASK: Drives The Selected Column 0 Signal To GOO4
 0030           CMP_GO_EN_SEL1:       equ 30h    ; MASK: Select Column 1 Signal To Output
 0040           CMP_GO_EN_GOO1:       equ 40h    ; MASK: Drives The Selected Column 1 Signal To GOO1    
 0080           CMP_GO_EN_GOO5:       equ 80h    ; MASK: Drives The Selected Column 1 Signal To GOO5
 0000           
 0065           CMP_GO_EN1:   equ 65h          ; Comparator Bus to Global Outputs Enable Register 1 (RW)
 0003           CMP_GO_EN_SEL2:       equ 03h    ; MASK: Select Column 2 Signal To Output
 0004           CMP_GO_EN_GOO2:       equ 04h    ; MASK: Drives The Selected Column 2 Signal To GOO2
 0008           CMP_GO_EN_GOO6:       equ 08h    ; MASK: Drives The Selected Column 2 Signal To GOO6
 0030           CMP_GO_EN_SEL3:       equ 30h    ; MASK: Select Column 3 Signal To Output
 0040           CMP_GO_EN_GOO3:       equ 40h    ; MASK: Drives The Selected Column 3 Signal To GOO3
 0080           CMP_GO_EN_GOO7:       equ 80h    ; MASK: Drives The Selected Column 3 Signal To GOO7
 0000           
 0066           AMD_CR1:      equ 66h          ; Analog Modulator Control Register 1                (RW)
 0070           AMD_CR1_AMOD3:        equ 70h    ; MASK: Modulation Ctrl For Analog Column 3
 0007           AMD_CR1_AMOD1:        equ 07h    ; MASK: Modulation Ctrl For Analog Column 1
 0000           
 0067           ALT_CR0:      equ 67h          ; Analog Look Up Table (LUT) Register 0              (RW)
 00F0           ALT_CR0_LUT1:         equ 0F0h   ; MASK: Look Up Table 1 Selection
 000F           ALT_CR0_LUT0:         equ 0Fh    ; MASK: Look Up Table 0 Selection
 0000           
 0068           ALT_CR1:      equ 68h          ; Analog Look Up Table (LUT) Register 1              (RW)
 00F0           ALT_CR1_LUT3:         equ 0F0h   ; MASK: Look Up Table 3 Selection
 000F           ALT_CR1_LUT2:         equ 0Fh    ; MASK: Look Up Table 2 Selection
 0000           
 0069           CLK_CR2:      equ 69h          ; Analog Clock Source Control Register 2             (RW)
 0008           CLK_CR2_ACLK1R:       equ 08h    ; MASK: Analog Clock 1 selection range
 0001           CLK_CR2_ACLK0R:       equ 01h    ; MASK: Analog Clock 0 selection range
 0000           
 006A           AMUX_CFG1:    equ 6Ah          ; Analog Mux Config Register 1                       (RW)
 0001           AMUX_CFG1_EN0:        equ 01h    ; MASK: Enable/Disable MUXCLK 0 For Analog Mux Bus 0
 000E           AMUX_CFG1_MUXCLK0:    equ 0Eh    ; MASK: Clock Select For Analog Mux Bus 0
 0010           AMUX_CFG1_ACOl0MUX:   equ 10h    ; MASK: Analog Column 1 Input Select
 0020           AMUX_CFG1_ACOL3MUX:   equ 20h    ; MASK: Analog Column 3 Input Select
 0040           AMUX_CFG1_ABUSMUX2:   equ 40h    ; MASK: Analog Column 2 Analog Mux Bus Select
 0080           AMUX_CFG1_ABUSMUX3:   equ 80h    ; MASK: Analog column 3 Analog Mux Bus Select
 0000           
 0071           SADC_TSCR0:   equ 71h          ; SAR ADC Trigger Source Control Register 0          (RW)
 0072           SADC_TSCR1:   equ 72h          ; SAR ADC Trigger Source Control Register 1          (RW) 
 0081           SADC_TSCMPL:  equ 81h          ; SAR ADC Trigger Source Comparator Low Register     (RW)
 0082           SADC_TSCMPH:  equ 82h          ; SAR ADC Trigger Source Comparator High Register    (RW)
 0000           
 0073           ACE_AMD_CR0:   equ 73h          ; Analog Modulation Control Register 0               (RW)
 000F           ACE_AMD_CR0_AMOD0:    equ 0Fh    ; MASK: Column 0 analog modulation control signal select
 0000           
 0075           ACE_AMX_IN:    equ 75h          ; Analog Input Select Register                       (RW)
 00C0           ACE_AMX_IN_ACI3:      equ C0h    ; MASK: Selects Analog Column Mux 3
 0030           ACE_AMX_IN_ACI2:      equ 30h    ; MASK: Selects Analog Column Mux 2
 000C           ACE_AMX_IN_ACI1:      equ 0Ch    ; MASK: Selects Analog Column Mux 1
 0003           ACE_AMX_IN_ACI0:      equ 03h    ; MASK: Selects Analog Column Mux 0
 0000           
 0076           ACE_CMP_CR0:   equ 76h          ; Analog Comparator Bus 0 Register                   (RW)
 0077           ACE_CMP_CR1:   equ 77h          ; Analog Comparator Bus 1 Register                   (RW)
 0000           
 0079           ACE_CMP_GI_EN: equ 79h         ; Analog Type E Columns Compare Bus to Global Outputs Control Register (RW)
 0000           
 007A           ACE_ALT_CR0:   equ 7Ah          ; Analog LUT Control Register 0                      (RW)
 00F0           ACE_ALT_CR0_LUT1:     equ F0h    ; MASK: Select 1 Of 16 Logic Functions for Output Of Comparator Bus 1
 000F           ACE_ALT_CR0_LUT0:     equ 0Fh    ; MASK: Select 1 Of 16 Logic Functions for Output Of Comparator Bus 0
 0000           
 007B           ACE_ABF_CR0:   equ 7Bh         ; Analog Output Buffer Control Register 0            (RW)
 0080           ACE_ABF_CR0_ACE1MUX:  equ 80h    ; MASK: Set ACE Column 1 input to ACE column 1 or 0 input mux output
 0040           ACE_ABF_CR0_ACE0MUX:  equ 40h    ; MASK: Set ACE Column 0 input to ACE column 1 or 0 input mux output
 0000           
 007D           ACE00CR1:      equ 7Dh         ; Analog Continuous Time Type E Block Control Register 1               (RW)
 007E           ACE00CR2:      equ 7Eh         ; Analog Continuous Time Type E Block Control Register 2               (RW)
 0002           ACE00CR2_FULL_RANGE:  equ 02h    ; MASK: Input Range Select
 0001           ACE00CR2_PWR:         equ 01h    ; MASK: Analog Blocks Power Control
 0000           
 007F           ASE10CR0:      equ 7Fh         ; Analog Switch Cap Type E Block Control Register 0  (RW)        
 0000           
 0083           ACE_AMD_CR1:   equ 83h         ; Analog Modulation Control Register 1               (RW)
 0070           ACE_AMD_CR1_AMOD3:    equ 70h    ; MASK: Column 3 Analog Modulation Control Signal Select
 000F           ACE_AMD_CR1_AMOD1:    equ 0Fh    ; MASK: Column 1 Analog Modulation Control Signal Select
 0000           
 0085           ACE_PWM_CR:    equ 85h         ; ADC PWM Control Register                           (RW)
 0038           ACE_PWM_CR_HIGH:      equ 38h    ; MASK: PWM High Time Control
 0006           ACE_PWM_CR_LOW:       equ 06h    ; MASK: PWM Low Time Control
 0001           ACE_PWM_CR_PWMEN:     equ 01h    ; MASK: PWM Enable/Disable
 0000           
 0086           ACE_ADC0_CR:   equ 86h         ; ADC Column 0 Configuration Register                (RW)
 0087           ACE_ADC1_CR:   equ 87h         ; ADC Column 1 Configuration Register                (RW)
 0080           ACE_ADC_CR_CMPST:     equ 80h    ; MASK: Comparator State
 0040           ACE_ADC_CR_LOREN:     equ 40h    ; MASK: ADC Current Range Control
 0020           ACE_ADC_CR_SHEN:      equ 20h    ; MASK: Sample And Hold Enable
 0008           ACE_ADC_CR_CBSRC:     equ 08h    ; MASK: Digital Comparator Bus Source
 0004           ACE_ADC_CR_AUTO:      equ 04h    ; MASK: Auto ADC Mode
 0001           ACE_ADC_CR_ADCEN:     equ 01h    ; MASK: ADC Enable
 0000           
 0089           ACE_CLK_CR0:   equ 89h         ; Analog Column Clock Control Register 0             (RW)
 00C0           ACE_CLK_CR0_ACOL3:    equ C0h    ; MASK: Clock Selection For Column 3
 0030           ACE_CLK_CR0_ACOL2:    equ 30h    ; MASK: Clock Selection For Column 2
 000C           ACE_CLK_CR0_ACOL1:    equ 0Ch    ; MASK: Clock Selection For Column 1
 0003           ACE_CLK_CR0_ACOL0:    equ 03h    ; MASK: Clock Selection For Column 0
 0000           
 008A           ACE_CLK_CR1:   equ 8Ah         ; Analog Column Clock Control Register 1             (RW)
 00F0           ACE_CLK_CR1_ACLK1:    equ F0h    ; MASK: Select The Clocking Source For Analog Clock 1
 000F           ACE_CLK_CR1_ACLK0:    equ 0Fh    ; MASK: Select The Clocking Source For Analog Clock 0
 0000           
 008B           ACE_CLK_CR3:   equ 8Bh         ; Analog Column Clock Control Register 3             (RW)
 0040           ACE_CLK_CR3_SYS1:     equ 40h    ; MASK: Column 1 Clock Selection
 0030           ACE_CLK_CR3_DIVCLK10: equ 30h    ; MASK: Column 1 Clock Divide Selection
 0004           ACE_CLK_CR3_SYS0:     equ 04h    ; MASK: Column 0 Clock Selection
 0003           ACE_CLK_CR3_DIVCLK0:  equ 03h    ; MASK: Column 0 Clock Divide Selection
 0000           
 008D           ACE01CR1:      equ 8Dh         ; Analog Continuous Time Type E Block Control Register 1               (RW)
 0040           ACE01CR1_COMPBUS:     equ 40h    ; MASK: Comparator Bus Output Enable/Disable
 0038           ACE01CR1_NMUX:        equ 38h    ; MASK: Encodeing For Negative Input Select
 0007           ACE01CR1_PMUX:        equ 07h    ; MASK: Encodeing For Positive Input Select
 0000           
 008E           ACE01CR2:      equ 8Eh         ; Analog Continuous Time Type E Block Control Register 2               (RW)
 0002           ACE01CR2_FULLRANGE:   equ 02h    ; MASK: Input Voltage Range Selection
 0001           ACE01CR2_PWR:         equ 01h    ; MASK: Power On/Off For Column Analog Blocks
 0000           
 008F           ASE11CR0:      equ 8Fh         ; Analog Switch Cap Type E Block Control Register 0  (RW)
 0080           ASECR_FVAL:           equ 80h    ; MASK: F Capacitor Value Section Bit
 0000           
 0091           DEC0_CR0:      equ 91h         ; Decimator 0 Control Register 0                     (RW)
 0092           DEC_CR3:       equ 92h         ; Decimator Control Register 3                       (RW)
 0095           DEC1_CR0:      equ 95h         ; Decimator 1 Control Register 0                     (RW)
 0096           DEC_CR4:       equ 96h         ; Decimator Control Register 4                       (RW)
 0099           DEC2_CR0:      equ 99h         ; Decimator 2 Control Register 0                     (RW)
 009A           DEC_CR5:       equ 9Ah         ; Decimator Control Register 5                       (RW)
 009D           DEC3_CR0:      equ 9Dh         ; Decimator Control Register 3                       (RW)
 0000           
 00A0           GDI_O_IN_CR:   equ A0h         ; Global Digital Interconnect Odd Input Register     (RW)
 00A1           GDI_E_IN_CR:   equ A1h         ; Global Digital Interconnect Even Input Register    (RW)
 0000           
 00A2           GDI_O_OU_CR:   equ A2h         ; Global Digital Interconnect Odd Output Register    (RW)
 00A3           GDI_E_OU_CR:   equ A3h         ; Global Digital Interconnect Even Output Register   (RW)
 0000           
 00A4           RTC_H:         equ A4h         ; Current RTC Hour Value Register                    (RW)
 00A5           RTC_M:         equ A5h         ; Current RTC Minute Value Register                  (RW) 
 00A6           RTC_S:         equ A6h         ; Current RTC Second Value Register                  (RW) 
 00A7           RTC_CR:        equ A7h         ; RTC Control Register                               (RW)
 00C0           RTC_CR_TREG:          equ C0h    ; MASK: Test Mode Select
 0020           RTC_CR_INT_EN:        equ 20h    ; MASK: RTC Interrupt Enable/Disable
 0010           RTC_CR_CLKSE:         equ 10h    ; MASK: RTC Clock Select
 000C           RTC_CR_INT_SEL:       equ 0Ch    ; MASK: Interrupt Select
 0002           RTC_CR_SYNCRD_EN:     equ 02h    ; MASK: Data Buffer Read
 0001           RTC_CR_RTC_EN:        equ 01h    ; MASK: RTC Enable/Disable
 0000           
 00A8           SADC_CR0:      equ A8h         ; SAR ADC Control Register 0                         (RW)
 0080           SADC_CR0_ADC_TST1:    equ 80h    ; MASK: Set SAR ADC Data Register to Write-Only
 0078           SADC_CR0_ADC_CHS:     equ 78h    ; MASK: Channel Selection
 0004           SADC_CR0_READY:       equ 04h    ; MASK: Set Data Ready Bit
 0002           SADC_CR0_START:       equ 02h    ; MASK: A-D Conversion Started
 0001           SADC_CR0_ADC_EN:      equ 01h    ; MASK: ADC Function Enable/Disable
 0000           
 00A9           SADC_CR1:      equ A9h         ; SAR ADC Control Register 1                         (RW)
 00C0           SADC_CR1_CVTMD:       equ C0h    ; MASK: SAR ADC Conversion Mode Select
 0030           SADC_CR1_TIGSEL:      equ 30h    ; MASK: Auto-Trigger Source Select
 000E           SADC_CR1_CLKSEL:      equ 0Eh    ; MASK: SAR ADC Clock Select
 0001           SADC_CR1_ALIGN_EN:    equ 01h    ; MASK: Auto-Align Function Enable/Disable
 0000           
 00AA           SADC_CR2:      equ AAh         ; SAR ADC Control Register 2                         (RW)
 0080           SADC_CR2_REFSEL:      equ 80h    ; MASK: External Vref Select
 0040           SADC_CR2_BUFEN:       equ 40h    ; MASK: Vref Buffer Enable/Disable
 0020           SADC_CR2_VDBEN:       equ 20h    ; MASK: ADC Comparator Voltage Doubler Enable/Disable
 0010           SADC_CR2_VDB_CLK:     equ 10h    ; MASK: VDB Clock Select
 0008           SADC_CR2_FREESUN:     equ 08h    ; MASK: ADC FREERUN Mode Enable/Disable
 0004           SADC_CR2_ADC_EXT_HALFVDD:  equ 04h    ; MASK: Vdd/2 Source Select
 0003           SADC_CR2_ADC_MODE:         equ 03h    ; MASK: Set ADC Mode
 0000           
 00AB           SADC_CR3:      equ ABh         ; SAR ADC Control Register 3                         (RW)
 0080           SADC_CR3_LALIGN:      equ 80h    ; MASK: Left-Justified Data Format Enable/Disable
 0007           SADC_CR3_ADC_TRIM0:   equ 07h    ; MASK: SAR ADC Trim Value
 0000            
 00AC           SADC_CR4:      equ ACh         ; SAR ADC Control Register 4                         (RW)
 0080           SADC_CR4_EXTREF:      equ 80h    ; MASK: External Vref Select
 0002           SADC_CR4_ADC_TST2:    equ 02h    ; MASK: Can Be Set Only In Test Mode
 0001           SADC_CR4_ADC_CMP:     equ 01h    ; MASK: ADC Comparator Output Data
 0000                                            ;       Only Active When ADC_TST2 is 1
 0000           
 0000           ;------------------------------------------------
 0000           ;  Global Digital Interconnects
 0000           ;------------------------------------------------
 0000           
 00D0           GDI_O_IN:     equ D0h          ; Global Dig Interconnect Odd Inputs Reg             (RW)
 00D1           GDI_E_IN:     equ D1h          ; Global Dig Interconnect Even Inputs Reg            (RW)
 00D2           GDI_O_OU:     equ D2h          ; Global Dig Interconnect Odd Outputs Reg            (RW)
 00D3           GDI_E_OU:     equ D3h          ; Global Dig Interconnect Even Outputs Reg           (RW)
 0000           
 00D4           DEC0_CR:      equ D4h          ; Decimator 0 Control Register                       (RW)
 00D5           DEC1_CR:      equ D5h          ; Decimator 1 Control Register                       (RW)
 00D6           DEC2_CR:      equ D6h          ; Decimator 2 Control Register                       (RW)
 00D7           DEC3_CR:      equ D7h          ; Decimator 3 Control Register                       (RW)
 0000           
 00D8           MUX_CR0:      equ D8h          ; Analog Mux Port Bit Enables Register 0             (RW)
 00D9           MUX_CR1:      equ D9h          ; Analog Mux Port Bit Enables Register 1             (RW)
 00DA           MUX_CR2:      equ DAh          ; Analog Mux Port Bit Enables Register 2             (RW)
 00DB           MUX_CR3:      equ DBh          ; Analog Mux Port Bit Enables Register 3             (RW)
 00EC           MUX_CR4:      equ ECh          ; Analog Mux Port Bit Enables Register 4             (RW)
 00ED           MUX_CR5:      equ EDh          ; Analog Mux Port Bit Enables Register 5             (RW)
 0000           
 00DC           IDAC_CR1:     equ DCh          ; Analog Mux DAC Control Register 1                  (RW)
 00FD           IDAC_CR0:     equ FDh          ; Analog Mux DAC Control Register 0                  (RW)
 0080           IDAC_CR0_SPLIT_MUX:    equ 80h   ; MASK: Analog Mux Bus configuration
 0040           IDAC_CR0_MUXCLK_GE:    equ 40h   ; MASK: Global Enable Connection for MUXCLK1
 0030           IDAC_CR0_OSCMD0:       equ 30h   ; MASK: Analog Mux Bus 0 Reset Configuration
 0008           IDAC_CR0_IRANGE:       equ 08h   ; MASK: Sets the IDAC Range
 0006           IDAC_CR0_OSCMD1:       equ 06h   ; MASK: Analog Mux Bus 1 Reset Configuration 
 0001           IDAC_CR0_EN1:          equ 01h   ; MASK: IDAC 1 Function Enable/Disable
 0000           
 0000           ;------------------------------------------------
 0000           ;  Clock and System Control Registers
 0000           ;------------------------------------------------
 0000           
 00DD           OSC_GO_EN:    equ 0DDh          ; Oscillator to Global Outputs Enable Register      (RW)
 0080           OSC_GOEN_SLPINT:      equ 80h	 ; Enable Sleep Timer onto GOE[7]
 0040           OSC_GOEN_VC3:         equ 40h    ; Enable VC3 onto GOE[6]
 0020           OSC_GOEN_VC2:         equ 20h    ; Enable VC2 onto GOE[5]
 0010           OSC_GOEN_VC1:         equ 10h    ; Enable VC1 onto GOE[4]
 0008           OSC_GOEN_SYSCLKX2:    equ 08h    ; Enable 2X SysClk onto GOE[3]
 0004           OSC_GOEN_SYSCLK:      equ 04h    ; Enable 1X SysClk onto GOE[2]
 0002           OSC_GOEN_CLK24M:      equ 02h    ; Enable 24 MHz clock onto GOE[1]
 0001           OSC_GOEN_CLK32K:      equ 01h    ; Enable 32 kHz clock onto GOE[0]
 0000           
 00DE           OSC_CR4:      equ 0DEh          ; Oscillator Control Register 4                     (RW)
 0003           OSC_CR4_VC3:          equ 03h    ; MASK: System VC3 Clock Source (Deprecated)
 0003           OSC_CR4_VC3SEL:       equ 03h    ; MASK: System VC3 Clock Source (Recommended)
 0000           
 00DF           OSC_CR3:      equ 0DFh          ; Oscillator Control Register 3                     (RW)
 0000           
 00E0           OSC_CR0:      equ 0E0h          ; System Oscillator Control Register 0              (RW)
 0080           OSC_CR0_32K_SELECT:   equ 80h    ; MASK: Enable/Disable External XTAL Osc
 0040           OSC_CR0_PLL_MODE:     equ 40h    ; MASK: Enable/Disable PLL
 0020           OSC_CR0_NO_BUZZ:      equ 20h    ; MASK: Bandgap always powered/BUZZ bandgap
 0018           OSC_CR0_SLEEP:        equ 18h    ; MASK: Set Sleep timer freq/period
 0000           OSC_CR0_SLEEP_512Hz:  equ 00h    ;     Set sleep bits for 1.95ms period
 0008           OSC_CR0_SLEEP_64Hz:   equ 08h    ;     Set sleep bits for 15.6ms period
 0010           OSC_CR0_SLEEP_8Hz:    equ 10h    ;     Set sleep bits for 125ms period
 0018           OSC_CR0_SLEEP_1Hz:    equ 18h    ;     Set sleep bits for 1 sec period
 0007           OSC_CR0_CPU:          equ 07h    ; MASK: Set CPU Frequency
 0000           OSC_CR0_CPU_3MHz:     equ 00h    ;     set CPU Freq bits for 3MHz Operation
 0001           OSC_CR0_CPU_6MHz:     equ 01h    ;     set CPU Freq bits for 6MHz Operation
 0002           OSC_CR0_CPU_12MHz:    equ 02h    ;     set CPU Freq bits for 12MHz Operation
 0003           OSC_CR0_CPU_24MHz:    equ 03h    ;     set CPU Freq bits for 24MHz Operation
 0004           OSC_CR0_CPU_1d5MHz:   equ 04h    ;     set CPU Freq bits for 1.5MHz Operation
 0005           OSC_CR0_CPU_750kHz:   equ 05h    ;     set CPU Freq bits for 750kHz Operation
 0006           OSC_CR0_CPU_187d5kHz: equ 06h    ;     set CPU Freq bits for 187.5kHz Operation
 0007           OSC_CR0_CPU_93d7kHz:  equ 07h    ;     set CPU Freq bits for 93.7kHz Operation
 0000           
 00E1           OSC_CR1:      equ 0E1h          ; System VC1/VC2 Divider Control Register  (RW)
 00F0           OSC_CR1_VC1:          equ 0F0h   ; MASK: System VC1 24MHz/External Clk divider
 000F           OSC_CR1_VC2:          equ 0Fh    ; MASK: System VC2 24MHz/External Clk divider
 0000           
 00E2           OSC_CR2:      equ 0E2h          ; Oscillator Control Register 2            (RW)
 0004           OSC_CR2_EXTCLKEN:     equ 04h    ; MASK: Enable/Disable External Clock
 0002           OSC_CR2_IMODIS:       equ 02h    ; MASK: Enable/Disable System (IMO) Clock Net
 0001           OSC_CR2_SYSCLKX2DIS:  equ 01h    ; MASK: Enable/Disable 48MHz clock source
 0000           
 00E3           VLT_CR:       equ 0E3h          ; Voltage Monitor Control Register         (RW)
 0080           VLT_CR_SMP:           equ 80h    ; MASK: Enable Switch Mode Pump
 0030           VLT_CR_PORLEV:        equ 30h    ; MASK: Mask for Power on Reset level control
 0000           VLT_CR_POR_LOW:       equ 00h    ;   Lowest  Precision Power-on Reset trip point
 0010           VLT_CR_POR_MID:       equ 10h    ;   Middle  Precision Power-on Reset trip point
 0020           VLT_CR_POR_HIGH:      equ 20h    ;   Highest Precision Power-on Reset trip point
 0008           VLT_CR_LVDTBEN:       equ 08h    ; MASK: Enable the CPU Throttle Back on LVD
 0007           VLT_CR_VM:            equ 07h    ; MASK: Mask for Voltage Monitor level setting
 0000           VLT_CR_3V0_POR:       equ 00h    ; -- deprecated symbols --
 0010           VLT_CR_4V5_POR:       equ 10h    ;    deprecated
 0020           VLT_CR_4V75_POR:      equ 20h    ;    deprecated
 0030           VLT_CR_DISABLE:       equ 30h    ;    deprecated
 0000           
 00E4           VLT_CMP:      equ 0E4h          ; Voltage Monitor Comparators Register     (R)
 0004           VLT_CMP_PUMP:         equ 04h    ; MASK: Vcc below SMP trip level
 0002           VLT_CMP_LVD:          equ 02h    ; MASK: Vcc below LVD trip level
 0001           VLT_CMP_PPOR:         equ 01h    ; MASK: Vcc below PPOR trip level
 0000           
 00E5           ADC0_TR:      equ 0E5h           ; ADC Column 0 Trim Register              (RW)
 00E6           ADC1_TR:      equ 0E6h           ; ADC Column 1 Trim Register              (RW)
 0000           
 00E7           IDAC_MODE:    equ 0E7h           ; IDAC Mode Register                      (RW)
 00F0           IDAC_MODE_IDAC0:      equ F0h    ; MASK: IDAC 0 Mode
 000F           IDAC_MODE_IDAC1:      equ 0Fh    ; MASK: IDAC 1 Mode
 0000           
 00E8           IMO_TR:       equ 0E8h          ; Internal Main Oscillator Trim Register   (RW)
 00E9           ILO_TR:       equ 0E9h          ; Internal Low-speed Oscillator Trim       (RW)
 00EA           BDG_TR:       equ 0EAh          ; Band Gap Trim Register                   (RW)
 00EB           ECO_TR:       equ 0EBh          ; External Oscillator Trim Register        (RW)
 00EF           IMO_TR1:      equ 0EFh          ; Internal Main Oscillator Trim Register 1 (RW)
 0003           IMO_TR1_CATA_TRIM:    equ 03h    ; MASK: CATA Current Tuning Bits
 0000           
 00FA           FLS_PR1:      equ 0FAh          ; Flash Program Register 1                 (RW)
 0003           FLS_PR1_BANK:         equ 03h    ; MASK: Flash Bank Select
 0000           
 0000           ;;=============================================================================
 0000           ;;      M8C System Macros
 0000           ;;  These macros should be used when their functions are needed.
 0000           ;;=============================================================================
 0000           
 0000           ;----------------------------------------------------
 0000           ;  Swapping Register Banks
 0000           ;----------------------------------------------------
 0000               macro M8C_SetBank0
 0000               and   F, ~FLAG_XIO_MASK
 0000               macro M8C_SetBank1
 0000               or    F, FLAG_XIO_MASK
 0000               macro M8C_EnableGInt
 0000               or    F, FLAG_GLOBAL_IE
 0000               macro M8C_DisableGInt
 0000               and   F, ~FLAG_GLOBAL_IE
 0000               macro M8C_DisableIntMask
 0000               and   reg[@0], ~@1              ; disable specified interrupt enable bit
 0000               macro M8C_EnableIntMask
 0000               or    reg[@0], @1               ; enable specified interrupt enable bit
 0000               macro M8C_ClearIntFlag
 0000               mov   reg[@0], ~@1              ; clear specified interrupt enable bit
 0000               macro M8C_EnableWatchDog
 0000               and   reg[CPU_SCR0], ~CPU_SCR0_PORS_MASK
 0000               macro M8C_ClearWDT
 0000               mov   reg[RES_WDT], 00h
 0000               macro M8C_ClearWDTAndSleep
 0000               mov   reg[RES_WDT], 38h
 0000               macro M8C_Stall
 0000               or    reg[ASY_CR], ASY_CR_SYNCEN
 0000               macro M8C_Unstall
 0000               and   reg[ASY_CR], ~ASY_CR_SYNCEN
 0000               macro M8C_Sleep
 0000               or    reg[CPU_SCR0], CPU_SCR0_SLEEP_MASK
 0000               ; The next instruction to be executed depends on the state of the
 0000               ; various interrupt enable bits. If some interrupts are enabled
 0000               ; and the global interrupts are disabled, the next instruction will
 0000               ; be the one that follows the invocation of this macro. If global
 0000               ; interrupts are also enabled then the next instruction will be
 0000               ; from the interrupt vector table. If no interrupts are enabled
 0000               ; then the CPU sleeps forever.
 0000               macro M8C_Stop
 0000               ; In general, you probably don't want to do this, but here's how:
 0000               or    reg[CPU_SCR0], CPU_SCR0_STOP_MASK
 0000               ; Next instruction to be executed is located in the interrupt
 0000               ; vector table entry for Power-On Reset.
 0000               macro M8C_Reset
 0000               ; Restore CPU to the power-on reset state.
 0000               mov A, 0
 0000               SSC
 0000               ; Next non-supervisor instruction will be at interrupt vector 0.
 0000               macro Suspend_CodeCompressor
 0000               or   F, 0
 0000               macro Resume_CodeCompressor
 0000               add  SP, 0
                export LoadConfigTBL_transmitter_config_Bank1
                export LoadConfigTBL_transmitter_config_Bank0
                export LoadConfigTBL_transmitter_config_Ordered
                export UnloadConfigTBL_transmitter_config_Bank1
                export UnloadConfigTBL_transmitter_config_Bank0
                export ReloadConfigTBL_transmitter_config_Bank1
                export ReloadConfigTBL_transmitter_config_Bank0
                export LoadConfigTBL_pc_listener_Bank1
                export LoadConfigTBL_pc_listener_Bank0
                export UnloadConfigTBL_pc_listener_Bank1
                export UnloadConfigTBL_pc_listener_Bank0
                export LoadConfigTBL_receiver_config_Bank1
                export LoadConfigTBL_receiver_config_Bank0
                export UnloadConfigTBL_receiver_config_Bank1
                export UnloadConfigTBL_receiver_config_Bank0
                export UnloadConfigTBL_Total_Bank1
                export UnloadConfigTBL_Total_Bank0
                AREA lit(rom, rel)
 0000           LoadConfigTBL_pc_listener_Bank0:
 0000           ;  Instance name COMP_SERIAL, User Module UART
 0000           ;       Instance name COMP_SERIAL, Block Name RX(DCC13)
 0000 3F00              db              3fh, 00h                ;COMP_SERIAL_RX_CONTROL_REG(DCC13CR0)
 0002 3D00              db              3dh, 00h                ;COMP_SERIAL_(DCC13DR1)
 0004 3E00              db              3eh, 00h                ;COMP_SERIAL_RX_BUFFER_REG (DCC13DR2)
 0006           ;       Instance name COMP_SERIAL, Block Name TX(DCC12)
 0006 3B00              db              3bh, 00h                ;COMP_SERIAL_TX_CONTROL_REG(DCC12CR0)
 0008 3900              db              39h, 00h                ;COMP_SERIAL_TX_BUFFER_REG (DCC12DR1)
 000A 3A00              db              3ah, 00h                ;COMP_SERIAL_(DCC12DR2)
 000C           ;  Instance name TX_REPEATER, User Module TX8
 000C           ;       Instance name TX_REPEATER, Block Name TX8(DCC02)
 000C 2B00              db              2bh, 00h                ;TX_REPEATER_CONTROL_REG  (DCC02CR0)
 000E 2900              db              29h, 00h                ;TX_REPEATER_TX_BUFFER_REG(DCC02DR1)
 0010 2A00              db              2ah, 00h                ;TX_REPEATER_(DCC02DR2)
 0012 FF                db              ffh
 0013           LoadConfigTBL_pc_listener_Bank1:
 0013           ;  Instance name COMP_SERIAL, User Module UART
 0013           ;       Instance name COMP_SERIAL, Block Name RX(DCC13)
 0013 3F00              db              3fh, 00h                ;COMP_SERIAL_(DCC13CR1)
 0015 3C05              db              3ch, 05h                ;COMP_SERIAL_RX_FUNC_REG   (DCC13FN)
 0017 3DF6              db              3dh, f6h                ;COMP_SERIAL_RX_INPUT_REG  (DCC13IN)
 0019 3E80              db              3eh, 80h                ;COMP_SERIAL_RX_OUTPUT_REG (DCC13OU)
 001B           ;       Instance name COMP_SERIAL, Block Name TX(DCC12)
 001B 3B00              db              3bh, 00h                ;COMP_SERIAL_(DCC12CR1)
 001D 381D              db              38h, 1dh                ;COMP_SERIAL_TX_FUNC_REG   (DCC12FN)
 001F 3906              db              39h, 06h                ;COMP_SERIAL_TX_INPUT_REG  (DCC12IN)
 0021 3A85              db              3ah, 85h                ;COMP_SERIAL_TX_OUTPUT_REG (DCC12OU)
 0023           ;  Instance name TX_REPEATER, User Module TX8
 0023           ;       Instance name TX_REPEATER, Block Name TX8(DCC02)
 0023 2B00              db              2bh, 00h                ;TX_REPEATER_(DCC02CR1)
 0025 281D              db              28h, 1dh                ;TX_REPEATER_FUNC_REG     (DCC02FN)
 0027 2901              db              29h, 01h                ;TX_REPEATER_INPUT_REG    (DCC02IN)
 0029 2A84              db              2ah, 84h                ;TX_REPEATER_OUTPUT_REG   (DCC02OU)
 002B FF                db              ffh
 002C           UnloadConfigTBL_pc_listener_Bank0:
 002C           ;  Instance name COMP_SERIAL, User Module UART
 002C           ;       Instance name COMP_SERIAL, Block Name RX(DCC13)
 002C 3F00              db              3fh, 00h                ;COMP_SERIAL_CONTROL_0 (DCC13CR0)
 002E           ;       Instance name COMP_SERIAL, Block Name TX(DCC12)
 002E 3B00              db              3bh, 00h                ;COMP_SERIAL_CONTROL_0 (DCC12CR0)
 0030           ;  Instance name TX_REPEATER, User Module TX8
 0030           ;       Instance name TX_REPEATER, Block Name TX8(DCC02)
 0030 2B00              db              2bh, 00h                ;TX_REPEATER_CONTROL_0 (DCC02CR0)
 0032 FF                db              ffh
 0033           UnloadConfigTBL_pc_listener_Bank1:
 0033           ;  Instance name COMP_SERIAL, User Module UART
 0033           ;       Instance name COMP_SERIAL, Block Name RX(DCC13)
 0033 3F00              db              3fh, 00h                ;COMP_SERIAL_CONTROL_1 (DCC13CR1)
 0035 3C00              db              3ch, 00h                ;COMP_SERIAL_DIG_BasicFunction (DCC13FN)
 0037 3D00              db              3dh, 00h                ;COMP_SERIAL_DIG_Input (DCC13IN)
 0039 3E00              db              3eh, 00h                ;COMP_SERIAL_DIG_Output (DCC13OU)
 003B           ;       Instance name COMP_SERIAL, Block Name TX(DCC12)
 003B 3B00              db              3bh, 00h                ;COMP_SERIAL_CONTROL_1 (DCC12CR1)
 003D 3800              db              38h, 00h                ;COMP_SERIAL_DIG_BasicFunction (DCC12FN)
 003F 3900              db              39h, 00h                ;COMP_SERIAL_DIG_Input (DCC12IN)
 0041 3A00              db              3ah, 00h                ;COMP_SERIAL_DIG_Output (DCC12OU)
 0043           ;  Instance name TX_REPEATER, User Module TX8
 0043           ;       Instance name TX_REPEATER, Block Name TX8(DCC02)
 0043 2B00              db              2bh, 00h                ;TX_REPEATER_CONTROL_1 (DCC02CR1)
 0045 2800              db              28h, 00h                ;TX_REPEATER_DIG_BasicFunction (DCC02FN)
 0047 2900              db              29h, 00h                ;TX_REPEATER_DIG_Input (DCC02IN)
 0049 2A00              db              2ah, 00h                ;TX_REPEATER_DIG_Output (DCC02OU)
 004B FF                db              ffh
 004C           
 004C           ;  Instance name COMP_SERIAL, User Module UART
 004C           ;       Instance name COMP_SERIAL, Block Name RX(DCC13)
 004C           ;       Instance name COMP_SERIAL, Block Name TX(DCC12)
 004C           ;  Instance name TX_REPEATER, User Module TX8
 004C           ;       Instance name TX_REPEATER, Block Name TX8(DCC02)
 004C FF                db              ffh
 004D           LoadConfigTBL_receiver_config_Bank0:
 004D           ;  Instance name RECEIVE, User Module RX8
 004D           ;       Instance name RECEIVE, Block Name RX8(DCC02)
 004D 2B00              db              2bh, 00h                ;RECEIVE_CONTROL_REG  (DCC02CR0)
 004F 2900              db              29h, 00h                ;RECEIVE_(DCC02DR1)
 0051 2A00              db              2ah, 00h                ;RECEIVE_RX_BUFFER_REG(DCC02DR2)
 0053           ;  Instance name RX_TIMEOUT, User Module Timer16
 0053           ;       Instance name RX_TIMEOUT, Block Name TIMER16_LSB(DBC00)
 0053 2300              db              23h, 00h                ;RX_TIMEOUT_CONTROL_LSB_REG(DBC00CR0)
 0055 21F0              db              21h, f0h                ;RX_TIMEOUT_PERIOD_LSB_REG(DBC00DR1)
 0057 2200              db              22h, 00h                ;RX_TIMEOUT_COMPARE_LSB_REG(DBC00DR2)
 0059           ;       Instance name RX_TIMEOUT, Block Name TIMER16_MSB(DBC01)
 0059 2704              db              27h, 04h                ;RX_TIMEOUT_CONTROL_MSB_REG(DBC01CR0)
 005B 2500              db              25h, 00h                ;RX_TIMEOUT_PERIOD_MSB_REG(DBC01DR1)
 005D 2600              db              26h, 00h                ;RX_TIMEOUT_COMPARE_MSB_REG(DBC01DR2)
 005F FF                db              ffh
 0060           LoadConfigTBL_receiver_config_Bank1:
 0060           ;  Instance name RECEIVE, User Module RX8
 0060           ;       Instance name RECEIVE, Block Name RX8(DCC02)
 0060 2B00              db              2bh, 00h                ;RECEIVE_(DCC02CR1)
 0062 2805              db              28h, 05h                ;RECEIVE_FUNC_REG     (DCC02FN)
 0064 29C1              db              29h, c1h                ;RECEIVE_INPUT_REG    (DCC02IN)
 0066 2A80              db              2ah, 80h                ;RECEIVE_OUTPUT_REG   (DCC02OU)
 0068           ;  Instance name RX_TIMEOUT, User Module Timer16
 0068           ;       Instance name RX_TIMEOUT, Block Name TIMER16_LSB(DBC00)
 0068 2300              db              23h, 00h                ;RX_TIMEOUT_(DBC00CR1)
 006A 2000              db              20h, 00h                ;RX_TIMEOUT_FUNC_LSB_REG(DBC00FN)
 006C 2106              db              21h, 06h                ;RX_TIMEOUT_INPUT_LSB_REG(DBC00IN)
 006E 2240              db              22h, 40h                ;RX_TIMEOUT_OUTPUT_LSB_REG(DBC00OU)
 0070           ;       Instance name RX_TIMEOUT, Block Name TIMER16_MSB(DBC01)
 0070 2700              db              27h, 00h                ;RX_TIMEOUT_(DBC01CR1)
 0072 2420              db              24h, 20h                ;RX_TIMEOUT_FUNC_MSB_REG(DBC01FN)
 0074 2536              db              25h, 36h                ;RX_TIMEOUT_INPUT_MSB_REG(DBC01IN)
 0076 2640              db              26h, 40h                ;RX_TIMEOUT_OUTPUT_MSB_REG(DBC01OU)
 0078 FF                db              ffh
 0079           UnloadConfigTBL_receiver_config_Bank0:
 0079           ;  Instance name RECEIVE, User Module RX8
 0079           ;       Instance name RECEIVE, Block Name RX8(DCC02)
 0079 2B00              db              2bh, 00h                ;RECEIVE_CONTROL_0 (DCC02CR0)
 007B           ;  Instance name RX_TIMEOUT, User Module Timer16
 007B           ;       Instance name RX_TIMEOUT, Block Name TIMER16_LSB(DBC00)
 007B 2300              db              23h, 00h                ;RX_TIMEOUT_CONTROL_0 (DBC00CR0)
 007D           ;       Instance name RX_TIMEOUT, Block Name TIMER16_MSB(DBC01)
 007D 2700              db              27h, 00h                ;RX_TIMEOUT_CONTROL_0 (DBC01CR0)
 007F FF                db              ffh
 0080           UnloadConfigTBL_receiver_config_Bank1:
 0080           ;  Instance name RECEIVE, User Module RX8
 0080           ;       Instance name RECEIVE, Block Name RX8(DCC02)
 0080 2B00              db              2bh, 00h                ;RECEIVE_CONTROL_1 (DCC02CR1)
 0082 2800              db              28h, 00h                ;RECEIVE_DIG_BasicFunction (DCC02FN)
 0084 2900              db              29h, 00h                ;RECEIVE_DIG_Input (DCC02IN)
 0086 2A00              db              2ah, 00h                ;RECEIVE_DIG_Output (DCC02OU)
 0088           ;  Instance name RX_TIMEOUT, User Module Timer16
 0088           ;       Instance name RX_TIMEOUT, Block Name TIMER16_LSB(DBC00)
 0088 2300              db              23h, 00h                ;RX_TIMEOUT_CONTROL_1 (DBC00CR1)
 008A 2000              db              20h, 00h                ;RX_TIMEOUT_DIG_BasicFunction (DBC00FN)
 008C 2100              db              21h, 00h                ;RX_TIMEOUT_DIG_Input (DBC00IN)
 008E 2200              db              22h, 00h                ;RX_TIMEOUT_DIG_Output (DBC00OU)
 0090           ;       Instance name RX_TIMEOUT, Block Name TIMER16_MSB(DBC01)
 0090 2700              db              27h, 00h                ;RX_TIMEOUT_CONTROL_1 (DBC01CR1)
 0092 2400              db              24h, 00h                ;RX_TIMEOUT_DIG_BasicFunction (DBC01FN)
 0094 2500              db              25h, 00h                ;RX_TIMEOUT_DIG_Input (DBC01IN)
 0096 2600              db              26h, 00h                ;RX_TIMEOUT_DIG_Output (DBC01OU)
 0098 FF                db              ffh
 0099           
 0099           ;  Instance name RECEIVE, User Module RX8
 0099           ;       Instance name RECEIVE, Block Name RX8(DCC02)
 0099           ;  Instance name RX_TIMEOUT, User Module Timer16
 0099           ;       Instance name RX_TIMEOUT, Block Name TIMER16_LSB(DBC00)
 0099           ;       Instance name RX_TIMEOUT, Block Name TIMER16_MSB(DBC01)
 0099 FF                db              ffh
 009A           LoadConfigTBL_transmitter_config_Bank0:
 009A           ;  Instance name TRANSMIT, User Module TX8
 009A           ;       Instance name TRANSMIT, Block Name TX8(DCC02)
 009A 2B00              db              2bh, 00h                ;TRANSMIT_CONTROL_REG  (DCC02CR0)
 009C 2900              db              29h, 00h                ;TRANSMIT_TX_BUFFER_REG(DCC02DR1)
 009E 2A00              db              2ah, 00h                ;TRANSMIT_(DCC02DR2)
 00A0           ;  Instance name TX_TIMEOUT, User Module Timer16
 00A0           ;       Instance name TX_TIMEOUT, Block Name TIMER16_LSB(DBC00)
 00A0 2300              db              23h, 00h                ;TX_TIMEOUT_CONTROL_LSB_REG(DBC00CR0)
 00A2 21F0              db              21h, f0h                ;TX_TIMEOUT_PERIOD_LSB_REG(DBC00DR1)
 00A4 2200              db              22h, 00h                ;TX_TIMEOUT_COMPARE_LSB_REG(DBC00DR2)
 00A6           ;       Instance name TX_TIMEOUT, Block Name TIMER16_MSB(DBC01)
 00A6 2704              db              27h, 04h                ;TX_TIMEOUT_CONTROL_MSB_REG(DBC01CR0)
 00A8 2500              db              25h, 00h                ;TX_TIMEOUT_PERIOD_MSB_REG(DBC01DR1)
 00AA 2600              db              26h, 00h                ;TX_TIMEOUT_COMPARE_MSB_REG(DBC01DR2)
 00AC           ;  Global Register values Bank 0
 00AC 6A00              db              6ah, 00h                ; ADCDataHigh register (SADC_DH)
 00AE 6B00              db              6bh, 00h                ; ADCDataLow register (SADC_DL)
 00B0 6200              db              62h, 00h                ; AnalogClockSelect3 register (CLK_CR3)
 00B2 6009              db              60h, 09h                ; AnalogColumnInputSelect register (AMX_IN)
 00B4 6600              db              66h, 00h                ; AnalogComparatorControl1 register (CMP_CR1)
 00B6 6100              db              61h, 00h                ; AnalogMuxBusConfig register (AMUX_CFG)
 00B8 FC00              db              fch, 00h                ; AnalogMuxDACData:0 register (IDACR_D)
 00BA FD00              db              fdh, 00h                ; AnalogMuxDACData:1 register (IDACL_D)
 00BC 6355              db              63h, 55h                ; AnalogReferenceControl register (ARF_CR)
 00BE 6500              db              65h, 00h                ; AnalogSynchronizationControl register (ASY_CR)
 00C0 E600              db              e6h, 00h                ; DecimatorControl_0 register (DEC_CR0)
 00C2 E700              db              e7h, 00h                ; DecimatorControl_1 register (DEC_CR1)
 00C4 A000              db              a0h, 00h                ; DecimatorDataHigh:0 register (DEC0_DH)
 00C6 A200              db              a2h, 00h                ; DecimatorDataHigh:1 register (DEC1_DH)
 00C8 A400              db              a4h, 00h                ; DecimatorDataHigh:2 register (DEC2_DH)
 00CA A600              db              a6h, 00h                ; DecimatorDataHigh:3 register (DEC3_DH)
 00CC A100              db              a1h, 00h                ; DecimatorDataLow:0 register (DEC0_DL)
 00CE A300              db              a3h, 00h                ; DecimatorDataLow:1 register (DEC1_DL)
 00D0 A500              db              a5h, 00h                ; DecimatorDataLow:2 register (DEC2_DL)
 00D2 A700              db              a7h, 00h                ; DecimatorDataLow:3 register (DEC3_DL)
 00D4 D600              db              d6h, 00h                ; I2CConfig:0 register (I2C0_CFG)
 00D6 E800              db              e8h, 00h                ; Multiply0InputX register (MUL0_X)
 00D8 E900              db              e9h, 00h                ; Multiply0InputY register (MUL0_Y)
 00DA A800              db              a8h, 00h                ; Multiply1InputX register (MUL1_X)
 00DC A900              db              a9h, 00h                ; Multiply1InputY register (MUL1_Y)
 00DE B700              db              b7h, 00h                ; RowDigitalInterconnectInputSelect:0 register (RDI0DSM)
 00E0 BF00              db              bfh, 00h                ; RowDigitalInterconnectInputSelect:1 register (RDI1DSM)
 00E2 C700              db              c7h, 00h                ; RowDigitalInterconnectInputSelect:2 register (RDI2DSM)
 00E4 B000              db              b0h, 00h                ; Row_0_InputMux register (RDI0RI)
 00E6 B100              db              b1h, 00h                ; Row_0_InputSync register (RDI0SYN)
 00E8 B200              db              b2h, 00h                ; Row_0_LogicInputAMux register (RDI0IS)
 00EA B333              db              b3h, 33h                ; Row_0_LogicSelect_0 register (RDI0LT0)
 00EC B433              db              b4h, 33h                ; Row_0_LogicSelect_1 register (RDI0LT1)
 00EE B502              db              b5h, 02h                ; Row_0_OutputDrive_0 register (RDI0RO0)
 00F0 B600              db              b6h, 00h                ; Row_0_OutputDrive_1 register (RDI0RO1)
 00F2 B855              db              b8h, 55h                ; Row_1_InputMux register (RDI1RI)
 00F4 B900              db              b9h, 00h                ; Row_1_InputSync register (RDI1SYN)
 00F6 BA10              db              bah, 10h                ; Row_1_LogicInputAMux register (RDI1IS)
 00F8 BB33              db              bbh, 33h                ; Row_1_LogicSelect_0 register (RDI1LT0)
 00FA BC33              db              bch, 33h                ; Row_1_LogicSelect_1 register (RDI1LT1)
 00FC BD00              db              bdh, 00h                ; Row_1_OutputDrive_0 register (RDI1RO0)
 00FE BE00              db              beh, 00h                ; Row_1_OutputDrive_1 register (RDI1RO1)
 0100 C0AA              db              c0h, aah                ; Row_2_InputMux register (RDI2RI)
 0102 C100              db              c1h, 00h                ; Row_2_InputSync register (RDI2SYN)
 0104 C200              db              c2h, 00h                ; Row_2_LogicInputAMux register (RDI2IS)
 0106 C333              db              c3h, 33h                ; Row_2_LogicSelect_0 register (RDI2LT0)
 0108 C433              db              c4h, 33h                ; Row_2_LogicSelect_1 register (RDI2LT1)
 010A C500              db              c5h, 00h                ; Row_2_OutputDrive_0 register (RDI2RO0)
 010C C600              db              c6h, 00h                ; Row_2_OutputDrive_1 register (RDI2RO1)
 010E FF                db              ffh
 010F           LoadConfigTBL_transmitter_config_Bank1:
 010F           ;  Instance name TRANSMIT, User Module TX8
 010F           ;       Instance name TRANSMIT, Block Name TX8(DCC02)
 010F 2B00              db              2bh, 00h                ;TRANSMIT_(DCC02CR1)
 0111 281D              db              28h, 1dh                ;TRANSMIT_FUNC_REG     (DCC02FN)
 0113 2901              db              29h, 01h                ;TRANSMIT_INPUT_REG    (DCC02IN)
 0115 2A84              db              2ah, 84h                ;TRANSMIT_OUTPUT_REG   (DCC02OU)
 0117           ;  Instance name TX_TIMEOUT, User Module Timer16
 0117           ;       Instance name TX_TIMEOUT, Block Name TIMER16_LSB(DBC00)
 0117 2300              db              23h, 00h                ;TX_TIMEOUT_(DBC00CR1)
 0119 2000              db              20h, 00h                ;TX_TIMEOUT_FUNC_LSB_REG(DBC00FN)
 011B 2106              db              21h, 06h                ;TX_TIMEOUT_INPUT_LSB_REG(DBC00IN)
 011D 2240              db              22h, 40h                ;TX_TIMEOUT_OUTPUT_LSB_REG(DBC00OU)
 011F           ;       Instance name TX_TIMEOUT, Block Name TIMER16_MSB(DBC01)
 011F 2700              db              27h, 00h                ;TX_TIMEOUT_(DBC01CR1)
 0121 2420              db              24h, 20h                ;TX_TIMEOUT_FUNC_MSB_REG(DBC01FN)
 0123 2536              db              25h, 36h                ;TX_TIMEOUT_INPUT_MSB_REG(DBC01IN)
 0125 2640              db              26h, 40h                ;TX_TIMEOUT_OUTPUT_MSB_REG(DBC01OU)
 0127           ;  Global Register values Bank 1
 0127 A800              db              a8h, 00h                ; ADCControl0 register (SADC_CR0)
 0129 A900              db              a9h, 00h                ; ADCControl1 register (SADC_CR1)
 012B AA00              db              aah, 00h                ; ADCControl2 register (ADC_CR2)
 012D AB00              db              abh, 00h                ; ADCControl3 register (ADC_CR3TRIM)
 012F AC00              db              ach, 00h                ; ADCControl4 register (ADC_CR4)
 0131 6100              db              61h, 00h                ; AnalogClockSelect1 register (CLK_CR1)
 0133 6900              db              69h, 00h                ; AnalogClockSelect2 register (CLK_CR2)
 0135 8B00              db              8bh, 00h                ; AnalogColumnClockDivide register (ACE_CLK_CR3)
 0137 6000              db              60h, 00h                ; AnalogColumnClockSelect register (CLK_CR0)
 0139 8A00              db              8ah, 00h                ; AnalogEClockSelect1 register (ACE_CLK_CR1)
 013B 8900              db              89h, 00h                ; AnalogEColumnClockSelect register (ACE_CLK_CR0)
 013D 7509              db              75h, 09h                ; AnalogEColumnInputSelect register (ACE_AMX_IN)
 013F 7600              db              76h, 00h                ; AnalogEComparatorControl0 register (ACE_CMP_CR0)
 0141 7700              db              77h, 00h                ; AnalogEComparatorControl1 register (ACE_CMP_CR1)
 0143 7A03              db              7ah, 03h                ; AnalogELUTControl0 register (ACE_ALT_CR0)
 0145 6200              db              62h, 00h                ; AnalogIOControl_0 register (ABF_CR0)
 0147 6733              db              67h, 33h                ; AnalogLUTControl0 register (ALT_CR0)
 0149 6800              db              68h, 00h                ; AnalogLUTControl1 register (ALT_CR1)
 014B 6300              db              63h, 00h                ; AnalogModulatorControl_0 register (AMD_CR0)
 014D 6600              db              66h, 00h                ; AnalogModulatorControl_1 register (AMD_CR1)
 014F 6A00              db              6ah, 00h                ; AnalogMuxBusConfig1 register (AMUX_CFG1)
 0151 AF00              db              afh, 00h                ; AnalogMuxClock register (AMUX_CLK)
 0153 7B00              db              7bh, 00h                ; AnalogOutBufferControl register (ACE_ABF_CR0)
 0155 7900              db              79h, 00h                ; ComparatorGlobalInEn register (ACE_CMP_GI_EN)
 0157 6400              db              64h, 00h                ; ComparatorGlobalOutEn register (CMP_GO_EN)
 0159 FD00              db              fdh, 00h                ; DAC_Control_0 register (IDAC_CR0)
 015B DC00              db              dch, 00h                ; DAC_Control_1 register (IDAC_CR1)
 015D 9100              db              91h, 00h                ; DEC_CR0:0 register (DEC0_CR0)
 015F 9500              db              95h, 00h                ; DEC_CR0:1 register (DEC1_CR0)
 0161 9900              db              99h, 00h                ; DEC_CR0:2 register (DEC2_CR0)
 0163 9D00              db              9dh, 00h                ; DEC_CR0:3 register (DEC3_CR0)
 0165 9A00              db              9ah, 00h                ; DecimatorControl_5 register (DEC_CR5)
 0167 9200              db              92h, 00h                ; DecimatorEnable:0 register (DEC_CR3)
 0169 9600              db              96h, 00h                ; DecimatorEnable:1 register (DEC_CR4)
 016B D400              db              d4h, 00h                ; Decimator_Control:0 register (DEC0_CR)
 016D D500              db              d5h, 00h                ; Decimator_Control:1 register (DEC1_CR)
 016F D600              db              d6h, 00h                ; Decimator_Control:2 register (DEC2_CR)
 0171 D700              db              d7h, 00h                ; Decimator_Control:3 register (DEC3_CR)
 0173 D100              db              d1h, 00h                ; GlobalDigitalInterconnect_Drive_Even_Input register (GDI_E_IN)
 0175 A100              db              a1h, 00h                ; GlobalDigitalInterconnect_Drive_Even_Input_Control register (GDI_E_IN_CR)
 0177 D300              db              d3h, 00h                ; GlobalDigitalInterconnect_Drive_Even_Output register (GDI_E_OU)
 0179 A300              db              a3h, 00h                ; GlobalDigitalInterconnect_Drive_Even_Output_Control register (GDI_E_OU_CR)
 017B D000              db              d0h, 00h                ; GlobalDigitalInterconnect_Drive_Odd_Input register (GDI_O_IN)
 017D A000              db              a0h, 00h                ; GlobalDigitalInterconnect_Drive_Odd_Input_Control register (GDI_O_IN_CR)
 017F D200              db              d2h, 00h                ; GlobalDigitalInterconnect_Drive_Odd_Output register (GDI_O_OU)
 0181 A200              db              a2h, 00h                ; GlobalDigitalInterconnect_Drive_Odd_Output_Control register (GDI_O_OU_CR)
 0183 AD00              db              adh, 00h                ; I2CAddress:0 register (I2C0_ADDR)
 0185 E700              db              e7h, 00h                ; IDACMode register (IDACMODE)
 0187 E199              db              e1h, 99h                ; OscillatorControl_1 register (OSC_CR1)
 0189 E200              db              e2h, 00h                ; OscillatorControl_2 register (OSC_CR2)
 018B DF05              db              dfh, 05h                ; OscillatorControl_3 register (OSC_CR3)
 018D DE03              db              deh, 03h                ; OscillatorControl_4 register (OSC_CR4)
 018F DD00              db              ddh, 00h                ; OscillatorGlobalBusEnableControl register (OSC_GO_EN)
 0191 8500              db              85h, 00h                ; PWM_Control register (ACE_PWM_CR)
 0193 D800              db              d8h, 00h                ; Port_0_MUXBusCtrl register (MUX_CR0)
 0195 D900              db              d9h, 00h                ; Port_1_MUXBusCtrl register (MUX_CR1)
 0197 DA00              db              dah, 00h                ; Port_2_MUXBusCtrl register (MUX_CR2)
 0199 DB00              db              dbh, 00h                ; Port_3_MUXBusCtrl register (MUX_CR3)
 019B EC00              db              ech, 00h                ; Port_4_MUXBusCtrl register (MUX_CR4)
 019D ED00              db              edh, 00h                ; Port_5_MUXBusCtrl register (MUX_CR5)
 019F A700              db              a7h, 00h                ; RTClockControl register (RTCCR)
 01A1 A400              db              a4h, 00h                ; RTCurrentHour register (RTCH)
 01A3 A500              db              a5h, 00h                ; RTCurrentMinute register (RTCM)
 01A5 A600              db              a6h, 00h                ; RTCurrentSecond register (RTCS)
 01A7 8200              db              82h, 00h                ; TSCMPHigh register (SADC_TSCMPH)
 01A9 8100              db              81h, 00h                ; TSCMPLow register (SADC_TSCMPL)
 01AB 7100              db              71h, 00h                ; TSource0 register (SADC_TSCR0)
 01AD 7200              db              72h, 00h                ; TSource1 register (SADC_TSCR1)
 01AF FF                db              ffh
 01B0           LoadConfigTBL_transmitter_config_Ordered:
 01B0           ;  Ordered Global Register values
 01B0 7110          or    F, FLAG_XIO_MASK
 01B2 620010            mov     reg[00h], 10h           ; Port_0_DriveMode_0 register (PRT0DM0)
 01B5 6201EF            mov     reg[01h], efh           ; Port_0_DriveMode_1 register (PRT0DM1)
 01B8 70EF          and   F, ~FLAG_XIO_MASK
 01BA 6203EF            mov     reg[03h], efh           ; Port_0_DriveMode_2 register (PRT0DM2)
 01BD 620210            mov     reg[02h], 10h           ; Port_0_GlobalSelect register (PRT0GS)
 01C0 7110          or    F, FLAG_XIO_MASK
 01C2 620200            mov     reg[02h], 00h           ; Port_0_IntCtrl_0 register (PRT0IC0)
 01C5 620300            mov     reg[03h], 00h           ; Port_0_IntCtrl_1 register (PRT0IC1)
 01C8 70EF          and   F, ~FLAG_XIO_MASK
 01CA 620100            mov     reg[01h], 00h           ; Port_0_IntEn register (PRT0IE)
 01CD 7110          or    F, FLAG_XIO_MASK
 01CF 620400            mov     reg[04h], 00h           ; Port_1_DriveMode_0 register (PRT1DM0)
 01D2 6205FF            mov     reg[05h], ffh           ; Port_1_DriveMode_1 register (PRT1DM1)
 01D5 70EF          and   F, ~FLAG_XIO_MASK
 01D7 6207FF            mov     reg[07h], ffh           ; Port_1_DriveMode_2 register (PRT1DM2)
 01DA 620600            mov     reg[06h], 00h           ; Port_1_GlobalSelect register (PRT1GS)
 01DD 7110          or    F, FLAG_XIO_MASK
 01DF 620600            mov     reg[06h], 00h           ; Port_1_IntCtrl_0 register (PRT1IC0)
 01E2 620700            mov     reg[07h], 00h           ; Port_1_IntCtrl_1 register (PRT1IC1)
 01E5 70EF          and   F, ~FLAG_XIO_MASK
 01E7 620500            mov     reg[05h], 00h           ; Port_1_IntEn register (PRT1IE)
 01EA 7110          or    F, FLAG_XIO_MASK
 01EC 620800            mov     reg[08h], 00h           ; Port_2_DriveMode_0 register (PRT2DM0)
 01EF 6209FF            mov     reg[09h], ffh           ; Port_2_DriveMode_1 register (PRT2DM1)
 01F2 70EF          and   F, ~FLAG_XIO_MASK
 01F4 620BFF            mov     reg[0bh], ffh           ; Port_2_DriveMode_2 register (PRT2DM2)
 01F7 620A00            mov     reg[0ah], 00h           ; Port_2_GlobalSelect register (PRT2GS)
 01FA 7110          or    F, FLAG_XIO_MASK
 01FC 620A00            mov     reg[0ah], 00h           ; Port_2_IntCtrl_0 register (PRT2IC0)
 01FF 620B00            mov     reg[0bh], 00h           ; Port_2_IntCtrl_1 register (PRT2IC1)
 0202 70EF          and   F, ~FLAG_XIO_MASK
 0204 620900            mov     reg[09h], 00h           ; Port_2_IntEn register (PRT2IE)
 0207 7110          or    F, FLAG_XIO_MASK
 0209 620C00            mov     reg[0ch], 00h           ; Port_3_DriveMode_0 register (PRT3DM0)
 020C 620D00            mov     reg[0dh], 00h           ; Port_3_DriveMode_1 register (PRT3DM1)
 020F 70EF          and   F, ~FLAG_XIO_MASK
 0211 620F00            mov     reg[0fh], 00h           ; Port_3_DriveMode_2 register (PRT3DM2)
 0214 620E00            mov     reg[0eh], 00h           ; Port_3_GlobalSelect register (PRT3GS)
 0217 7110          or    F, FLAG_XIO_MASK
 0219 620E00            mov     reg[0eh], 00h           ; Port_3_IntCtrl_0 register (PRT3IC0)
 021C 620F00            mov     reg[0fh], 00h           ; Port_3_IntCtrl_1 register (PRT3IC1)
 021F 70EF          and   F, ~FLAG_XIO_MASK
 0221 620D00            mov     reg[0dh], 00h           ; Port_3_IntEn register (PRT3IE)
 0224 7110          or    F, FLAG_XIO_MASK
 0226 621000            mov     reg[10h], 00h           ; Port_4_DriveMode_0 register (PRT4DM0)
 0229 621100            mov     reg[11h], 00h           ; Port_4_DriveMode_1 register (PRT4DM1)
 022C 70EF          and   F, ~FLAG_XIO_MASK
 022E 621300            mov     reg[13h], 00h           ; Port_4_DriveMode_2 register (PRT4DM2)
 0231 621200            mov     reg[12h], 00h           ; Port_4_GlobalSelect register (PRT4GS)
 0234 7110          or    F, FLAG_XIO_MASK
 0236 621200            mov     reg[12h], 00h           ; Port_4_IntCtrl_0 register (PRT4IC0)
 0239 621300            mov     reg[13h], 00h           ; Port_4_IntCtrl_1 register (PRT4IC1)
 023C 70EF          and   F, ~FLAG_XIO_MASK
 023E 621100            mov     reg[11h], 00h           ; Port_4_IntEn register (PRT4IE)
 0241 621500            mov     reg[15h], 00h           ; Port_5_IntEn register (PRT5IE)
 0244 621600            mov     reg[16h], 00h           ; Port_5_GlobalSelect register (PRT5GS)
 0247 621700            mov     reg[17h], 00h           ; Port_5_DriveMode_2 register (PRT5DM2)
 024A 7110          or    F, FLAG_XIO_MASK
 024C 621500            mov     reg[15h], 00h           ; Port_5_DriveMode_1 register (PRT5DM1)
 024F 621400            mov     reg[14h], 00h           ; Port_5_DriveMode_0 register (PRT5DM0)
 0252 621600            mov     reg[16h], 00h           ; Port_5_IntCtrl_0 register (PRT5IC0)
 0255 621700            mov     reg[17h], 00h           ; Port_5_IntCtrl_1 register (PRT5IC1)
 0258 7F                ret
 0259           ReloadConfigTBL_transmitter_config_Bank0:
 0259           ;  Instance name TRANSMIT, User Module TX8
 0259           ;       Instance name TRANSMIT, Block Name TX8(DCC02)
 0259 2B00              db              2bh, 00h                ;TRANSMIT_CONTROL_REG  (DCC02CR0)
 025B 2900              db              29h, 00h                ;TRANSMIT_TX_BUFFER_REG(DCC02DR1)
 025D 2A00              db              2ah, 00h                ;TRANSMIT_(DCC02DR2)
 025F           ;  Instance name TX_TIMEOUT, User Module Timer16
 025F           ;       Instance name TX_TIMEOUT, Block Name TIMER16_LSB(DBC00)
 025F 2300              db              23h, 00h                ;TX_TIMEOUT_CONTROL_LSB_REG(DBC00CR0)
 0261 21F0              db              21h, f0h                ;TX_TIMEOUT_PERIOD_LSB_REG(DBC00DR1)
 0263 2200              db              22h, 00h                ;TX_TIMEOUT_COMPARE_LSB_REG(DBC00DR2)
 0265           ;       Instance name TX_TIMEOUT, Block Name TIMER16_MSB(DBC01)
 0265 2704              db              27h, 04h                ;TX_TIMEOUT_CONTROL_MSB_REG(DBC01CR0)
 0267 2500              db              25h, 00h                ;TX_TIMEOUT_PERIOD_MSB_REG(DBC01DR1)
 0269 2600              db              26h, 00h                ;TX_TIMEOUT_COMPARE_MSB_REG(DBC01DR2)
 026B FF                db              ffh
 026C           ReloadConfigTBL_transmitter_config_Bank1:
 026C           ;  Instance name TRANSMIT, User Module TX8
 026C           ;       Instance name TRANSMIT, Block Name TX8(DCC02)
 026C 2B00              db              2bh, 00h                ;TRANSMIT_(DCC02CR1)
 026E 281D              db              28h, 1dh                ;TRANSMIT_FUNC_REG     (DCC02FN)
 0270 2901              db              29h, 01h                ;TRANSMIT_INPUT_REG    (DCC02IN)
 0272 2A84              db              2ah, 84h                ;TRANSMIT_OUTPUT_REG   (DCC02OU)
 0274           ;  Instance name TX_TIMEOUT, User Module Timer16
 0274           ;       Instance name TX_TIMEOUT, Block Name TIMER16_LSB(DBC00)
 0274 2300              db              23h, 00h                ;TX_TIMEOUT_(DBC00CR1)
 0276 2000              db              20h, 00h                ;TX_TIMEOUT_FUNC_LSB_REG(DBC00FN)
 0278 2106              db              21h, 06h                ;TX_TIMEOUT_INPUT_LSB_REG(DBC00IN)
 027A 2240              db              22h, 40h                ;TX_TIMEOUT_OUTPUT_LSB_REG(DBC00OU)
 027C           ;       Instance name TX_TIMEOUT, Block Name TIMER16_MSB(DBC01)
 027C 2700              db              27h, 00h                ;TX_TIMEOUT_(DBC01CR1)
 027E 2420              db              24h, 20h                ;TX_TIMEOUT_FUNC_MSB_REG(DBC01FN)
 0280 2536              db              25h, 36h                ;TX_TIMEOUT_INPUT_MSB_REG(DBC01IN)
 0282 2640              db              26h, 40h                ;TX_TIMEOUT_OUTPUT_MSB_REG(DBC01OU)
 0284 FF                db              ffh
 0285           UnloadConfigTBL_transmitter_config_Bank0:
 0285           ;  Instance name TRANSMIT, User Module TX8
 0285           ;       Instance name TRANSMIT, Block Name TX8(DCC02)
 0285 2B00              db              2bh, 00h                ;TRANSMIT_CONTROL_0 (DCC02CR0)
 0287           ;  Instance name TX_TIMEOUT, User Module Timer16
 0287           ;       Instance name TX_TIMEOUT, Block Name TIMER16_LSB(DBC00)
 0287 2300              db              23h, 00h                ;TX_TIMEOUT_CONTROL_0 (DBC00CR0)
 0289           ;       Instance name TX_TIMEOUT, Block Name TIMER16_MSB(DBC01)
 0289 2700              db              27h, 00h                ;TX_TIMEOUT_CONTROL_0 (DBC01CR0)
 028B FF                db              ffh
 028C           UnloadConfigTBL_transmitter_config_Bank1:
 028C           ;  Instance name TRANSMIT, User Module TX8
 028C           ;       Instance name TRANSMIT, Block Name TX8(DCC02)
 028C 2B00              db              2bh, 00h                ;TRANSMIT_CONTROL_1 (DCC02CR1)
 028E 2800              db              28h, 00h                ;TRANSMIT_DIG_BasicFunction (DCC02FN)
 0290 2900              db              29h, 00h                ;TRANSMIT_DIG_Input (DCC02IN)
 0292 2A00              db              2ah, 00h                ;TRANSMIT_DIG_Output (DCC02OU)
 0294           ;  Instance name TX_TIMEOUT, User Module Timer16
 0294           ;       Instance name TX_TIMEOUT, Block Name TIMER16_LSB(DBC00)
 0294 2300              db              23h, 00h                ;TX_TIMEOUT_CONTROL_1 (DBC00CR1)
 0296 2000              db              20h, 00h                ;TX_TIMEOUT_DIG_BasicFunction (DBC00FN)
 0298 2100              db              21h, 00h                ;TX_TIMEOUT_DIG_Input (DBC00IN)
 029A 2200              db              22h, 00h                ;TX_TIMEOUT_DIG_Output (DBC00OU)
 029C           ;       Instance name TX_TIMEOUT, Block Name TIMER16_MSB(DBC01)
 029C 2700              db              27h, 00h                ;TX_TIMEOUT_CONTROL_1 (DBC01CR1)
 029E 2400              db              24h, 00h                ;TX_TIMEOUT_DIG_BasicFunction (DBC01FN)
 02A0 2500              db              25h, 00h                ;TX_TIMEOUT_DIG_Input (DBC01IN)
 02A2 2600              db              26h, 00h                ;TX_TIMEOUT_DIG_Output (DBC01OU)
 02A4 FF                db              ffh
 02A5           
 02A5           ;  Instance name TRANSMIT, User Module TX8
 02A5           ;       Instance name TRANSMIT, Block Name TX8(DCC02)
 02A5           ;  Instance name TX_TIMEOUT, User Module Timer16
 02A5           ;       Instance name TX_TIMEOUT, Block Name TIMER16_LSB(DBC00)
 02A5           ;       Instance name TX_TIMEOUT, Block Name TIMER16_MSB(DBC01)
 02A5 FF                db              ffh
 02A6           UnloadConfigTBL_Total_Bank0:
 02A6           ;  Block DBC00
 02A6 2300              db              23h, 00h                ; CONTROL_0 register (DBC00CR0)
 02A8           ;  Block DBC01
 02A8 2700              db              27h, 00h                ; CONTROL_0 register (DBC01CR0)
 02AA           ;  Block DCC02
 02AA 2B00              db              2bh, 00h                ; CONTROL_0 register (DCC02CR0)
 02AC           ;  Block DCC03
 02AC 2F00              db              2fh, 00h                ; CONTROL_0 register (DCC03CR0)
 02AE           ;  Block DBC10
 02AE 3300              db              33h, 00h                ; CONTROL_0 register (DBC10CR0)
 02B0           ;  Block DBC11
 02B0 3700              db              37h, 00h                ; CONTROL_0 register (DBC11CR0)
 02B2           ;  Block DCC12
 02B2 3B00              db              3bh, 00h                ; CONTROL_0 register (DCC12CR0)
 02B4           ;  Block DCC13
 02B4 3F00              db              3fh, 00h                ; CONTROL_0 register (DCC13CR0)
 02B6           ;  Block DBC20
 02B6 4300              db              43h, 00h                ; CONTROL_0 register (DBC20CR0)
 02B8           ;  Block DBC21
 02B8 4700              db              47h, 00h                ; CONTROL_0 register (DBC21CR0)
 02BA           ;  Block DCC22
 02BA 4B00              db              4bh, 00h                ; CONTROL_0 register (DCC22CR0)
 02BC           ;  Block DCC23
 02BC 4F00              db              4fh, 00h                ; CONTROL_0 register (DCC23CR0)
 02BE           ;  Block ACC00
 02BE 7300              db              73h, 00h                ; CR2 register (ACC00CR2)
 02C0           ;  Block ASC10
 02C0           ;  Block ASD20
 02C0 9300              db              93h, 00h                ; CR3 register (ASD20CR3)
 02C2           ;  Block 
 02C2           ;  Block ACC01
 02C2 7700              db              77h, 00h                ; CR2 register (ACC01CR2)
 02C4           ;  Block ASD11
 02C4 8700              db              87h, 00h                ; CR3 register (ASD11CR3)
 02C6           ;  Block ASC21
 02C6           ;  Block 
 02C6           ;  Block ACE00
 02C6           ;  Block ASE10
 02C6           ;  Block 
 02C6           ;  Block 
 02C6           ;  Block ACE01
 02C6           ;  Block ASE11
 02C6           ;  Block 
 02C6           ;  Block 
 02C6           ;  Block 
 02C6           ;  Block 
 02C6           ;  Block 
 02C6           ;  Block 
 02C6           ;  Block 
 02C6           ;  Block 
 02C6           ;  Block 
 02C6           ;  Block 
 02C6 FF                db              ffh
 02C7           UnloadConfigTBL_Total_Bank1:
 02C7           ;  Block DBC00
 02C7 2300              db              23h, 00h                ; CONTROL_1 register (DBC00CR1)
 02C9 2000              db              20h, 00h                ; DIG_BasicFunction register (DBC00FN)
 02CB 2100              db              21h, 00h                ; DIG_Input register (DBC00IN)
 02CD 2200              db              22h, 00h                ; DIG_Output register (DBC00OU)
 02CF           ;  Block DBC01
 02CF 2700              db              27h, 00h                ; CONTROL_1 register (DBC01CR1)
 02D1 2400              db              24h, 00h                ; DIG_BasicFunction register (DBC01FN)
 02D3 2500              db              25h, 00h                ; DIG_Input register (DBC01IN)
 02D5 2600              db              26h, 00h                ; DIG_Output register (DBC01OU)
 02D7           ;  Block DCC02
 02D7 2B00              db              2bh, 00h                ; CONTROL_1 register (DCC02CR1)
 02D9 2800              db              28h, 00h                ; DIG_BasicFunction register (DCC02FN)
 02DB 2900              db              29h, 00h                ; DIG_Input register (DCC02IN)
 02DD 2A00              db              2ah, 00h                ; DIG_Output register (DCC02OU)
 02DF           ;  Block DCC03
 02DF 2F00              db              2fh, 00h                ; CONTROL_1 register (DCC03CR1)
 02E1 2C00              db              2ch, 00h                ; DIG_BasicFunction register (DCC03FN)
 02E3 2D00              db              2dh, 00h                ; DIG_Input register (DCC03IN)
 02E5 2E00              db              2eh, 00h                ; DIG_Output register (DCC03OU)
 02E7           ;  Block DBC10
 02E7 3300              db              33h, 00h                ; CONTROL_1 register (DBC10CR1)
 02E9 3000              db              30h, 00h                ; DIG_BasicFunction register (DBC10FN)
 02EB 3100              db              31h, 00h                ; DIG_Input register (DBC10IN)
 02ED 3200              db              32h, 00h                ; DIG_Output register (DBC10OU)
 02EF           ;  Block DBC11
 02EF 3700              db              37h, 00h                ; CONTROL_1 register (DBC11CR1)
 02F1 3400              db              34h, 00h                ; DIG_BasicFunction register (DBC11FN)
 02F3 3500              db              35h, 00h                ; DIG_Input register (DBC11IN)
 02F5 3600              db              36h, 00h                ; DIG_Output register (DBC11OU)
 02F7           ;  Block DCC12
 02F7 3B00              db              3bh, 00h                ; CONTROL_1 register (DCC12CR1)
 02F9 3800              db              38h, 00h                ; DIG_BasicFunction register (DCC12FN)
 02FB 3900              db              39h, 00h                ; DIG_Input register (DCC12IN)
 02FD 3A00              db              3ah, 00h                ; DIG_Output register (DCC12OU)
 02FF           ;  Block DCC13
 02FF 3F00              db              3fh, 00h                ; CONTROL_1 register (DCC13CR1)
 0301 3C00              db              3ch, 00h                ; DIG_BasicFunction register (DCC13FN)
 0303 3D00              db              3dh, 00h                ; DIG_Input register (DCC13IN)
 0305 3E00              db              3eh, 00h                ; DIG_Output register (DCC13OU)
 0307           ;  Block DBC20
 0307 4300              db              43h, 00h                ; CONTROL_1 register (DBC20CR1)
 0309 4000              db              40h, 00h                ; DIG_BasicFunction register (DBC20FN)
 030B 4100              db              41h, 00h                ; DIG_Input register (DBC20IN)
 030D 4200              db              42h, 00h                ; DIG_Output register (DBC20OU)
 030F           ;  Block DBC21
 030F 4700              db              47h, 00h                ; CONTROL_1 register (DBC21CR1)
 0311 4400              db              44h, 00h                ; DIG_BasicFunction register (DBC21FN)
 0313 4500              db              45h, 00h                ; DIG_Input register (DBC21IN)
 0315 4600              db              46h, 00h                ; DIG_Output register (DBC21OU)
 0317           ;  Block DCC22
 0317 4B00              db              4bh, 00h                ; CONTROL_1 register (DCC22CR1)
 0319 4800              db              48h, 00h                ; DIG_BasicFunction register (DCC22FN)
 031B 4900              db              49h, 00h                ; DIG_Input register (DCC22IN)
 031D 4A00              db              4ah, 00h                ; DIG_Output register (DCC22OU)
 031F           ;  Block DCC23
 031F 4F00              db              4fh, 00h                ; CONTROL_1 register (DCC23CR1)
 0321 4C00              db              4ch, 00h                ; DIG_BasicFunction register (DCC23FN)
 0323 4D00              db              4dh, 00h                ; DIG_Input register (DCC23IN)
 0325 4E00              db              4eh, 00h                ; DIG_Output register (DCC23OU)
 0327           ;  Block ACC00
 0327           ;  Block ASC10
 0327           ;  Block ASD20
 0327           ;  Block 
 0327           ;  Block ACC01
 0327           ;  Block ASD11
 0327           ;  Block ASC21
 0327           ;  Block 
 0327           ;  Block ACE00
 0327           ;  Block ASE10
 0327           ;  Block 
 0327           ;  Block 
 0327           ;  Block ACE01
 0327           ;  Block ASE11
 0327           ;  Block 
 0327           ;  Block 
 0327           ;  Block 
 0327           ;  Block 
 0327           ;  Block 
 0327           ;  Block 
 0327           ;  Block 
 0327           ;  Block 
 0327           ;  Block 
 0327           ;  Block 
 0327 FF                db              ffh
 0328           
 0328           
 0328           ; PSoC Configuration file trailer PsocConfig.asm
