{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1468327409964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1468327409964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 12 13:43:29 2016 " "Processing started: Tue Jul 12 13:43:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1468327409964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1468327409964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off intro -c intro " "Command: quartus_map --read_settings_files=on --write_settings_files=off intro -c intro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1468327409964 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1468327410213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/00.lap/intro/vhdl/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /00.lap/intro/vhdl/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regFile-regFile1 " "Found design unit 1: regFile-regFile1" {  } { { "../vhdl/regFile.vhd" "" { Text "D:/00.LAP/intro/vhdl/regFile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468327422756 ""} { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "../vhdl/regFile.vhd" "" { Text "D:/00.LAP/intro/vhdl/regFile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468327422756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468327422756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/00.lap/intro/vhdl/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /00.lap/intro/vhdl/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-reg1 " "Found design unit 1: reg-reg1" {  } { { "../vhdl/reg.vhd" "" { Text "D:/00.LAP/intro/vhdl/reg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468327422756 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../vhdl/reg.vhd" "" { Text "D:/00.LAP/intro/vhdl/reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468327422756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468327422756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/00.lap/intro/vhdl/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /00.lap/intro/vhdl/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-mux2_1 " "Found design unit 1: mux2-mux2_1" {  } { { "../vhdl/mux2.vhd" "" { Text "D:/00.LAP/intro/vhdl/mux2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468327422756 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../vhdl/mux2.vhd" "" { Text "D:/00.LAP/intro/vhdl/mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468327422756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468327422756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/00.lap/intro/vhdl/intro.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /00.lap/intro/vhdl/intro.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 intro " "Found entity 1: intro" {  } { { "../vhdl/intro.bdf" "" { Schematic "D:/00.LAP/intro/vhdl/intro.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468327422771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468327422771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/00.lap/intro/vhdl/ifd.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /00.lap/intro/vhdl/ifd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-controller1 " "Found design unit 1: controller-controller1" {  } { { "../vhdl/IFD.vhd" "" { Text "D:/00.LAP/intro/vhdl/IFD.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468327422771 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 PC-PC1 " "Found design unit 2: PC-PC1" {  } { { "../vhdl/IFD.vhd" "" { Text "D:/00.LAP/intro/vhdl/IFD.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468327422771 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 instrReg-instrReg1 " "Found design unit 3: instrReg-instrReg1" {  } { { "../vhdl/IFD.vhd" "" { Text "D:/00.LAP/intro/vhdl/IFD.vhd" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468327422771 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../vhdl/IFD.vhd" "" { Text "D:/00.LAP/intro/vhdl/IFD.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468327422771 ""} { "Info" "ISGN_ENTITY_NAME" "2 PC " "Found entity 2: PC" {  } { { "../vhdl/IFD.vhd" "" { Text "D:/00.LAP/intro/vhdl/IFD.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468327422771 ""} { "Info" "ISGN_ENTITY_NAME" "3 instrReg " "Found entity 3: instrReg" {  } { { "../vhdl/IFD.vhd" "" { Text "D:/00.LAP/intro/vhdl/IFD.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468327422771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468327422771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/00.lap/intro/vhdl/elasticbuffer.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /00.lap/intro/vhdl/elasticbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elasticBuffer-EB_seq_reg " "Found design unit 1: elasticBuffer-EB_seq_reg" {  } { { "../vhdl/elasticBuffer.vhd" "" { Text "D:/00.LAP/intro/vhdl/elasticBuffer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468327422771 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 EB_controller-sync " "Found design unit 2: EB_controller-sync" {  } { { "../vhdl/elasticBuffer.vhd" "" { Text "D:/00.LAP/intro/vhdl/elasticBuffer.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468327422771 ""} { "Info" "ISGN_ENTITY_NAME" "1 elasticBuffer " "Found entity 1: elasticBuffer" {  } { { "../vhdl/elasticBuffer.vhd" "" { Text "D:/00.LAP/intro/vhdl/elasticBuffer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468327422771 ""} { "Info" "ISGN_ENTITY_NAME" "2 EB_controller " "Found entity 2: EB_controller" {  } { { "../vhdl/elasticBuffer.vhd" "" { Text "D:/00.LAP/intro/vhdl/elasticBuffer.vhd" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468327422771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468327422771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/00.lap/intro/vhdl/const_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /00.lap/intro/vhdl/const_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const_multiplier-const_multiplier1 " "Found design unit 1: const_multiplier-const_multiplier1" {  } { { "../vhdl/const_multiplier.vhd" "" { Text "D:/00.LAP/intro/vhdl/const_multiplier.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468327422771 ""} { "Info" "ISGN_ENTITY_NAME" "1 const_multiplier " "Found entity 1: const_multiplier" {  } { { "../vhdl/const_multiplier.vhd" "" { Text "D:/00.LAP/intro/vhdl/const_multiplier.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468327422771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468327422771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/00.lap/intro/vhdl/alu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /00.lap/intro/vhdl/alu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468327422771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/00.lap/intro/vhdl/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /00.lap/intro/vhdl/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-adder1 " "Found design unit 1: adder-adder1" {  } { { "../vhdl/adder.vhd" "" { Text "D:/00.LAP/intro/vhdl/adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468327422771 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../vhdl/adder.vhd" "" { Text "D:/00.LAP/intro/vhdl/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468327422771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468327422771 ""}
{ "Error" "EVRFX_VHDL_CHAR_NOT_IN_TYPE" "'0' std_logic_vector IFD.vhd(84) " "VHDL error at IFD.vhd(84): character ''0'' used but not declared for type \"std_logic_vector\"" {  } { { "../vhdl/IFD.vhd" "" { Text "D:/00.LAP/intro/vhdl/IFD.vhd" 84 0 0 } }  } 0 10316 "VHDL error at %3!s!: character '%1!s!' used but not declared for type \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468327422771 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "685 " "Peak virtual memory: 685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1468327422865 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 12 13:43:42 2016 " "Processing ended: Tue Jul 12 13:43:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1468327422865 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1468327422865 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1468327422865 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1468327422865 ""}
