# ZkouÅ¡ka LSP 2022-01-24

> **Course**: B0B35LSP - LogickÃ© systÃ©my a procesory | BE5B35LSP - Logic Systems and Processors
> **University**: CVUT FEL (ÄŒVUT) - ÄŒeskÃ© vysokÃ© uÄenÃ­ technickÃ© v Praze | Czech Technical University in Prague
> **Keywords**: LSP, Exam, ZkouÅ¡ka, 2022-01-24, Shannon expansion, RS latch, VHDL
>
> [ğŸ‡¨ğŸ‡³ CN Version](./2022-01-24_Exam_CN.md) | [ğŸ‡¬ğŸ‡§ EN Version](./2022-01-24_Exam_EN.md) | [ğŸ‡¨ğŸ‡¿ CZ Version](./2022-01-24_Exam_CZ.md)

---

# ZkouÅ¡ka LSP 2022-01-24 (anglickÃ¡ verze)
> ğŸ§  **AI odvozenÃ¡ verze** â€“ V PDF nejsou oficiÃ¡lnÃ­ odpovÄ›di; nÃ­Å¾e jsou odvozenÃ© poznÃ¡mky/Å™eÅ¡enÃ­.

## Informace o zkouÅ¡ce
- Datum: 2022-01-24
- Jazyk: ÄeÅ¡tina / angliÄtina
- Celkem: 50 bodÅ¯ (ÄÃ¡st 1: 25 b > 8 + ÄÃ¡st 2: 25 b > 8)

---

## Ãšloha 1 â€“ ShannonÅ¯v rozklad (6 b)
**ZadÃ¡nÃ­:** RozloÅ¾te funkce obvodu $X,Y=f(A,B,C)$ pomocÃ­ Shannonova rozkladu:
$$X,Y = (\overline{C} \land f_0(A,B)) \lor (C \land f_1(A,B))$$

ZapiÅ¡te $f_0$ a $f_1$ pomocÃ­ KarnaughovÃ½ch map.

**Pro X i Y nakreslete dvÄ› K-map:**
```
X: f0=      A        X: f1=      A
       0  1               0  1
    â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€     â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€
B 0 â”‚     â”‚         B 0 â”‚     â”‚
  1 â”‚     â”‚           1 â”‚     â”‚

Y: f0=      A        Y: f1=      A
       0  1               0  1
    â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€     â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€
B 0 â”‚     â”‚         B 0 â”‚     â”‚
  1 â”‚     â”‚           1 â”‚     â”‚
```

---

## Ãšloha 2 â€“ PodepsanÃ¡/nepodepsanÃ¡ aritmetika (4 b)
**ZadÃ¡nÃ­:** ProveÄte 96+97+98+99 na 8bitovÃ© sÄÃ­taÄce. JakÃ¡ je desetinnÃ¡ hodnota vÃ½sledku jako 8bitovÃ© ÄÃ­slo?

**VÃ½poÄet:**
- 96+97+98+99 = 390
- 390 mod 256 = 134

**Å˜eÅ¡enÃ­:**
- a) **unsigned**: 134
- b) **signed (dvojkovÃ½ doplnÄ›k)**: 134 - 256 = **-122**

---

## Ãšloha 3 â€“ NÃ¡vrh demultiplexoru 1:4 (10 b)
**ZadÃ¡nÃ­:** Nakreslete logickÃ© schÃ©ma demultiplexoru 1:4.

**Symbol:**
```
         y1 y0
Data â”€â”€â”¤ 0 â”œâ”€â”€ x0
       â”‚ 1 â”œâ”€â”€ x1
       â”‚ 2 â”œâ”€â”€ x2
       â”‚ 3 â”œâ”€â”€ x3
```

**Rovnice:**
```
x0 = Data and (not y1) and (not y0)
x1 = Data and (not y1) and y0
x2 = Data and y1 and (not y0)
x3 = Data and y1 and y0
```

---

## Ãšloha 4 â€“ Simulace RS zÃ¡chytu (5 b)
**ZadÃ¡nÃ­:** Pro danÃ© hodnoty vstupÅ¯ A, B, C v Äasech t0â€“t4 urÄete hodnoty vÃ½stupÅ¯ X a Y.

**VstupnÃ­ posloupnost:**
```
A = 1 | 0 | 1 | 0 | 1
B = 0 | 0 | 1 | 0 | 0
C = 0 | 1 | 0 | 0 | 0
    t0  t1  t2  t3  t4
```

---

## Ãšloha 5 â€“ RTL analÃ½za VHDL kÃ³du (10 b)
**ZadÃ¡nÃ­:** Nakreslete RTL pohled nÃ¡sledujÃ­cÃ­ho VHDL kÃ³du a sprÃ¡vnÄ› pojmenujte obvod.

```vhdl
library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all;
entity XXX is port(a, b : in std_logic; c : out std_logic); end entity;
architecture beh of XXX is 
begin 
  process (a,b) 
    variable d:std_logic:='0'; 
    variable e:integer range 0 to 25:=0;
  begin 
    if b='0' then 
      e:=0; d:='0'; 
    elsif rising_edge(a) then 
      if e<25 then 
        e:=e+1; 
      else 
        e:=0; d:=not d; 
      end if;
    end if; 
    c<=d; 
  end process; 
end architecture;
```

**FunkÄnÃ­ analÃ½za:**
- `b='0'` je asynchronnÃ­ reset
- spouÅ¡tÄ›nÃ­ na nÃ¡bÄ›Å¾nou hranu `a`
- po dosaÅ¾enÃ­ 25 se vÃ½stup pÅ™eklÃ¡pÃ­
- **NÃ¡zev: dÄ›liÄka frekvence /26**

**RTL obsahuje:**
- 5bitovÃ½ ÄÃ­taÄ (0â€“25)
- porovnÃ¡nÃ­ (`e < 25`, `e = 25`)
- D klopnÃ½ obvod pro `d`
- asynchronnÃ­ reset

---

## Ãšloha 6 â€“ VHDL popis demultiplexoru (5 b)
**ZadÃ¡nÃ­:** PopiÅ¡te demultiplexor z Ãšlohy 3 co nejjednoduÅ¡eji.

```vhdl
library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all;
entity yyy is 
  port(Data: in std_logic; 
       y: in std_logic_vector(1 downto 0); 
       x: out std_logic_vector(3 downto 0)); 
end entity;
architecture dataflow of yyy is
begin
  x <= (others => '0');
  x(to_integer(unsigned(y))) <= Data;
end architecture;
```

---

## Ãšloha 7 â€“ NÃ¡vrh dÄ›liÄky /16 (5 b)
**ZadÃ¡nÃ­:** DoplÅˆte minimÃ¡lnÃ­ poÄet prvkÅ¯ do neÃºplnÃ©ho schÃ©matu a vytvoÅ™te synchronnÃ­ dÄ›liÄku CLK /16 (s vyuÅ¾itÃ­m sÄÃ­taÄky +1).

**NÃ¡vrh:**
```
CLK â”€â”€â”¬â”€â”€> +1 sÄÃ­taÄka â”€â”€> 4 DFF â”€â”€> DIV16
      â”‚                   â”‚
      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

- 4bitovÃ½ ÄÃ­taÄ (0â€“15)
- DIV16 = Q3 (MSB)
- perioda 16 taktÅ¯

---

## Ãšloha 8 â€“ Obvod Å™Ã­zenÃ­ motoru (5 b)
**ZadÃ¡nÃ­:** NavrhnÄ›te obvod: jednÃ­m stiskem dvoupÃ³lovÃ©ho tlaÄÃ­tka motor zapnÄ›te, dalÅ¡Ã­m stiskem vypnÄ›te. Po zapnutÃ­ napÃ¡jenÃ­ musÃ­ bÃ½t motor vypnutÃ½.

**KlÃ­ÄovÃ© prvky:**
- D klopnÃ½ obvod
- asynchronnÃ­ vynulovÃ¡nÃ­ (power-on reset)
- budiÄ relÃ©
- odruÅ¡enÃ­ tlaÄÃ­tka

---

## Ãšloha 9 â€“ Bonus: Detektor hrany (10 b)
**ZadÃ¡nÃ­:** KdyÅ¾ vstup D zmÄ›nÃ­ hodnotu, vÃ½stup Y bude '1' po jeden takt. RESET je synchronnÃ­.

```vhdl
library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all;
entity Edges is 
  port (clk, Reset, D : in std_logic; Y: out std_logic);
end entity;
architecture rtl of Edges is
  signal D_prev : std_logic := '0';
begin
  process(clk)
  begin
    if rising_edge(clk) then
      if Reset = '1' then
        D_prev <= '0';
        Y <= '0';
      else
        if D /= D_prev then
          Y <= '1';
        else
          Y <= '0';
        end if;
        D_prev <= D;
      end if;
    end if;
  end process;
end architecture;
```

---

## ShrnutÃ­ tÃ©mat

### HlavnÃ­ okruhy
1. ShannonÅ¯v rozklad (dva vÃ½stupy)
2. **8bitovÃ¡ signed/unsigned aritmetika** (dÅ¯leÅ¾itÃ©: 390 mod 256)
3. **Demultiplexor 1:4**
4. Simulace RS zÃ¡chytu
5. **RTL analÃ½za VHDL** (rozpoznÃ¡nÃ­ dÄ›liÄky)
6. VHDL popis demultiplexoru
7. NÃ¡vrh dÄ›liÄky /16
8. Å˜Ã­zenÃ­ motoru
9. Detektor hrany

### DÅ¯leÅ¾itÃ© vzorce
- Rozsah 8bit unsigned: 0â€“255
- Rozsah 8bit signed: -128 aÅ¾ 127
- PÅ™eteÄenÃ­: `result mod 2^n`
