module top_module (
    input clk,
    input x,
    output z
); 
    reg q1,q2,q3;
    initial z=1;
    always@(posedge clk)
        begin
            q1 = q1^x;
            q2 = ~q2 & x;
            q3 = ~q3 | x;
            
            z = ~(q1|q2|q3);
            //z = ~((q1^x) | (~q2 & x) | (~q3 | x)); 
        end
endmodule
