
---------- Begin Simulation Statistics ----------
final_tick                               159934515000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 200477                       # Simulator instruction rate (inst/s)
host_mem_usage                                 735240                       # Number of bytes of host memory used
host_op_rate                                   200877                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   498.81                       # Real time elapsed on the host
host_tick_rate                              320631486                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.159935                       # Number of seconds simulated
sim_ticks                                159934515000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.568755                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104071                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113184                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83520                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635498                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                297                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             792                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              495                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4389785                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66026                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.599345                       # CPI: cycles per instruction
system.cpu.discardedOps                        196886                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42628082                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485106                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033501                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        27167133                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.625256                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        159934515                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       132767382                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       113505                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        292797                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          206                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       712571                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          391                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1426603                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            391                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 159934515000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              51650                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        68504                       # Transaction distribution
system.membus.trans_dist::CleanEvict            44995                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127648                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127648                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         51650                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       472095                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 472095                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15859328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15859328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            179298                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  179298    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              179298                       # Request fanout histogram
system.membus.respLayer1.occupancy          967718750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           566813000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 159934515000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            427267                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       725738                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          316                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          100405                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286767                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286767                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           757                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       426510                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2138807                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2140637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        68672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     87712704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               87781376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          113890                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4384256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           827924                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000723                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026888                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 827325     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    599      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             827924                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2741703000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2139835995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2271000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 159934515000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   90                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               534641                       # number of demand (read+write) hits
system.l2.demand_hits::total                   534731                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  90                       # number of overall hits
system.l2.overall_hits::.cpu.data              534641                       # number of overall hits
system.l2.overall_hits::total                  534731                       # number of overall hits
system.l2.demand_misses::.cpu.inst                667                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             178636                       # number of demand (read+write) misses
system.l2.demand_misses::total                 179303                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               667                       # number of overall misses
system.l2.overall_misses::.cpu.data            178636                       # number of overall misses
system.l2.overall_misses::total                179303                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66427000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18361176000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18427603000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66427000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18361176000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18427603000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              757                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           713277                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               714034                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             757                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          713277                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              714034                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.881110                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.250444                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.251113                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.881110                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.250444                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.251113                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99590.704648                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102785.418393                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102773.534185                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99590.704648                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102785.418393                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102773.534185                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               68504                       # number of writebacks
system.l2.writebacks::total                     68504                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           667                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        178631                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            179298                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          667                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       178631                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           179298                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53087000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14788145000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14841232000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53087000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14788145000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14841232000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.881110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.250437                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.251106                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.881110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.250437                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.251106                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79590.704648                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82785.994592                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82774.107910                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79590.704648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82785.994592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82774.107910                       # average overall mshr miss latency
system.l2.replacements                         113890                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       657234                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657234                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       657234                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657234                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          313                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              313                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          313                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          313                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            159119                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                159119                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          127648                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127648                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13344086000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13344086000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286767                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286767                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.445128                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.445128                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104538.151792                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104538.151792                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       127648                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127648                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10791126000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10791126000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.445128                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.445128                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84538.151792                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84538.151792                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          667                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              667                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66427000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66427000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          757                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            757                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.881110                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.881110                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99590.704648                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99590.704648                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          667                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          667                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53087000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53087000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.881110                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.881110                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79590.704648                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79590.704648                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        375522                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            375522                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        50988                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           50988                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5017090000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5017090000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       426510                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        426510                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.119547                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.119547                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98397.466070                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98397.466070                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        50983                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        50983                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3997019000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3997019000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.119535                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.119535                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78399.054587                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78399.054587                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 159934515000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63895.395305                       # Cycle average of tags in use
system.l2.tags.total_refs                     1426392                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    179426                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.949751                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      63.335975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       122.886505                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     63709.172826                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000966                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.972125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974966                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        65525                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11590602                       # Number of tag accesses
system.l2.tags.data_accesses                 11590602                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 159934515000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       11432384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11475072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4384256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4384256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             667                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          178631                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              179298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        68504                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              68504                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            266909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          71481656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              71748565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       266909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           266909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       27412820                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             27412820                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       27412820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           266909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         71481656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             99161385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     68504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       667.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    178622.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005869070500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4107                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4107                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              461469                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64541                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      179298                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      68504                       # Number of write requests accepted
system.mem_ctrls.readBursts                    179298                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68504                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4351                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2259704750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  896445000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5621373500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12603.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31353.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   125022                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   50623                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                179298                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68504                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  132341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        72121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.866946                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   123.923050                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.196910                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        46284     64.18%     64.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5793      8.03%     72.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4517      6.26%     78.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1131      1.57%     80.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8055     11.17%     91.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          793      1.10%     92.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          426      0.59%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          401      0.56%     93.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4721      6.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        72121                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4107                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.634770                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.901696                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     92.874560                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3850     93.74%     93.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          256      6.23%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4107                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.673241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.645960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.970019                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2717     66.16%     66.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               85      2.07%     68.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1262     30.73%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               22      0.54%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.41%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4107                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11474496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4382528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11475072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4384256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        71.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        27.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     71.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     27.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  159318155000                       # Total gap between requests
system.mem_ctrls.avgGap                     642925.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     11431808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4382528                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 266909.240947771643                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 71478054.627545535564                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 27402015.131005335599                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          667                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       178631                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        68504                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18846000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5602527500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3491797235500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28254.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31363.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  50972165.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            255197880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            135640890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           638780100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          177427800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12624705600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      29222620920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      36806330880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        79860704070                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        499.333768                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  95378759500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5340400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  59215355500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            259746060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            138058305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           641343360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          180022140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12624705600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29327939250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      36717641760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        79889456475                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        499.513544                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  95146132500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5340400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  59447982500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    159934515000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 159934515000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10198040                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10198040                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10198040                       # number of overall hits
system.cpu.icache.overall_hits::total        10198040                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          757                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            757                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          757                       # number of overall misses
system.cpu.icache.overall_misses::total           757                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     72143000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72143000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     72143000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72143000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10198797                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10198797                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10198797                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10198797                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000074                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000074                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000074                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000074                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 95301.188904                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 95301.188904                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 95301.188904                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 95301.188904                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          316                       # number of writebacks
system.cpu.icache.writebacks::total               316                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          757                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          757                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          757                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          757                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70629000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70629000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70629000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70629000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000074                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000074                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 93301.188904                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93301.188904                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 93301.188904                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93301.188904                       # average overall mshr miss latency
system.cpu.icache.replacements                    316                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10198040                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10198040                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          757                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           757                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     72143000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72143000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10198797                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10198797                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000074                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000074                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 95301.188904                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 95301.188904                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          757                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          757                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70629000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70629000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 93301.188904                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93301.188904                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 159934515000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           363.886202                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10198797                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               757                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13472.651255                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   363.886202                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.710715                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.710715                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20398351                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20398351                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 159934515000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159934515000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 159934515000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51400262                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51400262                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51400766                       # number of overall hits
system.cpu.dcache.overall_hits::total        51400766                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       757960                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         757960                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       765875                       # number of overall misses
system.cpu.dcache.overall_misses::total        765875                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  33955394000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33955394000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  33955394000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33955394000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52158222                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52158222                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52166641                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52166641                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014532                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014532                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014681                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014681                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44798.398332                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44798.398332                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44335.425494                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44335.425494                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        89908                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2441                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.832446                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       657234                       # number of writebacks
system.cpu.dcache.writebacks::total            657234                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52597                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52597                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52597                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52597                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       705363                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       705363                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       713273                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       713273                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  30964576000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  30964576000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  31741669999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  31741669999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013524                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013524                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013673                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013673                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43898.781195                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43898.781195                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44501.432129                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44501.432129                       # average overall mshr miss latency
system.cpu.dcache.replacements                 712253                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40760814                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40760814                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       419229                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        419229                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  14282061000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14282061000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41180043                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41180043                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010180                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010180                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34067.445239                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34067.445239                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          633                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          633                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       418596                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       418596                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13411982000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13411982000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010165                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010165                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32040.396946                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32040.396946                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10639448                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10639448                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       338731                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       338731                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19673333000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19673333000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030855                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030855                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58079.517375                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58079.517375                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        51964                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        51964                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286767                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286767                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  17552594000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17552594000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026122                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026122                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61208.556075                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61208.556075                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          504                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           504                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7915                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7915                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.940135                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.940135                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7910                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7910                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    777093999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    777093999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939542                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939542                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 98241.972061                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 98241.972061                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       311000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       311000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        77750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        77750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       303000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       303000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        75750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        75750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 159934515000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.792863                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52114115                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            713277                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.062940                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.792863                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989056                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989056                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          401                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          523                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105046711                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105046711                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 159934515000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159934515000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
