#include "exmemwb.h"
#include "decode.h"

///--- Logical operations ----------------------------------------///

// AND - logical AND two registers and update flags
u32 ands()
{
    diss_printf("ands r%u, r%u\n", decoded.rD, decoded.rM);
    
    u32 opA = cpu_get_gpr(decoded.rD);
    u32 opB = cpu_get_gpr(decoded.rM);
    u32 result = opA & opB;

    cpu_set_gpr(decoded.rD, result);

    do_nflag(result);
    do_zflag(result);

    return 1;
}

// BIC - clears the bits in the destination register that are set in
// the source register
u32 bics()
{
    diss_printf("bics r%u, r%u\n", decoded.rD, decoded.rM);

    u32 opA = cpu_get_gpr(decoded.rD);
    u32 opB = cpu_get_gpr(decoded.rM);
    u32 result = opA & ~opB;

    cpu_set_gpr(decoded.rD, result);

    do_nflag(result);
    do_zflag(result);

    return 1;
}


// EOR - exclusive OR two registers and update the flags
u32 eors()
{
    diss_printf("eors r%u, r%u\n", decoded.rD, decoded.rM);

    u32 opA = cpu_get_gpr(decoded.rD);
    u32 opB = cpu_get_gpr(decoded.rM);
    u32 result = opA ^ opB;

    cpu_set_gpr(decoded.rD, result);

    do_nflag(result);
    do_zflag(result);

    return 1;
}

// ORR - logical OR two registers and update the flags
u32 orrs()
{
    diss_printf("orrs r%u, r%u\n", decoded.rD, decoded.rM);

    u32 opA = cpu_get_gpr(decoded.rD);
    u32 opB = cpu_get_gpr(decoded.rM);
    u32 result = opA | opB;

    cpu_set_gpr(decoded.rD, result);

    do_nflag(result);
    do_zflag(result);

    return 1;
}

// MVN - Move while negating
u32 mvns()
{
    diss_printf("mvns r%u, r%u\n", decoded.rD, decoded.rM);
    
    u32 opA = cpu_get_gpr(decoded.rM);
    u32 result = ~opA;
	
	cpu_set_gpr(decoded.rD, result);
		
    do_nflag(result);
    do_zflag(result);
	
	return 1;
}

///--- Shift and rotate operations --------------------------------------------///

u32 asrs_i()
{
    diss_printf("asrs r%u, r%u, #%d\n", decoded.rD, decoded.rM, decoded.imm);
    
    u32 opA = cpu_get_gpr(decoded.rM);
    u32 opB = decoded.imm;
    u32 result;
    
    // 0 really means 32 (A6.4.1)
    if(opB == 0)
    {
        opB = 32;
        // Special handling of negative numbers
        result = ((opA & 0x80000000) != 0) ? ~0 : 0;
    }
    else
    {
        // Special handling of negative numbers
        if((opA & 0x80000000) != 0)
        {
            result = (opA >> opB) | (0xFFFFFFFF << (32 - opB));
        }
        else
        {
            result = opA >> opB;
        }

        cpu_set_flag_c((opA >> (opB - 1)) & 0x1);
    }

    cpu_set_gpr(decoded.rD, result);

    do_nflag(result);
    do_zflag(result);

    return 1;
}

u32 asrs_r()
{
    diss_printf("asrs r%u, r%u\n", decoded.rD, decoded.rM);
    
    u32 opA = cpu_get_gpr(decoded.rD);
    u32 opB = cpu_get_gpr(decoded.rM) & 0xFF;
    u32 result = 0;

    if(opB == 0)
    {
        result = opA;
    }
    else 
    {
        if(opB < 32)
        {
            if((opA & 0x80000000) != 0)
            {
                result = (opA >> opB) | (0xFFFFFFFF << (32 - opB));
            }
            else
            {
                result = opA >> opB;
            }
        }
        else
        {
            result = ((opA & 0x80000000) != 0) ? ~0 : 0;
        }
        
        cpu_set_flag_c((opB >= 32) ? (opA >> 31) : (opA >> (opB - 1)) & 0x1);
    }

    cpu_set_gpr(decoded.rD, result);

    do_nflag(result);
    do_zflag(result);

    return 1;
}

u32 lsls_i()
{
    if(decoded.imm == 0)
        diss_printf("mov r%u, r%u\n", decoded.rD, decoded.rM);
    else
        diss_printf("lsls r%u, r%u, #%d\n", decoded.rD, decoded.rM, decoded.imm);

    u32 opA = cpu_get_gpr(decoded.rM);
    u32 opB = decoded.imm;
    u32 result = opA << opB;

    cpu_set_gpr(decoded.rD, result);

    do_nflag(result);
    do_zflag(result);
    cpu_set_flag_c((opB == 0) ? cpu_get_flag_c() : (opA << (opB - 1)) >> 31);

    return 1;
}

u32 lsrs_i()
{
    diss_printf("lsrs r%u, r%u, #%d\n", decoded.rD, decoded.rM, decoded.imm);

    u32 opA = cpu_get_gpr(decoded.rM);
    u32 opB = decoded.imm;
    // 0 really means 32 (A6.4.1)
    u32 result = opB ? opA >> opB : 0;

    cpu_set_gpr(decoded.rD, result);

    do_nflag(result);
    do_zflag(result);
    cpu_set_flag_c((opB == 0) ? 0 : (opA >> (opB - 1)) & 0x1);

    return 1;
}

u32 lsls_r()
{
    diss_printf("lsls r%u, r%u\n", decoded.rD, decoded.rM);

    u32 opA = cpu_get_gpr(decoded.rD);
    u32 opB = cpu_get_gpr(decoded.rM) & 0xFF;
    u32 result = (opB >= 32) ? 0 : opA << opB;

    cpu_set_gpr(decoded.rD, result);

    do_nflag(result);
    do_zflag(result);
    cpu_set_flag_c((opB == 0) ? cpu_get_flag_c() : (opB > 32 ) ? 0 : (opA << (opB - 1)) >> 31);

    return 1;
}

u32 lsrs_r()
{
    diss_printf("lsrs r%u, r%u\n", decoded.rD, decoded.rM);
    
    u32 opA = cpu_get_gpr(decoded.rD);
    u32 opB = cpu_get_gpr(decoded.rM) & 0xFF;
    u32 result = (opB >= 32) ? 0 : opA >> opB;

    cpu_set_gpr(decoded.rD, result);

    do_nflag(result);
    do_zflag(result);
    cpu_set_flag_c((opB == 0) ? cpu_get_flag_c() : (opB > 32) ? 0 : (opA >> (opB - 1)) & 0x1);

    return 1;
}

u32 rors()
{
    diss_printf("rors r%u, r%u\n", decoded.rD, decoded.rM);

    u32 opA = cpu_get_gpr(decoded.rD);
    u32 opB = cpu_get_gpr(decoded.rM) & 0xFF;
    
    u32 result = opA;
    if(opB != 0)
    {
        opB &= 0x1F; // Everything above 32 is a multiple of 32
        result = (opB == 0) ? opA : opA >> opB | opA << (32 - opB);
        cpu_set_flag_c((result >> 31) & 0x1);
        cpu_set_gpr(decoded.rD, result);
    }

    do_nflag(result);
    do_zflag(result);

    return 1;
}
