```verilog
// synthesis verilog_input_version verilog_2001
module top_module (
    input      cpu_overheated,
    output reg shut_off_computer,
    input      arrived,
    input      gas_tank_empty,
    output reg keep_driving  );

    // Corrected the logic to prevent latches and ensure correct functionality
    
    always @(*) begin
        // Ensure shut_off_computer is set properly without latches
        if (cpu_overheated)
            shut_off_computer = 1;
        else
            shut_off_computer = 0;
    end

    always @(*) begin
        // Ensure keep_driving is set properly without latches
        if (arrived || gas_tank_empty)
            keep_driving = 0;
        else
            keep_driving = 1;
    end

endmodule
```