// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel_wrapper_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        layer19_out_dout,
        layer19_out_num_data_valid,
        layer19_out_fifo_cap,
        layer19_out_empty_n,
        layer19_out_read,
        layer21_out_din,
        layer21_out_num_data_valid,
        layer21_out_fifo_cap,
        layer21_out_full_n,
        layer21_out_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [1023:0] layer19_out_dout;
input  [1:0] layer19_out_num_data_valid;
input  [1:0] layer19_out_fifo_cap;
input   layer19_out_empty_n;
output   layer19_out_read;
output  [1023:0] layer21_out_din;
input  [1:0] layer21_out_num_data_valid;
input  [1:0] layer21_out_fifo_cap;
input   layer21_out_full_n;
output   layer21_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg layer19_out_read;
reg layer21_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    layer19_out_blk_n;
reg    layer21_out_blk_n;
wire    ap_CS_fsm_state2;
wire   [25:0] mul_ln1347_fu_582_p2;
reg   [25:0] mul_ln1347_reg_17005;
wire   [25:0] mul_ln1347_1_fu_621_p2;
reg   [25:0] mul_ln1347_1_reg_17009;
wire   [25:0] mul_ln1347_2_fu_577_p2;
reg   [25:0] mul_ln1347_2_reg_17013;
wire   [25:0] mul_ln1347_3_fu_608_p2;
reg   [25:0] mul_ln1347_3_reg_17017;
wire   [25:0] mul_ln1347_4_fu_571_p2;
reg   [25:0] mul_ln1347_4_reg_17021;
wire   [25:0] mul_ln1347_5_fu_613_p2;
reg   [25:0] mul_ln1347_5_reg_17025;
wire   [25:0] mul_ln1347_6_fu_561_p2;
reg   [25:0] mul_ln1347_6_reg_17029;
wire   [25:0] mul_ln1347_7_fu_618_p2;
reg   [25:0] mul_ln1347_7_reg_17033;
wire   [25:0] mul_ln1347_8_fu_570_p2;
reg   [25:0] mul_ln1347_8_reg_17037;
wire   [25:0] mul_ln1347_9_fu_575_p2;
reg   [25:0] mul_ln1347_9_reg_17041;
wire   [25:0] mul_ln1347_10_fu_623_p2;
reg   [25:0] mul_ln1347_10_reg_17045;
wire   [25:0] mul_ln1347_11_fu_614_p2;
reg   [25:0] mul_ln1347_11_reg_17049;
wire   [25:0] mul_ln1347_12_fu_567_p2;
reg   [25:0] mul_ln1347_12_reg_17053;
wire   [25:0] mul_ln1347_13_fu_612_p2;
reg   [25:0] mul_ln1347_13_reg_17057;
wire   [25:0] mul_ln1347_14_fu_597_p2;
reg   [25:0] mul_ln1347_14_reg_17061;
wire   [25:0] mul_ln1347_15_fu_586_p2;
reg   [25:0] mul_ln1347_15_reg_17065;
wire   [25:0] mul_ln1347_16_fu_563_p2;
reg   [25:0] mul_ln1347_16_reg_17069;
wire   [25:0] mul_ln1347_17_fu_578_p2;
reg   [25:0] mul_ln1347_17_reg_17073;
wire   [25:0] mul_ln1347_18_fu_573_p2;
reg   [25:0] mul_ln1347_18_reg_17077;
wire   [25:0] mul_ln1347_19_fu_589_p2;
reg   [25:0] mul_ln1347_19_reg_17081;
wire   [25:0] mul_ln1347_20_fu_622_p2;
reg   [25:0] mul_ln1347_20_reg_17085;
wire   [25:0] mul_ln1347_21_fu_590_p2;
reg   [25:0] mul_ln1347_21_reg_17089;
wire   [25:0] mul_ln1347_22_fu_609_p2;
reg   [25:0] mul_ln1347_22_reg_17093;
wire   [25:0] mul_ln1347_23_fu_604_p2;
reg   [25:0] mul_ln1347_23_reg_17097;
wire   [25:0] mul_ln1347_24_fu_616_p2;
reg   [25:0] mul_ln1347_24_reg_17101;
wire   [25:0] mul_ln1347_25_fu_617_p2;
reg   [25:0] mul_ln1347_25_reg_17105;
wire   [25:0] mul_ln1347_26_fu_606_p2;
reg   [25:0] mul_ln1347_26_reg_17109;
wire   [25:0] mul_ln1347_27_fu_566_p2;
reg   [25:0] mul_ln1347_27_reg_17113;
wire   [25:0] mul_ln1347_28_fu_603_p2;
reg   [25:0] mul_ln1347_28_reg_17117;
wire   [25:0] mul_ln1347_29_fu_579_p2;
reg   [25:0] mul_ln1347_29_reg_17121;
wire   [25:0] mul_ln1347_30_fu_580_p2;
reg   [25:0] mul_ln1347_30_reg_17125;
wire   [25:0] mul_ln1347_31_fu_594_p2;
reg   [25:0] mul_ln1347_31_reg_17129;
wire   [25:0] mul_ln1347_32_fu_605_p2;
reg   [25:0] mul_ln1347_32_reg_17133;
wire   [25:0] mul_ln1347_33_fu_569_p2;
reg   [25:0] mul_ln1347_33_reg_17137;
wire   [25:0] mul_ln1347_34_fu_610_p2;
reg   [25:0] mul_ln1347_34_reg_17141;
wire   [25:0] mul_ln1347_35_fu_624_p2;
reg   [25:0] mul_ln1347_35_reg_17145;
wire   [25:0] mul_ln1347_36_fu_574_p2;
reg   [25:0] mul_ln1347_36_reg_17149;
wire   [25:0] mul_ln1347_37_fu_568_p2;
reg   [25:0] mul_ln1347_37_reg_17153;
wire   [25:0] mul_ln1347_38_fu_572_p2;
reg   [25:0] mul_ln1347_38_reg_17157;
wire   [25:0] mul_ln1347_39_fu_600_p2;
reg   [25:0] mul_ln1347_39_reg_17161;
wire   [25:0] mul_ln1347_40_fu_602_p2;
reg   [25:0] mul_ln1347_40_reg_17165;
wire   [25:0] mul_ln1347_41_fu_593_p2;
reg   [25:0] mul_ln1347_41_reg_17169;
wire   [25:0] mul_ln1347_42_fu_601_p2;
reg   [25:0] mul_ln1347_42_reg_17173;
wire   [25:0] mul_ln1347_43_fu_596_p2;
reg   [25:0] mul_ln1347_43_reg_17177;
wire   [25:0] mul_ln1347_44_fu_619_p2;
reg   [25:0] mul_ln1347_44_reg_17181;
wire   [25:0] mul_ln1347_45_fu_592_p2;
reg   [25:0] mul_ln1347_45_reg_17185;
wire   [25:0] mul_ln1347_46_fu_595_p2;
reg   [25:0] mul_ln1347_46_reg_17189;
wire   [25:0] mul_ln1347_47_fu_562_p2;
reg   [25:0] mul_ln1347_47_reg_17193;
wire   [25:0] mul_ln1347_48_fu_576_p2;
reg   [25:0] mul_ln1347_48_reg_17197;
wire   [25:0] mul_ln1347_49_fu_587_p2;
reg   [25:0] mul_ln1347_49_reg_17201;
wire   [25:0] mul_ln1347_50_fu_584_p2;
reg   [25:0] mul_ln1347_50_reg_17205;
wire   [25:0] mul_ln1347_51_fu_585_p2;
reg   [25:0] mul_ln1347_51_reg_17209;
wire   [25:0] mul_ln1347_52_fu_565_p2;
reg   [25:0] mul_ln1347_52_reg_17213;
wire   [25:0] mul_ln1347_53_fu_581_p2;
reg   [25:0] mul_ln1347_53_reg_17217;
wire   [25:0] mul_ln1347_54_fu_599_p2;
reg   [25:0] mul_ln1347_54_reg_17221;
wire   [25:0] mul_ln1347_55_fu_588_p2;
reg   [25:0] mul_ln1347_55_reg_17225;
wire   [25:0] mul_ln1347_56_fu_591_p2;
reg   [25:0] mul_ln1347_56_reg_17229;
wire   [25:0] mul_ln1347_57_fu_620_p2;
reg   [25:0] mul_ln1347_57_reg_17233;
wire   [25:0] mul_ln1347_58_fu_607_p2;
reg   [25:0] mul_ln1347_58_reg_17237;
wire   [25:0] mul_ln1347_59_fu_615_p2;
reg   [25:0] mul_ln1347_59_reg_17241;
wire   [25:0] mul_ln1347_60_fu_598_p2;
reg   [25:0] mul_ln1347_60_reg_17245;
wire   [25:0] mul_ln1347_61_fu_611_p2;
reg   [25:0] mul_ln1347_61_reg_17249;
wire   [25:0] mul_ln1347_62_fu_564_p2;
reg   [25:0] mul_ln1347_62_reg_17253;
reg   [15:0] trunc_ln818_36_reg_19391;
reg    ap_block_state1;
wire   [13:0] mul_ln1347_6_fu_561_p1;
wire   [13:0] mul_ln1347_47_fu_562_p1;
wire   [12:0] mul_ln1347_16_fu_563_p1;
wire   [13:0] mul_ln1347_62_fu_564_p1;
wire   [13:0] mul_ln1347_52_fu_565_p1;
wire   [13:0] mul_ln1347_27_fu_566_p1;
wire   [12:0] mul_ln1347_12_fu_567_p1;
wire   [12:0] mul_ln1347_37_fu_568_p1;
wire   [13:0] mul_ln1347_33_fu_569_p1;
wire   [12:0] mul_ln1347_8_fu_570_p1;
wire   [13:0] mul_ln1347_4_fu_571_p1;
wire   [13:0] mul_ln1347_38_fu_572_p1;
wire   [12:0] mul_ln1347_18_fu_573_p1;
wire   [12:0] mul_ln1347_36_fu_574_p1;
wire   [13:0] mul_ln1347_9_fu_575_p1;
wire   [12:0] mul_ln1347_48_fu_576_p1;
wire   [13:0] mul_ln1347_2_fu_577_p1;
wire   [13:0] mul_ln1347_17_fu_578_p1;
wire   [13:0] mul_ln1347_29_fu_579_p1;
wire   [13:0] mul_ln1347_30_fu_580_p1;
wire   [13:0] mul_ln1347_53_fu_581_p1;
wire   [13:0] mul_ln1347_fu_582_p1;
wire   [13:0] mul_ln1347_50_fu_584_p1;
wire   [13:0] mul_ln1347_51_fu_585_p1;
wire   [13:0] mul_ln1347_15_fu_586_p1;
wire   [12:0] mul_ln1347_49_fu_587_p1;
wire   [13:0] mul_ln1347_55_fu_588_p1;
wire   [12:0] mul_ln1347_19_fu_589_p1;
wire   [13:0] mul_ln1347_21_fu_590_p1;
wire   [12:0] mul_ln1347_56_fu_591_p1;
wire   [13:0] mul_ln1347_45_fu_592_p1;
wire   [12:0] mul_ln1347_41_fu_593_p1;
wire   [12:0] mul_ln1347_31_fu_594_p1;
wire   [13:0] mul_ln1347_46_fu_595_p1;
wire   [12:0] mul_ln1347_43_fu_596_p1;
wire   [12:0] mul_ln1347_14_fu_597_p1;
wire   [12:0] mul_ln1347_60_fu_598_p1;
wire   [12:0] mul_ln1347_54_fu_599_p1;
wire   [12:0] mul_ln1347_39_fu_600_p1;
wire   [13:0] mul_ln1347_42_fu_601_p1;
wire   [13:0] mul_ln1347_40_fu_602_p1;
wire   [13:0] mul_ln1347_28_fu_603_p1;
wire   [13:0] mul_ln1347_23_fu_604_p1;
wire   [13:0] mul_ln1347_32_fu_605_p1;
wire   [13:0] mul_ln1347_26_fu_606_p1;
wire   [13:0] mul_ln1347_58_fu_607_p1;
wire   [13:0] mul_ln1347_3_fu_608_p1;
wire   [12:0] mul_ln1347_22_fu_609_p1;
wire   [13:0] mul_ln1347_34_fu_610_p1;
wire   [13:0] mul_ln1347_61_fu_611_p1;
wire   [13:0] mul_ln1347_13_fu_612_p1;
wire   [12:0] mul_ln1347_5_fu_613_p1;
wire   [12:0] mul_ln1347_11_fu_614_p1;
wire   [12:0] mul_ln1347_59_fu_615_p1;
wire   [13:0] mul_ln1347_24_fu_616_p1;
wire   [13:0] mul_ln1347_25_fu_617_p1;
wire   [13:0] mul_ln1347_7_fu_618_p1;
wire   [13:0] mul_ln1347_44_fu_619_p1;
wire   [13:0] mul_ln1347_57_fu_620_p1;
wire   [12:0] mul_ln1347_1_fu_621_p1;
wire   [13:0] mul_ln1347_20_fu_622_p1;
wire   [13:0] mul_ln1347_10_fu_623_p1;
wire   [12:0] mul_ln1347_35_fu_624_p1;
wire  signed [15:0] a_V_fu_17258_p1;
wire  signed [15:0] a_V_1_fu_17282_p4;
wire  signed [15:0] a_V_2_fu_17292_p4;
wire  signed [15:0] a_V_3_fu_17302_p4;
wire  signed [15:0] a_V_4_fu_17312_p4;
wire  signed [15:0] a_V_5_fu_17322_p4;
wire  signed [15:0] a_V_6_fu_17332_p4;
wire  signed [15:0] a_V_7_fu_17342_p4;
wire  signed [15:0] a_V_8_fu_17352_p4;
wire  signed [15:0] a_V_9_fu_17362_p4;
wire  signed [15:0] a_V_10_fu_17372_p4;
wire  signed [15:0] a_V_11_fu_17382_p4;
wire  signed [15:0] a_V_12_fu_17392_p4;
wire  signed [15:0] a_V_13_fu_17402_p4;
wire  signed [15:0] a_V_14_fu_17412_p4;
wire  signed [15:0] a_V_15_fu_17422_p4;
wire  signed [15:0] a_V_16_fu_17432_p4;
wire  signed [15:0] a_V_17_fu_17442_p4;
wire  signed [15:0] a_V_18_fu_17452_p4;
wire  signed [15:0] a_V_19_fu_17462_p4;
wire  signed [15:0] a_V_20_fu_17472_p4;
wire  signed [15:0] a_V_21_fu_17482_p4;
wire  signed [15:0] a_V_22_fu_17492_p4;
wire  signed [15:0] a_V_23_fu_17502_p4;
wire  signed [15:0] a_V_24_fu_17512_p4;
wire  signed [15:0] a_V_25_fu_17522_p4;
wire  signed [15:0] a_V_26_fu_17532_p4;
wire  signed [15:0] a_V_27_fu_17542_p4;
wire  signed [15:0] a_V_28_fu_17552_p4;
wire  signed [15:0] a_V_29_fu_17562_p4;
wire  signed [15:0] a_V_30_fu_17572_p4;
wire  signed [15:0] a_V_31_fu_17582_p4;
wire  signed [15:0] a_V_32_fu_17592_p4;
wire  signed [15:0] a_V_33_fu_17602_p4;
wire  signed [15:0] a_V_34_fu_17612_p4;
wire  signed [15:0] a_V_35_fu_17622_p4;
wire  signed [15:0] a_V_36_fu_17632_p4;
wire   [15:0] a_V_37_fu_17642_p4;
wire   [13:0] tmp_fu_18081_p4;
wire   [25:0] shl_ln_fu_18091_p3;
wire  signed [25:0] sext_ln1270_fu_18077_p1;
wire   [25:0] r_V_47_fu_18099_p2;
wire   [25:0] ret_V_50_fu_18105_p2;
wire  signed [15:0] a_V_38_fu_17652_p4;
wire  signed [15:0] a_V_39_fu_17662_p4;
wire  signed [15:0] a_V_40_fu_17672_p4;
wire  signed [15:0] a_V_41_fu_17682_p4;
wire  signed [15:0] a_V_42_fu_17692_p4;
wire  signed [15:0] a_V_43_fu_17702_p4;
wire  signed [15:0] a_V_44_fu_17712_p4;
wire  signed [15:0] a_V_45_fu_17722_p4;
wire  signed [15:0] a_V_46_fu_17732_p4;
wire  signed [15:0] a_V_47_fu_17742_p4;
wire  signed [15:0] a_V_48_fu_17752_p4;
wire  signed [15:0] a_V_49_fu_17762_p4;
wire  signed [15:0] a_V_50_fu_17772_p4;
wire  signed [15:0] a_V_51_fu_17782_p4;
wire  signed [15:0] a_V_52_fu_17792_p4;
wire  signed [15:0] a_V_53_fu_17802_p4;
wire  signed [15:0] a_V_54_fu_17812_p4;
wire  signed [15:0] a_V_55_fu_17822_p4;
wire  signed [15:0] a_V_56_fu_17832_p4;
wire  signed [15:0] a_V_57_fu_17842_p4;
wire  signed [15:0] a_V_58_fu_17852_p4;
wire  signed [15:0] a_V_59_fu_17862_p4;
wire  signed [15:0] a_V_60_fu_17872_p4;
wire  signed [15:0] a_V_61_fu_17882_p4;
wire  signed [15:0] a_V_62_fu_17262_p4;
wire  signed [15:0] a_V_63_fu_17272_p4;
wire   [25:0] ret_V_fu_18251_p2;
wire   [25:0] ret_V_14_fu_18267_p2;
wire   [25:0] ret_V_15_fu_18283_p2;
wire   [25:0] ret_V_16_fu_18299_p2;
wire   [25:0] ret_V_17_fu_18315_p2;
wire   [25:0] ret_V_18_fu_18331_p2;
wire   [25:0] ret_V_19_fu_18347_p2;
wire   [25:0] ret_V_20_fu_18363_p2;
wire   [25:0] ret_V_21_fu_18379_p2;
wire   [25:0] ret_V_22_fu_18395_p2;
wire   [25:0] ret_V_23_fu_18411_p2;
wire   [25:0] ret_V_24_fu_18427_p2;
wire   [25:0] ret_V_25_fu_18443_p2;
wire   [25:0] ret_V_26_fu_18459_p2;
wire   [25:0] ret_V_27_fu_18475_p2;
wire   [25:0] ret_V_28_fu_18491_p2;
wire   [25:0] ret_V_29_fu_18507_p2;
wire   [25:0] ret_V_30_fu_18523_p2;
wire   [25:0] ret_V_31_fu_18539_p2;
wire   [25:0] ret_V_32_fu_18555_p2;
wire   [25:0] ret_V_33_fu_18571_p2;
wire   [25:0] ret_V_34_fu_18587_p2;
wire   [25:0] ret_V_35_fu_18603_p2;
wire   [25:0] ret_V_36_fu_18619_p2;
wire   [25:0] ret_V_37_fu_18635_p2;
wire   [25:0] ret_V_38_fu_18651_p2;
wire   [25:0] ret_V_39_fu_18667_p2;
wire   [25:0] ret_V_40_fu_18683_p2;
wire   [25:0] ret_V_41_fu_18699_p2;
wire   [25:0] ret_V_42_fu_18715_p2;
wire   [25:0] ret_V_43_fu_18731_p2;
wire   [25:0] ret_V_44_fu_18747_p2;
wire   [25:0] ret_V_45_fu_18763_p2;
wire   [25:0] ret_V_46_fu_18779_p2;
wire   [25:0] ret_V_47_fu_18795_p2;
wire   [25:0] ret_V_48_fu_18811_p2;
wire   [25:0] ret_V_49_fu_18827_p2;
wire   [25:0] ret_V_51_fu_18843_p2;
wire   [25:0] ret_V_52_fu_18859_p2;
wire   [25:0] ret_V_53_fu_18875_p2;
wire   [25:0] ret_V_54_fu_18891_p2;
wire   [25:0] ret_V_55_fu_18907_p2;
wire   [25:0] ret_V_56_fu_18923_p2;
wire   [25:0] ret_V_57_fu_18939_p2;
wire   [25:0] ret_V_58_fu_18955_p2;
wire   [25:0] ret_V_59_fu_18971_p2;
wire   [25:0] ret_V_60_fu_18987_p2;
wire   [25:0] ret_V_61_fu_19003_p2;
wire   [25:0] ret_V_62_fu_19019_p2;
wire   [25:0] ret_V_63_fu_19035_p2;
wire   [25:0] ret_V_64_fu_19051_p2;
wire   [25:0] ret_V_65_fu_19067_p2;
wire   [25:0] ret_V_66_fu_19083_p2;
wire   [25:0] ret_V_67_fu_19099_p2;
wire   [25:0] ret_V_68_fu_19115_p2;
wire   [25:0] ret_V_69_fu_19131_p2;
wire   [25:0] ret_V_70_fu_19147_p2;
wire   [25:0] ret_V_71_fu_19163_p2;
wire   [25:0] ret_V_72_fu_19179_p2;
wire   [25:0] ret_V_73_fu_19195_p2;
wire   [25:0] ret_V_74_fu_19211_p2;
wire   [25:0] ret_V_75_fu_19227_p2;
wire   [25:0] ret_V_76_fu_19243_p2;
wire   [15:0] trunc_ln818_62_fu_19249_p4;
wire   [15:0] trunc_ln818_61_fu_19233_p4;
wire   [15:0] trunc_ln818_60_fu_19217_p4;
wire   [15:0] trunc_ln818_59_fu_19201_p4;
wire   [15:0] trunc_ln818_58_fu_19185_p4;
wire   [15:0] trunc_ln818_57_fu_19169_p4;
wire   [15:0] trunc_ln818_56_fu_19153_p4;
wire   [15:0] trunc_ln818_55_fu_19137_p4;
wire   [15:0] trunc_ln818_54_fu_19121_p4;
wire   [15:0] trunc_ln818_53_fu_19105_p4;
wire   [15:0] trunc_ln818_52_fu_19089_p4;
wire   [15:0] trunc_ln818_51_fu_19073_p4;
wire   [15:0] trunc_ln818_50_fu_19057_p4;
wire   [15:0] trunc_ln818_49_fu_19041_p4;
wire   [15:0] trunc_ln818_48_fu_19025_p4;
wire   [15:0] trunc_ln818_47_fu_19009_p4;
wire   [15:0] trunc_ln818_46_fu_18993_p4;
wire   [15:0] trunc_ln818_45_fu_18977_p4;
wire   [15:0] trunc_ln818_44_fu_18961_p4;
wire   [15:0] trunc_ln818_43_fu_18945_p4;
wire   [15:0] trunc_ln818_42_fu_18929_p4;
wire   [15:0] trunc_ln818_41_fu_18913_p4;
wire   [15:0] trunc_ln818_40_fu_18897_p4;
wire   [15:0] trunc_ln818_39_fu_18881_p4;
wire   [15:0] trunc_ln818_38_fu_18865_p4;
wire   [15:0] trunc_ln818_37_fu_18849_p4;
wire   [15:0] trunc_ln818_35_fu_18833_p4;
wire   [15:0] trunc_ln818_34_fu_18817_p4;
wire   [15:0] trunc_ln818_33_fu_18801_p4;
wire   [15:0] trunc_ln818_32_fu_18785_p4;
wire   [15:0] trunc_ln818_31_fu_18769_p4;
wire   [15:0] trunc_ln818_30_fu_18753_p4;
wire   [15:0] trunc_ln818_29_fu_18737_p4;
wire   [15:0] trunc_ln818_28_fu_18721_p4;
wire   [15:0] trunc_ln818_27_fu_18705_p4;
wire   [15:0] trunc_ln818_26_fu_18689_p4;
wire   [15:0] trunc_ln818_25_fu_18673_p4;
wire   [15:0] trunc_ln818_24_fu_18657_p4;
wire   [15:0] trunc_ln818_23_fu_18641_p4;
wire   [15:0] trunc_ln818_22_fu_18625_p4;
wire   [15:0] trunc_ln818_21_fu_18609_p4;
wire   [15:0] trunc_ln818_20_fu_18593_p4;
wire   [15:0] trunc_ln818_19_fu_18577_p4;
wire   [15:0] trunc_ln818_18_fu_18561_p4;
wire   [15:0] trunc_ln818_17_fu_18545_p4;
wire   [15:0] trunc_ln818_16_fu_18529_p4;
wire   [15:0] trunc_ln818_15_fu_18513_p4;
wire   [15:0] trunc_ln818_14_fu_18497_p4;
wire   [15:0] trunc_ln818_13_fu_18481_p4;
wire   [15:0] trunc_ln818_12_fu_18465_p4;
wire   [15:0] trunc_ln818_11_fu_18449_p4;
wire   [15:0] trunc_ln818_10_fu_18433_p4;
wire   [15:0] trunc_ln818_1_fu_18417_p4;
wire   [15:0] trunc_ln818_s_fu_18401_p4;
wire   [15:0] trunc_ln818_9_fu_18385_p4;
wire   [15:0] trunc_ln818_8_fu_18369_p4;
wire   [15:0] trunc_ln818_7_fu_18353_p4;
wire   [15:0] trunc_ln818_6_fu_18337_p4;
wire   [15:0] trunc_ln818_5_fu_18321_p4;
wire   [15:0] trunc_ln818_4_fu_18305_p4;
wire   [15:0] trunc_ln818_3_fu_18289_p4;
wire   [15:0] trunc_ln818_2_fu_18273_p4;
wire   [15:0] trunc_ln_fu_18257_p4;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
end

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1130(
    .din0(a_V_6_fu_17332_p4),
    .din1(mul_ln1347_6_fu_561_p1),
    .dout(mul_ln1347_6_fu_561_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1131(
    .din0(a_V_48_fu_17752_p4),
    .din1(mul_ln1347_47_fu_562_p1),
    .dout(mul_ln1347_47_fu_562_p2)
);

kernel_wrapper_mul_16s_13ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13ns_26_1_1_U1132(
    .din0(a_V_16_fu_17432_p4),
    .din1(mul_ln1347_16_fu_563_p1),
    .dout(mul_ln1347_16_fu_563_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1133(
    .din0(a_V_63_fu_17272_p4),
    .din1(mul_ln1347_62_fu_564_p1),
    .dout(mul_ln1347_62_fu_564_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1134(
    .din0(a_V_53_fu_17802_p4),
    .din1(mul_ln1347_52_fu_565_p1),
    .dout(mul_ln1347_52_fu_565_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1135(
    .din0(a_V_27_fu_17542_p4),
    .din1(mul_ln1347_27_fu_566_p1),
    .dout(mul_ln1347_27_fu_566_p2)
);

kernel_wrapper_mul_16s_13ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13ns_26_1_1_U1136(
    .din0(a_V_12_fu_17392_p4),
    .din1(mul_ln1347_12_fu_567_p1),
    .dout(mul_ln1347_12_fu_567_p2)
);

kernel_wrapper_mul_16s_13ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13ns_26_1_1_U1137(
    .din0(a_V_38_fu_17652_p4),
    .din1(mul_ln1347_37_fu_568_p1),
    .dout(mul_ln1347_37_fu_568_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1138(
    .din0(a_V_33_fu_17602_p4),
    .din1(mul_ln1347_33_fu_569_p1),
    .dout(mul_ln1347_33_fu_569_p2)
);

kernel_wrapper_mul_16s_13ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13ns_26_1_1_U1139(
    .din0(a_V_8_fu_17352_p4),
    .din1(mul_ln1347_8_fu_570_p1),
    .dout(mul_ln1347_8_fu_570_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1140(
    .din0(a_V_4_fu_17312_p4),
    .din1(mul_ln1347_4_fu_571_p1),
    .dout(mul_ln1347_4_fu_571_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1141(
    .din0(a_V_39_fu_17662_p4),
    .din1(mul_ln1347_38_fu_572_p1),
    .dout(mul_ln1347_38_fu_572_p2)
);

kernel_wrapper_mul_16s_13ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13ns_26_1_1_U1142(
    .din0(a_V_18_fu_17452_p4),
    .din1(mul_ln1347_18_fu_573_p1),
    .dout(mul_ln1347_18_fu_573_p2)
);

kernel_wrapper_mul_16s_13ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13ns_26_1_1_U1143(
    .din0(a_V_36_fu_17632_p4),
    .din1(mul_ln1347_36_fu_574_p1),
    .dout(mul_ln1347_36_fu_574_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1144(
    .din0(a_V_9_fu_17362_p4),
    .din1(mul_ln1347_9_fu_575_p1),
    .dout(mul_ln1347_9_fu_575_p2)
);

kernel_wrapper_mul_16s_13ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13ns_26_1_1_U1145(
    .din0(a_V_49_fu_17762_p4),
    .din1(mul_ln1347_48_fu_576_p1),
    .dout(mul_ln1347_48_fu_576_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1146(
    .din0(a_V_2_fu_17292_p4),
    .din1(mul_ln1347_2_fu_577_p1),
    .dout(mul_ln1347_2_fu_577_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1147(
    .din0(a_V_17_fu_17442_p4),
    .din1(mul_ln1347_17_fu_578_p1),
    .dout(mul_ln1347_17_fu_578_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1148(
    .din0(a_V_29_fu_17562_p4),
    .din1(mul_ln1347_29_fu_579_p1),
    .dout(mul_ln1347_29_fu_579_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1149(
    .din0(a_V_30_fu_17572_p4),
    .din1(mul_ln1347_30_fu_580_p1),
    .dout(mul_ln1347_30_fu_580_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1150(
    .din0(a_V_54_fu_17812_p4),
    .din1(mul_ln1347_53_fu_581_p1),
    .dout(mul_ln1347_53_fu_581_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1151(
    .din0(a_V_fu_17258_p1),
    .din1(mul_ln1347_fu_582_p1),
    .dout(mul_ln1347_fu_582_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1152(
    .din0(a_V_51_fu_17782_p4),
    .din1(mul_ln1347_50_fu_584_p1),
    .dout(mul_ln1347_50_fu_584_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1153(
    .din0(a_V_52_fu_17792_p4),
    .din1(mul_ln1347_51_fu_585_p1),
    .dout(mul_ln1347_51_fu_585_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1154(
    .din0(a_V_15_fu_17422_p4),
    .din1(mul_ln1347_15_fu_586_p1),
    .dout(mul_ln1347_15_fu_586_p2)
);

kernel_wrapper_mul_16s_13ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13ns_26_1_1_U1155(
    .din0(a_V_50_fu_17772_p4),
    .din1(mul_ln1347_49_fu_587_p1),
    .dout(mul_ln1347_49_fu_587_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1156(
    .din0(a_V_56_fu_17832_p4),
    .din1(mul_ln1347_55_fu_588_p1),
    .dout(mul_ln1347_55_fu_588_p2)
);

kernel_wrapper_mul_16s_13ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13ns_26_1_1_U1157(
    .din0(a_V_19_fu_17462_p4),
    .din1(mul_ln1347_19_fu_589_p1),
    .dout(mul_ln1347_19_fu_589_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1158(
    .din0(a_V_21_fu_17482_p4),
    .din1(mul_ln1347_21_fu_590_p1),
    .dout(mul_ln1347_21_fu_590_p2)
);

kernel_wrapper_mul_16s_13ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13ns_26_1_1_U1159(
    .din0(a_V_57_fu_17842_p4),
    .din1(mul_ln1347_56_fu_591_p1),
    .dout(mul_ln1347_56_fu_591_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1160(
    .din0(a_V_46_fu_17732_p4),
    .din1(mul_ln1347_45_fu_592_p1),
    .dout(mul_ln1347_45_fu_592_p2)
);

kernel_wrapper_mul_16s_13ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13ns_26_1_1_U1161(
    .din0(a_V_42_fu_17692_p4),
    .din1(mul_ln1347_41_fu_593_p1),
    .dout(mul_ln1347_41_fu_593_p2)
);

kernel_wrapper_mul_16s_13ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13ns_26_1_1_U1162(
    .din0(a_V_31_fu_17582_p4),
    .din1(mul_ln1347_31_fu_594_p1),
    .dout(mul_ln1347_31_fu_594_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1163(
    .din0(a_V_47_fu_17742_p4),
    .din1(mul_ln1347_46_fu_595_p1),
    .dout(mul_ln1347_46_fu_595_p2)
);

kernel_wrapper_mul_16s_13ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13ns_26_1_1_U1164(
    .din0(a_V_44_fu_17712_p4),
    .din1(mul_ln1347_43_fu_596_p1),
    .dout(mul_ln1347_43_fu_596_p2)
);

kernel_wrapper_mul_16s_13ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13ns_26_1_1_U1165(
    .din0(a_V_14_fu_17412_p4),
    .din1(mul_ln1347_14_fu_597_p1),
    .dout(mul_ln1347_14_fu_597_p2)
);

kernel_wrapper_mul_16s_13ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13ns_26_1_1_U1166(
    .din0(a_V_61_fu_17882_p4),
    .din1(mul_ln1347_60_fu_598_p1),
    .dout(mul_ln1347_60_fu_598_p2)
);

kernel_wrapper_mul_16s_13ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13ns_26_1_1_U1167(
    .din0(a_V_55_fu_17822_p4),
    .din1(mul_ln1347_54_fu_599_p1),
    .dout(mul_ln1347_54_fu_599_p2)
);

kernel_wrapper_mul_16s_13ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13ns_26_1_1_U1168(
    .din0(a_V_40_fu_17672_p4),
    .din1(mul_ln1347_39_fu_600_p1),
    .dout(mul_ln1347_39_fu_600_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1169(
    .din0(a_V_43_fu_17702_p4),
    .din1(mul_ln1347_42_fu_601_p1),
    .dout(mul_ln1347_42_fu_601_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1170(
    .din0(a_V_41_fu_17682_p4),
    .din1(mul_ln1347_40_fu_602_p1),
    .dout(mul_ln1347_40_fu_602_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1171(
    .din0(a_V_28_fu_17552_p4),
    .din1(mul_ln1347_28_fu_603_p1),
    .dout(mul_ln1347_28_fu_603_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1172(
    .din0(a_V_23_fu_17502_p4),
    .din1(mul_ln1347_23_fu_604_p1),
    .dout(mul_ln1347_23_fu_604_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1173(
    .din0(a_V_32_fu_17592_p4),
    .din1(mul_ln1347_32_fu_605_p1),
    .dout(mul_ln1347_32_fu_605_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1174(
    .din0(a_V_26_fu_17532_p4),
    .din1(mul_ln1347_26_fu_606_p1),
    .dout(mul_ln1347_26_fu_606_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1175(
    .din0(a_V_59_fu_17862_p4),
    .din1(mul_ln1347_58_fu_607_p1),
    .dout(mul_ln1347_58_fu_607_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1176(
    .din0(a_V_3_fu_17302_p4),
    .din1(mul_ln1347_3_fu_608_p1),
    .dout(mul_ln1347_3_fu_608_p2)
);

kernel_wrapper_mul_16s_13ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13ns_26_1_1_U1177(
    .din0(a_V_22_fu_17492_p4),
    .din1(mul_ln1347_22_fu_609_p1),
    .dout(mul_ln1347_22_fu_609_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1178(
    .din0(a_V_34_fu_17612_p4),
    .din1(mul_ln1347_34_fu_610_p1),
    .dout(mul_ln1347_34_fu_610_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1179(
    .din0(a_V_62_fu_17262_p4),
    .din1(mul_ln1347_61_fu_611_p1),
    .dout(mul_ln1347_61_fu_611_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1180(
    .din0(a_V_13_fu_17402_p4),
    .din1(mul_ln1347_13_fu_612_p1),
    .dout(mul_ln1347_13_fu_612_p2)
);

kernel_wrapper_mul_16s_13ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13ns_26_1_1_U1181(
    .din0(a_V_5_fu_17322_p4),
    .din1(mul_ln1347_5_fu_613_p1),
    .dout(mul_ln1347_5_fu_613_p2)
);

kernel_wrapper_mul_16s_13ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13ns_26_1_1_U1182(
    .din0(a_V_11_fu_17382_p4),
    .din1(mul_ln1347_11_fu_614_p1),
    .dout(mul_ln1347_11_fu_614_p2)
);

kernel_wrapper_mul_16s_13ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13ns_26_1_1_U1183(
    .din0(a_V_60_fu_17872_p4),
    .din1(mul_ln1347_59_fu_615_p1),
    .dout(mul_ln1347_59_fu_615_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1184(
    .din0(a_V_24_fu_17512_p4),
    .din1(mul_ln1347_24_fu_616_p1),
    .dout(mul_ln1347_24_fu_616_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1185(
    .din0(a_V_25_fu_17522_p4),
    .din1(mul_ln1347_25_fu_617_p1),
    .dout(mul_ln1347_25_fu_617_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1186(
    .din0(a_V_7_fu_17342_p4),
    .din1(mul_ln1347_7_fu_618_p1),
    .dout(mul_ln1347_7_fu_618_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1187(
    .din0(a_V_45_fu_17722_p4),
    .din1(mul_ln1347_44_fu_619_p1),
    .dout(mul_ln1347_44_fu_619_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1188(
    .din0(a_V_58_fu_17852_p4),
    .din1(mul_ln1347_57_fu_620_p1),
    .dout(mul_ln1347_57_fu_620_p2)
);

kernel_wrapper_mul_16s_13ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13ns_26_1_1_U1189(
    .din0(a_V_1_fu_17282_p4),
    .din1(mul_ln1347_1_fu_621_p1),
    .dout(mul_ln1347_1_fu_621_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1190(
    .din0(a_V_20_fu_17472_p4),
    .din1(mul_ln1347_20_fu_622_p1),
    .dout(mul_ln1347_20_fu_622_p2)
);

kernel_wrapper_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1191(
    .din0(a_V_10_fu_17372_p4),
    .din1(mul_ln1347_10_fu_623_p1),
    .dout(mul_ln1347_10_fu_623_p2)
);

kernel_wrapper_mul_16s_13ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13ns_26_1_1_U1192(
    .din0(a_V_35_fu_17622_p4),
    .din1(mul_ln1347_35_fu_624_p1),
    .dout(mul_ln1347_35_fu_624_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((layer21_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        mul_ln1347_10_reg_17045 <= mul_ln1347_10_fu_623_p2;
        mul_ln1347_11_reg_17049 <= mul_ln1347_11_fu_614_p2;
        mul_ln1347_12_reg_17053 <= mul_ln1347_12_fu_567_p2;
        mul_ln1347_13_reg_17057 <= mul_ln1347_13_fu_612_p2;
        mul_ln1347_14_reg_17061 <= mul_ln1347_14_fu_597_p2;
        mul_ln1347_15_reg_17065 <= mul_ln1347_15_fu_586_p2;
        mul_ln1347_16_reg_17069 <= mul_ln1347_16_fu_563_p2;
        mul_ln1347_17_reg_17073 <= mul_ln1347_17_fu_578_p2;
        mul_ln1347_18_reg_17077 <= mul_ln1347_18_fu_573_p2;
        mul_ln1347_19_reg_17081 <= mul_ln1347_19_fu_589_p2;
        mul_ln1347_1_reg_17009 <= mul_ln1347_1_fu_621_p2;
        mul_ln1347_20_reg_17085 <= mul_ln1347_20_fu_622_p2;
        mul_ln1347_21_reg_17089 <= mul_ln1347_21_fu_590_p2;
        mul_ln1347_22_reg_17093 <= mul_ln1347_22_fu_609_p2;
        mul_ln1347_23_reg_17097 <= mul_ln1347_23_fu_604_p2;
        mul_ln1347_24_reg_17101 <= mul_ln1347_24_fu_616_p2;
        mul_ln1347_25_reg_17105 <= mul_ln1347_25_fu_617_p2;
        mul_ln1347_26_reg_17109 <= mul_ln1347_26_fu_606_p2;
        mul_ln1347_27_reg_17113 <= mul_ln1347_27_fu_566_p2;
        mul_ln1347_28_reg_17117 <= mul_ln1347_28_fu_603_p2;
        mul_ln1347_29_reg_17121 <= mul_ln1347_29_fu_579_p2;
        mul_ln1347_2_reg_17013 <= mul_ln1347_2_fu_577_p2;
        mul_ln1347_30_reg_17125 <= mul_ln1347_30_fu_580_p2;
        mul_ln1347_31_reg_17129 <= mul_ln1347_31_fu_594_p2;
        mul_ln1347_32_reg_17133 <= mul_ln1347_32_fu_605_p2;
        mul_ln1347_33_reg_17137 <= mul_ln1347_33_fu_569_p2;
        mul_ln1347_34_reg_17141 <= mul_ln1347_34_fu_610_p2;
        mul_ln1347_35_reg_17145 <= mul_ln1347_35_fu_624_p2;
        mul_ln1347_36_reg_17149 <= mul_ln1347_36_fu_574_p2;
        mul_ln1347_37_reg_17153 <= mul_ln1347_37_fu_568_p2;
        mul_ln1347_38_reg_17157 <= mul_ln1347_38_fu_572_p2;
        mul_ln1347_39_reg_17161 <= mul_ln1347_39_fu_600_p2;
        mul_ln1347_3_reg_17017 <= mul_ln1347_3_fu_608_p2;
        mul_ln1347_40_reg_17165 <= mul_ln1347_40_fu_602_p2;
        mul_ln1347_41_reg_17169 <= mul_ln1347_41_fu_593_p2;
        mul_ln1347_42_reg_17173 <= mul_ln1347_42_fu_601_p2;
        mul_ln1347_43_reg_17177 <= mul_ln1347_43_fu_596_p2;
        mul_ln1347_44_reg_17181 <= mul_ln1347_44_fu_619_p2;
        mul_ln1347_45_reg_17185 <= mul_ln1347_45_fu_592_p2;
        mul_ln1347_46_reg_17189 <= mul_ln1347_46_fu_595_p2;
        mul_ln1347_47_reg_17193 <= mul_ln1347_47_fu_562_p2;
        mul_ln1347_48_reg_17197 <= mul_ln1347_48_fu_576_p2;
        mul_ln1347_49_reg_17201 <= mul_ln1347_49_fu_587_p2;
        mul_ln1347_4_reg_17021 <= mul_ln1347_4_fu_571_p2;
        mul_ln1347_50_reg_17205 <= mul_ln1347_50_fu_584_p2;
        mul_ln1347_51_reg_17209 <= mul_ln1347_51_fu_585_p2;
        mul_ln1347_52_reg_17213 <= mul_ln1347_52_fu_565_p2;
        mul_ln1347_53_reg_17217 <= mul_ln1347_53_fu_581_p2;
        mul_ln1347_54_reg_17221 <= mul_ln1347_54_fu_599_p2;
        mul_ln1347_55_reg_17225 <= mul_ln1347_55_fu_588_p2;
        mul_ln1347_56_reg_17229 <= mul_ln1347_56_fu_591_p2;
        mul_ln1347_57_reg_17233 <= mul_ln1347_57_fu_620_p2;
        mul_ln1347_58_reg_17237 <= mul_ln1347_58_fu_607_p2;
        mul_ln1347_59_reg_17241 <= mul_ln1347_59_fu_615_p2;
        mul_ln1347_5_reg_17025 <= mul_ln1347_5_fu_613_p2;
        mul_ln1347_60_reg_17245 <= mul_ln1347_60_fu_598_p2;
        mul_ln1347_61_reg_17249 <= mul_ln1347_61_fu_611_p2;
        mul_ln1347_62_reg_17253 <= mul_ln1347_62_fu_564_p2;
        mul_ln1347_6_reg_17029 <= mul_ln1347_6_fu_561_p2;
        mul_ln1347_7_reg_17033 <= mul_ln1347_7_fu_618_p2;
        mul_ln1347_8_reg_17037 <= mul_ln1347_8_fu_570_p2;
        mul_ln1347_9_reg_17041 <= mul_ln1347_9_fu_575_p2;
        mul_ln1347_reg_17005 <= mul_ln1347_fu_582_p2;
        trunc_ln818_36_reg_19391 <= {{ret_V_50_fu_18105_p2[25:10]}};
    end
end

always @ (*) begin
    if (((real_start == 1'b0) | (layer19_out_empty_n == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((layer21_out_full_n == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if (((layer21_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((layer21_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer19_out_blk_n = layer19_out_empty_n;
    end else begin
        layer19_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (layer19_out_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer19_out_read = 1'b1;
    end else begin
        layer19_out_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        layer21_out_blk_n = layer21_out_full_n;
    end else begin
        layer21_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((layer21_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        layer21_out_write = 1'b1;
    end else begin
        layer21_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (layer19_out_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((layer21_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_V_10_fu_17372_p4 = {{layer19_out_dout[175:160]}};

assign a_V_11_fu_17382_p4 = {{layer19_out_dout[191:176]}};

assign a_V_12_fu_17392_p4 = {{layer19_out_dout[207:192]}};

assign a_V_13_fu_17402_p4 = {{layer19_out_dout[223:208]}};

assign a_V_14_fu_17412_p4 = {{layer19_out_dout[239:224]}};

assign a_V_15_fu_17422_p4 = {{layer19_out_dout[255:240]}};

assign a_V_16_fu_17432_p4 = {{layer19_out_dout[271:256]}};

assign a_V_17_fu_17442_p4 = {{layer19_out_dout[287:272]}};

assign a_V_18_fu_17452_p4 = {{layer19_out_dout[303:288]}};

assign a_V_19_fu_17462_p4 = {{layer19_out_dout[319:304]}};

assign a_V_1_fu_17282_p4 = {{layer19_out_dout[31:16]}};

assign a_V_20_fu_17472_p4 = {{layer19_out_dout[335:320]}};

assign a_V_21_fu_17482_p4 = {{layer19_out_dout[351:336]}};

assign a_V_22_fu_17492_p4 = {{layer19_out_dout[367:352]}};

assign a_V_23_fu_17502_p4 = {{layer19_out_dout[383:368]}};

assign a_V_24_fu_17512_p4 = {{layer19_out_dout[399:384]}};

assign a_V_25_fu_17522_p4 = {{layer19_out_dout[415:400]}};

assign a_V_26_fu_17532_p4 = {{layer19_out_dout[431:416]}};

assign a_V_27_fu_17542_p4 = {{layer19_out_dout[447:432]}};

assign a_V_28_fu_17552_p4 = {{layer19_out_dout[463:448]}};

assign a_V_29_fu_17562_p4 = {{layer19_out_dout[479:464]}};

assign a_V_2_fu_17292_p4 = {{layer19_out_dout[47:32]}};

assign a_V_30_fu_17572_p4 = {{layer19_out_dout[495:480]}};

assign a_V_31_fu_17582_p4 = {{layer19_out_dout[511:496]}};

assign a_V_32_fu_17592_p4 = {{layer19_out_dout[527:512]}};

assign a_V_33_fu_17602_p4 = {{layer19_out_dout[543:528]}};

assign a_V_34_fu_17612_p4 = {{layer19_out_dout[559:544]}};

assign a_V_35_fu_17622_p4 = {{layer19_out_dout[575:560]}};

assign a_V_36_fu_17632_p4 = {{layer19_out_dout[591:576]}};

assign a_V_37_fu_17642_p4 = {{layer19_out_dout[607:592]}};

assign a_V_38_fu_17652_p4 = {{layer19_out_dout[623:608]}};

assign a_V_39_fu_17662_p4 = {{layer19_out_dout[639:624]}};

assign a_V_3_fu_17302_p4 = {{layer19_out_dout[63:48]}};

assign a_V_40_fu_17672_p4 = {{layer19_out_dout[655:640]}};

assign a_V_41_fu_17682_p4 = {{layer19_out_dout[671:656]}};

assign a_V_42_fu_17692_p4 = {{layer19_out_dout[687:672]}};

assign a_V_43_fu_17702_p4 = {{layer19_out_dout[703:688]}};

assign a_V_44_fu_17712_p4 = {{layer19_out_dout[719:704]}};

assign a_V_45_fu_17722_p4 = {{layer19_out_dout[735:720]}};

assign a_V_46_fu_17732_p4 = {{layer19_out_dout[751:736]}};

assign a_V_47_fu_17742_p4 = {{layer19_out_dout[767:752]}};

assign a_V_48_fu_17752_p4 = {{layer19_out_dout[783:768]}};

assign a_V_49_fu_17762_p4 = {{layer19_out_dout[799:784]}};

assign a_V_4_fu_17312_p4 = {{layer19_out_dout[79:64]}};

assign a_V_50_fu_17772_p4 = {{layer19_out_dout[815:800]}};

assign a_V_51_fu_17782_p4 = {{layer19_out_dout[831:816]}};

assign a_V_52_fu_17792_p4 = {{layer19_out_dout[847:832]}};

assign a_V_53_fu_17802_p4 = {{layer19_out_dout[863:848]}};

assign a_V_54_fu_17812_p4 = {{layer19_out_dout[879:864]}};

assign a_V_55_fu_17822_p4 = {{layer19_out_dout[895:880]}};

assign a_V_56_fu_17832_p4 = {{layer19_out_dout[911:896]}};

assign a_V_57_fu_17842_p4 = {{layer19_out_dout[927:912]}};

assign a_V_58_fu_17852_p4 = {{layer19_out_dout[943:928]}};

assign a_V_59_fu_17862_p4 = {{layer19_out_dout[959:944]}};

assign a_V_5_fu_17322_p4 = {{layer19_out_dout[95:80]}};

assign a_V_60_fu_17872_p4 = {{layer19_out_dout[975:960]}};

assign a_V_61_fu_17882_p4 = {{layer19_out_dout[991:976]}};

assign a_V_62_fu_17262_p4 = {{layer19_out_dout[1007:992]}};

assign a_V_63_fu_17272_p4 = {{layer19_out_dout[1023:1008]}};

assign a_V_6_fu_17332_p4 = {{layer19_out_dout[111:96]}};

assign a_V_7_fu_17342_p4 = {{layer19_out_dout[127:112]}};

assign a_V_8_fu_17352_p4 = {{layer19_out_dout[143:128]}};

assign a_V_9_fu_17362_p4 = {{layer19_out_dout[159:144]}};

assign a_V_fu_17258_p1 = layer19_out_dout[15:0];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (layer19_out_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_ready = internal_ap_ready;

assign layer21_out_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{trunc_ln818_62_fu_19249_p4}, {trunc_ln818_61_fu_19233_p4}}, {trunc_ln818_60_fu_19217_p4}}, {trunc_ln818_59_fu_19201_p4}}, {trunc_ln818_58_fu_19185_p4}}, {trunc_ln818_57_fu_19169_p4}}, {trunc_ln818_56_fu_19153_p4}}, {trunc_ln818_55_fu_19137_p4}}, {trunc_ln818_54_fu_19121_p4}}, {trunc_ln818_53_fu_19105_p4}}, {trunc_ln818_52_fu_19089_p4}}, {trunc_ln818_51_fu_19073_p4}}, {trunc_ln818_50_fu_19057_p4}}, {trunc_ln818_49_fu_19041_p4}}, {trunc_ln818_48_fu_19025_p4}}, {trunc_ln818_47_fu_19009_p4}}, {trunc_ln818_46_fu_18993_p4}}, {trunc_ln818_45_fu_18977_p4}}, {trunc_ln818_44_fu_18961_p4}}, {trunc_ln818_43_fu_18945_p4}}, {trunc_ln818_42_fu_18929_p4}}, {trunc_ln818_41_fu_18913_p4}}, {trunc_ln818_40_fu_18897_p4}}, {trunc_ln818_39_fu_18881_p4}}, {trunc_ln818_38_fu_18865_p4}}, {trunc_ln818_37_fu_18849_p4}}, {trunc_ln818_36_reg_19391}}, {trunc_ln818_35_fu_18833_p4}}, {trunc_ln818_34_fu_18817_p4}}, {trunc_ln818_33_fu_18801_p4}}, {trunc_ln818_32_fu_18785_p4}}, {trunc_ln818_31_fu_18769_p4}}, {trunc_ln818_30_fu_18753_p4}}, {trunc_ln818_29_fu_18737_p4}}, {trunc_ln818_28_fu_18721_p4}}, {trunc_ln818_27_fu_18705_p4}}, {trunc_ln818_26_fu_18689_p4}}, {trunc_ln818_25_fu_18673_p4}}, {trunc_ln818_24_fu_18657_p4}}, {trunc_ln818_23_fu_18641_p4}}, {trunc_ln818_22_fu_18625_p4}}, {trunc_ln818_21_fu_18609_p4}}, {trunc_ln818_20_fu_18593_p4}}, {trunc_ln818_19_fu_18577_p4}}, {trunc_ln818_18_fu_18561_p4}}, {trunc_ln818_17_fu_18545_p4}}, {trunc_ln818_16_fu_18529_p4}}, {trunc_ln818_15_fu_18513_p4}}, {trunc_ln818_14_fu_18497_p4}}, {trunc_ln818_13_fu_18481_p4}}, {trunc_ln818_12_fu_18465_p4}}, {trunc_ln818_11_fu_18449_p4}}, {trunc_ln818_10_fu_18433_p4}}, {trunc_ln818_1_fu_18417_p4}}, {trunc_ln818_s_fu_18401_p4}}, {trunc_ln818_9_fu_18385_p4}}, {trunc_ln818_8_fu_18369_p4}}, {trunc_ln818_7_fu_18353_p4}}, {trunc_ln818_6_fu_18337_p4}}, {trunc_ln818_5_fu_18321_p4}}, {trunc_ln818_4_fu_18305_p4}}, {trunc_ln818_3_fu_18289_p4}}, {trunc_ln818_2_fu_18273_p4}}, {trunc_ln_fu_18257_p4}};

assign mul_ln1347_10_fu_623_p1 = 26'd6318;

assign mul_ln1347_11_fu_614_p1 = 26'd3768;

assign mul_ln1347_12_fu_567_p1 = 26'd3583;

assign mul_ln1347_13_fu_612_p1 = 26'd4499;

assign mul_ln1347_14_fu_597_p1 = 26'd3526;

assign mul_ln1347_15_fu_586_p1 = 26'd5127;

assign mul_ln1347_16_fu_563_p1 = 26'd3725;

assign mul_ln1347_17_fu_578_p1 = 26'd5001;

assign mul_ln1347_18_fu_573_p1 = 26'd3643;

assign mul_ln1347_19_fu_589_p1 = 26'd3427;

assign mul_ln1347_1_fu_621_p1 = 26'd3577;

assign mul_ln1347_20_fu_622_p1 = 26'd5600;

assign mul_ln1347_21_fu_590_p1 = 26'd5729;

assign mul_ln1347_22_fu_609_p1 = 26'd3443;

assign mul_ln1347_23_fu_604_p1 = 26'd6083;

assign mul_ln1347_24_fu_616_p1 = 26'd5096;

assign mul_ln1347_25_fu_617_p1 = 26'd4770;

assign mul_ln1347_26_fu_606_p1 = 26'd4108;

assign mul_ln1347_27_fu_566_p1 = 26'd4270;

assign mul_ln1347_28_fu_603_p1 = 26'd4724;

assign mul_ln1347_29_fu_579_p1 = 26'd5052;

assign mul_ln1347_2_fu_577_p1 = 26'd4553;

assign mul_ln1347_30_fu_580_p1 = 26'd4871;

assign mul_ln1347_31_fu_594_p1 = 26'd3970;

assign mul_ln1347_32_fu_605_p1 = 26'd5560;

assign mul_ln1347_33_fu_569_p1 = 26'd5126;

assign mul_ln1347_34_fu_610_p1 = 26'd4732;

assign mul_ln1347_35_fu_624_p1 = 26'd4006;

assign mul_ln1347_36_fu_574_p1 = 26'd3497;

assign mul_ln1347_37_fu_568_p1 = 26'd4003;

assign mul_ln1347_38_fu_572_p1 = 26'd5516;

assign mul_ln1347_39_fu_600_p1 = 26'd3305;

assign mul_ln1347_3_fu_608_p1 = 26'd4379;

assign mul_ln1347_40_fu_602_p1 = 26'd4330;

assign mul_ln1347_41_fu_593_p1 = 26'd3924;

assign mul_ln1347_42_fu_601_p1 = 26'd4613;

assign mul_ln1347_43_fu_596_p1 = 26'd3473;

assign mul_ln1347_44_fu_619_p1 = 26'd4541;

assign mul_ln1347_45_fu_592_p1 = 26'd5019;

assign mul_ln1347_46_fu_595_p1 = 26'd4444;

assign mul_ln1347_47_fu_562_p1 = 26'd4570;

assign mul_ln1347_48_fu_576_p1 = 26'd3487;

assign mul_ln1347_49_fu_587_p1 = 26'd3715;

assign mul_ln1347_4_fu_571_p1 = 26'd4609;

assign mul_ln1347_50_fu_584_p1 = 26'd4747;

assign mul_ln1347_51_fu_585_p1 = 26'd5411;

assign mul_ln1347_52_fu_565_p1 = 26'd4928;

assign mul_ln1347_53_fu_581_p1 = 26'd4686;

assign mul_ln1347_54_fu_599_p1 = 26'd4062;

assign mul_ln1347_55_fu_588_p1 = 26'd4697;

assign mul_ln1347_56_fu_591_p1 = 26'd3493;

assign mul_ln1347_57_fu_620_p1 = 26'd5185;

assign mul_ln1347_58_fu_607_p1 = 26'd4254;

assign mul_ln1347_59_fu_615_p1 = 26'd3475;

assign mul_ln1347_5_fu_613_p1 = 26'd3125;

assign mul_ln1347_60_fu_598_p1 = 26'd4055;

assign mul_ln1347_61_fu_611_p1 = 26'd4561;

assign mul_ln1347_62_fu_564_p1 = 26'd4992;

assign mul_ln1347_6_fu_561_p1 = 26'd5958;

assign mul_ln1347_7_fu_618_p1 = 26'd4189;

assign mul_ln1347_8_fu_570_p1 = 26'd3379;

assign mul_ln1347_9_fu_575_p1 = 26'd5984;

assign mul_ln1347_fu_582_p1 = 26'd4956;

assign r_V_47_fu_18099_p2 = ($signed(shl_ln_fu_18091_p3) - $signed(sext_ln1270_fu_18077_p1));

assign ret_V_14_fu_18267_p2 = ($signed(mul_ln1347_1_reg_17009) + $signed(26'd66289664));

assign ret_V_15_fu_18283_p2 = ($signed(mul_ln1347_2_reg_17013) + $signed(26'd66331648));

assign ret_V_16_fu_18299_p2 = ($signed(mul_ln1347_3_reg_17017) + $signed(26'd66393088));

assign ret_V_17_fu_18315_p2 = ($signed(mul_ln1347_4_reg_17021) + $signed(26'd67035136));

assign ret_V_18_fu_18331_p2 = ($signed(mul_ln1347_5_reg_17025) + $signed(26'd66309120));

assign ret_V_19_fu_18347_p2 = ($signed(mul_ln1347_6_reg_17029) + $signed(26'd66249728));

assign ret_V_20_fu_18363_p2 = (mul_ln1347_7_reg_17033 + 26'd161792);

assign ret_V_21_fu_18379_p2 = ($signed(mul_ln1347_8_reg_17037) + $signed(26'd66448384));

assign ret_V_22_fu_18395_p2 = ($signed(mul_ln1347_9_reg_17041) + $signed(26'd66542592));

assign ret_V_23_fu_18411_p2 = (mul_ln1347_10_reg_17045 + 26'd595968);

assign ret_V_24_fu_18427_p2 = ($signed(mul_ln1347_11_reg_17049) + $signed(26'd66970624));

assign ret_V_25_fu_18443_p2 = (mul_ln1347_12_reg_17053 + 26'd411648);

assign ret_V_26_fu_18459_p2 = (mul_ln1347_13_reg_17057 + 26'd173056);

assign ret_V_27_fu_18475_p2 = (mul_ln1347_14_reg_17061 + 26'd117760);

assign ret_V_28_fu_18491_p2 = (mul_ln1347_15_reg_17065 + 26'd72704);

assign ret_V_29_fu_18507_p2 = ($signed(mul_ln1347_16_reg_17069) + $signed(26'd66606080));

assign ret_V_30_fu_18523_p2 = (mul_ln1347_17_reg_17073 + 26'd550912);

assign ret_V_31_fu_18539_p2 = ($signed(mul_ln1347_18_reg_17077) + $signed(26'd66239488));

assign ret_V_32_fu_18555_p2 = (mul_ln1347_19_reg_17081 + 26'd214016);

assign ret_V_33_fu_18571_p2 = ($signed(mul_ln1347_20_reg_17085) + $signed(26'd65841152));

assign ret_V_34_fu_18587_p2 = (mul_ln1347_21_reg_17089 + 26'd1967104);

assign ret_V_35_fu_18603_p2 = ($signed(mul_ln1347_22_reg_17093) + $signed(26'd65953792));

assign ret_V_36_fu_18619_p2 = ($signed(mul_ln1347_23_reg_17097) + $signed(26'd66953216));

assign ret_V_37_fu_18635_p2 = ($signed(mul_ln1347_24_reg_17101) + $signed(26'd66460672));

assign ret_V_38_fu_18651_p2 = ($signed(mul_ln1347_25_reg_17105) + $signed(26'd66510848));

assign ret_V_39_fu_18667_p2 = (mul_ln1347_26_reg_17109 + 26'd336896);

assign ret_V_40_fu_18683_p2 = ($signed(mul_ln1347_27_reg_17113) + $signed(26'd66635776));

assign ret_V_41_fu_18699_p2 = ($signed(mul_ln1347_28_reg_17117) + $signed(26'd66551808));

assign ret_V_42_fu_18715_p2 = ($signed(mul_ln1347_29_reg_17121) + $signed(26'd66683904));

assign ret_V_43_fu_18731_p2 = (mul_ln1347_30_reg_17125 + 26'd883712);

assign ret_V_44_fu_18747_p2 = ($signed(mul_ln1347_31_reg_17129) + $signed(26'd66026496));

assign ret_V_45_fu_18763_p2 = ($signed(mul_ln1347_32_reg_17133) + $signed(26'd65821696));

assign ret_V_46_fu_18779_p2 = ($signed(mul_ln1347_33_reg_17137) + $signed(26'd66756608));

assign ret_V_47_fu_18795_p2 = (mul_ln1347_34_reg_17141 + 26'd571392);

assign ret_V_48_fu_18811_p2 = ($signed(mul_ln1347_35_reg_17145) + $signed(26'd67077120));

assign ret_V_49_fu_18827_p2 = ($signed(mul_ln1347_36_reg_17149) + $signed(26'd66245632));

assign ret_V_50_fu_18105_p2 = (r_V_47_fu_18099_p2 + 26'd21504);

assign ret_V_51_fu_18843_p2 = (mul_ln1347_37_reg_17153 + 26'd390144);

assign ret_V_52_fu_18859_p2 = ($signed(mul_ln1347_38_reg_17157) + $signed(26'd66762752));

assign ret_V_53_fu_18875_p2 = (mul_ln1347_39_reg_17161 + 26'd599040);

assign ret_V_54_fu_18891_p2 = ($signed(mul_ln1347_40_reg_17165) + $signed(26'd66607104));

assign ret_V_55_fu_18907_p2 = ($signed(mul_ln1347_41_reg_17169) + $signed(26'd66921472));

assign ret_V_56_fu_18923_p2 = ($signed(mul_ln1347_42_reg_17173) + $signed(26'd66455552));

assign ret_V_57_fu_18939_p2 = (mul_ln1347_43_reg_17177 + 26'd288768);

assign ret_V_58_fu_18955_p2 = ($signed(mul_ln1347_44_reg_17181) + $signed(26'd66656256));

assign ret_V_59_fu_18971_p2 = (mul_ln1347_45_reg_17185 + 26'd734208);

assign ret_V_60_fu_18987_p2 = (mul_ln1347_46_reg_17189 + 26'd437248);

assign ret_V_61_fu_19003_p2 = ($signed(mul_ln1347_47_reg_17193) + $signed(26'd66341888));

assign ret_V_62_fu_19019_p2 = (mul_ln1347_48_reg_17197 + 26'd281600);

assign ret_V_63_fu_19035_p2 = (mul_ln1347_49_reg_17201 + 26'd795648);

assign ret_V_64_fu_19051_p2 = (mul_ln1347_50_reg_17205 + 26'd428032);

assign ret_V_65_fu_19067_p2 = ($signed(mul_ln1347_51_reg_17209) + $signed(26'd64873472));

assign ret_V_66_fu_19083_p2 = ($signed(mul_ln1347_52_reg_17213) + $signed(26'd65767424));

assign ret_V_67_fu_19099_p2 = (mul_ln1347_53_reg_17217 + 26'd102400);

assign ret_V_68_fu_19115_p2 = ($signed(mul_ln1347_54_reg_17221) + $signed(26'd66237440));

assign ret_V_69_fu_19131_p2 = (mul_ln1347_55_reg_17225 + 26'd260096);

assign ret_V_70_fu_19147_p2 = ($signed(mul_ln1347_56_reg_17229) + $signed(26'd67093504));

assign ret_V_71_fu_19163_p2 = ($signed(mul_ln1347_57_reg_17233) + $signed(26'd67094528));

assign ret_V_72_fu_19179_p2 = ($signed(mul_ln1347_58_reg_17237) + $signed(26'd66720768));

assign ret_V_73_fu_19195_p2 = (mul_ln1347_59_reg_17241 + 26'd966656);

assign ret_V_74_fu_19211_p2 = (mul_ln1347_60_reg_17245 + 26'd3072);

assign ret_V_75_fu_19227_p2 = ($signed(mul_ln1347_61_reg_17249) + $signed(26'd66786304));

assign ret_V_76_fu_19243_p2 = ($signed(mul_ln1347_62_reg_17253) + $signed(26'd66892800));

assign ret_V_fu_18251_p2 = ($signed(mul_ln1347_reg_17005) + $signed(26'd66992128));

assign sext_ln1270_fu_18077_p1 = $signed(a_V_37_fu_17642_p4);

assign shl_ln_fu_18091_p3 = {{tmp_fu_18081_p4}, {12'd0}};

assign start_out = real_start;

assign tmp_fu_18081_p4 = {{layer19_out_dout[605:592]}};

assign trunc_ln818_10_fu_18433_p4 = {{ret_V_24_fu_18427_p2[25:10]}};

assign trunc_ln818_11_fu_18449_p4 = {{ret_V_25_fu_18443_p2[25:10]}};

assign trunc_ln818_12_fu_18465_p4 = {{ret_V_26_fu_18459_p2[25:10]}};

assign trunc_ln818_13_fu_18481_p4 = {{ret_V_27_fu_18475_p2[25:10]}};

assign trunc_ln818_14_fu_18497_p4 = {{ret_V_28_fu_18491_p2[25:10]}};

assign trunc_ln818_15_fu_18513_p4 = {{ret_V_29_fu_18507_p2[25:10]}};

assign trunc_ln818_16_fu_18529_p4 = {{ret_V_30_fu_18523_p2[25:10]}};

assign trunc_ln818_17_fu_18545_p4 = {{ret_V_31_fu_18539_p2[25:10]}};

assign trunc_ln818_18_fu_18561_p4 = {{ret_V_32_fu_18555_p2[25:10]}};

assign trunc_ln818_19_fu_18577_p4 = {{ret_V_33_fu_18571_p2[25:10]}};

assign trunc_ln818_1_fu_18417_p4 = {{ret_V_23_fu_18411_p2[25:10]}};

assign trunc_ln818_20_fu_18593_p4 = {{ret_V_34_fu_18587_p2[25:10]}};

assign trunc_ln818_21_fu_18609_p4 = {{ret_V_35_fu_18603_p2[25:10]}};

assign trunc_ln818_22_fu_18625_p4 = {{ret_V_36_fu_18619_p2[25:10]}};

assign trunc_ln818_23_fu_18641_p4 = {{ret_V_37_fu_18635_p2[25:10]}};

assign trunc_ln818_24_fu_18657_p4 = {{ret_V_38_fu_18651_p2[25:10]}};

assign trunc_ln818_25_fu_18673_p4 = {{ret_V_39_fu_18667_p2[25:10]}};

assign trunc_ln818_26_fu_18689_p4 = {{ret_V_40_fu_18683_p2[25:10]}};

assign trunc_ln818_27_fu_18705_p4 = {{ret_V_41_fu_18699_p2[25:10]}};

assign trunc_ln818_28_fu_18721_p4 = {{ret_V_42_fu_18715_p2[25:10]}};

assign trunc_ln818_29_fu_18737_p4 = {{ret_V_43_fu_18731_p2[25:10]}};

assign trunc_ln818_2_fu_18273_p4 = {{ret_V_14_fu_18267_p2[25:10]}};

assign trunc_ln818_30_fu_18753_p4 = {{ret_V_44_fu_18747_p2[25:10]}};

assign trunc_ln818_31_fu_18769_p4 = {{ret_V_45_fu_18763_p2[25:10]}};

assign trunc_ln818_32_fu_18785_p4 = {{ret_V_46_fu_18779_p2[25:10]}};

assign trunc_ln818_33_fu_18801_p4 = {{ret_V_47_fu_18795_p2[25:10]}};

assign trunc_ln818_34_fu_18817_p4 = {{ret_V_48_fu_18811_p2[25:10]}};

assign trunc_ln818_35_fu_18833_p4 = {{ret_V_49_fu_18827_p2[25:10]}};

assign trunc_ln818_37_fu_18849_p4 = {{ret_V_51_fu_18843_p2[25:10]}};

assign trunc_ln818_38_fu_18865_p4 = {{ret_V_52_fu_18859_p2[25:10]}};

assign trunc_ln818_39_fu_18881_p4 = {{ret_V_53_fu_18875_p2[25:10]}};

assign trunc_ln818_3_fu_18289_p4 = {{ret_V_15_fu_18283_p2[25:10]}};

assign trunc_ln818_40_fu_18897_p4 = {{ret_V_54_fu_18891_p2[25:10]}};

assign trunc_ln818_41_fu_18913_p4 = {{ret_V_55_fu_18907_p2[25:10]}};

assign trunc_ln818_42_fu_18929_p4 = {{ret_V_56_fu_18923_p2[25:10]}};

assign trunc_ln818_43_fu_18945_p4 = {{ret_V_57_fu_18939_p2[25:10]}};

assign trunc_ln818_44_fu_18961_p4 = {{ret_V_58_fu_18955_p2[25:10]}};

assign trunc_ln818_45_fu_18977_p4 = {{ret_V_59_fu_18971_p2[25:10]}};

assign trunc_ln818_46_fu_18993_p4 = {{ret_V_60_fu_18987_p2[25:10]}};

assign trunc_ln818_47_fu_19009_p4 = {{ret_V_61_fu_19003_p2[25:10]}};

assign trunc_ln818_48_fu_19025_p4 = {{ret_V_62_fu_19019_p2[25:10]}};

assign trunc_ln818_49_fu_19041_p4 = {{ret_V_63_fu_19035_p2[25:10]}};

assign trunc_ln818_4_fu_18305_p4 = {{ret_V_16_fu_18299_p2[25:10]}};

assign trunc_ln818_50_fu_19057_p4 = {{ret_V_64_fu_19051_p2[25:10]}};

assign trunc_ln818_51_fu_19073_p4 = {{ret_V_65_fu_19067_p2[25:10]}};

assign trunc_ln818_52_fu_19089_p4 = {{ret_V_66_fu_19083_p2[25:10]}};

assign trunc_ln818_53_fu_19105_p4 = {{ret_V_67_fu_19099_p2[25:10]}};

assign trunc_ln818_54_fu_19121_p4 = {{ret_V_68_fu_19115_p2[25:10]}};

assign trunc_ln818_55_fu_19137_p4 = {{ret_V_69_fu_19131_p2[25:10]}};

assign trunc_ln818_56_fu_19153_p4 = {{ret_V_70_fu_19147_p2[25:10]}};

assign trunc_ln818_57_fu_19169_p4 = {{ret_V_71_fu_19163_p2[25:10]}};

assign trunc_ln818_58_fu_19185_p4 = {{ret_V_72_fu_19179_p2[25:10]}};

assign trunc_ln818_59_fu_19201_p4 = {{ret_V_73_fu_19195_p2[25:10]}};

assign trunc_ln818_5_fu_18321_p4 = {{ret_V_17_fu_18315_p2[25:10]}};

assign trunc_ln818_60_fu_19217_p4 = {{ret_V_74_fu_19211_p2[25:10]}};

assign trunc_ln818_61_fu_19233_p4 = {{ret_V_75_fu_19227_p2[25:10]}};

assign trunc_ln818_62_fu_19249_p4 = {{ret_V_76_fu_19243_p2[25:10]}};

assign trunc_ln818_6_fu_18337_p4 = {{ret_V_18_fu_18331_p2[25:10]}};

assign trunc_ln818_7_fu_18353_p4 = {{ret_V_19_fu_18347_p2[25:10]}};

assign trunc_ln818_8_fu_18369_p4 = {{ret_V_20_fu_18363_p2[25:10]}};

assign trunc_ln818_9_fu_18385_p4 = {{ret_V_21_fu_18379_p2[25:10]}};

assign trunc_ln818_s_fu_18401_p4 = {{ret_V_22_fu_18395_p2[25:10]}};

assign trunc_ln_fu_18257_p4 = {{ret_V_fu_18251_p2[25:10]}};

endmodule //kernel_wrapper_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s
