{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542745502219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542745502235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 20 14:25:02 2018 " "Processing started: Tue Nov 20 14:25:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542745502235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745502235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off videogame -c juego " "Command: quartus_map --read_settings_files=on --write_settings_files=off videogame -c juego" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745502235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542745503578 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542745503578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juego.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juego.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 juego-Behavioral " "Found design unit 1: juego-Behavioral" {  } { { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542745519280 ""} { "Info" "ISGN_ENTITY_NAME" "1 juego " "Found entity 1: juego" {  } { { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542745519280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745519280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sincronizacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file video_sincronizacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_sincronizacion-Behavioral " "Found design unit 1: video_sincronizacion-Behavioral" {  } { { "video_sincronizacion.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/video_sincronizacion.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542745519280 ""} { "Info" "ISGN_ENTITY_NAME" "1 video_sincronizacion " "Found entity 1: video_sincronizacion" {  } { { "video_sincronizacion.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/video_sincronizacion.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542745519280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745519280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "print.vhd 2 1 " "Found 2 design units, including 1 entities, in source file print.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 print-behavioral " "Found design unit 1: print-behavioral" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542745519312 ""} { "Info" "ISGN_ENTITY_NAME" "1 print " "Found entity 1: print" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542745519312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745519312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor25-behavioral " "Found design unit 1: divisor25-behavioral" {  } { { "divisor25.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/divisor25.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542745519312 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor25 " "Found entity 1: divisor25" {  } { { "divisor25.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/divisor25.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542745519312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745519312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.vhd 2 1 " "Found 2 design units, including 1 entities, in source file random.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 random-Behavioral " "Found design unit 1: random-Behavioral" {  } { { "random.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/random.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542745519312 ""} { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/random.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542745519312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745519312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorprint.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorprint.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorPrint-behavioral " "Found design unit 1: divisorPrint-behavioral" {  } { { "divisorPrint.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/divisorPrint.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542745519327 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorPrint " "Found entity 1: divisorPrint" {  } { { "divisorPrint.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/divisorPrint.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542745519327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745519327 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "juego " "Elaborating entity \"juego\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542745519546 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[9..6\] juego.vhd(12) " "Using initial value X (don't care) for net \"leds\[9..6\]\" at juego.vhd(12)" {  } { { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 12 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745519546 "|juego"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor25 divisor25:divisor " "Elaborating entity \"divisor25\" for hierarchy \"divisor25:divisor\"" {  } { { "juego.vhd" "divisor" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542745519546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sincronizacion video_sincronizacion:video " "Elaborating entity \"video_sincronizacion\" for hierarchy \"video_sincronizacion:video\"" {  } { { "juego.vhd" "video" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542745519546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "print print:print_cuadrado " "Elaborating entity \"print\" for hierarchy \"print:print_cuadrado\"" {  } { { "juego.vhd" "print_cuadrado" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542745519546 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posX_asteroide0 print.vhd(848) " "VHDL Process Statement warning at print.vhd(848): inferring latch(es) for signal or variable \"posX_asteroide0\", which holds its previous value in one or more paths through the process" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542745519609 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posX_asteroide1 print.vhd(848) " "VHDL Process Statement warning at print.vhd(848): inferring latch(es) for signal or variable \"posX_asteroide1\", which holds its previous value in one or more paths through the process" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542745519609 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posX_asteroide2 print.vhd(848) " "VHDL Process Statement warning at print.vhd(848): inferring latch(es) for signal or variable \"posX_asteroide2\", which holds its previous value in one or more paths through the process" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542745519609 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posX_asteroide3 print.vhd(848) " "VHDL Process Statement warning at print.vhd(848): inferring latch(es) for signal or variable \"posX_asteroide3\", which holds its previous value in one or more paths through the process" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542745519609 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posX_asteroide4 print.vhd(848) " "VHDL Process Statement warning at print.vhd(848): inferring latch(es) for signal or variable \"posX_asteroide4\", which holds its previous value in one or more paths through the process" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542745519609 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posX_asteroide5 print.vhd(848) " "VHDL Process Statement warning at print.vhd(848): inferring latch(es) for signal or variable \"posX_asteroide5\", which holds its previous value in one or more paths through the process" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542745519609 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posX_asteroide6 print.vhd(848) " "VHDL Process Statement warning at print.vhd(848): inferring latch(es) for signal or variable \"posX_asteroide6\", which holds its previous value in one or more paths through the process" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542745519609 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posX_asteroide7 print.vhd(848) " "VHDL Process Statement warning at print.vhd(848): inferring latch(es) for signal or variable \"posX_asteroide7\", which holds its previous value in one or more paths through the process" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542745519609 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1032) " "VHDL Process Statement warning at print.vhd(1032): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1032 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542745519952 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1034) " "VHDL Process Statement warning at print.vhd(1034): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1034 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542745519952 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1036) " "VHDL Process Statement warning at print.vhd(1036): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1036 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542745519952 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1038) " "VHDL Process Statement warning at print.vhd(1038): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1038 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542745519952 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1040) " "VHDL Process Statement warning at print.vhd(1040): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1040 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542745519952 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1042) " "VHDL Process Statement warning at print.vhd(1042): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1042 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542745519952 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1044) " "VHDL Process Statement warning at print.vhd(1044): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1044 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542745519952 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1046) " "VHDL Process Statement warning at print.vhd(1046): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1046 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542745519968 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1048) " "VHDL Process Statement warning at print.vhd(1048): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1048 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542745519968 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1050) " "VHDL Process Statement warning at print.vhd(1050): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1050 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542745519968 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "color_numero1 print.vhd(1020) " "VHDL Process Statement warning at print.vhd(1020): inferring latch(es) for signal or variable \"color_numero1\", which holds its previous value in one or more paths through the process" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1020 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542745519968 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1068) " "VHDL Process Statement warning at print.vhd(1068): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1068 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542745519968 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1070) " "VHDL Process Statement warning at print.vhd(1070): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1070 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542745519968 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1072) " "VHDL Process Statement warning at print.vhd(1072): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1072 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542745519968 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1074) " "VHDL Process Statement warning at print.vhd(1074): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1074 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542745519968 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1076) " "VHDL Process Statement warning at print.vhd(1076): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1076 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542745519983 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1078) " "VHDL Process Statement warning at print.vhd(1078): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1078 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542745519983 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1080) " "VHDL Process Statement warning at print.vhd(1080): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1080 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542745519983 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1082) " "VHDL Process Statement warning at print.vhd(1082): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1082 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542745519983 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1084) " "VHDL Process Statement warning at print.vhd(1084): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1084 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542745519983 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1086) " "VHDL Process Statement warning at print.vhd(1086): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1086 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542745519983 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "color_numero2 print.vhd(1056) " "VHDL Process Statement warning at print.vhd(1056): inferring latch(es) for signal or variable \"color_numero2\", which holds its previous value in one or more paths through the process" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1056 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542745519983 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1105) " "VHDL Process Statement warning at print.vhd(1105): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542745519983 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1107) " "VHDL Process Statement warning at print.vhd(1107): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542745519999 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1109) " "VHDL Process Statement warning at print.vhd(1109): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542745519999 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1111) " "VHDL Process Statement warning at print.vhd(1111): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542745519999 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1113) " "VHDL Process Statement warning at print.vhd(1113): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542745519999 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1115) " "VHDL Process Statement warning at print.vhd(1115): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542745519999 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1117) " "VHDL Process Statement warning at print.vhd(1117): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542745519999 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1119) " "VHDL Process Statement warning at print.vhd(1119): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542745519999 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1121) " "VHDL Process Statement warning at print.vhd(1121): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542745519999 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1123) " "VHDL Process Statement warning at print.vhd(1123): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542745520015 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "color_numero3 print.vhd(1093) " "VHDL Process Statement warning at print.vhd(1093): inferring latch(es) for signal or variable \"color_numero3\", which holds its previous value in one or more paths through the process" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1093 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542745520015 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero3\[0\] print.vhd(1093) " "Inferred latch for \"color_numero3\[0\]\" at print.vhd(1093)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520093 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero3\[1\] print.vhd(1093) " "Inferred latch for \"color_numero3\[1\]\" at print.vhd(1093)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520093 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero3\[2\] print.vhd(1093) " "Inferred latch for \"color_numero3\[2\]\" at print.vhd(1093)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520093 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero3\[3\] print.vhd(1093) " "Inferred latch for \"color_numero3\[3\]\" at print.vhd(1093)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520093 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero3\[4\] print.vhd(1093) " "Inferred latch for \"color_numero3\[4\]\" at print.vhd(1093)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520093 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero3\[5\] print.vhd(1093) " "Inferred latch for \"color_numero3\[5\]\" at print.vhd(1093)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520093 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero3\[6\] print.vhd(1093) " "Inferred latch for \"color_numero3\[6\]\" at print.vhd(1093)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520093 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero3\[7\] print.vhd(1093) " "Inferred latch for \"color_numero3\[7\]\" at print.vhd(1093)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520093 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero3\[8\] print.vhd(1093) " "Inferred latch for \"color_numero3\[8\]\" at print.vhd(1093)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520093 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero3\[9\] print.vhd(1093) " "Inferred latch for \"color_numero3\[9\]\" at print.vhd(1093)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520093 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero3\[10\] print.vhd(1093) " "Inferred latch for \"color_numero3\[10\]\" at print.vhd(1093)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520093 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero3\[11\] print.vhd(1093) " "Inferred latch for \"color_numero3\[11\]\" at print.vhd(1093)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1093 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520093 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero2\[0\] print.vhd(1056) " "Inferred latch for \"color_numero2\[0\]\" at print.vhd(1056)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1056 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520093 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero2\[1\] print.vhd(1056) " "Inferred latch for \"color_numero2\[1\]\" at print.vhd(1056)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1056 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520093 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero2\[2\] print.vhd(1056) " "Inferred latch for \"color_numero2\[2\]\" at print.vhd(1056)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1056 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520093 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero2\[3\] print.vhd(1056) " "Inferred latch for \"color_numero2\[3\]\" at print.vhd(1056)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1056 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520093 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero2\[4\] print.vhd(1056) " "Inferred latch for \"color_numero2\[4\]\" at print.vhd(1056)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1056 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520093 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero2\[5\] print.vhd(1056) " "Inferred latch for \"color_numero2\[5\]\" at print.vhd(1056)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1056 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520093 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero2\[6\] print.vhd(1056) " "Inferred latch for \"color_numero2\[6\]\" at print.vhd(1056)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1056 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520108 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero2\[7\] print.vhd(1056) " "Inferred latch for \"color_numero2\[7\]\" at print.vhd(1056)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1056 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520108 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero2\[8\] print.vhd(1056) " "Inferred latch for \"color_numero2\[8\]\" at print.vhd(1056)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1056 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520108 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero2\[9\] print.vhd(1056) " "Inferred latch for \"color_numero2\[9\]\" at print.vhd(1056)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1056 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520108 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero2\[10\] print.vhd(1056) " "Inferred latch for \"color_numero2\[10\]\" at print.vhd(1056)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1056 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520108 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero2\[11\] print.vhd(1056) " "Inferred latch for \"color_numero2\[11\]\" at print.vhd(1056)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1056 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520108 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero1\[0\] print.vhd(1020) " "Inferred latch for \"color_numero1\[0\]\" at print.vhd(1020)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1020 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520108 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero1\[1\] print.vhd(1020) " "Inferred latch for \"color_numero1\[1\]\" at print.vhd(1020)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1020 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520108 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero1\[2\] print.vhd(1020) " "Inferred latch for \"color_numero1\[2\]\" at print.vhd(1020)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1020 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520108 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero1\[3\] print.vhd(1020) " "Inferred latch for \"color_numero1\[3\]\" at print.vhd(1020)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1020 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520108 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero1\[4\] print.vhd(1020) " "Inferred latch for \"color_numero1\[4\]\" at print.vhd(1020)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1020 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero1\[5\] print.vhd(1020) " "Inferred latch for \"color_numero1\[5\]\" at print.vhd(1020)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1020 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero1\[6\] print.vhd(1020) " "Inferred latch for \"color_numero1\[6\]\" at print.vhd(1020)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1020 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero1\[7\] print.vhd(1020) " "Inferred latch for \"color_numero1\[7\]\" at print.vhd(1020)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1020 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero1\[8\] print.vhd(1020) " "Inferred latch for \"color_numero1\[8\]\" at print.vhd(1020)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1020 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero1\[9\] print.vhd(1020) " "Inferred latch for \"color_numero1\[9\]\" at print.vhd(1020)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1020 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero1\[10\] print.vhd(1020) " "Inferred latch for \"color_numero1\[10\]\" at print.vhd(1020)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1020 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero1\[11\] print.vhd(1020) " "Inferred latch for \"color_numero1\[11\]\" at print.vhd(1020)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1020 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide7\[0\] print.vhd(848) " "Inferred latch for \"posX_asteroide7\[0\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide7\[1\] print.vhd(848) " "Inferred latch for \"posX_asteroide7\[1\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide7\[2\] print.vhd(848) " "Inferred latch for \"posX_asteroide7\[2\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide7\[3\] print.vhd(848) " "Inferred latch for \"posX_asteroide7\[3\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide7\[4\] print.vhd(848) " "Inferred latch for \"posX_asteroide7\[4\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide7\[5\] print.vhd(848) " "Inferred latch for \"posX_asteroide7\[5\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide7\[6\] print.vhd(848) " "Inferred latch for \"posX_asteroide7\[6\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide7\[7\] print.vhd(848) " "Inferred latch for \"posX_asteroide7\[7\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide7\[8\] print.vhd(848) " "Inferred latch for \"posX_asteroide7\[8\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide7\[9\] print.vhd(848) " "Inferred latch for \"posX_asteroide7\[9\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide6\[0\] print.vhd(848) " "Inferred latch for \"posX_asteroide6\[0\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide6\[1\] print.vhd(848) " "Inferred latch for \"posX_asteroide6\[1\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide6\[2\] print.vhd(848) " "Inferred latch for \"posX_asteroide6\[2\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide6\[3\] print.vhd(848) " "Inferred latch for \"posX_asteroide6\[3\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide6\[4\] print.vhd(848) " "Inferred latch for \"posX_asteroide6\[4\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide6\[5\] print.vhd(848) " "Inferred latch for \"posX_asteroide6\[5\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide6\[6\] print.vhd(848) " "Inferred latch for \"posX_asteroide6\[6\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide6\[7\] print.vhd(848) " "Inferred latch for \"posX_asteroide6\[7\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide6\[8\] print.vhd(848) " "Inferred latch for \"posX_asteroide6\[8\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide6\[9\] print.vhd(848) " "Inferred latch for \"posX_asteroide6\[9\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide5\[0\] print.vhd(848) " "Inferred latch for \"posX_asteroide5\[0\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide5\[1\] print.vhd(848) " "Inferred latch for \"posX_asteroide5\[1\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide5\[2\] print.vhd(848) " "Inferred latch for \"posX_asteroide5\[2\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide5\[3\] print.vhd(848) " "Inferred latch for \"posX_asteroide5\[3\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide5\[4\] print.vhd(848) " "Inferred latch for \"posX_asteroide5\[4\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide5\[5\] print.vhd(848) " "Inferred latch for \"posX_asteroide5\[5\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide5\[6\] print.vhd(848) " "Inferred latch for \"posX_asteroide5\[6\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide5\[7\] print.vhd(848) " "Inferred latch for \"posX_asteroide5\[7\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide5\[8\] print.vhd(848) " "Inferred latch for \"posX_asteroide5\[8\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide5\[9\] print.vhd(848) " "Inferred latch for \"posX_asteroide5\[9\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide4\[0\] print.vhd(848) " "Inferred latch for \"posX_asteroide4\[0\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520124 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide4\[1\] print.vhd(848) " "Inferred latch for \"posX_asteroide4\[1\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide4\[2\] print.vhd(848) " "Inferred latch for \"posX_asteroide4\[2\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide4\[3\] print.vhd(848) " "Inferred latch for \"posX_asteroide4\[3\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide4\[4\] print.vhd(848) " "Inferred latch for \"posX_asteroide4\[4\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide4\[5\] print.vhd(848) " "Inferred latch for \"posX_asteroide4\[5\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide4\[6\] print.vhd(848) " "Inferred latch for \"posX_asteroide4\[6\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide4\[7\] print.vhd(848) " "Inferred latch for \"posX_asteroide4\[7\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide4\[8\] print.vhd(848) " "Inferred latch for \"posX_asteroide4\[8\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide4\[9\] print.vhd(848) " "Inferred latch for \"posX_asteroide4\[9\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide3\[0\] print.vhd(848) " "Inferred latch for \"posX_asteroide3\[0\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide3\[1\] print.vhd(848) " "Inferred latch for \"posX_asteroide3\[1\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide3\[2\] print.vhd(848) " "Inferred latch for \"posX_asteroide3\[2\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide3\[3\] print.vhd(848) " "Inferred latch for \"posX_asteroide3\[3\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide3\[4\] print.vhd(848) " "Inferred latch for \"posX_asteroide3\[4\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide3\[5\] print.vhd(848) " "Inferred latch for \"posX_asteroide3\[5\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide3\[6\] print.vhd(848) " "Inferred latch for \"posX_asteroide3\[6\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide3\[7\] print.vhd(848) " "Inferred latch for \"posX_asteroide3\[7\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide3\[8\] print.vhd(848) " "Inferred latch for \"posX_asteroide3\[8\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide3\[9\] print.vhd(848) " "Inferred latch for \"posX_asteroide3\[9\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide2\[0\] print.vhd(848) " "Inferred latch for \"posX_asteroide2\[0\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide2\[1\] print.vhd(848) " "Inferred latch for \"posX_asteroide2\[1\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide2\[2\] print.vhd(848) " "Inferred latch for \"posX_asteroide2\[2\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide2\[3\] print.vhd(848) " "Inferred latch for \"posX_asteroide2\[3\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide2\[4\] print.vhd(848) " "Inferred latch for \"posX_asteroide2\[4\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide2\[5\] print.vhd(848) " "Inferred latch for \"posX_asteroide2\[5\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide2\[6\] print.vhd(848) " "Inferred latch for \"posX_asteroide2\[6\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide2\[7\] print.vhd(848) " "Inferred latch for \"posX_asteroide2\[7\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide2\[8\] print.vhd(848) " "Inferred latch for \"posX_asteroide2\[8\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide2\[9\] print.vhd(848) " "Inferred latch for \"posX_asteroide2\[9\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide1\[0\] print.vhd(848) " "Inferred latch for \"posX_asteroide1\[0\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide1\[1\] print.vhd(848) " "Inferred latch for \"posX_asteroide1\[1\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide1\[2\] print.vhd(848) " "Inferred latch for \"posX_asteroide1\[2\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide1\[3\] print.vhd(848) " "Inferred latch for \"posX_asteroide1\[3\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide1\[4\] print.vhd(848) " "Inferred latch for \"posX_asteroide1\[4\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide1\[5\] print.vhd(848) " "Inferred latch for \"posX_asteroide1\[5\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide1\[6\] print.vhd(848) " "Inferred latch for \"posX_asteroide1\[6\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide1\[7\] print.vhd(848) " "Inferred latch for \"posX_asteroide1\[7\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide1\[8\] print.vhd(848) " "Inferred latch for \"posX_asteroide1\[8\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide1\[9\] print.vhd(848) " "Inferred latch for \"posX_asteroide1\[9\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide0\[0\] print.vhd(848) " "Inferred latch for \"posX_asteroide0\[0\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide0\[1\] print.vhd(848) " "Inferred latch for \"posX_asteroide0\[1\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide0\[2\] print.vhd(848) " "Inferred latch for \"posX_asteroide0\[2\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide0\[3\] print.vhd(848) " "Inferred latch for \"posX_asteroide0\[3\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide0\[4\] print.vhd(848) " "Inferred latch for \"posX_asteroide0\[4\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide0\[5\] print.vhd(848) " "Inferred latch for \"posX_asteroide0\[5\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide0\[6\] print.vhd(848) " "Inferred latch for \"posX_asteroide0\[6\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide0\[7\] print.vhd(848) " "Inferred latch for \"posX_asteroide0\[7\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide0\[8\] print.vhd(848) " "Inferred latch for \"posX_asteroide0\[8\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide0\[9\] print.vhd(848) " "Inferred latch for \"posX_asteroide0\[9\]\" at print.vhd(848)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745520140 "|juego|print:print_cuadrado"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random print:print_cuadrado\|random:generar_random " "Elaborating entity \"random\" for hierarchy \"print:print_cuadrado\|random:generar_random\"" {  } { { "print.vhd" "generar_random" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542745520577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorPrint print:print_cuadrado\|divisorPrint:divisor_25 " "Elaborating entity \"divisorPrint\" for hierarchy \"print:print_cuadrado\|divisorPrint:divisor_25\"" {  } { { "print.vhd" "divisor_25" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542745520593 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "21 " "Inferred 21 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult1\"" {  } { { "print.vhd" "Mult1" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1224 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745530155 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult0\"" {  } { { "print.vhd" "Mult0" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1224 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745530155 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult3\"" {  } { { "print.vhd" "Mult3" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1225 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745530155 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult2\"" {  } { { "print.vhd" "Mult2" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1225 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745530155 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult5\"" {  } { { "print.vhd" "Mult5" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1226 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745530155 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult4\"" {  } { { "print.vhd" "Mult4" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1226 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745530155 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult7\"" {  } { { "print.vhd" "Mult7" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1227 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745530155 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult6\"" {  } { { "print.vhd" "Mult6" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1227 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745530155 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult9\"" {  } { { "print.vhd" "Mult9" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1228 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745530155 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult8\"" {  } { { "print.vhd" "Mult8" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1228 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745530155 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult11\"" {  } { { "print.vhd" "Mult11" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1229 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745530155 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult10\"" {  } { { "print.vhd" "Mult10" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1229 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745530155 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult13\"" {  } { { "print.vhd" "Mult13" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1230 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745530155 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult12\"" {  } { { "print.vhd" "Mult12" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1230 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745530155 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult15\"" {  } { { "print.vhd" "Mult15" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1231 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745530155 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult14\"" {  } { { "print.vhd" "Mult14" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1231 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745530155 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "print:print_cuadrado\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"print:print_cuadrado\|Div1\"" {  } { { "print.vhd" "Div1" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1048 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745530155 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "print:print_cuadrado\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"print:print_cuadrado\|Mod0\"" {  } { { "print.vhd" "Mod0" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1084 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745530155 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "print:print_cuadrado\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"print:print_cuadrado\|Div2\"" {  } { { "print.vhd" "Div2" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1084 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745530155 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "print:print_cuadrado\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"print:print_cuadrado\|Mod1\"" {  } { { "print.vhd" "Mod1" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1121 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745530155 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "print:print_cuadrado\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"print:print_cuadrado\|Div0\"" {  } { { "print.vhd" "Div0" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 972 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745530155 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1542745530155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "print:print_cuadrado\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"print:print_cuadrado\|lpm_mult:Mult1\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1224 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542745530280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "print:print_cuadrado\|lpm_mult:Mult1 " "Instantiated megafunction \"print:print_cuadrado\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745530280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745530280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745530280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745530280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745530280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745530280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745530280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745530280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745530280 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1224 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542745530280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542745530373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745530373 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "print:print_cuadrado\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"print:print_cuadrado\|lpm_divide:Div1\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1048 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542745530639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "print:print_cuadrado\|lpm_divide:Div1 " "Instantiated megafunction \"print:print_cuadrado\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745530639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745530639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745530639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745530639 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1048 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542745530639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ltl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ltl " "Found entity 1: lpm_divide_ltl" {  } { { "db/lpm_divide_ltl.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/lpm_divide_ltl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542745530701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745530701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542745530748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745530748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ohe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ohe " "Found entity 1: alt_u_div_ohe" {  } { { "db/alt_u_div_ohe.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/alt_u_div_ohe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542745530795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745530795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542745530873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745530873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542745530951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745530951 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "print:print_cuadrado\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"print:print_cuadrado\|lpm_divide:Mod0\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1084 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542745530967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "print:print_cuadrado\|lpm_divide:Mod0 " "Instantiated megafunction \"print:print_cuadrado\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745530967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745530967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745530967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745530967 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1084 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542745530967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2nl " "Found entity 1: lpm_divide_2nl" {  } { { "db/lpm_divide_2nl.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/lpm_divide_2nl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542745531045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745531045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/sign_div_unsign_1nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542745531076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745531076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_cke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_cke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_cke " "Found entity 1: alt_u_div_cke" {  } { { "db/alt_u_div_cke.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/alt_u_div_cke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542745531123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745531123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "print:print_cuadrado\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"print:print_cuadrado\|lpm_divide:Div2\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1084 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542745531139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "print:print_cuadrado\|lpm_divide:Div2 " "Instantiated megafunction \"print:print_cuadrado\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745531139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745531139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745531139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745531139 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1084 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542745531139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_itl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_itl " "Found entity 1: lpm_divide_itl" {  } { { "db/lpm_divide_itl.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/lpm_divide_itl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542745531217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745531217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542745531248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745531248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ihe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ihe " "Found entity 1: alt_u_div_ihe" {  } { { "db/alt_u_div_ihe.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/alt_u_div_ihe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542745531295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745531295 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "print:print_cuadrado\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"print:print_cuadrado\|lpm_divide:Mod1\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1121 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542745531326 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "print:print_cuadrado\|lpm_divide:Mod1 " "Instantiated megafunction \"print:print_cuadrado\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745531326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745531326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745531326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745531326 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1121 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542745531326 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "print:print_cuadrado\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"print:print_cuadrado\|lpm_divide:Div0\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 972 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542745531358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "print:print_cuadrado\|lpm_divide:Div0 " "Instantiated megafunction \"print:print_cuadrado\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745531358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745531358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745531358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745531358 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 972 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542745531358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ktl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ktl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ktl " "Found entity 1: lpm_divide_ktl" {  } { { "db/lpm_divide_ktl.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/lpm_divide_ktl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542745531436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745531436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542745531467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745531467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mhe " "Found entity 1: alt_u_div_mhe" {  } { { "db/alt_u_div_mhe.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/alt_u_div_mhe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542745531514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745531514 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult14\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult14\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1231 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745531748 "|juego|print:print_cuadrado|lpm_mult:Mult14|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult14\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult14\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1231 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745531748 "|juego|print:print_cuadrado|lpm_mult:Mult14|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult15\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult15\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1231 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745531748 "|juego|print:print_cuadrado|lpm_mult:Mult15|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult15\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult15\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1231 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745531748 "|juego|print:print_cuadrado|lpm_mult:Mult15|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult12\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult12\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1230 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745531748 "|juego|print:print_cuadrado|lpm_mult:Mult12|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult12\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult12\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1230 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745531748 "|juego|print:print_cuadrado|lpm_mult:Mult12|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult13\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult13\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1230 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745531748 "|juego|print:print_cuadrado|lpm_mult:Mult13|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult13\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult13\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1230 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745531748 "|juego|print:print_cuadrado|lpm_mult:Mult13|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult10\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult10\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1229 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745531748 "|juego|print:print_cuadrado|lpm_mult:Mult10|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult10\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult10\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1229 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745531748 "|juego|print:print_cuadrado|lpm_mult:Mult10|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult11\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult11\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1229 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745531748 "|juego|print:print_cuadrado|lpm_mult:Mult11|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult11\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult11\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1229 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745531748 "|juego|print:print_cuadrado|lpm_mult:Mult11|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult8\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult8\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1228 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745531748 "|juego|print:print_cuadrado|lpm_mult:Mult8|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult8\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult8\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1228 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745531748 "|juego|print:print_cuadrado|lpm_mult:Mult8|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult9\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult9\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1228 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745531748 "|juego|print:print_cuadrado|lpm_mult:Mult9|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult9\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult9\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1228 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745531748 "|juego|print:print_cuadrado|lpm_mult:Mult9|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult6\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult6\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1227 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745531748 "|juego|print:print_cuadrado|lpm_mult:Mult6|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult6\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult6\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1227 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745531748 "|juego|print:print_cuadrado|lpm_mult:Mult6|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult7\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult7\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1227 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745531748 "|juego|print:print_cuadrado|lpm_mult:Mult7|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult7\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult7\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1227 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745531748 "|juego|print:print_cuadrado|lpm_mult:Mult7|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult4\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult4\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1226 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745531748 "|juego|print:print_cuadrado|lpm_mult:Mult4|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult4\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult4\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1226 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745531748 "|juego|print:print_cuadrado|lpm_mult:Mult4|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult5\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult5\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1226 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745531748 "|juego|print:print_cuadrado|lpm_mult:Mult5|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult5\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult5\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1226 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745531748 "|juego|print:print_cuadrado|lpm_mult:Mult5|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult2\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult2\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1225 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745531748 "|juego|print:print_cuadrado|lpm_mult:Mult2|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult2\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult2\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1225 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745531748 "|juego|print:print_cuadrado|lpm_mult:Mult2|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult3\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult3\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1225 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745531748 "|juego|print:print_cuadrado|lpm_mult:Mult3|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult3\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult3\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1225 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745531748 "|juego|print:print_cuadrado|lpm_mult:Mult3|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1224 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745531748 "|juego|print:print_cuadrado|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1224 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745531748 "|juego|print:print_cuadrado|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult1\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult1\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1224 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745531748 "|juego|print:print_cuadrado|lpm_mult:Mult1|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult1\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult1\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1224 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542745531748 "|juego|print:print_cuadrado|lpm_mult:Mult1|mult_qgs:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1542745531748 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1542745531748 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1344 " "Ignored 1344 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1344 " "Ignored 1344 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1542745532670 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1542745532670 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero1\[0\] print:print_cuadrado\|color_numero1\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero1\[0\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero1\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1020 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745532717 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero1\[1\] print:print_cuadrado\|color_numero1\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero1\[1\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero1\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1020 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745532717 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero1\[2\] print:print_cuadrado\|color_numero1\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero1\[2\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero1\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1020 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745532717 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero1\[3\] print:print_cuadrado\|color_numero1\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero1\[3\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero1\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1020 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745532717 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero1\[4\] print:print_cuadrado\|color_numero1\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero1\[4\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero1\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1020 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745532717 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero1\[5\] print:print_cuadrado\|color_numero1\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero1\[5\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero1\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1020 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745532717 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero1\[6\] print:print_cuadrado\|color_numero1\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero1\[6\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero1\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1020 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745532717 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero1\[7\] print:print_cuadrado\|color_numero1\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero1\[7\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero1\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1020 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745532717 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero1\[9\] print:print_cuadrado\|color_numero1\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero1\[9\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero1\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1020 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745532717 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero1\[10\] print:print_cuadrado\|color_numero1\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero1\[10\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero1\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1020 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745532717 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero1\[11\] print:print_cuadrado\|color_numero1\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero1\[11\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero1\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1020 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745532717 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero2\[0\] print:print_cuadrado\|color_numero2\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero2\[0\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero2\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1056 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745532717 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero2\[1\] print:print_cuadrado\|color_numero2\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero2\[1\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero2\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1056 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745532717 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero2\[2\] print:print_cuadrado\|color_numero2\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero2\[2\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero2\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1056 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745532717 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero2\[3\] print:print_cuadrado\|color_numero2\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero2\[3\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero2\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1056 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745532717 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero2\[4\] print:print_cuadrado\|color_numero2\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero2\[4\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero2\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1056 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745532717 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero2\[5\] print:print_cuadrado\|color_numero2\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero2\[5\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero2\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1056 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745532717 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero2\[6\] print:print_cuadrado\|color_numero2\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero2\[6\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero2\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1056 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745532717 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero2\[7\] print:print_cuadrado\|color_numero2\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero2\[7\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero2\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1056 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745532717 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero2\[9\] print:print_cuadrado\|color_numero2\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero2\[9\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero2\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1056 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745532717 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero2\[10\] print:print_cuadrado\|color_numero2\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero2\[10\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero2\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1056 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745532717 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero2\[11\] print:print_cuadrado\|color_numero2\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero2\[11\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero2\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1056 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745532717 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero3\[10\] print:print_cuadrado\|color_numero3\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero3\[10\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero3\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1093 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745532717 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero3\[9\] print:print_cuadrado\|color_numero3\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero3\[9\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero3\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1093 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745532717 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero3\[7\] print:print_cuadrado\|color_numero3\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero3\[7\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero3\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1093 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745532717 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero3\[6\] print:print_cuadrado\|color_numero3\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero3\[6\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero3\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1093 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745532717 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero3\[5\] print:print_cuadrado\|color_numero3\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero3\[5\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero3\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1093 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745532717 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero3\[4\] print:print_cuadrado\|color_numero3\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero3\[4\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero3\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1093 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745532717 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero3\[3\] print:print_cuadrado\|color_numero3\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero3\[3\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero3\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1093 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745532717 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero3\[2\] print:print_cuadrado\|color_numero3\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero3\[2\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero3\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1093 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745532717 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero3\[1\] print:print_cuadrado\|color_numero3\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero3\[1\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero3\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1093 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745532717 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero3\[0\] print:print_cuadrado\|color_numero3\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero3\[0\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero3\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1093 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745532717 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero3\[11\] print:print_cuadrado\|color_numero3\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero3\[11\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero3\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1093 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542745532717 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1542745532717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "print:print_cuadrado\|color_numero1\[8\] " "Latch print:print_cuadrado\|color_numero1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA print:print_cuadrado\|Equal14~synth " "Ports D and ENA on the latch are fed by the same signal print:print_cuadrado\|Equal14~synth" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1032 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542745532733 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1020 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542745532733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "print:print_cuadrado\|color_numero2\[8\] " "Latch print:print_cuadrado\|color_numero2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA print:print_cuadrado\|Equal25~synth " "Ports D and ENA on the latch are fed by the same signal print:print_cuadrado\|Equal25~synth" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1068 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542745532733 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1056 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542745532733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "print:print_cuadrado\|color_numero3\[8\] " "Latch print:print_cuadrado\|color_numero3\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA print:print_cuadrado\|destruidos\[0\] " "Ports D and ENA on the latch are fed by the same signal print:print_cuadrado\|destruidos\[0\]" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542745532733 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1093 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542745532733 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542745537888 "|juego|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542745537888 "|juego|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[8\] GND " "Pin \"leds\[8\]\" is stuck at GND" {  } { { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542745537888 "|juego|leds[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[9\] GND " "Pin \"leds\[9\]\" is stuck at GND" {  } { { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542745537888 "|juego|leds[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1542745537888 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542745538263 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542745559232 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542745559232 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5906 " "Implemented 5906 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542745559560 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542745559560 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5779 " "Implemented 5779 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542745559560 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "96 " "Implemented 96 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1542745559560 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542745559560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542745559591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 20 14:25:59 2018 " "Processing ended: Tue Nov 20 14:25:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542745559591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542745559591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542745559591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542745559591 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1542745561388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542745561388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 20 14:26:00 2018 " "Processing started: Tue Nov 20 14:26:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542745561388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1542745561388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off videogame -c juego " "Command: quartus_fit --read_settings_files=off --write_settings_files=off videogame -c juego" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1542745561388 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1542745561716 ""}
{ "Info" "0" "" "Project  = videogame" {  } {  } 0 0 "Project  = videogame" 0 0 "Fitter" 0 0 1542745561716 ""}
{ "Info" "0" "" "Revision = juego" {  } {  } 0 0 "Revision = juego" 0 0 "Fitter" 0 0 1542745561716 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1542745561950 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1542745561950 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "juego 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"juego\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542745561997 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542745562075 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542745562075 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542745562388 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1542745562403 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542745563278 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542745563278 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542745563278 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542745563278 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542745563278 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542745563278 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542745563278 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542745563278 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542745563278 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542745563278 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1542745563278 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542745563294 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542745563294 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542745563294 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542745563294 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542745563294 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542745563294 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542745563294 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542745563294 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1542745563294 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1542745563294 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1542745563294 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1542745563294 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1542745563294 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1542745563310 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "75 " "TimeQuest Timing Analyzer is analyzing 75 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1542745565403 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "juego.sdc " "Synopsys Design Constraints File file not found: 'juego.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1542745565403 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1542745565403 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|StageOut\[35\]~112  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|StageOut\[35\]~112  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|StageOut\[35\]~113  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|StageOut\[35\]~113  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|StageOut\[93\]~143  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|StageOut\[93\]~143  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~10  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~12  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~10  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~10  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~10  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~12  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~12  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~12  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~14  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~14  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~14  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~177  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~177  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[91\]~151  from: datad  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[91\]~151  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[92\]~150  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[92\]~150  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[93\]~149  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[93\]~149  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[96\]~148  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[96\]~148  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[97\]~137  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[97\]~137  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~6  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~8  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~10  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[7\]~12  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[7\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~6  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~6  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~6  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~8  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~8  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~8  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~10  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~10  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~10  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~12  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~12  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~12  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~14  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~14  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~14  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~6  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~6  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~6  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~8  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~8  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~8  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~10  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~10  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~10  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~12  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~12  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~12  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~14  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~14  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~14  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~16  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~16  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~16  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|color_numero3\[10\]~12  from: dataa  to: combout " "Cell: print_cuadrado\|color_numero3\[10\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|color_numero3\[10\]~12  from: datab  to: combout " "Cell: print_cuadrado\|color_numero3\[10\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|color_numero3\[10\]~19  from: dataa  to: combout " "Cell: print_cuadrado\|color_numero3\[10\]~19  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745565466 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1542745565466 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1542745565481 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1542745565481 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1542745565481 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisor25:divisor\|\\reloj:clock  " "Automatically promoted node divisor25:divisor\|\\reloj:clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542745565888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor25:divisor\|\\reloj:clock~0 " "Destination node divisor25:divisor\|\\reloj:clock~0" {  } { { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542745565888 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542745565888 ""}  } { { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542745565888 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "print:print_cuadrado\|divisorPrint:divisor_25\|clk  " "Automatically promoted node print:print_cuadrado\|divisorPrint:divisor_25\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542745565888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|destruidos\[9\] " "Destination node print:print_cuadrado\|destruidos\[9\]" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 772 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542745565888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|destruidos\[8\] " "Destination node print:print_cuadrado\|destruidos\[8\]" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 772 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542745565888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|destruidos\[7\] " "Destination node print:print_cuadrado\|destruidos\[7\]" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 772 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542745565888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|destruidos\[6\] " "Destination node print:print_cuadrado\|destruidos\[6\]" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 772 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542745565888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|destruidos\[5\] " "Destination node print:print_cuadrado\|destruidos\[5\]" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 772 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542745565888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|destruidos\[4\] " "Destination node print:print_cuadrado\|destruidos\[4\]" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 772 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542745565888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|destruidos\[1\] " "Destination node print:print_cuadrado\|destruidos\[1\]" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 772 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542745565888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide7\[9\] " "Destination node print:print_cuadrado\|desp_asteroide7\[9\]" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 908 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542745565888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide7\[8\] " "Destination node print:print_cuadrado\|desp_asteroide7\[8\]" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 908 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542745565888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide7\[7\] " "Destination node print:print_cuadrado\|desp_asteroide7\[7\]" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 908 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542745565888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1542745565888 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542745565888 ""}  } { { "divisorPrint.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/divisorPrint.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542745565888 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "print:print_cuadrado\|LessThan57~2  " "Automatically promoted node print:print_cuadrado\|LessThan57~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542745565888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide0~0 " "Destination node print:print_cuadrado\|desp_asteroide0~0" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 514 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542745565888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide0~1 " "Destination node print:print_cuadrado\|desp_asteroide0~1" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 514 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542745565888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide0~2 " "Destination node print:print_cuadrado\|desp_asteroide0~2" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 514 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542745565888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide0~3 " "Destination node print:print_cuadrado\|desp_asteroide0~3" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 514 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542745565888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide0~4 " "Destination node print:print_cuadrado\|desp_asteroide0~4" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 514 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542745565888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|Add49~12 " "Destination node print:print_cuadrado\|Add49~12" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 916 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542745565888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide0~5 " "Destination node print:print_cuadrado\|desp_asteroide0~5" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 514 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542745565888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide0~6 " "Destination node print:print_cuadrado\|desp_asteroide0~6" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 514 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542745565888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|desp_asteroide0~7 " "Destination node print:print_cuadrado\|desp_asteroide0~7" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 514 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542745565888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|Add49~21 " "Destination node print:print_cuadrado\|Add49~21" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 916 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12092 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542745565888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1542745565888 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542745565888 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 859 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 11958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542745565888 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "print:print_cuadrado\|posX_asteroide1\[0\]~0  " "Automatically promoted node print:print_cuadrado\|posX_asteroide1\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542745565888 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12096 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542745565888 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "print:print_cuadrado\|posX_asteroide2\[0\]~0  " "Automatically promoted node print:print_cuadrado\|posX_asteroide2\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542745565888 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542745565888 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "print:print_cuadrado\|posX_asteroide3\[0\]~0  " "Automatically promoted node print:print_cuadrado\|posX_asteroide3\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542745565888 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542745565888 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "print:print_cuadrado\|posX_asteroide4\[0\]~1  " "Automatically promoted node print:print_cuadrado\|posX_asteroide4\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542745565888 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542745565888 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "print:print_cuadrado\|posX_asteroide5\[0\]~0  " "Automatically promoted node print:print_cuadrado\|posX_asteroide5\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542745565888 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542745565888 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "print:print_cuadrado\|posX_asteroide6\[0\]~0  " "Automatically promoted node print:print_cuadrado\|posX_asteroide6\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542745565888 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542745565888 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "print:print_cuadrado\|posX_asteroide7\[0\]~1  " "Automatically promoted node print:print_cuadrado\|posX_asteroide7\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542745565888 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 848 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 12315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542745565888 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "print:print_cuadrado\|explota_nave  " "Automatically promoted node print:print_cuadrado\|explota_nave " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542745565888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "print:print_cuadrado\|explota_nave~0 " "Destination node print:print_cuadrado\|explota_nave~0" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 559 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 11496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542745565888 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542745565888 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 559 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542745565888 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1542745566841 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542745566841 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542745566841 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542745566856 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542745566856 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1542745566856 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1542745567309 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1542745567309 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542745567309 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542745567778 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1542745567794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542745570668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542745572871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542745572934 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542745598838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:26 " "Fitter placement operations ending: elapsed time is 00:00:26" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542745598838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542745600416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+03 ns 2.3% " "3e+03 ns of routing delay (approximately 2.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1542745609431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "34 X45_Y11 X55_Y21 " "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X45_Y11 to location X55_Y21" {  } { { "loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 1 { 0 "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X45_Y11 to location X55_Y21"} { { 12 { 0 ""} 45 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1542745611384 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542745611384 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1542745682504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1542745708003 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1542745708003 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:46 " "Fitter routing operations ending: elapsed time is 00:01:46" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542745708003 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.63 " "Total time spent on timing analysis during the Fitter is 12.63 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1542745708362 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542745708424 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542745714158 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542745714158 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542745720580 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542745722502 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 MAX 10 " "7 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Lbtn 3.3-V LVTTL V10 " "Pin Lbtn uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { Lbtn } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Lbtn" } } } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542745723314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rbtn 3.3-V LVTTL W10 " "Pin Rbtn uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { Rbtn } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rbtn" } } } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542745723314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Ubtn 3.3-V LVTTL V9 " "Pin Ubtn uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { Ubtn } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ubtn" } } } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542745723314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Dbtn 3.3-V LVTTL W9 " "Pin Dbtn uses I/O standard 3.3-V LVTTL at W9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { Dbtn } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dbtn" } } } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542745723314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "shoot 3.3-V LVTTL V8 " "Pin shoot uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { shoot } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "shoot" } } } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542745723314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btnB 3.3-V LVTTL W8 " "Pin btnB uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { btnB } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "btnB" } } } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542745723314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL P11 " "Pin clk uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542745723314 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1542745723314 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/output_files/juego.fit.smsg " "Generated suppressed messages file D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/output_files/juego.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1542745723626 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5519 " "Peak virtual memory: 5519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542745725173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 20 14:28:45 2018 " "Processing ended: Tue Nov 20 14:28:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542745725173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:45 " "Elapsed time: 00:02:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542745725173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:24 " "Total CPU time (on all processors): 00:03:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542745725173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542745725173 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1542745726642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542745726657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 20 14:28:46 2018 " "Processing started: Tue Nov 20 14:28:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542745726657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1542745726657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off videogame -c juego " "Command: quartus_asm --read_settings_files=off --write_settings_files=off videogame -c juego" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1542745726657 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1542745727392 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1542745729720 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1542745729892 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542745730970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 20 14:28:50 2018 " "Processing ended: Tue Nov 20 14:28:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542745730970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542745730970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542745730970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1542745730970 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1542745731782 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1542745732782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542745732798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 20 14:28:52 2018 " "Processing started: Tue Nov 20 14:28:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542745732798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745732798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta videogame -c juego " "Command: quartus_sta videogame -c juego" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745732798 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1542745733110 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745734063 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745734063 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745734141 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745734141 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "75 " "TimeQuest Timing Analyzer is analyzing 75 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745734688 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "juego.sdc " "Synopsys Design Constraints File file not found: 'juego.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745734829 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745734829 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor25:divisor\|\\reloj:clock divisor25:divisor\|\\reloj:clock " "create_clock -period 1.000 -name divisor25:divisor\|\\reloj:clock divisor25:divisor\|\\reloj:clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542745734844 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542745734844 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name print:print_cuadrado\|divisorPrint:divisor_25\|clk print:print_cuadrado\|divisorPrint:divisor_25\|clk " "create_clock -period 1.000 -name print:print_cuadrado\|divisorPrint:divisor_25\|clk print:print_cuadrado\|divisorPrint:divisor_25\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542745734844 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name print:print_cuadrado\|explota_nave print:print_cuadrado\|explota_nave " "create_clock -period 1.000 -name print:print_cuadrado\|explota_nave print:print_cuadrado\|explota_nave" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542745734844 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name print:print_cuadrado\|desp_asteroide0\[0\] print:print_cuadrado\|desp_asteroide0\[0\] " "create_clock -period 1.000 -name print:print_cuadrado\|desp_asteroide0\[0\] print:print_cuadrado\|desp_asteroide0\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542745734844 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name print:print_cuadrado\|destruidos\[0\] print:print_cuadrado\|destruidos\[0\] " "create_clock -period 1.000 -name print:print_cuadrado\|destruidos\[0\] print:print_cuadrado\|destruidos\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542745734844 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name print:print_cuadrado\|destruidos\[2\] print:print_cuadrado\|destruidos\[2\] " "create_clock -period 1.000 -name print:print_cuadrado\|destruidos\[2\] print:print_cuadrado\|destruidos\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542745734844 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name print:print_cuadrado\|destruidos\[3\] print:print_cuadrado\|destruidos\[3\] " "create_clock -period 1.000 -name print:print_cuadrado\|destruidos\[3\] print:print_cuadrado\|destruidos\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542745734844 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745734844 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|StageOut\[35\]~112  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|StageOut\[35\]~112  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|StageOut\[35\]~113  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|StageOut\[35\]~113  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|StageOut\[93\]~143  from: datac  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|StageOut\[93\]~143  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~10  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~12  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~10  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~10  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~10  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~12  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~12  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~12  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~14  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~14  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~14  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~177  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~177  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[91\]~151  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[91\]~151  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[92\]~150  from: datad  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[92\]~150  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[93\]~149  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[93\]~149  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[96\]~148  from: datac  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[96\]~148  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[97\]~137  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[97\]~137  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~6  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~8  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~10  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[7\]~12  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[7\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~6  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~6  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~6  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~8  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~8  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~8  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~10  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~10  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~10  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~12  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~12  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~12  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~14  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~14  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~14  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~6  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~6  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~6  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~8  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~8  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~8  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~10  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~10  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~10  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~12  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~12  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~12  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~14  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~14  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~14  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~16  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~16  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~16  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|color_numero3\[10\]~12  from: datab  to: combout " "Cell: print_cuadrado\|color_numero3\[10\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|color_numero3\[10\]~12  from: datac  to: combout " "Cell: print_cuadrado\|color_numero3\[10\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|color_numero3\[10\]~19  from: datac  to: combout " "Cell: print_cuadrado\|color_numero3\[10\]~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745734876 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745734876 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745734907 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745734907 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1542745734907 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1542745734923 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1542745734969 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745735032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -48.002 " "Worst-case setup slack is -48.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745735032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745735032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -48.002             -83.243 print:print_cuadrado\|destruidos\[2\]  " "  -48.002             -83.243 print:print_cuadrado\|destruidos\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745735032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -47.918             -99.556 print:print_cuadrado\|destruidos\[3\]  " "  -47.918             -99.556 print:print_cuadrado\|destruidos\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745735032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -36.545             -36.545 print:print_cuadrado\|destruidos\[0\]  " "  -36.545             -36.545 print:print_cuadrado\|destruidos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745735032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.963           -2091.431 divisor25:divisor\|\\reloj:clock  " "  -24.963           -2091.431 divisor25:divisor\|\\reloj:clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745735032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.433           -1736.928 print:print_cuadrado\|divisorPrint:divisor_25\|clk  " "  -18.433           -1736.928 print:print_cuadrado\|divisorPrint:divisor_25\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745735032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.990             -74.004 print:print_cuadrado\|desp_asteroide0\[0\]  " "   -1.990             -74.004 print:print_cuadrado\|desp_asteroide0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745735032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.627              -0.627 clk  " "   -0.627              -0.627 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745735032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 print:print_cuadrado\|explota_nave  " "    0.098               0.000 print:print_cuadrado\|explota_nave " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745735032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745735032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -16.393 " "Worst-case hold slack is -16.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745735094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745735094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.393             -26.589 print:print_cuadrado\|destruidos\[3\]  " "  -16.393             -26.589 print:print_cuadrado\|destruidos\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745735094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.420             -20.472 print:print_cuadrado\|destruidos\[2\]  " "  -13.420             -20.472 print:print_cuadrado\|destruidos\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745735094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.804              -3.422 print:print_cuadrado\|divisorPrint:divisor_25\|clk  " "   -2.804              -3.422 print:print_cuadrado\|divisorPrint:divisor_25\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745735094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.627             -19.350 print:print_cuadrado\|desp_asteroide0\[0\]  " "   -2.627             -19.350 print:print_cuadrado\|desp_asteroide0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745735094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 divisor25:divisor\|\\reloj:clock  " "    0.343               0.000 divisor25:divisor\|\\reloj:clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745735094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 print:print_cuadrado\|explota_nave  " "    0.344               0.000 print:print_cuadrado\|explota_nave " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745735094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.582               0.000 clk  " "    0.582               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745735094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.368               0.000 print:print_cuadrado\|destruidos\[0\]  " "    1.368               0.000 print:print_cuadrado\|destruidos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745735094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745735094 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745735110 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745735110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -19.121 " "Worst-case minimum pulse width slack is -19.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745735110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745735110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.121          -14315.246 print:print_cuadrado\|destruidos\[3\]  " "  -19.121          -14315.246 print:print_cuadrado\|destruidos\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745735110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.596           -8165.344 print:print_cuadrado\|destruidos\[2\]  " "  -16.596           -8165.344 print:print_cuadrado\|destruidos\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745735110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 clk  " "   -3.000              -4.403 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745735110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -273.585 divisor25:divisor\|\\reloj:clock  " "   -1.403            -273.585 divisor25:divisor\|\\reloj:clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745735110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -197.823 print:print_cuadrado\|divisorPrint:divisor_25\|clk  " "   -1.403            -197.823 print:print_cuadrado\|divisorPrint:divisor_25\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745735110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -2.806 print:print_cuadrado\|explota_nave  " "   -1.403              -2.806 print:print_cuadrado\|explota_nave " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745735110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.818              -6.608 print:print_cuadrado\|destruidos\[0\]  " "   -0.818              -6.608 print:print_cuadrado\|destruidos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745735110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 print:print_cuadrado\|desp_asteroide0\[0\]  " "    0.407               0.000 print:print_cuadrado\|desp_asteroide0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745735110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745735110 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1542745735188 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745735251 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745741906 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|StageOut\[35\]~112  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|StageOut\[35\]~112  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|StageOut\[35\]~113  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|StageOut\[35\]~113  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|StageOut\[93\]~143  from: datac  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|StageOut\[93\]~143  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~10  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~12  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~10  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~10  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~10  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~12  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~12  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~12  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~14  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~14  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~14  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~177  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~177  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[91\]~151  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[91\]~151  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[92\]~150  from: datad  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[92\]~150  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[93\]~149  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[93\]~149  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[96\]~148  from: datac  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[96\]~148  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[97\]~137  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[97\]~137  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~6  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~8  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~10  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[7\]~12  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[7\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~6  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~6  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~6  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~8  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~8  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~8  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~10  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~10  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~10  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~12  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~12  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~12  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~14  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~14  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~14  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~6  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~6  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~6  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~8  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~8  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~8  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~10  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~10  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~10  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~12  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~12  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~12  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~14  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~14  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~14  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~16  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~16  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~16  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|color_numero3\[10\]~12  from: datab  to: combout " "Cell: print_cuadrado\|color_numero3\[10\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|color_numero3\[10\]~12  from: datac  to: combout " "Cell: print_cuadrado\|color_numero3\[10\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|color_numero3\[10\]~19  from: datac  to: combout " "Cell: print_cuadrado\|color_numero3\[10\]~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745742406 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745742406 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745742406 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745742516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -44.011 " "Worst-case setup slack is -44.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745742516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745742516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -44.011             -76.579 print:print_cuadrado\|destruidos\[2\]  " "  -44.011             -76.579 print:print_cuadrado\|destruidos\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745742516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -43.929             -91.329 print:print_cuadrado\|destruidos\[3\]  " "  -43.929             -91.329 print:print_cuadrado\|destruidos\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745742516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -33.746             -33.746 print:print_cuadrado\|destruidos\[0\]  " "  -33.746             -33.746 print:print_cuadrado\|destruidos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745742516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.834           -1906.007 divisor25:divisor\|\\reloj:clock  " "  -22.834           -1906.007 divisor25:divisor\|\\reloj:clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745742516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.786           -1577.756 print:print_cuadrado\|divisorPrint:divisor_25\|clk  " "  -16.786           -1577.756 print:print_cuadrado\|divisorPrint:divisor_25\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745742516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.844             -70.796 print:print_cuadrado\|desp_asteroide0\[0\]  " "   -1.844             -70.796 print:print_cuadrado\|desp_asteroide0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745742516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.448              -0.448 clk  " "   -0.448              -0.448 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745742516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 print:print_cuadrado\|explota_nave  " "    0.173               0.000 print:print_cuadrado\|explota_nave " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745742516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745742516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -14.814 " "Worst-case hold slack is -14.814" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745742578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745742578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.814             -24.045 print:print_cuadrado\|destruidos\[3\]  " "  -14.814             -24.045 print:print_cuadrado\|destruidos\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745742578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.234             -18.619 print:print_cuadrado\|destruidos\[2\]  " "  -12.234             -18.619 print:print_cuadrado\|destruidos\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745742578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.586              -3.240 print:print_cuadrado\|divisorPrint:divisor_25\|clk  " "   -2.586              -3.240 print:print_cuadrado\|divisorPrint:divisor_25\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745742578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.294             -16.485 print:print_cuadrado\|desp_asteroide0\[0\]  " "   -2.294             -16.485 print:print_cuadrado\|desp_asteroide0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745742578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 divisor25:divisor\|\\reloj:clock  " "    0.308               0.000 divisor25:divisor\|\\reloj:clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745742578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 print:print_cuadrado\|explota_nave  " "    0.309               0.000 print:print_cuadrado\|explota_nave " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745742578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 clk  " "    0.424               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745742578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.219               0.000 print:print_cuadrado\|destruidos\[0\]  " "    1.219               0.000 print:print_cuadrado\|destruidos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745742578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745742578 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745742594 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745742594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -17.365 " "Worst-case minimum pulse width slack is -17.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745742594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745742594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.365          -12892.950 print:print_cuadrado\|destruidos\[3\]  " "  -17.365          -12892.950 print:print_cuadrado\|destruidos\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745742594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.067           -7325.915 print:print_cuadrado\|destruidos\[2\]  " "  -15.067           -7325.915 print:print_cuadrado\|destruidos\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745742594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 clk  " "   -3.000              -4.403 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745742594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -273.585 divisor25:divisor\|\\reloj:clock  " "   -1.403            -273.585 divisor25:divisor\|\\reloj:clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745742594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -197.823 print:print_cuadrado\|divisorPrint:divisor_25\|clk  " "   -1.403            -197.823 print:print_cuadrado\|divisorPrint:divisor_25\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745742594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -2.806 print:print_cuadrado\|explota_nave  " "   -1.403              -2.806 print:print_cuadrado\|explota_nave " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745742594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.860              -5.588 print:print_cuadrado\|destruidos\[0\]  " "   -0.860              -5.588 print:print_cuadrado\|destruidos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745742594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 print:print_cuadrado\|desp_asteroide0\[0\]  " "    0.311               0.000 print:print_cuadrado\|desp_asteroide0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745742594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745742594 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1542745742672 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout " "Cell: print_cuadrado\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|StageOut\[35\]~112  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|StageOut\[35\]~112  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|StageOut\[35\]~113  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|StageOut\[35\]~113  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|StageOut\[93\]~143  from: datac  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|StageOut\[93\]~143  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~10  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~12  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~10  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~10  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~10  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~12  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~12  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~12  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~14  from: cin  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~14  from: dataa  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~14  from: datab  to: combout " "Cell: print_cuadrado\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~177  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~177  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[91\]~151  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[91\]~151  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[92\]~150  from: datad  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[92\]~150  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[93\]~149  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[93\]~149  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[96\]~148  from: datac  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[96\]~148  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[97\]~137  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|StageOut\[97\]~137  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~6  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~8  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~10  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[7\]~12  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[7\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~6  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~6  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~6  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~8  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~8  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~8  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~10  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~10  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~10  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~12  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~12  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~12  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~14  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~14  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~14  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~6  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~6  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~6  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~8  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~8  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~8  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~10  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~10  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~10  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~12  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~12  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~12  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~14  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~14  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~14  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~16  from: cin  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~16  from: dataa  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~16  from: datab  to: combout " "Cell: print_cuadrado\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|color_numero3\[10\]~12  from: datab  to: combout " "Cell: print_cuadrado\|color_numero3\[10\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|color_numero3\[10\]~12  from: datac  to: combout " "Cell: print_cuadrado\|color_numero3\[10\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: print_cuadrado\|color_numero3\[10\]~19  from: datac  to: combout " "Cell: print_cuadrado\|color_numero3\[10\]~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542745743031 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745743031 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745743031 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745743109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.288 " "Worst-case setup slack is -20.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745743109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745743109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.288             -35.476 print:print_cuadrado\|destruidos\[2\]  " "  -20.288             -35.476 print:print_cuadrado\|destruidos\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745743109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.280             -41.723 print:print_cuadrado\|destruidos\[3\]  " "  -20.280             -41.723 print:print_cuadrado\|destruidos\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745743109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.726             -15.726 print:print_cuadrado\|destruidos\[0\]  " "  -15.726             -15.726 print:print_cuadrado\|destruidos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745743109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.532            -861.932 divisor25:divisor\|\\reloj:clock  " "  -10.532            -861.932 divisor25:divisor\|\\reloj:clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745743109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.134            -644.933 print:print_cuadrado\|divisorPrint:divisor_25\|clk  " "   -7.134            -644.933 print:print_cuadrado\|divisorPrint:divisor_25\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745743109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500              -9.220 print:print_cuadrado\|desp_asteroide0\[0\]  " "   -0.500              -9.220 print:print_cuadrado\|desp_asteroide0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745743109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.171              -0.171 clk  " "   -0.171              -0.171 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745743109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.612               0.000 print:print_cuadrado\|explota_nave  " "    0.612               0.000 print:print_cuadrado\|explota_nave " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745743109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745743109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.544 " "Worst-case hold slack is -6.544" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745743156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745743156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.544             -10.793 print:print_cuadrado\|destruidos\[3\]  " "   -6.544             -10.793 print:print_cuadrado\|destruidos\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745743156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.321              -8.280 print:print_cuadrado\|destruidos\[2\]  " "   -5.321              -8.280 print:print_cuadrado\|destruidos\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745743156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.455              -2.091 print:print_cuadrado\|divisorPrint:divisor_25\|clk  " "   -1.455              -2.091 print:print_cuadrado\|divisorPrint:divisor_25\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745743156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.327              -9.739 print:print_cuadrado\|desp_asteroide0\[0\]  " "   -1.327              -9.739 print:print_cuadrado\|desp_asteroide0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745743156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 divisor25:divisor\|\\reloj:clock  " "    0.150               0.000 divisor25:divisor\|\\reloj:clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745743156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 print:print_cuadrado\|explota_nave  " "    0.151               0.000 print:print_cuadrado\|explota_nave " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745743156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 clk  " "    0.406               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745743156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.522               0.000 print:print_cuadrado\|destruidos\[0\]  " "    0.522               0.000 print:print_cuadrado\|destruidos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745743156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745743156 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745743172 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745743172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -7.390 " "Worst-case minimum pulse width slack is -7.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745743172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745743172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.390           -5136.572 print:print_cuadrado\|destruidos\[3\]  " "   -7.390           -5136.572 print:print_cuadrado\|destruidos\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745743172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.360           -2893.882 print:print_cuadrado\|destruidos\[2\]  " "   -6.360           -2893.882 print:print_cuadrado\|destruidos\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745743172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.219 clk  " "   -3.000              -4.219 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745743172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -195.000 divisor25:divisor\|\\reloj:clock  " "   -1.000            -195.000 divisor25:divisor\|\\reloj:clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745743172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -141.000 print:print_cuadrado\|divisorPrint:divisor_25\|clk  " "   -1.000            -141.000 print:print_cuadrado\|divisorPrint:divisor_25\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745743172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 print:print_cuadrado\|explota_nave  " "   -1.000              -2.000 print:print_cuadrado\|explota_nave " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745743172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.222              -0.622 print:print_cuadrado\|destruidos\[0\]  " "   -0.222              -0.622 print:print_cuadrado\|destruidos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745743172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 print:print_cuadrado\|desp_asteroide0\[0\]  " "    0.268               0.000 print:print_cuadrado\|desp_asteroide0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542745743172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745743172 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745744187 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745744203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542745744328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 20 14:29:04 2018 " "Processing ended: Tue Nov 20 14:29:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542745744328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542745744328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542745744328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745744328 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 101 s " "Quartus Prime Full Compilation was successful. 0 errors, 101 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542745745219 ""}
