Fitter report for top_module
Mon Jun 23 23:11:47 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Other Routing Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing Summary
 35. Estimated Delay Added for Hold Timing Details
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Mon Jun 23 23:11:47 2025           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; top_module                                      ;
; Top-level Entity Name              ; top_module                                      ;
; Family                             ; Cyclone IV GX                                   ;
; Device                             ; EP4CGX15BF14C6                                  ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 735 / 14,400 ( 5 % )                            ;
;     Total combinational functions  ; 734 / 14,400 ( 5 % )                            ;
;     Dedicated logic registers      ; 30 / 14,400 ( < 1 % )                           ;
; Total registers                    ; 30                                              ;
; Total pins                         ; 8 / 81 ( 10 % )                                 ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0 / 552,960 ( 0 % )                             ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total GXB Receiver Channel PCS     ; 0 / 2 ( 0 % )                                   ;
; Total GXB Receiver Channel PMA     ; 0 / 2 ( 0 % )                                   ;
; Total GXB Transmitter Channel PCS  ; 0 / 2 ( 0 % )                                   ;
; Total GXB Transmitter Channel PMA  ; 0 / 2 ( 0 % )                                   ;
; Total PLLs                         ; 0 / 3 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; auto                                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Generate GXB Reconfig MIF                                                  ; Off                                   ; Off                                   ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_40MHz                            ; FREQ_40MHz                            ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------+
; I/O Assignment Warnings                   ;
+-----------+-------------------------------+
; Pin Name  ; Reason                        ;
+-----------+-------------------------------+
; sa1_pwm   ; Incomplete set of assignments ;
; sa2_pwm   ; Incomplete set of assignments ;
; sb1_pwm   ; Incomplete set of assignments ;
; sb2_pwm   ; Incomplete set of assignments ;
; sc1_pwm   ; Incomplete set of assignments ;
; sc2_pwm   ; Incomplete set of assignments ;
; rst_n     ; Incomplete set of assignments ;
; clk_50mhz ; Incomplete set of assignments ;
+-----------+-------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 794 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 794 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 784     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/output_files/top_module.pin.


+---------------------------------------------------------------------+
; Fitter Resource Usage Summary                                       ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Total logic elements                        ; 735 / 14,400 ( 5 % )  ;
;     -- Combinational with no register       ; 705                   ;
;     -- Register only                        ; 1                     ;
;     -- Combinational with a register        ; 29                    ;
;                                             ;                       ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 388                   ;
;     -- 3 input functions                    ; 158                   ;
;     -- <=2 input functions                  ; 188                   ;
;     -- Register only                        ; 1                     ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 562                   ;
;     -- arithmetic mode                      ; 172                   ;
;                                             ;                       ;
; Total registers*                            ; 30 / 14,733 ( < 1 % ) ;
;     -- Dedicated logic registers            ; 30 / 14,400 ( < 1 % ) ;
;     -- I/O registers                        ; 0 / 333 ( 0 % )       ;
;                                             ;                       ;
; Total LABs:  partially or completely used   ; 53 / 900 ( 6 % )      ;
; Virtual pins                                ; 0                     ;
; I/O pins                                    ; 8 / 81 ( 10 % )       ;
;     -- Clock pins                           ; 1 / 6 ( 17 % )        ;
;     -- Dedicated input pins                 ; 0 / 12 ( 0 % )        ;
;                                             ;                       ;
; Global signals                              ; 3                     ;
; M9Ks                                        ; 0 / 60 ( 0 % )        ;
; Total block memory bits                     ; 0 / 552,960 ( 0 % )   ;
; Total block memory implementation bits      ; 0 / 552,960 ( 0 % )   ;
; PLLs                                        ; 0 / 3 ( 0 % )         ;
; Global clocks                               ; 3 / 20 ( 15 % )       ;
; JTAGs                                       ; 0 / 1 ( 0 % )         ;
; CRC blocks                                  ; 0 / 1 ( 0 % )         ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )         ;
; GXB Receiver channel PCSs                   ; 0 / 2 ( 0 % )         ;
; GXB Receiver channel PMAs                   ; 0 / 2 ( 0 % )         ;
; GXB Transmitter channel PCSs                ; 0 / 2 ( 0 % )         ;
; GXB Transmitter channel PMAs                ; 0 / 2 ( 0 % )         ;
; Impedance control blocks                    ; 0 / 3 ( 0 % )         ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 1%          ;
; Peak interconnect usage (total/H/V)         ; 5% / 4% / 6%          ;
; Maximum fan-out                             ; 173                   ;
; Highest non-global fan-out                  ; 173                   ;
; Total fan-out                               ; 2495                  ;
; Average fan-out                             ; 3.14                  ;
+---------------------------------------------+-----------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 735 / 14400 ( 5 % )  ; 0 / 14400 ( 0 % )              ;
;     -- Combinational with no register       ; 705                  ; 0                              ;
;     -- Register only                        ; 1                    ; 0                              ;
;     -- Combinational with a register        ; 29                   ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 388                  ; 0                              ;
;     -- 3 input functions                    ; 158                  ; 0                              ;
;     -- <=2 input functions                  ; 188                  ; 0                              ;
;     -- Register only                        ; 1                    ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 562                  ; 0                              ;
;     -- arithmetic mode                      ; 172                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 30                   ; 0                              ;
;     -- Dedicated logic registers            ; 30 / 14400 ( < 1 % ) ; 0 / 14400 ( 0 % )              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 53 / 900 ( 6 % )     ; 0 / 900 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 8                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0                    ; 0                              ;
; Total memory bits                           ; 0                    ; 0                              ;
; Total RAM block bits                        ; 0                    ; 0                              ;
; Clock control block                         ; 3 / 23 ( 13 % )      ; 0 / 23 ( 0 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 0                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 0                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 2490                 ; 5                              ;
;     -- Registered Connections               ; 145                  ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 2                    ; 0                              ;
;     -- Output Ports                         ; 6                    ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; clk_50mhz ; J7    ; 3A       ; 16           ; 0            ; 14           ; 7                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; rst_n     ; J6    ; 3A       ; 16           ; 0            ; 21           ; 30                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; sa1_pwm ; A7    ; 8        ; 12           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sa2_pwm ; A8    ; 8        ; 12           ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sb1_pwm ; C6    ; 8        ; 14           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sb2_pwm ; B6    ; 8        ; 14           ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sc1_pwm ; A11   ; 7        ; 20           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sc2_pwm ; A6    ; 8        ; 10           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                       ;
+----------+------------------+--------------------------+------------------+---------------------------+
; Location ; Pin Name         ; Reserved As              ; User Signal Name ; Pin Type                  ;
+----------+------------------+--------------------------+------------------+---------------------------+
; L3       ; MSEL2            ; -                        ; -                ; Dedicated Programming Pin ;
; N3       ; MSEL1            ; -                        ; -                ; Dedicated Programming Pin ;
; K5       ; MSEL0            ; -                        ; -                ; Dedicated Programming Pin ;
; J5       ; CONF_DONE        ; -                        ; -                ; Dedicated Programming Pin ;
; K6       ; nSTATUS          ; -                        ; -                ; Dedicated Programming Pin ;
; N5       ; DIFFIO_B1n, NCEO ; Use as programming pin   ; ~ALTERA_NCEO~    ; Dual Purpose Pin          ;
; A6       ; CLKUSR           ; Use as regular IO        ; sc2_pwm          ; Dual Purpose Pin          ;
; A5       ; DATA0            ; As input tri-stated      ; ~ALTERA_DATA0~   ; Dual Purpose Pin          ;
; B5       ; ASDO             ; As input tri-stated      ; ~ALTERA_ASDO~    ; Dual Purpose Pin          ;
; C5       ; NCSO             ; As input tri-stated      ; ~ALTERA_NCSO~    ; Dual Purpose Pin          ;
; A4       ; DCLK             ; As output driving ground ; ~ALTERA_DCLK~    ; Dual Purpose Pin          ;
; D5       ; nCONFIG          ; -                        ; -                ; Dedicated Programming Pin ;
; C4       ; nCE              ; -                        ; -                ; Dedicated Programming Pin ;
+----------+------------------+--------------------------+------------------+---------------------------+


+------------------------------------------------------------------------------+
; I/O Bank Usage                                                               ;
+----------+-----------------+---------------+--------------+------------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ; VCCCLKIN Voltage ;
+----------+-----------------+---------------+--------------+------------------+
; QL0      ; 0 / 8 ( 0 % )   ; --            ; --           ; --               ;
; 3        ; 1 / 8 ( 13 % )  ; 2.5V          ; --           ; --               ;
; 3A       ; 2 / 2 ( 100 % ) ; --            ; --           ; 2.5V             ;
; 4        ; 0 / 14 ( 0 % )  ; 2.5V          ; --           ; --               ;
; 5        ; 0 / 12 ( 0 % )  ; 2.5V          ; --           ; --               ;
; 6        ; 0 / 12 ( 0 % )  ; 2.5V          ; --           ; --               ;
; 7        ; 1 / 14 ( 7 % )  ; 2.5V          ; --           ; --               ;
; 8A       ; 0 / 2 ( 0 % )   ; --            ; --           ; 2.5V             ;
; 8        ; 5 / 5 ( 100 % ) ; 2.5V          ; --           ; --               ;
; 9        ; 4 / 4 ( 100 % ) ; 2.5V          ; --           ; --               ;
+----------+-----------------+---------------+--------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                               ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                   ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ; 99         ; 9        ; #TDO                                             ; output ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ; 98         ; 9        ; #TMS                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ; 96         ; 9        ; #TDI                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; A4       ; 93         ; 9        ; ~ALTERA_DCLK~                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A5       ; 90         ; 9        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A6       ; 89         ; 8        ; sc2_pwm                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 87         ; 8        ; sa1_pwm                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 88         ; 8        ; sa2_pwm                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 81         ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 82         ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A11      ; 79         ; 7        ; sc1_pwm                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 80         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 73         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 97         ; 9        ; #TCK                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; B4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B5       ; 91         ; 9        ; ~ALTERA_ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; B6       ; 86         ; 8        ; sb2_pwm                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B8       ; 77         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 76         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B11      ; 75         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ; 74         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C1       ; 9          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 8          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C3       ;            ; 9        ; VCCIO9                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C4       ; 95         ; 9        ; ^nCE                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C5       ; 92         ; 9        ; ~ALTERA_NCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; C6       ; 85         ; 8        ; sb1_pwm                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 78         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C10      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 69         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 70         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 71         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D3       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D4       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ; 94         ; 9        ; ^nCONFIG                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D7       ;            ; 8A       ; VCC_CLKIN8A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 65         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D11      ; 68         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D12      ; 67         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D13      ; 72         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E1       ; 11         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E2       ; 10         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 83         ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E7       ; 84         ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E10      ; 66         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E11      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ; 63         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F9       ; 64         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F10      ; 62         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F11      ; 61         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F12      ; 58         ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F13      ; 57         ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G1       ; 13         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ; 12         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ;            ; --       ; VCCH_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 60         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G10      ; 59         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G11      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ; 55         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H10      ; 52         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H11      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H12      ; 51         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H13      ; 56         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J1       ; 15         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J2       ; 14         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J5       ; 19         ; 3        ; ^CONF_DONE                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 3A       ; rst_n                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; J7       ; 30         ; 3A       ; clk_50mhz                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; J8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J13      ; 53         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 18         ; 3        ; ^MSEL0                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 20         ; 3        ; ^nSTATUS                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ; 3A       ; VCC_CLKIN3A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 35         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; K9       ; 36         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 43         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 48         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 47         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ; 54         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ;            ;          ; RREF                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ; 16         ; 3        ; ^MSEL2                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 21         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L5       ; 27         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L6       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ; 28         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; L8       ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L9       ; 37         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L11      ; 44         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 50         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 49         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M3       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M4       ; 22         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 25         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 31         ; 4        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ; 38         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ; 41         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ; 46         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 17         ; 3        ; ^MSEL1                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ; 23         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N5       ; 24         ; 3        ; ~ALTERA_NCEO~ / RESERVED_OUTPUT_OPEN_DRAIN       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N6       ; 26         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ; 32         ; 4        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; N8       ; 33         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 34         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ; 39         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N11      ; 40         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 42         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 45         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                             ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_module                               ; 735 (0)     ; 30 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 8    ; 0            ; 705 (0)      ; 1 (0)             ; 29 (0)           ; |top_module                                                                                                                                     ; work         ;
;    |frequency_divider:freq_div_inst|      ; 12 (12)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 6 (6)            ; |top_module|frequency_divider:freq_div_inst                                                                                                     ; work         ;
;    |pwm_comparator:comp_a_inst|           ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |top_module|pwm_comparator:comp_a_inst                                                                                                          ; work         ;
;    |pwm_comparator:comp_b_inst|           ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |top_module|pwm_comparator:comp_b_inst                                                                                                          ; work         ;
;    |pwm_comparator:comp_c_inst|           ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |top_module|pwm_comparator:comp_c_inst                                                                                                          ; work         ;
;    |sinusoidal_modulators:sine_gen_inst|  ; 684 (336)   ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 670 (322)    ; 0 (0)             ; 14 (14)          ; |top_module|sinusoidal_modulators:sine_gen_inst                                                                                                 ; work         ;
;       |lpm_divide:Div0|                   ; 348 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 348 (0)      ; 0 (0)             ; 0 (0)            ; |top_module|sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_com:auto_generated|  ; 348 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 348 (0)      ; 0 (0)             ; 0 (0)            ; |top_module|sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated                                                   ; work         ;
;             |sign_div_unsign_anh:divider| ; 348 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 348 (0)      ; 0 (0)             ; 0 (0)            ; |top_module|sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider                       ; work         ;
;                |alt_u_div_2ef:divider|    ; 348 (348)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 348 (348)    ; 0 (0)             ; 0 (0)            ; |top_module|sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider ; work         ;
;    |triangular_carrier:triangle_gen_inst| ; 15 (15)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 9 (9)            ; |top_module|triangular_carrier:triangle_gen_inst                                                                                                ; work         ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                       ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; Name      ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; sa1_pwm   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sa2_pwm   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sb1_pwm   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sb2_pwm   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sc1_pwm   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sc2_pwm   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rst_n     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; clk_50mhz ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; rst_n               ;                   ;         ;
; clk_50mhz           ;                   ;         ;
+---------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                     ;
+--------------------------------------------+----------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                       ; Location       ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------+----------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; clk_50mhz                                  ; PIN_J7         ; 7       ; Clock        ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; frequency_divider:freq_div_inst|toggle_reg ; FF_X16_Y30_N11 ; 23      ; Clock        ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; rst_n                                      ; PIN_J6         ; 30      ; Async. clear ; yes    ; Global Clock         ; GCLK19           ; --                        ;
+--------------------------------------------+----------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                        ;
+--------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                       ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk_50mhz                                  ; PIN_J7         ; 7       ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; frequency_divider:freq_div_inst|toggle_reg ; FF_X16_Y30_N11 ; 23      ; 2                                    ; Global Clock         ; GCLK14           ; --                        ;
; rst_n                                      ; PIN_J6         ; 30      ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
+--------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                             ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_12~28                     ; 173     ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_8~28                      ; 173     ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_10~28                     ; 163     ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_9~28                      ; 156     ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_13~28                     ; 153     ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_14~26                     ; 133     ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_6~30                      ; 79      ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_7~28                      ; 78      ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_14_result_int[15]~28 ; 43      ;
; triangular_carrier:triangle_gen_inst|current_value[0]                                                                                                            ; 12      ;
; sinusoidal_modulators:sine_gen_inst|Mux10~0                                                                                                                      ; 11      ;
; sinusoidal_modulators:sine_gen_inst|Mux10~1                                                                                                                      ; 10      ;
; triangular_carrier:triangle_gen_inst|current_value[7]~8                                                                                                          ; 7       ;
; triangular_carrier:triangle_gen_inst|current_value[1]                                                                                                            ; 6       ;
; triangular_carrier:triangle_gen_inst|current_value[2]                                                                                                            ; 6       ;
; triangular_carrier:triangle_gen_inst|current_value[3]                                                                                                            ; 6       ;
; triangular_carrier:triangle_gen_inst|current_value[4]                                                                                                            ; 6       ;
; triangular_carrier:triangle_gen_inst|current_value[5]                                                                                                            ; 6       ;
; triangular_carrier:triangle_gen_inst|current_value[6]                                                                                                            ; 6       ;
; triangular_carrier:triangle_gen_inst|current_value[7]                                                                                                            ; 6       ;
; frequency_divider:freq_div_inst|counter[0]                                                                                                                       ; 5       ;
; frequency_divider:freq_div_inst|counter[1]                                                                                                                       ; 5       ;
; sinusoidal_modulators:sine_gen_inst|Equal0~3                                                                                                                     ; 5       ;
; sinusoidal_modulators:sine_gen_inst|Equal0~1                                                                                                                     ; 5       ;
; sinusoidal_modulators:sine_gen_inst|Equal0~0                                                                                                                     ; 5       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[290]~334            ; 5       ;
; sinusoidal_modulators:sine_gen_inst|Mux0~2                                                                                                                       ; 5       ;
; sinusoidal_modulators:sine_gen_inst|counter[1]                                                                                                                   ; 5       ;
; sinusoidal_modulators:sine_gen_inst|counter[2]                                                                                                                   ; 5       ;
; sinusoidal_modulators:sine_gen_inst|counter[3]                                                                                                                   ; 5       ;
; sinusoidal_modulators:sine_gen_inst|counter[4]                                                                                                                   ; 5       ;
; sinusoidal_modulators:sine_gen_inst|counter[5]                                                                                                                   ; 5       ;
; sinusoidal_modulators:sine_gen_inst|counter[6]                                                                                                                   ; 5       ;
; sinusoidal_modulators:sine_gen_inst|counter[7]                                                                                                                   ; 5       ;
; sinusoidal_modulators:sine_gen_inst|counter[8]                                                                                                                   ; 5       ;
; sinusoidal_modulators:sine_gen_inst|counter[9]                                                                                                                   ; 5       ;
; sinusoidal_modulators:sine_gen_inst|counter[10]                                                                                                                  ; 5       ;
; sinusoidal_modulators:sine_gen_inst|counter[11]                                                                                                                  ; 5       ;
; sinusoidal_modulators:sine_gen_inst|counter[12]                                                                                                                  ; 5       ;
; sinusoidal_modulators:sine_gen_inst|counter[13]                                                                                                                  ; 5       ;
; frequency_divider:freq_div_inst|Equal0~0                                                                                                                         ; 4       ;
; sinusoidal_modulators:sine_gen_inst|counter[14]                                                                                                                  ; 4       ;
; sinusoidal_modulators:sine_gen_inst|Mux3~2                                                                                                                       ; 3       ;
; sinusoidal_modulators:sine_gen_inst|Mux3~1                                                                                                                       ; 3       ;
; sinusoidal_modulators:sine_gen_inst|Mux3~0                                                                                                                       ; 3       ;
; sinusoidal_modulators:sine_gen_inst|Mux2~4                                                                                                                       ; 3       ;
; sinusoidal_modulators:sine_gen_inst|Mux1~0                                                                                                                       ; 3       ;
; sinusoidal_modulators:sine_gen_inst|Mux8~0                                                                                                                       ; 3       ;
; sinusoidal_modulators:sine_gen_inst|Mux13~0                                                                                                                      ; 3       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[290]~333            ; 3       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[258]~460            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[242]~459            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[243]~458            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[244]~457            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[245]~456            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[246]~455            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[247]~454            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[248]~453            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[249]~452            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[250]~451            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[251]~450            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[252]~449            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[253]~448            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux4~18                                                                                                                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux0~4                                                                                                                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[324]~435            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[325]~434            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[326]~433            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[327]~432            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[328]~431            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[329]~430            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[330]~429            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[331]~428            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[332]~427            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[333]~426            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[308]~424            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[309]~423            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[310]~422            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[311]~421            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[312]~420            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[313]~419            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[314]~418            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[315]~417            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[316]~416            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[317]~415            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[292]~413            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[293]~412            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[294]~411            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[295]~410            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[296]~409            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[297]~408            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[298]~407            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[299]~406            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[300]~405            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[301]~404            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[275]~402            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[276]~401            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[277]~400            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[278]~399            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[279]~398            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[280]~397            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[281]~396            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[282]~395            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[283]~394            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[284]~393            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[285]~392            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[259]~390            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[260]~389            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[261]~388            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[262]~387            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[263]~386            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[264]~385            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[265]~384            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[266]~383            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[267]~382            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[268]~381            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[269]~380            ; 2       ;
; frequency_divider:freq_div_inst|counter[2]                                                                                                                       ; 2       ;
; frequency_divider:freq_div_inst|counter[3]                                                                                                                       ; 2       ;
; frequency_divider:freq_div_inst|counter[4]                                                                                                                       ; 2       ;
; frequency_divider:freq_div_inst|counter[5]                                                                                                                       ; 2       ;
; triangular_carrier:triangle_gen_inst|LessThan1~2                                                                                                                 ; 2       ;
; triangular_carrier:triangle_gen_inst|direction                                                                                                                   ; 2       ;
; triangular_carrier:triangle_gen_inst|LessThan0~1                                                                                                                 ; 2       ;
; triangular_carrier:triangle_gen_inst|LessThan0~0                                                                                                                 ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux23~10                                                                                                                     ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux23~7                                                                                                                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux23~6                                                                                                                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux22~10                                                                                                                     ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux22~8                                                                                                                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux22~6                                                                                                                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux21~13                                                                                                                     ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux21~11                                                                                                                     ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux21~10                                                                                                                     ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux21~2                                                                                                                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux21~1                                                                                                                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux21~0                                                                                                                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux19~3                                                                                                                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux19~1                                                                                                                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux17~1                                                                                                                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux17~0                                                                                                                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux16~2                                                                                                                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux15~4                                                                                                                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux15~2                                                                                                                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux15~0                                                                                                                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux14~4                                                                                                                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux14~2                                                                                                                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux14~1                                                                                                                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux13~8                                                                                                                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux13~7                                                                                                                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux12~16                                                                                                                     ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux12~1                                                                                                                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux12~0                                                                                                                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux11~12                                                                                                                     ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux11~9                                                                                                                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux11~8                                                                                                                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux7~4                                                                                                                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux7~1                                                                                                                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux7~0                                                                                                                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux5~4                                                                                                                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux5~1                                                                                                                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux5~0                                                                                                                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux4~7                                                                                                                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux4~6                                                                                                                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux4~5                                                                                                                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux4~4                                                                                                                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux4~3                                                                                                                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux3~5                                                                                                                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux3~4                                                                                                                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux3~3                                                                                                                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux2~3                                                                                                                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux2~0                                                                                                                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux8~1                                                                                                                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux16~1                                                                                                                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux16~0                                                                                                                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[323]~361            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[307]~346            ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[291]~331            ; 2       ;
; pwm_comparator:comp_c_inst|LessThan0~14                                                                                                                          ; 2       ;
; pwm_comparator:comp_b_inst|LessThan0~14                                                                                                                          ; 2       ;
; pwm_comparator:comp_a_inst|LessThan0~14                                                                                                                          ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_12~22                     ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_12~20                     ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_12~18                     ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_12~16                     ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_12~14                     ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_12~12                     ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_12~10                     ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_12~8                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_12~6                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_12~4                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_12~2                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_10~22                     ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_10~20                     ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_10~18                     ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_10~16                     ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_10~14                     ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_10~12                     ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_10~10                     ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_10~8                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_10~6                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_10~4                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_10~2                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_9~22                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_9~20                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_9~18                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_9~16                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_9~14                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_9~12                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_9~10                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_9~8                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_9~6                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_9~4                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_9~2                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_8~22                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_8~20                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_8~18                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_8~16                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_8~14                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_8~12                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_8~10                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_8~8                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_8~6                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_8~4                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_8~2                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_7~22                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_7~20                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_7~18                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_7~16                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_7~14                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_7~12                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_7~10                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_7~8                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_7~6                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_7~4                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_7~2                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_7~0                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_6~24                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_6~22                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_6~20                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_6~18                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_6~16                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_6~14                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_6~12                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_6~10                      ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_6~8                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_6~6                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_6~4                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_6~2                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_6~0                       ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_14_result_int[13]~24 ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_14_result_int[12]~22 ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_14_result_int[11]~20 ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_14_result_int[10]~18 ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_14_result_int[9]~16  ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_14_result_int[8]~14  ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_14_result_int[7]~12  ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_14_result_int[6]~10  ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_14_result_int[5]~8   ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_14_result_int[4]~6   ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_14_result_int[3]~4   ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_14_result_int[2]~2   ; 2       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_14_result_int[1]~0   ; 2       ;
; sinusoidal_modulators:sine_gen_inst|Mux11~19                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux11~18                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux13~17                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux13~16                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux11~17                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[254]~447            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[340]~446            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[341]~445            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[342]~444            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[343]~443            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[344]~442            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[345]~441            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[346]~440            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[347]~439            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[348]~438            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[349]~437            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[350]~436            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[334]~425            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[318]~414            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[302]~403            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[286]~391            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[270]~379            ; 1       ;
; frequency_divider:freq_div_inst|counter~2                                                                                                                        ; 1       ;
; frequency_divider:freq_div_inst|counter~1                                                                                                                        ; 1       ;
; frequency_divider:freq_div_inst|counter~0                                                                                                                        ; 1       ;
; triangular_carrier:triangle_gen_inst|direction~0                                                                                                                 ; 1       ;
; frequency_divider:freq_div_inst|toggle_reg~0                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|counter~4                                                                                                                    ; 1       ;
; sinusoidal_modulators:sine_gen_inst|counter~3                                                                                                                    ; 1       ;
; sinusoidal_modulators:sine_gen_inst|counter~2                                                                                                                    ; 1       ;
; sinusoidal_modulators:sine_gen_inst|counter~1                                                                                                                    ; 1       ;
; sinusoidal_modulators:sine_gen_inst|counter~0                                                                                                                    ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Equal0~2                                                                                                                     ; 1       ;
; triangular_carrier:triangle_gen_inst|LessThan1~1                                                                                                                 ; 1       ;
; triangular_carrier:triangle_gen_inst|LessThan1~0                                                                                                                 ; 1       ;
; frequency_divider:freq_div_inst|toggle_reg                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux23~16                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux23~15                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux23~14                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux23~13                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux23~12                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux23~11                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux23~9                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux23~8                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux23~5                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux23~4                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux23~3                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux23~2                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux23~1                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux23~0                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux22~16                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux22~15                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux22~14                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux22~13                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux22~12                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux22~11                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux22~9                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux22~7                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux22~5                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux22~4                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux22~3                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux22~2                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux22~1                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux22~0                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux21~17                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux21~16                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux21~15                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux21~14                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux21~12                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux21~9                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux21~8                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux21~7                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux21~6                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux21~5                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux21~4                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux21~3                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux20~18                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux20~17                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux20~16                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux20~15                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux20~14                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux20~13                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux20~12                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux20~11                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux20~10                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux20~9                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux20~8                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux20~7                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux20~6                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux20~5                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux20~4                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux20~3                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux20~2                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux20~1                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux19~12                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux19~11                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux19~10                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux19~9                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux20~0                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux19~8                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux19~7                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux19~6                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux19~5                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux19~4                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux19~2                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux19~0                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux18~8                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux18~7                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux18~6                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux18~5                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux18~4                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux18~3                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux18~2                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux18~1                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux18~0                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux17~4                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux17~3                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux17~2                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux16~4                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux16~3                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux15~16                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux15~15                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux15~14                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux15~13                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux15~12                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux15~11                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux15~10                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux15~9                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux15~8                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux15~7                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux15~6                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux15~5                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux15~3                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux15~1                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux14~16                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux14~15                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux14~14                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux14~13                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux14~12                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux14~11                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux14~10                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux14~9                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux14~8                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux14~7                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux14~6                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux14~5                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux14~3                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux14~0                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux13~15                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux13~14                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux13~13                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux13~12                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux13~11                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux13~10                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux13~9                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux13~6                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux13~5                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux13~4                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux13~3                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux13~2                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux13~1                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux12~18                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux12~17                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux12~15                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux12~14                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux12~13                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux12~12                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux12~11                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux12~10                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux12~9                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux12~8                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux12~7                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux12~6                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux12~5                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux12~4                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux12~3                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux12~2                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux11~16                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux11~15                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux11~14                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux11~13                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux11~11                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux11~10                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux10~13                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux10~12                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux10~11                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux10~10                                                                                                                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux10~9                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux10~8                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux10~7                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux10~6                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux10~5                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux10~4                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux10~3                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux10~2                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux9~4                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux9~3                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux9~2                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux9~1                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux9~0                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux8~3                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux8~2                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux7~16                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux7~15                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux7~14                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux7~13                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux7~12                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux7~11                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux7~10                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux7~9                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux7~8                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux7~7                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux7~6                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux7~5                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux7~3                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux7~2                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux6~19                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux6~18                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux6~17                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux6~16                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux6~15                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux6~14                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux6~13                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux6~12                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux6~11                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux6~10                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux6~9                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux6~8                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux6~7                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux6~6                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux6~5                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux6~4                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux6~3                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux6~2                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux6~1                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux6~0                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux5~16                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux5~15                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux5~14                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux5~13                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux5~12                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux5~11                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux5~10                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux5~9                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux5~8                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux5~7                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux5~6                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux5~5                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux5~3                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux5~2                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux4~17                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux4~16                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux4~15                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux4~14                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux4~13                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux4~12                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux4~11                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux4~10                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux4~9                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux4~8                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux3~13                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux3~12                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux3~11                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux3~10                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux3~9                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux3~8                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux3~7                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux3~6                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux2~11                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux2~10                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux2~9                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux2~8                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux2~7                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux2~6                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux4~2                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux2~5                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux2~2                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux2~1                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux1~3                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux1~2                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux1~1                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Mux0~3                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[338]~378            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[339]~377            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[339]~376            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[340]~375            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[341]~374            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[342]~373            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[343]~372            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[344]~371            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[345]~370            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[346]~369            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[347]~368            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[348]~367            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[349]~366            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[350]~365            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[322]~364            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[322]~363            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[323]~362            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[324]~360            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[325]~359            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[326]~358            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[327]~357            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[328]~356            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[329]~355            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[330]~354            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[331]~353            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[332]~352            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[333]~351            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[334]~350            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[306]~349            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[306]~348            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[307]~347            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[308]~345            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[309]~344            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[310]~343            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[311]~342            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[312]~341            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[313]~340            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[314]~339            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[315]~338            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[316]~337            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[317]~336            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[318]~335            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[291]~332            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[292]~330            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[293]~329            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[294]~328            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[295]~327            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[296]~326            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[297]~325            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[298]~324            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[299]~323            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[300]~322            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[301]~321            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[302]~320            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[274]~319            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[274]~318            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[275]~317            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[276]~316            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[277]~315            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[278]~314            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[279]~313            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[280]~312            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[281]~311            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[282]~310            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[283]~309            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[284]~308            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[285]~307            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[286]~306            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[258]~305            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[259]~304            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[260]~303            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[261]~302            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[262]~301            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[263]~300            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[264]~299            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[265]~298            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[266]~297            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[267]~296            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[268]~295            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[269]~294            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[270]~293            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[241]~292            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[241]~291            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[242]~290            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[243]~289            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[244]~288            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[245]~287            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[246]~286            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[247]~285            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[248]~284            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[249]~283            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[250]~282            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[251]~281            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[252]~280            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[253]~279            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[254]~278            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[224]~277            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[224]~276            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[225]~275            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[225]~274            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[226]~273            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[226]~272            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[227]~271            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[227]~270            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[228]~269            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[228]~268            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[229]~267            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[229]~266            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[230]~265            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[230]~264            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[231]~263            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[231]~262            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[232]~261            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[232]~260            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[233]~259            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[233]~258            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[234]~257            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[234]~256            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[235]~255            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[235]~254            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[236]~253            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[236]~252            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[237]~251            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[237]~250            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[238]~249            ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[238]~248            ; 1       ;
; frequency_divider:freq_div_inst|Add0~10                                                                                                                          ; 1       ;
; frequency_divider:freq_div_inst|Add0~9                                                                                                                           ; 1       ;
; frequency_divider:freq_div_inst|Add0~8                                                                                                                           ; 1       ;
; frequency_divider:freq_div_inst|Add0~7                                                                                                                           ; 1       ;
; frequency_divider:freq_div_inst|Add0~6                                                                                                                           ; 1       ;
; frequency_divider:freq_div_inst|Add0~5                                                                                                                           ; 1       ;
; frequency_divider:freq_div_inst|Add0~4                                                                                                                           ; 1       ;
; frequency_divider:freq_div_inst|Add0~3                                                                                                                           ; 1       ;
; frequency_divider:freq_div_inst|Add0~2                                                                                                                           ; 1       ;
; frequency_divider:freq_div_inst|Add0~1                                                                                                                           ; 1       ;
; frequency_divider:freq_div_inst|Add0~0                                                                                                                           ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Add0~26                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Add0~25                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Add0~24                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Add0~23                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Add0~22                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Add0~21                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Add0~20                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Add0~19                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Add0~18                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Add0~17                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Add0~16                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Add0~15                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Add0~14                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Add0~13                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Add0~12                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Add0~11                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Add0~10                                                                                                                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Add0~9                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Add0~8                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Add0~7                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Add0~6                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Add0~5                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Add0~4                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Add0~3                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Add0~2                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Add0~1                                                                                                                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|Add0~0                                                                                                                       ; 1       ;
; triangular_carrier:triangle_gen_inst|current_value[7]~23                                                                                                         ; 1       ;
; triangular_carrier:triangle_gen_inst|current_value[6]~22                                                                                                         ; 1       ;
; triangular_carrier:triangle_gen_inst|current_value[6]~21                                                                                                         ; 1       ;
; triangular_carrier:triangle_gen_inst|current_value[5]~20                                                                                                         ; 1       ;
; triangular_carrier:triangle_gen_inst|current_value[5]~19                                                                                                         ; 1       ;
; triangular_carrier:triangle_gen_inst|current_value[4]~18                                                                                                         ; 1       ;
; triangular_carrier:triangle_gen_inst|current_value[4]~17                                                                                                         ; 1       ;
; triangular_carrier:triangle_gen_inst|current_value[3]~16                                                                                                         ; 1       ;
; triangular_carrier:triangle_gen_inst|current_value[3]~15                                                                                                         ; 1       ;
; triangular_carrier:triangle_gen_inst|current_value[2]~14                                                                                                         ; 1       ;
; triangular_carrier:triangle_gen_inst|current_value[2]~13                                                                                                         ; 1       ;
; triangular_carrier:triangle_gen_inst|current_value[1]~12                                                                                                         ; 1       ;
; triangular_carrier:triangle_gen_inst|current_value[1]~11                                                                                                         ; 1       ;
; triangular_carrier:triangle_gen_inst|current_value[0]~10                                                                                                         ; 1       ;
; triangular_carrier:triangle_gen_inst|current_value[0]~9                                                                                                          ; 1       ;
; pwm_comparator:comp_c_inst|LessThan0~13                                                                                                                          ; 1       ;
; pwm_comparator:comp_c_inst|LessThan0~11                                                                                                                          ; 1       ;
; pwm_comparator:comp_c_inst|LessThan0~9                                                                                                                           ; 1       ;
; pwm_comparator:comp_c_inst|LessThan0~7                                                                                                                           ; 1       ;
; pwm_comparator:comp_c_inst|LessThan0~5                                                                                                                           ; 1       ;
; pwm_comparator:comp_c_inst|LessThan0~3                                                                                                                           ; 1       ;
; pwm_comparator:comp_c_inst|LessThan0~1                                                                                                                           ; 1       ;
; pwm_comparator:comp_b_inst|LessThan0~13                                                                                                                          ; 1       ;
; pwm_comparator:comp_b_inst|LessThan0~11                                                                                                                          ; 1       ;
; pwm_comparator:comp_b_inst|LessThan0~9                                                                                                                           ; 1       ;
; pwm_comparator:comp_b_inst|LessThan0~7                                                                                                                           ; 1       ;
; pwm_comparator:comp_b_inst|LessThan0~5                                                                                                                           ; 1       ;
; pwm_comparator:comp_b_inst|LessThan0~3                                                                                                                           ; 1       ;
; pwm_comparator:comp_b_inst|LessThan0~1                                                                                                                           ; 1       ;
; pwm_comparator:comp_a_inst|LessThan0~13                                                                                                                          ; 1       ;
; pwm_comparator:comp_a_inst|LessThan0~11                                                                                                                          ; 1       ;
; pwm_comparator:comp_a_inst|LessThan0~9                                                                                                                           ; 1       ;
; pwm_comparator:comp_a_inst|LessThan0~7                                                                                                                           ; 1       ;
; pwm_comparator:comp_a_inst|LessThan0~5                                                                                                                           ; 1       ;
; pwm_comparator:comp_a_inst|LessThan0~3                                                                                                                           ; 1       ;
; pwm_comparator:comp_a_inst|LessThan0~1                                                                                                                           ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_14~25                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_14~23                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_14~21                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_14~19                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_14~17                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_14~15                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_14~13                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_14~11                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_14~9                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_14~7                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_14~5                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_14~3                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_14~1                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_13~27                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_13~25                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_13~24                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_13~23                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_13~22                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_13~21                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_13~20                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_13~19                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_13~18                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_13~17                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_13~16                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_13~15                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_13~14                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_13~13                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_13~12                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_13~11                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_13~10                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_13~9                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_13~8                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_13~7                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_13~6                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_13~5                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_13~4                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_13~3                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_13~2                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_13~1                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_12~27                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_12~25                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_12~24                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_12~23                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_12~21                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_12~19                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_12~17                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_12~15                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_12~13                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_12~11                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_12~9                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_12~7                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_12~5                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_12~3                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_12~1                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_10~27                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_10~25                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_10~24                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_10~23                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_10~21                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_10~19                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_10~17                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_10~15                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_10~13                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_10~11                     ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_10~9                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_10~7                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_10~5                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_10~3                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_10~1                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_9~27                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_9~25                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_9~24                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_9~23                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_9~21                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_9~19                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_9~17                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_9~15                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_9~13                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_9~11                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_9~9                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_9~7                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_9~5                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_9~3                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_9~1                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_8~27                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_8~25                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_8~24                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_8~23                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_8~21                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_8~19                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_8~17                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_8~15                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_8~13                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_8~11                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_8~9                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_8~7                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_8~5                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_8~3                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_8~1                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_7~27                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_7~25                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_7~24                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_7~23                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_7~21                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_7~19                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_7~17                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_7~15                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_7~13                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_7~11                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_7~9                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_7~7                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_7~5                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_7~3                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_7~1                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_6~29                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_6~27                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_6~26                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_6~25                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_6~23                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_6~21                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_6~19                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_6~17                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_6~15                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_6~13                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_6~11                      ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_6~9                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_6~7                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_6~5                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_6~3                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|op_6~1                       ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_14_result_int[14]~27 ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_14_result_int[14]~26 ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_14_result_int[13]~25 ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_14_result_int[12]~23 ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_14_result_int[11]~21 ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_14_result_int[10]~19 ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_14_result_int[9]~17  ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_14_result_int[8]~15  ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_14_result_int[7]~13  ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_14_result_int[6]~11  ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_14_result_int[5]~9   ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_14_result_int[4]~7   ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_14_result_int[3]~5   ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_14_result_int[2]~3   ; 1       ;
; sinusoidal_modulators:sine_gen_inst|lpm_divide:Div0|lpm_divide_com:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_14_result_int[1]~1   ; 1       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Other Routing Usage Summary                                ;
+-----------------------------------+------------------------+
; Other Routing Resource Type       ; Usage                  ;
+-----------------------------------+------------------------+
; Block interconnects               ; 794 / 42,960 ( 2 % )   ;
; C16 interconnects                 ; 2 / 1,518 ( < 1 % )    ;
; C4 interconnects                  ; 327 / 26,928 ( 1 % )   ;
; Direct links                      ; 168 / 42,960 ( < 1 % ) ;
; GXB block output buffers          ; 0 / 1,200 ( 0 % )      ;
; Global clocks                     ; 3 / 20 ( 15 % )        ;
; Interquad Reference Clock Outputs ; 0 / 1 ( 0 % )          ;
; Interquad TXRX Clocks             ; 0 / 8 ( 0 % )          ;
; Interquad TXRX PCSRX outputs      ; 0 / 4 ( 0 % )          ;
; Interquad TXRX PCSTX outputs      ; 0 / 4 ( 0 % )          ;
; Local interconnects               ; 331 / 14,400 ( 2 % )   ;
; R24 interconnects                 ; 1 / 1,710 ( < 1 % )    ;
; R4 interconnects                  ; 285 / 37,740 ( < 1 % ) ;
+-----------------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 13.87) ; Number of LABs  (Total = 53) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 3                            ;
; 2                                           ; 0                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 1                            ;
; 6                                           ; 0                            ;
; 7                                           ; 1                            ;
; 8                                           ; 1                            ;
; 9                                           ; 1                            ;
; 10                                          ; 1                            ;
; 11                                          ; 0                            ;
; 12                                          ; 3                            ;
; 13                                          ; 0                            ;
; 14                                          ; 2                            ;
; 15                                          ; 11                           ;
; 16                                          ; 29                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 0.15) ; Number of LABs  (Total = 53) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 4                            ;
; 1 Clock                            ; 4                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 13.57) ; Number of LABs  (Total = 53) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 3                            ;
; 2                                            ; 0                            ;
; 3                                            ; 1                            ;
; 4                                            ; 0                            ;
; 5                                            ; 1                            ;
; 6                                            ; 0                            ;
; 7                                            ; 1                            ;
; 8                                            ; 2                            ;
; 9                                            ; 3                            ;
; 10                                           ; 1                            ;
; 11                                           ; 0                            ;
; 12                                           ; 2                            ;
; 13                                           ; 0                            ;
; 14                                           ; 7                            ;
; 15                                           ; 11                           ;
; 16                                           ; 17                           ;
; 17                                           ; 0                            ;
; 18                                           ; 0                            ;
; 19                                           ; 2                            ;
; 20                                           ; 0                            ;
; 21                                           ; 0                            ;
; 22                                           ; 0                            ;
; 23                                           ; 0                            ;
; 24                                           ; 1                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.02) ; Number of LABs  (Total = 53) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 7                            ;
; 2                                               ; 6                            ;
; 3                                               ; 5                            ;
; 4                                               ; 2                            ;
; 5                                               ; 5                            ;
; 6                                               ; 0                            ;
; 7                                               ; 2                            ;
; 8                                               ; 3                            ;
; 9                                               ; 1                            ;
; 10                                              ; 1                            ;
; 11                                              ; 0                            ;
; 12                                              ; 2                            ;
; 13                                              ; 4                            ;
; 14                                              ; 4                            ;
; 15                                              ; 7                            ;
; 16                                              ; 4                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 14.17) ; Number of LABs  (Total = 53) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 5                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 5                            ;
; 7                                            ; 0                            ;
; 8                                            ; 2                            ;
; 9                                            ; 6                            ;
; 10                                           ; 4                            ;
; 11                                           ; 0                            ;
; 12                                           ; 5                            ;
; 13                                           ; 1                            ;
; 14                                           ; 3                            ;
; 15                                           ; 2                            ;
; 16                                           ; 2                            ;
; 17                                           ; 4                            ;
; 18                                           ; 1                            ;
; 19                                           ; 0                            ;
; 20                                           ; 1                            ;
; 21                                           ; 0                            ;
; 22                                           ; 0                            ;
; 23                                           ; 1                            ;
; 24                                           ; 1                            ;
; 25                                           ; 2                            ;
; 26                                           ; 1                            ;
; 27                                           ; 4                            ;
; 28                                           ; 1                            ;
; 29                                           ; 1                            ;
; 30                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 8         ; 0            ; 0            ; 8         ; 8         ; 0            ; 6            ; 0            ; 0            ; 2            ; 0            ; 6            ; 2            ; 0            ; 0            ; 0            ; 6            ; 0            ; 0            ; 0            ; 0            ; 0            ; 8         ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 8            ; 8            ; 8            ; 8            ; 8            ; 0         ; 8            ; 8            ; 0         ; 0         ; 8            ; 2            ; 8            ; 8            ; 6            ; 8            ; 2            ; 6            ; 8            ; 8            ; 8            ; 2            ; 8            ; 8            ; 8            ; 8            ; 8            ; 0         ; 8            ; 8            ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; sa1_pwm            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sa2_pwm            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sb1_pwm            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sb2_pwm            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sc1_pwm            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sc2_pwm            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_50mhz          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                         ;
+------------------------------------------------------------------+----------------------------+
; Option                                                           ; Setting                    ;
+------------------------------------------------------------------+----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                        ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                        ;
; Enable device-wide output enable (DEV_OE)                        ; Off                        ;
; Enable INIT_DONE output                                          ; Off                        ;
; Configuration scheme                                             ; Active Serial              ;
; Error detection CRC                                              ; Off                        ;
; Enable input tri-state on active configuration pins in user mode ; Off                        ;
; Active Serial clock source                                       ; 40 MHz Internal Oscillator ;
; Configuration Voltage Level                                      ; Auto                       ;
; Force Configuration Voltage Level                                ; Off                        ;
; nCEO                                                             ; As output driving ground   ;
; Data[0]                                                          ; As input tri-stated        ;
; Data[1]/ASDO                                                     ; As input tri-stated        ;
; Data[7..2]                                                       ; Unreserved                 ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated        ;
; DCLK                                                             ; As output driving ground   ;
; Base pin-out file on sameframe device                            ; Off                        ;
+------------------------------------------------------------------+----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk_50mhz       ; clk_50mhz            ; 1.9               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                               ;
+--------------------------------------------+--------------------------------------------+-------------------+
; Source Register                            ; Destination Register                       ; Delay Added in ns ;
+--------------------------------------------+--------------------------------------------+-------------------+
; frequency_divider:freq_div_inst|toggle_reg ; frequency_divider:freq_div_inst|toggle_reg ; 1.886             ;
; frequency_divider:freq_div_inst|counter[5] ; frequency_divider:freq_div_inst|toggle_reg ; 0.596             ;
; frequency_divider:freq_div_inst|counter[4] ; frequency_divider:freq_div_inst|toggle_reg ; 0.596             ;
; frequency_divider:freq_div_inst|counter[3] ; frequency_divider:freq_div_inst|toggle_reg ; 0.596             ;
; frequency_divider:freq_div_inst|counter[1] ; frequency_divider:freq_div_inst|toggle_reg ; 0.596             ;
; frequency_divider:freq_div_inst|counter[2] ; frequency_divider:freq_div_inst|toggle_reg ; 0.596             ;
; frequency_divider:freq_div_inst|counter[0] ; frequency_divider:freq_div_inst|toggle_reg ; 0.596             ;
+--------------------------------------------+--------------------------------------------+-------------------+
Note: This table only shows the top 7 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119004): Automatically selected device EP4CGX15BF14C6 for design top_module
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CGX30BF14C6 is compatible
    Info (176445): Device EP4CGX22BF14C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_NCEO~ is reserved at location N5
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location A5
    Info (169125): Pin ~ALTERA_ASDO~ is reserved at location B5
    Info (169125): Pin ~ALTERA_NCSO~ is reserved at location C5
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location A4
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 8 pins of 8 total pins
    Info (169086): Pin sa1_pwm not assigned to an exact location on the device
    Info (169086): Pin sa2_pwm not assigned to an exact location on the device
    Info (169086): Pin sb1_pwm not assigned to an exact location on the device
    Info (169086): Pin sb2_pwm not assigned to an exact location on the device
    Info (169086): Pin sc1_pwm not assigned to an exact location on the device
    Info (169086): Pin sc2_pwm not assigned to an exact location on the device
    Info (169086): Pin rst_n not assigned to an exact location on the device
    Info (169086): Pin clk_50mhz not assigned to an exact location on the device
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top_module.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk_50mhz~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node frequency_divider:freq_div_inst|toggle_reg 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node frequency_divider:freq_div_inst|toggle_reg~0
Info (176353): Automatically promoted node rst_n~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 6 (unused VREF, 2.5V VCCIO, 0 input, 6 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available
        Info (176213): I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y21 to location X21_Y31
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.20 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (169177): 2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin rst_n uses I/O standard 2.5 V at J6
    Info (169178): Pin clk_50mhz uses I/O standard 2.5 V at J7
Info (144001): Generated suppressed messages file C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/output_files/top_module.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4995 megabytes
    Info: Processing ended: Mon Jun 23 23:11:47 2025
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/output_files/top_module.fit.smsg.


