Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Fri Feb 28 00:29:25 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/Gsm_LPC_Analysis_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/and_ln107_4_reg_1458_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 1.491ns (43.976%)  route 1.899ns (56.024%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.076     0.076    bd_0_i/hls_inst/inst/L_ACF_U/ap_clk
    RAMB36_X4Y15         RAMB36E2                                     r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[25])
                                                      0.879     0.955 f  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/DOUTBDOUT[25]
                         net (fo=14, routed)          0.965     1.920    bd_0_i/hls_inst/inst/L_ACF_U/q0[25]
    SLICE_X60Y84         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.068 r  bd_0_i/hls_inst/inst/L_ACF_U/icmp_ln107_fu_435_p2_carry__0_i_5/O
                         net (fo=1, routed)           0.014     2.082    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln107_fu_435_p2_carry__1_1[4]
    SLICE_X60Y84         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     2.238 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln107_fu_435_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     2.264    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln107_fu_435_p2_carry__0_n_12
    SLICE_X60Y85         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.279 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln107_fu_435_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.026     2.305    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln107_fu_435_p2_carry__1_n_12
    SLICE_X60Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.029     2.334 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln107_fu_435_p2_carry__2/CO[7]
                         net (fo=3, routed)           0.282     2.616    bd_0_i/hls_inst/inst/L_ACF_U/and_ln107_4_reg_1458_reg[0][0]
    SLICE_X60Y76         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     2.713 r  bd_0_i/hls_inst/inst/L_ACF_U/and_ln107_4_reg_1458[0]_i_2/O
                         net (fo=2, routed)           0.265     2.977    bd_0_i/hls_inst/inst/L_ACF_U/and_ln107_4_reg_1458[0]_i_2_n_12
    SLICE_X60Y76         LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     3.144 r  bd_0_i/hls_inst/inst/L_ACF_U/and_ln107_4_reg_1458[0]_i_1/O
                         net (fo=1, routed)           0.322     3.466    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/and_ln107_4_fu_647_p2
    SLICE_X60Y76         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/and_ln107_4_reg_1458_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ap_clk
    SLICE_X60Y76         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/and_ln107_4_reg_1458_reg[0]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X60Y76         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/and_ln107_4_reg_1458_reg[0]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.466    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 2.271ns (66.755%)  route 1.131ns (33.245%))
  Logic Levels:           15  (CARRY8=8 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y28        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[2])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.326     2.006    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product_n_115
    SLICE_X57Y83         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.143 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6/O
                         net (fo=2, routed)           0.546     2.689    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6_n_12
    SLICE_X57Y83         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     2.834 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13/O
                         net (fo=1, routed)           0.025     2.859    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13_n_12
    SLICE_X57Y83         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.022 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.048    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1_n_12
    SLICE_X57Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.063 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.089    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1_n_12
    SLICE_X57Y85         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.104 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.130    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1_n_12
    SLICE_X57Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.145 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.171    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X57Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.186 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.212    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1_n_12
    SLICE_X57Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.227 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.253    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1_n_12
    SLICE_X57Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.268 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.052     3.320    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1_n_12
    SLICE_X57Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     3.436 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[63]_i_1/O[7]
                         net (fo=1, routed)           0.026     3.462    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[63]_0[31]
    SLICE_X57Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X57Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[63]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X57Y90         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[63]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.550ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 2.271ns (66.774%)  route 1.130ns (33.226%))
  Logic Levels:           15  (CARRY8=8 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y28        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[2])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.326     2.006    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product_n_115
    SLICE_X57Y83         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.143 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6/O
                         net (fo=2, routed)           0.546     2.689    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6_n_12
    SLICE_X57Y83         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     2.834 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13/O
                         net (fo=1, routed)           0.025     2.859    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13_n_12
    SLICE_X57Y83         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.022 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.048    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1_n_12
    SLICE_X57Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.063 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.089    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1_n_12
    SLICE_X57Y85         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.104 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.130    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1_n_12
    SLICE_X57Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.145 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.171    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X57Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.186 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.212    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1_n_12
    SLICE_X57Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.227 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.253    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1_n_12
    SLICE_X57Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.268 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.052     3.320    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1_n_12
    SLICE_X57Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     3.436 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[63]_i_1/O[5]
                         net (fo=1, routed)           0.025     3.461    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[63]_0[29]
    SLICE_X57Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X57Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[61]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X57Y90         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[61]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                  4.550    

Slack (MET) :             4.562ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 2.258ns (66.627%)  route 1.131ns (33.373%))
  Logic Levels:           15  (CARRY8=8 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y28        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[2])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.326     2.006    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product_n_115
    SLICE_X57Y83         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.143 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6/O
                         net (fo=2, routed)           0.546     2.689    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6_n_12
    SLICE_X57Y83         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     2.834 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13/O
                         net (fo=1, routed)           0.025     2.859    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13_n_12
    SLICE_X57Y83         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.022 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.048    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1_n_12
    SLICE_X57Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.063 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.089    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1_n_12
    SLICE_X57Y85         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.104 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.130    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1_n_12
    SLICE_X57Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.145 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.171    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X57Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.186 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.212    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1_n_12
    SLICE_X57Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.227 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.253    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1_n_12
    SLICE_X57Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.268 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.052     3.320    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1_n_12
    SLICE_X57Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     3.423 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[63]_i_1/O[6]
                         net (fo=1, routed)           0.026     3.449    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[63]_0[30]
    SLICE_X57Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X57Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[62]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X57Y90         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[62]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.449    
  -------------------------------------------------------------------
                         slack                                  4.562    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 2.241ns (66.479%)  route 1.130ns (33.521%))
  Logic Levels:           15  (CARRY8=8 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y28        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[2])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.326     2.006    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product_n_115
    SLICE_X57Y83         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.143 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6/O
                         net (fo=2, routed)           0.546     2.689    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6_n_12
    SLICE_X57Y83         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     2.834 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13/O
                         net (fo=1, routed)           0.025     2.859    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13_n_12
    SLICE_X57Y83         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.022 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.048    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1_n_12
    SLICE_X57Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.063 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.089    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1_n_12
    SLICE_X57Y85         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.104 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.130    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1_n_12
    SLICE_X57Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.145 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.171    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X57Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.186 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.212    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1_n_12
    SLICE_X57Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.227 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.253    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1_n_12
    SLICE_X57Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.268 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.052     3.320    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1_n_12
    SLICE_X57Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     3.406 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[63]_i_1/O[4]
                         net (fo=1, routed)           0.025     3.431    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[63]_0[28]
    SLICE_X57Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X57Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[60]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X57Y90         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[60]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.431    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 2.237ns (66.419%)  route 1.131ns (33.581%))
  Logic Levels:           15  (CARRY8=8 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y28        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[2])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.326     2.006    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product_n_115
    SLICE_X57Y83         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.143 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6/O
                         net (fo=2, routed)           0.546     2.689    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6_n_12
    SLICE_X57Y83         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     2.834 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13/O
                         net (fo=1, routed)           0.025     2.859    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13_n_12
    SLICE_X57Y83         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.022 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.048    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1_n_12
    SLICE_X57Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.063 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.089    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1_n_12
    SLICE_X57Y85         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.104 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.130    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1_n_12
    SLICE_X57Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.145 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.171    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X57Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.186 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.212    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1_n_12
    SLICE_X57Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.227 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.253    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1_n_12
    SLICE_X57Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.268 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.052     3.320    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1_n_12
    SLICE_X57Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     3.402 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[63]_i_1/O[3]
                         net (fo=1, routed)           0.026     3.428    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[63]_0[27]
    SLICE_X57Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X57Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[59]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X57Y90         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[59]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.428    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 2.231ns (66.379%)  route 1.130ns (33.621%))
  Logic Levels:           15  (CARRY8=8 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y28        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[2])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.326     2.006    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product_n_115
    SLICE_X57Y83         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.143 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6/O
                         net (fo=2, routed)           0.546     2.689    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6_n_12
    SLICE_X57Y83         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     2.834 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13/O
                         net (fo=1, routed)           0.025     2.859    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13_n_12
    SLICE_X57Y83         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.022 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.048    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1_n_12
    SLICE_X57Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.063 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.089    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1_n_12
    SLICE_X57Y85         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.104 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.130    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1_n_12
    SLICE_X57Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.145 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.171    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X57Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.186 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.212    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1_n_12
    SLICE_X57Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.227 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.253    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1_n_12
    SLICE_X57Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.268 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.052     3.320    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1_n_12
    SLICE_X57Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.396 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.025     3.421    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[63]_0[25]
    SLICE_X57Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X57Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[57]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X57Y90         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[57]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.421    
  -------------------------------------------------------------------
                         slack                                  4.590    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 2.222ns (66.269%)  route 1.131ns (33.731%))
  Logic Levels:           15  (CARRY8=8 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y28        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[2])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.326     2.006    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product_n_115
    SLICE_X57Y83         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.143 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6/O
                         net (fo=2, routed)           0.546     2.689    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6_n_12
    SLICE_X57Y83         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     2.834 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13/O
                         net (fo=1, routed)           0.025     2.859    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13_n_12
    SLICE_X57Y83         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.022 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.048    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1_n_12
    SLICE_X57Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.063 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.089    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1_n_12
    SLICE_X57Y85         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.104 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.130    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1_n_12
    SLICE_X57Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.145 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.171    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X57Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.186 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.212    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1_n_12
    SLICE_X57Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.227 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.253    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1_n_12
    SLICE_X57Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.268 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.052     3.320    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1_n_12
    SLICE_X57Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     3.387 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[63]_i_1/O[2]
                         net (fo=1, routed)           0.026     3.413    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[63]_0[26]
    SLICE_X57Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X57Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[58]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X57Y90         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[58]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 2.211ns (66.178%)  route 1.130ns (33.822%))
  Logic Levels:           15  (CARRY8=8 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y28        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[2])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.326     2.006    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product_n_115
    SLICE_X57Y83         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.143 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6/O
                         net (fo=2, routed)           0.546     2.689    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6_n_12
    SLICE_X57Y83         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     2.834 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13/O
                         net (fo=1, routed)           0.025     2.859    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13_n_12
    SLICE_X57Y83         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.022 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.048    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1_n_12
    SLICE_X57Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.063 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.089    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1_n_12
    SLICE_X57Y85         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.104 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.130    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1_n_12
    SLICE_X57Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.145 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.171    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X57Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.186 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.212    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1_n_12
    SLICE_X57Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.227 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.253    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1_n_12
    SLICE_X57Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.268 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.052     3.320    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1_n_12
    SLICE_X57Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.376 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[63]_i_1/O[0]
                         net (fo=1, routed)           0.025     3.401    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[63]_0[24]
    SLICE_X57Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X57Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[56]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X57Y90         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[56]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.401    
  -------------------------------------------------------------------
                         slack                                  4.610    

Slack (MET) :             4.616ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 2.256ns (67.646%)  route 1.079ns (32.354%))
  Logic Levels:           14  (CARRY8=7 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y28        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[2])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.326     2.006    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product_n_115
    SLICE_X57Y83         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.143 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6/O
                         net (fo=2, routed)           0.546     2.689    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6_n_12
    SLICE_X57Y83         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     2.834 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13/O
                         net (fo=1, routed)           0.025     2.859    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13_n_12
    SLICE_X57Y83         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.022 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.048    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1_n_12
    SLICE_X57Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.063 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.089    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1_n_12
    SLICE_X57Y85         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.104 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.130    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1_n_12
    SLICE_X57Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.145 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.171    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X57Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.186 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.212    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1_n_12
    SLICE_X57Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.227 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.253    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1_n_12
    SLICE_X57Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     3.369 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1/O[7]
                         net (fo=1, routed)           0.026     3.395    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[63]_0[23]
    SLICE_X57Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X57Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[55]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X57Y89         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[55]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.395    
  -------------------------------------------------------------------
                         slack                                  4.616    




