--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\Xlinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml mycpu.twx mycpu.ncd -o mycpu.twr mycpu.pcf

Design file:              mycpu.ncd
Physical constraint file: mycpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
dataReady   |    3.364(R)|    0.468(R)|clk_BUFGP         |   0.000|
ram2Data<0> |    1.054(R)|    0.631(R)|clk_BUFGP         |   0.000|
ram2Data<1> |    0.268(R)|    1.063(R)|clk_BUFGP         |   0.000|
ram2Data<2> |    1.431(R)|    0.374(R)|clk_BUFGP         |   0.000|
ram2Data<3> |    1.068(R)|    0.465(R)|clk_BUFGP         |   0.000|
ram2Data<4> |    0.790(R)|    0.877(R)|clk_BUFGP         |   0.000|
ram2Data<5> |    0.713(R)|    1.117(R)|clk_BUFGP         |   0.000|
ram2Data<6> |    0.816(R)|    0.751(R)|clk_BUFGP         |   0.000|
ram2Data<7> |    1.798(R)|    1.073(R)|clk_BUFGP         |   0.000|
ram2Data<8> |    1.583(R)|    1.053(R)|clk_BUFGP         |   0.000|
ram2Data<9> |    0.973(R)|    0.883(R)|clk_BUFGP         |   0.000|
ram2Data<10>|    1.021(R)|    1.318(R)|clk_BUFGP         |   0.000|
ram2Data<11>|    0.173(R)|    1.162(R)|clk_BUFGP         |   0.000|
ram2Data<12>|    0.675(R)|    1.369(R)|clk_BUFGP         |   0.000|
ram2Data<13>|    0.437(R)|    1.187(R)|clk_BUFGP         |   0.000|
ram2Data<14>|    0.200(R)|    1.320(R)|clk_BUFGP         |   0.000|
ram2Data<15>|    0.201(R)|    1.204(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ram2Addr<0> |    7.948(R)|clk_BUFGP         |   0.000|
ram2Addr<1> |    8.559(R)|clk_BUFGP         |   0.000|
ram2Addr<2> |    8.275(R)|clk_BUFGP         |   0.000|
ram2Addr<3> |    7.667(R)|clk_BUFGP         |   0.000|
ram2Addr<4> |    8.001(R)|clk_BUFGP         |   0.000|
ram2Addr<5> |    8.842(R)|clk_BUFGP         |   0.000|
ram2Addr<6> |    7.954(R)|clk_BUFGP         |   0.000|
ram2Addr<7> |    8.671(R)|clk_BUFGP         |   0.000|
ram2Addr<8> |    7.994(R)|clk_BUFGP         |   0.000|
ram2Addr<9> |    7.455(R)|clk_BUFGP         |   0.000|
ram2Addr<10>|    8.805(R)|clk_BUFGP         |   0.000|
ram2Addr<11>|    8.420(R)|clk_BUFGP         |   0.000|
ram2Addr<12>|    8.076(R)|clk_BUFGP         |   0.000|
ram2Addr<13>|    8.402(R)|clk_BUFGP         |   0.000|
ram2Addr<14>|    8.434(R)|clk_BUFGP         |   0.000|
ram2Addr<15>|    7.677(R)|clk_BUFGP         |   0.000|
ram2Data<0> |    8.303(R)|clk_BUFGP         |   0.000|
ram2Data<1> |    8.944(R)|clk_BUFGP         |   0.000|
ram2Data<2> |    9.200(R)|clk_BUFGP         |   0.000|
ram2Data<3> |    8.292(R)|clk_BUFGP         |   0.000|
ram2Data<4> |    8.056(R)|clk_BUFGP         |   0.000|
ram2Data<5> |    9.446(R)|clk_BUFGP         |   0.000|
ram2Data<6> |    8.287(R)|clk_BUFGP         |   0.000|
ram2Data<7> |    7.933(R)|clk_BUFGP         |   0.000|
ram2Data<8> |    8.190(R)|clk_BUFGP         |   0.000|
ram2Data<9> |    7.946(R)|clk_BUFGP         |   0.000|
ram2Data<10>|    7.663(R)|clk_BUFGP         |   0.000|
ram2Data<11>|    7.821(R)|clk_BUFGP         |   0.000|
ram2Data<12>|    8.200(R)|clk_BUFGP         |   0.000|
ram2Data<13>|    7.938(R)|clk_BUFGP         |   0.000|
ram2Data<14>|    8.451(R)|clk_BUFGP         |   0.000|
ram2Data<15>|    8.480(R)|clk_BUFGP         |   0.000|
ram2En      |    6.244(R)|clk_BUFGP         |   0.000|
ram2Oe      |    7.871(R)|clk_BUFGP         |   0.000|
ram2We      |    9.233(R)|clk_BUFGP         |   0.000|
rdn         |    8.444(R)|clk_BUFGP         |   0.000|
wrn         |    8.012(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.222|         |         |         |
rst            |    5.067|    5.067|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rst            |         |         |    2.470|    2.470|
---------------+---------+---------+---------+---------+


Analysis completed Wed Nov 30 02:18:59 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 202 MB



