tests:
- name: and_1
  bytes: [0x20, 0x0c, 0x22, 0x2a]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "x1"
      nextln:   v1 = i32.trunc_i64 v0
      nextln:   v2 = i64.read_reg "x2"
      nextln:   v3 = i32.lshl v2, 0x3
      nextln:   v4 = i32.bitwise_not v3
      nextln:   v5 = i32.or v1, v4
      nextln:   i32.write_reg v5, "x0"
- name: and_2
  bytes: [0x41, 0x00, 0x21, 0xaa]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "x2"
      nextln:   v1 = i64.read_reg "x1"
      nextln:   v2 = i64.bitwise_not v1
      nextln:   v3 = i64.or v0, v2
      nextln:   i64.write_reg v3, "x1"
- name: orn_3
  bytes: [0x20, 0x10, 0x22, 0xaa]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "x1"
      nextln:   v1 = i64.read_reg "x2"
      nextln:   v2 = i64.lshl v1, 0x4
      nextln:   v3 = i64.bitwise_not v2
      nextln:   v4 = i64.or v0, v3
      nextln:   i64.write_reg v4, "x0"
