TimeQuest Timing Analyzer report for DSReceiver
Thu Nov 22 06:45:54 2018
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'DCO_CLK'
 15. Slow 1200mV 85C Model Setup: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Hold: 'DCO_CLK'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'DCO_CLK'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'Ex_Clock'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Slow 1200mV 85C Model Metastability Report
 33. Slow 1200mV 0C Model Fmax Summary
 34. Slow 1200mV 0C Model Setup Summary
 35. Slow 1200mV 0C Model Hold Summary
 36. Slow 1200mV 0C Model Recovery Summary
 37. Slow 1200mV 0C Model Removal Summary
 38. Slow 1200mV 0C Model Minimum Pulse Width Summary
 39. Slow 1200mV 0C Model Setup: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Setup: 'DCO_CLK'
 41. Slow 1200mV 0C Model Setup: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 42. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 43. Slow 1200mV 0C Model Hold: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Hold: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 45. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 46. Slow 1200mV 0C Model Hold: 'DCO_CLK'
 47. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 48. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'DCO_CLK'
 51. Slow 1200mV 0C Model Minimum Pulse Width: 'Ex_Clock'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Slow 1200mV 0C Model Metastability Report
 59. Fast 1200mV 0C Model Setup Summary
 60. Fast 1200mV 0C Model Hold Summary
 61. Fast 1200mV 0C Model Recovery Summary
 62. Fast 1200mV 0C Model Removal Summary
 63. Fast 1200mV 0C Model Minimum Pulse Width Summary
 64. Fast 1200mV 0C Model Setup: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 65. Fast 1200mV 0C Model Setup: 'DCO_CLK'
 66. Fast 1200mV 0C Model Setup: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 67. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 68. Fast 1200mV 0C Model Hold: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 69. Fast 1200mV 0C Model Hold: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 70. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 71. Fast 1200mV 0C Model Hold: 'DCO_CLK'
 72. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 73. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 74. Fast 1200mV 0C Model Minimum Pulse Width: 'DCO_CLK'
 75. Fast 1200mV 0C Model Minimum Pulse Width: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 76. Fast 1200mV 0C Model Minimum Pulse Width: 'Ex_Clock'
 77. Fast 1200mV 0C Model Minimum Pulse Width: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 78. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 79. Setup Times
 80. Hold Times
 81. Clock to Output Times
 82. Minimum Clock to Output Times
 83. Fast 1200mV 0C Model Metastability Report
 84. Multicorner Timing Analysis Summary
 85. Setup Times
 86. Hold Times
 87. Clock to Output Times
 88. Minimum Clock to Output Times
 89. Board Trace Model Assignments
 90. Input Transition Times
 91. Signal Integrity Metrics (Slow 1200mv 0c Model)
 92. Signal Integrity Metrics (Slow 1200mv 85c Model)
 93. Signal Integrity Metrics (Fast 1200mv 0c Model)
 94. Setup Transfers
 95. Hold Transfers
 96. Recovery Transfers
 97. Removal Transfers
 98. Report TCCS
 99. Report RSKM
100. Unconstrained Paths
101. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Full Version ;
; Revision Name      ; DSReceiver                                          ;
; Device Family      ; Cyclone IV GX                                       ;
; Device Name        ; EP4CGX30BF14C8                                      ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.33        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  33.3%      ;
;     Processors 3-4         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Thu Nov 22 06:45:50 2018 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------+------------------------------------------------------------+
; Clock Name                                             ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                   ; Targets                                                    ;
+--------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------+------------------------------------------------------------+
; altera_reserved_tck                                    ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                          ; { altera_reserved_tck }                                    ;
; CLK_VIR                                                ; Virtual   ; 1.562   ; 640.2 MHz ; 0.000 ; 0.781  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                          ; { }                                                        ;
; DCO_CLK                                                ; Base      ; 3.125   ; 320.0 MHz ; 0.781 ; 2.343  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                          ; { DCO }                                                    ;
; Ex_Clock                                               ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                          ; { SysClk }                                                 ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 3.125   ; 320.0 MHz ; 0.000 ; 1.562  ; 50.00      ; 5         ; 32          ;       ;        ;           ;            ; false    ; Ex_Clock ; MyPLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 25.000  ; 40.0 MHz  ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; Ex_Clock ; MyPLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+--------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                           ;
+------------+-----------------+--------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                             ; Note ;
+------------+-----------------+--------------------------------------------------------+------+
; 62.0 MHz   ; 62.0 MHz        ; altera_reserved_tck                                    ;      ;
; 214.82 MHz ; 214.82 MHz      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 235.24 MHz ; 235.24 MHz      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 236.29 MHz ; 236.29 MHz      ; DCO_CLK                                                ;      ;
+------------+-----------------+--------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                             ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.781 ; -226.408      ;
; DCO_CLK                                                ; -0.982 ; -85.538       ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.345 ; 0.000         ;
; altera_reserved_tck                                    ; 41.936 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.377 ; 0.000         ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.451 ; 0.000         ;
; altera_reserved_tck                                    ; 0.451 ; 0.000         ;
; DCO_CLK                                                ; 0.485 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.588 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.118 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                               ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.076 ; -6.456        ;
; DCO_CLK                                                ; 0.268  ; 0.000         ;
; Ex_Clock                                               ; 9.930  ; 0.000         ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.160 ; 0.000         ;
; altera_reserved_tck                                    ; 49.696 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                  ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -3.781 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Down[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.381     ; 1.123      ;
; -3.779 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Down[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.381     ; 1.121      ;
; -3.751 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[6]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.336     ; 1.138      ;
; -3.720 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Down[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.509     ; 0.934      ;
; -3.714 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Down[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.509     ; 0.928      ;
; -3.691 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[6]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.336     ; 1.078      ;
; -3.672 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Down[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.455     ; 0.940      ;
; -3.672 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Down[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.455     ; 0.940      ;
; -3.617 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[4]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.422     ; 0.918      ;
; -3.616 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[4]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.422     ; 0.917      ;
; -3.615 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[4]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.422     ; 0.916      ;
; -3.613 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[4]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.422     ; 0.914      ;
; -3.607 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Down[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.396     ; 0.934      ;
; -3.606 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Down[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.396     ; 0.933      ;
; -3.528 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[6]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.336     ; 0.915      ;
; -3.528 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[6]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.336     ; 0.915      ;
; -3.352 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.158     ; 0.917      ;
; -3.352 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.158     ; 0.917      ;
; -3.166 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[2]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.971     ; 0.918      ;
; -3.166 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[2]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.971     ; 0.918      ;
; -3.165 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[2]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.971     ; 0.917      ;
; -3.161 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[2]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.971     ; 0.913      ;
; -2.307 ; AD9253Driver:AD9253Driver_inst|Data_CH1[10]~reg0                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                        ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.482     ; 1.110      ;
; -2.303 ; AD9253Driver:AD9253Driver_inst|Data_CH1[10]~reg0                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                     ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.482     ; 1.106      ;
; -2.301 ; AD9253Driver:AD9253Driver_inst|Data_CH1[2]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                        ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.482     ; 1.104      ;
; -2.301 ; AD9253Driver:AD9253Driver_inst|Data_CH1[2]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                     ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.482     ; 1.104      ;
; -2.217 ; AD9253Driver:AD9253Driver_inst|Data_CH1[6]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.585     ; 0.917      ;
; -2.216 ; AD9253Driver:AD9253Driver_inst|Data_CH1[6]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.585     ; 0.916      ;
; -2.191 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[7]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.561     ; 0.915      ;
; -2.190 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[7]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.561     ; 0.914      ;
; -2.139 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.510     ; 0.914      ;
; -2.138 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.510     ; 0.913      ;
; -2.096 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[5]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.465     ; 0.916      ;
; -2.094 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[5]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.465     ; 0.914      ;
; -2.057 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.192     ; 1.150      ;
; -2.034 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.192     ; 1.127      ;
; -1.847 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Rise[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.192     ; 0.940      ;
; -1.847 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Rise[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.192     ; 0.940      ;
; -1.838 ; AD9253Driver:AD9253Driver_inst|Data_CH1[8]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.057     ; 1.066      ;
; -1.837 ; AD9253Driver:AD9253Driver_inst|Data_CH1[8]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.057     ; 1.065      ;
; -1.814 ; AD9253Driver:AD9253Driver_inst|Data_CH1[0]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                     ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.020     ; 1.079      ;
; -1.809 ; AD9253Driver:AD9253Driver_inst|Data_CH1[0]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                        ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.020     ; 1.074      ;
; -1.796 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[3]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.967     ; 1.114      ;
; -1.779 ; AD9253Driver:AD9253Driver_inst|Data_CH1[12]~reg0                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                        ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.148     ; 0.916      ;
; -1.778 ; AD9253Driver:AD9253Driver_inst|Data_CH1[12]~reg0                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                     ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.148     ; 0.915      ;
; -1.772 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[3]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.967     ; 1.090      ;
; -1.725 ; AD9253Driver:AD9253Driver_inst|Data_CH1[1]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                     ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.094     ; 0.916      ;
; -1.725 ; AD9253Driver:AD9253Driver_inst|Data_CH1[3]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                     ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.094     ; 0.916      ;
; -1.724 ; AD9253Driver:AD9253Driver_inst|Data_CH1[1]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                        ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.094     ; 0.915      ;
; -1.724 ; AD9253Driver:AD9253Driver_inst|Data_CH1[3]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                        ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.094     ; 0.915      ;
; -1.724 ; AD9253Driver:AD9253Driver_inst|Data_CH1[4]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                                                        ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.094     ; 0.915      ;
; -1.723 ; AD9253Driver:AD9253Driver_inst|Data_CH1[4]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                                                                                                     ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.094     ; 0.914      ;
; -1.719 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.088     ; 0.916      ;
; -1.717 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.088     ; 0.914      ;
; -1.715 ; AD9253Driver:AD9253Driver_inst|Data_CH1[13]~reg0                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                        ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.082     ; 0.918      ;
; -1.713 ; AD9253Driver:AD9253Driver_inst|Data_CH1[13]~reg0                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                     ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.082     ; 0.916      ;
; -1.675 ; AD9253Driver:AD9253Driver_inst|Data_CH1[5]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                                                     ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.044     ; 0.916      ;
; -1.675 ; AD9253Driver:AD9253Driver_inst|Data_CH1[7]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.044     ; 0.916      ;
; -1.673 ; AD9253Driver:AD9253Driver_inst|Data_CH1[5]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                        ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.044     ; 0.914      ;
; -1.673 ; AD9253Driver:AD9253Driver_inst|Data_CH1[7]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.044     ; 0.914      ;
; -1.640 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.818     ; 1.107      ;
; -1.640 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.818     ; 1.107      ;
; -1.598 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[3]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.967     ; 0.916      ;
; -1.595 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[3]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.967     ; 0.913      ;
; -1.550 ; AD9253Driver:AD9253Driver_inst|Data_CH1[11]~reg0                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                     ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.707     ; 1.128      ;
; -1.526 ; AD9253Driver:AD9253Driver_inst|Data_CH1[11]~reg0                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                        ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.707     ; 1.104      ;
; -1.499 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[7]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.674     ; 1.110      ;
; -1.499 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[7]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.674     ; 1.110      ;
; -1.424 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[5]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.806     ; 0.903      ;
; -1.423 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[5]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.806     ; 0.902      ;
; -1.410 ; DCO                                                                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; 0.266      ; 2.399      ;
; -1.403 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Rise[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.773     ; 0.915      ;
; -1.401 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Rise[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.773     ; 0.913      ;
; -1.387 ; FCO                                                                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                                                    ; CLK_VIR                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.173     ; 2.237      ;
; -1.340 ; AD9253Driver:AD9253Driver_inst|Data_CH1[9]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.707     ; 0.918      ;
; -1.337 ; AD9253Driver:AD9253Driver_inst|Data_CH1[9]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.707     ; 0.915      ;
; -1.263 ; Data_B_L                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]                                                                                                                                                                    ; CLK_VIR                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.156     ; 2.130      ;
; -1.159 ; DCO                                                                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -0.324     ; 1.415      ;
; -1.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; 0.403      ; 4.655      ;
; -1.123 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.103     ; 4.146      ;
; -1.086 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.582     ; 3.630      ;
; -1.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.582     ; 3.625      ;
; -1.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.103     ; 4.054      ;
; -1.012 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.078     ; 4.060      ;
; -1.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.103     ; 4.031      ;
; -1.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.078     ; 4.051      ;
; -1.002 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.099     ; 4.029      ;
; -1.001 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.099     ; 4.028      ;
; -0.975 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.103     ; 3.998      ;
; -0.973 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.103     ; 3.996      ;
; -0.956 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.092     ; 3.990      ;
; -0.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.092     ; 3.989      ;
; -0.931 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; 0.403      ; 4.460      ;
; -0.912 ; FCO                                                                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                                                       ; CLK_VIR                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.332     ; 1.460      ;
; -0.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; 0.401      ; 4.433      ;
; -0.898 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.078     ; 3.946      ;
; -0.898 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.082     ; 3.942      ;
; -0.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; 0.403      ; 4.425      ;
; -0.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.082     ; 3.940      ;
; -0.895 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.140     ; 3.881      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DCO_CLK'                                                                                                                                                 ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.982 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH1[9]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.856      ; 4.120      ;
; -0.913 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[5] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.174      ; 4.369      ;
; -0.879 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH1[4]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.270      ; 4.431      ;
; -0.869 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH1[12]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.285      ; 4.436      ;
; -0.856 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH2[12]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.339      ; 4.477      ;
; -0.835 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH0[4]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.339      ; 4.456      ;
; -0.833 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH3[4]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.339      ; 4.454      ;
; -0.830 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH3[9]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.215      ; 4.327      ;
; -0.823 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH0[12]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.339      ; 4.444      ;
; -0.823 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH3[12]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.339      ; 4.444      ;
; -0.819 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH2[9]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.215      ; 4.316      ;
; -0.812 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH1[11]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.856      ; 3.950      ;
; -0.796 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH0[0]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.188      ; 4.266      ;
; -0.790 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH2[5]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.164      ; 4.236      ;
; -0.789 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH2[4]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.339      ; 4.410      ;
; -0.770 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH3[8]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.188      ; 4.240      ;
; -0.749 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.258      ; 4.289      ;
; -0.749 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH3[10]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.176      ; 4.207      ;
; -0.748 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH1[1]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.270      ; 4.300      ;
; -0.745 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH3[2]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.176      ; 4.203      ;
; -0.742 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH0[10]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.176      ; 4.200      ;
; -0.738 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH2[10]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.176      ; 4.196      ;
; -0.737 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH1[2]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.176      ; 4.195      ;
; -0.730 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH0[2]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.176      ; 4.188      ;
; -0.700 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH2[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.860      ; 3.842      ;
; -0.700 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH3[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.860      ; 3.842      ;
; -0.700 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH0[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.860      ; 3.842      ;
; -0.700 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH2[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.860      ; 3.842      ;
; -0.700 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH3[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.860      ; 3.842      ;
; -0.700 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH0[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.860      ; 3.842      ;
; -0.700 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.860      ; 3.842      ;
; -0.693 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH2[6]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.164      ; 4.139      ;
; -0.691 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH3[6]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.164      ; 4.137      ;
; -0.670 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[0] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.880      ; 3.832      ;
; -0.667 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH0[6]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.164      ; 4.113      ;
; -0.666 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH2[1]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.856      ; 3.804      ;
; -0.660 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH2[3]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.225      ; 4.167      ;
; -0.657 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH0[3]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.225      ; 4.164      ;
; -0.656 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[0] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.993      ; 3.931      ;
; -0.653 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Rise[1] ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[5] ; DCO_CLK      ; DCO_CLK     ; 3.125        ; 0.168      ; 3.967      ;
; -0.644 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH0[1]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.856      ; 3.782      ;
; -0.634 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH0[7]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.856      ; 3.772      ;
; -0.629 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH3[13]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.856      ; 3.767      ;
; -0.623 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[1] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.960      ; 3.865      ;
; -0.622 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH2[11]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.225      ; 4.129      ;
; -0.612 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH1[7]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.189      ; 4.083      ;
; -0.605 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH3[2] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.060      ; 3.947      ;
; -0.605 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH2[2] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.060      ; 3.947      ;
; -0.605 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[2] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.060      ; 3.947      ;
; -0.605 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[2] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.060      ; 3.947      ;
; -0.605 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH0[2] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.060      ; 3.947      ;
; -0.605 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[2] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.060      ; 3.947      ;
; -0.605 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[2] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.060      ; 3.947      ;
; -0.605 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH1[2] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.060      ; 3.947      ;
; -0.601 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[4] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.117      ; 4.000      ;
; -0.599 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[6] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.046      ; 3.927      ;
; -0.599 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[6] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.046      ; 3.927      ;
; -0.597 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH2[13]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.856      ; 3.735      ;
; -0.597 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH1[6]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.288      ; 4.167      ;
; -0.596 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[1] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.960      ; 3.838      ;
; -0.596 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH0[1] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.960      ; 3.838      ;
; -0.596 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH3[1] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.960      ; 3.838      ;
; -0.596 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH2[1] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.960      ; 3.838      ;
; -0.590 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[3] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.103      ; 3.975      ;
; -0.568 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[4] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.011      ; 3.861      ;
; -0.567 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH1[10]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.176      ; 4.025      ;
; -0.564 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH1[5]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.189      ; 4.035      ;
; -0.561 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[3] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.103      ; 3.946      ;
; -0.561 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[3] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.103      ; 3.946      ;
; -0.561 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH3[3]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.239      ; 4.082      ;
; -0.560 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH3[11]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.239      ; 4.081      ;
; -0.558 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[0] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.993      ; 3.833      ;
; -0.558 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[0] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.993      ; 3.833      ;
; -0.558 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[0] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.993      ; 3.833      ;
; -0.558 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[0] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.993      ; 3.833      ;
; -0.556 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH0[11]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.239      ; 4.077      ;
; -0.555 ; Data_B_L                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH1[2] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.060      ; 3.897      ;
; -0.554 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[4] ; AD9253Driver:AD9253Driver_inst|Data_CH1[2]~reg0    ; DCO_CLK      ; DCO_CLK     ; 1.563        ; -0.037     ; 2.101      ;
; -0.553 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH1[3]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.270      ; 4.105      ;
; -0.551 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH2[6] ; AD9253Driver:AD9253Driver_inst|Data_CH2[4]~reg0    ; DCO_CLK      ; DCO_CLK     ; 1.563        ; 0.153      ; 2.288      ;
; -0.548 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH3[6] ; AD9253Driver:AD9253Driver_inst|Data_CH3[12]~reg0   ; DCO_CLK      ; DCO_CLK     ; 1.563        ; 0.153      ; 2.285      ;
; -0.543 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[0] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.880      ; 3.705      ;
; -0.543 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH3[0] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.880      ; 3.705      ;
; -0.543 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH2[0] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.880      ; 3.705      ;
; -0.543 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH0[0] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.880      ; 3.705      ;
; -0.530 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[5] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.174      ; 3.986      ;
; -0.510 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[2] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.060      ; 3.852      ;
; -0.507 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.860      ; 3.649      ;
; -0.498 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH3[7]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.239      ; 4.019      ;
; -0.495 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[4] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.011      ; 3.788      ;
; -0.495 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[4] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.011      ; 3.788      ;
; -0.495 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH1[4] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.011      ; 3.788      ;
; -0.495 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[4] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.011      ; 3.788      ;
; -0.495 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH3[4] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.011      ; 3.788      ;
; -0.495 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[4] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.011      ; 3.788      ;
; -0.495 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH2[4] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.011      ; 3.788      ;
; -0.495 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH0[4] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.011      ; 3.788      ;
; -0.491 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH0[6] ; AD9253Driver:AD9253Driver_inst|Data_CH0[4]~reg0    ; DCO_CLK      ; DCO_CLK     ; 1.563        ; 0.153      ; 2.228      ;
; -0.489 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH0[5]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.164      ; 3.935      ;
; -0.481 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.241      ; 4.004      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                 ;
+--------+---------------------------------+---------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 20.345 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[12] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.570      ;
; 20.345 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[11] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.570      ;
; 20.345 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[10] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.570      ;
; 20.345 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[9]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.570      ;
; 20.345 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[8]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.570      ;
; 20.345 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[5]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.570      ;
; 20.345 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.570      ;
; 20.345 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[3]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.570      ;
; 20.345 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.570      ;
; 20.345 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[1]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.570      ;
; 20.531 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[12] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.080     ; 4.390      ;
; 20.531 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[11] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.080     ; 4.390      ;
; 20.531 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[10] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.080     ; 4.390      ;
; 20.531 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[9]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.080     ; 4.390      ;
; 20.531 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[8]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.080     ; 4.390      ;
; 20.531 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[5]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.080     ; 4.390      ;
; 20.531 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.080     ; 4.390      ;
; 20.531 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[3]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.080     ; 4.390      ;
; 20.531 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.080     ; 4.390      ;
; 20.531 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[1]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.080     ; 4.390      ;
; 20.569 ; AD5624:AD5624_inst|SPI_COUNT[5] ; AD5624:AD5624_inst|REG_COUNT[2] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.346      ;
; 20.569 ; AD5624:AD5624_inst|SPI_COUNT[5] ; AD5624:AD5624_inst|REG_COUNT[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.346      ;
; 20.571 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[23] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.344      ;
; 20.571 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[22] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.344      ;
; 20.571 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[21] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.344      ;
; 20.571 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[20] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.344      ;
; 20.571 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[19] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.344      ;
; 20.571 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[18] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.344      ;
; 20.571 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[17] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.344      ;
; 20.571 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[16] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.344      ;
; 20.571 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[15] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.344      ;
; 20.571 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[14] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.344      ;
; 20.571 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[13] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.344      ;
; 20.571 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[7]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.344      ;
; 20.571 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[6]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.344      ;
; 20.580 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[12] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.335      ;
; 20.580 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[11] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.335      ;
; 20.580 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[10] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.335      ;
; 20.580 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[9]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.335      ;
; 20.580 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[8]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.335      ;
; 20.580 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[5]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.335      ;
; 20.580 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.335      ;
; 20.580 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[3]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.335      ;
; 20.580 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.335      ;
; 20.580 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[1]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.335      ;
; 20.644 ; AD5624:AD5624_inst|SPI_COUNT[4] ; AD5624:AD5624_inst|REG_COUNT[2] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.271      ;
; 20.644 ; AD5624:AD5624_inst|SPI_COUNT[4] ; AD5624:AD5624_inst|REG_COUNT[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.271      ;
; 20.738 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|REG_COUNT[2] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.177      ;
; 20.738 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|REG_COUNT[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.177      ;
; 20.742 ; AD5624:AD5624_inst|SPI_COUNT[1] ; AD5624:AD5624_inst|data_buf[12] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.173      ;
; 20.742 ; AD5624:AD5624_inst|SPI_COUNT[1] ; AD5624:AD5624_inst|data_buf[11] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.173      ;
; 20.742 ; AD5624:AD5624_inst|SPI_COUNT[1] ; AD5624:AD5624_inst|data_buf[10] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.173      ;
; 20.742 ; AD5624:AD5624_inst|SPI_COUNT[1] ; AD5624:AD5624_inst|data_buf[9]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.173      ;
; 20.742 ; AD5624:AD5624_inst|SPI_COUNT[1] ; AD5624:AD5624_inst|data_buf[8]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.173      ;
; 20.742 ; AD5624:AD5624_inst|SPI_COUNT[1] ; AD5624:AD5624_inst|data_buf[5]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.173      ;
; 20.742 ; AD5624:AD5624_inst|SPI_COUNT[1] ; AD5624:AD5624_inst|data_buf[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.173      ;
; 20.742 ; AD5624:AD5624_inst|SPI_COUNT[1] ; AD5624:AD5624_inst|data_buf[3]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.173      ;
; 20.742 ; AD5624:AD5624_inst|SPI_COUNT[1] ; AD5624:AD5624_inst|data_buf[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.173      ;
; 20.742 ; AD5624:AD5624_inst|SPI_COUNT[1] ; AD5624:AD5624_inst|data_buf[1]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.173      ;
; 20.757 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[23] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.080     ; 4.164      ;
; 20.757 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[22] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.080     ; 4.164      ;
; 20.757 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[21] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.080     ; 4.164      ;
; 20.757 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[20] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.080     ; 4.164      ;
; 20.757 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[19] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.080     ; 4.164      ;
; 20.757 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[18] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.080     ; 4.164      ;
; 20.757 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[17] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.080     ; 4.164      ;
; 20.757 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[16] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.080     ; 4.164      ;
; 20.757 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[15] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.080     ; 4.164      ;
; 20.757 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[14] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.080     ; 4.164      ;
; 20.757 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[13] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.080     ; 4.164      ;
; 20.757 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[7]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.080     ; 4.164      ;
; 20.757 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[6]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.080     ; 4.164      ;
; 20.784 ; AD5624:AD5624_inst|SPI_COUNT[9] ; AD5624:AD5624_inst|cs~reg0      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.089     ; 4.128      ;
; 20.806 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[23] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.109      ;
; 20.806 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[22] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.109      ;
; 20.806 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[21] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.109      ;
; 20.806 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[20] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.109      ;
; 20.806 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[19] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.109      ;
; 20.806 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[18] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.109      ;
; 20.806 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[17] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.109      ;
; 20.806 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[16] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.109      ;
; 20.806 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[15] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.109      ;
; 20.806 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[14] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.109      ;
; 20.806 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[13] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.109      ;
; 20.806 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[7]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.109      ;
; 20.806 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[6]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.109      ;
; 20.822 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|REG_COUNT[2] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.093      ;
; 20.822 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|REG_COUNT[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.093      ;
; 20.859 ; AD5624:AD5624_inst|REG_COUNT[0] ; AD5624:AD5624_inst|data_buf[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.085     ; 4.057      ;
; 20.867 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|data_buf[12] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.048      ;
; 20.867 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|data_buf[11] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.048      ;
; 20.867 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|data_buf[10] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.048      ;
; 20.867 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|data_buf[9]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.048      ;
; 20.867 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|data_buf[8]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.048      ;
; 20.867 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|data_buf[5]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.048      ;
; 20.867 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|data_buf[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.048      ;
; 20.867 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|data_buf[3]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.048      ;
; 20.867 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|data_buf[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.048      ;
; 20.867 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|data_buf[1]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.086     ; 4.048      ;
; 20.882 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|sclkcount[7] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.085     ; 4.034      ;
+--------+---------------------------------+---------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.936 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 7.998      ;
; 42.000 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 7.933      ;
; 42.176 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 7.758      ;
; 42.250 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.055     ; 7.696      ;
; 42.326 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 7.608      ;
; 42.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.092     ; 7.550      ;
; 42.579 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.098     ; 7.324      ;
; 42.650 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.108     ; 7.243      ;
; 42.768 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.098     ; 7.135      ;
; 42.875 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.055     ; 7.071      ;
; 43.000 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.055     ; 6.946      ;
; 43.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.109     ; 6.382      ;
; 43.541 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.098     ; 6.362      ;
; 43.548 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.098     ; 6.355      ;
; 43.651 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.098     ; 6.252      ;
; 43.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.113     ; 6.164      ;
; 44.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 5.679      ;
; 44.495 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.113     ; 5.393      ;
; 44.777 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.106     ; 5.118      ;
; 44.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.105     ; 4.990      ;
; 45.373 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.056     ; 4.572      ;
; 45.655 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.064     ; 4.282      ;
; 45.682 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.056     ; 4.263      ;
; 45.811 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 4.123      ;
; 46.444 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 3.497      ;
; 46.883 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 3.058      ;
; 47.140 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.056     ; 2.805      ;
; 48.122 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.064     ; 1.815      ;
; 92.888 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.023      ;
; 92.888 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.023      ;
; 92.888 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.023      ;
; 92.888 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.023      ;
; 92.888 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.023      ;
; 92.888 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.023      ;
; 92.888 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.023      ;
; 92.888 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.023      ;
; 92.888 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.023      ;
; 92.888 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.023      ;
; 92.888 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.023      ;
; 92.888 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.023      ;
; 92.888 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.023      ;
; 92.888 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.023      ;
; 92.888 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.023      ;
; 92.888 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.023      ;
; 92.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.013      ;
; 92.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.013      ;
; 92.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.013      ;
; 92.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.013      ;
; 92.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.013      ;
; 92.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.013      ;
; 92.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.013      ;
; 92.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.013      ;
; 92.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.013      ;
; 92.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.013      ;
; 92.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.013      ;
; 92.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.013      ;
; 92.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.013      ;
; 92.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.013      ;
; 92.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.013      ;
; 92.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.013      ;
; 93.097 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.816      ;
; 93.097 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.816      ;
; 93.097 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.816      ;
; 93.097 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.816      ;
; 93.097 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.816      ;
; 93.097 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.816      ;
; 93.097 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.816      ;
; 93.097 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.816      ;
; 93.097 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.816      ;
; 93.097 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.816      ;
; 93.097 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.816      ;
; 93.097 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.816      ;
; 93.097 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.816      ;
; 93.097 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.816      ;
; 93.097 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.816      ;
; 93.097 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.816      ;
; 93.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.806      ;
; 93.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.806      ;
; 93.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.806      ;
; 93.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.806      ;
; 93.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.806      ;
; 93.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.806      ;
; 93.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.806      ;
; 93.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.806      ;
; 93.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.806      ;
; 93.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.806      ;
; 93.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.806      ;
; 93.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.806      ;
; 93.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.806      ;
; 93.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.806      ;
; 93.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.806      ;
; 93.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.806      ;
; 93.249 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_faj:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.669      ;
; 93.249 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_faj:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.669      ;
; 93.249 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_faj:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.669      ;
; 93.249 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_faj:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.669      ;
; 93.249 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_faj:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.669      ;
; 93.249 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_faj:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.669      ;
; 93.249 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_faj:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.669      ;
; 93.249 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_faj:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.669      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.377 ; AD5624:AD5624_inst|sclk~reg0                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[50]                                                                                                                                                                                                                                                                                            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 0.816      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.132      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.168      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.182      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.170      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.441 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.176      ;
; 0.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.179      ;
; 0.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.189      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.791      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.791      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.791      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.792      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.792      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.792      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.792      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.792      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.792      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.792      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.792      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.791      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.793      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.793      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.792      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.794      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.775      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.775      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.774      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.775      ;
; 0.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.775      ;
; 0.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.777      ;
; 0.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.776      ;
; 0.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.776      ;
; 0.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.776      ;
; 0.495 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][38]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.790      ;
; 0.495 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.790      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][39]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.791      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.791      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.791      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.791      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.791      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.791      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][33]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][33]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.791      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][35]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.791      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[49]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.791      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][38]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][38]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][40]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][41]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][41]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][41]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][42]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][42]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[42]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][42]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][43]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][45]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][45]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[45]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][45]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][47]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][47]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][50]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][50]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.791      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.791      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.791      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][32]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.792      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][36]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][36]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.792      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][39]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.793      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][40]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][40]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.793      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][42]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][42]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.793      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][44]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.793      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][46]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][46]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.793      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][47]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.793      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][47]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][47]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.793      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][50]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][50]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.793      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.792      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.792      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.792      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.793      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.793      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.792      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                   ;
+-------+----------------------------------+----------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.451 ; AD5624:AD5624_inst|REG_COUNT[2]  ; AD5624:AD5624_inst|REG_COUNT[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; AD5624:AD5624_inst|REG_COUNT[1]  ; AD5624:AD5624_inst|REG_COUNT[1]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; AD5624:AD5624_inst|REG_COUNT[0]  ; AD5624:AD5624_inst|REG_COUNT[0]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; AD5624:AD5624_inst|sclk~reg0     ; AD5624:AD5624_inst|sclk~reg0     ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.495 ; AD5624:AD5624_inst|data_buf[6]   ; AD5624:AD5624_inst|data_buf[7]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.790      ;
; 0.495 ; AD5624:AD5624_inst|data_buf[3]   ; AD5624:AD5624_inst|data_buf[4]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.791      ;
; 0.496 ; AD5624:AD5624_inst|data_buf[22]  ; AD5624:AD5624_inst|data_buf[23]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.791      ;
; 0.496 ; AD5624:AD5624_inst|data_buf[14]  ; AD5624:AD5624_inst|data_buf[15]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.791      ;
; 0.496 ; AD5624:AD5624_inst|data_buf[10]  ; AD5624:AD5624_inst|data_buf[11]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.792      ;
; 0.496 ; AD5624:AD5624_inst|data_buf[1]   ; AD5624:AD5624_inst|data_buf[2]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.792      ;
; 0.497 ; AD5624:AD5624_inst|data_buf[17]  ; AD5624:AD5624_inst|data_buf[18]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.792      ;
; 0.498 ; AD5624:AD5624_inst|data_buf[21]  ; AD5624:AD5624_inst|data_buf[22]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.793      ;
; 0.498 ; AD5624:AD5624_inst|data_buf[15]  ; AD5624:AD5624_inst|data_buf[16]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.793      ;
; 0.498 ; AD5624:AD5624_inst|data_buf[13]  ; AD5624:AD5624_inst|data_buf[14]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.793      ;
; 0.643 ; AD5624:AD5624_inst|data_buf[9]   ; AD5624:AD5624_inst|data_buf[10]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.939      ;
; 0.647 ; AD5624:AD5624_inst|data_buf[20]  ; AD5624:AD5624_inst|data_buf[21]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.942      ;
; 0.647 ; AD5624:AD5624_inst|data_buf[16]  ; AD5624:AD5624_inst|data_buf[17]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.942      ;
; 0.649 ; AD5624:AD5624_inst|data_buf[19]  ; AD5624:AD5624_inst|data_buf[20]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.944      ;
; 0.683 ; AD5624:AD5624_inst|data_buf[5]   ; AD5624:AD5624_inst|data_buf[6]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.978      ;
; 0.701 ; AD5624:AD5624_inst|data_buf[11]  ; AD5624:AD5624_inst|data_buf[12]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.997      ;
; 0.703 ; AD5624:AD5624_inst|data_buf[4]   ; AD5624:AD5624_inst|data_buf[5]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.999      ;
; 0.743 ; AD5624:AD5624_inst|sclkcount[3]  ; AD5624:AD5624_inst|sclkcount[3]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.038      ;
; 0.743 ; AD5624:AD5624_inst|sclkcount[1]  ; AD5624:AD5624_inst|sclkcount[1]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.038      ;
; 0.745 ; AD5624:AD5624_inst|sclkcount[2]  ; AD5624:AD5624_inst|sclkcount[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.040      ;
; 0.752 ; AD5624:AD5624_inst|sclkcount[5]  ; AD5624:AD5624_inst|sclkcount[5]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.047      ;
; 0.754 ; AD5624:AD5624_inst|sclkcount[6]  ; AD5624:AD5624_inst|sclkcount[6]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.049      ;
; 0.766 ; AD5624:AD5624_inst|data_buf[2]   ; AD5624:AD5624_inst|data_buf[3]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.062      ;
; 0.766 ; AD5624:AD5624_inst|SPI_COUNT[3]  ; AD5624:AD5624_inst|SPI_COUNT[3]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.061      ;
; 0.766 ; AD5624:AD5624_inst|SPI_COUNT[1]  ; AD5624:AD5624_inst|SPI_COUNT[1]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.061      ;
; 0.767 ; AD5624:AD5624_inst|SPI_COUNT[13] ; AD5624:AD5624_inst|SPI_COUNT[13] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.062      ;
; 0.767 ; AD5624:AD5624_inst|SPI_COUNT[11] ; AD5624:AD5624_inst|SPI_COUNT[11] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.062      ;
; 0.767 ; AD5624:AD5624_inst|SPI_COUNT[5]  ; AD5624:AD5624_inst|SPI_COUNT[5]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.062      ;
; 0.768 ; AD5624:AD5624_inst|SPI_COUNT[9]  ; AD5624:AD5624_inst|SPI_COUNT[9]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.063      ;
; 0.768 ; AD5624:AD5624_inst|SPI_COUNT[7]  ; AD5624:AD5624_inst|SPI_COUNT[7]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.063      ;
; 0.768 ; AD5624:AD5624_inst|SPI_COUNT[2]  ; AD5624:AD5624_inst|SPI_COUNT[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.063      ;
; 0.769 ; AD5624:AD5624_inst|SPI_COUNT[15] ; AD5624:AD5624_inst|SPI_COUNT[15] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.064      ;
; 0.769 ; AD5624:AD5624_inst|SPI_COUNT[14] ; AD5624:AD5624_inst|SPI_COUNT[14] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.064      ;
; 0.769 ; AD5624:AD5624_inst|SPI_COUNT[6]  ; AD5624:AD5624_inst|SPI_COUNT[6]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.064      ;
; 0.769 ; AD5624:AD5624_inst|SPI_COUNT[4]  ; AD5624:AD5624_inst|SPI_COUNT[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.064      ;
; 0.770 ; AD5624:AD5624_inst|sclkcount[7]  ; AD5624:AD5624_inst|sclkcount[7]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.065      ;
; 0.770 ; AD5624:AD5624_inst|SPI_COUNT[12] ; AD5624:AD5624_inst|SPI_COUNT[12] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.065      ;
; 0.770 ; AD5624:AD5624_inst|SPI_COUNT[10] ; AD5624:AD5624_inst|SPI_COUNT[10] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.065      ;
; 0.770 ; AD5624:AD5624_inst|SPI_COUNT[8]  ; AD5624:AD5624_inst|SPI_COUNT[8]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.065      ;
; 0.779 ; AD5624:AD5624_inst|sclkcount[0]  ; AD5624:AD5624_inst|sclkcount[0]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.074      ;
; 0.779 ; AD5624:AD5624_inst|REG_COUNT[1]  ; AD5624:AD5624_inst|REG_COUNT[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.074      ;
; 0.790 ; AD5624:AD5624_inst|SPI_COUNT[0]  ; AD5624:AD5624_inst|SPI_COUNT[0]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.085      ;
; 0.829 ; AD5624:AD5624_inst|data_buf[8]   ; AD5624:AD5624_inst|data_buf[9]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.125      ;
; 0.836 ; AD5624:AD5624_inst|data_buf[18]  ; AD5624:AD5624_inst|data_buf[19]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.131      ;
; 0.851 ; AD5624:AD5624_inst|data_buf[7]   ; AD5624:AD5624_inst|data_buf[8]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.147      ;
; 0.874 ; AD5624:AD5624_inst|sclkcount[0]  ; AD5624:AD5624_inst|data_buf[0]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.169      ;
; 0.882 ; AD5624:AD5624_inst|data_buf[12]  ; AD5624:AD5624_inst|data_buf[13]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.177      ;
; 0.951 ; AD5624:AD5624_inst|sclkcount[4]  ; AD5624:AD5624_inst|sclkcount[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.246      ;
; 1.059 ; AD5624:AD5624_inst|REG_COUNT[2]  ; AD5624:AD5624_inst|data_buf[5]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.355      ;
; 1.069 ; AD5624:AD5624_inst|REG_COUNT[1]  ; AD5624:AD5624_inst|data_buf[10]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.365      ;
; 1.081 ; AD5624:AD5624_inst|REG_COUNT[2]  ; AD5624:AD5624_inst|data_buf[11]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.377      ;
; 1.097 ; AD5624:AD5624_inst|REG_COUNT[2]  ; AD5624:AD5624_inst|data_buf[12]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.393      ;
; 1.097 ; AD5624:AD5624_inst|sclkcount[1]  ; AD5624:AD5624_inst|sclkcount[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.392      ;
; 1.098 ; AD5624:AD5624_inst|sclkcount[3]  ; AD5624:AD5624_inst|sclkcount[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.393      ;
; 1.106 ; AD5624:AD5624_inst|sclkcount[5]  ; AD5624:AD5624_inst|sclkcount[6]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.401      ;
; 1.106 ; AD5624:AD5624_inst|sclkcount[2]  ; AD5624:AD5624_inst|sclkcount[3]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.401      ;
; 1.115 ; AD5624:AD5624_inst|sclkcount[6]  ; AD5624:AD5624_inst|sclkcount[7]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.410      ;
; 1.115 ; AD5624:AD5624_inst|sclkcount[2]  ; AD5624:AD5624_inst|sclkcount[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.410      ;
; 1.120 ; AD5624:AD5624_inst|SPI_COUNT[1]  ; AD5624:AD5624_inst|SPI_COUNT[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.415      ;
; 1.121 ; AD5624:AD5624_inst|SPI_COUNT[3]  ; AD5624:AD5624_inst|SPI_COUNT[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.416      ;
; 1.122 ; AD5624:AD5624_inst|SPI_COUNT[13] ; AD5624:AD5624_inst|SPI_COUNT[14] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.417      ;
; 1.122 ; AD5624:AD5624_inst|SPI_COUNT[5]  ; AD5624:AD5624_inst|SPI_COUNT[6]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.417      ;
; 1.122 ; AD5624:AD5624_inst|SPI_COUNT[11] ; AD5624:AD5624_inst|SPI_COUNT[12] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.417      ;
; 1.122 ; AD5624:AD5624_inst|SPI_COUNT[9]  ; AD5624:AD5624_inst|SPI_COUNT[10] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.417      ;
; 1.122 ; AD5624:AD5624_inst|SPI_COUNT[7]  ; AD5624:AD5624_inst|SPI_COUNT[8]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.417      ;
; 1.123 ; AD5624:AD5624_inst|sclkcount[0]  ; AD5624:AD5624_inst|sclkcount[1]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.418      ;
; 1.126 ; AD5624:AD5624_inst|REG_COUNT[1]  ; AD5624:AD5624_inst|data_buf[5]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.422      ;
; 1.128 ; AD5624:AD5624_inst|SPI_COUNT[0]  ; AD5624:AD5624_inst|SPI_COUNT[1]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.423      ;
; 1.129 ; AD5624:AD5624_inst|SPI_COUNT[2]  ; AD5624:AD5624_inst|SPI_COUNT[3]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.424      ;
; 1.130 ; AD5624:AD5624_inst|SPI_COUNT[4]  ; AD5624:AD5624_inst|SPI_COUNT[5]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.425      ;
; 1.130 ; AD5624:AD5624_inst|SPI_COUNT[14] ; AD5624:AD5624_inst|SPI_COUNT[15] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.425      ;
; 1.130 ; AD5624:AD5624_inst|SPI_COUNT[6]  ; AD5624:AD5624_inst|SPI_COUNT[7]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.425      ;
; 1.131 ; AD5624:AD5624_inst|SPI_COUNT[12] ; AD5624:AD5624_inst|SPI_COUNT[13] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.426      ;
; 1.131 ; AD5624:AD5624_inst|SPI_COUNT[10] ; AD5624:AD5624_inst|SPI_COUNT[11] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.426      ;
; 1.131 ; AD5624:AD5624_inst|SPI_COUNT[8]  ; AD5624:AD5624_inst|SPI_COUNT[9]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.426      ;
; 1.132 ; AD5624:AD5624_inst|sclkcount[0]  ; AD5624:AD5624_inst|sclkcount[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.427      ;
; 1.137 ; AD5624:AD5624_inst|REG_COUNT[1]  ; AD5624:AD5624_inst|data_buf[12]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.433      ;
; 1.137 ; AD5624:AD5624_inst|SPI_COUNT[0]  ; AD5624:AD5624_inst|SPI_COUNT[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.432      ;
; 1.138 ; AD5624:AD5624_inst|SPI_COUNT[2]  ; AD5624:AD5624_inst|SPI_COUNT[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.433      ;
; 1.139 ; AD5624:AD5624_inst|SPI_COUNT[4]  ; AD5624:AD5624_inst|SPI_COUNT[6]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.434      ;
; 1.139 ; AD5624:AD5624_inst|SPI_COUNT[6]  ; AD5624:AD5624_inst|SPI_COUNT[8]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.434      ;
; 1.140 ; AD5624:AD5624_inst|SPI_COUNT[12] ; AD5624:AD5624_inst|SPI_COUNT[14] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.435      ;
; 1.140 ; AD5624:AD5624_inst|SPI_COUNT[10] ; AD5624:AD5624_inst|SPI_COUNT[12] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.435      ;
; 1.140 ; AD5624:AD5624_inst|SPI_COUNT[8]  ; AD5624:AD5624_inst|SPI_COUNT[10] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.435      ;
; 1.154 ; AD5624:AD5624_inst|REG_COUNT[2]  ; AD5624:AD5624_inst|data_buf[8]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.450      ;
; 1.166 ; AD5624:AD5624_inst|REG_COUNT[2]  ; AD5624:AD5624_inst|data_buf[13]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.461      ;
; 1.177 ; AD5624:AD5624_inst|REG_COUNT[2]  ; AD5624:AD5624_inst|data_buf[10]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.473      ;
; 1.183 ; AD5624:AD5624_inst|REG_COUNT[2]  ; AD5624:AD5624_inst|data_buf[1]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.479      ;
; 1.184 ; AD5624:AD5624_inst|REG_COUNT[2]  ; AD5624:AD5624_inst|data_buf[9]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.480      ;
; 1.217 ; AD5624:AD5624_inst|sclkcount[3]  ; AD5624:AD5624_inst|sclkcount[5]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.512      ;
; 1.225 ; AD5624:AD5624_inst|sclkcount[1]  ; AD5624:AD5624_inst|sclkcount[3]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.520      ;
; 1.226 ; AD5624:AD5624_inst|cs~reg0       ; AD5624:AD5624_inst|data_buf[2]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.525      ;
; 1.230 ; AD5624:AD5624_inst|cs~reg0       ; AD5624:AD5624_inst|data_buf[3]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.529      ;
; 1.230 ; AD5624:AD5624_inst|cs~reg0       ; AD5624:AD5624_inst|data_buf[1]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.529      ;
; 1.231 ; AD5624:AD5624_inst|cs~reg0       ; AD5624:AD5624_inst|data_buf[9]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.530      ;
; 1.232 ; AD5624:AD5624_inst|cs~reg0       ; AD5624:AD5624_inst|data_buf[4]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.531      ;
+-------+----------------------------------+----------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.490 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.784      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.787      ;
; 0.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.790      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.791      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.792      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.791      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.793      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.792      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.792      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.792      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.792      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.792      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.792      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.792      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.799      ;
; 0.505 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.799      ;
; 0.505 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.799      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.799      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.799      ;
; 0.506 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.800      ;
; 0.506 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.800      ;
; 0.506 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.800      ;
; 0.506 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.799      ;
; 0.506 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.799      ;
; 0.506 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.800      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.800      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.800      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.800      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.800      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.800      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.800      ;
; 0.507 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.802      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.514 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_s6j:auto_generated|counter_reg_bit[0]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.809      ;
; 0.521 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.816      ;
; 0.522 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.816      ;
; 0.522 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.817      ;
; 0.522 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.817      ;
; 0.522 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.817      ;
; 0.522 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.817      ;
; 0.522 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.816      ;
; 0.522 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.816      ;
; 0.523 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.817      ;
; 0.523 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.818      ;
; 0.523 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.818      ;
; 0.523 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.818      ;
; 0.523 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.817      ;
; 0.523 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.817      ;
; 0.523 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.817      ;
; 0.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.819      ;
; 0.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.818      ;
; 0.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.818      ;
; 0.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.818      ;
; 0.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.817      ;
; 0.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.818      ;
; 0.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.818      ;
; 0.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.818      ;
; 0.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.824      ;
; 0.532 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.825      ;
; 0.533 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.827      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DCO_CLK'                                                                                                                                                 ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.485 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[1] ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[1] ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Rise[1] ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Rise[1] ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Down[1] ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Down[1] ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Down[1] ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Down[1] ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.049      ; 0.746      ;
; 0.509 ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN_3D     ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN        ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.055      ; 0.776      ;
; 0.532 ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN_2D     ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN_3D     ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.055      ; 0.799      ;
; 0.542 ; Data_B_L                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[2] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.234      ; 3.197      ;
; 0.559 ; Data_B_L                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[6] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.173      ; 3.153      ;
; 0.612 ; Data_B_L                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH1[5] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.325      ; 3.358      ;
; 0.614 ; Data_B_L                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH1[6] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.333      ; 3.368      ;
; 0.636 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH3[0]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.320      ; 3.377      ;
; 0.636 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH2[0]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.320      ; 3.377      ;
; 0.636 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH1[8]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.320      ; 3.377      ;
; 0.636 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH0[8]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.320      ; 3.377      ;
; 0.638 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH2[8]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.320      ; 3.379      ;
; 0.649 ; Data_B_L                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[5] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.083      ; 3.153      ;
; 0.651 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[1] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.351      ; 3.423      ;
; 0.653 ; Data_B_L                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[7] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.392      ; 3.466      ;
; 0.657 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN_1D     ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.236      ; 3.314      ;
; 0.663 ; Data_B_L                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH1[7] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.374      ; 3.458      ;
; 0.664 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH0[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.618      ; 3.703      ;
; 0.664 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH0[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.618      ; 3.703      ;
; 0.664 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH2[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.618      ; 3.703      ;
; 0.664 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH3[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.618      ; 3.703      ;
; 0.664 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH2[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.618      ; 3.703      ;
; 0.664 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH3[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.618      ; 3.703      ;
; 0.668 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[0] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.019      ; 3.108      ;
; 0.671 ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN_1D     ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN_2D     ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.055      ; 0.938      ;
; 0.683 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[5] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.325      ; 3.429      ;
; 0.695 ; Data_B_L                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH1[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.377      ; 3.493      ;
; 0.699 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.377      ; 3.497      ;
; 0.699 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.377      ; 3.497      ;
; 0.699 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH0[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.377      ; 3.497      ;
; 0.699 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.377      ; 3.497      ;
; 0.699 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH3[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.377      ; 3.497      ;
; 0.699 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH2[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.377      ; 3.497      ;
; 0.699 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.377      ; 3.497      ;
; 0.699 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH1[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.377      ; 3.497      ;
; 0.703 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH2[2]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.347      ; 3.471      ;
; 0.704 ; Data_B_L                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[4] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.247      ; 3.372      ;
; 0.726 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH2[7]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.358      ; 3.505      ;
; 0.735 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Down[1] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.207      ; 3.363      ;
; 0.742 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[2] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.234      ; 3.397      ;
; 0.743 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Down[0] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.336      ; 3.500      ;
; 0.763 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Rise[0] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.019      ; 3.203      ;
; 0.767 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Rise[1] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.040      ; 3.228      ;
; 0.771 ; Data_B_L                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH1[4] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.137      ; 3.329      ;
; 0.775 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.377      ; 3.573      ;
; 0.781 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH0[5]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.295      ; 3.497      ;
; 0.785 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH1[13]~reg0   ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.358      ; 3.564      ;
; 0.799 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[7] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.374      ; 3.594      ;
; 0.800 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH0[13]~reg0   ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.358      ; 3.579      ;
; 0.803 ; Data_B_L                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.231      ; 3.455      ;
; 0.809 ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN_2D     ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN        ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.055      ; 1.076      ;
; 0.813 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH3[7]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.373      ; 3.607      ;
; 0.814 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH1[0]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.320      ; 3.555      ;
; 0.821 ; AD9253Driver:AD9253Driver_inst|DATA_VLD_PRE        ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0       ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.400      ; 1.433      ;
; 0.831 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[1] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.317      ; 3.569      ;
; 0.844 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[5] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.305      ; 3.570      ;
; 0.860 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH0[4] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.157      ; 3.438      ;
; 0.860 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH3[4] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.157      ; 3.438      ;
; 0.860 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH2[4] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.157      ; 3.438      ;
; 0.860 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH3[4] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.157      ; 3.438      ;
; 0.860 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH2[4] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.157      ; 3.438      ;
; 0.860 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH0[4] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.157      ; 3.438      ;
; 0.863 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH1[5]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.320      ; 3.604      ;
; 0.869 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH1[3]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.405      ; 3.695      ;
; 0.870 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH3[11]~reg0   ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.373      ; 3.664      ;
; 0.871 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH3[3]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.373      ; 3.665      ;
; 0.889 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH0[11]~reg0   ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.373      ; 3.683      ;
; 0.895 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[0] ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[1] ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.417      ; 1.524      ;
; 0.896 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH1[6]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.424      ; 3.741      ;
; 0.904 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH3[1]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 2.973      ; 3.298      ;
; 0.905 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Down[0] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.223      ; 3.549      ;
; 0.908 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH3[5]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 2.973      ; 3.302      ;
; 0.909 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH0[9]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 2.973      ; 3.303      ;
; 0.914 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[6] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.333      ; 3.668      ;
; 0.915 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH3[6]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.295      ; 3.631      ;
; 0.915 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Down[1] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.276      ; 3.612      ;
; 0.916 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH2[6]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.295      ; 3.632      ;
; 0.917 ; Data_B_L                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH1[2] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.187      ; 3.525      ;
; 0.929 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[6] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.173      ; 3.523      ;
; 0.930 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.231      ; 3.582      ;
; 0.932 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[7] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 2.977      ; 3.330      ;
; 0.933 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[4] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.247      ; 3.601      ;
; 0.936 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[2] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.187      ; 3.544      ;
; 0.952 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH1[7]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.320      ; 3.693      ;
; 0.963 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[7] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.374      ; 3.758      ;
; 0.963 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH3[7] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.374      ; 3.758      ;
; 0.963 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[7] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.374      ; 3.758      ;
; 0.963 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH2[7] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.374      ; 3.758      ;
; 0.963 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[7] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.374      ; 3.758      ;
; 0.963 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH0[7] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.374      ; 3.758      ;
; 0.963 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[7] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.374      ; 3.758      ;
; 0.963 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH1[7] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.374      ; 3.758      ;
; 0.967 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH0[6] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.333      ; 3.721      ;
; 0.967 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[6] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.333      ; 3.721      ;
; 0.967 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH3[6] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.333      ; 3.721      ;
; 0.967 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH1[6] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.333      ; 3.721      ;
; 0.967 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[6] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.333      ; 3.721      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.588 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 2.347      ;
; 95.579 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 4.302      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.325      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.325      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.325      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.325      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.325      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.325      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.325      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.325      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.325      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.325      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.325      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.325      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.329      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.325      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.325      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.329      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.328      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.328      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.328      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.328      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.328      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.328      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.328      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.325      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.325      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.325      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.325      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.325      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.325      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.325      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.325      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.325      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.323      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.323      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.323      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.323      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.323      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.323      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.323      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.323      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.317      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.317      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.317      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.317      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.317      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.317      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.317      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.317      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.317      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.317      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.317      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.317      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.317      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.317      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.317      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.317      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.317      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.317      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.317      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.317      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.317      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.321      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.321      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.321      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.321      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.321      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.321      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.321      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.321      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.321      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.321      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.321      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.321      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.321      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.321      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.321      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.321      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.324      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.324      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.324      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.324      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.324      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.324      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.324      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.324      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.324      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.324      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.324      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.324      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.324      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.324      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.324      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.324      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.324      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.324      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.324      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.324      ;
; 95.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.324      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.118 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.412      ;
; 1.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.692      ;
; 1.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.692      ;
; 1.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.692      ;
; 1.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.692      ;
; 1.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.692      ;
; 1.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.692      ;
; 1.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.692      ;
; 1.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.692      ;
; 1.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.692      ;
; 1.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.692      ;
; 1.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.692      ;
; 1.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.692      ;
; 1.865 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.151      ;
; 1.941 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.265      ;
; 1.941 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.265      ;
; 1.941 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.265      ;
; 1.941 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.265      ;
; 1.941 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.265      ;
; 1.941 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.265      ;
; 1.941 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.265      ;
; 1.941 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.265      ;
; 1.941 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.265      ;
; 1.941 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.265      ;
; 1.941 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.265      ;
; 1.941 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][9]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.265      ;
; 1.941 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][8]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.265      ;
; 1.941 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.265      ;
; 1.991 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.284      ;
; 2.231 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.516      ;
; 2.240 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.532      ;
; 2.240 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.532      ;
; 2.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.576      ;
; 2.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.576      ;
; 2.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.576      ;
; 2.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.576      ;
; 2.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.576      ;
; 2.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.576      ;
; 2.303 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.585      ;
; 2.303 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.585      ;
; 2.303 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.585      ;
; 2.303 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.585      ;
; 2.303 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.585      ;
; 2.303 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.585      ;
; 2.303 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.585      ;
; 2.303 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.585      ;
; 2.303 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.585      ;
; 3.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 4.106      ;
; 3.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.107      ;
; 3.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.107      ;
; 3.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.107      ;
; 3.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.107      ;
; 3.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.107      ;
; 3.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.107      ;
; 3.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.107      ;
; 3.818 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.115      ;
; 3.818 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.115      ;
; 3.818 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.115      ;
; 3.818 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.115      ;
; 3.818 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.115      ;
; 3.818 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.115      ;
; 3.818 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.115      ;
; 3.818 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.115      ;
; 3.818 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.115      ;
; 3.818 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.115      ;
; 3.818 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.115      ;
; 3.818 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.115      ;
; 3.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.128      ;
; 3.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.128      ;
; 3.828 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 4.107      ;
; 3.828 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 4.107      ;
; 3.828 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 4.107      ;
; 3.828 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 4.107      ;
; 3.828 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 4.107      ;
; 3.828 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 4.107      ;
; 3.828 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 4.107      ;
; 3.828 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 4.107      ;
; 3.828 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 4.107      ;
; 3.828 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 4.107      ;
; 3.828 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 4.107      ;
; 3.828 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 4.107      ;
; 3.829 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 4.107      ;
; 3.829 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 4.107      ;
; 3.829 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 4.107      ;
; 3.829 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 4.107      ;
; 3.829 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 4.107      ;
; 3.829 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 4.107      ;
; 3.829 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 4.107      ;
; 3.829 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.117      ;
; 3.829 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.117      ;
; 3.829 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.117      ;
; 3.829 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.117      ;
; 3.829 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.117      ;
; 3.829 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.117      ;
; 3.829 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.117      ;
; 3.829 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.117      ;
; 3.829 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.117      ;
; 3.829 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.117      ;
; 3.829 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.117      ;
; 3.829 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.117      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------+--------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------+--------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a36~porta_address_reg0 ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a36~porta_datain_reg0  ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a36~porta_we_reg       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[40]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[42]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[43]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[45]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[47]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[48]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[49]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[50]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                        ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                        ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                        ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                        ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[45]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[47]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48]                                                                                                                                                                       ;
+--------+--------------+----------------+------------+--------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'DCO_CLK'                                                                           ;
+-------+--------------+----------------+------------+---------+------------+----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                             ;
+-------+--------------+----------------+------------+---------+------------+----------------------------------------------------+
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|DATA_VLD_PRE        ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[0]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[10]~reg0   ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[11]~reg0   ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[12]~reg0   ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[13]~reg0   ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[1]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[2]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[3]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[4]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[5]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[6]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[7]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[8]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[9]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[0]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[10]~reg0   ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[11]~reg0   ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[12]~reg0   ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[13]~reg0   ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[1]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[2]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[3]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[4]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[5]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[6]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[7]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[8]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[9]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[0]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[10]~reg0   ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[11]~reg0   ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[12]~reg0   ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[13]~reg0   ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[1]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[2]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[3]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[4]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[5]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[6]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[7]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[8]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[9]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[0]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[10]~reg0   ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[11]~reg0   ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[12]~reg0   ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[13]~reg0   ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[1]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[2]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[3]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[4]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[5]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[6]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[7]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[8]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[9]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN        ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN_1D     ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN_2D     ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN_3D     ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0       ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Down[0] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Down[1] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[0] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[1] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Down[0] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Down[1] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Rise[0] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Rise[1] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[0] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[1] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[2] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[3] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[4] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[5] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[6] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[7] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[0] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[1] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[2] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[3] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[4] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[5] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[6] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[7] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[0] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[1] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[2] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[3] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[4] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[5] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[6] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[7] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[0] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[1] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[2] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[3] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[4] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[5] ;
+-------+--------------+----------------+------------+---------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Ex_Clock'                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------+
; 9.930  ; 9.930        ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.931  ; 9.931        ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; SysClk~input|o                                                   ;
; 9.966  ; 9.966        ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.966  ; 9.966        ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.966  ; 9.966        ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; SysClk~input|i                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; SysClk~input|i                                                   ;
; 10.031 ; 10.031       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.031 ; 10.031       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.031 ; 10.031       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.069 ; 10.069       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; SysClk~input|o                                                   ;
; 10.070 ; 10.070       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; Ex_Clock ; Rise       ; SysClk                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+----------------------------------+
; 12.160 ; 12.380       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[0]  ;
; 12.160 ; 12.380       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[10] ;
; 12.160 ; 12.380       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[11] ;
; 12.160 ; 12.380       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[12] ;
; 12.160 ; 12.380       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[13] ;
; 12.160 ; 12.380       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[14] ;
; 12.160 ; 12.380       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[15] ;
; 12.160 ; 12.380       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[1]  ;
; 12.160 ; 12.380       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[2]  ;
; 12.160 ; 12.380       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[3]  ;
; 12.160 ; 12.380       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[4]  ;
; 12.160 ; 12.380       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[5]  ;
; 12.160 ; 12.380       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[6]  ;
; 12.160 ; 12.380       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[7]  ;
; 12.160 ; 12.380       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[8]  ;
; 12.160 ; 12.380       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[9]  ;
; 12.160 ; 12.380       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[10]  ;
; 12.160 ; 12.380       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[11]  ;
; 12.160 ; 12.380       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[12]  ;
; 12.160 ; 12.380       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[1]   ;
; 12.160 ; 12.380       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[2]   ;
; 12.160 ; 12.380       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[3]   ;
; 12.160 ; 12.380       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[4]   ;
; 12.160 ; 12.380       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[5]   ;
; 12.160 ; 12.380       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[8]   ;
; 12.160 ; 12.380       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[9]   ;
; 12.161 ; 12.381       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|REG_COUNT[0]  ;
; 12.161 ; 12.381       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|REG_COUNT[1]  ;
; 12.161 ; 12.381       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|REG_COUNT[2]  ;
; 12.161 ; 12.381       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[0]   ;
; 12.161 ; 12.381       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[13]  ;
; 12.161 ; 12.381       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[14]  ;
; 12.161 ; 12.381       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[15]  ;
; 12.161 ; 12.381       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[16]  ;
; 12.161 ; 12.381       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[17]  ;
; 12.161 ; 12.381       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[18]  ;
; 12.161 ; 12.381       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[19]  ;
; 12.161 ; 12.381       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[20]  ;
; 12.161 ; 12.381       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[21]  ;
; 12.161 ; 12.381       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[22]  ;
; 12.161 ; 12.381       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[23]  ;
; 12.161 ; 12.381       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[6]   ;
; 12.161 ; 12.381       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[7]   ;
; 12.161 ; 12.381       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[0]  ;
; 12.161 ; 12.381       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[1]  ;
; 12.161 ; 12.381       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[2]  ;
; 12.161 ; 12.381       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[3]  ;
; 12.161 ; 12.381       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[4]  ;
; 12.161 ; 12.381       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[5]  ;
; 12.161 ; 12.381       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[6]  ;
; 12.161 ; 12.381       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[7]  ;
; 12.161 ; 12.381       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclk~reg0     ;
; 12.162 ; 12.382       ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|cs~reg0       ;
; 12.427 ; 12.615       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|cs~reg0       ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|REG_COUNT[0]  ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|REG_COUNT[1]  ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|REG_COUNT[2]  ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[0]   ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[10]  ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[11]  ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[12]  ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[13]  ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[14]  ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[15]  ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[16]  ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[17]  ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[18]  ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[19]  ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[1]   ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[20]  ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[21]  ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[22]  ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[23]  ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[2]   ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[3]   ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[4]   ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[5]   ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[6]   ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[7]   ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[8]   ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[9]   ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[0]  ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[1]  ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[2]  ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[3]  ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[4]  ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[5]  ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[6]  ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[7]  ;
; 12.428 ; 12.616       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclk~reg0     ;
; 12.429 ; 12.617       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[0]  ;
; 12.429 ; 12.617       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[10] ;
; 12.429 ; 12.617       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[11] ;
; 12.429 ; 12.617       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[12] ;
; 12.429 ; 12.617       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[13] ;
; 12.429 ; 12.617       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[14] ;
; 12.429 ; 12.617       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[15] ;
; 12.429 ; 12.617       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[1]  ;
; 12.429 ; 12.617       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[2]  ;
; 12.429 ; 12.617       ; 0.188          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[3]  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.696 ; 49.931       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.698 ; 49.933       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.763 ; 49.983       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                               ;
; 49.763 ; 49.983       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                              ;
; 49.763 ; 49.983       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                               ;
; 49.763 ; 49.983       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                               ;
; 49.763 ; 49.983       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                               ;
; 49.763 ; 49.983       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                               ;
; 49.763 ; 49.983       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                               ;
; 49.763 ; 49.983       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                               ;
; 49.763 ; 49.983       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                               ;
; 49.763 ; 49.983       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                                               ;
; 49.763 ; 49.983       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                            ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                        ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                        ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                        ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                        ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                             ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                             ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                             ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                             ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                             ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                                                             ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                                                             ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                               ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                                                                      ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                                                                      ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]                                                                      ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                        ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                        ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                        ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                        ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                   ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                   ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                   ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                   ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                   ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[0]                                                                                                                                           ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[1]                                                                                                                                           ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[2]                                                                                                                                           ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[3]                                                                                                                                           ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                               ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                               ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                               ;
; 49.765 ; 49.985       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                      ;
; 49.765 ; 49.985       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                      ;
; 49.765 ; 49.985       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                      ;
; 49.765 ; 49.985       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                      ;
; 49.765 ; 49.985       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                           ;
; 49.765 ; 49.985       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                           ;
; 49.765 ; 49.985       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                           ;
; 49.765 ; 49.985       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                ;
; 49.765 ; 49.985       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                ;
; 49.765 ; 49.985       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                ;
; 49.765 ; 49.985       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                ;
; 49.765 ; 49.985       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                ;
; 49.765 ; 49.985       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                             ;
; 49.765 ; 49.985       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                        ;
; 49.765 ; 49.985       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                        ;
; 49.765 ; 49.985       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                        ;
; 49.765 ; 49.985       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                        ;
; 49.765 ; 49.985       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                        ;
; 49.765 ; 49.985       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                        ;
; 49.765 ; 49.985       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                      ;
; 49.765 ; 49.985       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                      ;
; 49.765 ; 49.985       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                      ;
; 49.765 ; 49.985       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ;
; 49.765 ; 49.985       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ;
; 49.765 ; 49.985       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ;
; 49.765 ; 49.985       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ;
; 49.765 ; 49.985       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; Data_A_H            ; DCO_CLK             ; 4.144 ; 4.192 ; Rise       ; DCO_CLK                                                ;
; Data_A_L            ; DCO_CLK             ; 4.379 ; 4.564 ; Rise       ; DCO_CLK                                                ;
; Data_B_H            ; DCO_CLK             ; 0.884 ; 0.686 ; Rise       ; DCO_CLK                                                ;
; Data_B_L            ; DCO_CLK             ; 0.662 ; 0.481 ; Rise       ; DCO_CLK                                                ;
; Data_C_H            ; DCO_CLK             ; 3.088 ; 3.270 ; Rise       ; DCO_CLK                                                ;
; Data_C_L            ; DCO_CLK             ; 3.147 ; 3.261 ; Rise       ; DCO_CLK                                                ;
; Data_D_H            ; DCO_CLK             ; 3.156 ; 3.326 ; Rise       ; DCO_CLK                                                ;
; Data_D_L            ; DCO_CLK             ; 2.969 ; 3.239 ; Rise       ; DCO_CLK                                                ;
; FCO                 ; DCO_CLK             ; 1.243 ; 1.174 ; Rise       ; DCO_CLK                                                ;
; Data_A_H            ; DCO_CLK             ; 4.206 ; 4.252 ; Fall       ; DCO_CLK                                                ;
; Data_A_L            ; DCO_CLK             ; 4.401 ; 4.591 ; Fall       ; DCO_CLK                                                ;
; Data_B_H            ; DCO_CLK             ; 0.931 ; 0.736 ; Fall       ; DCO_CLK                                                ;
; Data_B_L            ; DCO_CLK             ; 0.816 ; 0.566 ; Fall       ; DCO_CLK                                                ;
; Data_C_H            ; DCO_CLK             ; 3.331 ; 3.487 ; Fall       ; DCO_CLK                                                ;
; Data_C_L            ; DCO_CLK             ; 2.652 ; 2.864 ; Fall       ; DCO_CLK                                                ;
; Data_D_H            ; DCO_CLK             ; 3.375 ; 3.537 ; Fall       ; DCO_CLK                                                ;
; Data_D_L            ; DCO_CLK             ; 3.418 ; 3.589 ; Fall       ; DCO_CLK                                                ;
; FCO                 ; DCO_CLK             ; 0.866 ; 0.786 ; Fall       ; DCO_CLK                                                ;
; DCO                 ; Ex_Clock            ; 2.230 ; 2.112 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_A_H            ; Ex_Clock            ; 6.116 ; 6.253 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_A_L            ; Ex_Clock            ; 7.009 ; 7.263 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_B_H            ; Ex_Clock            ; 1.862 ; 1.847 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_B_L            ; Ex_Clock            ; 2.265 ; 2.176 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_C_H            ; Ex_Clock            ; 5.976 ; 6.130 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_C_L            ; Ex_Clock            ; 6.132 ; 6.269 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_D_H            ; Ex_Clock            ; 6.381 ; 6.543 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_D_L            ; Ex_Clock            ; 5.946 ; 6.179 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FCO                 ; Ex_Clock            ; 2.389 ; 2.313 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rst_n               ; Ex_Clock            ; 5.592 ; 5.903 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.799 ; 2.819 ; Rise       ; altera_reserved_tck                                    ;
; altera_reserved_tms ; altera_reserved_tck ; 5.661 ; 5.568 ; Rise       ; altera_reserved_tck                                    ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data_A_H            ; DCO_CLK             ; -2.480 ; -2.502 ; Rise       ; DCO_CLK                                                ;
; Data_A_L            ; DCO_CLK             ; -2.641 ; -2.941 ; Rise       ; DCO_CLK                                                ;
; Data_B_H            ; DCO_CLK             ; -0.088 ; 0.108  ; Rise       ; DCO_CLK                                                ;
; Data_B_L            ; DCO_CLK             ; -0.031 ; 0.179  ; Rise       ; DCO_CLK                                                ;
; Data_C_H            ; DCO_CLK             ; -1.450 ; -1.631 ; Rise       ; DCO_CLK                                                ;
; Data_C_L            ; DCO_CLK             ; -1.588 ; -1.796 ; Rise       ; DCO_CLK                                                ;
; Data_D_H            ; DCO_CLK             ; -1.473 ; -1.668 ; Rise       ; DCO_CLK                                                ;
; Data_D_L            ; DCO_CLK             ; -1.857 ; -2.032 ; Rise       ; DCO_CLK                                                ;
; FCO                 ; DCO_CLK             ; 0.126  ; 0.155  ; Rise       ; DCO_CLK                                                ;
; Data_A_H            ; DCO_CLK             ; -1.945 ; -2.087 ; Fall       ; DCO_CLK                                                ;
; Data_A_L            ; DCO_CLK             ; -2.602 ; -2.889 ; Fall       ; DCO_CLK                                                ;
; Data_B_H            ; DCO_CLK             ; -0.164 ; 0.049  ; Fall       ; DCO_CLK                                                ;
; Data_B_L            ; DCO_CLK             ; 0.072  ; 0.249  ; Fall       ; DCO_CLK                                                ;
; Data_C_H            ; DCO_CLK             ; -1.553 ; -1.744 ; Fall       ; DCO_CLK                                                ;
; Data_C_L            ; DCO_CLK             ; -1.447 ; -1.639 ; Fall       ; DCO_CLK                                                ;
; Data_D_H            ; DCO_CLK             ; -1.898 ; -2.108 ; Fall       ; DCO_CLK                                                ;
; Data_D_L            ; DCO_CLK             ; -1.958 ; -2.180 ; Fall       ; DCO_CLK                                                ;
; FCO                 ; DCO_CLK             ; -0.076 ; 0.056  ; Fall       ; DCO_CLK                                                ;
; DCO                 ; Ex_Clock            ; -0.984 ; -0.969 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_A_H            ; Ex_Clock            ; -4.813 ; -4.914 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_A_L            ; Ex_Clock            ; -5.296 ; -5.586 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_B_H            ; Ex_Clock            ; -0.786 ; -0.688 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_B_L            ; Ex_Clock            ; -0.984 ; -0.969 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_C_H            ; Ex_Clock            ; -4.215 ; -4.416 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_C_L            ; Ex_Clock            ; -4.137 ; -4.329 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_D_H            ; Ex_Clock            ; -4.403 ; -4.559 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_D_L            ; Ex_Clock            ; -4.802 ; -5.051 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FCO                 ; Ex_Clock            ; -1.022 ; -1.007 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rst_n               ; Ex_Clock            ; -4.282 ; -4.504 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.835  ; 0.798  ; Rise       ; altera_reserved_tck                                    ;
; altera_reserved_tms ; altera_reserved_tck ; 0.134  ; 0.097  ; Rise       ; altera_reserved_tck                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; TEST                ; DCO_CLK             ; 14.241 ; 13.719 ; Rise       ; DCO_CLK                                                ;
; CLK_Drive           ; Ex_Clock            ; 1.095  ;        ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive(n)        ; Ex_Clock            ; 1.085  ;        ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; cs                  ; Ex_Clock            ; 6.059  ; 5.750  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; data                ; Ex_Clock            ; 5.835  ; 5.552  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sclk                ; Ex_Clock            ; 5.927  ; 5.647  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive           ; Ex_Clock            ;        ; 1.124  ; Fall       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive(n)        ; Ex_Clock            ;        ; 1.114  ; Fall       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.601 ; 12.808 ; Fall       ; altera_reserved_tck                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                     ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; TEST                ; DCO_CLK             ; 11.150 ; 10.835 ; Rise       ; DCO_CLK                                                ;
; CLK_Drive           ; Ex_Clock            ; 0.414  ;        ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive(n)        ; Ex_Clock            ; 0.404  ;        ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; cs                  ; Ex_Clock            ; 5.171  ; 4.869  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; data                ; Ex_Clock            ; 4.964  ; 4.687  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sclk                ; Ex_Clock            ; 5.053  ; 4.778  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive           ; Ex_Clock            ;        ; 0.443  ; Fall       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive(n)        ; Ex_Clock            ;        ; 0.433  ; Fall       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.679 ; 10.896 ; Fall       ; altera_reserved_tck                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                      ;
+------------+-----------------+--------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                             ; Note                                           ;
+------------+-----------------+--------------------------------------------------------+------------------------------------------------+
; 65.13 MHz  ; 65.13 MHz       ; altera_reserved_tck                                    ;                                                ;
; 229.57 MHz ; 229.57 MHz      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 250.25 MHz ; 238.04 MHz      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
; 260.42 MHz ; 260.42 MHz      ; DCO_CLK                                                ;                                                ;
+------------+-----------------+--------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.242 ; -169.197      ;
; DCO_CLK                                                ; -0.884 ; -85.615       ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.644 ; 0.000         ;
; altera_reserved_tck                                    ; 42.323 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.355 ; 0.000         ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.399 ; 0.000         ;
; altera_reserved_tck                                    ; 0.400 ; 0.000         ;
; DCO_CLK                                                ; 0.430 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.726 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.018 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.076 ; -6.456        ;
; DCO_CLK                                                ; 0.268  ; 0.000         ;
; Ex_Clock                                               ; 9.951  ; 0.000         ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.167 ; 0.000         ;
; altera_reserved_tck                                    ; 49.694 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                  ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -3.242 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Down[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.904     ; 1.062      ;
; -3.241 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Down[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.904     ; 1.061      ;
; -3.178 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[6]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.860     ; 1.042      ;
; -3.157 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[6]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.860     ; 1.021      ;
; -3.134 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Down[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.019     ; 0.839      ;
; -3.128 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Down[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.019     ; 0.833      ;
; -3.096 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Down[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.975     ; 0.845      ;
; -3.096 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Down[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.975     ; 0.845      ;
; -3.038 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[4]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.937     ; 0.825      ;
; -3.038 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[4]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.937     ; 0.825      ;
; -3.036 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[4]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.937     ; 0.823      ;
; -3.034 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[4]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.937     ; 0.821      ;
; -3.031 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Down[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.916     ; 0.839      ;
; -3.031 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Down[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.916     ; 0.839      ;
; -2.959 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[6]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.860     ; 0.823      ;
; -2.958 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[6]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.860     ; 0.822      ;
; -2.807 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.706     ; 0.825      ;
; -2.806 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.706     ; 0.824      ;
; -2.620 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[2]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.519     ; 0.825      ;
; -2.620 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[2]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.519     ; 0.825      ;
; -2.619 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[2]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.519     ; 0.824      ;
; -2.616 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[2]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.519     ; 0.821      ;
; -1.870 ; AD9253Driver:AD9253Driver_inst|Data_CH1[10]~reg0                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                        ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.105     ; 1.051      ;
; -1.865 ; AD9253Driver:AD9253Driver_inst|Data_CH1[10]~reg0                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                     ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.105     ; 1.046      ;
; -1.865 ; AD9253Driver:AD9253Driver_inst|Data_CH1[2]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                        ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.105     ; 1.046      ;
; -1.864 ; AD9253Driver:AD9253Driver_inst|Data_CH1[2]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                     ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.105     ; 1.045      ;
; -1.746 ; AD9253Driver:AD9253Driver_inst|Data_CH1[6]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.208     ; 0.824      ;
; -1.746 ; AD9253Driver:AD9253Driver_inst|Data_CH1[6]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.208     ; 0.824      ;
; -1.736 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[7]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.200     ; 0.822      ;
; -1.735 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[7]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.200     ; 0.821      ;
; -1.683 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.148     ; 0.821      ;
; -1.682 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.148     ; 0.820      ;
; -1.630 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[5]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.093     ; 0.823      ;
; -1.629 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[5]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -3.093     ; 0.822      ;
; -1.594 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.827     ; 1.053      ;
; -1.559 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.827     ; 1.018      ;
; -1.443 ; AD9253Driver:AD9253Driver_inst|Data_CH1[8]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.719     ; 1.010      ;
; -1.442 ; AD9253Driver:AD9253Driver_inst|Data_CH1[8]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.719     ; 1.009      ;
; -1.412 ; AD9253Driver:AD9253Driver_inst|Data_CH1[0]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                     ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.681     ; 1.017      ;
; -1.407 ; AD9253Driver:AD9253Driver_inst|Data_CH1[0]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                        ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.681     ; 1.012      ;
; -1.385 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Rise[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.827     ; 0.844      ;
; -1.385 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Rise[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.827     ; 0.844      ;
; -1.373 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[3]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.640     ; 1.019      ;
; -1.343 ; AD9253Driver:AD9253Driver_inst|Data_CH1[12]~reg0                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                        ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.806     ; 0.823      ;
; -1.343 ; AD9253Driver:AD9253Driver_inst|Data_CH1[12]~reg0                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                     ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.806     ; 0.823      ;
; -1.338 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[3]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.640     ; 0.984      ;
; -1.290 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.753     ; 0.823      ;
; -1.289 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.753     ; 0.822      ;
; -1.287 ; AD9253Driver:AD9253Driver_inst|Data_CH1[13]~reg0                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                        ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.748     ; 0.825      ;
; -1.285 ; AD9253Driver:AD9253Driver_inst|Data_CH1[13]~reg0                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                     ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.748     ; 0.823      ;
; -1.283 ; AD9253Driver:AD9253Driver_inst|Data_CH1[1]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                     ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.746     ; 0.823      ;
; -1.283 ; AD9253Driver:AD9253Driver_inst|Data_CH1[3]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                        ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.746     ; 0.823      ;
; -1.283 ; AD9253Driver:AD9253Driver_inst|Data_CH1[3]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                     ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.746     ; 0.823      ;
; -1.283 ; AD9253Driver:AD9253Driver_inst|Data_CH1[4]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                                                        ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.746     ; 0.823      ;
; -1.282 ; AD9253Driver:AD9253Driver_inst|Data_CH1[1]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                        ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.746     ; 0.822      ;
; -1.281 ; AD9253Driver:AD9253Driver_inst|Data_CH1[4]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                                                                                                     ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.746     ; 0.821      ;
; -1.246 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.484     ; 1.048      ;
; -1.246 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.484     ; 1.048      ;
; -1.241 ; AD9253Driver:AD9253Driver_inst|Data_CH1[5]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                                                     ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.704     ; 0.823      ;
; -1.241 ; AD9253Driver:AD9253Driver_inst|Data_CH1[7]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.704     ; 0.823      ;
; -1.239 ; AD9253Driver:AD9253Driver_inst|Data_CH1[5]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                        ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.704     ; 0.821      ;
; -1.239 ; AD9253Driver:AD9253Driver_inst|Data_CH1[7]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.704     ; 0.821      ;
; -1.177 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[3]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.640     ; 0.823      ;
; -1.175 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[3]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.640     ; 0.821      ;
; -1.127 ; AD9253Driver:AD9253Driver_inst|Data_CH1[11]~reg0                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                     ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.380     ; 1.033      ;
; -1.111 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[7]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.346     ; 1.051      ;
; -1.111 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[7]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.346     ; 1.051      ;
; -1.092 ; AD9253Driver:AD9253Driver_inst|Data_CH1[11]~reg0                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                        ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.380     ; 0.998      ;
; -1.078 ; FCO                                                                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                                                    ; CLK_VIR                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.003     ; 2.099      ;
; -1.037 ; DCO                                                                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; 0.406      ; 2.167      ;
; -0.996 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[5]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.472     ; 0.810      ;
; -0.995 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[5]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.472     ; 0.809      ;
; -0.972 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Rise[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.436     ; 0.822      ;
; -0.970 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Rise[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.436     ; 0.820      ;
; -0.969 ; Data_B_L                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]                                                                                                                                                                    ; CLK_VIR                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; 0.014      ; 2.007      ;
; -0.920 ; AD9253Driver:AD9253Driver_inst|Data_CH1[9]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.380     ; 0.826      ;
; -0.916 ; AD9253Driver:AD9253Driver_inst|Data_CH1[9]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -2.380     ; 0.822      ;
; -0.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; 0.382      ; 4.380      ;
; -0.866 ; DCO                                                                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -0.144     ; 1.307      ;
; -0.836 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.541     ; 3.422      ;
; -0.828 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.541     ; 3.414      ;
; -0.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.093     ; 3.832      ;
; -0.775 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.071     ; 3.831      ;
; -0.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.090     ; 3.808      ;
; -0.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.071     ; 3.827      ;
; -0.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.090     ; 3.803      ;
; -0.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.083     ; 3.766      ;
; -0.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.083     ; 3.761      ;
; -0.710 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.093     ; 3.744      ;
; -0.698 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.093     ; 3.732      ;
; -0.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; 0.382      ; 4.190      ;
; -0.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.093     ; 3.713      ;
; -0.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.090     ; 3.713      ;
; -0.674 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.071     ; 3.730      ;
; -0.668 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; 0.380      ; 4.175      ;
; -0.667 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.090     ; 3.704      ;
; -0.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.075     ; 3.717      ;
; -0.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.093     ; 3.698      ;
; -0.661 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.089     ; 3.699      ;
; -0.660 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.075     ; 3.712      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DCO_CLK'                                                                                                         ;
+--------+-----------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.884 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH1[9]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.676      ; 3.843      ;
; -0.849 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH1[4]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.068      ; 4.200      ;
; -0.821 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH3[9]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.024      ; 4.128      ;
; -0.816 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH1[12]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.088      ; 4.187      ;
; -0.805 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[5] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.979      ; 4.067      ;
; -0.800 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH2[12]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.134      ; 4.217      ;
; -0.770 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH2[5]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.972      ; 4.025      ;
; -0.768 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH0[4]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.134      ; 4.185      ;
; -0.765 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH3[4]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.134      ; 4.182      ;
; -0.762 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH1[11]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.676      ; 3.721      ;
; -0.757 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH2[9]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.024      ; 4.064      ;
; -0.756 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH0[12]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.134      ; 4.173      ;
; -0.756 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH3[12]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.134      ; 4.173      ;
; -0.750 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH2[4]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.134      ; 4.167      ;
; -0.746 ; Data_B_H  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[0] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.610      ; 3.639      ;
; -0.745 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH0[0]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.997      ; 4.025      ;
; -0.745 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH1[1]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.068      ; 4.096      ;
; -0.733 ; Data_B_H  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[0] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.709      ; 3.725      ;
; -0.708 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH3[8]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.997      ; 3.988      ;
; -0.708 ; Data_B_H  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[4] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.818      ; 3.809      ;
; -0.680 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH3[2] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.773      ; 3.736      ;
; -0.680 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH2[2] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.773      ; 3.736      ;
; -0.680 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[2] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.773      ; 3.736      ;
; -0.680 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[2] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.773      ; 3.736      ;
; -0.680 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH0[2] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.773      ; 3.736      ;
; -0.680 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[2] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.773      ; 3.736      ;
; -0.680 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[2] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.773      ; 3.736      ;
; -0.680 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH1[2] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.773      ; 3.736      ;
; -0.659 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH0[2]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.978      ; 3.920      ;
; -0.657 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[6] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.754      ; 3.694      ;
; -0.657 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[6] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.754      ; 3.694      ;
; -0.652 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH3[10]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.978      ; 3.913      ;
; -0.648 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH3[2]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.978      ; 3.909      ;
; -0.646 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH2[1]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.676      ; 3.605      ;
; -0.646 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH2[10]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.978      ; 3.907      ;
; -0.645 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH0[10]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.978      ; 3.906      ;
; -0.645 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH1[2]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.978      ; 3.906      ;
; -0.644 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.074      ; 4.001      ;
; -0.643 ; Data_B_H  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[4] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.730      ; 3.656      ;
; -0.641 ; Data_B_L  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH1[2] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.773      ; 3.697      ;
; -0.639 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH2[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.680      ; 3.602      ;
; -0.639 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH3[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.680      ; 3.602      ;
; -0.639 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH0[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.680      ; 3.602      ;
; -0.639 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH2[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.680      ; 3.602      ;
; -0.639 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH3[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.680      ; 3.602      ;
; -0.639 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH0[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.680      ; 3.602      ;
; -0.639 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.680      ; 3.602      ;
; -0.636 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH2[3]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.036      ; 3.955      ;
; -0.633 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH0[3]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.036      ; 3.952      ;
; -0.629 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[0] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.709      ; 3.621      ;
; -0.629 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[0] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.709      ; 3.621      ;
; -0.629 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[0] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.709      ; 3.621      ;
; -0.629 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[0] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.709      ; 3.621      ;
; -0.621 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH0[1]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.676      ; 3.580      ;
; -0.621 ; Data_B_H  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[1] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.771      ; 3.675      ;
; -0.615 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH0[6]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.972      ; 3.870      ;
; -0.614 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH2[6]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.972      ; 3.869      ;
; -0.613 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH3[6]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.972      ; 3.868      ;
; -0.612 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH0[7]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.676      ; 3.571      ;
; -0.608 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH3[13]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.676      ; 3.567      ;
; -0.607 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH1[7]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.994      ; 3.884      ;
; -0.601 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH1[6]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.088      ; 3.972      ;
; -0.597 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH2[11]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.036      ; 3.916      ;
; -0.591 ; Data_B_H  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[2] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.773      ; 3.647      ;
; -0.586 ; Data_B_H  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[3] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.923      ; 3.792      ;
; -0.584 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[0] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.610      ; 3.477      ;
; -0.584 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH3[0] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.610      ; 3.477      ;
; -0.584 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH2[0] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.610      ; 3.477      ;
; -0.584 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH0[0] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.610      ; 3.477      ;
; -0.575 ; Data_B_H  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[6] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.754      ; 3.612      ;
; -0.574 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH2[13]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.676      ; 3.533      ;
; -0.563 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH1[3]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.068      ; 3.914      ;
; -0.562 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[4] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.730      ; 3.575      ;
; -0.562 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[4] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.730      ; 3.575      ;
; -0.562 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH1[4] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.730      ; 3.575      ;
; -0.562 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[4] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.730      ; 3.575      ;
; -0.562 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH3[4] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.730      ; 3.575      ;
; -0.562 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[4] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.730      ; 3.575      ;
; -0.562 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH2[4] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.730      ; 3.575      ;
; -0.562 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH0[4] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.730      ; 3.575      ;
; -0.536 ; Data_B_H  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[6] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.898      ; 3.717      ;
; -0.532 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[1] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.771      ; 3.586      ;
; -0.532 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH0[1] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.771      ; 3.586      ;
; -0.532 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH3[1] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.771      ; 3.586      ;
; -0.532 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH2[1] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.771      ; 3.586      ;
; -0.532 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH1[5]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.994      ; 3.809      ;
; -0.516 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH3[3]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.052      ; 3.851      ;
; -0.515 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH3[11]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.052      ; 3.850      ;
; -0.514 ; Data_B_H  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.680      ; 3.477      ;
; -0.514 ; Data_B_H  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[5] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.979      ; 3.776      ;
; -0.509 ; Data_B_L  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[4] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.818      ; 3.610      ;
; -0.508 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH1[10]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.978      ; 3.769      ;
; -0.501 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH3[2] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.806      ; 3.590      ;
; -0.501 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH2[2] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.806      ; 3.590      ;
; -0.501 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[2] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.806      ; 3.590      ;
; -0.501 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH2[2] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.806      ; 3.590      ;
; -0.501 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH0[2] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.806      ; 3.590      ;
; -0.501 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH0[2] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.806      ; 3.590      ;
; -0.501 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH3[2] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.806      ; 3.590      ;
; -0.501 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[2] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.806      ; 3.590      ;
+--------+-----------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                  ;
+--------+---------------------------------+---------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 20.644 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[12] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 4.281      ;
; 20.644 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[11] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 4.281      ;
; 20.644 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[10] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 4.281      ;
; 20.644 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[9]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 4.281      ;
; 20.644 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[8]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 4.281      ;
; 20.644 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[5]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 4.281      ;
; 20.644 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 4.281      ;
; 20.644 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[3]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 4.281      ;
; 20.644 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 4.281      ;
; 20.644 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[1]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 4.281      ;
; 20.832 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[12] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.071     ; 4.099      ;
; 20.832 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[11] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.071     ; 4.099      ;
; 20.832 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[10] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.071     ; 4.099      ;
; 20.832 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[9]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.071     ; 4.099      ;
; 20.832 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[8]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.071     ; 4.099      ;
; 20.832 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[5]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.071     ; 4.099      ;
; 20.832 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.071     ; 4.099      ;
; 20.832 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[3]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.071     ; 4.099      ;
; 20.832 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.071     ; 4.099      ;
; 20.832 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[1]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.071     ; 4.099      ;
; 20.842 ; AD5624:AD5624_inst|SPI_COUNT[5] ; AD5624:AD5624_inst|REG_COUNT[2] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 4.082      ;
; 20.842 ; AD5624:AD5624_inst|SPI_COUNT[5] ; AD5624:AD5624_inst|REG_COUNT[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 4.082      ;
; 20.843 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[12] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 4.082      ;
; 20.843 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[11] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 4.082      ;
; 20.843 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[10] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 4.082      ;
; 20.843 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[9]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 4.082      ;
; 20.843 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[8]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 4.082      ;
; 20.843 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[5]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 4.082      ;
; 20.843 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 4.082      ;
; 20.843 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[3]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 4.082      ;
; 20.843 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 4.082      ;
; 20.843 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[1]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 4.082      ;
; 20.866 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[23] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 4.058      ;
; 20.866 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[22] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 4.058      ;
; 20.866 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[21] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 4.058      ;
; 20.866 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[20] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 4.058      ;
; 20.866 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[19] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 4.058      ;
; 20.866 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[18] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 4.058      ;
; 20.866 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[17] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 4.058      ;
; 20.866 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[16] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 4.058      ;
; 20.866 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[15] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 4.058      ;
; 20.866 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[14] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 4.058      ;
; 20.866 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[13] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 4.058      ;
; 20.866 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[7]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 4.058      ;
; 20.866 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[6]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 4.058      ;
; 20.916 ; AD5624:AD5624_inst|SPI_COUNT[4] ; AD5624:AD5624_inst|REG_COUNT[2] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 4.008      ;
; 20.916 ; AD5624:AD5624_inst|SPI_COUNT[4] ; AD5624:AD5624_inst|REG_COUNT[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 4.008      ;
; 20.992 ; AD5624:AD5624_inst|SPI_COUNT[1] ; AD5624:AD5624_inst|data_buf[12] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 3.933      ;
; 20.992 ; AD5624:AD5624_inst|SPI_COUNT[1] ; AD5624:AD5624_inst|data_buf[11] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 3.933      ;
; 20.992 ; AD5624:AD5624_inst|SPI_COUNT[1] ; AD5624:AD5624_inst|data_buf[10] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 3.933      ;
; 20.992 ; AD5624:AD5624_inst|SPI_COUNT[1] ; AD5624:AD5624_inst|data_buf[9]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 3.933      ;
; 20.992 ; AD5624:AD5624_inst|SPI_COUNT[1] ; AD5624:AD5624_inst|data_buf[8]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 3.933      ;
; 20.992 ; AD5624:AD5624_inst|SPI_COUNT[1] ; AD5624:AD5624_inst|data_buf[5]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 3.933      ;
; 20.992 ; AD5624:AD5624_inst|SPI_COUNT[1] ; AD5624:AD5624_inst|data_buf[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 3.933      ;
; 20.992 ; AD5624:AD5624_inst|SPI_COUNT[1] ; AD5624:AD5624_inst|data_buf[3]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 3.933      ;
; 20.992 ; AD5624:AD5624_inst|SPI_COUNT[1] ; AD5624:AD5624_inst|data_buf[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 3.933      ;
; 20.992 ; AD5624:AD5624_inst|SPI_COUNT[1] ; AD5624:AD5624_inst|data_buf[1]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 3.933      ;
; 21.054 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[23] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.072     ; 3.876      ;
; 21.054 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[22] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.072     ; 3.876      ;
; 21.054 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[21] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.072     ; 3.876      ;
; 21.054 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[20] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.072     ; 3.876      ;
; 21.054 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[19] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.072     ; 3.876      ;
; 21.054 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[18] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.072     ; 3.876      ;
; 21.054 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[17] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.072     ; 3.876      ;
; 21.054 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[16] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.072     ; 3.876      ;
; 21.054 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[15] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.072     ; 3.876      ;
; 21.054 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[14] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.072     ; 3.876      ;
; 21.054 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[13] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.072     ; 3.876      ;
; 21.054 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[7]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.072     ; 3.876      ;
; 21.054 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[6]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.072     ; 3.876      ;
; 21.055 ; AD5624:AD5624_inst|REG_COUNT[0] ; AD5624:AD5624_inst|data_buf[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.076     ; 3.871      ;
; 21.065 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[23] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 3.859      ;
; 21.065 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[22] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 3.859      ;
; 21.065 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[21] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 3.859      ;
; 21.065 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[20] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 3.859      ;
; 21.065 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[19] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 3.859      ;
; 21.065 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[18] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 3.859      ;
; 21.065 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[17] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 3.859      ;
; 21.065 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[16] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 3.859      ;
; 21.065 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[15] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 3.859      ;
; 21.065 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[14] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 3.859      ;
; 21.065 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[13] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 3.859      ;
; 21.065 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[7]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 3.859      ;
; 21.065 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[6]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 3.859      ;
; 21.072 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|REG_COUNT[2] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 3.852      ;
; 21.072 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|REG_COUNT[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 3.852      ;
; 21.085 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|REG_COUNT[2] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 3.839      ;
; 21.085 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|REG_COUNT[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.078     ; 3.839      ;
; 21.095 ; AD5624:AD5624_inst|SPI_COUNT[9] ; AD5624:AD5624_inst|cs~reg0      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.081     ; 3.826      ;
; 21.135 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|data_buf[12] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 3.790      ;
; 21.135 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|data_buf[11] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 3.790      ;
; 21.135 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|data_buf[10] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 3.790      ;
; 21.135 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|data_buf[9]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 3.790      ;
; 21.135 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|data_buf[8]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 3.790      ;
; 21.135 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|data_buf[5]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 3.790      ;
; 21.135 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|data_buf[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 3.790      ;
; 21.135 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|data_buf[3]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 3.790      ;
; 21.135 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|data_buf[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 3.790      ;
; 21.135 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|data_buf[1]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.077     ; 3.790      ;
; 21.177 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|sclkcount[7] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.076     ; 3.749      ;
+--------+---------------------------------+---------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.323 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 7.613      ;
; 42.366 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 7.567      ;
; 42.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 7.332      ;
; 42.625 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.055     ; 7.322      ;
; 42.680 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 7.256      ;
; 42.718 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.087     ; 7.197      ;
; 42.920 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.093     ; 6.989      ;
; 43.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.102     ; 6.897      ;
; 43.131 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.093     ; 6.778      ;
; 43.231 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.055     ; 6.716      ;
; 43.332 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.055     ; 6.615      ;
; 43.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.103     ; 6.060      ;
; 43.860 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.093     ; 6.049      ;
; 44.005 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.093     ; 5.904      ;
; 44.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.107     ; 5.858      ;
; 44.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.093     ; 5.800      ;
; 44.535 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.064     ; 5.403      ;
; 44.774 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.109     ; 5.119      ;
; 45.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.099     ; 4.787      ;
; 45.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.098     ; 4.733      ;
; 45.711 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.055     ; 4.236      ;
; 45.930 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 4.009      ;
; 45.956 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.055     ; 3.991      ;
; 46.079 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 3.857      ;
; 46.662 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.059     ; 3.281      ;
; 47.078 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.059     ; 2.865      ;
; 47.342 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.055     ; 2.605      ;
; 48.216 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 1.723      ;
; 93.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.628      ;
; 93.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.628      ;
; 93.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.628      ;
; 93.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.628      ;
; 93.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.628      ;
; 93.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.628      ;
; 93.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.628      ;
; 93.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.628      ;
; 93.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.628      ;
; 93.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.628      ;
; 93.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.628      ;
; 93.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.628      ;
; 93.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.628      ;
; 93.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.628      ;
; 93.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.628      ;
; 93.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.628      ;
; 93.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.617      ;
; 93.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.617      ;
; 93.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.617      ;
; 93.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.617      ;
; 93.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.617      ;
; 93.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.617      ;
; 93.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.617      ;
; 93.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.617      ;
; 93.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.617      ;
; 93.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.617      ;
; 93.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.617      ;
; 93.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.617      ;
; 93.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.617      ;
; 93.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.617      ;
; 93.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.617      ;
; 93.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.617      ;
; 93.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.541      ;
; 93.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.541      ;
; 93.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.541      ;
; 93.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.541      ;
; 93.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.541      ;
; 93.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.541      ;
; 93.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.541      ;
; 93.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.541      ;
; 93.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.541      ;
; 93.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.541      ;
; 93.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.541      ;
; 93.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.541      ;
; 93.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.541      ;
; 93.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.541      ;
; 93.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.541      ;
; 93.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.541      ;
; 93.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.530      ;
; 93.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.530      ;
; 93.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.530      ;
; 93.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.530      ;
; 93.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.530      ;
; 93.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.530      ;
; 93.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.530      ;
; 93.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.530      ;
; 93.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.530      ;
; 93.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.530      ;
; 93.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.530      ;
; 93.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.530      ;
; 93.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.530      ;
; 93.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.530      ;
; 93.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.530      ;
; 93.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.530      ;
; 93.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.269      ;
; 93.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.269      ;
; 93.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.269      ;
; 93.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.269      ;
; 93.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.269      ;
; 93.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.269      ;
; 93.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.269      ;
; 93.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.269      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.355 ; AD5624:AD5624_inst|sclk~reg0                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[50]                                                                                                                                                                                                                                                                                            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.753      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.037      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.077      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.090      ;
; 0.421 ; Data_B_H                                                                                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]                                                                                                                                                                                                                                                                                         ; CLK_VIR                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.094      ; 1.770      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.076      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.079      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.081      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.089      ;
; 0.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.710      ;
; 0.441 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.710      ;
; 0.441 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.710      ;
; 0.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.711      ;
; 0.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.711      ;
; 0.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.711      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.712      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.712      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.712      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.731      ;
; 0.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.732      ;
; 0.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.732      ;
; 0.446 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.732      ;
; 0.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.733      ;
; 0.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.732      ;
; 0.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.732      ;
; 0.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.732      ;
; 0.446 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.732      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.733      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.733      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.733      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.733      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.733      ;
; 0.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.734      ;
; 0.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.734      ;
; 0.456 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[49]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.726      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][38]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.731      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.732      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][39]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.732      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][50]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][50]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.732      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.732      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.732      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.732      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.732      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.731      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.731      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.732      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.732      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.731      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][35]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.732      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][38]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][38]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][39]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.733      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][40]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.733      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][41]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.733      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][41]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][41]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.733      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][42]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][42]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[42]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][42]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][43]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.733      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[45]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][45]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.733      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][46]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][46]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.733      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][47]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][47]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][50]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][50]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.733      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.733      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.733      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.733      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.733      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.733      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.731      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][33]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][33]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.732      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][36]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][36]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.733      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][40]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][40]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.734      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][42]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][42]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.733      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][44]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.733      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][45]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][45]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.733      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][47]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.733      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][48]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][48]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.734      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.733      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.733      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.733      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                    ;
+-------+----------------------------------+----------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.399 ; AD5624:AD5624_inst|REG_COUNT[2]  ; AD5624:AD5624_inst|REG_COUNT[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; AD5624:AD5624_inst|REG_COUNT[1]  ; AD5624:AD5624_inst|REG_COUNT[1]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; AD5624:AD5624_inst|REG_COUNT[0]  ; AD5624:AD5624_inst|REG_COUNT[0]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; AD5624:AD5624_inst|sclk~reg0     ; AD5624:AD5624_inst|sclk~reg0     ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.669      ;
; 0.461 ; AD5624:AD5624_inst|data_buf[6]   ; AD5624:AD5624_inst|data_buf[7]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.731      ;
; 0.462 ; AD5624:AD5624_inst|data_buf[22]  ; AD5624:AD5624_inst|data_buf[23]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.732      ;
; 0.462 ; AD5624:AD5624_inst|data_buf[17]  ; AD5624:AD5624_inst|data_buf[18]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.732      ;
; 0.462 ; AD5624:AD5624_inst|data_buf[14]  ; AD5624:AD5624_inst|data_buf[15]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.732      ;
; 0.462 ; AD5624:AD5624_inst|data_buf[3]   ; AD5624:AD5624_inst|data_buf[4]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.732      ;
; 0.463 ; AD5624:AD5624_inst|data_buf[21]  ; AD5624:AD5624_inst|data_buf[22]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.733      ;
; 0.463 ; AD5624:AD5624_inst|data_buf[15]  ; AD5624:AD5624_inst|data_buf[16]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.733      ;
; 0.463 ; AD5624:AD5624_inst|data_buf[13]  ; AD5624:AD5624_inst|data_buf[14]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.733      ;
; 0.463 ; AD5624:AD5624_inst|data_buf[10]  ; AD5624:AD5624_inst|data_buf[11]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.733      ;
; 0.463 ; AD5624:AD5624_inst|data_buf[1]   ; AD5624:AD5624_inst|data_buf[2]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.733      ;
; 0.597 ; AD5624:AD5624_inst|data_buf[9]   ; AD5624:AD5624_inst|data_buf[10]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.867      ;
; 0.599 ; AD5624:AD5624_inst|data_buf[20]  ; AD5624:AD5624_inst|data_buf[21]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.869      ;
; 0.599 ; AD5624:AD5624_inst|data_buf[16]  ; AD5624:AD5624_inst|data_buf[17]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.869      ;
; 0.601 ; AD5624:AD5624_inst|data_buf[19]  ; AD5624:AD5624_inst|data_buf[20]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.871      ;
; 0.608 ; AD5624:AD5624_inst|data_buf[5]   ; AD5624:AD5624_inst|data_buf[6]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.877      ;
; 0.645 ; AD5624:AD5624_inst|data_buf[11]  ; AD5624:AD5624_inst|data_buf[12]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.915      ;
; 0.647 ; AD5624:AD5624_inst|data_buf[4]   ; AD5624:AD5624_inst|data_buf[5]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.917      ;
; 0.687 ; AD5624:AD5624_inst|sclkcount[3]  ; AD5624:AD5624_inst|sclkcount[3]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.956      ;
; 0.689 ; AD5624:AD5624_inst|sclkcount[2]  ; AD5624:AD5624_inst|sclkcount[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.958      ;
; 0.691 ; AD5624:AD5624_inst|sclkcount[1]  ; AD5624:AD5624_inst|sclkcount[1]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.960      ;
; 0.699 ; AD5624:AD5624_inst|sclkcount[5]  ; AD5624:AD5624_inst|sclkcount[5]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.968      ;
; 0.703 ; AD5624:AD5624_inst|sclkcount[6]  ; AD5624:AD5624_inst|sclkcount[6]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.972      ;
; 0.707 ; AD5624:AD5624_inst|SPI_COUNT[5]  ; AD5624:AD5624_inst|SPI_COUNT[5]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.977      ;
; 0.707 ; AD5624:AD5624_inst|SPI_COUNT[3]  ; AD5624:AD5624_inst|SPI_COUNT[3]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.977      ;
; 0.708 ; AD5624:AD5624_inst|SPI_COUNT[13] ; AD5624:AD5624_inst|SPI_COUNT[13] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.978      ;
; 0.708 ; AD5624:AD5624_inst|SPI_COUNT[11] ; AD5624:AD5624_inst|SPI_COUNT[11] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.978      ;
; 0.709 ; AD5624:AD5624_inst|SPI_COUNT[15] ; AD5624:AD5624_inst|SPI_COUNT[15] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.979      ;
; 0.710 ; AD5624:AD5624_inst|SPI_COUNT[6]  ; AD5624:AD5624_inst|SPI_COUNT[6]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.980      ;
; 0.710 ; AD5624:AD5624_inst|SPI_COUNT[1]  ; AD5624:AD5624_inst|SPI_COUNT[1]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.980      ;
; 0.712 ; AD5624:AD5624_inst|SPI_COUNT[9]  ; AD5624:AD5624_inst|SPI_COUNT[9]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.982      ;
; 0.712 ; AD5624:AD5624_inst|SPI_COUNT[7]  ; AD5624:AD5624_inst|SPI_COUNT[7]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.982      ;
; 0.713 ; AD5624:AD5624_inst|SPI_COUNT[2]  ; AD5624:AD5624_inst|SPI_COUNT[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.983      ;
; 0.714 ; AD5624:AD5624_inst|SPI_COUNT[14] ; AD5624:AD5624_inst|SPI_COUNT[14] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.984      ;
; 0.714 ; AD5624:AD5624_inst|SPI_COUNT[4]  ; AD5624:AD5624_inst|SPI_COUNT[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.984      ;
; 0.715 ; AD5624:AD5624_inst|sclkcount[7]  ; AD5624:AD5624_inst|sclkcount[7]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.984      ;
; 0.715 ; AD5624:AD5624_inst|SPI_COUNT[12] ; AD5624:AD5624_inst|SPI_COUNT[12] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.985      ;
; 0.715 ; AD5624:AD5624_inst|SPI_COUNT[10] ; AD5624:AD5624_inst|SPI_COUNT[10] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.985      ;
; 0.715 ; AD5624:AD5624_inst|SPI_COUNT[8]  ; AD5624:AD5624_inst|SPI_COUNT[8]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.985      ;
; 0.716 ; AD5624:AD5624_inst|data_buf[2]   ; AD5624:AD5624_inst|data_buf[3]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.986      ;
; 0.717 ; AD5624:AD5624_inst|REG_COUNT[1]  ; AD5624:AD5624_inst|REG_COUNT[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.987      ;
; 0.725 ; AD5624:AD5624_inst|sclkcount[0]  ; AD5624:AD5624_inst|sclkcount[0]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.994      ;
; 0.737 ; AD5624:AD5624_inst|SPI_COUNT[0]  ; AD5624:AD5624_inst|SPI_COUNT[0]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.007      ;
; 0.759 ; AD5624:AD5624_inst|data_buf[18]  ; AD5624:AD5624_inst|data_buf[19]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.029      ;
; 0.767 ; AD5624:AD5624_inst|data_buf[7]   ; AD5624:AD5624_inst|data_buf[8]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.038      ;
; 0.774 ; AD5624:AD5624_inst|data_buf[8]   ; AD5624:AD5624_inst|data_buf[9]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.044      ;
; 0.798 ; AD5624:AD5624_inst|data_buf[12]  ; AD5624:AD5624_inst|data_buf[13]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.067      ;
; 0.805 ; AD5624:AD5624_inst|sclkcount[0]  ; AD5624:AD5624_inst|data_buf[0]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.074      ;
; 0.844 ; AD5624:AD5624_inst|sclkcount[4]  ; AD5624:AD5624_inst|sclkcount[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.113      ;
; 0.938 ; AD5624:AD5624_inst|REG_COUNT[2]  ; AD5624:AD5624_inst|data_buf[5]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.209      ;
; 0.955 ; AD5624:AD5624_inst|REG_COUNT[1]  ; AD5624:AD5624_inst|data_buf[10]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.226      ;
; 0.959 ; AD5624:AD5624_inst|REG_COUNT[2]  ; AD5624:AD5624_inst|data_buf[11]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.230      ;
; 0.984 ; AD5624:AD5624_inst|REG_COUNT[2]  ; AD5624:AD5624_inst|data_buf[12]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.255      ;
; 0.999 ; AD5624:AD5624_inst|REG_COUNT[1]  ; AD5624:AD5624_inst|data_buf[5]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.270      ;
; 1.008 ; AD5624:AD5624_inst|sclkcount[2]  ; AD5624:AD5624_inst|sclkcount[3]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.277      ;
; 1.009 ; AD5624:AD5624_inst|sclkcount[3]  ; AD5624:AD5624_inst|sclkcount[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.278      ;
; 1.013 ; AD5624:AD5624_inst|sclkcount[6]  ; AD5624:AD5624_inst|sclkcount[7]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.282      ;
; 1.015 ; AD5624:AD5624_inst|sclkcount[1]  ; AD5624:AD5624_inst|sclkcount[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.284      ;
; 1.020 ; AD5624:AD5624_inst|SPI_COUNT[0]  ; AD5624:AD5624_inst|SPI_COUNT[1]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.290      ;
; 1.021 ; AD5624:AD5624_inst|SPI_COUNT[2]  ; AD5624:AD5624_inst|SPI_COUNT[3]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.291      ;
; 1.022 ; AD5624:AD5624_inst|SPI_COUNT[4]  ; AD5624:AD5624_inst|SPI_COUNT[5]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.292      ;
; 1.022 ; AD5624:AD5624_inst|SPI_COUNT[14] ; AD5624:AD5624_inst|SPI_COUNT[15] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.292      ;
; 1.023 ; AD5624:AD5624_inst|sclkcount[5]  ; AD5624:AD5624_inst|sclkcount[6]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.292      ;
; 1.023 ; AD5624:AD5624_inst|SPI_COUNT[12] ; AD5624:AD5624_inst|SPI_COUNT[13] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.293      ;
; 1.023 ; AD5624:AD5624_inst|SPI_COUNT[10] ; AD5624:AD5624_inst|SPI_COUNT[11] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.293      ;
; 1.023 ; AD5624:AD5624_inst|SPI_COUNT[8]  ; AD5624:AD5624_inst|SPI_COUNT[9]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.293      ;
; 1.023 ; AD5624:AD5624_inst|sclkcount[0]  ; AD5624:AD5624_inst|sclkcount[1]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.292      ;
; 1.023 ; AD5624:AD5624_inst|sclkcount[2]  ; AD5624:AD5624_inst|sclkcount[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.292      ;
; 1.025 ; AD5624:AD5624_inst|REG_COUNT[1]  ; AD5624:AD5624_inst|data_buf[12]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.296      ;
; 1.029 ; AD5624:AD5624_inst|SPI_COUNT[5]  ; AD5624:AD5624_inst|SPI_COUNT[6]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.299      ;
; 1.029 ; AD5624:AD5624_inst|SPI_COUNT[3]  ; AD5624:AD5624_inst|SPI_COUNT[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.299      ;
; 1.029 ; AD5624:AD5624_inst|SPI_COUNT[6]  ; AD5624:AD5624_inst|SPI_COUNT[7]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.299      ;
; 1.030 ; AD5624:AD5624_inst|SPI_COUNT[13] ; AD5624:AD5624_inst|SPI_COUNT[14] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.300      ;
; 1.030 ; AD5624:AD5624_inst|SPI_COUNT[11] ; AD5624:AD5624_inst|SPI_COUNT[12] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.300      ;
; 1.034 ; AD5624:AD5624_inst|SPI_COUNT[1]  ; AD5624:AD5624_inst|SPI_COUNT[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.304      ;
; 1.036 ; AD5624:AD5624_inst|SPI_COUNT[9]  ; AD5624:AD5624_inst|SPI_COUNT[10] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.306      ;
; 1.036 ; AD5624:AD5624_inst|SPI_COUNT[7]  ; AD5624:AD5624_inst|SPI_COUNT[8]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.306      ;
; 1.038 ; AD5624:AD5624_inst|sclkcount[0]  ; AD5624:AD5624_inst|sclkcount[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.307      ;
; 1.039 ; AD5624:AD5624_inst|REG_COUNT[2]  ; AD5624:AD5624_inst|data_buf[8]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.310      ;
; 1.044 ; AD5624:AD5624_inst|SPI_COUNT[6]  ; AD5624:AD5624_inst|SPI_COUNT[8]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.314      ;
; 1.047 ; AD5624:AD5624_inst|SPI_COUNT[2]  ; AD5624:AD5624_inst|SPI_COUNT[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.317      ;
; 1.047 ; AD5624:AD5624_inst|SPI_COUNT[0]  ; AD5624:AD5624_inst|SPI_COUNT[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.317      ;
; 1.048 ; AD5624:AD5624_inst|SPI_COUNT[4]  ; AD5624:AD5624_inst|SPI_COUNT[6]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.318      ;
; 1.049 ; AD5624:AD5624_inst|SPI_COUNT[12] ; AD5624:AD5624_inst|SPI_COUNT[14] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.319      ;
; 1.049 ; AD5624:AD5624_inst|SPI_COUNT[10] ; AD5624:AD5624_inst|SPI_COUNT[12] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.319      ;
; 1.049 ; AD5624:AD5624_inst|SPI_COUNT[8]  ; AD5624:AD5624_inst|SPI_COUNT[10] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.319      ;
; 1.050 ; AD5624:AD5624_inst|REG_COUNT[2]  ; AD5624:AD5624_inst|data_buf[1]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.321      ;
; 1.050 ; AD5624:AD5624_inst|REG_COUNT[2]  ; AD5624:AD5624_inst|data_buf[9]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.321      ;
; 1.064 ; AD5624:AD5624_inst|REG_COUNT[2]  ; AD5624:AD5624_inst|data_buf[13]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.334      ;
; 1.068 ; AD5624:AD5624_inst|REG_COUNT[2]  ; AD5624:AD5624_inst|data_buf[10]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.339      ;
; 1.089 ; AD5624:AD5624_inst|sclkcount[3]  ; AD5624:AD5624_inst|sclkcount[5]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.358      ;
; 1.100 ; AD5624:AD5624_inst|sclkcount[1]  ; AD5624:AD5624_inst|sclkcount[3]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.369      ;
; 1.103 ; AD5624:AD5624_inst|cs~reg0       ; AD5624:AD5624_inst|data_buf[2]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.377      ;
; 1.107 ; AD5624:AD5624_inst|cs~reg0       ; AD5624:AD5624_inst|data_buf[1]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.381      ;
; 1.107 ; AD5624:AD5624_inst|cs~reg0       ; AD5624:AD5624_inst|data_buf[3]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.381      ;
; 1.108 ; AD5624:AD5624_inst|cs~reg0       ; AD5624:AD5624_inst|data_buf[4]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.382      ;
; 1.108 ; AD5624:AD5624_inst|cs~reg0       ; AD5624:AD5624_inst|data_buf[9]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.382      ;
+-------+----------------------------------+----------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.451 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.719      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.721      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.725      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.732      ;
; 0.464 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.733      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.732      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.732      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.732      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.732      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.732      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.733      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.733      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.733      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.732      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.733      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.733      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.734      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.735      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.734      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.734      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.734      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.735      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.735      ;
; 0.470 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.739      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.740      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.740      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.741      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.741      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.741      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.741      ;
; 0.473 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.741      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.741      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.741      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.741      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_s6j:auto_generated|counter_reg_bit[0]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.748      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.753      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.754      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.754      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.754      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.754      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.754      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.754      ;
; 0.486 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.753      ;
; 0.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.755      ;
; 0.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.755      ;
; 0.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.755      ;
; 0.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.754      ;
; 0.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.754      ;
; 0.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.754      ;
; 0.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.755      ;
; 0.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.756      ;
; 0.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.756      ;
; 0.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.756      ;
; 0.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.755      ;
; 0.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.755      ;
; 0.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.755      ;
; 0.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.755      ;
; 0.488 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.755      ;
; 0.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.756      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.761      ;
; 0.495 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.763      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.765      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DCO_CLK'                                                                                                                                                  ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.430 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Rise[1] ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Rise[1] ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[1] ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[1] ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.044      ; 0.669      ;
; 0.432 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Down[1] ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Down[1] ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Down[1] ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Down[1] ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.042      ; 0.669      ;
; 0.466 ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN_3D     ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN        ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.050      ; 0.711      ;
; 0.488 ; Data_B_L                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH1[5] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.129      ; 3.021      ;
; 0.495 ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN_2D     ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN_3D     ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.050      ; 0.740      ;
; 0.517 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH1[8]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.121      ; 3.042      ;
; 0.517 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH0[8]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.121      ; 3.042      ;
; 0.518 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH3[0]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.121      ; 3.043      ;
; 0.518 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH2[0]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.121      ; 3.043      ;
; 0.519 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH2[8]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.121      ; 3.044      ;
; 0.521 ; Data_B_L                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[7] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.201      ; 3.126      ;
; 0.539 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN_1D     ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.048      ; 2.991      ;
; 0.550 ; Data_B_L                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[5] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 2.887      ; 2.841      ;
; 0.554 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[5] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.129      ; 3.087      ;
; 0.564 ; Data_B_L                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[2] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 2.920      ; 2.888      ;
; 0.567 ; Data_B_L                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH1[7] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.168      ; 3.139      ;
; 0.568 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[1] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.155      ; 3.127      ;
; 0.571 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[0] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 2.824      ; 2.799      ;
; 0.578 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH2[2]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.149      ; 3.131      ;
; 0.578 ; Data_B_L                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[6] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 2.866      ; 2.848      ;
; 0.586 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH0[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.424      ; 3.414      ;
; 0.586 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH0[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.424      ; 3.414      ;
; 0.586 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH2[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.424      ; 3.414      ;
; 0.586 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH3[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.424      ; 3.414      ;
; 0.586 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH2[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.424      ; 3.414      ;
; 0.586 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH3[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.424      ; 3.414      ;
; 0.589 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH2[7]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.161      ; 3.154      ;
; 0.599 ; Data_B_L                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH1[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.171      ; 3.174      ;
; 0.615 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.171      ; 3.190      ;
; 0.615 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.171      ; 3.190      ;
; 0.615 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH0[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.171      ; 3.190      ;
; 0.615 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.171      ; 3.190      ;
; 0.615 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH3[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.171      ; 3.190      ;
; 0.615 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH2[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.171      ; 3.190      ;
; 0.615 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.171      ; 3.190      ;
; 0.615 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH1[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.171      ; 3.190      ;
; 0.621 ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN_1D     ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN_2D     ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.050      ; 0.866      ;
; 0.636 ; Data_B_L                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH1[6] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.016      ; 3.056      ;
; 0.649 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH0[5]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.095      ; 3.148      ;
; 0.651 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.171      ; 3.226      ;
; 0.659 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH0[13]~reg0   ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.161      ; 3.224      ;
; 0.661 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[7] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.168      ; 3.233      ;
; 0.675 ; Data_B_L                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.043      ; 3.122      ;
; 0.675 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH1[13]~reg0   ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.161      ; 3.240      ;
; 0.681 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH1[0]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.121      ; 3.206      ;
; 0.686 ; AD9253Driver:AD9253Driver_inst|DATA_VLD_PRE        ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0       ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.397      ; 1.278      ;
; 0.694 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Rise[1] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 2.846      ; 2.944      ;
; 0.694 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH3[7]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.178      ; 3.276      ;
; 0.704 ; Data_B_L                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[4] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 2.932      ; 3.040      ;
; 0.707 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[1] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.125      ; 3.236      ;
; 0.710 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[5] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.102      ; 3.216      ;
; 0.713 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Rise[0] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 2.824      ; 2.941      ;
; 0.718 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH3[11]~reg0   ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.178      ; 3.300      ;
; 0.719 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH3[3]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.178      ; 3.301      ;
; 0.725 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH1[5]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.117      ; 3.246      ;
; 0.739 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[2] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 2.920      ; 3.063      ;
; 0.741 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH0[11]~reg0   ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.178      ; 3.323      ;
; 0.742 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH1[6]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.215      ; 3.361      ;
; 0.742 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Down[0] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.015      ; 3.161      ;
; 0.754 ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN_2D     ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN        ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.050      ; 0.999      ;
; 0.757 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH1[3]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.194      ; 3.355      ;
; 0.759 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[0] ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[1] ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.410      ; 1.364      ;
; 0.760 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Down[1] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 2.901      ; 3.065      ;
; 0.763 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH3[6]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.095      ; 3.262      ;
; 0.765 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH2[6]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.095      ; 3.264      ;
; 0.780 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[3] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.043      ; 3.227      ;
; 0.780 ; Data_B_L                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH1[4] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 2.841      ; 3.025      ;
; 0.803 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[7] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 2.790      ; 2.997      ;
; 0.804 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH3[1]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 2.786      ; 2.994      ;
; 0.808 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH3[5]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 2.786      ; 2.998      ;
; 0.811 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH0[9]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 2.786      ; 3.001      ;
; 0.811 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH1[7]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.117      ; 3.332      ;
; 0.847 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[7] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.168      ; 3.419      ;
; 0.847 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH3[7] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.168      ; 3.419      ;
; 0.847 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[7] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.168      ; 3.419      ;
; 0.847 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH2[7] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.168      ; 3.419      ;
; 0.847 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[7] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.168      ; 3.419      ;
; 0.847 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH0[7] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.168      ; 3.419      ;
; 0.847 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[7] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.168      ; 3.419      ;
; 0.847 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH1[7] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.168      ; 3.419      ;
; 0.847 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH1[10]~reg0   ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.100      ; 3.351      ;
; 0.854 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH0[10]~reg0   ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.100      ; 3.358      ;
; 0.856 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH1[2]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.100      ; 3.360      ;
; 0.857 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH2[10]~reg0   ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.100      ; 3.361      ;
; 0.858 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH3[2]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.100      ; 3.362      ;
; 0.862 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH3[10]~reg0   ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.100      ; 3.366      ;
; 0.863 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH2[11]~reg0   ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.161      ; 3.428      ;
; 0.881 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH0[6]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.095      ; 3.380      ;
; 0.884 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[1] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 2.885      ; 3.173      ;
; 0.885 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH1[1]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.194      ; 3.483      ;
; 0.889 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH0[3]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.161      ; 3.454      ;
; 0.889 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH0[4] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 2.856      ; 3.149      ;
; 0.889 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH3[4] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 2.856      ; 3.149      ;
; 0.889 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH2[4] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 2.856      ; 3.149      ;
; 0.889 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH3[4] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 2.856      ; 3.149      ;
; 0.889 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH2[4] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 2.856      ; 3.149      ;
; 0.889 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH0[4] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 2.856      ; 3.149      ;
; 0.891 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH2[3]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.161      ; 3.456      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.726 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 2.211      ;
; 95.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 3.932      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.951      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.951      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.951      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.951      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.951      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.951      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.951      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.951      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.944      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.944      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.944      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.944      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.944      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.944      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.944      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.944      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.944      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.944      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.944      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.944      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.944      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.944      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.944      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.944      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.952      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.952      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.952      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.952      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.952      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.952      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.952      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.952      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.952      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.952      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.946      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.946      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.946      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.946      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.946      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.946      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.946      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.946      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.946      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.956      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.956      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.952      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.952      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.952      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.952      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.952      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.952      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.952      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.952      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.952      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.952      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.952      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.952      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.957      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.952      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.952      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.955      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.955      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.955      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.955      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.955      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.955      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.955      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.955      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.956      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.956      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.957      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.944      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.944      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.944      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.944      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.944      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.944      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.944      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.944      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.944      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.944      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.956      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.956      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.955      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.955      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.955      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.955      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.955      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.949      ;
; 95.985 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.953      ;
; 95.985 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.953      ;
; 95.985 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.953      ;
; 95.985 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.953      ;
; 95.985 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.953      ;
; 95.985 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.953      ;
; 95.985 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.953      ;
; 95.985 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.953      ;
; 95.985 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.953      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.018 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.286      ;
; 1.260 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.528      ;
; 1.260 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.528      ;
; 1.260 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.528      ;
; 1.260 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.528      ;
; 1.260 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.528      ;
; 1.260 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.528      ;
; 1.260 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.528      ;
; 1.260 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.528      ;
; 1.260 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.528      ;
; 1.260 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.528      ;
; 1.260 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.528      ;
; 1.260 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.528      ;
; 1.716 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.974      ;
; 1.781 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.047      ;
; 1.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.083      ;
; 1.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.083      ;
; 1.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.083      ;
; 1.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.083      ;
; 1.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.083      ;
; 1.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.083      ;
; 1.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.083      ;
; 1.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.083      ;
; 1.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.083      ;
; 1.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.083      ;
; 1.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.083      ;
; 1.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][9]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.083      ;
; 1.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][8]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.083      ;
; 1.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.083      ;
; 2.020 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.278      ;
; 2.034 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.298      ;
; 2.034 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.298      ;
; 2.079 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.333      ;
; 2.079 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.333      ;
; 2.079 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.333      ;
; 2.079 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.333      ;
; 2.079 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.333      ;
; 2.079 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.333      ;
; 2.079 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.333      ;
; 2.079 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.333      ;
; 2.079 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.333      ;
; 2.087 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.341      ;
; 2.087 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.341      ;
; 2.087 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.341      ;
; 2.087 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.341      ;
; 2.087 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.341      ;
; 2.087 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.341      ;
; 3.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.693      ;
; 3.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.710      ;
; 3.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.710      ;
; 3.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.701      ;
; 3.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.700      ;
; 3.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.700      ;
; 3.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.700      ;
; 3.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.701      ;
; 3.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.700      ;
; 3.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.701      ;
; 3.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.701      ;
; 3.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.701      ;
; 3.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.700      ;
; 3.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.700      ;
; 3.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.700      ;
; 3.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.695      ;
; 3.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.695      ;
; 3.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.695      ;
; 3.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.695      ;
; 3.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.695      ;
; 3.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.695      ;
; 3.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.695      ;
; 3.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.703      ;
; 3.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.703      ;
; 3.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.703      ;
; 3.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.703      ;
; 3.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.703      ;
; 3.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.703      ;
; 3.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.703      ;
; 3.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.703      ;
; 3.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.703      ;
; 3.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.703      ;
; 3.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.703      ;
; 3.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.703      ;
; 3.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.698      ;
; 3.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.698      ;
; 3.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.698      ;
; 3.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.698      ;
; 3.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.698      ;
; 3.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.698      ;
; 3.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.698      ;
; 3.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.698      ;
; 3.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.698      ;
; 3.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.705      ;
; 3.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.705      ;
; 3.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.705      ;
; 3.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.705      ;
; 3.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.705      ;
; 3.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.705      ;
; 3.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.705      ;
; 3.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.705      ;
; 3.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.705      ;
; 3.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.705      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------+--------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------+--------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a36~porta_address_reg0 ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a36~porta_datain_reg0  ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a36~porta_we_reg       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[40]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[42]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[43]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[45]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[47]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[48]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[49]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[50]                                                                                                                                                                          ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                        ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                        ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                        ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                        ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[45]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[47]                                                                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48]                                                                                                                                                                       ;
+--------+--------------+----------------+------------+--------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'DCO_CLK'                                                                            ;
+-------+--------------+----------------+------------+---------+------------+----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                             ;
+-------+--------------+----------------+------------+---------+------------+----------------------------------------------------+
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|DATA_VLD_PRE        ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[0]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[10]~reg0   ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[11]~reg0   ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[12]~reg0   ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[13]~reg0   ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[1]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[2]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[3]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[4]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[5]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[6]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[7]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[8]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[9]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[0]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[10]~reg0   ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[11]~reg0   ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[12]~reg0   ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[13]~reg0   ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[1]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[2]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[3]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[4]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[5]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[6]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[7]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[8]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[9]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[0]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[10]~reg0   ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[11]~reg0   ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[12]~reg0   ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[13]~reg0   ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[1]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[2]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[3]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[4]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[5]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[6]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[7]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[8]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[9]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[0]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[10]~reg0   ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[11]~reg0   ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[12]~reg0   ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[13]~reg0   ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[1]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[2]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[3]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[4]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[5]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[6]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[7]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[8]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[9]~reg0    ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN        ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN_1D     ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN_2D     ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN_3D     ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0       ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Down[0] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Down[1] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[0] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[1] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Down[0] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Down[1] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Rise[0] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Rise[1] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[0] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[1] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[2] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[3] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[4] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[5] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[6] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[7] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[0] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[1] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[2] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[3] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[4] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[5] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[6] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[7] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[0] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[1] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[2] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[3] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[4] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[5] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[6] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[7] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[0] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[1] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[2] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[3] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[4] ;
; 0.268 ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[5] ;
+-------+--------------+----------------+------------+---------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Ex_Clock'                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------+
; 9.951  ; 9.951        ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; SysClk~input|o                                                   ;
; 9.953  ; 9.953        ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.980  ; 9.980        ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.980  ; 9.980        ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.980  ; 9.980        ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; SysClk~input|i                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; SysClk~input|i                                                   ;
; 10.017 ; 10.017       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.017 ; 10.017       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.017 ; 10.017       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.047 ; 10.047       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.049 ; 10.049       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; SysClk~input|o                                                   ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; Ex_Clock ; Rise       ; SysClk                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+----------------------------------+
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|REG_COUNT[0]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|REG_COUNT[1]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|REG_COUNT[2]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[0]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[10] ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[11] ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[12] ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[13] ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[14] ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[15] ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[1]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[2]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[3]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[4]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[5]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[6]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[7]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[8]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[9]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|cs~reg0       ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[0]   ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[10]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[11]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[12]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[13]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[14]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[15]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[16]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[17]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[18]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[19]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[1]   ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[20]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[21]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[22]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[23]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[2]   ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[3]   ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[4]   ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[5]   ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[6]   ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[7]   ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[8]   ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[9]   ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[0]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[1]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[2]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[3]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[4]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[5]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[6]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[7]  ;
; 12.167 ; 12.383       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclk~reg0     ;
; 12.427 ; 12.611       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|REG_COUNT[1]  ;
; 12.427 ; 12.611       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|REG_COUNT[2]  ;
; 12.427 ; 12.611       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[13]  ;
; 12.427 ; 12.611       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[14]  ;
; 12.427 ; 12.611       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[15]  ;
; 12.427 ; 12.611       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[16]  ;
; 12.427 ; 12.611       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[17]  ;
; 12.427 ; 12.611       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[18]  ;
; 12.427 ; 12.611       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[19]  ;
; 12.427 ; 12.611       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[20]  ;
; 12.427 ; 12.611       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[21]  ;
; 12.427 ; 12.611       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[22]  ;
; 12.427 ; 12.611       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[23]  ;
; 12.427 ; 12.611       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[6]   ;
; 12.427 ; 12.611       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[7]   ;
; 12.428 ; 12.612       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|REG_COUNT[0]  ;
; 12.428 ; 12.612       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[0]  ;
; 12.428 ; 12.612       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[10] ;
; 12.428 ; 12.612       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[11] ;
; 12.428 ; 12.612       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[12] ;
; 12.428 ; 12.612       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[13] ;
; 12.428 ; 12.612       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[14] ;
; 12.428 ; 12.612       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[15] ;
; 12.428 ; 12.612       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[1]  ;
; 12.428 ; 12.612       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[2]  ;
; 12.428 ; 12.612       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[3]  ;
; 12.428 ; 12.612       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[4]  ;
; 12.428 ; 12.612       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[5]  ;
; 12.428 ; 12.612       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[6]  ;
; 12.428 ; 12.612       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[7]  ;
; 12.428 ; 12.612       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[8]  ;
; 12.428 ; 12.612       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[9]  ;
; 12.428 ; 12.612       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|cs~reg0       ;
; 12.428 ; 12.612       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[0]   ;
; 12.428 ; 12.612       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[10]  ;
; 12.428 ; 12.612       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[11]  ;
; 12.428 ; 12.612       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[12]  ;
; 12.428 ; 12.612       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[1]   ;
; 12.428 ; 12.612       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[2]   ;
; 12.428 ; 12.612       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[3]   ;
; 12.428 ; 12.612       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[4]   ;
; 12.428 ; 12.612       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[5]   ;
; 12.428 ; 12.612       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[8]   ;
; 12.428 ; 12.612       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[9]   ;
; 12.428 ; 12.612       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[0]  ;
; 12.428 ; 12.612       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[1]  ;
; 12.428 ; 12.612       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[2]  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.694 ; 49.924       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a0~portb_address_reg0                                                         ;
; 49.694 ; 49.924       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a36~portb_address_reg0                                                        ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                  ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                           ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                           ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                           ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                           ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                           ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                           ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                           ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                           ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                           ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                           ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                       ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                      ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                      ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                      ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                      ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                      ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                      ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                       ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                       ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                       ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                      ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                      ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                           ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                    ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                    ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                    ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                    ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                    ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                    ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                    ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                    ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                    ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                    ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                    ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                    ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                    ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                    ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                    ;
; 49.764 ; 49.980       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                    ;
; 49.765 ; 49.981       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                       ;
; 49.765 ; 49.981       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                       ;
; 49.765 ; 49.981       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                       ;
; 49.765 ; 49.981       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                       ;
; 49.765 ; 49.981       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                            ;
; 49.765 ; 49.981       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                            ;
; 49.765 ; 49.981       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                            ;
; 49.765 ; 49.981       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                            ;
; 49.765 ; 49.981       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                       ;
; 49.765 ; 49.981       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[0]                                                                                                                                          ;
; 49.765 ; 49.981       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[1]                                                                                                                                          ;
; 49.765 ; 49.981       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[2]                                                                                                                                          ;
; 49.765 ; 49.981       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[3]                                                                                                                                          ;
; 49.765 ; 49.981       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ;
; 49.765 ; 49.981       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ;
; 49.765 ; 49.981       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ;
; 49.765 ; 49.981       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ;
; 49.765 ; 49.981       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ;
; 49.765 ; 49.981       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ;
; 49.765 ; 49.981       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ;
; 49.765 ; 49.981       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] ;
; 49.765 ; 49.981       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ;
; 49.765 ; 49.981       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ;
; 49.765 ; 49.981       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ;
; 49.765 ; 49.981       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ;
; 49.765 ; 49.981       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ;
; 49.765 ; 49.981       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                              ;
; 49.765 ; 49.981       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                              ;
; 49.765 ; 49.981       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                              ;
; 49.766 ; 49.982       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                            ;
; 49.766 ; 49.982       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                                                            ;
; 49.766 ; 49.982       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                                                            ;
; 49.766 ; 49.982       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                               ;
; 49.766 ; 49.982       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                               ;
; 49.766 ; 49.982       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                               ;
; 49.766 ; 49.982       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                               ;
; 49.766 ; 49.982       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                               ;
; 49.766 ; 49.982       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                                                                     ;
; 49.766 ; 49.982       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                                                                     ;
; 49.766 ; 49.982       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]                                                                     ;
; 49.766 ; 49.982       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                       ;
; 49.766 ; 49.982       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                       ;
; 49.766 ; 49.982       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                       ;
; 49.766 ; 49.982       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                  ;
; 49.766 ; 49.982       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                  ;
; 49.766 ; 49.982       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                  ;
; 49.766 ; 49.982       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                  ;
; 49.766 ; 49.982       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                  ;
; 49.767 ; 49.983       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                     ;
; 49.767 ; 49.983       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                     ;
; 49.767 ; 49.983       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                     ;
; 49.767 ; 49.983       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                     ;
; 49.767 ; 49.983       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                          ;
; 49.767 ; 49.983       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                          ;
; 49.767 ; 49.983       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                          ;
; 49.767 ; 49.983       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                              ;
; 49.767 ; 49.983       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                             ;
; 49.767 ; 49.983       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; Data_A_H            ; DCO_CLK             ; 3.742 ; 3.548 ; Rise       ; DCO_CLK                                                ;
; Data_A_L            ; DCO_CLK             ; 3.952 ; 3.881 ; Rise       ; DCO_CLK                                                ;
; Data_B_H            ; DCO_CLK             ; 0.882 ; 0.518 ; Rise       ; DCO_CLK                                                ;
; Data_B_L            ; DCO_CLK             ; 0.649 ; 0.313 ; Rise       ; DCO_CLK                                                ;
; Data_C_H            ; DCO_CLK             ; 2.713 ; 2.725 ; Rise       ; DCO_CLK                                                ;
; Data_C_L            ; DCO_CLK             ; 2.776 ; 2.691 ; Rise       ; DCO_CLK                                                ;
; Data_D_H            ; DCO_CLK             ; 2.755 ; 2.750 ; Rise       ; DCO_CLK                                                ;
; Data_D_L            ; DCO_CLK             ; 2.581 ; 2.706 ; Rise       ; DCO_CLK                                                ;
; FCO                 ; DCO_CLK             ; 1.145 ; 1.066 ; Rise       ; DCO_CLK                                                ;
; Data_A_H            ; DCO_CLK             ; 3.885 ; 3.690 ; Fall       ; DCO_CLK                                                ;
; Data_A_L            ; DCO_CLK             ; 4.067 ; 4.016 ; Fall       ; DCO_CLK                                                ;
; Data_B_H            ; DCO_CLK             ; 1.007 ; 0.667 ; Fall       ; DCO_CLK                                                ;
; Data_B_L            ; DCO_CLK             ; 0.902 ; 0.513 ; Fall       ; DCO_CLK                                                ;
; Data_C_H            ; DCO_CLK             ; 3.043 ; 3.005 ; Fall       ; DCO_CLK                                                ;
; Data_C_L            ; DCO_CLK             ; 2.392 ; 2.441 ; Fall       ; DCO_CLK                                                ;
; Data_D_H            ; DCO_CLK             ; 3.095 ; 3.040 ; Fall       ; DCO_CLK                                                ;
; Data_D_L            ; DCO_CLK             ; 3.118 ; 3.100 ; Fall       ; DCO_CLK                                                ;
; FCO                 ; DCO_CLK             ; 0.941 ; 0.764 ; Fall       ; DCO_CLK                                                ;
; DCO                 ; Ex_Clock            ; 1.943 ; 1.739 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_A_H            ; Ex_Clock            ; 5.406 ; 5.342 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_A_L            ; Ex_Clock            ; 6.227 ; 6.287 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_B_H            ; Ex_Clock            ; 1.576 ; 1.556 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_B_L            ; Ex_Clock            ; 1.971 ; 1.820 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_C_H            ; Ex_Clock            ; 5.276 ; 5.231 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_C_L            ; Ex_Clock            ; 5.407 ; 5.379 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_D_H            ; Ex_Clock            ; 5.650 ; 5.603 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_D_L            ; Ex_Clock            ; 5.214 ; 5.307 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FCO                 ; Ex_Clock            ; 2.080 ; 1.941 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rst_n               ; Ex_Clock            ; 4.893 ; 5.035 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.879 ; 2.764 ; Rise       ; altera_reserved_tck                                    ;
; altera_reserved_tms ; altera_reserved_tck ; 5.614 ; 5.366 ; Rise       ; altera_reserved_tck                                    ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data_A_H            ; DCO_CLK             ; -2.157 ; -1.954 ; Rise       ; DCO_CLK                                                ;
; Data_A_L            ; DCO_CLK             ; -2.282 ; -2.416 ; Rise       ; DCO_CLK                                                ;
; Data_B_H            ; DCO_CLK             ; -0.110 ; 0.237  ; Rise       ; DCO_CLK                                                ;
; Data_B_L            ; DCO_CLK             ; -0.063 ; 0.303  ; Rise       ; DCO_CLK                                                ;
; Data_C_H            ; DCO_CLK             ; -1.148 ; -1.175 ; Rise       ; DCO_CLK                                                ;
; Data_C_L            ; DCO_CLK             ; -1.276 ; -1.379 ; Rise       ; DCO_CLK                                                ;
; Data_D_H            ; DCO_CLK             ; -1.177 ; -1.201 ; Rise       ; DCO_CLK                                                ;
; Data_D_L            ; DCO_CLK             ; -1.546 ; -1.536 ; Rise       ; DCO_CLK                                                ;
; FCO                 ; DCO_CLK             ; 0.164  ; 0.274  ; Rise       ; DCO_CLK                                                ;
; Data_A_H            ; DCO_CLK             ; -1.767 ; -1.742 ; Fall       ; DCO_CLK                                                ;
; Data_A_L            ; DCO_CLK             ; -2.374 ; -2.484 ; Fall       ; DCO_CLK                                                ;
; Data_B_H            ; DCO_CLK             ; -0.317 ; 0.052  ; Fall       ; DCO_CLK                                                ;
; Data_B_L            ; DCO_CLK             ; -0.085 ; 0.227  ; Fall       ; DCO_CLK                                                ;
; Data_C_H            ; DCO_CLK             ; -1.364 ; -1.448 ; Fall       ; DCO_CLK                                                ;
; Data_C_L            ; DCO_CLK             ; -1.283 ; -1.345 ; Fall       ; DCO_CLK                                                ;
; Data_D_H            ; DCO_CLK             ; -1.708 ; -1.762 ; Fall       ; DCO_CLK                                                ;
; Data_D_L            ; DCO_CLK             ; -1.767 ; -1.834 ; Fall       ; DCO_CLK                                                ;
; FCO                 ; DCO_CLK             ; -0.196 ; 0.049  ; Fall       ; DCO_CLK                                                ;
; DCO                 ; Ex_Clock            ; -0.799 ; -0.779 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_A_H            ; Ex_Clock            ; -4.238 ; -4.160 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_A_L            ; Ex_Clock            ; -4.675 ; -4.786 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_B_H            ; Ex_Clock            ; -0.635 ; -0.481 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_B_L            ; Ex_Clock            ; -0.800 ; -0.780 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_C_H            ; Ex_Clock            ; -3.650 ; -3.719 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_C_L            ; Ex_Clock            ; -3.581 ; -3.643 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_D_H            ; Ex_Clock            ; -3.829 ; -3.846 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_D_L            ; Ex_Clock            ; -4.195 ; -4.311 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FCO                 ; Ex_Clock            ; -0.837 ; -0.817 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rst_n               ; Ex_Clock            ; -3.745 ; -3.791 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.610  ; 0.602  ; Rise       ; altera_reserved_tck                                    ;
; altera_reserved_tms ; altera_reserved_tck ; -0.078 ; -0.086 ; Rise       ; altera_reserved_tck                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; TEST                ; DCO_CLK             ; 13.365 ; 12.386 ; Rise       ; DCO_CLK                                                ;
; CLK_Drive           ; Ex_Clock            ; 1.118  ;        ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive(n)        ; Ex_Clock            ; 1.108  ;        ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; cs                  ; Ex_Clock            ; 5.688  ; 5.258  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; data                ; Ex_Clock            ; 5.448  ; 5.079  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sclk                ; Ex_Clock            ; 5.530  ; 5.165  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive           ; Ex_Clock            ;        ; 1.147  ; Fall       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive(n)        ; Ex_Clock            ;        ; 1.137  ; Fall       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.705 ; 11.647 ; Fall       ; altera_reserved_tck                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+---------------------+---------------------+--------+-------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+-------+------------+--------------------------------------------------------+
; TEST                ; DCO_CLK             ; 10.400 ; 9.814 ; Rise       ; DCO_CLK                                                ;
; CLK_Drive           ; Ex_Clock            ; 0.511  ;       ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive(n)        ; Ex_Clock            ; 0.501  ;       ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; cs                  ; Ex_Clock            ; 4.889  ; 4.471 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; data                ; Ex_Clock            ; 4.665  ; 4.307 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sclk                ; Ex_Clock            ; 4.743  ; 4.389 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive           ; Ex_Clock            ;        ; 0.540 ; Fall       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive(n)        ; Ex_Clock            ;        ; 0.530 ; Fall       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 9.829  ; 9.788 ; Fall       ; altera_reserved_tck                                    ;
+---------------------+---------------------+--------+-------+------------+--------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.619 ; -34.902       ;
; DCO_CLK                                                ; -0.331 ; -16.784       ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 23.041 ; 0.000         ;
; altera_reserved_tck                                    ; 46.767 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.122 ; 0.000         ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.185 ; 0.000         ;
; altera_reserved_tck                                    ; 0.186 ; 0.000         ;
; DCO_CLK                                                ; 0.199 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.238 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.491 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; DCO_CLK                                                ; 0.842  ; 0.000         ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.125  ; 0.000         ;
; Ex_Clock                                               ; 9.625  ; 0.000         ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.252 ; 0.000         ;
; altera_reserved_tck                                    ; 49.403 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                  ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.619 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Down[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.844     ; 0.484      ;
; -1.617 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Down[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.844     ; 0.482      ;
; -1.600 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Down[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.907     ; 0.402      ;
; -1.596 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Down[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.907     ; 0.398      ;
; -1.579 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Down[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.887     ; 0.401      ;
; -1.579 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Down[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.887     ; 0.401      ;
; -1.564 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[6]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.808     ; 0.465      ;
; -1.562 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[6]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.808     ; 0.463      ;
; -1.548 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[4]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.864     ; 0.393      ;
; -1.547 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[4]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.864     ; 0.392      ;
; -1.546 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[4]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.864     ; 0.391      ;
; -1.544 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[4]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.864     ; 0.389      ;
; -1.542 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Down[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.849     ; 0.402      ;
; -1.542 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Down[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.849     ; 0.402      ;
; -1.488 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[6]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.808     ; 0.389      ;
; -1.488 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[6]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.808     ; 0.389      ;
; -1.399 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.716     ; 0.392      ;
; -1.398 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.716     ; 0.391      ;
; -1.355 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[2]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.671     ; 0.393      ;
; -1.354 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[2]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.671     ; 0.392      ;
; -1.353 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[2]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.671     ; 0.391      ;
; -1.351 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[2]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.671     ; 0.389      ;
; -0.540 ; DCO                                                                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -0.041     ; 1.208      ;
; -0.365 ; DCO                                                                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -0.290     ; 0.735      ;
; -0.323 ; FCO                                                                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                                                    ; CLK_VIR                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.223     ; 1.109      ;
; -0.233 ; Data_B_L                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]                                                                                                                                                                    ; CLK_VIR                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.206     ; 1.036      ;
; -0.106 ; FCO                                                                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                                                       ; CLK_VIR                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.298     ; 0.768      ;
; -0.070 ; Data_B_L                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]                                                                                                                                                                       ; CLK_VIR                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.282     ; 0.748      ;
; -0.059 ; Data_B_H                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[40]                                                                                                                                                                       ; CLK_VIR                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.281     ; 0.738      ;
; -0.035 ; Data_B_H                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]                                                                                                                                                                    ; CLK_VIR                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.562        ; -0.017     ; 1.027      ;
; 0.033  ; AD9253Driver:AD9253Driver_inst|Data_CH1[10]~reg0                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                        ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.756     ; 0.482      ;
; 0.035  ; AD9253Driver:AD9253Driver_inst|Data_CH1[2]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                        ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.756     ; 0.480      ;
; 0.036  ; AD9253Driver:AD9253Driver_inst|Data_CH1[2]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                     ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.756     ; 0.479      ;
; 0.037  ; AD9253Driver:AD9253Driver_inst|Data_CH1[10]~reg0                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                     ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.756     ; 0.478      ;
; 0.087  ; AD9253Driver:AD9253Driver_inst|Data_CH1[6]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.793     ; 0.391      ;
; 0.088  ; AD9253Driver:AD9253Driver_inst|Data_CH1[6]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.793     ; 0.390      ;
; 0.111  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[7]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.769     ; 0.391      ;
; 0.112  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[7]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.769     ; 0.390      ;
; 0.122  ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.759     ; 0.390      ;
; 0.124  ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.759     ; 0.388      ;
; 0.147  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[5]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.734     ; 0.390      ;
; 0.148  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[5]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.734     ; 0.389      ;
; 0.151  ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.641     ; 0.479      ;
; 0.161  ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.641     ; 0.469      ;
; 0.229  ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Rise[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.641     ; 0.401      ;
; 0.229  ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Rise[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.641     ; 0.401      ;
; 0.234  ; AD9253Driver:AD9253Driver_inst|Data_CH1[0]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                     ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.567     ; 0.470      ;
; 0.235  ; AD9253Driver:AD9253Driver_inst|Data_CH1[8]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.580     ; 0.456      ;
; 0.236  ; AD9253Driver:AD9253Driver_inst|Data_CH1[8]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.580     ; 0.455      ;
; 0.239  ; AD9253Driver:AD9253Driver_inst|Data_CH1[0]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                        ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.567     ; 0.465      ;
; 0.254  ; AD9253Driver:AD9253Driver_inst|Data_CH1[12]~reg0                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                        ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.627     ; 0.390      ;
; 0.255  ; AD9253Driver:AD9253Driver_inst|Data_CH1[12]~reg0                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                     ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.627     ; 0.389      ;
; 0.268  ; AD9253Driver:AD9253Driver_inst|Data_CH1[3]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                     ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.612     ; 0.391      ;
; 0.269  ; AD9253Driver:AD9253Driver_inst|Data_CH1[1]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                     ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.612     ; 0.390      ;
; 0.269  ; AD9253Driver:AD9253Driver_inst|Data_CH1[4]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                                                        ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.612     ; 0.390      ;
; 0.270  ; AD9253Driver:AD9253Driver_inst|Data_CH1[1]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                        ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.612     ; 0.389      ;
; 0.270  ; AD9253Driver:AD9253Driver_inst|Data_CH1[3]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                        ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.612     ; 0.389      ;
; 0.270  ; AD9253Driver:AD9253Driver_inst|Data_CH1[4]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                                                                                                     ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.612     ; 0.389      ;
; 0.281  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[3]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.530     ; 0.460      ;
; 0.291  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[3]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.530     ; 0.450      ;
; 0.292  ; AD9253Driver:AD9253Driver_inst|Data_CH1[13]~reg0                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                        ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.587     ; 0.392      ;
; 0.294  ; AD9253Driver:AD9253Driver_inst|Data_CH1[13]~reg0                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                     ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.587     ; 0.390      ;
; 0.297  ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.584     ; 0.390      ;
; 0.298  ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.584     ; 0.389      ;
; 0.302  ; AD9253Driver:AD9253Driver_inst|Data_CH1[5]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                                                     ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.578     ; 0.391      ;
; 0.303  ; AD9253Driver:AD9253Driver_inst|Data_CH1[7]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.578     ; 0.390      ;
; 0.303  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.489     ; 0.479      ;
; 0.304  ; AD9253Driver:AD9253Driver_inst|Data_CH1[5]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                        ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.578     ; 0.389      ;
; 0.304  ; AD9253Driver:AD9253Driver_inst|Data_CH1[7]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.578     ; 0.389      ;
; 0.304  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.489     ; 0.478      ;
; 0.350  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[3]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.530     ; 0.391      ;
; 0.353  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[3]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.530     ; 0.388      ;
; 0.371  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[7]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.416     ; 0.484      ;
; 0.372  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[7]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.416     ; 0.483      ;
; 0.379  ; AD9253Driver:AD9253Driver_inst|Data_CH1[11]~reg0                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                        ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.424     ; 0.468      ;
; 0.388  ; AD9253Driver:AD9253Driver_inst|Data_CH1[11]~reg0                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                     ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.424     ; 0.459      ;
; 0.405  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[5]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.480     ; 0.386      ;
; 0.406  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[5]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.480     ; 0.385      ;
; 0.428  ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Rise[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.453     ; 0.390      ;
; 0.430  ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Rise[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.453     ; 0.388      ;
; 0.454  ; AD9253Driver:AD9253Driver_inst|Data_CH1[9]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.424     ; 0.393      ;
; 0.456  ; AD9253Driver:AD9253Driver_inst|Data_CH1[9]~reg0                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -1.424     ; 0.391      ;
; 1.068  ; DCO                                                                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]                                                                                                                                                                    ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -0.041     ; 1.162      ;
; 1.194  ; DCO                                                                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]                                                                                                                                                                       ; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344        ; -0.290     ; 0.738      ;
; 1.204  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.240     ; 1.668      ;
; 1.205  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.240     ; 1.667      ;
; 1.225  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.036     ; 1.851      ;
; 1.230  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.036     ; 1.846      ;
; 1.231  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.052     ; 1.829      ;
; 1.234  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.052     ; 1.826      ;
; 1.261  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.040     ; 1.811      ;
; 1.263  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.045     ; 1.804      ;
; 1.264  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.040     ; 1.808      ;
; 1.266  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.045     ; 1.801      ;
; 1.287  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.036     ; 1.789      ;
; 1.289  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.052     ; 1.771      ;
; 1.295  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.051     ; 1.766      ;
; 1.297  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.052     ; 1.763      ;
; 1.298  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.051     ; 1.763      ;
; 1.304  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; -0.052     ; 1.756      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DCO_CLK'                                                                                                         ;
+--------+-----------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.331 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH1[12]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.525      ; 2.124      ;
; -0.327 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH1[4]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.524      ; 2.119      ;
; -0.313 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[5] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.462      ; 2.043      ;
; -0.307 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH1[9]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.331      ; 1.906      ;
; -0.296 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH0[4]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.556      ; 2.120      ;
; -0.295 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH2[12]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.556      ; 2.119      ;
; -0.292 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH3[4]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.556      ; 2.116      ;
; -0.292 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH1[11]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.331      ; 1.891      ;
; -0.289 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH2[9]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.488      ; 2.045      ;
; -0.283 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH3[12]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.556      ; 2.107      ;
; -0.282 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH0[12]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.556      ; 2.106      ;
; -0.282 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH2[4]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.556      ; 2.106      ;
; -0.276 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH3[9]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.488      ; 2.032      ;
; -0.275 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH2[5]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.459      ; 2.002      ;
; -0.261 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.491      ; 2.020      ;
; -0.242 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH3[10]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.473      ; 1.983      ;
; -0.238 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH0[0]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.476      ; 1.982      ;
; -0.237 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH3[2]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.473      ; 1.978      ;
; -0.236 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH1[2]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.473      ; 1.977      ;
; -0.236 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH2[10]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.473      ; 1.977      ;
; -0.234 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH0[10]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.473      ; 1.975      ;
; -0.229 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH0[2]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.473      ; 1.970      ;
; -0.228 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH3[8]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.476      ; 1.972      ;
; -0.222 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH2[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.335      ; 1.825      ;
; -0.222 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH3[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.335      ; 1.825      ;
; -0.222 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH0[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.335      ; 1.825      ;
; -0.222 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH2[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.335      ; 1.825      ;
; -0.222 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH3[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.335      ; 1.825      ;
; -0.222 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH0[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.335      ; 1.825      ;
; -0.222 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.335      ; 1.825      ;
; -0.219 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH1[1]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.524      ; 2.011      ;
; -0.218 ; Data_B_H  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[3] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.429      ; 1.915      ;
; -0.210 ; Data_B_H  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[5] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.462      ; 1.940      ;
; -0.199 ; Data_B_H  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[1] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.389      ; 1.856      ;
; -0.196 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH3[3]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.489      ; 1.953      ;
; -0.196 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH3[11]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.489      ; 1.953      ;
; -0.192 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH2[6]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.459      ; 1.919      ;
; -0.190 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH3[6]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.459      ; 1.917      ;
; -0.190 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH2[3]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.490      ; 1.948      ;
; -0.187 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH0[3]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.490      ; 1.945      ;
; -0.176 ; Data_B_H  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.488      ; 1.932      ;
; -0.172 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH0[6]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.459      ; 1.899      ;
; -0.171 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH2[11]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.490      ; 1.929      ;
; -0.168 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH3[7]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.489      ; 1.925      ;
; -0.167 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH1[5]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.483      ; 1.918      ;
; -0.162 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH1[7]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.483      ; 1.913      ;
; -0.161 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[1] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.389      ; 1.818      ;
; -0.161 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH0[1] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.389      ; 1.818      ;
; -0.161 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH3[1] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.389      ; 1.818      ;
; -0.161 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH2[1] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.389      ; 1.818      ;
; -0.160 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH2[1]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.331      ; 1.759      ;
; -0.159 ; Data_B_H  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.335      ; 1.762      ;
; -0.158 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[3] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.429      ; 1.855      ;
; -0.158 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[3] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.429      ; 1.855      ;
; -0.157 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH1[6]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.518      ; 1.943      ;
; -0.152 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH0[1]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.331      ; 1.751      ;
; -0.151 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH3[13]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.331      ; 1.750      ;
; -0.150 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH1[10]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.473      ; 1.891      ;
; -0.149 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH0[7]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.331      ; 1.748      ;
; -0.148 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH0[11]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.489      ; 1.905      ;
; -0.133 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH2[13]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.331      ; 1.732      ;
; -0.132 ; Data_B_H  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[3] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.486      ; 1.886      ;
; -0.132 ; Data_B_H  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[0] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.446      ; 1.846      ;
; -0.131 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH0[5]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.459      ; 1.858      ;
; -0.122 ; Data_B_L  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[3] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.429      ; 1.819      ;
; -0.122 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH0[13]~reg0   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.490      ; 1.880      ;
; -0.115 ; Data_B_H  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[0] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.502      ; 1.885      ;
; -0.113 ; Data_B_H  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[1] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.469      ; 1.850      ;
; -0.112 ; Data_B_H  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[5] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.473      ; 1.853      ;
; -0.102 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[1] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.469      ; 1.839      ;
; -0.102 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[1] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.469      ; 1.839      ;
; -0.102 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[1] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.469      ; 1.839      ;
; -0.102 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[1] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.469      ; 1.839      ;
; -0.101 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH3[5] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.473      ; 1.842      ;
; -0.101 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[5] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.473      ; 1.842      ;
; -0.101 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[5] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.473      ; 1.842      ;
; -0.101 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH0[5] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.473      ; 1.842      ;
; -0.101 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[5] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.473      ; 1.842      ;
; -0.101 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[5] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.473      ; 1.842      ;
; -0.101 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH2[5] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.473      ; 1.842      ;
; -0.101 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH1[5] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.473      ; 1.842      ;
; -0.092 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH1[0]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.476      ; 1.836      ;
; -0.090 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH1[3]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.524      ; 1.882      ;
; -0.086 ; Data_B_L  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.491      ; 1.845      ;
; -0.084 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN_1D     ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.434      ; 1.786      ;
; -0.084 ; Data_B_H  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[4] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.576      ; 1.928      ;
; -0.080 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH0[9]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.331      ; 1.679      ;
; -0.079 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.488      ; 1.835      ;
; -0.079 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH3[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.488      ; 1.835      ;
; -0.079 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.488      ; 1.835      ;
; -0.079 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH2[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.488      ; 1.835      ;
; -0.079 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.488      ; 1.835      ;
; -0.079 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH0[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.488      ; 1.835      ;
; -0.079 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.488      ; 1.835      ;
; -0.079 ; FCO       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH1[7] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.488      ; 1.835      ;
; -0.078 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH3[5]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.331      ; 1.677      ;
; -0.075 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH3[1]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.331      ; 1.674      ;
; -0.068 ; FCO       ; AD9253Driver:AD9253Driver_inst|Data_CH2[7]~reg0    ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.490      ; 1.826      ;
; -0.058 ; Data_B_H  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[6] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.530      ; 1.856      ;
; -0.058 ; Data_B_H  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[4] ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.522      ; 1.848      ;
+--------+-----------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                  ;
+--------+---------------------------------+---------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 23.041 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[12] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.906      ;
; 23.041 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[11] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.906      ;
; 23.041 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[10] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.906      ;
; 23.041 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[9]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.906      ;
; 23.041 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[8]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.906      ;
; 23.041 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[5]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.906      ;
; 23.041 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.906      ;
; 23.041 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[3]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.906      ;
; 23.041 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.906      ;
; 23.041 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[1]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.906      ;
; 23.092 ; AD5624:AD5624_inst|SPI_COUNT[5] ; AD5624:AD5624_inst|REG_COUNT[2] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.854      ;
; 23.092 ; AD5624:AD5624_inst|SPI_COUNT[5] ; AD5624:AD5624_inst|REG_COUNT[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.854      ;
; 23.112 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[12] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.032     ; 1.843      ;
; 23.112 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[11] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.032     ; 1.843      ;
; 23.112 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[10] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.032     ; 1.843      ;
; 23.112 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[9]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.032     ; 1.843      ;
; 23.112 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[8]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.032     ; 1.843      ;
; 23.112 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[5]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.032     ; 1.843      ;
; 23.112 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.032     ; 1.843      ;
; 23.112 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[3]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.032     ; 1.843      ;
; 23.112 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.032     ; 1.843      ;
; 23.112 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[1]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.032     ; 1.843      ;
; 23.121 ; AD5624:AD5624_inst|SPI_COUNT[4] ; AD5624:AD5624_inst|REG_COUNT[2] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.825      ;
; 23.121 ; AD5624:AD5624_inst|SPI_COUNT[4] ; AD5624:AD5624_inst|REG_COUNT[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.825      ;
; 23.123 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[23] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.823      ;
; 23.123 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[22] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.823      ;
; 23.123 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[21] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.823      ;
; 23.123 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[20] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.823      ;
; 23.123 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[19] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.823      ;
; 23.123 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[18] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.823      ;
; 23.123 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[17] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.823      ;
; 23.123 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[16] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.823      ;
; 23.123 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[15] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.823      ;
; 23.123 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[14] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.823      ;
; 23.123 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[13] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.823      ;
; 23.123 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[7]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.823      ;
; 23.123 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|data_buf[6]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.823      ;
; 23.138 ; AD5624:AD5624_inst|REG_COUNT[0] ; AD5624:AD5624_inst|data_buf[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.039     ; 1.810      ;
; 23.142 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[12] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.805      ;
; 23.142 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[11] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.805      ;
; 23.142 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[10] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.805      ;
; 23.142 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[9]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.805      ;
; 23.142 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[8]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.805      ;
; 23.142 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[5]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.805      ;
; 23.142 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.805      ;
; 23.142 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[3]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.805      ;
; 23.142 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.805      ;
; 23.142 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[1]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.805      ;
; 23.173 ; AD5624:AD5624_inst|SPI_COUNT[9] ; AD5624:AD5624_inst|cs~reg0      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.045     ; 1.769      ;
; 23.190 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|REG_COUNT[2] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.756      ;
; 23.190 ; AD5624:AD5624_inst|SPI_COUNT[2] ; AD5624:AD5624_inst|REG_COUNT[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.756      ;
; 23.196 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[23] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.033     ; 1.758      ;
; 23.196 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[22] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.033     ; 1.758      ;
; 23.196 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[21] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.033     ; 1.758      ;
; 23.196 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[20] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.033     ; 1.758      ;
; 23.196 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[19] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.033     ; 1.758      ;
; 23.196 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[18] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.033     ; 1.758      ;
; 23.196 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[17] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.033     ; 1.758      ;
; 23.196 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[16] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.033     ; 1.758      ;
; 23.196 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[15] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.033     ; 1.758      ;
; 23.196 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[14] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.033     ; 1.758      ;
; 23.196 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[13] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.033     ; 1.758      ;
; 23.196 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[7]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.033     ; 1.758      ;
; 23.196 ; AD5624:AD5624_inst|cs~reg0      ; AD5624:AD5624_inst|data_buf[6]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.033     ; 1.758      ;
; 23.209 ; AD5624:AD5624_inst|SPI_COUNT[1] ; AD5624:AD5624_inst|data_buf[12] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.738      ;
; 23.209 ; AD5624:AD5624_inst|SPI_COUNT[1] ; AD5624:AD5624_inst|data_buf[11] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.738      ;
; 23.209 ; AD5624:AD5624_inst|SPI_COUNT[1] ; AD5624:AD5624_inst|data_buf[10] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.738      ;
; 23.209 ; AD5624:AD5624_inst|SPI_COUNT[1] ; AD5624:AD5624_inst|data_buf[9]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.738      ;
; 23.209 ; AD5624:AD5624_inst|SPI_COUNT[1] ; AD5624:AD5624_inst|data_buf[8]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.738      ;
; 23.209 ; AD5624:AD5624_inst|SPI_COUNT[1] ; AD5624:AD5624_inst|data_buf[5]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.738      ;
; 23.209 ; AD5624:AD5624_inst|SPI_COUNT[1] ; AD5624:AD5624_inst|data_buf[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.738      ;
; 23.209 ; AD5624:AD5624_inst|SPI_COUNT[1] ; AD5624:AD5624_inst|data_buf[3]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.738      ;
; 23.209 ; AD5624:AD5624_inst|SPI_COUNT[1] ; AD5624:AD5624_inst|data_buf[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.738      ;
; 23.209 ; AD5624:AD5624_inst|SPI_COUNT[1] ; AD5624:AD5624_inst|data_buf[1]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.738      ;
; 23.211 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|REG_COUNT[2] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.735      ;
; 23.211 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|REG_COUNT[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.735      ;
; 23.224 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[23] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.722      ;
; 23.224 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[22] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.722      ;
; 23.224 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[21] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.722      ;
; 23.224 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[20] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.722      ;
; 23.224 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[19] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.722      ;
; 23.224 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[18] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.722      ;
; 23.224 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[17] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.722      ;
; 23.224 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[16] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.722      ;
; 23.224 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[15] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.722      ;
; 23.224 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[14] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.722      ;
; 23.224 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[13] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.722      ;
; 23.224 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[7]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.722      ;
; 23.224 ; AD5624:AD5624_inst|SPI_COUNT[0] ; AD5624:AD5624_inst|data_buf[6]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.041     ; 1.722      ;
; 23.264 ; AD5624:AD5624_inst|SPI_COUNT[7] ; AD5624:AD5624_inst|cs~reg0      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.045     ; 1.678      ;
; 23.266 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|data_buf[12] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.681      ;
; 23.266 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|data_buf[11] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.681      ;
; 23.266 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|data_buf[10] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.681      ;
; 23.266 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|data_buf[9]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.681      ;
; 23.266 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|data_buf[8]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.681      ;
; 23.266 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|data_buf[5]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.681      ;
; 23.266 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|data_buf[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.681      ;
; 23.266 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|data_buf[3]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.681      ;
; 23.266 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|data_buf[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.681      ;
; 23.266 ; AD5624:AD5624_inst|SPI_COUNT[3] ; AD5624:AD5624_inst|data_buf[1]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.040     ; 1.681      ;
+--------+---------------------------------+---------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.767 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 3.538      ;
; 46.789 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 3.514      ;
; 46.907 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.329      ; 3.409      ;
; 46.940 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 3.363      ;
; 46.960 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 3.345      ;
; 46.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.312      ; 3.316      ;
; 47.048 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.306      ; 3.245      ;
; 47.094 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 3.189      ;
; 47.184 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.306      ; 3.109      ;
; 47.227 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.329      ; 3.089      ;
; 47.289 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.329      ; 3.027      ;
; 47.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 2.806      ;
; 47.538 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.306      ; 2.755      ;
; 47.541 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.306      ; 2.752      ;
; 47.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.292      ; 2.688      ;
; 47.603 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.306      ; 2.690      ;
; 47.844 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 2.464      ;
; 47.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 2.374      ;
; 48.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 2.264      ;
; 48.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.299      ; 2.160      ;
; 48.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.328      ; 1.976      ;
; 48.482 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.328      ; 1.833      ;
; 48.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 1.792      ;
; 48.596 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 1.709      ;
; 48.762 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.324      ; 1.549      ;
; 48.967 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.324      ; 1.344      ;
; 49.095 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.328      ; 1.220      ;
; 49.535 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.322      ; 0.774      ;
; 96.899 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.051      ;
; 96.899 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.051      ;
; 96.899 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.051      ;
; 96.899 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.051      ;
; 96.899 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.051      ;
; 96.899 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.051      ;
; 96.899 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.051      ;
; 96.899 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.051      ;
; 96.899 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.051      ;
; 96.899 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.051      ;
; 96.899 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.051      ;
; 96.899 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.051      ;
; 96.899 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.051      ;
; 96.899 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.051      ;
; 96.899 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.051      ;
; 96.899 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.051      ;
; 96.910 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.035      ;
; 96.910 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.035      ;
; 96.910 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.035      ;
; 96.910 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.035      ;
; 96.910 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.035      ;
; 96.910 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.035      ;
; 96.910 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.035      ;
; 96.910 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.035      ;
; 96.910 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.035      ;
; 96.910 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.035      ;
; 96.910 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.035      ;
; 96.910 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.035      ;
; 96.910 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.035      ;
; 96.910 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.035      ;
; 96.910 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.035      ;
; 96.910 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.035      ;
; 96.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.969      ;
; 96.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.969      ;
; 96.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.969      ;
; 96.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.969      ;
; 96.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.969      ;
; 96.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.969      ;
; 96.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.969      ;
; 96.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.969      ;
; 96.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.969      ;
; 96.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.969      ;
; 96.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.969      ;
; 96.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.969      ;
; 96.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.969      ;
; 96.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.969      ;
; 96.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.969      ;
; 96.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.969      ;
; 96.992 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.953      ;
; 96.992 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.953      ;
; 96.992 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.953      ;
; 96.992 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.953      ;
; 96.992 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.953      ;
; 96.992 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.953      ;
; 96.992 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.953      ;
; 96.992 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.953      ;
; 96.992 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.953      ;
; 96.992 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.953      ;
; 96.992 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.953      ;
; 96.992 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.953      ;
; 96.992 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.953      ;
; 96.992 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.953      ;
; 96.992 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.953      ;
; 96.992 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.953      ;
; 97.010 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_faj:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.938      ;
; 97.010 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_faj:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.938      ;
; 97.010 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_faj:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.938      ;
; 97.010 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_faj:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.938      ;
; 97.010 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_faj:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.938      ;
; 97.010 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_faj:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.938      ;
; 97.010 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_faj:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.938      ;
; 97.010 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_faj:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.938      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.122 ; AD5624:AD5624_inst|sclk~reg0                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[50]                                                                                                                                                                                                                                                                                            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.325      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.462      ;
; 0.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.477      ;
; 0.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.488      ;
; 0.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.479      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.481      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.482      ;
; 0.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.484      ;
; 0.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.313      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.316      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.316      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][38]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.312      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][38]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][50]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][50]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][38]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][39]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][41]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][42]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][42]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[42]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][42]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][45]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][45]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.312      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][36]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][36]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][39]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][40]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][41]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][41]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][43]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][47]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][47]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][50]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][50]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][33]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][33]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][35]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][36]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][36]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][40]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][40]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][42]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][42]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][44]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[45]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][45]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][46]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][46]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][47]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                        ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                    ;
+-------+----------------------------------+----------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.185 ; AD5624:AD5624_inst|REG_COUNT[2]  ; AD5624:AD5624_inst|REG_COUNT[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; AD5624:AD5624_inst|REG_COUNT[1]  ; AD5624:AD5624_inst|REG_COUNT[1]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; AD5624:AD5624_inst|REG_COUNT[0]  ; AD5624:AD5624_inst|REG_COUNT[0]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; AD5624:AD5624_inst|sclk~reg0     ; AD5624:AD5624_inst|sclk~reg0     ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.190 ; AD5624:AD5624_inst|data_buf[6]   ; AD5624:AD5624_inst|data_buf[7]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.312      ;
; 0.191 ; AD5624:AD5624_inst|data_buf[22]  ; AD5624:AD5624_inst|data_buf[23]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; AD5624:AD5624_inst|data_buf[17]  ; AD5624:AD5624_inst|data_buf[18]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.313      ;
; 0.192 ; AD5624:AD5624_inst|data_buf[14]  ; AD5624:AD5624_inst|data_buf[15]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; AD5624:AD5624_inst|data_buf[10]  ; AD5624:AD5624_inst|data_buf[11]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; AD5624:AD5624_inst|data_buf[3]   ; AD5624:AD5624_inst|data_buf[4]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; AD5624:AD5624_inst|data_buf[21]  ; AD5624:AD5624_inst|data_buf[22]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; AD5624:AD5624_inst|data_buf[15]  ; AD5624:AD5624_inst|data_buf[16]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; AD5624:AD5624_inst|data_buf[13]  ; AD5624:AD5624_inst|data_buf[14]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; AD5624:AD5624_inst|data_buf[1]   ; AD5624:AD5624_inst|data_buf[2]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.253 ; AD5624:AD5624_inst|data_buf[20]  ; AD5624:AD5624_inst|data_buf[21]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.375      ;
; 0.254 ; AD5624:AD5624_inst|data_buf[16]  ; AD5624:AD5624_inst|data_buf[17]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.376      ;
; 0.255 ; AD5624:AD5624_inst|data_buf[19]  ; AD5624:AD5624_inst|data_buf[20]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.377      ;
; 0.255 ; AD5624:AD5624_inst|data_buf[9]   ; AD5624:AD5624_inst|data_buf[10]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.376      ;
; 0.259 ; AD5624:AD5624_inst|data_buf[5]   ; AD5624:AD5624_inst|data_buf[6]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.380      ;
; 0.268 ; AD5624:AD5624_inst|data_buf[11]  ; AD5624:AD5624_inst|data_buf[12]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.389      ;
; 0.271 ; AD5624:AD5624_inst|data_buf[4]   ; AD5624:AD5624_inst|data_buf[5]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.392      ;
; 0.297 ; AD5624:AD5624_inst|sclkcount[3]  ; AD5624:AD5624_inst|sclkcount[3]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; AD5624:AD5624_inst|sclkcount[1]  ; AD5624:AD5624_inst|sclkcount[1]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; AD5624:AD5624_inst|sclkcount[2]  ; AD5624:AD5624_inst|sclkcount[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.301 ; AD5624:AD5624_inst|sclkcount[5]  ; AD5624:AD5624_inst|sclkcount[5]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.422      ;
; 0.303 ; AD5624:AD5624_inst|sclkcount[6]  ; AD5624:AD5624_inst|sclkcount[6]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.305 ; AD5624:AD5624_inst|data_buf[2]   ; AD5624:AD5624_inst|data_buf[3]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; AD5624:AD5624_inst|SPI_COUNT[15] ; AD5624:AD5624_inst|SPI_COUNT[15] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.428      ;
; 0.306 ; AD5624:AD5624_inst|SPI_COUNT[1]  ; AD5624:AD5624_inst|SPI_COUNT[1]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.428      ;
; 0.307 ; AD5624:AD5624_inst|SPI_COUNT[13] ; AD5624:AD5624_inst|SPI_COUNT[13] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.429      ;
; 0.307 ; AD5624:AD5624_inst|SPI_COUNT[11] ; AD5624:AD5624_inst|SPI_COUNT[11] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.429      ;
; 0.307 ; AD5624:AD5624_inst|SPI_COUNT[9]  ; AD5624:AD5624_inst|SPI_COUNT[9]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.429      ;
; 0.307 ; AD5624:AD5624_inst|SPI_COUNT[7]  ; AD5624:AD5624_inst|SPI_COUNT[7]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.429      ;
; 0.307 ; AD5624:AD5624_inst|SPI_COUNT[5]  ; AD5624:AD5624_inst|SPI_COUNT[5]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.429      ;
; 0.307 ; AD5624:AD5624_inst|SPI_COUNT[3]  ; AD5624:AD5624_inst|SPI_COUNT[3]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.429      ;
; 0.308 ; AD5624:AD5624_inst|SPI_COUNT[14] ; AD5624:AD5624_inst|SPI_COUNT[14] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.430      ;
; 0.308 ; AD5624:AD5624_inst|SPI_COUNT[8]  ; AD5624:AD5624_inst|SPI_COUNT[8]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.430      ;
; 0.308 ; AD5624:AD5624_inst|SPI_COUNT[6]  ; AD5624:AD5624_inst|SPI_COUNT[6]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.430      ;
; 0.308 ; AD5624:AD5624_inst|SPI_COUNT[4]  ; AD5624:AD5624_inst|SPI_COUNT[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.430      ;
; 0.308 ; AD5624:AD5624_inst|SPI_COUNT[2]  ; AD5624:AD5624_inst|SPI_COUNT[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.430      ;
; 0.309 ; AD5624:AD5624_inst|sclkcount[7]  ; AD5624:AD5624_inst|sclkcount[7]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; AD5624:AD5624_inst|SPI_COUNT[12] ; AD5624:AD5624_inst|SPI_COUNT[12] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.431      ;
; 0.309 ; AD5624:AD5624_inst|SPI_COUNT[10] ; AD5624:AD5624_inst|SPI_COUNT[10] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.431      ;
; 0.312 ; AD5624:AD5624_inst|REG_COUNT[1]  ; AD5624:AD5624_inst|REG_COUNT[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.434      ;
; 0.316 ; AD5624:AD5624_inst|data_buf[18]  ; AD5624:AD5624_inst|data_buf[19]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.438      ;
; 0.316 ; AD5624:AD5624_inst|sclkcount[0]  ; AD5624:AD5624_inst|sclkcount[0]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.437      ;
; 0.318 ; AD5624:AD5624_inst|data_buf[7]   ; AD5624:AD5624_inst|data_buf[8]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.440      ;
; 0.318 ; AD5624:AD5624_inst|SPI_COUNT[0]  ; AD5624:AD5624_inst|SPI_COUNT[0]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.440      ;
; 0.331 ; AD5624:AD5624_inst|data_buf[12]  ; AD5624:AD5624_inst|data_buf[13]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.452      ;
; 0.335 ; AD5624:AD5624_inst|data_buf[8]   ; AD5624:AD5624_inst|data_buf[9]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.456      ;
; 0.360 ; AD5624:AD5624_inst|sclkcount[0]  ; AD5624:AD5624_inst|data_buf[0]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.481      ;
; 0.371 ; AD5624:AD5624_inst|sclkcount[4]  ; AD5624:AD5624_inst|sclkcount[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.492      ;
; 0.419 ; AD5624:AD5624_inst|REG_COUNT[2]  ; AD5624:AD5624_inst|data_buf[5]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.541      ;
; 0.422 ; AD5624:AD5624_inst|REG_COUNT[2]  ; AD5624:AD5624_inst|data_buf[11]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.544      ;
; 0.422 ; AD5624:AD5624_inst|REG_COUNT[1]  ; AD5624:AD5624_inst|data_buf[10]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.544      ;
; 0.433 ; AD5624:AD5624_inst|REG_COUNT[2]  ; AD5624:AD5624_inst|data_buf[12]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.555      ;
; 0.440 ; AD5624:AD5624_inst|REG_COUNT[1]  ; AD5624:AD5624_inst|data_buf[5]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.562      ;
; 0.443 ; AD5624:AD5624_inst|REG_COUNT[1]  ; AD5624:AD5624_inst|data_buf[12]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.565      ;
; 0.446 ; AD5624:AD5624_inst|sclkcount[1]  ; AD5624:AD5624_inst|sclkcount[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; AD5624:AD5624_inst|sclkcount[3]  ; AD5624:AD5624_inst|sclkcount[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.567      ;
; 0.450 ; AD5624:AD5624_inst|sclkcount[5]  ; AD5624:AD5624_inst|sclkcount[6]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.571      ;
; 0.455 ; AD5624:AD5624_inst|SPI_COUNT[1]  ; AD5624:AD5624_inst|SPI_COUNT[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.577      ;
; 0.455 ; AD5624:AD5624_inst|REG_COUNT[2]  ; AD5624:AD5624_inst|data_buf[8]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.577      ;
; 0.456 ; AD5624:AD5624_inst|sclkcount[2]  ; AD5624:AD5624_inst|sclkcount[3]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; AD5624:AD5624_inst|SPI_COUNT[13] ; AD5624:AD5624_inst|SPI_COUNT[14] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.578      ;
; 0.456 ; AD5624:AD5624_inst|SPI_COUNT[7]  ; AD5624:AD5624_inst|SPI_COUNT[8]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.578      ;
; 0.456 ; AD5624:AD5624_inst|SPI_COUNT[5]  ; AD5624:AD5624_inst|SPI_COUNT[6]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.578      ;
; 0.456 ; AD5624:AD5624_inst|SPI_COUNT[3]  ; AD5624:AD5624_inst|SPI_COUNT[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.578      ;
; 0.456 ; AD5624:AD5624_inst|SPI_COUNT[11] ; AD5624:AD5624_inst|SPI_COUNT[12] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.578      ;
; 0.456 ; AD5624:AD5624_inst|SPI_COUNT[9]  ; AD5624:AD5624_inst|SPI_COUNT[10] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.578      ;
; 0.459 ; AD5624:AD5624_inst|sclkcount[2]  ; AD5624:AD5624_inst|sclkcount[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; AD5624:AD5624_inst|REG_COUNT[2]  ; AD5624:AD5624_inst|data_buf[1]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.582      ;
; 0.460 ; AD5624:AD5624_inst|REG_COUNT[2]  ; AD5624:AD5624_inst|data_buf[9]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.582      ;
; 0.461 ; AD5624:AD5624_inst|sclkcount[6]  ; AD5624:AD5624_inst|sclkcount[7]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.582      ;
; 0.461 ; AD5624:AD5624_inst|REG_COUNT[2]  ; AD5624:AD5624_inst|data_buf[13]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.583      ;
; 0.462 ; AD5624:AD5624_inst|REG_COUNT[2]  ; AD5624:AD5624_inst|data_buf[10]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.584      ;
; 0.465 ; AD5624:AD5624_inst|sclkcount[0]  ; AD5624:AD5624_inst|sclkcount[1]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; AD5624:AD5624_inst|SPI_COUNT[0]  ; AD5624:AD5624_inst|SPI_COUNT[1]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.587      ;
; 0.466 ; AD5624:AD5624_inst|SPI_COUNT[14] ; AD5624:AD5624_inst|SPI_COUNT[15] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.588      ;
; 0.466 ; AD5624:AD5624_inst|SPI_COUNT[8]  ; AD5624:AD5624_inst|SPI_COUNT[9]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.588      ;
; 0.466 ; AD5624:AD5624_inst|SPI_COUNT[6]  ; AD5624:AD5624_inst|SPI_COUNT[7]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.588      ;
; 0.466 ; AD5624:AD5624_inst|SPI_COUNT[4]  ; AD5624:AD5624_inst|SPI_COUNT[5]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.588      ;
; 0.466 ; AD5624:AD5624_inst|SPI_COUNT[2]  ; AD5624:AD5624_inst|SPI_COUNT[3]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.588      ;
; 0.467 ; AD5624:AD5624_inst|SPI_COUNT[12] ; AD5624:AD5624_inst|SPI_COUNT[13] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.589      ;
; 0.467 ; AD5624:AD5624_inst|SPI_COUNT[10] ; AD5624:AD5624_inst|SPI_COUNT[11] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.589      ;
; 0.468 ; AD5624:AD5624_inst|sclkcount[0]  ; AD5624:AD5624_inst|sclkcount[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; AD5624:AD5624_inst|SPI_COUNT[0]  ; AD5624:AD5624_inst|SPI_COUNT[2]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.590      ;
; 0.469 ; AD5624:AD5624_inst|SPI_COUNT[6]  ; AD5624:AD5624_inst|SPI_COUNT[8]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.591      ;
; 0.469 ; AD5624:AD5624_inst|SPI_COUNT[4]  ; AD5624:AD5624_inst|SPI_COUNT[6]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.591      ;
; 0.469 ; AD5624:AD5624_inst|SPI_COUNT[2]  ; AD5624:AD5624_inst|SPI_COUNT[4]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.591      ;
; 0.469 ; AD5624:AD5624_inst|SPI_COUNT[8]  ; AD5624:AD5624_inst|SPI_COUNT[10] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.591      ;
; 0.470 ; AD5624:AD5624_inst|SPI_COUNT[12] ; AD5624:AD5624_inst|SPI_COUNT[14] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.592      ;
; 0.470 ; AD5624:AD5624_inst|SPI_COUNT[10] ; AD5624:AD5624_inst|SPI_COUNT[12] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.592      ;
; 0.480 ; AD5624:AD5624_inst|data_buf[0]   ; AD5624:AD5624_inst|data_buf[0]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.601      ;
; 0.495 ; AD5624:AD5624_inst|cs~reg0       ; AD5624:AD5624_inst|data_buf[2]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.621      ;
; 0.497 ; AD5624:AD5624_inst|cs~reg0       ; AD5624:AD5624_inst|data_buf[1]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.623      ;
; 0.497 ; AD5624:AD5624_inst|cs~reg0       ; AD5624:AD5624_inst|data_buf[3]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.623      ;
; 0.498 ; AD5624:AD5624_inst|cs~reg0       ; AD5624:AD5624_inst|data_buf[9]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.624      ;
; 0.500 ; AD5624:AD5624_inst|cs~reg0       ; AD5624:AD5624_inst|data_buf[4]   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.626      ;
; 0.509 ; AD5624:AD5624_inst|sclkcount[3]  ; AD5624:AD5624_inst|sclkcount[5]  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.630      ;
+-------+----------------------------------+----------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.321      ;
; 0.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_s6j:auto_generated|counter_reg_bit[0]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.323      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.323      ;
; 0.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.326      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.329      ;
; 0.210 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.330      ;
; 0.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.331      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DCO_CLK'                                                                                                                                                  ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.199 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Down[1] ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Down[1] ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Down[1] ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Down[1] ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.024      ; 0.307      ;
; 0.201 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Rise[1] ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Rise[1] ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[1] ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[1] ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.022      ; 0.307      ;
; 0.208 ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN_3D     ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN        ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.023      ; 0.315      ;
; 0.211 ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN_2D     ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN_3D     ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.023      ; 0.318      ;
; 0.268 ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN_1D     ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN_2D     ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.023      ; 0.375      ;
; 0.330 ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN_2D     ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN        ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.023      ; 0.437      ;
; 0.344 ; AD9253Driver:AD9253Driver_inst|DATA_VLD_PRE        ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0       ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.153      ; 0.581      ;
; 0.374 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[0] ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[1] ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.158      ; 0.616      ;
; 0.431 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Down[0] ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Down[1] ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.021      ; 0.536      ;
; 0.436 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[5] ; AD9253Driver:AD9253Driver_inst|Data_CH3[11]~reg0   ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.044      ; 0.564      ;
; 0.438 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH3[5] ; AD9253Driver:AD9253Driver_inst|Data_CH3[3]~reg0    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.044      ; 0.566      ;
; 0.452 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH0[5] ; AD9253Driver:AD9253Driver_inst|Data_CH0[11]~reg0   ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.143      ; 0.679      ;
; 0.454 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Down[0] ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Down[0] ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.040      ; 0.578      ;
; 0.469 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[5] ; AD9253Driver:AD9253Driver_inst|Data_CH0[11]~reg0   ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.044      ; 0.597      ;
; 0.470 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH2[5] ; AD9253Driver:AD9253Driver_inst|Data_CH2[3]~reg0    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.060      ; 0.614      ;
; 0.504 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH0[7] ; AD9253Driver:AD9253Driver_inst|Data_CH0[5]~reg0    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.165      ; 0.753      ;
; 0.519 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH3[5] ; AD9253Driver:AD9253Driver_inst|Data_CH3[3]~reg0    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.143      ; 0.746      ;
; 0.523 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH2[5] ; AD9253Driver:AD9253Driver_inst|Data_CH2[11]~reg0   ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.144      ; 0.751      ;
; 0.524 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH0[7] ; AD9253Driver:AD9253Driver_inst|Data_CH0[13]~reg0   ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.195      ; 0.803      ;
; 0.528 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH3[5] ; AD9253Driver:AD9253Driver_inst|Data_CH3[11]~reg0   ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.143      ; 0.755      ;
; 0.563 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[7] ; AD9253Driver:AD9253Driver_inst|Data_CH0[13]~reg0   ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.045      ; 0.692      ;
; 0.569 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH3[1] ; AD9253Driver:AD9253Driver_inst|Data_CH3[7]~reg0    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.143      ; 0.796      ;
; 0.570 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Rise[0] ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Rise[1] ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.034      ; 0.688      ;
; 0.577 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH2[5] ; AD9253Driver:AD9253Driver_inst|Data_CH2[3]~reg0    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.144      ; 0.805      ;
; 0.586 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH2[7] ; AD9253Driver:AD9253Driver_inst|Data_CH2[5]~reg0    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.012      ; 0.682      ;
; 0.593 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[5] ; AD9253Driver:AD9253Driver_inst|Data_CH2[11]~reg0   ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.060      ; 0.737      ;
; 0.599 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH2[7] ; AD9253Driver:AD9253Driver_inst|Data_CH2[5]~reg0    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.165      ; 0.848      ;
; 0.599 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH2[7] ; AD9253Driver:AD9253Driver_inst|Data_CH2[13]~reg0   ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.028      ; 0.711      ;
; 0.599 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Down[0] ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Down[1] ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.042      ; 0.725      ;
; 0.599 ; Data_B_L                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH1[6] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.690      ; 1.582      ;
; 0.602 ; Data_B_L                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[2] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.626      ; 1.521      ;
; 0.604 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH3[7] ; AD9253Driver:AD9253Driver_inst|Data_CH3[5]~reg0    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.028      ; 0.716      ;
; 0.606 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH3[7] ; AD9253Driver:AD9253Driver_inst|Data_CH3[13]~reg0   ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.028      ; 0.718      ;
; 0.606 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Down[0] ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Down[0] ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.047      ; 0.737      ;
; 0.626 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH2[1] ; AD9253Driver:AD9253Driver_inst|Data_CH2[7]~reg0    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.144      ; 0.854      ;
; 0.631 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[0] ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[0] ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.025      ; 0.740      ;
; 0.635 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[1] ; AD9253Driver:AD9253Driver_inst|Data_CH3[7]~reg0    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.055      ; 0.774      ;
; 0.638 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[7] ; AD9253Driver:AD9253Driver_inst|Data_CH2[13]~reg0   ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.122     ; 0.600      ;
; 0.638 ; Data_B_L                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[6] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.592      ; 1.523      ;
; 0.643 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[7] ; AD9253Driver:AD9253Driver_inst|Data_CH3[13]~reg0   ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.122     ; 0.605      ;
; 0.653 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[1] ; AD9253Driver:AD9253Driver_inst|Data_CH2[7]~reg0    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.064      ; 0.801      ;
; 0.661 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH0[5] ; AD9253Driver:AD9253Driver_inst|Data_CH0[3]~reg0    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.060      ; 0.805      ;
; 0.664 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[3] ; AD9253Driver:AD9253Driver_inst|Data_CH2[9]~reg0    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.044      ; 0.792      ;
; 0.669 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Down[0] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.684      ; 1.646      ;
; 0.670 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH0[5] ; AD9253Driver:AD9253Driver_inst|Data_CH0[3]~reg0    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.144      ; 0.898      ;
; 0.675 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Down[1] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.621      ; 1.589      ;
; 0.676 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH0[7] ; AD9253Driver:AD9253Driver_inst|Data_CH0[5]~reg0    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.012      ; 0.772      ;
; 0.680 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[3] ; AD9253Driver:AD9253Driver_inst|Data_CH1[1]~reg0    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.139      ; 0.903      ;
; 0.680 ; Data_B_L                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[4] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.639      ; 1.612      ;
; 0.683 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[5] ; AD9253Driver:AD9253Driver_inst|Data_CH1[3]~reg0    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.179      ; 0.946      ;
; 0.684 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[1] ; AD9253Driver:AD9253Driver_inst|Data_CH1[7]~reg0    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.135      ; 0.903      ;
; 0.694 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[7] ; AD9253Driver:AD9253Driver_inst|Data_CH1[13]~reg0   ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.045      ; 0.823      ;
; 0.695 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[3] ; AD9253Driver:AD9253Driver_inst|Data_CH3[9]~reg0    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.044      ; 0.823      ;
; 0.700 ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN        ; AD9253Driver:AD9253Driver_inst|DATA_VLD_PRE        ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.033     ; 0.751      ;
; 0.703 ; Data_B_L                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH1[4] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.584      ; 1.580      ;
; 0.707 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[1] ; AD9253Driver:AD9253Driver_inst|Data_CH1[7]~reg0    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.055      ; 0.846      ;
; 0.708 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[2] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.626      ; 1.627      ;
; 0.717 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Down[1] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.658      ; 1.668      ;
; 0.718 ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Rise[0] ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Rise[0] ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.025      ; 0.827      ;
; 0.723 ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN        ; AD9253Driver:AD9253Driver_inst|Data_CH1[6]~reg0    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.127      ; 0.934      ;
; 0.730 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[1] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.539      ; 1.562      ;
; 0.731 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH0[4] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.595      ; 1.619      ;
; 0.731 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH3[4] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.595      ; 1.619      ;
; 0.731 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH2[4] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.595      ; 1.619      ;
; 0.731 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH3[4] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.595      ; 1.619      ;
; 0.731 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH2[4] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.595      ; 1.619      ;
; 0.731 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH0[4] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.595      ; 1.619      ;
; 0.732 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[3] ; AD9253Driver:AD9253Driver_inst|Data_CH1[9]~reg0    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.066     ; 0.750      ;
; 0.736 ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN        ; AD9253Driver:AD9253Driver_inst|Data_CH1[1]~reg0    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.134      ; 0.954      ;
; 0.736 ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN        ; AD9253Driver:AD9253Driver_inst|Data_CH1[3]~reg0    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.134      ; 0.954      ;
; 0.736 ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN        ; AD9253Driver:AD9253Driver_inst|Data_CH1[4]~reg0    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.134      ; 0.954      ;
; 0.738 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[6] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.690      ; 1.721      ;
; 0.739 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH2[3] ; AD9253Driver:AD9253Driver_inst|Data_CH2[9]~reg0    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.025     ; 0.798      ;
; 0.759 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH3[0]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.535      ; 1.587      ;
; 0.759 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH2[0]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.535      ; 1.587      ;
; 0.759 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH1[8]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.535      ; 1.587      ;
; 0.759 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH0[8]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.535      ; 1.587      ;
; 0.759 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Down[0] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.626      ; 1.678      ;
; 0.759 ; Data_B_L                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH1[2] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.609      ; 1.661      ;
; 0.760 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|Data_CH2[8]~reg0    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.535      ; 1.588      ;
; 0.761 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[2] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.609      ; 1.663      ;
; 0.762 ; Data_B_L                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_L_CH1[5] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.445      ; 1.500      ;
; 0.765 ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN        ; AD9253Driver:AD9253Driver_inst|Data_CH3[7]~reg0    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.098      ; 0.947      ;
; 0.765 ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN        ; AD9253Driver:AD9253Driver_inst|Data_CH0[11]~reg0   ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.098      ; 0.947      ;
; 0.765 ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN        ; AD9253Driver:AD9253Driver_inst|Data_CH3[11]~reg0   ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.098      ; 0.947      ;
; 0.765 ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN        ; AD9253Driver:AD9253Driver_inst|Data_CH3[3]~reg0    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.098      ; 0.947      ;
; 0.765 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[0] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.418      ; 1.476      ;
; 0.767 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[7] ; AD9253Driver:AD9253Driver_inst|Data_CH1[13]~reg0   ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.195      ; 1.046      ;
; 0.767 ; Data_B_L                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH1[5] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.532      ; 1.592      ;
; 0.767 ; Data_B_H                                           ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH1[6] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.592      ; 1.652      ;
; 0.770 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH3[7] ; AD9253Driver:AD9253Driver_inst|Data_CH3[5]~reg0    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.122     ; 0.732      ;
; 0.771 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_H_CH3[3] ; AD9253Driver:AD9253Driver_inst|Data_CH3[9]~reg0    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.025     ; 0.830      ;
; 0.772 ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN        ; AD9253Driver:AD9253Driver_inst|Data_CH1[5]~reg0    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.087      ; 0.943      ;
; 0.772 ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN        ; AD9253Driver:AD9253Driver_inst|Data_CH1[7]~reg0    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.087      ; 0.943      ;
; 0.772 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH0[6] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.690      ; 1.755      ;
; 0.772 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[6] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.690      ; 1.755      ;
; 0.772 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH3[6] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.690      ; 1.755      ;
; 0.772 ; FCO                                                ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_L_CH1[6] ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.690      ; 1.755      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.238 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.319      ; 1.068      ;
; 97.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.078      ;
; 97.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.095      ;
; 97.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.095      ;
; 97.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.095      ;
; 97.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.095      ;
; 97.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.095      ;
; 97.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.095      ;
; 97.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.095      ;
; 97.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.095      ;
; 97.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.095      ;
; 97.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.094      ;
; 97.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.094      ;
; 97.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.094      ;
; 97.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.094      ;
; 97.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.094      ;
; 97.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.094      ;
; 97.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.094      ;
; 97.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.094      ;
; 97.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.097      ;
; 97.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.097      ;
; 97.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.096      ;
; 97.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.096      ;
; 97.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.096      ;
; 97.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.096      ;
; 97.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.096      ;
; 97.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.096      ;
; 97.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.098      ;
; 97.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.098      ;
; 97.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.098      ;
; 97.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.098      ;
; 97.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.096      ;
; 97.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.098      ;
; 97.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.098      ;
; 97.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.098      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.092      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.092      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.092      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.092      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.092      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.092      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.092      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.092      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.086      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.086      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.086      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.086      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.086      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.086      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.086      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.086      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.086      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.086      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.086      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.086      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.086      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.086      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.086      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.086      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.086      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.086      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.086      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.086      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.086      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.089      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.089      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.089      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.089      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.089      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.089      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.089      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.089      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.089      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.089      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.089      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.089      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.089      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.089      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.089      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.089      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.092      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.092      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.092      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.092      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.092      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.092      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.092      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.092      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.092      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.092      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.092      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.092      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.092      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.092      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.088      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.088      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.088      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.088      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.088      ;
; 97.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.088      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.491 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.611      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.695      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.695      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.695      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.695      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.695      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.695      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.695      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.695      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.695      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.695      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.695      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.695      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.938      ;
; 0.830 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.949      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.991      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.991      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.991      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.991      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.991      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.991      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.991      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.991      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.991      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.991      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.991      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][9]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.991      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][8]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.991      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.991      ;
; 0.976 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.093      ;
; 0.976 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.093      ;
; 0.987 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.099      ;
; 1.011 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.119      ;
; 1.011 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.119      ;
; 1.011 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.119      ;
; 1.011 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.119      ;
; 1.011 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.119      ;
; 1.011 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.119      ;
; 1.011 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.119      ;
; 1.011 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.119      ;
; 1.011 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.119      ;
; 1.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.124      ;
; 1.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.124      ;
; 1.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.124      ;
; 1.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.124      ;
; 1.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.124      ;
; 1.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.124      ;
; 1.784 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.912      ;
; 1.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.914      ;
; 1.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.914      ;
; 1.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.914      ;
; 1.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.914      ;
; 1.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.914      ;
; 1.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.914      ;
; 1.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.914      ;
; 1.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.915      ;
; 1.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.915      ;
; 1.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.915      ;
; 1.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.915      ;
; 1.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.915      ;
; 1.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.909      ;
; 1.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.909      ;
; 1.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.909      ;
; 1.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.909      ;
; 1.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.909      ;
; 1.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.909      ;
; 1.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.909      ;
; 1.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.927      ;
; 1.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.927      ;
; 1.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.924      ;
; 1.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.924      ;
; 1.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.924      ;
; 1.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.924      ;
; 1.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.924      ;
; 1.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.924      ;
; 1.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.924      ;
; 1.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.924      ;
; 1.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.924      ;
; 1.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.922      ;
; 1.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.922      ;
; 1.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.922      ;
; 1.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.922      ;
; 1.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.922      ;
; 1.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.922      ;
; 1.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.922      ;
; 1.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.922      ;
; 1.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.923      ;
; 1.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.923      ;
; 1.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.923      ;
; 1.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.923      ;
; 1.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.923      ;
; 1.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.923      ;
; 1.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.923      ;
; 1.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.923      ;
; 1.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.926      ;
; 1.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.926      ;
; 1.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.923      ;
; 1.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.923      ;
; 1.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.923      ;
; 1.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.923      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'DCO_CLK'                                                                            ;
+-------+--------------+----------------+------------+---------+------------+----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                             ;
+-------+--------------+----------------+------------+---------+------------+----------------------------------------------------+
; 0.842 ; 3.125        ; 2.283          ; Port Rate  ; DCO_CLK ; Rise       ; DCO                                                ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|DATA_VLD_PRE        ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[0]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[10]~reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[11]~reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[12]~reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[13]~reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[1]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[2]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[3]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[4]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[5]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[6]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[7]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[8]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH0[9]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[0]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[10]~reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[11]~reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[12]~reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[13]~reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[1]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[2]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[3]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[4]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[5]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[6]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[7]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[8]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH1[9]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[0]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[10]~reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[11]~reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[12]~reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[13]~reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[1]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[2]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[3]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[4]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[5]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[6]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[7]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[8]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH2[9]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[0]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[10]~reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[11]~reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[12]~reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[13]~reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[1]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[2]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[3]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[4]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[5]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[6]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[7]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[8]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_CH3[9]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN        ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN_1D     ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN_2D     ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_VLD_GEN_3D     ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0       ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Down[0] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Down[1] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[0] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_H_Rise[1] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Down[0] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Down[1] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Rise[0] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|FCO_COUNT_L_Rise[1] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[0] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[1] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[2] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[3] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[4] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[5] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[6] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH0[7] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[0] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[1] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[2] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[3] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[4] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[5] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[6] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH1[7] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[0] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[1] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[2] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[3] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[4] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[5] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[6] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH2[7] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[0] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[1] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[2] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[3] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_H_CH3[4] ;
+-------+--------------+----------------+------------+---------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                               ;
+-------+--------------+----------------+------------+--------------------------------------------------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type       ; Clock                                                  ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------+--------------------------------------------------------+------------+-------------------------------------------------------+
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]     ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]     ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]     ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]     ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[40]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[42]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[43]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[45]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[47]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[48]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[49]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]     ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[50]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]     ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]     ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]     ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]     ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]  ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]  ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]  ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]  ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[45] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[47] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[49] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]  ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[50] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]  ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]  ;
+-------+--------------+----------------+------------+--------------------------------------------------------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Ex_Clock'                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------+
; 9.625  ; 9.625        ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; SysClk~input|o                                                   ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.654  ; 9.654        ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.654  ; 9.654        ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.654  ; 9.654        ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; SysClk~input|i                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; SysClk~input|i                                                   ;
; 10.345 ; 10.345       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.345 ; 10.345       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.345 ; 10.345       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.369 ; 10.369       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.375 ; 10.375       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; SysClk~input|o                                                   ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; Ex_Clock ; Rise       ; SysClk                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+----------------------------------+
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[0]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[10] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[11] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[12] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[13] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[14] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[15] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[1]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[2]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[3]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[4]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[5]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[6]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[7]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[8]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[9]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[0]   ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[10]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[11]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[12]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[1]   ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[2]   ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[3]   ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[4]   ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[5]   ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[8]   ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[9]   ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[0]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[1]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[2]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[3]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[4]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[5]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[6]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[7]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|REG_COUNT[0]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|REG_COUNT[1]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|REG_COUNT[2]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[13]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[14]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[15]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[16]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[17]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[18]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[19]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[20]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[21]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[22]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[23]  ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[6]   ;
; 12.253 ; 12.469       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[7]   ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|cs~reg0       ;
; 12.254 ; 12.470       ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclk~reg0     ;
; 12.345 ; 12.529       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|cs~reg0       ;
; 12.346 ; 12.530       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclk~reg0     ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|REG_COUNT[0]  ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|REG_COUNT[1]  ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|REG_COUNT[2]  ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[0]   ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[10]  ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[11]  ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[12]  ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[13]  ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[14]  ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[15]  ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[16]  ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[17]  ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[18]  ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[19]  ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[1]   ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[20]  ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[21]  ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[22]  ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[23]  ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[2]   ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[3]   ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[4]   ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[5]   ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[6]   ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[7]   ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[8]   ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[9]   ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[0]  ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[1]  ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[2]  ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[3]  ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[4]  ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[5]  ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[6]  ;
; 12.347 ; 12.531       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[7]  ;
; 12.348 ; 12.532       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[0]  ;
; 12.348 ; 12.532       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[10] ;
; 12.348 ; 12.532       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[11] ;
; 12.348 ; 12.532       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[12] ;
; 12.348 ; 12.532       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[13] ;
; 12.348 ; 12.532       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[14] ;
; 12.348 ; 12.532       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[15] ;
; 12.348 ; 12.532       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[1]  ;
; 12.348 ; 12.532       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[2]  ;
; 12.348 ; 12.532       ; 0.184          ; Low Pulse Width  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|SPI_COUNT[3]  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.403 ; 49.633       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a0~portb_address_reg0                                                                        ;
; 49.403 ; 49.633       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ram_block1a36~portb_address_reg0                                                                       ;
; 49.425 ; 49.641       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                     ;
; 49.463 ; 49.647       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                 ;
; 49.463 ; 49.647       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                 ;
; 49.463 ; 49.647       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                 ;
; 49.463 ; 49.647       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                 ;
; 49.463 ; 49.647       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                 ;
; 49.463 ; 49.647       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                 ;
; 49.463 ; 49.647       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                 ;
; 49.463 ; 49.647       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                  ;
; 49.463 ; 49.647       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                  ;
; 49.463 ; 49.647       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                  ;
; 49.463 ; 49.647       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                  ;
; 49.463 ; 49.647       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                  ;
; 49.463 ; 49.647       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                  ;
; 49.463 ; 49.647       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                  ;
; 49.463 ; 49.647       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                             ;
; 49.463 ; 49.647       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                             ;
; 49.463 ; 49.647       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                             ;
; 49.463 ; 49.647       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                             ;
; 49.463 ; 49.647       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                             ;
; 49.463 ; 49.647       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                             ;
; 49.463 ; 49.647       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                             ;
; 49.463 ; 49.647       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                             ;
; 49.463 ; 49.647       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                             ;
; 49.463 ; 49.647       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                      ;
; 49.463 ; 49.647       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                      ;
; 49.463 ; 49.647       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                      ;
; 49.463 ; 49.647       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                      ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                                  ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                 ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                 ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                 ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                 ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                                 ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                                 ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                 ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                                  ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                                  ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                                  ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                                  ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                                  ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                  ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                  ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                                  ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                  ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                              ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                  ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                  ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                  ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                             ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]               ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132]               ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133]               ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134]               ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]               ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136]               ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]               ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142]               ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]               ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147]               ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148]               ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]               ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150]               ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151]               ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152]               ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]                ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]                ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]                ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]                ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]                ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]                ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]                ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]                ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hki:auto_generated|counter_reg_bit[0] ;
; 49.464 ; 49.648       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hki:auto_generated|counter_reg_bit[1] ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; Data_A_H            ; DCO_CLK             ; 1.920 ; 2.227 ; Rise       ; DCO_CLK                                                ;
; Data_A_L            ; DCO_CLK             ; 2.112 ; 2.519 ; Rise       ; DCO_CLK                                                ;
; Data_B_H            ; DCO_CLK             ; 0.337 ; 0.479 ; Rise       ; DCO_CLK                                                ;
; Data_B_L            ; DCO_CLK             ; 0.258 ; 0.383 ; Rise       ; DCO_CLK                                                ;
; Data_C_H            ; DCO_CLK             ; 1.509 ; 1.767 ; Rise       ; DCO_CLK                                                ;
; Data_C_L            ; DCO_CLK             ; 1.521 ; 1.818 ; Rise       ; DCO_CLK                                                ;
; Data_D_H            ; DCO_CLK             ; 1.537 ; 1.821 ; Rise       ; DCO_CLK                                                ;
; Data_D_L            ; DCO_CLK             ; 1.496 ; 1.775 ; Rise       ; DCO_CLK                                                ;
; FCO                 ; DCO_CLK             ; 0.555 ; 0.592 ; Rise       ; DCO_CLK                                                ;
; Data_A_H            ; DCO_CLK             ; 1.845 ; 2.150 ; Fall       ; DCO_CLK                                                ;
; Data_A_L            ; DCO_CLK             ; 1.980 ; 2.384 ; Fall       ; DCO_CLK                                                ;
; Data_B_H            ; DCO_CLK             ; 0.268 ; 0.393 ; Fall       ; DCO_CLK                                                ;
; Data_B_L            ; DCO_CLK             ; 0.162 ; 0.251 ; Fall       ; DCO_CLK                                                ;
; Data_C_H            ; DCO_CLK             ; 1.482 ; 1.765 ; Fall       ; DCO_CLK                                                ;
; Data_C_L            ; DCO_CLK             ; 1.205 ; 1.486 ; Fall       ; DCO_CLK                                                ;
; Data_D_H            ; DCO_CLK             ; 1.476 ; 1.771 ; Fall       ; DCO_CLK                                                ;
; Data_D_L            ; DCO_CLK             ; 1.530 ; 1.832 ; Fall       ; DCO_CLK                                                ;
; FCO                 ; DCO_CLK             ; 0.243 ; 0.300 ; Fall       ; DCO_CLK                                                ;
; DCO                 ; Ex_Clock            ; 1.196 ; 1.242 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_A_H            ; Ex_Clock            ; 3.052 ; 3.323 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_A_L            ; Ex_Clock            ; 3.500 ; 3.868 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_B_H            ; Ex_Clock            ; 1.061 ; 1.058 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_B_L            ; Ex_Clock            ; 1.210 ; 1.235 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_C_H            ; Ex_Clock            ; 2.997 ; 3.270 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_C_L            ; Ex_Clock            ; 3.056 ; 3.321 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_D_H            ; Ex_Clock            ; 3.174 ; 3.484 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_D_L            ; Ex_Clock            ; 3.010 ; 3.269 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FCO                 ; Ex_Clock            ; 1.293 ; 1.325 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rst_n               ; Ex_Clock            ; 2.694 ; 3.336 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.086 ; 1.546 ; Rise       ; altera_reserved_tck                                    ;
; altera_reserved_tms ; altera_reserved_tck ; 2.284 ; 2.744 ; Rise       ; altera_reserved_tck                                    ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data_A_H            ; DCO_CLK             ; -1.258 ; -1.502 ; Rise       ; DCO_CLK                                                ;
; Data_A_L            ; DCO_CLK             ; -1.386 ; -1.716 ; Rise       ; DCO_CLK                                                ;
; Data_B_H            ; DCO_CLK             ; -0.013 ; -0.120 ; Rise       ; DCO_CLK                                                ;
; Data_B_L            ; DCO_CLK             ; 0.029  ; -0.053 ; Rise       ; DCO_CLK                                                ;
; Data_C_H            ; DCO_CLK             ; -0.868 ; -1.106 ; Rise       ; DCO_CLK                                                ;
; Data_C_L            ; DCO_CLK             ; -0.876 ; -1.095 ; Rise       ; DCO_CLK                                                ;
; Data_D_H            ; DCO_CLK             ; -0.847 ; -1.099 ; Rise       ; DCO_CLK                                                ;
; Data_D_L            ; DCO_CLK             ; -1.050 ; -1.320 ; Rise       ; DCO_CLK                                                ;
; FCO                 ; DCO_CLK             ; 0.061  ; -0.011 ; Rise       ; DCO_CLK                                                ;
; Data_A_H            ; DCO_CLK             ; -0.874 ; -1.107 ; Fall       ; DCO_CLK                                                ;
; Data_A_L            ; DCO_CLK             ; -1.256 ; -1.597 ; Fall       ; DCO_CLK                                                ;
; Data_B_H            ; DCO_CLK             ; 0.083  ; -0.039 ; Fall       ; DCO_CLK                                                ;
; Data_B_L            ; DCO_CLK             ; 0.192  ; 0.102  ; Fall       ; DCO_CLK                                                ;
; Data_C_H            ; DCO_CLK             ; -0.689 ; -0.893 ; Fall       ; DCO_CLK                                                ;
; Data_C_L            ; DCO_CLK             ; -0.689 ; -0.906 ; Fall       ; DCO_CLK                                                ;
; Data_D_H            ; DCO_CLK             ; -0.880 ; -1.132 ; Fall       ; DCO_CLK                                                ;
; Data_D_L            ; DCO_CLK             ; -0.909 ; -1.160 ; Fall       ; DCO_CLK                                                ;
; FCO                 ; DCO_CLK             ; 0.122  ; 0.057  ; Fall       ; DCO_CLK                                                ;
; DCO                 ; Ex_Clock            ; -0.817 ; -0.814 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_A_H            ; Ex_Clock            ; -2.588 ; -2.822 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_A_L            ; Ex_Clock            ; -2.929 ; -3.263 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_B_H            ; Ex_Clock            ; -0.712 ; -0.730 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_B_L            ; Ex_Clock            ; -0.819 ; -0.816 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_C_H            ; Ex_Clock            ; -2.364 ; -2.592 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_C_L            ; Ex_Clock            ; -2.352 ; -2.569 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_D_H            ; Ex_Clock            ; -2.451 ; -2.668 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_D_L            ; Ex_Clock            ; -2.643 ; -2.898 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FCO                 ; Ex_Clock            ; -0.856 ; -0.853 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rst_n               ; Ex_Clock            ; -2.223 ; -2.814 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.443  ; 0.067  ; Rise       ; altera_reserved_tck                                    ;
; altera_reserved_tms ; altera_reserved_tck ; 0.241  ; -0.135 ; Rise       ; altera_reserved_tck                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                           ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; TEST                ; DCO_CLK             ; 6.263 ; 6.613 ; Rise       ; DCO_CLK                                                ;
; CLK_Drive           ; Ex_Clock            ; 0.360 ;       ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive(n)        ; Ex_Clock            ; 0.350 ;       ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; cs                  ; Ex_Clock            ; 2.501 ; 2.594 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; data                ; Ex_Clock            ; 2.477 ; 2.516 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sclk                ; Ex_Clock            ; 2.522 ; 2.564 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive           ; Ex_Clock            ;       ; 0.364 ; Fall       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive(n)        ; Ex_Clock            ;       ; 0.354 ; Fall       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.174 ; 6.567 ; Fall       ; altera_reserved_tck                                    ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                   ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; TEST                ; DCO_CLK             ; 5.033 ; 5.264 ; Rise       ; DCO_CLK                                                ;
; CLK_Drive           ; Ex_Clock            ; 0.188 ;       ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive(n)        ; Ex_Clock            ; 0.178 ;       ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; cs                  ; Ex_Clock            ; 2.237 ; 2.325 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; data                ; Ex_Clock            ; 2.220 ; 2.255 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sclk                ; Ex_Clock            ; 2.263 ; 2.302 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive           ; Ex_Clock            ;       ; 0.192 ; Fall       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive(n)        ; Ex_Clock            ;       ; 0.182 ; Fall       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.195 ; 5.586 ; Fall       ; altera_reserved_tck                                    ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+---------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                   ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                        ; -3.781   ; 0.122 ; 47.588   ; 0.491   ; -1.076              ;
;  DCO_CLK                                                ; -0.982   ; 0.199 ; N/A      ; N/A     ; 0.268               ;
;  Ex_Clock                                               ; N/A      ; N/A   ; N/A      ; N/A     ; 9.625               ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.781   ; 0.122 ; N/A      ; N/A     ; -1.076              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.345   ; 0.185 ; N/A      ; N/A     ; 12.160              ;
;  altera_reserved_tck                                    ; 41.936   ; 0.186 ; 47.588   ; 0.491   ; 49.403              ;
; Design-wide TNS                                         ; -311.946 ; 0.0   ; 0.0      ; 0.0     ; -6.456              ;
;  DCO_CLK                                                ; -85.615  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  Ex_Clock                                               ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -226.408 ; 0.000 ; N/A      ; N/A     ; -6.456              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                    ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------------------------+----------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; Data_A_H            ; DCO_CLK             ; 4.144 ; 4.192 ; Rise       ; DCO_CLK                                                ;
; Data_A_L            ; DCO_CLK             ; 4.379 ; 4.564 ; Rise       ; DCO_CLK                                                ;
; Data_B_H            ; DCO_CLK             ; 0.884 ; 0.686 ; Rise       ; DCO_CLK                                                ;
; Data_B_L            ; DCO_CLK             ; 0.662 ; 0.481 ; Rise       ; DCO_CLK                                                ;
; Data_C_H            ; DCO_CLK             ; 3.088 ; 3.270 ; Rise       ; DCO_CLK                                                ;
; Data_C_L            ; DCO_CLK             ; 3.147 ; 3.261 ; Rise       ; DCO_CLK                                                ;
; Data_D_H            ; DCO_CLK             ; 3.156 ; 3.326 ; Rise       ; DCO_CLK                                                ;
; Data_D_L            ; DCO_CLK             ; 2.969 ; 3.239 ; Rise       ; DCO_CLK                                                ;
; FCO                 ; DCO_CLK             ; 1.243 ; 1.174 ; Rise       ; DCO_CLK                                                ;
; Data_A_H            ; DCO_CLK             ; 4.206 ; 4.252 ; Fall       ; DCO_CLK                                                ;
; Data_A_L            ; DCO_CLK             ; 4.401 ; 4.591 ; Fall       ; DCO_CLK                                                ;
; Data_B_H            ; DCO_CLK             ; 1.007 ; 0.736 ; Fall       ; DCO_CLK                                                ;
; Data_B_L            ; DCO_CLK             ; 0.902 ; 0.566 ; Fall       ; DCO_CLK                                                ;
; Data_C_H            ; DCO_CLK             ; 3.331 ; 3.487 ; Fall       ; DCO_CLK                                                ;
; Data_C_L            ; DCO_CLK             ; 2.652 ; 2.864 ; Fall       ; DCO_CLK                                                ;
; Data_D_H            ; DCO_CLK             ; 3.375 ; 3.537 ; Fall       ; DCO_CLK                                                ;
; Data_D_L            ; DCO_CLK             ; 3.418 ; 3.589 ; Fall       ; DCO_CLK                                                ;
; FCO                 ; DCO_CLK             ; 0.941 ; 0.786 ; Fall       ; DCO_CLK                                                ;
; DCO                 ; Ex_Clock            ; 2.230 ; 2.112 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_A_H            ; Ex_Clock            ; 6.116 ; 6.253 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_A_L            ; Ex_Clock            ; 7.009 ; 7.263 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_B_H            ; Ex_Clock            ; 1.862 ; 1.847 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_B_L            ; Ex_Clock            ; 2.265 ; 2.176 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_C_H            ; Ex_Clock            ; 5.976 ; 6.130 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_C_L            ; Ex_Clock            ; 6.132 ; 6.269 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_D_H            ; Ex_Clock            ; 6.381 ; 6.543 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_D_L            ; Ex_Clock            ; 5.946 ; 6.179 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FCO                 ; Ex_Clock            ; 2.389 ; 2.313 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rst_n               ; Ex_Clock            ; 5.592 ; 5.903 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.879 ; 2.819 ; Rise       ; altera_reserved_tck                                    ;
; altera_reserved_tms ; altera_reserved_tck ; 5.661 ; 5.568 ; Rise       ; altera_reserved_tck                                    ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data_A_H            ; DCO_CLK             ; -1.258 ; -1.502 ; Rise       ; DCO_CLK                                                ;
; Data_A_L            ; DCO_CLK             ; -1.386 ; -1.716 ; Rise       ; DCO_CLK                                                ;
; Data_B_H            ; DCO_CLK             ; -0.013 ; 0.237  ; Rise       ; DCO_CLK                                                ;
; Data_B_L            ; DCO_CLK             ; 0.029  ; 0.303  ; Rise       ; DCO_CLK                                                ;
; Data_C_H            ; DCO_CLK             ; -0.868 ; -1.106 ; Rise       ; DCO_CLK                                                ;
; Data_C_L            ; DCO_CLK             ; -0.876 ; -1.095 ; Rise       ; DCO_CLK                                                ;
; Data_D_H            ; DCO_CLK             ; -0.847 ; -1.099 ; Rise       ; DCO_CLK                                                ;
; Data_D_L            ; DCO_CLK             ; -1.050 ; -1.320 ; Rise       ; DCO_CLK                                                ;
; FCO                 ; DCO_CLK             ; 0.164  ; 0.274  ; Rise       ; DCO_CLK                                                ;
; Data_A_H            ; DCO_CLK             ; -0.874 ; -1.107 ; Fall       ; DCO_CLK                                                ;
; Data_A_L            ; DCO_CLK             ; -1.256 ; -1.597 ; Fall       ; DCO_CLK                                                ;
; Data_B_H            ; DCO_CLK             ; 0.083  ; 0.052  ; Fall       ; DCO_CLK                                                ;
; Data_B_L            ; DCO_CLK             ; 0.192  ; 0.249  ; Fall       ; DCO_CLK                                                ;
; Data_C_H            ; DCO_CLK             ; -0.689 ; -0.893 ; Fall       ; DCO_CLK                                                ;
; Data_C_L            ; DCO_CLK             ; -0.689 ; -0.906 ; Fall       ; DCO_CLK                                                ;
; Data_D_H            ; DCO_CLK             ; -0.880 ; -1.132 ; Fall       ; DCO_CLK                                                ;
; Data_D_L            ; DCO_CLK             ; -0.909 ; -1.160 ; Fall       ; DCO_CLK                                                ;
; FCO                 ; DCO_CLK             ; 0.122  ; 0.057  ; Fall       ; DCO_CLK                                                ;
; DCO                 ; Ex_Clock            ; -0.799 ; -0.779 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_A_H            ; Ex_Clock            ; -2.588 ; -2.822 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_A_L            ; Ex_Clock            ; -2.929 ; -3.263 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_B_H            ; Ex_Clock            ; -0.635 ; -0.481 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_B_L            ; Ex_Clock            ; -0.800 ; -0.780 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_C_H            ; Ex_Clock            ; -2.364 ; -2.592 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_C_L            ; Ex_Clock            ; -2.352 ; -2.569 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_D_H            ; Ex_Clock            ; -2.451 ; -2.668 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Data_D_L            ; Ex_Clock            ; -2.643 ; -2.898 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FCO                 ; Ex_Clock            ; -0.837 ; -0.817 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rst_n               ; Ex_Clock            ; -2.223 ; -2.814 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.835  ; 0.798  ; Rise       ; altera_reserved_tck                                    ;
; altera_reserved_tms ; altera_reserved_tck ; 0.241  ; 0.097  ; Rise       ; altera_reserved_tck                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; TEST                ; DCO_CLK             ; 14.241 ; 13.719 ; Rise       ; DCO_CLK                                                ;
; CLK_Drive           ; Ex_Clock            ; 1.118  ;        ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive(n)        ; Ex_Clock            ; 1.108  ;        ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; cs                  ; Ex_Clock            ; 6.059  ; 5.750  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; data                ; Ex_Clock            ; 5.835  ; 5.552  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sclk                ; Ex_Clock            ; 5.927  ; 5.647  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive           ; Ex_Clock            ;        ; 1.147  ; Fall       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive(n)        ; Ex_Clock            ;        ; 1.137  ; Fall       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.601 ; 12.808 ; Fall       ; altera_reserved_tck                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                   ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; TEST                ; DCO_CLK             ; 5.033 ; 5.264 ; Rise       ; DCO_CLK                                                ;
; CLK_Drive           ; Ex_Clock            ; 0.188 ;       ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive(n)        ; Ex_Clock            ; 0.178 ;       ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; cs                  ; Ex_Clock            ; 2.237 ; 2.325 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; data                ; Ex_Clock            ; 2.220 ; 2.255 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sclk                ; Ex_Clock            ; 2.263 ; 2.302 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive           ; Ex_Clock            ;       ; 0.192 ; Fall       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive(n)        ; Ex_Clock            ;       ; 0.182 ; Fall       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.195 ; 5.586 ; Fall       ; altera_reserved_tck                                    ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------+----------------------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard                     ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+----------------------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; CLK_Drive           ; Differential 2.5-V SSTL Class II ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; 50 Ohm         ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
; cs                  ; 2.5 V                            ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sclk                ; 2.5 V                            ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data                ; 2.5 V                            ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TEST                ; 2.5 V                            ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V                            ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~       ; 2.5 V                            ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V                            ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLK_Drive(n)        ; Differential 2.5-V SSTL Class II ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; 50 Ohm         ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
+---------------------+----------------------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; Rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DCO                 ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Data_A_H            ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Data_A_L            ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Data_B_H            ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Data_B_L            ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Data_C_H            ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Data_C_L            ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Data_D_H            ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Data_D_L            ; LVDS         ; 2000 ps         ; 2000 ps         ;
; FCO                 ; LVDS         ; 2000 ps         ; 2000 ps         ;
; SysClk              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DCO(n)              ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Data_A_H(n)         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Data_A_L(n)         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Data_B_H(n)         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Data_B_L(n)         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Data_C_H(n)         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Data_C_L(n)         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Data_D_H(n)         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Data_D_L(n)         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; FCO(n)              ; LVDS         ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------+----------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard                     ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+----------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CLK_Drive           ; Differential 2.5-V SSTL Class II ; 0 s                 ; 0 s                 ; 1.81 V                       ; -1.81 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.91e-10 s                  ; 2.91e-10 s                  ; Yes                        ; Yes                        ; 0.904 V                     ; -0.904 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.91e-10 s                 ; 2.91e-10 s                 ; Yes                       ; Yes                       ;
; cs                  ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.48e-09 V                   ; 2.38 V              ; -0.0188 V           ; 0.115 V                              ; 0.106 V                              ; 4.29e-10 s                  ; 3.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.48e-09 V                  ; 2.38 V             ; -0.0188 V          ; 0.115 V                             ; 0.106 V                             ; 4.29e-10 s                 ; 3.89e-10 s                 ; No                        ; Yes                       ;
; sclk                ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.48e-09 V                   ; 2.36 V              ; -0.00868 V          ; 0.216 V                              ; 0.031 V                              ; 7.15e-10 s                  ; 7.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.48e-09 V                  ; 2.36 V             ; -0.00868 V         ; 0.216 V                             ; 0.031 V                             ; 7.15e-10 s                 ; 7.35e-10 s                 ; Yes                       ; Yes                       ;
; data                ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.48e-09 V                   ; 2.36 V              ; -0.00868 V          ; 0.216 V                              ; 0.031 V                              ; 7.15e-10 s                  ; 7.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.48e-09 V                  ; 2.36 V             ; -0.00868 V         ; 0.216 V                             ; 0.031 V                             ; 7.15e-10 s                 ; 7.35e-10 s                 ; Yes                       ; Yes                       ;
; TEST                ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.32e-09 V                   ; 2.38 V              ; -0.02 V             ; 0.101 V                              ; 0.082 V                              ; 4.12e-10 s                  ; 3.71e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.32e-09 V                  ; 2.38 V             ; -0.02 V            ; 0.101 V                             ; 0.082 V                             ; 4.12e-10 s                 ; 3.71e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.02e-08 V                   ; 2.33 V              ; -0.00172 V          ; 0.087 V                              ; 0.043 V                              ; 8.69e-10 s                  ; 1.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.02e-08 V                  ; 2.33 V             ; -0.00172 V         ; 0.087 V                             ; 0.043 V                             ; 8.69e-10 s                 ; 1.87e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~       ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.2e-09 V                    ; 2.37 V              ; -0.0446 V           ; 0.09 V                               ; 0.097 V                              ; 2.53e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.2e-09 V                   ; 2.37 V             ; -0.0446 V          ; 0.09 V                              ; 0.097 V                             ; 2.53e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.74e-09 V                   ; 2.38 V              ; -0.00799 V          ; 0.215 V                              ; 0.012 V                              ; 2.91e-10 s                  ; 3.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.74e-09 V                  ; 2.38 V             ; -0.00799 V         ; 0.215 V                             ; 0.012 V                             ; 2.91e-10 s                 ; 3.04e-10 s                 ; Yes                       ; Yes                       ;
; CLK_Drive(n)        ; Differential 2.5-V SSTL Class II ; 0 s                 ; 0 s                 ; 1.81 V                       ; -1.81 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.91e-10 s                  ; 2.91e-10 s                  ; Yes                        ; Yes                        ; 0.904 V                     ; -0.904 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.91e-10 s                 ; 2.91e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+----------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------+----------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard                     ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+----------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CLK_Drive           ; Differential 2.5-V SSTL Class II ; 0 s                 ; 0 s                 ; 1.71 V                       ; -1.71 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.24e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 0.855 V                     ; -0.855 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.24e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; cs                  ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.19e-07 V                   ; 2.35 V              ; -0.0124 V           ; 0.154 V                              ; 0.061 V                              ; 4.66e-10 s                  ; 5e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 2.19e-07 V                  ; 2.35 V             ; -0.0124 V          ; 0.154 V                             ; 0.061 V                             ; 4.66e-10 s                 ; 5e-10 s                    ; Yes                       ; Yes                       ;
; sclk                ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.19e-07 V                   ; 2.34 V              ; -0.00488 V          ; 0.181 V                              ; 0.034 V                              ; 9.03e-10 s                  ; 8.8e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.19e-07 V                  ; 2.34 V             ; -0.00488 V         ; 0.181 V                             ; 0.034 V                             ; 9.03e-10 s                 ; 8.8e-10 s                  ; Yes                       ; Yes                       ;
; data                ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.19e-07 V                   ; 2.34 V              ; -0.00488 V          ; 0.181 V                              ; 0.034 V                              ; 9.03e-10 s                  ; 8.8e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.19e-07 V                  ; 2.34 V             ; -0.00488 V         ; 0.181 V                             ; 0.034 V                             ; 9.03e-10 s                 ; 8.8e-10 s                  ; Yes                       ; Yes                       ;
; TEST                ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.24e-07 V                   ; 2.35 V              ; -0.0115 V           ; 0.129 V                              ; 0.046 V                              ; 4.5e-10 s                   ; 4.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.24e-07 V                  ; 2.35 V             ; -0.0115 V          ; 0.129 V                             ; 0.046 V                             ; 4.5e-10 s                  ; 4.55e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.08e-06 V                   ; 2.33 V              ; 2.08e-06 V          ; 0.032 V                              ; 0.04 V                               ; 1.07e-09 s                  ; 2.47e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.08e-06 V                  ; 2.33 V             ; 2.08e-06 V         ; 0.032 V                             ; 0.04 V                              ; 1.07e-09 s                 ; 2.47e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~       ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-07 V                   ; 2.36 V              ; -0.0212 V           ; 0.056 V                              ; 0.049 V                              ; 3e-10 s                     ; 4.52e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-07 V                  ; 2.36 V             ; -0.0212 V          ; 0.056 V                             ; 0.049 V                             ; 3e-10 s                    ; 4.52e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.63e-07 V                   ; 2.35 V              ; -0.00739 V          ; 0.105 V                              ; 0.019 V                              ; 4.33e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.63e-07 V                  ; 2.35 V             ; -0.00739 V         ; 0.105 V                             ; 0.019 V                             ; 4.33e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; CLK_Drive(n)        ; Differential 2.5-V SSTL Class II ; 0 s                 ; 0 s                 ; 1.71 V                       ; -1.71 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.24e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 0.855 V                     ; -0.855 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.24e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+----------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------+----------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard                     ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+----------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CLK_Drive           ; Differential 2.5-V SSTL Class II ; 0 s                 ; 0 s                 ; 2.14 V                       ; -2.14 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.07e-10 s                  ; 2.07e-10 s                  ; Yes                        ; Yes                        ; 1.07 V                      ; -1.07 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.07e-10 s                 ; 2.07e-10 s                 ; Yes                       ; Yes                       ;
; cs                  ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.72 V              ; -0.0199 V           ; 0.186 V                              ; 0.027 V                              ; 2.63e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.72 V             ; -0.0199 V          ; 0.186 V                             ; 0.027 V                             ; 2.63e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sclk                ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; data                ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; TEST                ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.87e-07 V                   ; 2.64 V              ; -0.00696 V          ; 0.149 V                              ; 0.219 V                              ; 6.42e-10 s                  ; 1.44e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.87e-07 V                  ; 2.64 V             ; -0.00696 V         ; 0.149 V                             ; 0.219 V                             ; 6.42e-10 s                 ; 1.44e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~       ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.06e-08 V                   ; 2.86 V              ; -0.0341 V           ; 0.364 V                              ; 0.046 V                              ; 1.17e-10 s                  ; 2.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 3.06e-08 V                  ; 2.86 V             ; -0.0341 V          ; 0.364 V                             ; 0.046 V                             ; 1.17e-10 s                 ; 2.6e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.81e-08 V                   ; 2.72 V              ; -0.0542 V           ; 0.144 V                              ; 0.087 V                              ; 2.55e-10 s                  ; 2.14e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.81e-08 V                  ; 2.72 V             ; -0.0542 V          ; 0.144 V                             ; 0.087 V                             ; 2.55e-10 s                 ; 2.14e-10 s                 ; Yes                       ; Yes                       ;
; CLK_Drive(n)        ; Differential 2.5-V SSTL Class II ; 0 s                 ; 0 s                 ; 2.14 V                       ; -2.14 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.07e-10 s                  ; 2.07e-10 s                  ; Yes                        ; Yes                        ; 1.07 V                      ; -1.07 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.07e-10 s                 ; 2.07e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+----------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                               ;
+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                    ; altera_reserved_tck                                    ; 6300       ; 0        ; 84       ; 0        ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                    ; false path ; 0        ; 0        ; 0        ;
; CLK_VIR                                                ; DCO_CLK                                                ; 131        ; 0        ; 74       ; 0        ;
; DCO_CLK                                                ; DCO_CLK                                                ; 236        ; 56       ; 0        ; 118      ;
; altera_reserved_tck                                    ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; CLK_VIR                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 6          ; 0        ; 0        ; 0        ;
; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 54         ; 24       ; 0        ; 0        ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2241       ; 0        ; 0        ; 0        ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 6          ; 0        ; 0        ; 0        ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 743        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                ;
+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                    ; altera_reserved_tck                                    ; 6300       ; 0        ; 84       ; 0        ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                    ; false path ; 0        ; 0        ; 0        ;
; CLK_VIR                                                ; DCO_CLK                                                ; 131        ; 0        ; 74       ; 0        ;
; DCO_CLK                                                ; DCO_CLK                                                ; 236        ; 56       ; 0        ; 118      ;
; altera_reserved_tck                                    ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; CLK_VIR                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 6          ; 0        ; 0        ; 0        ;
; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 54         ; 24       ; 0        ; 0        ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2241       ; 0        ; 0        ; 0        ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 6          ; 0        ; 0        ; 0        ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 743        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                         ;
+---------------------+--------------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                               ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+--------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                                    ; 308        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
+---------------------+--------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                          ;
+---------------------+--------------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                               ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+--------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                                    ; 308        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
+---------------------+--------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 157   ; 157  ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 63    ; 63   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Full Version
    Info: Processing started: Thu Nov 22 06:45:48 2018
Info: Command: quartus_sta DSReceiver -c DSReceiver
Info: qsta_default_script.tcl version: #3
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {MyPLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name {MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]} {MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {MyPLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]} {MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (114001): Time value "0.78125 ns" truncated to "0.781 ns"
Warning (114001): Time value "0.78125 ns" truncated to "0.781 ns"
Warning (114001): Time value "2.34375 ns" truncated to "2.343 ns"
Warning (114001): Time value "2.34375 ns" truncated to "2.343 ns"
Warning (114001): Time value "1.5625 ns" truncated to "1.562 ns"
Warning (114001): Time value "1.5625 ns" truncated to "1.562 ns"
Warning (114001): Time value "0.78125 ns" truncated to "0.781 ns"
Warning (114001): Time value "0.78125 ns" truncated to "0.781 ns"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] with master clock period: 20.000 found on PLL node: MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 10.000
    Warning (332056): Clock: MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] with master clock period: 20.000 found on PLL node: MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] does not match the master clock period requirement: 10.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.781
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.781            -226.408 MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.982             -85.538 DCO_CLK 
    Info (332119):    20.345               0.000 MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    41.936               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.377
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.377               0.000 MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.451               0.000 MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.451               0.000 altera_reserved_tck 
    Info (332119):     0.485               0.000 DCO_CLK 
Info (332146): Worst-case recovery slack is 47.588
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.588               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.118
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.118               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is -1.076
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.076              -6.456 MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.268               0.000 DCO_CLK 
    Info (332119):     9.930               0.000 Ex_Clock 
    Info (332119):    12.160               0.000 MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.696               0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] with master clock period: 20.000 found on PLL node: MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 10.000
    Warning (332056): Clock: MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] with master clock period: 20.000 found on PLL node: MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] does not match the master clock period requirement: 10.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.242
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.242            -169.197 MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.884             -85.615 DCO_CLK 
    Info (332119):    20.644               0.000 MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    42.323               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.355
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.355               0.000 MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.399               0.000 MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.400               0.000 altera_reserved_tck 
    Info (332119):     0.430               0.000 DCO_CLK 
Info (332146): Worst-case recovery slack is 47.726
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.726               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.018
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.018               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is -1.076
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.076              -6.456 MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.268               0.000 DCO_CLK 
    Info (332119):     9.951               0.000 Ex_Clock 
    Info (332119):    12.167               0.000 MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.694               0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] with master clock period: 20.000 found on PLL node: MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 10.000
    Warning (332056): Clock: MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] with master clock period: 20.000 found on PLL node: MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] does not match the master clock period requirement: 10.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.619
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.619             -34.902 MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.331             -16.784 DCO_CLK 
    Info (332119):    23.041               0.000 MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    46.767               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.122
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.122               0.000 MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.185               0.000 MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.186               0.000 altera_reserved_tck 
    Info (332119):     0.199               0.000 DCO_CLK 
Info (332146): Worst-case recovery slack is 49.238
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.238               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.491
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.491               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 0.842
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.842               0.000 DCO_CLK 
    Info (332119):     1.125               0.000 MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.625               0.000 Ex_Clock 
    Info (332119):    12.252               0.000 MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.403               0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 739 megabytes
    Info: Processing ended: Thu Nov 22 06:45:54 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


