//-----------------------------------------------------------------------------
// Title       : ï¿½\ï¿½ï¿½ï¿½ï¿½H2ï¿½Ìƒeï¿½Xï¿½gï¿½xï¿½ï¿½ï¿½`ï¿½iXGAï¿½\ï¿½ï¿½ï¿½Ìƒeï¿½Xï¿½gï¿½j
// Project     : display
// Filename    : tb_disp2_xga.v
//-----------------------------------------------------------------------------
// Description :
// 
//-----------------------------------------------------------------------------
// Revisions   :
// Date        Version  Author        Description
// 2015/12/23  1.00     M.Kobayashi   Created
// 2020/04/13  1.10     M.Kobayashi   ARREADYï¿½ï¿½ï¿½ï¿½ï¿½lï¿½ï¿½İ’ï¿½Â”\ï¿½ï¿½
//-----------------------------------------------------------------------------


`timescale 1ns/1ps

module tb_disp2_xga;

/* ï¿½eï¿½ï¿½è” */
localparam integer C_AXI_DATA_WIDTH = 64;
localparam integer STEP  = 8;
localparam integer DSTEP = 15;  /* 65MHzï¿½Ìï¿½ï¿½ï¿½ï¿½iï¿½ë·ï¿½ï¿½ï¿½ï¿½j */
localparam integer C_OFFSET_WIDTH = 24;

localparam P_RESOL_VGA  = 2'b00;
localparam P_RESOL_XGA  = 2'b01;
localparam P_RESOL_SXGA = 2'b10;

localparam ARREADY_IS_USUALLY_HIGH = 0; /* 0ï¿½Ìê‡ï¿½ï¿½ï¿½ï¿½ï¿½Ø‚ï¿½ï¿½ï¿½ */

/* ï¿½Vï¿½Xï¿½eï¿½ï¿½ï¿½Nï¿½ï¿½ï¿½bï¿½Nï¿½ï¿½ï¿½ï¿½Ñƒï¿½ï¿½Zï¿½bï¿½g */
reg ACLK;
reg ARESETN;

/* ï¿½\ï¿½ï¿½ï¿½ï¿½Hï¿½Å—Lï¿½Mï¿½ï¿½ */
reg             DCLK;
wire            DSP_IRQ;
reg   [1:0]     RESOL;
wire  [7:0]     DSP_R, DSP_G, DSP_B;
wire            DSP_DE, DSP_HSYNC_X, DSP_VSYNC_X;
wire            DSP_FIFO_OVER, DSP_FIFO_UNDER;

/* ï¿½ï¿½ï¿½Wï¿½Xï¿½^ï¿½oï¿½X */
reg   [15:0]    WRADDR;
reg   [3:0]     BYTEEN;
reg             WREN;
reg   [31:0]    WDATA;
reg   [15:0]    RDADDR;
reg             RDEN;
wire  [31:0]    RDATA;


/* ï¿½ï¿½ï¿½Ê‰ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ú‘ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ì‹Lï¿½qï¿½ï¿½Ç‚İï¿½ï¿½ï¿½ */
`include "disp_axibfm.vh"

/* ï¿½eï¿½ï¿½Nï¿½ï¿½ï¿½bï¿½N */
always begin
    ACLK = 0; #(STEP/2);
    ACLK = 1; #(STEP/2);
end

always begin
    DCLK = 0; #(DSTEP/2);
    DCLK = 1; #(DSTEP/2);
end

/* ï¿½ï¿½ï¿½Wï¿½Xï¿½^ï¿½Aï¿½hï¿½ï¿½ï¿½X */
localparam DISPADDR = 16'h0000;
localparam DISPCTRL = 16'h0004;
localparam DISPINT  = 16'h0008;
localparam DISPFIFO = 16'h000c;
localparam VBLANK = 32'h2;

/* ï¿½ï¿½ï¿½Wï¿½Xï¿½^ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ */
task write_reg;
input [15:0] addr;
input [3:0]  byteen;
input [31:0] wdata;
begin
    WRADDR = addr;
    BYTEEN = byteen;
    WDATA = wdata;
    #STEP;
    WREN = 1;
    #STEP;
    WREN = 0;
end
endtask

/* ï¿½ï¿½ï¿½Wï¿½Xï¿½^ï¿½Ç‚İoï¿½ï¿½ï¿½i2ï¿½Nï¿½ï¿½ï¿½bï¿½Nï¿½j*/
task read_reg;
input  [15:0] addr;
output [31:0] rdata;
begin
    RDADDR = addr;
    #STEP;
    RDEN = 1;
    #(STEP*2);
    rdata = RDATA;
    RDEN = 0;
    #STEP;
end
endtask

/* ï¿½æ‘œï¿½tï¿½@ï¿½Cï¿½ï¿½ï¿½Ç‚İï¿½ï¿½ï¿½ */
task fileread;
input [1:0] resol;
input [7:0] page;
input [8*40-1:0] filename;
reg [7:0] c;
integer fd, i, loopnum, topaddr;
begin
    fd = $fopen(filename, "rb");
    loopnum = (resol==P_RESOL_VGA) ?  640*480/2:
              (resol==P_RESOL_XGA) ? 1024*768/2: 1280*1024/2;
    topaddr = loopnum*page;
    for( i=0; i<loopnum; i=i+1 ) begin  /* ï¿½fï¿½[ï¿½^ï¿½rï¿½bï¿½gï¿½ï¿½ï¿½ï¿½64ï¿½rï¿½bï¿½g */
        axi_slave_bfm.ram_array[topaddr+i][31:25] = 8'h00;  // ï¿½ï¿½0
        c = $fgetc(fd);
        axi_slave_bfm.ram_array[topaddr+i][24:16] = c;      // R0
        c = $fgetc(fd);
        axi_slave_bfm.ram_array[topaddr+i][15:8]  = c;      // G0
        c = $fgetc(fd);
        axi_slave_bfm.ram_array[topaddr+i][7:0]   = c;      // B0
        axi_slave_bfm.ram_array[topaddr+i][63:56] = 8'h00;  // ï¿½ï¿½1
        c = $fgetc(fd);
        axi_slave_bfm.ram_array[topaddr+i][55:48] = c;      // R1
        c = $fgetc(fd);
        axi_slave_bfm.ram_array[topaddr+i][47:40] = c;      // G1
        c = $fgetc(fd);
        axi_slave_bfm.ram_array[topaddr+i][39:32] = c;      // B1
    end
    $fclose(fd);
end
endtask

/* ï¿½ï¿½ï¿½Wï¿½Xï¿½^ï¿½Ì“Ç‚İoï¿½ï¿½ï¿½Æ•\ï¿½ï¿½ */
task read_disp;
input  [15:0] addr;
reg [31:0] readdata;
begin
    #(STEP*2);
    read_reg(addr, readdata);
    $display( "ADDR=%h DATA=%h", addr, readdata);
end
endtask

/* VBLANKï¿½Ò‚ï¿½ */
task wait_vblank;
reg [31:0] readdata;
begin
    read_reg(DISPCTRL, readdata);
    write_reg(DISPCTRL, 4'b0001, readdata | 32'h00000002); // VBLANKï¿½Nï¿½ï¿½ï¿½A
    read_reg(DISPCTRL, readdata);
    while ((readdata & VBLANK)==0) begin
        read_reg(DISPCTRL, readdata);
    end
    $display("VBLANK");
end
endtask

/* ï¿½eï¿½Xï¿½gï¿½xï¿½ï¿½ï¿½`ï¿½{ï¿½ï¿½ */
integer fd, vflag;

initial begin
    RESOL = P_RESOL_XGA; 
    fileread(RESOL, 1, "wcup2002_XGA.raw"); // ï¿½yï¿½[ï¿½W#1ï¿½É“Ç‚İï¿½ï¿½ï¿½
    vflag = 0;
    fd = $fopen("imagedata.txt");
    ARESETN = 1; WRADDR = 0; BYTEEN = 0; WDATA = 0; WREN = 0; RDADDR = 0; RDEN = 0;
    #STEP;
    ARESETN = 0;
    #(STEP*10);
    ARESETN = 1;
    #(STEP*100);

    $display("-- Waiting VBLANK --");
    wait_vblank;
    write_reg(DISPADDR, 4'b1111, 32'h20000000+1024*768*4); // ï¿½yï¿½[ï¿½W#1ï¿½ÌƒAï¿½hï¿½ï¿½ï¿½Xï¿½ï¿½İ’ï¿½
    read_disp(DISPADDR);

    $display("DISPON");
    write_reg(DISPCTRL, 4'b0001, 32'h00000001); // DISPON
    write_reg(DISPINT,  4'b0001, 32'h00000003); // INTCLR, INTENBL
    write_reg(DISPFIFO, 4'b0001, 32'h00000003); // FIFOï¿½tï¿½ï¿½ï¿½Oï¿½ï¿½ï¿½Nï¿½ï¿½ï¿½A

    $display("-- Waiting VBLANK --");
    wait_vblank;
    #(STEP*10000);

    $fclose(fd);

    $stop;
end

/* ï¿½Vï¿½~ï¿½ï¿½ï¿½ï¿½ï¿½[ï¿½ï¿½ï¿½ï¿½ï¿½Ê‰æ‘œï¿½ğ•¶ï¿½ï¿½tï¿½@ï¿½Cï¿½ï¿½ï¿½Åoï¿½ï¿½ */
always @(posedge DCLK) begin
    if ( DSP_DE ) begin
        $fdisplay(fd, "%06x", {DSP_R, DSP_G, DSP_B});
        vflag = 1;
    end
    else if ( DSP_VSYNC_X==0 && vflag==1 ) begin
        $fdisplay(fd, "vsync");
        vflag = 0;
    end
end

endmodule
