/*
 * Generated by Bluespec Compiler, version 2021.07 (build 4cac6eb)
 * 
 * On Thu Apr 21 16:37:40 CEST 2022
 * 
 */
#include "bluesim_primitives.h"
#include "top.h"


/* Literal declarations */
static unsigned int const UWide_literal_132_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
											 2863311530u,
											 2863311530u,
											 2863311530u,
											 2u };
static tUWide const UWide_literal_132_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(132u,
									 UWide_literal_132_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_146_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
											    2863311530u,
											    2863311530u,
											    2863311530u,
											    43690u };
static tUWide const UWide_literal_146_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(146u,
									    UWide_literal_146_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_96_h0_arr[] = { 0u, 0u, 0u };
static tUWide const UWide_literal_96_h0(96u, UWide_literal_96_h0_arr);


/* String declarations */
static std::string const __str_literal_20("\n", 1u);
static std::string const __str_literal_11(" }", 2u);
static std::string const __str_literal_1("%0t - MASTER - sending ", 23u);
static std::string const __str_literal_34("%0t ---- SLAVE %d -  computed %d", 32u);
static std::string const __str_literal_28("%0t ---- SLAVE - received ", 26u);
static std::string const __str_literal_4("'h%h", 4u);
static std::string const __str_literal_5(", ", 2u);
static std::string const __str_literal_2("AXI4_AWFlit { ", 14u);
static std::string const __str_literal_9("AXI4_Size { ", 12u);
static std::string const __str_literal_21("AXI4_WFlit { ", 13u);
static std::string const __str_literal_32("EXCLUSIVE", 9u);
static std::string const __str_literal_29("FIXED", 5u);
static std::string const __str_literal_26("False", 5u);
static std::string const __str_literal_13("INCR", 4u);
static std::string const __str_literal_33("NORMAL", 6u);
static std::string const __str_literal_31("Res", 3u);
static std::string const __str_literal_25("True", 4u);
static std::string const __str_literal_35("WARNING: %m - dropping from Source that can't be dropped from",
					  61u);
static std::string const __str_literal_36("WARNING: %m - putting into a Sink that can't be put into",
					  56u);
static std::string const __str_literal_30("WRAP", 4u);
static std::string const __str_literal_6("awaddr: ", 8u);
static std::string const __str_literal_12("awburst: ", 9u);
static std::string const __str_literal_15("awcache: ", 9u);
static std::string const __str_literal_3("awid: ", 6u);
static std::string const __str_literal_7("awlen: ", 7u);
static std::string const __str_literal_14("awlock: ", 8u);
static std::string const __str_literal_16("awprot: ", 8u);
static std::string const __str_literal_17("awqos: ", 7u);
static std::string const __str_literal_18("awregion: ", 10u);
static std::string const __str_literal_8("awsize: ", 8u);
static std::string const __str_literal_19("awuser: ", 8u);
static std::string const __str_literal_10("val: ", 5u);
static std::string const __str_literal_22("wdata: ", 7u);
static std::string const __str_literal_24("wlast: ", 7u);
static std::string const __str_literal_23("wstrb: ", 7u);
static std::string const __str_literal_27("wuser: ", 7u);


/* Constructor */
MOD_top::MOD_top(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_m_awSent(simHdl, "m_awSent", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_cnt(simHdl, "m_cnt", this, 32u, 0u, (tUInt8)0u),
    INST_m_nextWriteAddr(simHdl, "m_nextWriteAddr", this, 13u, 0u, (tUInt8)0u),
    INST_m_reqSent(simHdl, "m_reqSent", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_rspCnt(simHdl, "m_rspCnt", this, 32u, 0u, (tUInt8)0u),
    INST_m_shim_shim_arff_rv(simHdl, "m_shim_shim_arff_rv", this, 43u, 2932031007402llu, (tUInt8)0u),
    INST_m_shim_shim_awff_rv(simHdl, "m_shim_shim_awff_rv", this, 43u, 2932031007402llu, (tUInt8)0u),
    INST_m_shim_shim_bff_rv(simHdl, "m_shim_shim_bff_rv", this, 3u, (tUInt8)2u, (tUInt8)0u),
    INST_m_shim_shim_rff_rv(simHdl,
			    "m_shim_shim_rff_rv",
			    this,
			    132u,
			    bs_wide_tmp(132u).set_bits_in_word(UWide_literal_132_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word8(4u,
																      0u,
																      4u),
							       4u,
							       0u,
							       4u).set_whole_word(UWide_literal_132_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
										  3u).set_whole_word(UWide_literal_132_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
												     2u).set_whole_word(UWide_literal_132_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
															1u).set_whole_word(UWide_literal_132_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																	   0u),
			    (tUInt8)0u),
    INST_m_shim_shim_wff_rv(simHdl,
			    "m_shim_shim_wff_rv",
			    this,
			    146u,
			    bs_wide_tmp(146u).set_bits_in_word(UWide_literal_146_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(4u,
																	  0u,
																	  18u),
							       4u,
							       0u,
							       18u).set_whole_word(UWide_literal_146_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
										   3u).set_whole_word(UWide_literal_146_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
												      2u).set_whole_word(UWide_literal_146_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
															 1u).set_whole_word(UWide_literal_146_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																	    0u),
			    (tUInt8)0u),
    INST_s_shim_shim_arff_rv(simHdl, "s_shim_shim_arff_rv", this, 43u, 2932031007402llu, (tUInt8)0u),
    INST_s_shim_shim_awff_rv(simHdl, "s_shim_shim_awff_rv", this, 43u, 2932031007402llu, (tUInt8)0u),
    INST_s_shim_shim_bff_rv(simHdl, "s_shim_shim_bff_rv", this, 3u, (tUInt8)2u, (tUInt8)0u),
    INST_s_shim_shim_rff_rv(simHdl,
			    "s_shim_shim_rff_rv",
			    this,
			    132u,
			    bs_wide_tmp(132u).set_bits_in_word(UWide_literal_132_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word8(4u,
																      0u,
																      4u),
							       4u,
							       0u,
							       4u).set_whole_word(UWide_literal_132_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
										  3u).set_whole_word(UWide_literal_132_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
												     2u).set_whole_word(UWide_literal_132_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
															1u).set_whole_word(UWide_literal_132_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																	   0u),
			    (tUInt8)0u),
    INST_s_shim_shim_wff_rv(simHdl,
			    "s_shim_shim_wff_rv",
			    this,
			    146u,
			    bs_wide_tmp(146u).set_bits_in_word(UWide_literal_146_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(4u,
																	  0u,
																	  18u),
							       4u,
							       0u,
							       18u).set_whole_word(UWide_literal_146_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
										   3u).set_whole_word(UWide_literal_146_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
												      2u).set_whole_word(UWide_literal_146_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
															 1u).set_whole_word(UWide_literal_146_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																	    0u),
			    (tUInt8)0u),
    INST_ug_snk_1_canPutWire(simHdl, "ug_snk_1_canPutWire", this, 1u, (tUInt8)0u),
    INST_ug_snk_1_putWire(simHdl, "ug_snk_1_putWire", this, 145u, (tUInt8)0u),
    INST_ug_snk_2_canPutWire(simHdl, "ug_snk_2_canPutWire", this, 1u, (tUInt8)0u),
    INST_ug_snk_2_putWire(simHdl, "ug_snk_2_putWire", this, 2u, (tUInt8)0u),
    INST_ug_snk_3_canPutWire(simHdl, "ug_snk_3_canPutWire", this, 1u, (tUInt8)0u),
    INST_ug_snk_3_putWire(simHdl, "ug_snk_3_putWire", this, 42u, (tUInt8)0u),
    INST_ug_snk_4_canPutWire(simHdl, "ug_snk_4_canPutWire", this, 1u, (tUInt8)0u),
    INST_ug_snk_4_putWire(simHdl, "ug_snk_4_putWire", this, 131u, (tUInt8)0u),
    INST_ug_snk_canPutWire(simHdl, "ug_snk_canPutWire", this, 1u, (tUInt8)0u),
    INST_ug_snk_putWire(simHdl, "ug_snk_putWire", this, 42u, (tUInt8)0u),
    INST_ug_src_1_canPeekWire(simHdl, "ug_src_1_canPeekWire", this, 1u, (tUInt8)0u),
    INST_ug_src_1_dropWire(simHdl, "ug_src_1_dropWire", this, 0u),
    INST_ug_src_1_peekWire(simHdl, "ug_src_1_peekWire", this, 145u, (tUInt8)0u),
    INST_ug_src_2_canPeekWire(simHdl, "ug_src_2_canPeekWire", this, 1u, (tUInt8)0u),
    INST_ug_src_2_dropWire(simHdl, "ug_src_2_dropWire", this, 0u),
    INST_ug_src_2_peekWire(simHdl, "ug_src_2_peekWire", this, 2u, (tUInt8)0u),
    INST_ug_src_3_canPeekWire(simHdl, "ug_src_3_canPeekWire", this, 1u, (tUInt8)0u),
    INST_ug_src_3_dropWire(simHdl, "ug_src_3_dropWire", this, 0u),
    INST_ug_src_3_peekWire(simHdl, "ug_src_3_peekWire", this, 42u, (tUInt8)0u),
    INST_ug_src_4_canPeekWire(simHdl, "ug_src_4_canPeekWire", this, 1u, (tUInt8)0u),
    INST_ug_src_4_dropWire(simHdl, "ug_src_4_dropWire", this, 0u),
    INST_ug_src_4_peekWire(simHdl, "ug_src_4_peekWire", this, 131u, (tUInt8)0u),
    INST_ug_src_canPeekWire(simHdl, "ug_src_canPeekWire", this, 1u, (tUInt8)0u),
    INST_ug_src_dropWire(simHdl, "ug_src_dropWire", this, 0u),
    INST_ug_src_peekWire(simHdl, "ug_src_peekWire", this, 42u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_s_shim_shim_wff_rv_port1__read____d50(146u),
    DEF_s_shim_shim_wff_rv_port0__read____d98(146u),
    DEF_m_shim_shim_wff_rv_port1__read____d85(146u),
    DEF_m_shim_shim_wff_rv_port0__read____d13(146u),
    DEF_s_shim_shim_rff_rv_port1__read____d170(132u),
    DEF_m_shim_shim_rff_rv_port0__read____d184(132u),
    DEF_v__h3442(12297829382473034410llu),
    DEF_v__h3196(12297829382473034410llu),
    DEF_v__h1956(12297829382473034410llu),
    DEF_v__h1652(12297829382473034410llu),
    DEF_ug_snk_1_putWire_wget____d104(145u),
    DEF_ug_src_1_peekWire_wget____d111(145u),
    DEF_ug_snk_4_putWire_wget____d190(131u),
    DEF_ug_src_4_peekWire_wget____d197(131u),
    DEF_m_shim_shim_wff_rv_port1__read__5_BITS_144_TO_0___d87(145u),
    DEF_s_shim_shim_rff_rv_port1__read__70_BITS_130_TO_0___d172(131u),
    DEF_s_shim_shim_wff_rv_port1__read__0_BITS_143_TO_17___d55(127u),
    DEF_IF_ug_src_1_peekWire_whas__10_THEN_ug_src_1_pe_ETC___d112(145u),
    DEF_IF_ug_src_4_peekWire_whas__96_THEN_ug_src_4_pe_ETC___d198(131u),
    DEF__1_CONCAT_ug_snk_1_putWire_wget__04___d105(146u),
    DEF__1_CONCAT_0_CONCAT_m_cnt_9_0_CONCAT_DONTCARE_CO_ETC___d23(146u),
    DEF_f_wdata__h1796(128u),
    DEF__0_CONCAT_DONTCARE___d52(146u),
    DEF__1_CONCAT_ug_snk_4_putWire_wget__90___d191(132u),
    DEF__0_CONCAT_DONTCARE___d183(132u),
    DEF_val__h3438(128u)
{
  symbol_count = 84u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_top::init_symbols_0()
{
  init_symbol(&symbols[0u], "m_awSent", SYM_MODULE, &INST_m_awSent);
  init_symbol(&symbols[1u], "m_cnt", SYM_MODULE, &INST_m_cnt);
  init_symbol(&symbols[2u], "m_nextWriteAddr", SYM_MODULE, &INST_m_nextWriteAddr);
  init_symbol(&symbols[3u], "m_reqSent", SYM_MODULE, &INST_m_reqSent);
  init_symbol(&symbols[4u], "m_rspCnt", SYM_MODULE, &INST_m_rspCnt);
  init_symbol(&symbols[5u], "m_shim_shim_arff_rv", SYM_MODULE, &INST_m_shim_shim_arff_rv);
  init_symbol(&symbols[6u], "m_shim_shim_awff_rv", SYM_MODULE, &INST_m_shim_shim_awff_rv);
  init_symbol(&symbols[7u], "m_shim_shim_bff_rv", SYM_MODULE, &INST_m_shim_shim_bff_rv);
  init_symbol(&symbols[8u], "m_shim_shim_rff_rv", SYM_MODULE, &INST_m_shim_shim_rff_rv);
  init_symbol(&symbols[9u], "m_shim_shim_wff_rv", SYM_MODULE, &INST_m_shim_shim_wff_rv);
  init_symbol(&symbols[10u], "RL_connect", SYM_RULE);
  init_symbol(&symbols[11u], "RL_connect_1", SYM_RULE);
  init_symbol(&symbols[12u], "RL_connect_2", SYM_RULE);
  init_symbol(&symbols[13u], "RL_connect_3", SYM_RULE);
  init_symbol(&symbols[14u], "RL_connect_4", SYM_RULE);
  init_symbol(&symbols[15u], "RL_m_putAXI4_AWFlit", SYM_RULE);
  init_symbol(&symbols[16u], "RL_m_putAXI4_WFlit", SYM_RULE);
  init_symbol(&symbols[17u], "RL_s_getAXI4_AWFlit", SYM_RULE);
  init_symbol(&symbols[18u], "RL_s_getAXI4_WFlit", SYM_RULE);
  init_symbol(&symbols[19u], "RL_ug_snk_1_doPut", SYM_RULE);
  init_symbol(&symbols[20u], "RL_ug_snk_1_setCanPut", SYM_RULE);
  init_symbol(&symbols[21u], "RL_ug_snk_1_warnDoPut", SYM_RULE);
  init_symbol(&symbols[22u], "RL_ug_snk_2_doPut", SYM_RULE);
  init_symbol(&symbols[23u], "RL_ug_snk_2_setCanPut", SYM_RULE);
  init_symbol(&symbols[24u], "RL_ug_snk_2_warnDoPut", SYM_RULE);
  init_symbol(&symbols[25u], "RL_ug_snk_3_doPut", SYM_RULE);
  init_symbol(&symbols[26u], "RL_ug_snk_3_setCanPut", SYM_RULE);
  init_symbol(&symbols[27u], "RL_ug_snk_3_warnDoPut", SYM_RULE);
  init_symbol(&symbols[28u], "RL_ug_snk_4_doPut", SYM_RULE);
  init_symbol(&symbols[29u], "RL_ug_snk_4_setCanPut", SYM_RULE);
  init_symbol(&symbols[30u], "RL_ug_snk_4_warnDoPut", SYM_RULE);
  init_symbol(&symbols[31u], "RL_ug_snk_doPut", SYM_RULE);
  init_symbol(&symbols[32u], "RL_ug_snk_setCanPut", SYM_RULE);
  init_symbol(&symbols[33u], "RL_ug_snk_warnDoPut", SYM_RULE);
  init_symbol(&symbols[34u], "RL_ug_src_1_doDrop", SYM_RULE);
  init_symbol(&symbols[35u], "RL_ug_src_1_setCanPeek", SYM_RULE);
  init_symbol(&symbols[36u], "RL_ug_src_1_setPeek", SYM_RULE);
  init_symbol(&symbols[37u], "RL_ug_src_1_warnDoDrop", SYM_RULE);
  init_symbol(&symbols[38u], "RL_ug_src_2_doDrop", SYM_RULE);
  init_symbol(&symbols[39u], "RL_ug_src_2_setCanPeek", SYM_RULE);
  init_symbol(&symbols[40u], "RL_ug_src_2_setPeek", SYM_RULE);
  init_symbol(&symbols[41u], "RL_ug_src_2_warnDoDrop", SYM_RULE);
  init_symbol(&symbols[42u], "RL_ug_src_3_doDrop", SYM_RULE);
  init_symbol(&symbols[43u], "RL_ug_src_3_setCanPeek", SYM_RULE);
  init_symbol(&symbols[44u], "RL_ug_src_3_setPeek", SYM_RULE);
  init_symbol(&symbols[45u], "RL_ug_src_3_warnDoDrop", SYM_RULE);
  init_symbol(&symbols[46u], "RL_ug_src_4_doDrop", SYM_RULE);
  init_symbol(&symbols[47u], "RL_ug_src_4_setCanPeek", SYM_RULE);
  init_symbol(&symbols[48u], "RL_ug_src_4_setPeek", SYM_RULE);
  init_symbol(&symbols[49u], "RL_ug_src_4_warnDoDrop", SYM_RULE);
  init_symbol(&symbols[50u], "RL_ug_src_doDrop", SYM_RULE);
  init_symbol(&symbols[51u], "RL_ug_src_setCanPeek", SYM_RULE);
  init_symbol(&symbols[52u], "RL_ug_src_setPeek", SYM_RULE);
  init_symbol(&symbols[53u], "RL_ug_src_warnDoDrop", SYM_RULE);
  init_symbol(&symbols[54u], "s_shim_shim_arff_rv", SYM_MODULE, &INST_s_shim_shim_arff_rv);
  init_symbol(&symbols[55u], "s_shim_shim_awff_rv", SYM_MODULE, &INST_s_shim_shim_awff_rv);
  init_symbol(&symbols[56u], "s_shim_shim_bff_rv", SYM_MODULE, &INST_s_shim_shim_bff_rv);
  init_symbol(&symbols[57u], "s_shim_shim_rff_rv", SYM_MODULE, &INST_s_shim_shim_rff_rv);
  init_symbol(&symbols[58u], "s_shim_shim_wff_rv", SYM_MODULE, &INST_s_shim_shim_wff_rv);
  init_symbol(&symbols[59u], "ug_snk_1_canPutWire", SYM_MODULE, &INST_ug_snk_1_canPutWire);
  init_symbol(&symbols[60u], "ug_snk_1_putWire", SYM_MODULE, &INST_ug_snk_1_putWire);
  init_symbol(&symbols[61u], "ug_snk_2_canPutWire", SYM_MODULE, &INST_ug_snk_2_canPutWire);
  init_symbol(&symbols[62u], "ug_snk_2_putWire", SYM_MODULE, &INST_ug_snk_2_putWire);
  init_symbol(&symbols[63u], "ug_snk_3_canPutWire", SYM_MODULE, &INST_ug_snk_3_canPutWire);
  init_symbol(&symbols[64u], "ug_snk_3_putWire", SYM_MODULE, &INST_ug_snk_3_putWire);
  init_symbol(&symbols[65u], "ug_snk_4_canPutWire", SYM_MODULE, &INST_ug_snk_4_canPutWire);
  init_symbol(&symbols[66u], "ug_snk_4_putWire", SYM_MODULE, &INST_ug_snk_4_putWire);
  init_symbol(&symbols[67u], "ug_snk_canPutWire", SYM_MODULE, &INST_ug_snk_canPutWire);
  init_symbol(&symbols[68u], "ug_snk_putWire", SYM_MODULE, &INST_ug_snk_putWire);
  init_symbol(&symbols[69u], "ug_src_1_canPeekWire", SYM_MODULE, &INST_ug_src_1_canPeekWire);
  init_symbol(&symbols[70u], "ug_src_1_dropWire", SYM_MODULE, &INST_ug_src_1_dropWire);
  init_symbol(&symbols[71u], "ug_src_1_peekWire", SYM_MODULE, &INST_ug_src_1_peekWire);
  init_symbol(&symbols[72u], "ug_src_2_canPeekWire", SYM_MODULE, &INST_ug_src_2_canPeekWire);
  init_symbol(&symbols[73u], "ug_src_2_dropWire", SYM_MODULE, &INST_ug_src_2_dropWire);
  init_symbol(&symbols[74u], "ug_src_2_peekWire", SYM_MODULE, &INST_ug_src_2_peekWire);
  init_symbol(&symbols[75u], "ug_src_3_canPeekWire", SYM_MODULE, &INST_ug_src_3_canPeekWire);
  init_symbol(&symbols[76u], "ug_src_3_dropWire", SYM_MODULE, &INST_ug_src_3_dropWire);
  init_symbol(&symbols[77u], "ug_src_3_peekWire", SYM_MODULE, &INST_ug_src_3_peekWire);
  init_symbol(&symbols[78u], "ug_src_4_canPeekWire", SYM_MODULE, &INST_ug_src_4_canPeekWire);
  init_symbol(&symbols[79u], "ug_src_4_dropWire", SYM_MODULE, &INST_ug_src_4_dropWire);
  init_symbol(&symbols[80u], "ug_src_4_peekWire", SYM_MODULE, &INST_ug_src_4_peekWire);
  init_symbol(&symbols[81u], "ug_src_canPeekWire", SYM_MODULE, &INST_ug_src_canPeekWire);
  init_symbol(&symbols[82u], "ug_src_dropWire", SYM_MODULE, &INST_ug_src_dropWire);
  init_symbol(&symbols[83u], "ug_src_peekWire", SYM_MODULE, &INST_ug_src_peekWire);
}


/* Rule actions */

void MOD_top::RL_m_putAXI4_AWFlit()
{
  tUInt32 DEF_x__h1253;
  tUInt64 DEF__1_CONCAT_m_nextWriteAddr_CONCAT_2_CONCAT_DONTC_ETC___d11;
  tUInt32 DEF_f_awaddr__h1387;
  DEF_f_awaddr__h1387 = INST_m_nextWriteAddr.METH_read();
  DEF__1_CONCAT_m_nextWriteAddr_CONCAT_2_CONCAT_DONTC_ETC___d11 = 8796093022207llu & (((((tUInt64)((tUInt8)1u)) << 42u) | (((tUInt64)(DEF_f_awaddr__h1387)) << 29u)) | (tUInt64)(4827818u));
  DEF_x__h1253 = 8191u & (DEF_f_awaddr__h1387 + 1u);
  INST_m_nextWriteAddr.METH_write(DEF_x__h1253);
  INST_m_shim_shim_awff_rv.METH_port0__write(DEF__1_CONCAT_m_nextWriteAddr_CONCAT_2_CONCAT_DONTC_ETC___d11);
  INST_m_awSent.METH_write((tUInt8)1u);
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h1652 = dollar_time(sim_hdl);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_write(sim_hdl, this, "s,64", &__str_literal_1, DEF_v__h1652);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_2, &__str_literal_3);
    dollar_write(sim_hdl, this, "s,0", &__str_literal_4, (tUInt8)0u);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_6);
    dollar_write(sim_hdl, this, "s,13", &__str_literal_4, DEF_f_awaddr__h1387);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_7);
    dollar_write(sim_hdl, this, "s,8", &__str_literal_4, (tUInt8)2u);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_8);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_10);
    dollar_write(sim_hdl, this, "s,3,s", &__str_literal_4, (tUInt8)2u, &__str_literal_11);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_12);
    dollar_write(sim_hdl, this, "s", &__str_literal_13);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_14);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_15);
    dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)10u);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_16);
    dollar_write(sim_hdl, this, "s,3", &__str_literal_4, (tUInt8)2u);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_17);
    dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)10u);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_18);
    dollar_write(sim_hdl, this, "s,4", &__str_literal_4, (tUInt8)10u);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_19);
    dollar_write(sim_hdl, this, "s,0,s", &__str_literal_4, (tUInt8)0u, &__str_literal_11);
    dollar_write(sim_hdl, this, "s", &__str_literal_20);
  }
}

void MOD_top::RL_m_putAXI4_WFlit()
{
  tUInt8 DEF_NOT_m_cnt_9_EQ_2_1___d27;
  tUInt32 DEF_x__h1922;
  tUInt8 DEF_m_cnt_9_EQ_2___d21;
  tUInt32 DEF_IF_m_cnt_9_EQ_2_1_THEN_0_ELSE_m_cnt_9_PLUS_1_4___d25;
  tUInt32 DEF_x__h1802;
  DEF_x__h1802 = INST_m_cnt.METH_read();
  DEF_m_cnt_9_EQ_2___d21 = DEF_x__h1802 == 2u;
  DEF_x__h1922 = DEF_x__h1802 + 1u;
  DEF_IF_m_cnt_9_EQ_2_1_THEN_0_ELSE_m_cnt_9_PLUS_1_4___d25 = DEF_m_cnt_9_EQ_2___d21 ? 0u : DEF_x__h1922;
  DEF_f_wdata__h1796.set_whole_word(UWide_literal_96_h0.get_whole_word(2u),
				    3u).set_whole_word(UWide_literal_96_h0.get_whole_word(1u),
						       2u).build_concat((((tUInt64)(UWide_literal_96_h0.get_whole_word(0u))) << 32u) | (tUInt64)(DEF_x__h1802),
									0u,
									64u);
  DEF__1_CONCAT_0_CONCAT_m_cnt_9_0_CONCAT_DONTCARE_CO_ETC___d23.set_bits_in_word(262143u & ((((tUInt32)((tUInt8)1u)) << 17u) | DEF_f_wdata__h1796.get_bits_in_word32(3u,
																				     15u,
																				     17u)),
										 4u,
										 0u,
										 18u).set_whole_word(primExtract32(32u,
														   128u,
														   DEF_f_wdata__h1796,
														   32u,
														   110u,
														   32u,
														   79u),
												     3u).set_whole_word(primExtract32(32u,
																      128u,
																      DEF_f_wdata__h1796,
																      32u,
																      78u,
																      32u,
																      47u),
															2u).set_whole_word(primExtract32(32u,
																			 128u,
																			 DEF_f_wdata__h1796,
																			 32u,
																			 46u,
																			 32u,
																			 15u),
																	   1u).set_whole_word(((DEF_f_wdata__h1796.get_bits_in_word32(0u,
																								      0u,
																								      15u) << 17u) | (43690u << 1u)) | (tUInt32)(DEF_m_cnt_9_EQ_2___d21),
																			      0u);
  DEF_NOT_m_cnt_9_EQ_2_1___d27 = !DEF_m_cnt_9_EQ_2___d21;
  INST_m_shim_shim_wff_rv.METH_port0__write(DEF__1_CONCAT_0_CONCAT_m_cnt_9_0_CONCAT_DONTCARE_CO_ETC___d23);
  INST_m_cnt.METH_write(DEF_IF_m_cnt_9_EQ_2_1_THEN_0_ELSE_m_cnt_9_PLUS_1_4___d25);
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h1956 = dollar_time(sim_hdl);
  if (DEF_m_cnt_9_EQ_2___d21)
    INST_m_reqSent.METH_write((tUInt8)1u);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_write(sim_hdl, this, "s,64", &__str_literal_1, DEF_v__h1956);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_21, &__str_literal_22);
    dollar_write(sim_hdl, this, "s,128p", &__str_literal_4, &DEF_f_wdata__h1796);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_23);
    dollar_write(sim_hdl, this, "s,16", &__str_literal_4, 43690u);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_24);
    if (DEF_m_cnt_9_EQ_2___d21)
      dollar_write(sim_hdl, this, "s", &__str_literal_25);
    if (DEF_NOT_m_cnt_9_EQ_2_1___d27)
      dollar_write(sim_hdl, this, "s", &__str_literal_26);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_27);
    dollar_write(sim_hdl, this, "s,0,s", &__str_literal_4, (tUInt8)0u, &__str_literal_11);
    dollar_write(sim_hdl, this, "s", &__str_literal_20);
  }
}

void MOD_top::RL_s_getAXI4_AWFlit()
{
  tUInt8 DEF_NOT_s_shim_shim_awff_rv_port1__read__8_BIT_15_4___d45;
  tUInt8 DEF_NOT_s_shim_shim_awff_rv_port1__read__8_BITS_17_ETC___d43;
  tUInt8 DEF_s_shim_shim_awff_rv_port1__read__8_BITS_17_TO__ETC___d36;
  tUInt8 DEF_s_shim_shim_awff_rv_port1__read__8_BITS_17_TO__ETC___d37;
  tUInt8 DEF_s_shim_shim_awff_rv_port1__read__8_BITS_17_TO__ETC___d38;
  tUInt8 DEF_s_shim_shim_awff_rv_port1__read__8_BIT_15___d44;
  tUInt8 DEF_s_shim_shim_awff_rv_port1__read__8_BITS_17_TO_16___d35;
  tUInt8 DEF_s_shim_shim_awff_rv_port1__read__8_BITS_10_TO_8___d47;
  tUInt8 DEF_s_shim_shim_awff_rv_port1__read__8_BITS_20_TO_18___d34;
  tUInt8 DEF_value__h3283;
  tUInt8 DEF_value__h3279;
  tUInt8 DEF_value__h3271;
  tUInt8 DEF_s_shim_shim_awff_rv_port1__read__8_BITS_28_TO_21___d33;
  tUInt32 DEF_s_shim_shim_awff_rv_port1__read__8_BITS_41_TO_29___d32;
  DEF_s_shim_shim_awff_rv_port1__read____d28 = INST_s_shim_shim_awff_rv.METH_port1__read();
  DEF_s_shim_shim_awff_rv_port1__read__8_BITS_41_TO_29___d32 = (tUInt32)(8191u & (DEF_s_shim_shim_awff_rv_port1__read____d28 >> 29u));
  DEF_s_shim_shim_awff_rv_port1__read__8_BITS_28_TO_21___d33 = (tUInt8)((tUInt8)255u & (DEF_s_shim_shim_awff_rv_port1__read____d28 >> 21u));
  DEF_value__h3279 = (tUInt8)((tUInt8)15u & (DEF_s_shim_shim_awff_rv_port1__read____d28 >> 4u));
  DEF_value__h3271 = (tUInt8)((tUInt8)15u & (DEF_s_shim_shim_awff_rv_port1__read____d28 >> 11u));
  DEF_value__h3283 = (tUInt8)((tUInt8)15u & DEF_s_shim_shim_awff_rv_port1__read____d28);
  DEF_s_shim_shim_awff_rv_port1__read__8_BITS_20_TO_18___d34 = (tUInt8)((tUInt8)7u & (DEF_s_shim_shim_awff_rv_port1__read____d28 >> 18u));
  DEF_s_shim_shim_awff_rv_port1__read__8_BITS_10_TO_8___d47 = (tUInt8)((tUInt8)7u & (DEF_s_shim_shim_awff_rv_port1__read____d28 >> 8u));
  DEF_s_shim_shim_awff_rv_port1__read__8_BITS_17_TO_16___d35 = (tUInt8)((tUInt8)3u & (DEF_s_shim_shim_awff_rv_port1__read____d28 >> 16u));
  DEF_s_shim_shim_awff_rv_port1__read__8_BIT_15___d44 = (tUInt8)((tUInt8)1u & (DEF_s_shim_shim_awff_rv_port1__read____d28 >> 15u));
  DEF_s_shim_shim_awff_rv_port1__read__8_BITS_17_TO__ETC___d38 = DEF_s_shim_shim_awff_rv_port1__read__8_BITS_17_TO_16___d35 == (tUInt8)2u;
  DEF_s_shim_shim_awff_rv_port1__read__8_BITS_17_TO__ETC___d37 = DEF_s_shim_shim_awff_rv_port1__read__8_BITS_17_TO_16___d35 == (tUInt8)1u;
  DEF__0_CONCAT_DONTCARE___d30 = 2932031007402llu;
  DEF_s_shim_shim_awff_rv_port1__read__8_BITS_17_TO__ETC___d36 = DEF_s_shim_shim_awff_rv_port1__read__8_BITS_17_TO_16___d35 == (tUInt8)0u;
  DEF_NOT_s_shim_shim_awff_rv_port1__read__8_BITS_17_ETC___d43 = !DEF_s_shim_shim_awff_rv_port1__read__8_BITS_17_TO__ETC___d36 && (!DEF_s_shim_shim_awff_rv_port1__read__8_BITS_17_TO__ETC___d37 && !DEF_s_shim_shim_awff_rv_port1__read__8_BITS_17_TO__ETC___d38);
  DEF_NOT_s_shim_shim_awff_rv_port1__read__8_BIT_15_4___d45 = !DEF_s_shim_shim_awff_rv_port1__read__8_BIT_15___d44;
  INST_s_shim_shim_awff_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d30);
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h3196 = dollar_time(sim_hdl);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_write(sim_hdl, this, "s,64", &__str_literal_28, DEF_v__h3196);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_2, &__str_literal_3);
    dollar_write(sim_hdl, this, "s,0", &__str_literal_4, (tUInt8)0u);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_6);
    dollar_write(sim_hdl,
		 this,
		 "s,13",
		 &__str_literal_4,
		 DEF_s_shim_shim_awff_rv_port1__read__8_BITS_41_TO_29___d32);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_7);
    dollar_write(sim_hdl,
		 this,
		 "s,8",
		 &__str_literal_4,
		 DEF_s_shim_shim_awff_rv_port1__read__8_BITS_28_TO_21___d33);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_8);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_10);
    dollar_write(sim_hdl,
		 this,
		 "s,3,s",
		 &__str_literal_4,
		 DEF_s_shim_shim_awff_rv_port1__read__8_BITS_20_TO_18___d34,
		 &__str_literal_11);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_12);
    if (DEF_s_shim_shim_awff_rv_port1__read__8_BITS_17_TO__ETC___d36)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_s_shim_shim_awff_rv_port1__read__8_BITS_17_TO__ETC___d37)
      dollar_write(sim_hdl, this, "s", &__str_literal_13);
    if (DEF_s_shim_shim_awff_rv_port1__read__8_BITS_17_TO__ETC___d38)
      dollar_write(sim_hdl, this, "s", &__str_literal_30);
    if (DEF_NOT_s_shim_shim_awff_rv_port1__read__8_BITS_17_ETC___d43)
      dollar_write(sim_hdl, this, "s", &__str_literal_31);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_14);
    if (DEF_s_shim_shim_awff_rv_port1__read__8_BIT_15___d44)
      dollar_write(sim_hdl, this, "s", &__str_literal_32);
    if (DEF_NOT_s_shim_shim_awff_rv_port1__read__8_BIT_15_4___d45)
      dollar_write(sim_hdl, this, "s", &__str_literal_33);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_15);
    dollar_write(sim_hdl, this, "s,4", &__str_literal_4, DEF_value__h3271);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_16);
    dollar_write(sim_hdl,
		 this,
		 "s,3",
		 &__str_literal_4,
		 DEF_s_shim_shim_awff_rv_port1__read__8_BITS_10_TO_8___d47);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_17);
    dollar_write(sim_hdl, this, "s,4", &__str_literal_4, DEF_value__h3279);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_18);
    dollar_write(sim_hdl, this, "s,4", &__str_literal_4, DEF_value__h3283);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_5, &__str_literal_19);
    dollar_write(sim_hdl, this, "s,0,s", &__str_literal_4, (tUInt8)0u, &__str_literal_11);
    dollar_write(sim_hdl, this, "s", &__str_literal_20);
  }
}

void MOD_top::RL_s_getAXI4_WFlit()
{
  tUInt32 DEF_signed_2___d54;
  DEF_signed_2___d54 = 2u;
  DEF_s_shim_shim_wff_rv_port1__read____d50 = INST_s_shim_shim_wff_rv.METH_port1__read();
  wop_primExtractWide(127u,
		      146u,
		      DEF_s_shim_shim_wff_rv_port1__read____d50,
		      32u,
		      143u,
		      32u,
		      17u,
		      DEF_s_shim_shim_wff_rv_port1__read__0_BITS_143_TO_17___d55);
  DEF__0_CONCAT_DONTCARE___d52.set_bits_in_word(UWide_literal_146_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(4u,
															   0u,
															   18u),
						4u,
						0u,
						18u).set_whole_word(UWide_literal_146_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
								    3u).set_whole_word(UWide_literal_146_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
										       2u).set_whole_word(UWide_literal_146_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
													  1u).set_whole_word(UWide_literal_146_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
															     0u);
  DEF_val__h3438.set_whole_word(primExtract32(32u,
					      127u,
					      DEF_s_shim_shim_wff_rv_port1__read__0_BITS_143_TO_17___d55,
					      32u,
					      126u,
					      32u,
					      95u),
				3u).set_whole_word(primExtract32(32u,
								 127u,
								 DEF_s_shim_shim_wff_rv_port1__read__0_BITS_143_TO_17___d55,
								 32u,
								 94u,
								 32u,
								 63u),
						   2u).set_whole_word(primExtract32(32u,
										    127u,
										    DEF_s_shim_shim_wff_rv_port1__read__0_BITS_143_TO_17___d55,
										    32u,
										    62u,
										    32u,
										    31u),
								      1u).set_whole_word((DEF_s_shim_shim_wff_rv_port1__read__0_BITS_143_TO_17___d55.get_bits_in_word32(0u,
																					0u,
																					31u) << 1u) | (tUInt32)((tUInt8)0u),
											 0u);
  INST_s_shim_shim_wff_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d52);
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h3442 = dollar_time(sim_hdl);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,64,-32,128p",
		   &__str_literal_34,
		   DEF_v__h3442,
		   DEF_signed_2___d54,
		   &DEF_val__h3438);
}

void MOD_top::RL_ug_src_setCanPeek()
{
  DEF_m_shim_shim_awff_rv_port1__read____d57 = INST_m_shim_shim_awff_rv.METH_port1__read();
  DEF_m_shim_shim_awff_rv_port1__read__7_BIT_42___d58 = (tUInt8)(DEF_m_shim_shim_awff_rv_port1__read____d57 >> 42u);
  INST_ug_src_canPeekWire.METH_wset(DEF_m_shim_shim_awff_rv_port1__read__7_BIT_42___d58);
}

void MOD_top::RL_ug_src_setPeek()
{
  tUInt64 DEF_m_shim_shim_awff_rv_port1__read__7_BITS_41_TO_0___d59;
  DEF_m_shim_shim_awff_rv_port1__read____d57 = INST_m_shim_shim_awff_rv.METH_port1__read();
  DEF_m_shim_shim_awff_rv_port1__read__7_BITS_41_TO_0___d59 = (tUInt64)(4398046511103llu & DEF_m_shim_shim_awff_rv_port1__read____d57);
  INST_ug_src_peekWire.METH_wset(DEF_m_shim_shim_awff_rv_port1__read__7_BITS_41_TO_0___d59);
}

void MOD_top::RL_ug_src_warnDoDrop()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s", &__str_literal_35);
}

void MOD_top::RL_ug_src_doDrop()
{
  DEF__0_CONCAT_DONTCARE___d30 = 2932031007402llu;
  INST_m_shim_shim_awff_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d30);
}

void MOD_top::RL_ug_snk_setCanPut()
{
  DEF_s_shim_shim_awff_rv_port0__read__0_BIT_42___d71 = (tUInt8)(INST_s_shim_shim_awff_rv.METH_port0__read() >> 42u);
  DEF_NOT_s_shim_shim_awff_rv_port0__read__0_BIT_42_1___d72 = !DEF_s_shim_shim_awff_rv_port0__read__0_BIT_42___d71;
  INST_ug_snk_canPutWire.METH_wset(DEF_NOT_s_shim_shim_awff_rv_port0__read__0_BIT_42_1___d72);
}

void MOD_top::RL_ug_snk_warnDoPut()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s", &__str_literal_36);
}

void MOD_top::RL_ug_snk_doPut()
{
  tUInt64 DEF__1_CONCAT_ug_snk_putWire_wget__6___d77;
  DEF__1_CONCAT_ug_snk_putWire_wget__6___d77 = 8796093022207llu & ((((tUInt64)((tUInt8)1u)) << 42u) | INST_ug_snk_putWire.METH_wget());
  INST_s_shim_shim_awff_rv.METH_port0__write(DEF__1_CONCAT_ug_snk_putWire_wget__6___d77);
}

void MOD_top::RL_connect()
{
  tUInt64 DEF_IF_ug_src_peekWire_whas__2_THEN_ug_src_peekWir_ETC___d84;
  DEF_IF_ug_src_peekWire_whas__2_THEN_ug_src_peekWir_ETC___d84 = INST_ug_src_peekWire.METH_wget();
  INST_ug_snk_putWire.METH_wset(DEF_IF_ug_src_peekWire_whas__2_THEN_ug_src_peekWir_ETC___d84);
  INST_ug_src_dropWire.METH_wset();
}

void MOD_top::RL_ug_src_1_setCanPeek()
{
  DEF_m_shim_shim_wff_rv_port1__read____d85 = INST_m_shim_shim_wff_rv.METH_port1__read();
  DEF_m_shim_shim_wff_rv_port1__read__5_BIT_145___d86 = DEF_m_shim_shim_wff_rv_port1__read____d85.get_bits_in_word8(4u,
														    17u,
														    1u);
  INST_ug_src_1_canPeekWire.METH_wset(DEF_m_shim_shim_wff_rv_port1__read__5_BIT_145___d86);
}

void MOD_top::RL_ug_src_1_setPeek()
{
  DEF_m_shim_shim_wff_rv_port1__read____d85 = INST_m_shim_shim_wff_rv.METH_port1__read();
  wop_primExtractWide(145u,
		      146u,
		      DEF_m_shim_shim_wff_rv_port1__read____d85,
		      32u,
		      144u,
		      32u,
		      0u,
		      DEF_m_shim_shim_wff_rv_port1__read__5_BITS_144_TO_0___d87);
  INST_ug_src_1_peekWire.METH_wset(DEF_m_shim_shim_wff_rv_port1__read__5_BITS_144_TO_0___d87);
}

void MOD_top::RL_ug_src_1_warnDoDrop()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s", &__str_literal_35);
}

void MOD_top::RL_ug_src_1_doDrop()
{
  DEF__0_CONCAT_DONTCARE___d52.set_bits_in_word(UWide_literal_146_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(4u,
															   0u,
															   18u),
						4u,
						0u,
						18u).set_whole_word(UWide_literal_146_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
								    3u).set_whole_word(UWide_literal_146_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
										       2u).set_whole_word(UWide_literal_146_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
													  1u).set_whole_word(UWide_literal_146_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
															     0u);
  INST_m_shim_shim_wff_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d52);
}

void MOD_top::RL_ug_snk_1_setCanPut()
{
  DEF_s_shim_shim_wff_rv_port0__read____d98 = INST_s_shim_shim_wff_rv.METH_port0__read();
  DEF_s_shim_shim_wff_rv_port0__read__8_BIT_145___d99 = DEF_s_shim_shim_wff_rv_port0__read____d98.get_bits_in_word8(4u,
														    17u,
														    1u);
  DEF_NOT_s_shim_shim_wff_rv_port0__read__8_BIT_145_9___d100 = !DEF_s_shim_shim_wff_rv_port0__read__8_BIT_145___d99;
  INST_ug_snk_1_canPutWire.METH_wset(DEF_NOT_s_shim_shim_wff_rv_port0__read__8_BIT_145_9___d100);
}

void MOD_top::RL_ug_snk_1_warnDoPut()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s", &__str_literal_36);
}

void MOD_top::RL_ug_snk_1_doPut()
{
  DEF_ug_snk_1_putWire_wget____d104 = INST_ug_snk_1_putWire.METH_wget();
  DEF__1_CONCAT_ug_snk_1_putWire_wget__04___d105.set_bits_in_word(262143u & ((((tUInt32)((tUInt8)1u)) << 17u) | DEF_ug_snk_1_putWire_wget____d104.get_bits_in_word32(4u,
																				     0u,
																				     17u)),
								  4u,
								  0u,
								  18u).set_whole_word(DEF_ug_snk_1_putWire_wget____d104.get_whole_word(3u),
										      3u).set_whole_word(DEF_ug_snk_1_putWire_wget____d104.get_whole_word(2u),
													 2u).set_whole_word(DEF_ug_snk_1_putWire_wget____d104.get_whole_word(1u),
															    1u).set_whole_word(DEF_ug_snk_1_putWire_wget____d104.get_whole_word(0u),
																	       0u);
  INST_s_shim_shim_wff_rv.METH_port0__write(DEF__1_CONCAT_ug_snk_1_putWire_wget__04___d105);
}

void MOD_top::RL_connect_1()
{
  DEF_ug_src_1_peekWire_wget____d111 = INST_ug_src_1_peekWire.METH_wget();
  DEF_IF_ug_src_1_peekWire_whas__10_THEN_ug_src_1_pe_ETC___d112 = DEF_ug_src_1_peekWire_wget____d111;
  INST_ug_snk_1_putWire.METH_wset(DEF_IF_ug_src_1_peekWire_whas__10_THEN_ug_src_1_pe_ETC___d112);
  INST_ug_src_1_dropWire.METH_wset();
}

void MOD_top::RL_ug_src_2_setCanPeek()
{
  DEF_s_shim_shim_bff_rv_port1__read____d113 = INST_s_shim_shim_bff_rv.METH_port1__read();
  DEF_s_shim_shim_bff_rv_port1__read__13_BIT_2___d114 = (tUInt8)(DEF_s_shim_shim_bff_rv_port1__read____d113 >> 2u);
  INST_ug_src_2_canPeekWire.METH_wset(DEF_s_shim_shim_bff_rv_port1__read__13_BIT_2___d114);
}

void MOD_top::RL_ug_src_2_setPeek()
{
  tUInt8 DEF_s_shim_shim_bff_rv_port1__read__13_BITS_1_TO_0___d115;
  DEF_s_shim_shim_bff_rv_port1__read____d113 = INST_s_shim_shim_bff_rv.METH_port1__read();
  DEF_s_shim_shim_bff_rv_port1__read__13_BITS_1_TO_0___d115 = (tUInt8)((tUInt8)3u & DEF_s_shim_shim_bff_rv_port1__read____d113);
  INST_ug_src_2_peekWire.METH_wset(DEF_s_shim_shim_bff_rv_port1__read__13_BITS_1_TO_0___d115);
}

void MOD_top::RL_ug_src_2_warnDoDrop()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s", &__str_literal_35);
}

void MOD_top::RL_ug_src_2_doDrop()
{
  tUInt8 DEF__0_CONCAT_DONTCARE___d126;
  DEF__0_CONCAT_DONTCARE___d126 = (tUInt8)2u;
  INST_s_shim_shim_bff_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d126);
}

void MOD_top::RL_ug_snk_2_setCanPut()
{
  DEF_m_shim_shim_bff_rv_port0__read__27_BIT_2___d128 = (tUInt8)(INST_m_shim_shim_bff_rv.METH_port0__read() >> 2u);
  DEF_NOT_m_shim_shim_bff_rv_port0__read__27_BIT_2_28___d129 = !DEF_m_shim_shim_bff_rv_port0__read__27_BIT_2___d128;
  INST_ug_snk_2_canPutWire.METH_wset(DEF_NOT_m_shim_shim_bff_rv_port0__read__27_BIT_2_28___d129);
}

void MOD_top::RL_ug_snk_2_warnDoPut()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s", &__str_literal_36);
}

void MOD_top::RL_ug_snk_2_doPut()
{
  tUInt8 DEF__1_CONCAT_ug_snk_2_putWire_wget__33___d134;
  DEF__1_CONCAT_ug_snk_2_putWire_wget__33___d134 = (tUInt8)7u & (((tUInt8)1u << 2u) | INST_ug_snk_2_putWire.METH_wget());
  INST_m_shim_shim_bff_rv.METH_port0__write(DEF__1_CONCAT_ug_snk_2_putWire_wget__33___d134);
}

void MOD_top::RL_connect_2()
{
  tUInt8 DEF_IF_ug_src_2_peekWire_whas__39_THEN_ug_src_2_pe_ETC___d141;
  DEF_IF_ug_src_2_peekWire_whas__39_THEN_ug_src_2_pe_ETC___d141 = INST_ug_src_2_peekWire.METH_wget();
  INST_ug_snk_2_putWire.METH_wset(DEF_IF_ug_src_2_peekWire_whas__39_THEN_ug_src_2_pe_ETC___d141);
  INST_ug_src_2_dropWire.METH_wset();
}

void MOD_top::RL_ug_src_3_setCanPeek()
{
  DEF_m_shim_shim_arff_rv_port1__read____d142 = INST_m_shim_shim_arff_rv.METH_port1__read();
  DEF_m_shim_shim_arff_rv_port1__read__42_BIT_42___d143 = (tUInt8)(DEF_m_shim_shim_arff_rv_port1__read____d142 >> 42u);
  INST_ug_src_3_canPeekWire.METH_wset(DEF_m_shim_shim_arff_rv_port1__read__42_BIT_42___d143);
}

void MOD_top::RL_ug_src_3_setPeek()
{
  tUInt64 DEF_m_shim_shim_arff_rv_port1__read__42_BITS_41_TO_0___d144;
  DEF_m_shim_shim_arff_rv_port1__read____d142 = INST_m_shim_shim_arff_rv.METH_port1__read();
  DEF_m_shim_shim_arff_rv_port1__read__42_BITS_41_TO_0___d144 = (tUInt64)(4398046511103llu & DEF_m_shim_shim_arff_rv_port1__read____d142);
  INST_ug_src_3_peekWire.METH_wset(DEF_m_shim_shim_arff_rv_port1__read__42_BITS_41_TO_0___d144);
}

void MOD_top::RL_ug_src_3_warnDoDrop()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s", &__str_literal_35);
}

void MOD_top::RL_ug_src_3_doDrop()
{
  DEF__0_CONCAT_DONTCARE___d30 = 2932031007402llu;
  INST_m_shim_shim_arff_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d30);
}

void MOD_top::RL_ug_snk_3_setCanPut()
{
  DEF_s_shim_shim_arff_rv_port0__read__55_BIT_42___d156 = (tUInt8)(INST_s_shim_shim_arff_rv.METH_port0__read() >> 42u);
  DEF_NOT_s_shim_shim_arff_rv_port0__read__55_BIT_42_56___d157 = !DEF_s_shim_shim_arff_rv_port0__read__55_BIT_42___d156;
  INST_ug_snk_3_canPutWire.METH_wset(DEF_NOT_s_shim_shim_arff_rv_port0__read__55_BIT_42_56___d157);
}

void MOD_top::RL_ug_snk_3_warnDoPut()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s", &__str_literal_36);
}

void MOD_top::RL_ug_snk_3_doPut()
{
  tUInt64 DEF__1_CONCAT_ug_snk_3_putWire_wget__61___d162;
  DEF__1_CONCAT_ug_snk_3_putWire_wget__61___d162 = 8796093022207llu & ((((tUInt64)((tUInt8)1u)) << 42u) | INST_ug_snk_3_putWire.METH_wget());
  INST_s_shim_shim_arff_rv.METH_port0__write(DEF__1_CONCAT_ug_snk_3_putWire_wget__61___d162);
}

void MOD_top::RL_connect_3()
{
  tUInt64 DEF_IF_ug_src_3_peekWire_whas__67_THEN_ug_src_3_pe_ETC___d169;
  DEF_IF_ug_src_3_peekWire_whas__67_THEN_ug_src_3_pe_ETC___d169 = INST_ug_src_3_peekWire.METH_wget();
  INST_ug_snk_3_putWire.METH_wset(DEF_IF_ug_src_3_peekWire_whas__67_THEN_ug_src_3_pe_ETC___d169);
  INST_ug_src_3_dropWire.METH_wset();
}

void MOD_top::RL_ug_src_4_setCanPeek()
{
  DEF_s_shim_shim_rff_rv_port1__read____d170 = INST_s_shim_shim_rff_rv.METH_port1__read();
  DEF_s_shim_shim_rff_rv_port1__read__70_BIT_131___d171 = DEF_s_shim_shim_rff_rv_port1__read____d170.get_bits_in_word8(4u,
														       3u,
														       1u);
  INST_ug_src_4_canPeekWire.METH_wset(DEF_s_shim_shim_rff_rv_port1__read__70_BIT_131___d171);
}

void MOD_top::RL_ug_src_4_setPeek()
{
  DEF_s_shim_shim_rff_rv_port1__read____d170 = INST_s_shim_shim_rff_rv.METH_port1__read();
  wop_primExtractWide(131u,
		      132u,
		      DEF_s_shim_shim_rff_rv_port1__read____d170,
		      32u,
		      130u,
		      32u,
		      0u,
		      DEF_s_shim_shim_rff_rv_port1__read__70_BITS_130_TO_0___d172);
  INST_ug_src_4_peekWire.METH_wset(DEF_s_shim_shim_rff_rv_port1__read__70_BITS_130_TO_0___d172);
}

void MOD_top::RL_ug_src_4_warnDoDrop()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s", &__str_literal_35);
}

void MOD_top::RL_ug_src_4_doDrop()
{
  DEF__0_CONCAT_DONTCARE___d183.set_bits_in_word(UWide_literal_132_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word8(4u,
															0u,
															4u),
						 4u,
						 0u,
						 4u).set_whole_word(UWide_literal_132_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
								    3u).set_whole_word(UWide_literal_132_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
										       2u).set_whole_word(UWide_literal_132_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
													  1u).set_whole_word(UWide_literal_132_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
															     0u);
  INST_s_shim_shim_rff_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d183);
}

void MOD_top::RL_ug_snk_4_setCanPut()
{
  DEF_m_shim_shim_rff_rv_port0__read____d184 = INST_m_shim_shim_rff_rv.METH_port0__read();
  DEF_m_shim_shim_rff_rv_port0__read__84_BIT_131___d185 = DEF_m_shim_shim_rff_rv_port0__read____d184.get_bits_in_word8(4u,
														       3u,
														       1u);
  DEF_NOT_m_shim_shim_rff_rv_port0__read__84_BIT_131_85___d186 = !DEF_m_shim_shim_rff_rv_port0__read__84_BIT_131___d185;
  INST_ug_snk_4_canPutWire.METH_wset(DEF_NOT_m_shim_shim_rff_rv_port0__read__84_BIT_131_85___d186);
}

void MOD_top::RL_ug_snk_4_warnDoPut()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s", &__str_literal_36);
}

void MOD_top::RL_ug_snk_4_doPut()
{
  DEF_ug_snk_4_putWire_wget____d190 = INST_ug_snk_4_putWire.METH_wget();
  DEF__1_CONCAT_ug_snk_4_putWire_wget__90___d191.set_bits_in_word((tUInt8)15u & (((tUInt8)1u << 3u) | DEF_ug_snk_4_putWire_wget____d190.get_bits_in_word8(4u,
																			  0u,
																			  3u)),
								  4u,
								  0u,
								  4u).set_whole_word(DEF_ug_snk_4_putWire_wget____d190.get_whole_word(3u),
										     3u).set_whole_word(DEF_ug_snk_4_putWire_wget____d190.get_whole_word(2u),
													2u).set_whole_word(DEF_ug_snk_4_putWire_wget____d190.get_whole_word(1u),
															   1u).set_whole_word(DEF_ug_snk_4_putWire_wget____d190.get_whole_word(0u),
																	      0u);
  INST_m_shim_shim_rff_rv.METH_port0__write(DEF__1_CONCAT_ug_snk_4_putWire_wget__90___d191);
}

void MOD_top::RL_connect_4()
{
  DEF_ug_src_4_peekWire_wget____d197 = INST_ug_src_4_peekWire.METH_wget();
  DEF_IF_ug_src_4_peekWire_whas__96_THEN_ug_src_4_pe_ETC___d198 = DEF_ug_src_4_peekWire_wget____d197;
  INST_ug_snk_4_putWire.METH_wset(DEF_IF_ug_src_4_peekWire_whas__96_THEN_ug_src_4_pe_ETC___d198);
  INST_ug_src_4_dropWire.METH_wset();
}


/* Methods */


/* Reset routines */

void MOD_top::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_s_shim_shim_wff_rv.reset_RST(ARG_rst_in);
  INST_s_shim_shim_rff_rv.reset_RST(ARG_rst_in);
  INST_s_shim_shim_bff_rv.reset_RST(ARG_rst_in);
  INST_s_shim_shim_awff_rv.reset_RST(ARG_rst_in);
  INST_s_shim_shim_arff_rv.reset_RST(ARG_rst_in);
  INST_m_shim_shim_wff_rv.reset_RST(ARG_rst_in);
  INST_m_shim_shim_rff_rv.reset_RST(ARG_rst_in);
  INST_m_shim_shim_bff_rv.reset_RST(ARG_rst_in);
  INST_m_shim_shim_awff_rv.reset_RST(ARG_rst_in);
  INST_m_shim_shim_arff_rv.reset_RST(ARG_rst_in);
  INST_m_rspCnt.reset_RST(ARG_rst_in);
  INST_m_reqSent.reset_RST(ARG_rst_in);
  INST_m_nextWriteAddr.reset_RST(ARG_rst_in);
  INST_m_cnt.reset_RST(ARG_rst_in);
  INST_m_awSent.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_top::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_top::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_m_awSent.dump_state(indent + 2u);
  INST_m_cnt.dump_state(indent + 2u);
  INST_m_nextWriteAddr.dump_state(indent + 2u);
  INST_m_reqSent.dump_state(indent + 2u);
  INST_m_rspCnt.dump_state(indent + 2u);
  INST_m_shim_shim_arff_rv.dump_state(indent + 2u);
  INST_m_shim_shim_awff_rv.dump_state(indent + 2u);
  INST_m_shim_shim_bff_rv.dump_state(indent + 2u);
  INST_m_shim_shim_rff_rv.dump_state(indent + 2u);
  INST_m_shim_shim_wff_rv.dump_state(indent + 2u);
  INST_s_shim_shim_arff_rv.dump_state(indent + 2u);
  INST_s_shim_shim_awff_rv.dump_state(indent + 2u);
  INST_s_shim_shim_bff_rv.dump_state(indent + 2u);
  INST_s_shim_shim_rff_rv.dump_state(indent + 2u);
  INST_s_shim_shim_wff_rv.dump_state(indent + 2u);
  INST_ug_snk_1_canPutWire.dump_state(indent + 2u);
  INST_ug_snk_1_putWire.dump_state(indent + 2u);
  INST_ug_snk_2_canPutWire.dump_state(indent + 2u);
  INST_ug_snk_2_putWire.dump_state(indent + 2u);
  INST_ug_snk_3_canPutWire.dump_state(indent + 2u);
  INST_ug_snk_3_putWire.dump_state(indent + 2u);
  INST_ug_snk_4_canPutWire.dump_state(indent + 2u);
  INST_ug_snk_4_putWire.dump_state(indent + 2u);
  INST_ug_snk_canPutWire.dump_state(indent + 2u);
  INST_ug_snk_putWire.dump_state(indent + 2u);
  INST_ug_src_1_canPeekWire.dump_state(indent + 2u);
  INST_ug_src_1_dropWire.dump_state(indent + 2u);
  INST_ug_src_1_peekWire.dump_state(indent + 2u);
  INST_ug_src_2_canPeekWire.dump_state(indent + 2u);
  INST_ug_src_2_dropWire.dump_state(indent + 2u);
  INST_ug_src_2_peekWire.dump_state(indent + 2u);
  INST_ug_src_3_canPeekWire.dump_state(indent + 2u);
  INST_ug_src_3_dropWire.dump_state(indent + 2u);
  INST_ug_src_3_peekWire.dump_state(indent + 2u);
  INST_ug_src_4_canPeekWire.dump_state(indent + 2u);
  INST_ug_src_4_dropWire.dump_state(indent + 2u);
  INST_ug_src_4_peekWire.dump_state(indent + 2u);
  INST_ug_src_canPeekWire.dump_state(indent + 2u);
  INST_ug_src_dropWire.dump_state(indent + 2u);
  INST_ug_src_peekWire.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_top::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 87u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ug_src_1_peekWire_whas__10_THEN_ug_src_1_pe_ETC___d112", 145u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ug_src_4_peekWire_whas__96_THEN_ug_src_4_pe_ETC___d198", 131u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_m_shim_shim_bff_rv_port0__read__27_BIT_2_28___d129", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_m_shim_shim_rff_rv_port0__read__84_BIT_131_85___d186", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_s_shim_shim_arff_rv_port0__read__55_BIT_42_56___d157", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_s_shim_shim_awff_rv_port0__read__0_BIT_42_1___d72", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_s_shim_shim_wff_rv_port0__read__8_BIT_145_9___d100", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d183", 132u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d30", 43u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d52", 146u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_0_CONCAT_m_cnt_9_0_CONCAT_DONTCARE_CO_ETC___d23", 146u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_ug_snk_1_putWire_wget__04___d105", 146u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_ug_snk_4_putWire_wget__90___d191", 132u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "f_wdata__h1796", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_shim_shim_arff_rv_port1__read__42_BIT_42___d143", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_shim_shim_arff_rv_port1__read____d142", 43u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_shim_shim_awff_rv_port1__read__7_BIT_42___d58", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_shim_shim_awff_rv_port1__read____d57", 43u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_shim_shim_bff_rv_port0__read__27_BIT_2___d128", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_shim_shim_rff_rv_port0__read__84_BIT_131___d185", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_shim_shim_rff_rv_port0__read____d184", 132u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_shim_shim_wff_rv_port0__read____d13", 146u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_shim_shim_wff_rv_port1__read__5_BITS_144_TO_0___d87", 145u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_shim_shim_wff_rv_port1__read__5_BIT_145___d86", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_shim_shim_wff_rv_port1__read____d85", 146u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "s_shim_shim_arff_rv_port0__read__55_BIT_42___d156", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "s_shim_shim_awff_rv_port0__read__0_BIT_42___d71", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "s_shim_shim_awff_rv_port1__read____d28", 43u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "s_shim_shim_bff_rv_port1__read__13_BIT_2___d114", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "s_shim_shim_bff_rv_port1__read____d113", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "s_shim_shim_rff_rv_port1__read__70_BITS_130_TO_0___d172", 131u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "s_shim_shim_rff_rv_port1__read__70_BIT_131___d171", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "s_shim_shim_rff_rv_port1__read____d170", 132u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "s_shim_shim_wff_rv_port0__read__8_BIT_145___d99", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "s_shim_shim_wff_rv_port0__read____d98", 146u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "s_shim_shim_wff_rv_port1__read__0_BITS_143_TO_17___d55", 127u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "s_shim_shim_wff_rv_port1__read____d50", 146u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ug_snk_1_putWire_wget____d104", 145u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ug_snk_4_putWire_wget____d190", 131u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ug_src_1_peekWire_wget____d111", 145u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ug_src_4_peekWire_wget____d197", 131u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h1652", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h1956", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h3196", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h3442", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "val__h3438", 128u);
  num = INST_m_awSent.dump_VCD_defs(num);
  num = INST_m_cnt.dump_VCD_defs(num);
  num = INST_m_nextWriteAddr.dump_VCD_defs(num);
  num = INST_m_reqSent.dump_VCD_defs(num);
  num = INST_m_rspCnt.dump_VCD_defs(num);
  num = INST_m_shim_shim_arff_rv.dump_VCD_defs(num);
  num = INST_m_shim_shim_awff_rv.dump_VCD_defs(num);
  num = INST_m_shim_shim_bff_rv.dump_VCD_defs(num);
  num = INST_m_shim_shim_rff_rv.dump_VCD_defs(num);
  num = INST_m_shim_shim_wff_rv.dump_VCD_defs(num);
  num = INST_s_shim_shim_arff_rv.dump_VCD_defs(num);
  num = INST_s_shim_shim_awff_rv.dump_VCD_defs(num);
  num = INST_s_shim_shim_bff_rv.dump_VCD_defs(num);
  num = INST_s_shim_shim_rff_rv.dump_VCD_defs(num);
  num = INST_s_shim_shim_wff_rv.dump_VCD_defs(num);
  num = INST_ug_snk_1_canPutWire.dump_VCD_defs(num);
  num = INST_ug_snk_1_putWire.dump_VCD_defs(num);
  num = INST_ug_snk_2_canPutWire.dump_VCD_defs(num);
  num = INST_ug_snk_2_putWire.dump_VCD_defs(num);
  num = INST_ug_snk_3_canPutWire.dump_VCD_defs(num);
  num = INST_ug_snk_3_putWire.dump_VCD_defs(num);
  num = INST_ug_snk_4_canPutWire.dump_VCD_defs(num);
  num = INST_ug_snk_4_putWire.dump_VCD_defs(num);
  num = INST_ug_snk_canPutWire.dump_VCD_defs(num);
  num = INST_ug_snk_putWire.dump_VCD_defs(num);
  num = INST_ug_src_1_canPeekWire.dump_VCD_defs(num);
  num = INST_ug_src_1_dropWire.dump_VCD_defs(num);
  num = INST_ug_src_1_peekWire.dump_VCD_defs(num);
  num = INST_ug_src_2_canPeekWire.dump_VCD_defs(num);
  num = INST_ug_src_2_dropWire.dump_VCD_defs(num);
  num = INST_ug_src_2_peekWire.dump_VCD_defs(num);
  num = INST_ug_src_3_canPeekWire.dump_VCD_defs(num);
  num = INST_ug_src_3_dropWire.dump_VCD_defs(num);
  num = INST_ug_src_3_peekWire.dump_VCD_defs(num);
  num = INST_ug_src_4_canPeekWire.dump_VCD_defs(num);
  num = INST_ug_src_4_dropWire.dump_VCD_defs(num);
  num = INST_ug_src_4_peekWire.dump_VCD_defs(num);
  num = INST_ug_src_canPeekWire.dump_VCD_defs(num);
  num = INST_ug_src_dropWire.dump_VCD_defs(num);
  num = INST_ug_src_peekWire.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_top::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_top &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_top::vcd_defs(tVCDDumpType dt, MOD_top &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 145u);
    vcd_write_x(sim_hdl, num++, 131u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 132u);
    vcd_write_x(sim_hdl, num++, 43u);
    vcd_write_x(sim_hdl, num++, 146u);
    vcd_write_x(sim_hdl, num++, 146u);
    vcd_write_x(sim_hdl, num++, 146u);
    vcd_write_x(sim_hdl, num++, 132u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 43u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 43u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 132u);
    vcd_write_x(sim_hdl, num++, 146u);
    vcd_write_x(sim_hdl, num++, 145u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 146u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 43u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 131u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 132u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 146u);
    vcd_write_x(sim_hdl, num++, 127u);
    vcd_write_x(sim_hdl, num++, 146u);
    vcd_write_x(sim_hdl, num++, 145u);
    vcd_write_x(sim_hdl, num++, 131u);
    vcd_write_x(sim_hdl, num++, 145u);
    vcd_write_x(sim_hdl, num++, 131u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 128u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_ug_src_1_peekWire_whas__10_THEN_ug_src_1_pe_ETC___d112) != DEF_IF_ug_src_1_peekWire_whas__10_THEN_ug_src_1_pe_ETC___d112)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ug_src_1_peekWire_whas__10_THEN_ug_src_1_pe_ETC___d112, 145u);
	backing.DEF_IF_ug_src_1_peekWire_whas__10_THEN_ug_src_1_pe_ETC___d112 = DEF_IF_ug_src_1_peekWire_whas__10_THEN_ug_src_1_pe_ETC___d112;
      }
      ++num;
      if ((backing.DEF_IF_ug_src_4_peekWire_whas__96_THEN_ug_src_4_pe_ETC___d198) != DEF_IF_ug_src_4_peekWire_whas__96_THEN_ug_src_4_pe_ETC___d198)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ug_src_4_peekWire_whas__96_THEN_ug_src_4_pe_ETC___d198, 131u);
	backing.DEF_IF_ug_src_4_peekWire_whas__96_THEN_ug_src_4_pe_ETC___d198 = DEF_IF_ug_src_4_peekWire_whas__96_THEN_ug_src_4_pe_ETC___d198;
      }
      ++num;
      if ((backing.DEF_NOT_m_shim_shim_bff_rv_port0__read__27_BIT_2_28___d129) != DEF_NOT_m_shim_shim_bff_rv_port0__read__27_BIT_2_28___d129)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_m_shim_shim_bff_rv_port0__read__27_BIT_2_28___d129, 1u);
	backing.DEF_NOT_m_shim_shim_bff_rv_port0__read__27_BIT_2_28___d129 = DEF_NOT_m_shim_shim_bff_rv_port0__read__27_BIT_2_28___d129;
      }
      ++num;
      if ((backing.DEF_NOT_m_shim_shim_rff_rv_port0__read__84_BIT_131_85___d186) != DEF_NOT_m_shim_shim_rff_rv_port0__read__84_BIT_131_85___d186)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_m_shim_shim_rff_rv_port0__read__84_BIT_131_85___d186, 1u);
	backing.DEF_NOT_m_shim_shim_rff_rv_port0__read__84_BIT_131_85___d186 = DEF_NOT_m_shim_shim_rff_rv_port0__read__84_BIT_131_85___d186;
      }
      ++num;
      if ((backing.DEF_NOT_s_shim_shim_arff_rv_port0__read__55_BIT_42_56___d157) != DEF_NOT_s_shim_shim_arff_rv_port0__read__55_BIT_42_56___d157)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_s_shim_shim_arff_rv_port0__read__55_BIT_42_56___d157, 1u);
	backing.DEF_NOT_s_shim_shim_arff_rv_port0__read__55_BIT_42_56___d157 = DEF_NOT_s_shim_shim_arff_rv_port0__read__55_BIT_42_56___d157;
      }
      ++num;
      if ((backing.DEF_NOT_s_shim_shim_awff_rv_port0__read__0_BIT_42_1___d72) != DEF_NOT_s_shim_shim_awff_rv_port0__read__0_BIT_42_1___d72)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_s_shim_shim_awff_rv_port0__read__0_BIT_42_1___d72, 1u);
	backing.DEF_NOT_s_shim_shim_awff_rv_port0__read__0_BIT_42_1___d72 = DEF_NOT_s_shim_shim_awff_rv_port0__read__0_BIT_42_1___d72;
      }
      ++num;
      if ((backing.DEF_NOT_s_shim_shim_wff_rv_port0__read__8_BIT_145_9___d100) != DEF_NOT_s_shim_shim_wff_rv_port0__read__8_BIT_145_9___d100)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_s_shim_shim_wff_rv_port0__read__8_BIT_145_9___d100, 1u);
	backing.DEF_NOT_s_shim_shim_wff_rv_port0__read__8_BIT_145_9___d100 = DEF_NOT_s_shim_shim_wff_rv_port0__read__8_BIT_145_9___d100;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d183) != DEF__0_CONCAT_DONTCARE___d183)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d183, 132u);
	backing.DEF__0_CONCAT_DONTCARE___d183 = DEF__0_CONCAT_DONTCARE___d183;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d30) != DEF__0_CONCAT_DONTCARE___d30)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d30, 43u);
	backing.DEF__0_CONCAT_DONTCARE___d30 = DEF__0_CONCAT_DONTCARE___d30;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d52) != DEF__0_CONCAT_DONTCARE___d52)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d52, 146u);
	backing.DEF__0_CONCAT_DONTCARE___d52 = DEF__0_CONCAT_DONTCARE___d52;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_0_CONCAT_m_cnt_9_0_CONCAT_DONTCARE_CO_ETC___d23) != DEF__1_CONCAT_0_CONCAT_m_cnt_9_0_CONCAT_DONTCARE_CO_ETC___d23)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_0_CONCAT_m_cnt_9_0_CONCAT_DONTCARE_CO_ETC___d23, 146u);
	backing.DEF__1_CONCAT_0_CONCAT_m_cnt_9_0_CONCAT_DONTCARE_CO_ETC___d23 = DEF__1_CONCAT_0_CONCAT_m_cnt_9_0_CONCAT_DONTCARE_CO_ETC___d23;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_ug_snk_1_putWire_wget__04___d105) != DEF__1_CONCAT_ug_snk_1_putWire_wget__04___d105)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_ug_snk_1_putWire_wget__04___d105, 146u);
	backing.DEF__1_CONCAT_ug_snk_1_putWire_wget__04___d105 = DEF__1_CONCAT_ug_snk_1_putWire_wget__04___d105;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_ug_snk_4_putWire_wget__90___d191) != DEF__1_CONCAT_ug_snk_4_putWire_wget__90___d191)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_ug_snk_4_putWire_wget__90___d191, 132u);
	backing.DEF__1_CONCAT_ug_snk_4_putWire_wget__90___d191 = DEF__1_CONCAT_ug_snk_4_putWire_wget__90___d191;
      }
      ++num;
      if ((backing.DEF_f_wdata__h1796) != DEF_f_wdata__h1796)
      {
	vcd_write_val(sim_hdl, num, DEF_f_wdata__h1796, 128u);
	backing.DEF_f_wdata__h1796 = DEF_f_wdata__h1796;
      }
      ++num;
      if ((backing.DEF_m_shim_shim_arff_rv_port1__read__42_BIT_42___d143) != DEF_m_shim_shim_arff_rv_port1__read__42_BIT_42___d143)
      {
	vcd_write_val(sim_hdl, num, DEF_m_shim_shim_arff_rv_port1__read__42_BIT_42___d143, 1u);
	backing.DEF_m_shim_shim_arff_rv_port1__read__42_BIT_42___d143 = DEF_m_shim_shim_arff_rv_port1__read__42_BIT_42___d143;
      }
      ++num;
      if ((backing.DEF_m_shim_shim_arff_rv_port1__read____d142) != DEF_m_shim_shim_arff_rv_port1__read____d142)
      {
	vcd_write_val(sim_hdl, num, DEF_m_shim_shim_arff_rv_port1__read____d142, 43u);
	backing.DEF_m_shim_shim_arff_rv_port1__read____d142 = DEF_m_shim_shim_arff_rv_port1__read____d142;
      }
      ++num;
      if ((backing.DEF_m_shim_shim_awff_rv_port1__read__7_BIT_42___d58) != DEF_m_shim_shim_awff_rv_port1__read__7_BIT_42___d58)
      {
	vcd_write_val(sim_hdl, num, DEF_m_shim_shim_awff_rv_port1__read__7_BIT_42___d58, 1u);
	backing.DEF_m_shim_shim_awff_rv_port1__read__7_BIT_42___d58 = DEF_m_shim_shim_awff_rv_port1__read__7_BIT_42___d58;
      }
      ++num;
      if ((backing.DEF_m_shim_shim_awff_rv_port1__read____d57) != DEF_m_shim_shim_awff_rv_port1__read____d57)
      {
	vcd_write_val(sim_hdl, num, DEF_m_shim_shim_awff_rv_port1__read____d57, 43u);
	backing.DEF_m_shim_shim_awff_rv_port1__read____d57 = DEF_m_shim_shim_awff_rv_port1__read____d57;
      }
      ++num;
      if ((backing.DEF_m_shim_shim_bff_rv_port0__read__27_BIT_2___d128) != DEF_m_shim_shim_bff_rv_port0__read__27_BIT_2___d128)
      {
	vcd_write_val(sim_hdl, num, DEF_m_shim_shim_bff_rv_port0__read__27_BIT_2___d128, 1u);
	backing.DEF_m_shim_shim_bff_rv_port0__read__27_BIT_2___d128 = DEF_m_shim_shim_bff_rv_port0__read__27_BIT_2___d128;
      }
      ++num;
      if ((backing.DEF_m_shim_shim_rff_rv_port0__read__84_BIT_131___d185) != DEF_m_shim_shim_rff_rv_port0__read__84_BIT_131___d185)
      {
	vcd_write_val(sim_hdl, num, DEF_m_shim_shim_rff_rv_port0__read__84_BIT_131___d185, 1u);
	backing.DEF_m_shim_shim_rff_rv_port0__read__84_BIT_131___d185 = DEF_m_shim_shim_rff_rv_port0__read__84_BIT_131___d185;
      }
      ++num;
      if ((backing.DEF_m_shim_shim_rff_rv_port0__read____d184) != DEF_m_shim_shim_rff_rv_port0__read____d184)
      {
	vcd_write_val(sim_hdl, num, DEF_m_shim_shim_rff_rv_port0__read____d184, 132u);
	backing.DEF_m_shim_shim_rff_rv_port0__read____d184 = DEF_m_shim_shim_rff_rv_port0__read____d184;
      }
      ++num;
      if ((backing.DEF_m_shim_shim_wff_rv_port0__read____d13) != DEF_m_shim_shim_wff_rv_port0__read____d13)
      {
	vcd_write_val(sim_hdl, num, DEF_m_shim_shim_wff_rv_port0__read____d13, 146u);
	backing.DEF_m_shim_shim_wff_rv_port0__read____d13 = DEF_m_shim_shim_wff_rv_port0__read____d13;
      }
      ++num;
      if ((backing.DEF_m_shim_shim_wff_rv_port1__read__5_BITS_144_TO_0___d87) != DEF_m_shim_shim_wff_rv_port1__read__5_BITS_144_TO_0___d87)
      {
	vcd_write_val(sim_hdl, num, DEF_m_shim_shim_wff_rv_port1__read__5_BITS_144_TO_0___d87, 145u);
	backing.DEF_m_shim_shim_wff_rv_port1__read__5_BITS_144_TO_0___d87 = DEF_m_shim_shim_wff_rv_port1__read__5_BITS_144_TO_0___d87;
      }
      ++num;
      if ((backing.DEF_m_shim_shim_wff_rv_port1__read__5_BIT_145___d86) != DEF_m_shim_shim_wff_rv_port1__read__5_BIT_145___d86)
      {
	vcd_write_val(sim_hdl, num, DEF_m_shim_shim_wff_rv_port1__read__5_BIT_145___d86, 1u);
	backing.DEF_m_shim_shim_wff_rv_port1__read__5_BIT_145___d86 = DEF_m_shim_shim_wff_rv_port1__read__5_BIT_145___d86;
      }
      ++num;
      if ((backing.DEF_m_shim_shim_wff_rv_port1__read____d85) != DEF_m_shim_shim_wff_rv_port1__read____d85)
      {
	vcd_write_val(sim_hdl, num, DEF_m_shim_shim_wff_rv_port1__read____d85, 146u);
	backing.DEF_m_shim_shim_wff_rv_port1__read____d85 = DEF_m_shim_shim_wff_rv_port1__read____d85;
      }
      ++num;
      if ((backing.DEF_s_shim_shim_arff_rv_port0__read__55_BIT_42___d156) != DEF_s_shim_shim_arff_rv_port0__read__55_BIT_42___d156)
      {
	vcd_write_val(sim_hdl, num, DEF_s_shim_shim_arff_rv_port0__read__55_BIT_42___d156, 1u);
	backing.DEF_s_shim_shim_arff_rv_port0__read__55_BIT_42___d156 = DEF_s_shim_shim_arff_rv_port0__read__55_BIT_42___d156;
      }
      ++num;
      if ((backing.DEF_s_shim_shim_awff_rv_port0__read__0_BIT_42___d71) != DEF_s_shim_shim_awff_rv_port0__read__0_BIT_42___d71)
      {
	vcd_write_val(sim_hdl, num, DEF_s_shim_shim_awff_rv_port0__read__0_BIT_42___d71, 1u);
	backing.DEF_s_shim_shim_awff_rv_port0__read__0_BIT_42___d71 = DEF_s_shim_shim_awff_rv_port0__read__0_BIT_42___d71;
      }
      ++num;
      if ((backing.DEF_s_shim_shim_awff_rv_port1__read____d28) != DEF_s_shim_shim_awff_rv_port1__read____d28)
      {
	vcd_write_val(sim_hdl, num, DEF_s_shim_shim_awff_rv_port1__read____d28, 43u);
	backing.DEF_s_shim_shim_awff_rv_port1__read____d28 = DEF_s_shim_shim_awff_rv_port1__read____d28;
      }
      ++num;
      if ((backing.DEF_s_shim_shim_bff_rv_port1__read__13_BIT_2___d114) != DEF_s_shim_shim_bff_rv_port1__read__13_BIT_2___d114)
      {
	vcd_write_val(sim_hdl, num, DEF_s_shim_shim_bff_rv_port1__read__13_BIT_2___d114, 1u);
	backing.DEF_s_shim_shim_bff_rv_port1__read__13_BIT_2___d114 = DEF_s_shim_shim_bff_rv_port1__read__13_BIT_2___d114;
      }
      ++num;
      if ((backing.DEF_s_shim_shim_bff_rv_port1__read____d113) != DEF_s_shim_shim_bff_rv_port1__read____d113)
      {
	vcd_write_val(sim_hdl, num, DEF_s_shim_shim_bff_rv_port1__read____d113, 3u);
	backing.DEF_s_shim_shim_bff_rv_port1__read____d113 = DEF_s_shim_shim_bff_rv_port1__read____d113;
      }
      ++num;
      if ((backing.DEF_s_shim_shim_rff_rv_port1__read__70_BITS_130_TO_0___d172) != DEF_s_shim_shim_rff_rv_port1__read__70_BITS_130_TO_0___d172)
      {
	vcd_write_val(sim_hdl, num, DEF_s_shim_shim_rff_rv_port1__read__70_BITS_130_TO_0___d172, 131u);
	backing.DEF_s_shim_shim_rff_rv_port1__read__70_BITS_130_TO_0___d172 = DEF_s_shim_shim_rff_rv_port1__read__70_BITS_130_TO_0___d172;
      }
      ++num;
      if ((backing.DEF_s_shim_shim_rff_rv_port1__read__70_BIT_131___d171) != DEF_s_shim_shim_rff_rv_port1__read__70_BIT_131___d171)
      {
	vcd_write_val(sim_hdl, num, DEF_s_shim_shim_rff_rv_port1__read__70_BIT_131___d171, 1u);
	backing.DEF_s_shim_shim_rff_rv_port1__read__70_BIT_131___d171 = DEF_s_shim_shim_rff_rv_port1__read__70_BIT_131___d171;
      }
      ++num;
      if ((backing.DEF_s_shim_shim_rff_rv_port1__read____d170) != DEF_s_shim_shim_rff_rv_port1__read____d170)
      {
	vcd_write_val(sim_hdl, num, DEF_s_shim_shim_rff_rv_port1__read____d170, 132u);
	backing.DEF_s_shim_shim_rff_rv_port1__read____d170 = DEF_s_shim_shim_rff_rv_port1__read____d170;
      }
      ++num;
      if ((backing.DEF_s_shim_shim_wff_rv_port0__read__8_BIT_145___d99) != DEF_s_shim_shim_wff_rv_port0__read__8_BIT_145___d99)
      {
	vcd_write_val(sim_hdl, num, DEF_s_shim_shim_wff_rv_port0__read__8_BIT_145___d99, 1u);
	backing.DEF_s_shim_shim_wff_rv_port0__read__8_BIT_145___d99 = DEF_s_shim_shim_wff_rv_port0__read__8_BIT_145___d99;
      }
      ++num;
      if ((backing.DEF_s_shim_shim_wff_rv_port0__read____d98) != DEF_s_shim_shim_wff_rv_port0__read____d98)
      {
	vcd_write_val(sim_hdl, num, DEF_s_shim_shim_wff_rv_port0__read____d98, 146u);
	backing.DEF_s_shim_shim_wff_rv_port0__read____d98 = DEF_s_shim_shim_wff_rv_port0__read____d98;
      }
      ++num;
      if ((backing.DEF_s_shim_shim_wff_rv_port1__read__0_BITS_143_TO_17___d55) != DEF_s_shim_shim_wff_rv_port1__read__0_BITS_143_TO_17___d55)
      {
	vcd_write_val(sim_hdl, num, DEF_s_shim_shim_wff_rv_port1__read__0_BITS_143_TO_17___d55, 127u);
	backing.DEF_s_shim_shim_wff_rv_port1__read__0_BITS_143_TO_17___d55 = DEF_s_shim_shim_wff_rv_port1__read__0_BITS_143_TO_17___d55;
      }
      ++num;
      if ((backing.DEF_s_shim_shim_wff_rv_port1__read____d50) != DEF_s_shim_shim_wff_rv_port1__read____d50)
      {
	vcd_write_val(sim_hdl, num, DEF_s_shim_shim_wff_rv_port1__read____d50, 146u);
	backing.DEF_s_shim_shim_wff_rv_port1__read____d50 = DEF_s_shim_shim_wff_rv_port1__read____d50;
      }
      ++num;
      if ((backing.DEF_ug_snk_1_putWire_wget____d104) != DEF_ug_snk_1_putWire_wget____d104)
      {
	vcd_write_val(sim_hdl, num, DEF_ug_snk_1_putWire_wget____d104, 145u);
	backing.DEF_ug_snk_1_putWire_wget____d104 = DEF_ug_snk_1_putWire_wget____d104;
      }
      ++num;
      if ((backing.DEF_ug_snk_4_putWire_wget____d190) != DEF_ug_snk_4_putWire_wget____d190)
      {
	vcd_write_val(sim_hdl, num, DEF_ug_snk_4_putWire_wget____d190, 131u);
	backing.DEF_ug_snk_4_putWire_wget____d190 = DEF_ug_snk_4_putWire_wget____d190;
      }
      ++num;
      if ((backing.DEF_ug_src_1_peekWire_wget____d111) != DEF_ug_src_1_peekWire_wget____d111)
      {
	vcd_write_val(sim_hdl, num, DEF_ug_src_1_peekWire_wget____d111, 145u);
	backing.DEF_ug_src_1_peekWire_wget____d111 = DEF_ug_src_1_peekWire_wget____d111;
      }
      ++num;
      if ((backing.DEF_ug_src_4_peekWire_wget____d197) != DEF_ug_src_4_peekWire_wget____d197)
      {
	vcd_write_val(sim_hdl, num, DEF_ug_src_4_peekWire_wget____d197, 131u);
	backing.DEF_ug_src_4_peekWire_wget____d197 = DEF_ug_src_4_peekWire_wget____d197;
      }
      ++num;
      if ((backing.DEF_v__h1652) != DEF_v__h1652)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h1652, 64u);
	backing.DEF_v__h1652 = DEF_v__h1652;
      }
      ++num;
      if ((backing.DEF_v__h1956) != DEF_v__h1956)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h1956, 64u);
	backing.DEF_v__h1956 = DEF_v__h1956;
      }
      ++num;
      if ((backing.DEF_v__h3196) != DEF_v__h3196)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h3196, 64u);
	backing.DEF_v__h3196 = DEF_v__h3196;
      }
      ++num;
      if ((backing.DEF_v__h3442) != DEF_v__h3442)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h3442, 64u);
	backing.DEF_v__h3442 = DEF_v__h3442;
      }
      ++num;
      if ((backing.DEF_val__h3438) != DEF_val__h3438)
      {
	vcd_write_val(sim_hdl, num, DEF_val__h3438, 128u);
	backing.DEF_val__h3438 = DEF_val__h3438;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_ug_src_1_peekWire_whas__10_THEN_ug_src_1_pe_ETC___d112, 145u);
      backing.DEF_IF_ug_src_1_peekWire_whas__10_THEN_ug_src_1_pe_ETC___d112 = DEF_IF_ug_src_1_peekWire_whas__10_THEN_ug_src_1_pe_ETC___d112;
      vcd_write_val(sim_hdl, num++, DEF_IF_ug_src_4_peekWire_whas__96_THEN_ug_src_4_pe_ETC___d198, 131u);
      backing.DEF_IF_ug_src_4_peekWire_whas__96_THEN_ug_src_4_pe_ETC___d198 = DEF_IF_ug_src_4_peekWire_whas__96_THEN_ug_src_4_pe_ETC___d198;
      vcd_write_val(sim_hdl, num++, DEF_NOT_m_shim_shim_bff_rv_port0__read__27_BIT_2_28___d129, 1u);
      backing.DEF_NOT_m_shim_shim_bff_rv_port0__read__27_BIT_2_28___d129 = DEF_NOT_m_shim_shim_bff_rv_port0__read__27_BIT_2_28___d129;
      vcd_write_val(sim_hdl, num++, DEF_NOT_m_shim_shim_rff_rv_port0__read__84_BIT_131_85___d186, 1u);
      backing.DEF_NOT_m_shim_shim_rff_rv_port0__read__84_BIT_131_85___d186 = DEF_NOT_m_shim_shim_rff_rv_port0__read__84_BIT_131_85___d186;
      vcd_write_val(sim_hdl, num++, DEF_NOT_s_shim_shim_arff_rv_port0__read__55_BIT_42_56___d157, 1u);
      backing.DEF_NOT_s_shim_shim_arff_rv_port0__read__55_BIT_42_56___d157 = DEF_NOT_s_shim_shim_arff_rv_port0__read__55_BIT_42_56___d157;
      vcd_write_val(sim_hdl, num++, DEF_NOT_s_shim_shim_awff_rv_port0__read__0_BIT_42_1___d72, 1u);
      backing.DEF_NOT_s_shim_shim_awff_rv_port0__read__0_BIT_42_1___d72 = DEF_NOT_s_shim_shim_awff_rv_port0__read__0_BIT_42_1___d72;
      vcd_write_val(sim_hdl, num++, DEF_NOT_s_shim_shim_wff_rv_port0__read__8_BIT_145_9___d100, 1u);
      backing.DEF_NOT_s_shim_shim_wff_rv_port0__read__8_BIT_145_9___d100 = DEF_NOT_s_shim_shim_wff_rv_port0__read__8_BIT_145_9___d100;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d183, 132u);
      backing.DEF__0_CONCAT_DONTCARE___d183 = DEF__0_CONCAT_DONTCARE___d183;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d30, 43u);
      backing.DEF__0_CONCAT_DONTCARE___d30 = DEF__0_CONCAT_DONTCARE___d30;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d52, 146u);
      backing.DEF__0_CONCAT_DONTCARE___d52 = DEF__0_CONCAT_DONTCARE___d52;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_0_CONCAT_m_cnt_9_0_CONCAT_DONTCARE_CO_ETC___d23, 146u);
      backing.DEF__1_CONCAT_0_CONCAT_m_cnt_9_0_CONCAT_DONTCARE_CO_ETC___d23 = DEF__1_CONCAT_0_CONCAT_m_cnt_9_0_CONCAT_DONTCARE_CO_ETC___d23;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_ug_snk_1_putWire_wget__04___d105, 146u);
      backing.DEF__1_CONCAT_ug_snk_1_putWire_wget__04___d105 = DEF__1_CONCAT_ug_snk_1_putWire_wget__04___d105;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_ug_snk_4_putWire_wget__90___d191, 132u);
      backing.DEF__1_CONCAT_ug_snk_4_putWire_wget__90___d191 = DEF__1_CONCAT_ug_snk_4_putWire_wget__90___d191;
      vcd_write_val(sim_hdl, num++, DEF_f_wdata__h1796, 128u);
      backing.DEF_f_wdata__h1796 = DEF_f_wdata__h1796;
      vcd_write_val(sim_hdl, num++, DEF_m_shim_shim_arff_rv_port1__read__42_BIT_42___d143, 1u);
      backing.DEF_m_shim_shim_arff_rv_port1__read__42_BIT_42___d143 = DEF_m_shim_shim_arff_rv_port1__read__42_BIT_42___d143;
      vcd_write_val(sim_hdl, num++, DEF_m_shim_shim_arff_rv_port1__read____d142, 43u);
      backing.DEF_m_shim_shim_arff_rv_port1__read____d142 = DEF_m_shim_shim_arff_rv_port1__read____d142;
      vcd_write_val(sim_hdl, num++, DEF_m_shim_shim_awff_rv_port1__read__7_BIT_42___d58, 1u);
      backing.DEF_m_shim_shim_awff_rv_port1__read__7_BIT_42___d58 = DEF_m_shim_shim_awff_rv_port1__read__7_BIT_42___d58;
      vcd_write_val(sim_hdl, num++, DEF_m_shim_shim_awff_rv_port1__read____d57, 43u);
      backing.DEF_m_shim_shim_awff_rv_port1__read____d57 = DEF_m_shim_shim_awff_rv_port1__read____d57;
      vcd_write_val(sim_hdl, num++, DEF_m_shim_shim_bff_rv_port0__read__27_BIT_2___d128, 1u);
      backing.DEF_m_shim_shim_bff_rv_port0__read__27_BIT_2___d128 = DEF_m_shim_shim_bff_rv_port0__read__27_BIT_2___d128;
      vcd_write_val(sim_hdl, num++, DEF_m_shim_shim_rff_rv_port0__read__84_BIT_131___d185, 1u);
      backing.DEF_m_shim_shim_rff_rv_port0__read__84_BIT_131___d185 = DEF_m_shim_shim_rff_rv_port0__read__84_BIT_131___d185;
      vcd_write_val(sim_hdl, num++, DEF_m_shim_shim_rff_rv_port0__read____d184, 132u);
      backing.DEF_m_shim_shim_rff_rv_port0__read____d184 = DEF_m_shim_shim_rff_rv_port0__read____d184;
      vcd_write_val(sim_hdl, num++, DEF_m_shim_shim_wff_rv_port0__read____d13, 146u);
      backing.DEF_m_shim_shim_wff_rv_port0__read____d13 = DEF_m_shim_shim_wff_rv_port0__read____d13;
      vcd_write_val(sim_hdl, num++, DEF_m_shim_shim_wff_rv_port1__read__5_BITS_144_TO_0___d87, 145u);
      backing.DEF_m_shim_shim_wff_rv_port1__read__5_BITS_144_TO_0___d87 = DEF_m_shim_shim_wff_rv_port1__read__5_BITS_144_TO_0___d87;
      vcd_write_val(sim_hdl, num++, DEF_m_shim_shim_wff_rv_port1__read__5_BIT_145___d86, 1u);
      backing.DEF_m_shim_shim_wff_rv_port1__read__5_BIT_145___d86 = DEF_m_shim_shim_wff_rv_port1__read__5_BIT_145___d86;
      vcd_write_val(sim_hdl, num++, DEF_m_shim_shim_wff_rv_port1__read____d85, 146u);
      backing.DEF_m_shim_shim_wff_rv_port1__read____d85 = DEF_m_shim_shim_wff_rv_port1__read____d85;
      vcd_write_val(sim_hdl, num++, DEF_s_shim_shim_arff_rv_port0__read__55_BIT_42___d156, 1u);
      backing.DEF_s_shim_shim_arff_rv_port0__read__55_BIT_42___d156 = DEF_s_shim_shim_arff_rv_port0__read__55_BIT_42___d156;
      vcd_write_val(sim_hdl, num++, DEF_s_shim_shim_awff_rv_port0__read__0_BIT_42___d71, 1u);
      backing.DEF_s_shim_shim_awff_rv_port0__read__0_BIT_42___d71 = DEF_s_shim_shim_awff_rv_port0__read__0_BIT_42___d71;
      vcd_write_val(sim_hdl, num++, DEF_s_shim_shim_awff_rv_port1__read____d28, 43u);
      backing.DEF_s_shim_shim_awff_rv_port1__read____d28 = DEF_s_shim_shim_awff_rv_port1__read____d28;
      vcd_write_val(sim_hdl, num++, DEF_s_shim_shim_bff_rv_port1__read__13_BIT_2___d114, 1u);
      backing.DEF_s_shim_shim_bff_rv_port1__read__13_BIT_2___d114 = DEF_s_shim_shim_bff_rv_port1__read__13_BIT_2___d114;
      vcd_write_val(sim_hdl, num++, DEF_s_shim_shim_bff_rv_port1__read____d113, 3u);
      backing.DEF_s_shim_shim_bff_rv_port1__read____d113 = DEF_s_shim_shim_bff_rv_port1__read____d113;
      vcd_write_val(sim_hdl, num++, DEF_s_shim_shim_rff_rv_port1__read__70_BITS_130_TO_0___d172, 131u);
      backing.DEF_s_shim_shim_rff_rv_port1__read__70_BITS_130_TO_0___d172 = DEF_s_shim_shim_rff_rv_port1__read__70_BITS_130_TO_0___d172;
      vcd_write_val(sim_hdl, num++, DEF_s_shim_shim_rff_rv_port1__read__70_BIT_131___d171, 1u);
      backing.DEF_s_shim_shim_rff_rv_port1__read__70_BIT_131___d171 = DEF_s_shim_shim_rff_rv_port1__read__70_BIT_131___d171;
      vcd_write_val(sim_hdl, num++, DEF_s_shim_shim_rff_rv_port1__read____d170, 132u);
      backing.DEF_s_shim_shim_rff_rv_port1__read____d170 = DEF_s_shim_shim_rff_rv_port1__read____d170;
      vcd_write_val(sim_hdl, num++, DEF_s_shim_shim_wff_rv_port0__read__8_BIT_145___d99, 1u);
      backing.DEF_s_shim_shim_wff_rv_port0__read__8_BIT_145___d99 = DEF_s_shim_shim_wff_rv_port0__read__8_BIT_145___d99;
      vcd_write_val(sim_hdl, num++, DEF_s_shim_shim_wff_rv_port0__read____d98, 146u);
      backing.DEF_s_shim_shim_wff_rv_port0__read____d98 = DEF_s_shim_shim_wff_rv_port0__read____d98;
      vcd_write_val(sim_hdl, num++, DEF_s_shim_shim_wff_rv_port1__read__0_BITS_143_TO_17___d55, 127u);
      backing.DEF_s_shim_shim_wff_rv_port1__read__0_BITS_143_TO_17___d55 = DEF_s_shim_shim_wff_rv_port1__read__0_BITS_143_TO_17___d55;
      vcd_write_val(sim_hdl, num++, DEF_s_shim_shim_wff_rv_port1__read____d50, 146u);
      backing.DEF_s_shim_shim_wff_rv_port1__read____d50 = DEF_s_shim_shim_wff_rv_port1__read____d50;
      vcd_write_val(sim_hdl, num++, DEF_ug_snk_1_putWire_wget____d104, 145u);
      backing.DEF_ug_snk_1_putWire_wget____d104 = DEF_ug_snk_1_putWire_wget____d104;
      vcd_write_val(sim_hdl, num++, DEF_ug_snk_4_putWire_wget____d190, 131u);
      backing.DEF_ug_snk_4_putWire_wget____d190 = DEF_ug_snk_4_putWire_wget____d190;
      vcd_write_val(sim_hdl, num++, DEF_ug_src_1_peekWire_wget____d111, 145u);
      backing.DEF_ug_src_1_peekWire_wget____d111 = DEF_ug_src_1_peekWire_wget____d111;
      vcd_write_val(sim_hdl, num++, DEF_ug_src_4_peekWire_wget____d197, 131u);
      backing.DEF_ug_src_4_peekWire_wget____d197 = DEF_ug_src_4_peekWire_wget____d197;
      vcd_write_val(sim_hdl, num++, DEF_v__h1652, 64u);
      backing.DEF_v__h1652 = DEF_v__h1652;
      vcd_write_val(sim_hdl, num++, DEF_v__h1956, 64u);
      backing.DEF_v__h1956 = DEF_v__h1956;
      vcd_write_val(sim_hdl, num++, DEF_v__h3196, 64u);
      backing.DEF_v__h3196 = DEF_v__h3196;
      vcd_write_val(sim_hdl, num++, DEF_v__h3442, 64u);
      backing.DEF_v__h3442 = DEF_v__h3442;
      vcd_write_val(sim_hdl, num++, DEF_val__h3438, 128u);
      backing.DEF_val__h3438 = DEF_val__h3438;
    }
}

void MOD_top::vcd_prims(tVCDDumpType dt, MOD_top &backing)
{
  INST_m_awSent.dump_VCD(dt, backing.INST_m_awSent);
  INST_m_cnt.dump_VCD(dt, backing.INST_m_cnt);
  INST_m_nextWriteAddr.dump_VCD(dt, backing.INST_m_nextWriteAddr);
  INST_m_reqSent.dump_VCD(dt, backing.INST_m_reqSent);
  INST_m_rspCnt.dump_VCD(dt, backing.INST_m_rspCnt);
  INST_m_shim_shim_arff_rv.dump_VCD(dt, backing.INST_m_shim_shim_arff_rv);
  INST_m_shim_shim_awff_rv.dump_VCD(dt, backing.INST_m_shim_shim_awff_rv);
  INST_m_shim_shim_bff_rv.dump_VCD(dt, backing.INST_m_shim_shim_bff_rv);
  INST_m_shim_shim_rff_rv.dump_VCD(dt, backing.INST_m_shim_shim_rff_rv);
  INST_m_shim_shim_wff_rv.dump_VCD(dt, backing.INST_m_shim_shim_wff_rv);
  INST_s_shim_shim_arff_rv.dump_VCD(dt, backing.INST_s_shim_shim_arff_rv);
  INST_s_shim_shim_awff_rv.dump_VCD(dt, backing.INST_s_shim_shim_awff_rv);
  INST_s_shim_shim_bff_rv.dump_VCD(dt, backing.INST_s_shim_shim_bff_rv);
  INST_s_shim_shim_rff_rv.dump_VCD(dt, backing.INST_s_shim_shim_rff_rv);
  INST_s_shim_shim_wff_rv.dump_VCD(dt, backing.INST_s_shim_shim_wff_rv);
  INST_ug_snk_1_canPutWire.dump_VCD(dt, backing.INST_ug_snk_1_canPutWire);
  INST_ug_snk_1_putWire.dump_VCD(dt, backing.INST_ug_snk_1_putWire);
  INST_ug_snk_2_canPutWire.dump_VCD(dt, backing.INST_ug_snk_2_canPutWire);
  INST_ug_snk_2_putWire.dump_VCD(dt, backing.INST_ug_snk_2_putWire);
  INST_ug_snk_3_canPutWire.dump_VCD(dt, backing.INST_ug_snk_3_canPutWire);
  INST_ug_snk_3_putWire.dump_VCD(dt, backing.INST_ug_snk_3_putWire);
  INST_ug_snk_4_canPutWire.dump_VCD(dt, backing.INST_ug_snk_4_canPutWire);
  INST_ug_snk_4_putWire.dump_VCD(dt, backing.INST_ug_snk_4_putWire);
  INST_ug_snk_canPutWire.dump_VCD(dt, backing.INST_ug_snk_canPutWire);
  INST_ug_snk_putWire.dump_VCD(dt, backing.INST_ug_snk_putWire);
  INST_ug_src_1_canPeekWire.dump_VCD(dt, backing.INST_ug_src_1_canPeekWire);
  INST_ug_src_1_dropWire.dump_VCD(dt, backing.INST_ug_src_1_dropWire);
  INST_ug_src_1_peekWire.dump_VCD(dt, backing.INST_ug_src_1_peekWire);
  INST_ug_src_2_canPeekWire.dump_VCD(dt, backing.INST_ug_src_2_canPeekWire);
  INST_ug_src_2_dropWire.dump_VCD(dt, backing.INST_ug_src_2_dropWire);
  INST_ug_src_2_peekWire.dump_VCD(dt, backing.INST_ug_src_2_peekWire);
  INST_ug_src_3_canPeekWire.dump_VCD(dt, backing.INST_ug_src_3_canPeekWire);
  INST_ug_src_3_dropWire.dump_VCD(dt, backing.INST_ug_src_3_dropWire);
  INST_ug_src_3_peekWire.dump_VCD(dt, backing.INST_ug_src_3_peekWire);
  INST_ug_src_4_canPeekWire.dump_VCD(dt, backing.INST_ug_src_4_canPeekWire);
  INST_ug_src_4_dropWire.dump_VCD(dt, backing.INST_ug_src_4_dropWire);
  INST_ug_src_4_peekWire.dump_VCD(dt, backing.INST_ug_src_4_peekWire);
  INST_ug_src_canPeekWire.dump_VCD(dt, backing.INST_ug_src_canPeekWire);
  INST_ug_src_dropWire.dump_VCD(dt, backing.INST_ug_src_dropWire);
  INST_ug_src_peekWire.dump_VCD(dt, backing.INST_ug_src_peekWire);
}
