# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../model/ADD2.vhd" \
"../../../../../testbench/ADD2_tb.vhd" \

# Do not sort compile order
nosort
