Running: /home/nils/bin/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/nils/uni/WS1819/Hardware Lab/Ex1/Ex1/Ex23new_tb_isim_beh.exe -prj /home/nils/uni/WS1819/Hardware Lab/Ex1/Ex1/Ex23new_tb_beh.prj work.Ex23new_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/nils/uni/WS1819/Hardware Lab/Ex1/Ex1/Ex23new.v" into library work
Analyzing Verilog file "/home/nils/uni/WS1819/Hardware Lab/Ex1/Ex1/Ex23new_tb.v" into library work
Analyzing Verilog file "/home/nils/bin/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/home/nils/uni/WS1819/Hardware Lab/Ex1/Ex1/Ex23new_tb.v" Line 14: Port index is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 95480 KB
Fuse CPU Usage: 1020 ms
Compiling module Ex23new
Compiling module Ex23new_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/nils/uni/WS1819/Hardware Lab/Ex1/Ex1/Ex23new_tb_isim_beh.exe
Fuse Memory Usage: 655684 KB
Fuse CPU Usage: 1030 ms
GCC CPU Usage: 330 ms
