<profile>

<section name = "Vivado HLS Report for 'sbs_spike_50'" level="0">
<item name = "Date">Wed Mar 25 12:49:43 2020
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">sbs_spike_50</item>
<item name = "Solution">sbs_spike_50</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00, 6.09, 0.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, ?, no</column>
<column name=" + Loop 1.1">?, ?, 18, 15, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 1046</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, 2, 590, 901</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 642</column>
<column name="Register">-, -, 1123, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, 1, 4</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="sbs_spike_50_CRTL_BUS_s_axi_U">sbs_spike_50_CRTL_BUS_s_axi, 0, 0, 150, 232</column>
<column name="sbs_spike_50_faddbkb_U1">sbs_spike_50_faddbkb, 0, 2, 365, 421</column>
<column name="sbs_spike_50_fcmpcud_U2">sbs_spike_50_fcmpcud, 0, 0, 75, 248</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_15_fu_621_p2">+, 0, 0, 39, 32, 1</column>
<column name="tmp_22_fu_439_p2">+, 0, 0, 38, 31, 1</column>
<column name="tmp_4_fu_325_p2">+, 0, 0, 39, 2, 32</column>
<column name="tmp_5_fu_330_p2">+, 0, 0, 39, 2, 32</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state10_pp0_stage3_iter0">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state23_io">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state24_io">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_1789">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_1793">and, 0, 0, 8, 1, 1</column>
<column name="ap_predicate_op124_fadd_state10">and, 0, 0, 8, 1, 1</column>
<column name="ap_predicate_op136_fadd_state19">and, 0, 0, 8, 1, 1</column>
<column name="ap_predicate_op166_write_state23">and, 0, 0, 8, 1, 1</column>
<column name="stream_in_V_data_V_0_load_A">and, 0, 0, 8, 1, 1</column>
<column name="stream_in_V_data_V_0_load_B">and, 0, 0, 8, 1, 1</column>
<column name="stream_in_V_dest_V_0_load_A">and, 0, 0, 8, 1, 1</column>
<column name="stream_in_V_dest_V_0_load_B">and, 0, 0, 8, 1, 1</column>
<column name="stream_in_V_id_V_0_load_A">and, 0, 0, 8, 1, 1</column>
<column name="stream_in_V_id_V_0_load_B">and, 0, 0, 8, 1, 1</column>
<column name="stream_in_V_keep_V_0_load_A">and, 0, 0, 8, 1, 1</column>
<column name="stream_in_V_keep_V_0_load_B">and, 0, 0, 8, 1, 1</column>
<column name="stream_in_V_strb_V_0_load_A">and, 0, 0, 8, 1, 1</column>
<column name="stream_in_V_strb_V_0_load_B">and, 0, 0, 8, 1, 1</column>
<column name="stream_in_V_user_V_0_load_A">and, 0, 0, 8, 1, 1</column>
<column name="stream_in_V_user_V_0_load_B">and, 0, 0, 8, 1, 1</column>
<column name="stream_out_V_data_V_1_load_A">and, 0, 0, 8, 1, 1</column>
<column name="stream_out_V_data_V_1_load_B">and, 0, 0, 8, 1, 1</column>
<column name="stream_out_V_dest_V_1_load_A">and, 0, 0, 8, 1, 1</column>
<column name="stream_out_V_dest_V_1_load_B">and, 0, 0, 8, 1, 1</column>
<column name="stream_out_V_id_V_1_load_A">and, 0, 0, 8, 1, 1</column>
<column name="stream_out_V_id_V_1_load_B">and, 0, 0, 8, 1, 1</column>
<column name="stream_out_V_keep_V_1_load_A">and, 0, 0, 8, 1, 1</column>
<column name="stream_out_V_keep_V_1_load_B">and, 0, 0, 8, 1, 1</column>
<column name="stream_out_V_last_V_1_load_A">and, 0, 0, 8, 1, 1</column>
<column name="stream_out_V_last_V_1_load_B">and, 0, 0, 8, 1, 1</column>
<column name="stream_out_V_strb_V_1_load_A">and, 0, 0, 8, 1, 1</column>
<column name="stream_out_V_strb_V_1_load_B">and, 0, 0, 8, 1, 1</column>
<column name="stream_out_V_user_V_1_load_A">and, 0, 0, 8, 1, 1</column>
<column name="stream_out_V_user_V_1_load_B">and, 0, 0, 8, 1, 1</column>
<column name="tmp_27_fu_501_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp_29_fu_507_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp_34_fu_568_p2">and, 0, 0, 8, 1, 1</column>
<column name="notlhs2_fu_455_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="notlhs6_fu_545_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="notlhs_fu_479_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="notrhs3_fu_424_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="notrhs7_fu_551_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="notrhs_fu_485_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="stream_in_V_data_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="stream_in_V_dest_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="stream_in_V_id_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="stream_in_V_keep_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="stream_in_V_strb_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="stream_in_V_user_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="stream_out_V_data_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="stream_out_V_dest_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="stream_out_V_id_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="stream_out_V_keep_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="stream_out_V_last_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="stream_out_V_strb_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="stream_out_V_user_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_10_fu_434_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_19_fu_518_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_7_fu_341_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_8_fu_346_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="tmp_last_V_fu_585_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_state3">or, 0, 0, 8, 1, 1</column>
<column name="or_cond_fu_574_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp_12_fu_522_p2">or, 0, 0, 39, 32, 19</column>
<column name="tmp_17_fu_557_p2">or, 0, 0, 39, 32, 20</column>
<column name="tmp_20_fu_579_p2">or, 0, 0, 39, 32, 21</column>
<column name="tmp_21_fu_590_p2">or, 0, 0, 39, 32, 22</column>
<column name="tmp_25_fu_491_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp_26_fu_497_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp_32_fu_564_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp_9_fu_359_p2">or, 0, 0, 39, 32, 17</column>
<column name="tmp_s_fu_352_p2">or, 0, 0, 39, 32, 18</column>
<column name="ap_enable_pp0">xor, 0, 0, 8, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 8, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">109, 23, 1, 23</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_phi_mux_sum_load8_phi_fu_260_p8">9, 2, 32, 64</column>
<column name="ap_phi_mux_sum_load_phi_fu_225_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_tmp_data_V_3_phi_fu_249_p4">9, 2, 31, 62</column>
<column name="ap_phi_reg_pp0_iter1_debug_load3_reg_272">21, 4, 31, 124</column>
<column name="debug">41, 8, 32, 256</column>
<column name="debug_load6_reg_201">9, 2, 32, 64</column>
<column name="debug_load_1_reg_180">9, 2, 32, 64</column>
<column name="debug_load_2_reg_233">9, 2, 32, 64</column>
<column name="grp_fu_292_opcode">15, 3, 5, 15</column>
<column name="grp_fu_292_p0">15, 3, 32, 96</column>
<column name="grp_fu_292_p1">15, 3, 32, 96</column>
<column name="stream_in_TDATA_blk_n">9, 2, 1, 2</column>
<column name="stream_in_V_data_V_0_data_out">9, 2, 32, 64</column>
<column name="stream_in_V_data_V_0_state">15, 3, 2, 6</column>
<column name="stream_in_V_dest_V_0_data_out">9, 2, 6, 12</column>
<column name="stream_in_V_dest_V_0_state">15, 3, 2, 6</column>
<column name="stream_in_V_id_V_0_data_out">9, 2, 5, 10</column>
<column name="stream_in_V_id_V_0_state">15, 3, 2, 6</column>
<column name="stream_in_V_keep_V_0_data_out">9, 2, 4, 8</column>
<column name="stream_in_V_keep_V_0_state">15, 3, 2, 6</column>
<column name="stream_in_V_strb_V_0_data_out">9, 2, 4, 8</column>
<column name="stream_in_V_strb_V_0_state">15, 3, 2, 6</column>
<column name="stream_in_V_user_V_0_data_out">9, 2, 2, 4</column>
<column name="stream_in_V_user_V_0_state">15, 3, 2, 6</column>
<column name="stream_out_TDATA_blk_n">9, 2, 1, 2</column>
<column name="stream_out_V_data_V_1_data_out">9, 2, 32, 64</column>
<column name="stream_out_V_data_V_1_state">15, 3, 2, 6</column>
<column name="stream_out_V_dest_V_1_data_out">9, 2, 6, 12</column>
<column name="stream_out_V_dest_V_1_state">15, 3, 2, 6</column>
<column name="stream_out_V_id_V_1_data_out">9, 2, 5, 10</column>
<column name="stream_out_V_id_V_1_state">15, 3, 2, 6</column>
<column name="stream_out_V_keep_V_1_data_out">9, 2, 4, 8</column>
<column name="stream_out_V_keep_V_1_state">15, 3, 2, 6</column>
<column name="stream_out_V_last_V_1_data_out">9, 2, 1, 2</column>
<column name="stream_out_V_last_V_1_state">15, 3, 2, 6</column>
<column name="stream_out_V_strb_V_1_data_out">9, 2, 4, 8</column>
<column name="stream_out_V_strb_V_1_state">15, 3, 2, 6</column>
<column name="stream_out_V_user_V_1_data_out">9, 2, 2, 4</column>
<column name="stream_out_V_user_V_1_state">15, 3, 2, 6</column>
<column name="sum_load_reg_221">9, 2, 32, 64</column>
<column name="tmp_6_reg_190">9, 2, 32, 64</column>
<column name="tmp_data_V_3_reg_245">9, 2, 31, 62</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">22, 0, 22, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter0_debug_load3_reg_272">31, 0, 32, 1</column>
<column name="ap_phi_reg_pp0_iter0_sum_load8_reg_256">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_debug_load3_reg_272">31, 0, 32, 1</column>
<column name="ap_phi_reg_pp0_iter1_sum_load8_reg_256">32, 0, 32, 0</column>
<column name="ap_reg_ioackin_debug_dummy_ack">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter1_tmp_10_reg_707">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter1_tmp_data_V_4_reg_701">31, 0, 32, 1</column>
<column name="channel_dest_V">6, 0, 6, 0</column>
<column name="channel_id_V">5, 0, 5, 0</column>
<column name="channel_keep_V">4, 0, 4, 0</column>
<column name="channel_strb_V">4, 0, 4, 0</column>
<column name="channel_user_V">2, 0, 2, 0</column>
<column name="debug_load3_reg_272">31, 0, 32, 1</column>
<column name="debug_load6_reg_201">32, 0, 32, 0</column>
<column name="debug_load_1_reg_180">32, 0, 32, 0</column>
<column name="debug_load_2_reg_233">32, 0, 32, 0</column>
<column name="ip_index">32, 0, 32, 0</column>
<column name="layerSize_read_reg_633">32, 0, 32, 0</column>
<column name="notlhs2_reg_716">1, 0, 1, 0</column>
<column name="notlhs6_reg_750">1, 0, 1, 0</column>
<column name="notrhs3_reg_696">1, 0, 1, 0</column>
<column name="notrhs7_reg_755">1, 0, 1, 0</column>
<column name="or_cond_reg_765">1, 0, 1, 0</column>
<column name="storemerge_reg_211">32, 0, 32, 0</column>
<column name="stream_in_V_data_V_0_payload_A">32, 0, 32, 0</column>
<column name="stream_in_V_data_V_0_payload_B">32, 0, 32, 0</column>
<column name="stream_in_V_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="stream_in_V_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="stream_in_V_data_V_0_state">2, 0, 2, 0</column>
<column name="stream_in_V_dest_V_0_payload_A">6, 0, 6, 0</column>
<column name="stream_in_V_dest_V_0_payload_B">6, 0, 6, 0</column>
<column name="stream_in_V_dest_V_0_sel_rd">1, 0, 1, 0</column>
<column name="stream_in_V_dest_V_0_sel_wr">1, 0, 1, 0</column>
<column name="stream_in_V_dest_V_0_state">2, 0, 2, 0</column>
<column name="stream_in_V_id_V_0_payload_A">5, 0, 5, 0</column>
<column name="stream_in_V_id_V_0_payload_B">5, 0, 5, 0</column>
<column name="stream_in_V_id_V_0_sel_rd">1, 0, 1, 0</column>
<column name="stream_in_V_id_V_0_sel_wr">1, 0, 1, 0</column>
<column name="stream_in_V_id_V_0_state">2, 0, 2, 0</column>
<column name="stream_in_V_keep_V_0_payload_A">4, 0, 4, 0</column>
<column name="stream_in_V_keep_V_0_payload_B">4, 0, 4, 0</column>
<column name="stream_in_V_keep_V_0_sel_rd">1, 0, 1, 0</column>
<column name="stream_in_V_keep_V_0_sel_wr">1, 0, 1, 0</column>
<column name="stream_in_V_keep_V_0_state">2, 0, 2, 0</column>
<column name="stream_in_V_strb_V_0_payload_A">4, 0, 4, 0</column>
<column name="stream_in_V_strb_V_0_payload_B">4, 0, 4, 0</column>
<column name="stream_in_V_strb_V_0_sel_rd">1, 0, 1, 0</column>
<column name="stream_in_V_strb_V_0_sel_wr">1, 0, 1, 0</column>
<column name="stream_in_V_strb_V_0_state">2, 0, 2, 0</column>
<column name="stream_in_V_user_V_0_payload_A">2, 0, 2, 0</column>
<column name="stream_in_V_user_V_0_payload_B">2, 0, 2, 0</column>
<column name="stream_in_V_user_V_0_sel_rd">1, 0, 1, 0</column>
<column name="stream_in_V_user_V_0_sel_wr">1, 0, 1, 0</column>
<column name="stream_in_V_user_V_0_state">2, 0, 2, 0</column>
<column name="stream_out_V_data_V_1_payload_A">32, 0, 32, 0</column>
<column name="stream_out_V_data_V_1_payload_B">32, 0, 32, 0</column>
<column name="stream_out_V_data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="stream_out_V_data_V_1_sel_wr">1, 0, 1, 0</column>
<column name="stream_out_V_data_V_1_state">2, 0, 2, 0</column>
<column name="stream_out_V_dest_V_1_payload_A">6, 0, 6, 0</column>
<column name="stream_out_V_dest_V_1_payload_B">6, 0, 6, 0</column>
<column name="stream_out_V_dest_V_1_sel_rd">1, 0, 1, 0</column>
<column name="stream_out_V_dest_V_1_sel_wr">1, 0, 1, 0</column>
<column name="stream_out_V_dest_V_1_state">2, 0, 2, 0</column>
<column name="stream_out_V_id_V_1_payload_A">5, 0, 5, 0</column>
<column name="stream_out_V_id_V_1_payload_B">5, 0, 5, 0</column>
<column name="stream_out_V_id_V_1_sel_rd">1, 0, 1, 0</column>
<column name="stream_out_V_id_V_1_sel_wr">1, 0, 1, 0</column>
<column name="stream_out_V_id_V_1_state">2, 0, 2, 0</column>
<column name="stream_out_V_keep_V_1_payload_A">4, 0, 4, 0</column>
<column name="stream_out_V_keep_V_1_payload_B">4, 0, 4, 0</column>
<column name="stream_out_V_keep_V_1_sel_rd">1, 0, 1, 0</column>
<column name="stream_out_V_keep_V_1_sel_wr">1, 0, 1, 0</column>
<column name="stream_out_V_keep_V_1_state">2, 0, 2, 0</column>
<column name="stream_out_V_last_V_1_payload_A">1, 0, 1, 0</column>
<column name="stream_out_V_last_V_1_payload_B">1, 0, 1, 0</column>
<column name="stream_out_V_last_V_1_sel_rd">1, 0, 1, 0</column>
<column name="stream_out_V_last_V_1_sel_wr">1, 0, 1, 0</column>
<column name="stream_out_V_last_V_1_state">2, 0, 2, 0</column>
<column name="stream_out_V_strb_V_1_payload_A">4, 0, 4, 0</column>
<column name="stream_out_V_strb_V_1_payload_B">4, 0, 4, 0</column>
<column name="stream_out_V_strb_V_1_sel_rd">1, 0, 1, 0</column>
<column name="stream_out_V_strb_V_1_sel_wr">1, 0, 1, 0</column>
<column name="stream_out_V_strb_V_1_state">2, 0, 2, 0</column>
<column name="stream_out_V_user_V_1_payload_A">2, 0, 2, 0</column>
<column name="stream_out_V_user_V_1_payload_B">2, 0, 2, 0</column>
<column name="stream_out_V_user_V_1_sel_rd">1, 0, 1, 0</column>
<column name="stream_out_V_user_V_1_sel_wr">1, 0, 1, 0</column>
<column name="stream_out_V_user_V_1_state">2, 0, 2, 0</column>
<column name="sum_load_reg_221">32, 0, 32, 0</column>
<column name="tmp_10_reg_707">1, 0, 1, 0</column>
<column name="tmp_12_reg_735">31, 0, 32, 1</column>
<column name="tmp_16_reg_741">32, 0, 32, 0</column>
<column name="tmp_18_reg_644">8, 0, 8, 0</column>
<column name="tmp_19_reg_730">1, 0, 1, 0</column>
<column name="tmp_20_reg_769">29, 0, 32, 3</column>
<column name="tmp_21_reg_780">28, 0, 32, 4</column>
<column name="tmp_22_reg_711">31, 0, 31, 0</column>
<column name="tmp_29_reg_721">1, 0, 1, 0</column>
<column name="tmp_2_reg_690">32, 0, 32, 0</column>
<column name="tmp_4_reg_654">32, 0, 32, 0</column>
<column name="tmp_5_reg_659">32, 0, 32, 0</column>
<column name="tmp_6_reg_190">32, 0, 32, 0</column>
<column name="tmp_data_V_3_reg_245">31, 0, 31, 0</column>
<column name="tmp_data_V_4_reg_701">31, 0, 32, 1</column>
<column name="tmp_last_V_reg_775">1, 0, 1, 0</column>
<column name="tmp_reg_639">8, 0, 8, 0</column>
<column name="vectorSize_read_reg_627">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CRTL_BUS_AWVALID">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_AWREADY">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_AWADDR">in, 6, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WVALID">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WREADY">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WDATA">in, 32, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WSTRB">in, 4, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_ARVALID">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_ARREADY">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_ARADDR">in, 6, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RVALID">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RREADY">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RDATA">out, 32, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RRESP">out, 2, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_BVALID">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_BREADY">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_BRESP">out, 2, s_axi, CRTL_BUS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, sbs_spike_50, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, sbs_spike_50, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, sbs_spike_50, return value</column>
<column name="stream_in_TDATA">in, 32, axis, stream_in_V_data_V, pointer</column>
<column name="stream_in_TVALID">in, 1, axis, stream_in_V_dest_V, pointer</column>
<column name="stream_in_TREADY">out, 1, axis, stream_in_V_dest_V, pointer</column>
<column name="stream_in_TDEST">in, 6, axis, stream_in_V_dest_V, pointer</column>
<column name="stream_in_TKEEP">in, 4, axis, stream_in_V_keep_V, pointer</column>
<column name="stream_in_TSTRB">in, 4, axis, stream_in_V_strb_V, pointer</column>
<column name="stream_in_TUSER">in, 2, axis, stream_in_V_user_V, pointer</column>
<column name="stream_in_TLAST">in, 1, axis, stream_in_V_last_V, pointer</column>
<column name="stream_in_TID">in, 5, axis, stream_in_V_id_V, pointer</column>
<column name="stream_out_TDATA">out, 32, axis, stream_out_V_data_V, pointer</column>
<column name="stream_out_TVALID">out, 1, axis, stream_out_V_dest_V, pointer</column>
<column name="stream_out_TREADY">in, 1, axis, stream_out_V_dest_V, pointer</column>
<column name="stream_out_TDEST">out, 6, axis, stream_out_V_dest_V, pointer</column>
<column name="stream_out_TKEEP">out, 4, axis, stream_out_V_keep_V, pointer</column>
<column name="stream_out_TSTRB">out, 4, axis, stream_out_V_strb_V, pointer</column>
<column name="stream_out_TUSER">out, 2, axis, stream_out_V_user_V, pointer</column>
<column name="stream_out_TLAST">out, 1, axis, stream_out_V_last_V, pointer</column>
<column name="stream_out_TID">out, 5, axis, stream_out_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
