// Seed: 2299410824
`default_nettype wire `timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    input logic id_3
);
  logic id_4;
endmodule
