INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/tcm/RandomGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RandomGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_csr_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_csr_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_decode
INFO: [VRFC 10-311] analyzing module fetch_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_exec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_exec
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_frontend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_frontend
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_issue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_issue
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_lsu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_lsu
INFO: [VRFC 10-311] analyzing module biriscv_lsu_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_npc
INFO: [VRFC 10-311] analyzing module biriscv_npc_lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_pipe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_pipe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/biriscv_xilinx_2r1w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biriscv_xilinx_2r1w
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/tcm/dport_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dport_axi
INFO: [VRFC 10-311] analyzing module dport_axi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/tcm/dport_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dport_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/core/riscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/top/riscv_tcm_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_tcm_top
INFO: [VRFC 10-2458] undeclared symbol random_num_w, assumed default net type wire [H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/top/riscv_tcm_top.v:311]
WARNING: [VRFC 10-2938] 'random_num_w' is already implicitly declared on line 311 [H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/top/riscv_tcm_top.v:396]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/tcm/tcm_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tcm_mem
WARNING: [VRFC 10-3380] identifier 'muxed_hi_q' is used before its declaration [H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/tcm/tcm_mem.v:309]
WARNING: [VRFC 10-3380] identifier 'muxed_hi_q' is used before its declaration [H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/tcm/tcm_mem.v:310]
WARNING: [VRFC 10-3380] identifier 'muxed_hi_q' is used before its declaration [H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/tcm/tcm_mem.v:311]
WARNING: [VRFC 10-3380] identifier 'mem_d_rd_q' is used before its declaration [H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/tcm/tcm_mem.v:312]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/tcm/tcm_mem_pmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tcm_mem_pmem
INFO: [VRFC 10-311] analyzing module tcm_mem_pmem_fifo2
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/tcm/tcm_mem_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tcm_mem_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/new/riscv_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/new/decoder2to4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/new/decoder1to2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder1to2
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.ip_user_files/bd/RISCV_demonstrator/ip/RISCV_demonstrator_clk_wiz_0/RISCV_demonstrator_clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.ip_user_files/bd/RISCV_demonstrator/ip/RISCV_demonstrator_clk_wiz_0/RISCV_demonstrator_clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.ip_user_files/bd/RISCV_demonstrator/ip/RISCV_demonstrator_riscv_wrapper_0_1/sim/RISCV_demonstrator_riscv_wrapper_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.ip_user_files/bd/RISCV_demonstrator/ip/RISCV_demonstrator_xbar_0/sim/RISCV_demonstrator_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.ip_user_files/bd/RISCV_demonstrator/ip/RISCV_demonstrator_decoder2to4_0_0/sim/RISCV_demonstrator_decoder2to4_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_decoder2to4_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.ip_user_files/bd/RISCV_demonstrator/ip/RISCV_demonstrator_decoder1to2_0_0/sim/RISCV_demonstrator_decoder1to2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_decoder1to2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.ip_user_files/bd/RISCV_demonstrator/sim/RISCV_demonstrator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_PVEKGE
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_POE2AB
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_17J8HML
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.gen/sources_1/bd/RISCV_demonstrator/hdl/RISCV_demonstrator_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sim_1/new/tb_riscv_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_wrapper
