Release 14.3 - xst P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: telescope.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "telescope.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "telescope"
Output Format                      : NGC
Target Device                      : xc7k160t-2-ffg676

---- Source Options
Top Module Name                    : telescope
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir" "../common/ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/fazia/Desktop/debug_fazia_code_roms/common/fastlink/ipcore_dir/the_pll.v" into library work
Parsing module <the_pll>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/telB/ipcore_dir/ram_32x16_single_synth.vhd" into library work
Parsing entity <ram_32x16_single>.
Parsing architecture <kintex7> of entity <ram_32x16_single>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/telB/ipcore_dir/ram_32x16_single.vhd" into library work
Parsing entity <ram_32x16_single>.
Parsing architecture <ram_32x16_single_a> of entity <ram_32x16_single>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/telB/ipcore_dir/ram_16x16_synth.vhd" into library work
Parsing entity <ram_16x16>.
Parsing architecture <kintex7> of entity <ram_16x16>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/telB/ipcore_dir/ram_16x16.vhd" into library work
Parsing entity <ram_16x16>.
Parsing architecture <ram_16x16_a> of entity <ram_16x16>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/telB/ipcore_dir/ram_32x16_synth.vhd" into library work
Parsing entity <ram_32x16>.
Parsing architecture <kintex7> of entity <ram_32x16>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/telB/ipcore_dir/ram_64x16_synth.vhd" into library work
Parsing entity <ram_64x16>.
Parsing architecture <kintex7> of entity <ram_64x16>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/telB/ipcore_dir/ram_64x16.vhd" into library work
Parsing entity <ram_64x16>.
Parsing architecture <ram_64x16_a> of entity <ram_64x16>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/telB/ipcore_dir/aligner_ram_128x8.vhd" into library work
Parsing entity <aligner_ram_128x8>.
Parsing architecture <aligner_ram_128x8_a> of entity <aligner_ram_128x8>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/telB/ipcore_dir/ram_128x16.vhd" into library work
Parsing entity <ram_128x16>.
Parsing architecture <ram_128x16_a> of entity <ram_128x16>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/telB/ipcore_dir/ram_128x16_synth.vhd" into library work
Parsing entity <ram_128x16>.
Parsing architecture <kintex7> of entity <ram_128x16>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/telB/ipcore_dir/ram_256x16.vhd" into library work
Parsing entity <ram_256x16>.
Parsing architecture <ram_256x16_a> of entity <ram_256x16>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/telB/ipcore_dir/ram_256x16_synth.vhd" into library work
Parsing entity <ram_256x16>.
Parsing architecture <kintex7> of entity <ram_256x16>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/telB/ipcore_dir/ram_1kx14.vhd" into library work
Parsing entity <ram_1kx14>.
Parsing architecture <ram_1kx14_a> of entity <ram_1kx14>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/telB/ipcore_dir/ram_256x14.vhd" into library work
Parsing entity <ram_256x14>.
Parsing architecture <ram_256x14_a> of entity <ram_256x14>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/telB/ipcore_dir/ram_1kx24.vhd" into library work
Parsing entity <ram_1kx24>.
Parsing architecture <ram_1kx24_a> of entity <ram_1kx24>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/telB/ipcore_dir/ram_1kx15.vhd" into library work
Parsing entity <ram_1kx15>.
Parsing architecture <ram_1kx15_a> of entity <ram_1kx15>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/telB/ipcore_dir/ram_2kx15.vhd" into library work
Parsing entity <ram_2kx15>.
Parsing architecture <ram_2kx15_a> of entity <ram_2kx15>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/telB/ipcore_dir/ram_4kx14.vhd" into library work
Parsing entity <ram_4kx14>.
Parsing architecture <ram_4kx14_a> of entity <ram_4kx14>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/telB/ipcore_dir/ram_8kx14.vhd" into library work
Parsing entity <ram_8kx14>.
Parsing architecture <ram_8kx14_a> of entity <ram_8kx14>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/telB/ipcore_dir/myfifo.vhd" into library work
Parsing entity <myfifo>.
Parsing architecture <myfifo_a> of entity <myfifo>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/telB/ipcore_dir/myfifo2.vhd" into library work
Parsing entity <myfifo2>.
Parsing architecture <myfifo2_a> of entity <myfifo2>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/ipcore_dir/spi_adc_rom.vhd" into library work
Parsing entity <spi_adc_rom>.
Parsing architecture <spi_adc_rom_a> of entity <spi_adc_rom>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/ipcore_dir/spi_adc_rom_synth.vhd" into library work
Parsing entity <spi_adc_rom>.
Parsing architecture <kintex7> of entity <spi_adc_rom>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/ipcore_dir/My_sysmon_test.vhd" into library work
Parsing entity <My_sysmon_test>.
Parsing architecture <xilinx> of entity <my_sysmon_test>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/ipcore_dir/tel_icon.vhd" into library work
Parsing entity <tel_icon>.
Parsing architecture <tel_icon_a> of entity <tel_icon>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/ipcore_dir/tel_ila.vhd" into library work
Parsing entity <tel_ila>.
Parsing architecture <tel_ila_a> of entity <tel_ila>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/ipcore_dir/tel_ila_36.vhd" into library work
Parsing entity <tel_ila_36>.
Parsing architecture <tel_ila_36_a> of entity <tel_ila_36>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/ipcore_dir/tel_ila_128.vhd" into library work
Parsing entity <tel_ila_128>.
Parsing architecture <tel_ila_128_a> of entity <tel_ila_128>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/ipcore_dir/tel_ila_blknrj.vhd" into library work
Parsing entity <tel_ila_blknrj>.
Parsing architecture <tel_ila_blknrj_a> of entity <tel_ila_blknrj>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/ipcore_dir/tel_ila_dual_128.vhd" into library work
Parsing entity <tel_ila_dual_128>.
Parsing architecture <tel_ila_dual_128_a> of entity <tel_ila_dual_128>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/ipcore_dir/tel_ila_trig64.vhd" into library work
Parsing entity <tel_ila_trig64>.
Parsing architecture <tel_ila_trig64_a> of entity <tel_ila_trig64>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/slow_ct_defs.vhd" into library work
Parsing package <slow_ct_defs>.
Parsing package body <slow_ct_defs>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/tel_b/tel_conf_b.vhd" into library work
Parsing package <telescope_conf>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/tel_defs.vhd" into library work
Parsing package <tel_defs>.
Parsing package body <tel_defs>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/retard_2.vhd" into library work
Parsing entity <retard_2>.
Parsing architecture <Behavioral> of entity <retard_2>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/retard_1.vhd" into library work
Parsing entity <retard_1>.
Parsing architecture <Behavioral> of entity <retard_1>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/fastlink/ISER8b.vhd" into library work
Parsing entity <ISER8b>.
Parsing architecture <Behavioral> of entity <iser8b>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/align_defs.vhd" into library work
Parsing package <align_defs>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/telB/ipcore_dir/ram_32x16.vhd" into library work
Parsing entity <ram_32x16>.
Parsing architecture <ram_32x16_a> of entity <ram_32x16>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/usb_get_new.vhd" into library work
Parsing entity <usbGet_new>.
Parsing architecture <usbGetArch> of entity <usbget_new>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/shaper.vhd" into library work
Parsing entity <shaper>.
Parsing architecture <Behavioral> of entity <shaper>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/reader.vhd" into library work
Parsing entity <reader>.
Parsing architecture <Behavioral> of entity <reader>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/i2c_byte.vhd" into library work
Parsing entity <i2c_byte>.
Parsing architecture <Behavioral> of entity <i2c_byte>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/fastlink/OSER8B.vhd" into library work
Parsing entity <OSER8B>.
Parsing architecture <Behavioral> of entity <oser8b>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/fastlink/N_ISERDES8b_MsAllign.vhd" into library work
Parsing entity <N_ISERDES8b_MsAllign>.
Parsing architecture <Behavioral> of entity <n_iserdes8b_msallign>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/compteur.vhd" into library work
Parsing entity <compteur>.
Parsing architecture <Behavioral> of entity <compteur>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/baseline.vhd" into library work
Parsing entity <baseline>.
Parsing architecture <Behavioral> of entity <baseline>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/aligner_rom_128x8.vhd" into library work
Parsing entity <aligner_rom_128x8>.
Parsing architecture <Behavioral> of entity <aligner_rom_128x8>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/telA/micro_wire_rom.vhd" into library work
Parsing entity <micro_wire_rom>.
Parsing architecture <Behavioral> of entity <micro_wire_rom>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/telA/micro_wire.vhd" into library work
Parsing entity <MicroWire>.
Parsing architecture <Behavioral> of entity <microwire>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/waver.vhd" into library work
Parsing entity <Waver>.
Parsing architecture <Behavioral> of entity <waver>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/usb_itf_new.vhd" into library work
Parsing entity <usbItf_new>.
Parsing architecture <usbItfArch> of entity <usbitf_new>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/sysmon.vhd" into library work
Parsing entity <USERSYSMON>.
Parsing architecture <toto> of entity <usersysmon>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/spi.vhd" into library work
Parsing entity <SpiAdc>.
Parsing architecture <Behavioral> of entity <spiadc>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/pic_itf.vhd" into library work
Parsing entity <PicItf>.
Parsing architecture <Behavioral> of entity <picitf>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/i2c_master.vhd" into library work
Parsing entity <I2cMaster>.
Parsing architecture <Behavioral> of entity <i2cmaster>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/histogrammer.vhd" into library work
Parsing entity <Histogrammer>.
Parsing architecture <Behavioral> of entity <histogrammer>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/fastlink/serialiseur.vhd" into library work
Parsing entity <SERIALISEUR>.
Parsing architecture <BEHAVIORAL> of entity <serialiseur>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/fastlink/deserialiseur.vhd" into library work
Parsing entity <DESERIALISEUR>.
Parsing architecture <BEHAVIORAL> of entity <deserialiseur>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/fastlink/clkgenerator.vhd" into library work
Parsing entity <clkgenerator>.
Parsing architecture <BEHAVIORAL> of entity <clkgenerator>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/e_trigger.vhd" into library work
Parsing entity <ETrigger>.
Parsing architecture <Behavioral> of entity <etrigger>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/energy.vhd" into library work
Parsing entity <Energy>.
Parsing architecture <Behavioral> of entity <energy>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/ddr_adc.vhd" into library work
Parsing entity <DDR_ADC>.
Parsing architecture <Behavioral> of entity <ddr_adc>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/aligner_new.vhd" into library work
Parsing entity <Aligner_new>.
Parsing architecture <Behavioral> of entity <aligner_new>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/telB/psSyncGen.vhd" into library work
Parsing entity <PsSyncGen>.
Parsing architecture <Behavioral> of entity <pssyncgen>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/telB/gene.vhd" into library work
Parsing entity <Gene>.
Parsing architecture <Behavioral> of entity <gene>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/telA/virBlock.vhd" into library work
Parsing entity <VirBlock>.
Parsing architecture <virBlock_arch> of entity <virblock>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/telA/talk_to_lmk.vhd" into library work
Parsing entity <TalkToLmk>.
Parsing architecture <Behavioral> of entity <talktolmk>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/telA/global_trigger.vhd" into library work
Parsing entity <GlobalTrigger>.
Parsing architecture <Behavioral> of entity <globaltrigger>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/telA/dcm_200.vhd" into library work
Parsing entity <dcm_200>.
Parsing architecture <BEHAVIORAL> of entity <dcm_200>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/trigger.vhd" into library work
Parsing entity <trigger>.
Parsing architecture <Behavioral> of entity <trigger>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/terminator.vhd" into library work
Parsing entity <Terminator>.
Parsing architecture <Behavioral> of entity <terminator>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/tel_sysmon.vhd" into library work
Parsing entity <SysMonitor>.
Parsing architecture <behavioral> of entity <sysmonitor>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/s_channel.vhd" into library work
Parsing entity <SlowChannel>.
Parsing architecture <Behavioral> of entity <slowchannel>.
WARNING:HDLCompiler:701 - "/home/fazia/Desktop/debug_fazia_code_roms/common/s_channel.vhd" Line 212: Partially associated formal ddrout cannot have actual OPEN
WARNING:HDLCompiler:701 - "/home/fazia/Desktop/debug_fazia_code_roms/common/s_channel.vhd" Line 291: Partially associated formal streamout cannot have actual OPEN
WARNING:HDLCompiler:701 - "/home/fazia/Desktop/debug_fazia_code_roms/common/s_channel.vhd" Line 309: Partially associated formal streamout cannot have actual OPEN
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/scItf.vhd" into library work
Parsing entity <ScItf>.
Parsing architecture <Behavioral> of entity <scitf>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/read_engine_new.vhd" into library work
Parsing entity <ReadEngine>.
Parsing architecture <Behavioral> of entity <readengine>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/offset_ctrl.vhd" into library work
Parsing entity <OffsetCtrl>.
Parsing architecture <Behavioral> of entity <offsetctrl>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/identity.vhd" into library work
Parsing entity <identity>.
Parsing architecture <Behavioral> of entity <identity>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/general_io.vhd" into library work
Parsing entity <GeneralIo>.
Parsing architecture <Behavioral> of entity <generalio>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/f_channel.vhd" into library work
Parsing entity <FastChannel>.
Parsing architecture <Behavioral> of entity <fastchannel>.
WARNING:HDLCompiler:701 - "/home/fazia/Desktop/debug_fazia_code_roms/common/f_channel.vhd" Line 147: Partially associated formal ddrout cannot have actual OPEN
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/fastlink/fastlink.vhd" into library work
Parsing entity <FASTLINK>.
Parsing architecture <BEHAVIORAL> of entity <fastlink>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/csi_channel.vhd" into library work
Parsing entity <CsiChannel>.
Parsing architecture <Behavioral> of entity <csichannel>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/comZone.vhd" into library work
Parsing entity <comZone>.
Parsing architecture <Behavioral> of entity <comzone>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/adc_mon.vhd" into library work
Parsing entity <AdcMon>.
Parsing architecture <Behavioral> of entity <adcmon>.
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/common/telescope.vhd" into library work
Parsing entity <telescope>.
Parsing architecture <telescope_arch> of entity <telescope>.
WARNING:HDLCompiler:701 - "/home/fazia/Desktop/debug_fazia_code_roms/common/telescope.vhd" Line 694: Partially associated formal rstport_n cannot have actual OPEN
WARNING:HDLCompiler:701 - "/home/fazia/Desktop/debug_fazia_code_roms/common/telescope.vhd" Line 697: Partially associated formal rstport_n cannot have actual OPEN
WARNING:HDLCompiler:701 - "/home/fazia/Desktop/debug_fazia_code_roms/common/telescope.vhd" Line 699: Partially associated formal rstport_n cannot have actual OPEN
Parsing VHDL file "/home/fazia/Desktop/debug_fazia_code_roms/telB/ipcore_dir/aligner_ram_128x8_synth.vhd" into library work
Parsing entity <aligner_ram_128x8>.
Parsing architecture <kintex7> of entity <aligner_ram_128x8>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <telescope> (architecture <telescope_arch>) from library <work>.
WARNING:HDLCompiler:871 - "/home/fazia/Desktop/debug_fazia_code_roms/common/telescope.vhd" Line 423: Using initial value "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" for all_zero_128 since it is never assigned

Elaborating entity <dcm_200> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <AdcMon> (architecture <Behavioral>) from library <work>.

Elaborating entity <SpiAdc> (architecture <Behavioral>) from library <work>.

Elaborating entity <spi_adc_rom> (architecture <>) from library <work>.

Elaborating entity <Aligner_new> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <aligner_rom_128x8> (architecture <>) from library <work>.

Elaborating entity <aligner_ram_128x8> (architecture <>) from library <work>.
INFO:HDLCompiler:679 - "/home/fazia/Desktop/debug_fazia_code_roms/common/aligner_new.vhd" Line 254. Case statement is complete. others clause is never selected

Elaborating entity <comZone> (architecture <Behavioral>) from library <work>.

Elaborating entity <ram_32x16_single> (architecture <>) from library <work>.
WARNING:HDLCompiler:92 - "/home/fazia/Desktop/debug_fazia_code_roms/common/comZone.vhd" Line 127: letterboxlocal should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fazia/Desktop/debug_fazia_code_roms/common/comZone.vhd" Line 135: readlate should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fazia/Desktop/debug_fazia_code_roms/common/comZone.vhd" Line 136: ramdataout should be on the sensitivity list of the process

Elaborating entity <GeneralIo> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/home/fazia/Desktop/debug_fazia_code_roms/common/general_io.vhd" Line 127: configreg should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "/home/fazia/Desktop/debug_fazia_code_roms/common/general_io.vhd" Line 307. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/home/fazia/Desktop/debug_fazia_code_roms/common/general_io.vhd" Line 246: Net <regLoad.initConfig[15]> does not have a driver.

Elaborating entity <SysMonitor> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <USERSYSMON> (architecture <toto>) from library <work>.

Elaborating entity <My_sysmon_test> (architecture <xilinx>) from library <work>.
INFO:HDLCompiler:679 - "/home/fazia/Desktop/debug_fazia_code_roms/common/sysmon.vhd" Line 176. Case statement is complete. others clause is never selected

Elaborating entity <identity> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <SlowChannel> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <DDR_ADC> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/fazia/Desktop/debug_fazia_code_roms/common/ddr_adc.vhd" Line 182: Assignment to ce ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "/home/fazia/Desktop/debug_fazia_code_roms/common/ddr_adc.vhd" Line 200: p_del_to_ddr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fazia/Desktop/debug_fazia_code_roms/common/ddr_adc.vhd" Line 204: sync should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "/home/fazia/Desktop/debug_fazia_code_roms/common/ddr_adc.vhd" Line 215: Assignment to ce ignored, since the identifier is never used

Elaborating entity <Waver> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/home/fazia/Desktop/debug_fazia_code_roms/common/waver.vhd" Line 283: Using initial value "0000000000000000000000000000000000000000000000000000000000000000" for all_zero_64 since it is never assigned
WARNING:HDLCompiler:1127 - "/home/fazia/Desktop/debug_fazia_code_roms/common/waver.vhd" Line 385: Assignment to dummy ignored, since the identifier is never used

Elaborating entity <ram_1kx14> (architecture <ram_1kx14_a>) from library <work>.

Elaborating entity <ram_4kx14> (architecture <ram_4kx14_a>) from library <work>.

Elaborating entity <ram_256x16> (architecture <kintex7>) from library <work>.

Elaborating entity <reader> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/home/fazia/Desktop/debug_fazia_code_roms/common/reader.vhd" Line 95: Using initial value "0000000000000000000000000000000000000000000000000000000000000000" for all_zero_64 since it is never assigned
WARNING:HDLCompiler:92 - "/home/fazia/Desktop/debug_fazia_code_roms/common/reader.vhd" Line 167: jesuisb should be on the sensitivity list of the process

Elaborating entity <Energy> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/home/fazia/Desktop/debug_fazia_code_roms/common/energy.vhd" Line 87: Using initial value "00000000000000000000000000000000000000000000000000000000000000000000000000000000" for all_zero_80 since it is never assigned

Elaborating entity <shaper> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <retard_1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ram_1kx15> (architecture <>) from library <work>.

Elaborating entity <retard_2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ram_1kx15> (architecture <ram_1kx15_a>) from library <work>.
WARNING:HDLCompiler:758 - "/home/fazia/Desktop/debug_fazia_code_roms/telB/ipcore_dir/ram_1kx15.vhd" Line 43: Replacing existing netlist ram_1kx15()

Elaborating entity <ETrigger> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <shaper> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <baseline> (architecture <Behavioral>) from library <work>.

Elaborating entity <ram_256x14> (architecture <ram_256x14_a>) from library <work>.
INFO:HDLCompiler:679 - "/home/fazia/Desktop/debug_fazia_code_roms/common/baseline.vhd" Line 207. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/fazia/Desktop/debug_fazia_code_roms/common/baseline.vhd" Line 252. Case statement is complete. others clause is never selected

Elaborating entity <Histogrammer> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ram_1kx24> (architecture <>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/fazia/Desktop/debug_fazia_code_roms/common/s_channel.vhd" Line 470: Assignment to status ignored, since the identifier is never used

Elaborating entity <FastChannel> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <DDR_ADC> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Waver> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ram_8kx14> (architecture <ram_8kx14_a>) from library <work>.

Elaborating entity <ram_32x16> (architecture <ram_32x16_a>) from library <work>.

Elaborating entity <reader> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/fazia/Desktop/debug_fazia_code_roms/common/f_channel.vhd" Line 281: Assignment to phaser ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/fazia/Desktop/debug_fazia_code_roms/common/f_channel.vhd" Line 101: Net <mainStream[13]> does not have a driver.

Elaborating entity <FastChannel> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <DDR_ADC> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Waver> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <reader> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <SlowChannel> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <DDR_ADC> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Waver> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <reader> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Energy> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ETrigger> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Histogrammer> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ram_1kx24> (architecture <>) from library <work>.
WARNING:HDLCompiler:758 - "/home/fazia/Desktop/debug_fazia_code_roms/telB/ipcore_dir/ram_1kx24.vhd" Line 43: Replacing existing netlist ram_1kx24()

Elaborating entity <FastChannel> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <DDR_ADC> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Waver> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <reader> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <CsiChannel> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/home/fazia/Desktop/debug_fazia_code_roms/common/csi_channel.vhd" Line 235: Using initial value "00000000000000000000000000000000000000000000000000000000000000000" for all_zero_64 since it is never assigned

Elaborating entity <DDR_ADC> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Waver> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <reader> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Energy> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <shaper> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <retard_2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ram_2kx15> (architecture <ram_2kx15_a>) from library <work>.

Elaborating entity <Energy> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ETrigger> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Histogrammer> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ram_1kx24> (architecture <>) from library <work>.

Elaborating entity <Histogrammer> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ram_1kx24> (architecture <>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/fazia/Desktop/debug_fazia_code_roms/common/csi_channel.vhd" Line 736: Assignment to status ignored, since the identifier is never used

Elaborating entity <Terminator> (architecture <Behavioral>) from library <work>.

Elaborating entity <ReadEngine> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/home/fazia/Desktop/debug_fazia_code_roms/common/read_engine_new.vhd" Line 247: Using initial value "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" for all_zero_128 since it is never assigned

Elaborating entity <ram_128x16> (architecture <kintex7>) from library <work>.
WARNING:HDLCompiler:92 - "/home/fazia/Desktop/debug_fazia_code_roms/common/read_engine_new.vhd" Line 606: val should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "/home/fazia/Desktop/debug_fazia_code_roms/common/read_engine_new.vhd" Line 678. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/fazia/Desktop/debug_fazia_code_roms/common/read_engine_new.vhd" Line 635: Assignment to triggerpattern ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/home/fazia/Desktop/debug_fazia_code_roms/common/read_engine_new.vhd" Line 1298. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "/home/fazia/Desktop/debug_fazia_code_roms/common/read_engine_new.vhd" Line 1364: telid should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fazia/Desktop/debug_fazia_code_roms/common/read_engine_new.vhd" Line 1370: fifoout should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fazia/Desktop/debug_fazia_code_roms/common/read_engine_new.vhd" Line 1374: fifoout should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fazia/Desktop/debug_fazia_code_roms/common/read_engine_new.vhd" Line 1378: fifoout should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fazia/Desktop/debug_fazia_code_roms/common/read_engine_new.vhd" Line 1382: datain should be on the sensitivity list of the process

Elaborating entity <FASTLINK> (architecture <BEHAVIORAL>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/home/fazia/Desktop/debug_fazia_code_roms/common/fastlink/fastlink.vhd" Line 131: Using initial value "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" for all_zero_128 since it is never assigned

Elaborating entity <clkgenerator> (architecture <BEHAVIORAL>) from library <work>.
Going to verilog side to elaborate module the_pll

Elaborating module <the_pll>.

Elaborating module <BUFG>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKIN1_PERIOD=40.0,CLKIN2_PERIOD=10.0,CLKOUT0_DIVIDE=16,CLKOUT1_DIVIDE=4,CLKOUT2_DIVIDE=2,CLKOUT3_DIVIDE=8,CLKOUT0_PHASE=0.0,CLKOUT1_PHASE=0.0,CLKOUT2_PHASE=0.0,CLKOUT3_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DUTY_CYCLE=0.5,COMPENSATION="SOURCE_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=32,CLKFBOUT_PHASE=0.0,REF_JITTER=0.0)>.
Back to vhdl to continue elaboration

Elaborating entity <DESERIALISEUR> (architecture <BEHAVIORAL>) with generics from library <work>.

Elaborating entity <N_ISERDES8b_MsAllign> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/home/fazia/Desktop/debug_fazia_code_roms/common/fastlink/N_ISERDES8b_MsAllign.vhd" Line 34: Using initial value "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" for all_zero_128 since it is never assigned

Elaborating entity <ISER8b> (architecture <Behavioral>) from library <work>.

Elaborating entity <SERIALISEUR> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <OSER8B> (architecture <Behavioral>) from library <work>.

Elaborating entity <myfifo> (architecture <myfifo_a>) from library <work>.

Elaborating entity <myfifo2> (architecture <myfifo2_a>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/fazia/Desktop/debug_fazia_code_roms/common/fastlink/fastlink.vhd" Line 492: Assignment to msb_sync ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/fazia/Desktop/debug_fazia_code_roms/common/fastlink/fastlink.vhd" Line 177: Net <dout_H[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/fazia/Desktop/debug_fazia_code_roms/common/fastlink/fastlink.vhd" Line 178: Net <dout_L[7]> does not have a driver.

Elaborating entity <trigger> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/fazia/Desktop/debug_fazia_code_roms/common/trigger.vhd" Line 343. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/fazia/Desktop/debug_fazia_code_roms/common/trigger.vhd" Line 347. Case statement is complete. others clause is never selected

Elaborating entity <OffsetCtrl> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/fazia/Desktop/debug_fazia_code_roms/common/offset_ctrl.vhd" Line 78: Assignment to dummy ignored, since the identifier is never used

Elaborating entity <I2cMaster> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <i2c_byte> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Gene> (architecture <Behavioral>) from library <work>.

Elaborating entity <ScItf> (architecture <Behavioral>) from library <work>.

Elaborating entity <usbItf_new> (architecture <usbItfArch>) from library <work>.

Elaborating entity <usbGet_new> (architecture <usbGetArch>) from library <work>.

Elaborating entity <PicItf> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "/home/fazia/Desktop/debug_fazia_code_roms/common/telescope.vhd" Line 1699: blkbusyin should be on the sensitivity list of the process

Elaborating entity <PsSyncGen> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/home/fazia/Desktop/debug_fazia_code_roms/telB/psSyncGen.vhd" Line 76: psperiod should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fazia/Desktop/debug_fazia_code_roms/telB/psSyncGen.vhd" Line 78: psperiodhv should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fazia/Desktop/debug_fazia_code_roms/telB/psSyncGen.vhd" Line 127: slowctbus should be on the sensitivity list of the process
WARNING:HDLCompiler:634 - "/home/fazia/Desktop/debug_fazia_code_roms/common/telescope.vhd" Line 372: Net <slowCtBusRdVirtu[15]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <telescope>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/telescope.vhd".
    Set property "KEEP = TRUE" for signal <clk>.
WARNING:Xst:647 - Input <lWaitIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ioFpga_10> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/fazia/Desktop/debug_fazia_code_roms/common/telescope.vhd" line 615: Output port <CLK0_OUT> of the instance <delDcm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fazia/Desktop/debug_fazia_code_roms/common/telescope.vhd" line 615: Output port <CLK2X_OUT> of the instance <delDcm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fazia/Desktop/debug_fazia_code_roms/common/telescope.vhd" line 660: Output port <inspect> of the instance <adc_monitor> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fazia/Desktop/debug_fazia_code_roms/common/telescope.vhd" line 719: Output port <alignFromSc> of the instance <genIoBloc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fazia/Desktop/debug_fazia_code_roms/common/telescope.vhd" line 719: Output port <blkBusyFromSc> of the instance <genIoBloc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fazia/Desktop/debug_fazia_code_roms/common/telescope.vhd" line 774: Output port <readerStateMach> of the instance <qh1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fazia/Desktop/debug_fazia_code_roms/common/telescope.vhd" line 774: Output port <readerErrBit> of the instance <qh1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fazia/Desktop/debug_fazia_code_roms/common/telescope.vhd" line 842: Output port <readerStateMach> of the instance <i1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fazia/Desktop/debug_fazia_code_roms/common/telescope.vhd" line 842: Output port <readerErrBit> of the instance <i1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fazia/Desktop/debug_fazia_code_roms/common/telescope.vhd" line 902: Output port <readerStateMach> of the instance <ql1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fazia/Desktop/debug_fazia_code_roms/common/telescope.vhd" line 902: Output port <readerErrBit> of the instance <ql1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fazia/Desktop/debug_fazia_code_roms/common/telescope.vhd" line 962: Output port <readerStateMach> of the instance <q2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fazia/Desktop/debug_fazia_code_roms/common/telescope.vhd" line 962: Output port <readerErrBit> of the instance <q2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fazia/Desktop/debug_fazia_code_roms/common/telescope.vhd" line 1029: Output port <readerStateMach> of the instance <i2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fazia/Desktop/debug_fazia_code_roms/common/telescope.vhd" line 1029: Output port <readerErrBit> of the instance <i2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fazia/Desktop/debug_fazia_code_roms/common/telescope.vhd" line 1089: Output port <readerStateMach> of the instance <q3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fazia/Desktop/debug_fazia_code_roms/common/telescope.vhd" line 1089: Output port <readerErrBit> of the instance <q3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fazia/Desktop/debug_fazia_code_roms/common/telescope.vhd" line 1259: Output port <etatTrigger> of the instance <trigger> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fazia/Desktop/debug_fazia_code_roms/common/telescope.vhd" line 1259: Output port <sourceBrute> of the instance <trigger> is unconnected or connected to loadless signal.
Always blocking tristate driving signal <ioFpga_4> is removed.
Always blocking tristate driving signal <aVersB_0> is removed.
WARNING:Xst:653 - Signal <slowCtBusRdVirtu> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <ltRise>.
    Found 1-bit register for signal <ltOld>.
    Found 1-bit register for signal <lt>.
    Found 15-bit register for signal <prescaler>.
    Found 10-bit register for signal <slowClocker>.
    Found 1-bit register for signal <reset>.
    Found 1-bit register for signal <clk25Falling>.
    Found 1-bit register for signal <clk25Resync>.
    Found 1-bit register for signal <clk25Old>.
    Found 1-bit register for signal <acqBusyAll>.
    Found 1-bit register for signal <gltLocal>.
    Found 10-bit adder for signal <slowClocker[9]_GND_10_o_add_3_OUT> created at line 554.
    Found 15-bit adder for signal <prescaler[14]_GND_10_o_add_4_OUT> created at line 556.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal clk may hinder XST clustering optimizations.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <telescope> synthesized.

Synthesizing Unit <dcm_200>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/telA/dcm_200.vhd".
    Summary:
	no macro.
Unit <dcm_200> synthesized.

Synthesizing Unit <AdcMon>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/adc_mon.vhd".
    Found 6-bit register for signal <rstPort_n[5]_dff_16_OUT>.
    Found 1-bit register for signal <GND_13_o_clk_DFF_110>.
    Found 1-bit register for signal <GND_13_o_clk_DFF_111>.
    Found 1-bit register for signal <GND_13_o_clk_DFF_112>.
    Found 1-bit register for signal <GND_13_o_clk_DFF_113>.
    Found 1-bit register for signal <GND_13_o_clk_DFF_114>.
    Found 1-bit register for signal <GND_13_o_clk_DFF_109>.
    Found 4-bit register for signal <rstCnt>.
    Found 1-bit register for signal <startPulse>.
    Found 3-bit register for signal <adcToBeReseted>.
    Found 4-bit subtractor for signal <GND_13_o_GND_13_o_sub_12_OUT<3:0>> created at line 158.
    Found 1-bit 7-to-1 multiplexer for signal <sdo> created at line 142.
    Found 1-bit tristate buffer for signal <rstPort_n<5>> created at line 148
    Found 1-bit tristate buffer for signal <rstPort_n<4>> created at line 148
    Found 1-bit tristate buffer for signal <rstPort_n<3>> created at line 148
    Found 1-bit tristate buffer for signal <rstPort_n<2>> created at line 148
    Found 1-bit tristate buffer for signal <rstPort_n<1>> created at line 148
    Found 1-bit tristate buffer for signal <rstPort_n<0>> created at line 148
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred  25 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <AdcMon> synthesized.

Synthesizing Unit <SpiAdc>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/spi.vhd".
    Found 5-bit register for signal <bitCnt>.
    Found 6-bit register for signal <timerCnt>.
    Found 8-bit register for signal <shiftIn>.
    Found 2-bit register for signal <spiCs>.
    Found 4-bit register for signal <romAddr>.
    Found 2-bit register for signal <initCs>.
    Found 1-bit register for signal <spiType>.
    Found 1-bit register for signal <rdWr_n>.
    Found 3-bit register for signal <adcNrReg>.
    Found 24-bit register for signal <shiftReg>.
    Found finite state machine <FSM_0> for signal <spiCs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <initCs>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | start                                          |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <romAddr[3]_GND_14_o_add_12_OUT> created at line 157.
    Found 6-bit adder for signal <timerCnt[5]_GND_14_o_add_27_OUT> created at line 220.
    Found 5-bit adder for signal <bitCnt[4]_GND_14_o_add_30_OUT> created at line 223.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  52 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <SpiAdc> synthesized.

Synthesizing Unit <Aligner_new>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/aligner_new.vhd".
        MemAdr = "0001100000000000"
WARNING:Xst:647 - Input <alignDataBit> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slowCtBus_data<15:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <remoteStart> equivalent to <memWr1> has been removed
    Found 2-bit register for signal <delCs>.
    Found 6-bit register for signal <counter>.
    Found 6-bit register for signal <delays>.
    Found 7-bit register for signal <ramAddrIn>.
    Found 8-bit register for signal <ramDataIn>.
    Found 3-bit register for signal <adcNr>.
    Found 3-bit register for signal <allCs>.
    Found 4-bit register for signal <bitNr>.
    Found 1-bit register for signal <memWr1>.
    Found 7-bit register for signal <romAddr>.
    Found 3-bit register for signal <adcCnter>.
    Found 4-bit register for signal <bitCnter>.
    Found 16-bit register for signal <slowCtBusRd>.
    Found 7-bit register for signal <inspectReg>.
    Found finite state machine <FSM_2> for signal <delCs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <allCs>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | not_started                                    |
    | Power Up State     | not_started                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <romAddr[6]_GND_17_o_add_17_OUT> created at line 233.
    Found 4-bit adder for signal <bitCnter[3]_GND_17_o_add_25_OUT> created at line 250.
    Found 3-bit adder for signal <adcCnter[2]_GND_17_o_add_26_OUT> created at line 252.
    Found 6-bit subtractor for signal <GND_17_o_GND_17_o_sub_53_OUT<5:0>> created at line 309.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  72 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <Aligner_new> synthesized.

Synthesizing Unit <comZone>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/comZone.vhd".
    Set property "syn_black_box = true" for instance <maZone>.
    Found 1-bit register for signal <readLate>.
    Found 1-bit register for signal <letterBoxLocal>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <comZone> synthesized.

Synthesizing Unit <GeneralIo>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/general_io.vhd".
        regAd = "0000000000000000"
WARNING:Xst:2935 - Signal 'regLoad.initConfig<15:5>', unconnected in block 'GeneralIo', is tied to its initial value (00000000000).
WARNING:Xst:2935 - Signal 'regLoad.initConfig<3:0>', unconnected in block 'GeneralIo', is tied to its initial value (0000).
    Found 6-bit register for signal <halfUsec>.
    Found 9-bit register for signal <halfMsec>.
    Found 10-bit register for signal <clignoteur>.
    Found 14-bit register for signal <isoCnt>.
    Found 16-bit register for signal <configReg>.
    Found 1-bit register for signal <msec>.
    Found 1-bit register for signal <clignotant>.
    Found 1-bit register for signal <up>.
    Found 1-bit register for signal <alignFromSc>.
    Found 1-bit register for signal <geneOnOff>.
    Found 1-bit register for signal <usec>.
    Found 1-bit register for signal <oldMs>.
    Found 9-bit register for signal <timer>.
    Found 1-bit register for signal <alignezMoi>.
    Found 16-bit register for signal <slowCtBusRd>.
    Found 1-bit register for signal <clear>.
    Found 4-bit register for signal <telId>.
    Found 1-bit register for signal <redOld>.
    Found 1-bit register for signal <greenOld>.
    Found 1-bit register for signal <leds_reg<15>>.
    Found 1-bit register for signal <leds_reg<14>>.
    Found 1-bit register for signal <leds_reg<13>>.
    Found 1-bit register for signal <leds_reg<12>>.
    Found 1-bit register for signal <leds_reg<11>>.
    Found 1-bit register for signal <leds_reg<10>>.
    Found 1-bit register for signal <leds_reg<9>>.
    Found 1-bit register for signal <leds_reg<8>>.
    Found 1-bit register for signal <leds_reg<7>>.
    Found 1-bit register for signal <leds_reg<6>>.
    Found 1-bit register for signal <leds_reg<5>>.
    Found 1-bit register for signal <leds_reg<4>>.
    Found 1-bit register for signal <leds_reg<3>>.
    Found 1-bit register for signal <leds_reg<2>>.
    Found 1-bit register for signal <leds_reg<1>>.
    Found 1-bit register for signal <leds_reg<0>>.
    Found 6-bit adder for signal <halfUsec[5]_GND_35_o_add_4_OUT> created at line 148.
    Found 9-bit adder for signal <halfMsec[8]_GND_35_o_add_6_OUT> created at line 156.
    Found 10-bit adder for signal <clignoteur[9]_GND_35_o_add_10_OUT> created at line 174.
    Found 14-bit adder for signal <isoCnt[13]_GND_35_o_add_17_OUT> created at line 188.
    Found 14-bit subtractor for signal <GND_35_o_GND_35_o_sub_20_OUT<13:0>> created at line 193.
    Found 9-bit subtractor for signal <GND_35_o_GND_35_o_sub_30_OUT<8:0>> created at line 235.
    Found 16-bit 4-to-1 multiplexer for signal <slowCtBus_addr[1]_configReg[15]_wide_mux_47_OUT> created at line 301.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 111 D-type flip-flop(s).
	inferred  60 Multiplexer(s).
Unit <GeneralIo> synthesized.

Synthesizing Unit <SysMonitor>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/tel_sysmon.vhd".
        regAd = "0000001000000000"
WARNING:Xst:647 - Input <slowCtBus_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/fazia/Desktop/debug_fazia_code_roms/common/tel_sysmon.vhd" line 59: Output port <chanout> of the instance <system_mon> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <monState>.
    Found 16-bit register for signal <slowCtBusRd>.
    Found 1-bit register for signal <order>.
    Found 2-bit register for signal <channel>.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <SysMonitor> synthesized.

Synthesizing Unit <USERSYSMON>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/sysmon.vhd".
INFO:Xst:3210 - "/home/fazia/Desktop/debug_fazia_code_roms/common/sysmon.vhd" line 80: Output port <EOC_OUT> of the instance <sysmon_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fazia/Desktop/debug_fazia_code_roms/common/sysmon.vhd" line 80: Output port <EOS_OUT> of the instance <sysmon_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fazia/Desktop/debug_fazia_code_roms/common/sysmon.vhd" line 80: Output port <ALARM_OUT> of the instance <sysmon_inst> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <state>.
    Found 12-bit register for signal <value>.
    Found 7-bit register for signal <daddr>.
    Found 1-bit register for signal <dwe>.
    Found 1-bit register for signal <convst>.
    Found 1-bit register for signal <mydready>.
    Found 1-bit register for signal <den>.
    Found 16-bit register for signal <din>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 13                                             |
    | Inputs             | 3                                              |
    | Outputs            | 7                                              |
    | Clock              | clk100 (rising_edge)                           |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  39 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <USERSYSMON> synthesized.

Synthesizing Unit <My_sysmon_test>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/ipcore_dir/My_sysmon_test.vhd".
    Summary:
	no macro.
Unit <My_sysmon_test> synthesized.

Synthesizing Unit <identity>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/identity.vhd".
        RegAd = "0000000000000111"
    Found 16-bit register for signal <slowCtBusRd>.
    Found 16-bit register for signal <identification>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <identity> synthesized.

Synthesizing Unit <SlowChannel_1>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/s_channel.vhd".
        AdcNr = 0
        reverse = "00111011"
        reverse_i = true
        detId = 0
        WaveId = 0
        RegAd = "0001000000000000"
        CircAd = "1011000000000000"
        MebAd = "1000000000000000"
        SegAd = "1100100000000000"
        HistoAd = "1101000000000000"
        CirSize = 1024
        MebSize = 4096
        SegSize = 16
    Found 4-bit register for signal <slowCs>.
    Found 3-bit register for signal <inspectSource>.
    Found 2-bit register for signal <filterSource>.
    Found 14-bit register for signal <mainStream>.
    Found finite state machine <FSM_5> for signal <slowCs>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 27                                             |
    | Inputs             | 3                                              |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit 4-to-1 multiplexer for signal <filterStream> created at line 127.
    Found 14-bit 7-to-1 multiplexer for signal <streamOut> created at line 85.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SlowChannel_1> synthesized.

Synthesizing Unit <DDR_ADC_1>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/ddr_adc.vhd".
        D0 = 0
        D1 = 0
        D2 = 0
        D3 = 0
        D4 = 0
        D5 = 0
        D6 = 0
        D7 = 0
        ADC_NR = 0
        speed = 100
        reverse_i = true
        reverse = "00111011"
WARNING:Xst:647 - Input <alignBus_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alignBus_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ddrQ<2>>.
    Found 1-bit register for signal <ddrQ<4>>.
    Found 1-bit register for signal <ddrQ<6>>.
    Found 1-bit register for signal <ddrQ<8>>.
    Found 1-bit register for signal <ddrQ<10>>.
    Found 1-bit register for signal <ddrQ<12>>.
    Found 1-bit register for signal <ddrQ<14>>.
    Found 1-bit register for signal <syncData>.
    Found 1-bit register for signal <sysClkTest>.
    Found 1-bit register for signal <alignDataBit>.
    Found 1-bit register for signal <ddrQ<0>>.
    Found 1-bit 8-to-1 multiplexer for signal <alignBus_inspect_nr[2]_p_del_to_ddr[7]_Mux_5_o> created at line 200.
    Found 1-bit 16-to-1 multiplexer for signal <bitAdr[3]_ddrQ[15]_Mux_36_o> created at line 335.
    Found 4-bit comparator lessequal for signal <GND_48_o_alignBus_inspect_nr[3]_LessThan_7_o> created at line 200
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <DDR_ADC_1> synthesized.

Synthesizing Unit <Waver_1>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/waver.vhd".
        detId = 0
        WaveId = 0
        RegAd = "0001000000000000"
        MebAd = "1000000000000000"
        SegAd = "1100100000000000"
        CirSize = 1024
        MebSize = 4096
        SegItems = 9
WARNING:Xst:647 - Input <slowCtBus_data<15:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <adRdFifo>.
    Found 1-bit register for signal <saveEnable>.
    Found 12-bit register for signal <ctStore>.
    Found 12-bit register for signal <adWrFifo>.
    Found 12-bit register for signal <adWrCap>.
    Found 3-bit register for signal <acqFastCs>.
    Found 2-bit register for signal <acqSlowCs>.
    Found 8-bit register for signal <ctRdSeg>.
    Found 10-bit register for signal <pretrig>.
    Found 12-bit register for signal <storeDepth>.
    Found 10-bit register for signal <ctWrCirc>.
    Found 10-bit register for signal <ctRdCirc>.
    Found 1-bit register for signal <fifoWrDone>.
    Found 1-bit register for signal <fastBusyS>.
    Found 1-bit register for signal <decodMebLate>.
    Found 1-bit register for signal <decodSegLate>.
    Found 1-bit register for signal <valResync>.
    Found 1-bit register for signal <syncADC>.
    Found 14-bit register for signal <dataDecim>.
    Found 14-bit register for signal <sample>.
    Found 16-bit register for signal <regRead>.
    Found finite state machine <FSM_6> for signal <acqFastCs>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | adcClk (rising_edge)                           |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <acqSlowCs>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <ctWrCirc[9]_GND_100_o_add_4_OUT> created at line 560.
    Found 10-bit adder for signal <ctRdCirc[9]_GND_100_o_add_7_OUT> created at line 564.
    Found 12-bit adder for signal <adWrFifo[11]_GND_100_o_add_17_OUT> created at line 612.
    Found 8-bit adder for signal <ctRdSeg[7]_GND_100_o_add_53_OUT> created at line 782.
    Found 12-bit adder for signal <adRdFifo[11]_GND_100_o_add_56_OUT> created at line 788.
    Found 12-bit subtractor for signal <GND_100_o_GND_100_o_sub_14_OUT<11:0>> created at line 590.
    Found 1-bit 4-to-1 multiplexer for signal <weSegs> created at line 731.
    Found 12-bit comparator lessequal for signal <n0087> created at line 897
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 149 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  38 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <Waver_1> synthesized.

Synthesizing Unit <reader_1>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/reader.vhd".
        detId = 0
        WaveId = 0
        MebSize = 4096
        Items = 9
    Found 16-bit register for signal <outputReg>.
    Found 5-bit register for signal <readCs>.
    Found 13-bit register for signal <fifoCnter>.
    Found 4-bit register for signal <itemCntr>.
    Found 3-bit register for signal <timer>.
    Found 16-bit register for signal <inputReg>.
    Found 1-bit register for signal <doneOut>.
    Found 1-bit register for signal <errbit>.
    Found 1-bit register for signal <readOutLocal>.
    Found finite state machine <FSM_8> for signal <readCs>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 50                                             |
    | Inputs             | 9                                              |
    | Outputs            | 30                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <GND_104_o_GND_104_o_sub_9_OUT<3:0>> created at line 221.
    Found 13-bit subtractor for signal <GND_104_o_GND_104_o_sub_29_OUT<12:0>> created at line 292.
    Found 3-bit subtractor for signal <GND_104_o_GND_104_o_sub_40_OUT<2:0>> created at line 322.
    Found 13-bit comparator lessequal for signal <fromFifo[12]_GND_104_o_LessThan_18_o> created at line 262
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  55 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  22 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <reader_1> synthesized.

Synthesizing Unit <Energy_1>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/energy.vhd".
        RegAd = "0001000000010000"
        DEFAULT_RISE = 200
        DEFAULT_PLATEAU = 400
        DEFAULT_PEAKING = 300
        DEFAULT_SHAPER_FLAT_WIDTH = 10
    Found 10-bit register for signal <peakingCnt>.
    Found 24-bit register for signal <trackAndHoldP.energyMax>.
    Found 24-bit register for signal <energyAccu>.
    Found 10-bit register for signal <peakingReg>.
    Found 10-bit register for signal <shaperRise>.
    Found 10-bit register for signal <shaperFlat>.
    Found 16-bit register for signal <levelSlowReg>.
    Found 1-bit register for signal <eRdy>.
    Found 1-bit register for signal <peaked>.
    Found 1-bit register for signal <trigSlowLocal>.
    Found 1-bit register for signal <status>.
    Found 1-bit register for signal <oldPeaked>.
    Found 10-bit register for signal <riseTimeOut>.
    Found 16-bit register for signal <slowCtBusRd>.
    Found 10-bit adder for signal <peakingCnt[9]_GND_108_o_add_18_OUT> created at line 222.
    Found 10-bit comparator equal for signal <peakingCnt[9]_shaperFlat[9]_equal_4_o> created at line 182
    Found 24-bit comparator lessequal for signal <trackAndHoldP.energyMax[23]_filteredStream[23]_LessThan_8_o> created at line 199
    Found 10-bit comparator equal for signal <peakingCnt[9]_peakingReg[9]_equal_15_o> created at line 205
    Found 25-bit comparator lessequal for signal <filteredStream[23]_PWR_64_o_LessThan_17_o> created at line 217
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  17 Multiplexer(s).
Unit <Energy_1> synthesized.

Synthesizing Unit <shaper_1>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/shaper.vhd".
        INPUT_WIDTH = 14
        OUTPUT_WIDTH = 24
        SHAPER_FLAT_WIDTH = 10
    Found 16-bit register for signal <secondDif>.
    Found 24-bit register for signal <shaperOut>.
    Found 4-bit register for signal <postTimer>.
    Found 15-bit register for signal <firstDif>.
    Found 1-bit register for signal <lateTimer>.
    Found 24-bit adder for signal <somme> created at line 121.
    Found 4-bit adder for signal <postTimer[3]_GND_110_o_add_7_OUT> created at line 146.
    Found 24-bit adder for signal <somme[23]_GND_110_o_add_11_OUT> created at line 160.
    Found 15-bit subtractor for signal <inputExtended[14]_risingOut[14]_sub_2_OUT<14:0>> created at line 98.
    Found 16-bit subtractor for signal <firstDif[14]_fallingOut[14]_sub_4_OUT<15:0>> created at line 111.
    Found 24-bit subtractor for signal <somme[23]_GND_110_o_sub_11_OUT<23:0>> created at line 158.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  60 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <shaper_1> synthesized.

Synthesizing Unit <retard_1>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/retard_1.vhd".
        DATA_WIDTH = 15
    Found 10-bit register for signal <compteur>.
    Found 10-bit adder for signal <compteur[9]_GND_111_o_add_2_OUT> created at line 88.
    Found 10-bit subtractor for signal <addrb> created at line 57.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
Unit <retard_1> synthesized.

Synthesizing Unit <retard_2_1>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/retard_2.vhd".
        DATA_WIDTH = 15
        DELAY_WIDTH = 10
    Found 10-bit register for signal <compteur>.
    Found 10-bit adder for signal <compteur[9]_GND_113_o_add_2_OUT> created at line 110.
    Found 10-bit subtractor for signal <addrb> created at line 66.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
Unit <retard_2_1> synthesized.

Synthesizing Unit <ETrigger_1>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/e_trigger.vhd".
        RegAd = "0001000000100000"
    Found 16-bit register for signal <levelHFastReg>.
    Found 10-bit register for signal <shaperRise>.
    Found 10-bit register for signal <shaperFlat>.
    Found 8-bit register for signal <basePretrig>.
    Found 9-bit register for signal <baseMeanDepth>.
    Found 16-bit register for signal <levelLFastReg>.
    Found 1-bit register for signal <trigCtrl>.
    Found 1-bit register for signal <oldTrigFastL>.
    Found 1-bit register for signal <trigFastL>.
    Found 1-bit register for signal <trigFastH>.
    Found 1-bit register for signal <invalidTrigH>.
    Found 10-bit register for signal <fastCounter>.
    Found 1-bit register for signal <startTrigCount>.
    Found 18-bit register for signal <avgBaseOut>.
    Found 16-bit register for signal <slowCtBusRd>.
    Found 1-bit register for signal <trigFastL_internal>.
    Found 10-bit adder for signal <fastCounter[9]_GND_116_o_add_5_OUT> created at line 146.
    Found 16-bit comparator greater for signal <filteredStream[19]_levelLFastReg[15]_LessThan_2_o> created at line 123
    Found 10-bit comparator greater for signal <fastCounter[9]_shaperRise[9]_LessThan_5_o> created at line 145
    Found 16-bit comparator greater for signal <filteredStream[19]_levelHFastReg[15]_LessThan_7_o> created at line 147
    Found 10-bit comparator equal for signal <fastCounter[9]_shaperRise[9]_equal_8_o> created at line 150
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 120 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  10 Multiplexer(s).
Unit <ETrigger_1> synthesized.

Synthesizing Unit <shaper_2>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/shaper.vhd".
        INPUT_WIDTH = 14
        OUTPUT_WIDTH = 20
        SHAPER_FLAT_WIDTH = 10
    Found 16-bit register for signal <secondDif>.
    Found 20-bit register for signal <shaperOut>.
    Found 4-bit register for signal <postTimer>.
    Found 15-bit register for signal <firstDif>.
    Found 1-bit register for signal <lateTimer>.
    Found 20-bit adder for signal <somme> created at line 121.
    Found 4-bit adder for signal <postTimer[3]_GND_117_o_add_7_OUT> created at line 146.
    Found 20-bit adder for signal <somme[19]_GND_117_o_add_11_OUT> created at line 160.
    Found 15-bit subtractor for signal <inputExtended[14]_risingOut[14]_sub_2_OUT<14:0>> created at line 98.
    Found 16-bit subtractor for signal <firstDif[14]_fallingOut[14]_sub_4_OUT<15:0>> created at line 111.
    Found 20-bit subtractor for signal <somme[19]_GND_117_o_sub_11_OUT<19:0>> created at line 158.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  56 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <shaper_2> synthesized.

Synthesizing Unit <baseline>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/baseline.vhd".
    Found 8-bit register for signal <oldMeanDepth>.
    Found 8-bit register for signal <pretrigPtWr>.
    Found 8-bit register for signal <pretrigPtRd>.
    Found 8-bit register for signal <meanPtWr>.
    Found 8-bit register for signal <meanPtRd>.
    Found 8-bit register for signal <regCounter>.
    Found 8-bit register for signal <oldPretrig>.
    Found 22-bit register for signal <meanCalculation.sSum>.
    Found 18-bit register for signal <sMeani<17:0>>.
    Found 1-bit register for signal <change>.
    Found 1-bit register for signal <configSeq>.
    Found 1-bit register for signal <wrEn>.
    Found 1-bit register for signal <init>.
    Found 1-bit register for signal <bslSeq>.
    Found 5-bit subtractor for signal <GND_118_o_GND_118_o_sub_5_OUT> created at line 174.
    Found 9-bit adder for signal <n0120> created at line 174.
    Found 8-bit adder for signal <pretrigPtWr[7]_GND_118_o_add_18_OUT> created at line 240.
    Found 8-bit adder for signal <pretrigPtRd[7]_GND_118_o_add_19_OUT> created at line 241.
    Found 8-bit adder for signal <meanPtWr[7]_GND_118_o_add_20_OUT> created at line 242.
    Found 8-bit adder for signal <meanPtRd[7]_GND_118_o_add_21_OUT> created at line 243.
    Found 8-bit adder for signal <regCounter[7]_GND_118_o_add_23_OUT> created at line 1241.
    Found 22-bit adder for signal <meanCalculation.sSum[21]_din[13]_add_40_OUT> created at line 274.
    Found 22-bit adder for signal <meanCalculation.sSum[21]_sPretrigOut[13]_add_42_OUT> created at line 276.
    Found 8-bit subtractor for signal <indexLUT> created at line 106.
    Found 8-bit subtractor for signal <GND_118_o_GND_118_o_sub_18_OUT<7:0>> created at line 1308.
    Found 22-bit subtractor for signal <meanCalculation.sSum[21]_sMeanOut[13]_sub_42_OUT<21:0>> created at line 274.
    Found 22-bit subtractor for signal <meanCalculation.sSum[21]_sMeanOut[13]_sub_44_OUT<21:0>> created at line 276.
    Found 22-bit shifter arithmetic right for signal <meanCalculation.sSum[21]_pow2_bits_nb[3]_shift_right_46_OUT> created at line 2982
    Found 256x4-bit Read Only RAM for signal <indexLUT[7]_PWR_80_o_wide_mux_3_OUT>
    Found 9-bit comparator lessequal for signal <n0002> created at line 174
    Found 8-bit comparator equal for signal <n0014> created at line 197
    Found 8-bit comparator equal for signal <n0016> created at line 200
    Found 8-bit comparator greater for signal <regCounter[7]_PWR_80_o_LessThan_23_o> created at line 244
    Summary:
	inferred   1 RAM(s).
	inferred  10 Adder/Subtractor(s).
	inferred 101 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <baseline> synthesized.

Synthesizing Unit <Histogrammer_1>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/histogrammer.vhd".
        RegAd = "0001000000000000"
        HistoAd = "1101000000000000"
    Found 3-bit register for signal <histoCs>.
    Found 24-bit register for signal <dina>.
    Found 24-bit register for signal <donnee>.
    Found 24-bit register for signal <offset>.
    Found 5-bit register for signal <diviseur>.
    Found 5-bit register for signal <binning>.
    Found 1-bit register for signal <memWrite>.
    Found 1-bit register for signal <oldFire>.
    Found 16-bit register for signal <regRdBus>.
    Found 1-bit register for signal <adbit0>.
    Found 1-bit register for signal <decodMemLate>.
    Found 1-bit register for signal <clearMem>.
    Found finite state machine <FSM_9> for signal <histoCs>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 16                                             |
    | Inputs             | 9                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit adder for signal <doutb[23]_GND_130_o_add_16_OUT> created at line 213.
    Found 24-bit adder for signal <donnee[23]_GND_130_o_add_21_OUT> created at line 225.
    Found 24-bit subtractor for signal <GND_130_o_GND_130_o_sub_10_OUT<23:0>> created at line 198.
    Found 5-bit subtractor for signal <GND_130_o_GND_130_o_sub_12_OUT<4:0>> created at line 206.
    Found 16x1-bit Read Only RAM for signal <slowCtBus_addr[3]_GND_130_o_Mux_36_o>
    Found 24-bit comparator greater for signal <n0019> created at line 210
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred 103 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  21 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Histogrammer_1> synthesized.

Synthesizing Unit <FastChannel_1>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/f_channel.vhd".
        AdcNr = 1
        reverse = "00000001"
        reverse_i = false
        detId = 0
        WaveId = 1
        RegAd = "0001000100000000"
        MebAd = "0010000000000000"
        SegAd = "1100100010000000"
        CirSize = 1024
        MebSize = 8192
        SegSize = 16
WARNING:Xst:647 - Input <clk25MHz> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <mainStream> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <acqCs>.
    Found finite state machine <FSM_10> for signal <acqCs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 3-to-1 multiplexer for signal <acqBusyOut> created at line 228.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <FastChannel_1> synthesized.

Synthesizing Unit <DDR_ADC_2>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/ddr_adc.vhd".
        D0 = 0
        D1 = 0
        D2 = 0
        D3 = 0
        D4 = 0
        D5 = 0
        D6 = 0
        D7 = 0
        ADC_NR = 1
        speed = 250
        reverse_i = false
        reverse = "00000001"
WARNING:Xst:647 - Input <alignBus_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alignBus_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sysClkTest>.
    Found 1-bit register for signal <alignDataBit>.
    Found 1-bit register for signal <syncData>.
    Found 1-bit 8-to-1 multiplexer for signal <alignBus_inspect_nr[2]_p_del_to_ddr[7]_Mux_5_o> created at line 200.
    Found 1-bit 16-to-1 multiplexer for signal <bitAdr[3]_ddrQ[15]_Mux_36_o> created at line 335.
    Found 4-bit comparator lessequal for signal <GND_133_o_alignBus_inspect_nr[3]_LessThan_7_o> created at line 200
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <DDR_ADC_2> synthesized.

Synthesizing Unit <Waver_2>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/waver.vhd".
        detId = 0
        WaveId = 1
        RegAd = "0001000100000000"
        MebAd = "0010000000000000"
        SegAd = "1100100010000000"
        CirSize = 1024
        MebSize = 8192
        SegItems = 0
WARNING:Xst:647 - Input <slowCtBus_data<15:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 13-bit register for signal <adRdFifo>.
    Found 1-bit register for signal <saveEnable>.
    Found 13-bit register for signal <ctStore>.
    Found 13-bit register for signal <adWrFifo>.
    Found 13-bit register for signal <adWrCap>.
    Found 3-bit register for signal <acqFastCs>.
    Found 2-bit register for signal <acqSlowCs>.
    Found 5-bit register for signal <ctRdSeg>.
    Found 10-bit register for signal <pretrig>.
    Found 13-bit register for signal <storeDepth>.
    Found 10-bit register for signal <ctWrCirc>.
    Found 10-bit register for signal <ctRdCirc>.
    Found 1-bit register for signal <fifoWrDone>.
    Found 1-bit register for signal <fastBusyS>.
    Found 1-bit register for signal <decodMebLate>.
    Found 1-bit register for signal <decodSegLate>.
    Found 1-bit register for signal <valResync>.
    Found 14-bit register for signal <dataDecim>.
    Found 1-bit register for signal <syncADC>.
    Found 5-bit register for signal <decimator>.
    Found 14-bit register for signal <sample>.
    Found 1-bit register for signal <syncSys>.
    Found 16-bit register for signal <regRead>.
    Found finite state machine <FSM_11> for signal <acqFastCs>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | adcClk (rising_edge)                           |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <acqSlowCs>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <ctWrCirc[9]_GND_185_o_add_4_OUT> created at line 560.
    Found 10-bit adder for signal <ctRdCirc[9]_GND_185_o_add_7_OUT> created at line 564.
    Found 13-bit adder for signal <adWrFifo[12]_GND_185_o_add_17_OUT> created at line 612.
    Found 5-bit adder for signal <ctRdSeg[4]_GND_185_o_add_50_OUT> created at line 782.
    Found 13-bit adder for signal <adRdFifo[12]_GND_185_o_add_53_OUT> created at line 788.
    Found 5-bit adder for signal <decimator[4]_GND_185_o_add_62_OUT> created at line 835.
    Found 13-bit subtractor for signal <GND_185_o_GND_185_o_sub_14_OUT<12:0>> created at line 590.
    Found 13-bit comparator lessequal for signal <n0088> created at line 897
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 157 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  30 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <Waver_2> synthesized.

Synthesizing Unit <reader_2>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/reader.vhd".
        detId = 0
        WaveId = 1
        MebSize = 8192
        Items = 0
    Found 16-bit register for signal <outputReg>.
    Found 5-bit register for signal <readCs>.
    Found 14-bit register for signal <fifoCnter>.
    Found 3-bit register for signal <timer>.
    Found 16-bit register for signal <inputReg>.
    Found 1-bit register for signal <itemCntr>.
    Found 1-bit register for signal <doneOut>.
    Found 1-bit register for signal <errbit>.
    Found 1-bit register for signal <readOutLocal>.
INFO:Xst:1799 - State rd_item_0 is never reached in FSM <readCs>.
INFO:Xst:1799 - State rd_item is never reached in FSM <readCs>.
    Found finite state machine <FSM_13> for signal <readCs>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 45                                             |
    | Inputs             | 9                                              |
    | Outputs            | 17                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit subtractor for signal <n0105> created at line 221.
    Found 14-bit subtractor for signal <GND_188_o_GND_188_o_sub_30_OUT<13:0>> created at line 292.
    Found 3-bit subtractor for signal <GND_188_o_GND_188_o_sub_41_OUT<2:0>> created at line 322.
    Found 14-bit comparator lessequal for signal <fromFifo[13]_GND_188_o_LessThan_19_o> created at line 262
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  53 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <reader_2> synthesized.

Synthesizing Unit <FastChannel_2>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/f_channel.vhd".
        AdcNr = 2
        reverse = "11111111"
        reverse_i = true
        detId = 0
        WaveId = 2
        RegAd = "0001001000000000"
        MebAd = "0100000000000000"
        SegAd = "1100100100000000"
        CirSize = 1024
        MebSize = 8192
        SegSize = 16
WARNING:Xst:647 - Input <clk25MHz> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <mainStream> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <acqCs>.
    Found finite state machine <FSM_14> for signal <acqCs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 3-to-1 multiplexer for signal <acqBusyOut> created at line 228.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <FastChannel_2> synthesized.

Synthesizing Unit <DDR_ADC_3>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/ddr_adc.vhd".
        D0 = 0
        D1 = 0
        D2 = 0
        D3 = 0
        D4 = 0
        D5 = 0
        D6 = 0
        D7 = 0
        ADC_NR = 2
        speed = 250
        reverse_i = true
        reverse = "11111111"
WARNING:Xst:647 - Input <alignBus_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alignBus_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sysClkTest>.
    Found 1-bit register for signal <alignDataBit>.
    Found 1-bit register for signal <syncData>.
    Found 1-bit 8-to-1 multiplexer for signal <alignBus_inspect_nr[2]_p_del_to_ddr[7]_Mux_5_o> created at line 200.
    Found 1-bit 16-to-1 multiplexer for signal <bitAdr[3]_ddrQ[15]_Mux_36_o> created at line 335.
    Found 4-bit comparator lessequal for signal <GND_227_o_alignBus_inspect_nr[3]_LessThan_7_o> created at line 200
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <DDR_ADC_3> synthesized.

Synthesizing Unit <Waver_3>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/waver.vhd".
        detId = 0
        WaveId = 2
        RegAd = "0001001000000000"
        MebAd = "0100000000000000"
        SegAd = "1100100100000000"
        CirSize = 1024
        MebSize = 8192
        SegItems = 0
WARNING:Xst:647 - Input <slowCtBus_data<15:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 13-bit register for signal <adRdFifo>.
    Found 1-bit register for signal <saveEnable>.
    Found 13-bit register for signal <ctStore>.
    Found 13-bit register for signal <adWrFifo>.
    Found 13-bit register for signal <adWrCap>.
    Found 3-bit register for signal <acqFastCs>.
    Found 2-bit register for signal <acqSlowCs>.
    Found 5-bit register for signal <ctRdSeg>.
    Found 10-bit register for signal <pretrig>.
    Found 13-bit register for signal <storeDepth>.
    Found 10-bit register for signal <ctWrCirc>.
    Found 10-bit register for signal <ctRdCirc>.
    Found 1-bit register for signal <fifoWrDone>.
    Found 1-bit register for signal <fastBusyS>.
    Found 1-bit register for signal <decodMebLate>.
    Found 1-bit register for signal <decodSegLate>.
    Found 1-bit register for signal <valResync>.
    Found 14-bit register for signal <dataDecim>.
    Found 1-bit register for signal <syncADC>.
    Found 5-bit register for signal <decimator>.
    Found 14-bit register for signal <sample>.
    Found 1-bit register for signal <syncSys>.
    Found 16-bit register for signal <regRead>.
    Found finite state machine <FSM_15> for signal <acqFastCs>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | adcClk (rising_edge)                           |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <acqSlowCs>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <ctWrCirc[9]_GND_279_o_add_4_OUT> created at line 560.
    Found 10-bit adder for signal <ctRdCirc[9]_GND_279_o_add_7_OUT> created at line 564.
    Found 13-bit adder for signal <adWrFifo[12]_GND_279_o_add_17_OUT> created at line 612.
    Found 5-bit adder for signal <ctRdSeg[4]_GND_279_o_add_50_OUT> created at line 782.
    Found 13-bit adder for signal <adRdFifo[12]_GND_279_o_add_53_OUT> created at line 788.
    Found 5-bit adder for signal <decimator[4]_GND_279_o_add_62_OUT> created at line 835.
    Found 13-bit subtractor for signal <GND_279_o_GND_279_o_sub_14_OUT<12:0>> created at line 590.
    Found 13-bit comparator lessequal for signal <n0088> created at line 897
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 157 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  30 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <Waver_3> synthesized.

Synthesizing Unit <reader_3>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/reader.vhd".
        detId = 0
        WaveId = 2
        MebSize = 8192
        Items = 0
    Found 16-bit register for signal <outputReg>.
    Found 5-bit register for signal <readCs>.
    Found 14-bit register for signal <fifoCnter>.
    Found 3-bit register for signal <timer>.
    Found 16-bit register for signal <inputReg>.
    Found 1-bit register for signal <itemCntr>.
    Found 1-bit register for signal <doneOut>.
    Found 1-bit register for signal <errbit>.
    Found 1-bit register for signal <readOutLocal>.
INFO:Xst:1799 - State rd_item_0 is never reached in FSM <readCs>.
INFO:Xst:1799 - State rd_item is never reached in FSM <readCs>.
    Found finite state machine <FSM_17> for signal <readCs>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 45                                             |
    | Inputs             | 9                                              |
    | Outputs            | 17                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit subtractor for signal <n0105> created at line 221.
    Found 14-bit subtractor for signal <GND_280_o_GND_280_o_sub_30_OUT<13:0>> created at line 292.
    Found 3-bit subtractor for signal <GND_280_o_GND_280_o_sub_41_OUT<2:0>> created at line 322.
    Found 14-bit comparator lessequal for signal <fromFifo[13]_GND_280_o_LessThan_19_o> created at line 262
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  53 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <reader_3> synthesized.

Synthesizing Unit <SlowChannel_2>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/s_channel.vhd".
        AdcNr = 3
        reverse = "00111100"
        reverse_i = false
        detId = 1
        WaveId = 0
        RegAd = "0001001100000000"
        CircAd = "1011110000000000"
        MebAd = "1001000000000000"
        SegAd = "1100100110000000"
        HistoAd = "1101100000000000"
        CirSize = 1024
        MebSize = 4096
        SegSize = 16
    Found 4-bit register for signal <slowCs>.
    Found 3-bit register for signal <inspectSource>.
    Found 2-bit register for signal <filterSource>.
    Found 14-bit register for signal <mainStream>.
    Found finite state machine <FSM_18> for signal <slowCs>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 27                                             |
    | Inputs             | 3                                              |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit 4-to-1 multiplexer for signal <filterStream> created at line 127.
    Found 14-bit 7-to-1 multiplexer for signal <streamOut> created at line 85.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SlowChannel_2> synthesized.

Synthesizing Unit <DDR_ADC_4>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/ddr_adc.vhd".
        D0 = 0
        D1 = 0
        D2 = 0
        D3 = 0
        D4 = 0
        D5 = 0
        D6 = 0
        D7 = 0
        ADC_NR = 3
        speed = 100
        reverse_i = false
        reverse = "00111100"
WARNING:Xst:647 - Input <alignBus_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alignBus_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ddrQ<2>>.
    Found 1-bit register for signal <ddrQ<4>>.
    Found 1-bit register for signal <ddrQ<6>>.
    Found 1-bit register for signal <ddrQ<8>>.
    Found 1-bit register for signal <ddrQ<10>>.
    Found 1-bit register for signal <ddrQ<12>>.
    Found 1-bit register for signal <ddrQ<14>>.
    Found 1-bit register for signal <syncData>.
    Found 1-bit register for signal <sysClkTest>.
    Found 1-bit register for signal <alignDataBit>.
    Found 1-bit register for signal <ddrQ<0>>.
    Found 1-bit 8-to-1 multiplexer for signal <alignBus_inspect_nr[2]_p_del_to_ddr[7]_Mux_5_o> created at line 200.
    Found 1-bit 16-to-1 multiplexer for signal <bitAdr[3]_ddrQ[15]_Mux_36_o> created at line 335.
    Found 4-bit comparator lessequal for signal <GND_319_o_alignBus_inspect_nr[3]_LessThan_7_o> created at line 200
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <DDR_ADC_4> synthesized.

Synthesizing Unit <Waver_4>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/waver.vhd".
        detId = 1
        WaveId = 0
        RegAd = "0001001100000000"
        MebAd = "1001000000000000"
        SegAd = "1100100110000000"
        CirSize = 1024
        MebSize = 4096
        SegItems = 9
WARNING:Xst:647 - Input <slowCtBus_data<15:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <adRdFifo>.
    Found 1-bit register for signal <saveEnable>.
    Found 12-bit register for signal <ctStore>.
    Found 12-bit register for signal <adWrFifo>.
    Found 12-bit register for signal <adWrCap>.
    Found 3-bit register for signal <acqFastCs>.
    Found 2-bit register for signal <acqSlowCs>.
    Found 8-bit register for signal <ctRdSeg>.
    Found 10-bit register for signal <pretrig>.
    Found 12-bit register for signal <storeDepth>.
    Found 10-bit register for signal <ctWrCirc>.
    Found 10-bit register for signal <ctRdCirc>.
    Found 1-bit register for signal <fifoWrDone>.
    Found 1-bit register for signal <fastBusyS>.
    Found 1-bit register for signal <decodMebLate>.
    Found 1-bit register for signal <decodSegLate>.
    Found 1-bit register for signal <valResync>.
    Found 1-bit register for signal <syncADC>.
    Found 14-bit register for signal <dataDecim>.
    Found 14-bit register for signal <sample>.
    Found 16-bit register for signal <regRead>.
    Found finite state machine <FSM_19> for signal <acqFastCs>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | adcClk (rising_edge)                           |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_20> for signal <acqSlowCs>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <ctWrCirc[9]_GND_371_o_add_4_OUT> created at line 560.
    Found 10-bit adder for signal <ctRdCirc[9]_GND_371_o_add_7_OUT> created at line 564.
    Found 12-bit adder for signal <adWrFifo[11]_GND_371_o_add_17_OUT> created at line 612.
    Found 8-bit adder for signal <ctRdSeg[7]_GND_371_o_add_53_OUT> created at line 782.
    Found 12-bit adder for signal <adRdFifo[11]_GND_371_o_add_56_OUT> created at line 788.
    Found 12-bit subtractor for signal <GND_371_o_GND_371_o_sub_14_OUT<11:0>> created at line 590.
    Found 1-bit 4-to-1 multiplexer for signal <weSegs> created at line 731.
    Found 12-bit comparator lessequal for signal <n0087> created at line 897
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 149 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  38 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <Waver_4> synthesized.

Synthesizing Unit <reader_4>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/reader.vhd".
        detId = 1
        WaveId = 0
        MebSize = 4096
        Items = 9
    Found 16-bit register for signal <outputReg>.
    Found 5-bit register for signal <readCs>.
    Found 13-bit register for signal <fifoCnter>.
    Found 4-bit register for signal <itemCntr>.
    Found 3-bit register for signal <timer>.
    Found 16-bit register for signal <inputReg>.
    Found 1-bit register for signal <doneOut>.
    Found 1-bit register for signal <errbit>.
    Found 1-bit register for signal <readOutLocal>.
    Found finite state machine <FSM_21> for signal <readCs>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 50                                             |
    | Inputs             | 9                                              |
    | Outputs            | 30                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <GND_372_o_GND_372_o_sub_9_OUT<3:0>> created at line 221.
    Found 13-bit subtractor for signal <GND_372_o_GND_372_o_sub_29_OUT<12:0>> created at line 292.
    Found 3-bit subtractor for signal <GND_372_o_GND_372_o_sub_40_OUT<2:0>> created at line 322.
    Found 13-bit comparator lessequal for signal <fromFifo[12]_GND_372_o_LessThan_18_o> created at line 262
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  55 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  22 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <reader_4> synthesized.

Synthesizing Unit <Energy_2>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/energy.vhd".
        RegAd = "0001001100010000"
        DEFAULT_RISE = 200
        DEFAULT_PLATEAU = 400
        DEFAULT_PEAKING = 300
        DEFAULT_SHAPER_FLAT_WIDTH = 10
    Found 10-bit register for signal <peakingCnt>.
    Found 24-bit register for signal <trackAndHoldP.energyMax>.
    Found 24-bit register for signal <energyAccu>.
    Found 10-bit register for signal <peakingReg>.
    Found 10-bit register for signal <shaperRise>.
    Found 10-bit register for signal <shaperFlat>.
    Found 16-bit register for signal <levelSlowReg>.
    Found 1-bit register for signal <eRdy>.
    Found 1-bit register for signal <peaked>.
    Found 1-bit register for signal <trigSlowLocal>.
    Found 1-bit register for signal <status>.
    Found 1-bit register for signal <oldPeaked>.
    Found 10-bit register for signal <riseTimeOut>.
    Found 16-bit register for signal <slowCtBusRd>.
    Found 10-bit adder for signal <peakingCnt[9]_GND_376_o_add_18_OUT> created at line 222.
    Found 10-bit comparator equal for signal <peakingCnt[9]_shaperFlat[9]_equal_4_o> created at line 182
    Found 24-bit comparator lessequal for signal <trackAndHoldP.energyMax[23]_filteredStream[23]_LessThan_8_o> created at line 199
    Found 10-bit comparator equal for signal <peakingCnt[9]_peakingReg[9]_equal_15_o> created at line 205
    Found 25-bit comparator lessequal for signal <filteredStream[23]_PWR_155_o_LessThan_17_o> created at line 217
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  17 Multiplexer(s).
Unit <Energy_2> synthesized.

Synthesizing Unit <ETrigger_2>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/e_trigger.vhd".
        RegAd = "0001001100100000"
    Found 16-bit register for signal <levelHFastReg>.
    Found 10-bit register for signal <shaperRise>.
    Found 10-bit register for signal <shaperFlat>.
    Found 8-bit register for signal <basePretrig>.
    Found 9-bit register for signal <baseMeanDepth>.
    Found 16-bit register for signal <levelLFastReg>.
    Found 1-bit register for signal <trigCtrl>.
    Found 1-bit register for signal <oldTrigFastL>.
    Found 1-bit register for signal <trigFastL>.
    Found 1-bit register for signal <trigFastH>.
    Found 1-bit register for signal <invalidTrigH>.
    Found 10-bit register for signal <fastCounter>.
    Found 1-bit register for signal <startTrigCount>.
    Found 18-bit register for signal <avgBaseOut>.
    Found 16-bit register for signal <slowCtBusRd>.
    Found 1-bit register for signal <trigFastL_internal>.
    Found 10-bit adder for signal <fastCounter[9]_GND_378_o_add_5_OUT> created at line 146.
    Found 16-bit comparator greater for signal <filteredStream[19]_levelLFastReg[15]_LessThan_2_o> created at line 123
    Found 10-bit comparator greater for signal <fastCounter[9]_shaperRise[9]_LessThan_5_o> created at line 145
    Found 16-bit comparator greater for signal <filteredStream[19]_levelHFastReg[15]_LessThan_7_o> created at line 147
    Found 10-bit comparator equal for signal <fastCounter[9]_shaperRise[9]_equal_8_o> created at line 150
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 120 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  10 Multiplexer(s).
Unit <ETrigger_2> synthesized.

Synthesizing Unit <Histogrammer_2>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/histogrammer.vhd".
        RegAd = "0001001100000000"
        HistoAd = "1101100000000000"
    Found 3-bit register for signal <histoCs>.
    Found 24-bit register for signal <dina>.
    Found 24-bit register for signal <donnee>.
    Found 24-bit register for signal <offset>.
    Found 5-bit register for signal <diviseur>.
    Found 5-bit register for signal <binning>.
    Found 1-bit register for signal <memWrite>.
    Found 1-bit register for signal <oldFire>.
    Found 16-bit register for signal <regRdBus>.
    Found 1-bit register for signal <adbit0>.
    Found 1-bit register for signal <decodMemLate>.
    Found 1-bit register for signal <clearMem>.
    Found finite state machine <FSM_22> for signal <histoCs>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 16                                             |
    | Inputs             | 9                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit adder for signal <doutb[23]_GND_380_o_add_16_OUT> created at line 213.
    Found 24-bit adder for signal <donnee[23]_GND_380_o_add_21_OUT> created at line 225.
    Found 24-bit subtractor for signal <GND_380_o_GND_380_o_sub_10_OUT<23:0>> created at line 198.
    Found 5-bit subtractor for signal <GND_380_o_GND_380_o_sub_12_OUT<4:0>> created at line 206.
    Found 16x1-bit Read Only RAM for signal <slowCtBus_addr[3]_GND_380_o_Mux_36_o>
    Found 24-bit comparator greater for signal <n0019> created at line 210
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred 103 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  21 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Histogrammer_2> synthesized.

Synthesizing Unit <FastChannel_3>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/f_channel.vhd".
        AdcNr = 4
        reverse = "01011001"
        reverse_i = false
        detId = 1
        WaveId = 1
        RegAd = "0001010000000000"
        MebAd = "0110000000000000"
        SegAd = "1100101000000000"
        CirSize = 1024
        MebSize = 8192
        SegSize = 16
WARNING:Xst:647 - Input <clk25MHz> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <mainStream> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <acqCs>.
    Found finite state machine <FSM_23> for signal <acqCs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 3-to-1 multiplexer for signal <acqBusyOut> created at line 228.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <FastChannel_3> synthesized.

Synthesizing Unit <DDR_ADC_5>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/ddr_adc.vhd".
        D0 = 0
        D1 = 0
        D2 = 0
        D3 = 0
        D4 = 0
        D5 = 0
        D6 = 0
        D7 = 0
        ADC_NR = 4
        speed = 250
        reverse_i = false
        reverse = "01011001"
WARNING:Xst:647 - Input <alignBus_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alignBus_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sysClkTest>.
    Found 1-bit register for signal <alignDataBit>.
    Found 1-bit register for signal <syncData>.
    Found 1-bit 8-to-1 multiplexer for signal <alignBus_inspect_nr[2]_p_del_to_ddr[7]_Mux_5_o> created at line 200.
    Found 1-bit 16-to-1 multiplexer for signal <bitAdr[3]_ddrQ[15]_Mux_36_o> created at line 335.
    Found 4-bit comparator lessequal for signal <GND_383_o_alignBus_inspect_nr[3]_LessThan_7_o> created at line 200
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <DDR_ADC_5> synthesized.

Synthesizing Unit <Waver_5>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/waver.vhd".
        detId = 1
        WaveId = 1
        RegAd = "0001010000000000"
        MebAd = "0110000000000000"
        SegAd = "1100101000000000"
        CirSize = 1024
        MebSize = 8192
        SegItems = 0
WARNING:Xst:647 - Input <slowCtBus_data<15:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 13-bit register for signal <adRdFifo>.
    Found 1-bit register for signal <saveEnable>.
    Found 13-bit register for signal <ctStore>.
    Found 13-bit register for signal <adWrFifo>.
    Found 13-bit register for signal <adWrCap>.
    Found 3-bit register for signal <acqFastCs>.
    Found 2-bit register for signal <acqSlowCs>.
    Found 5-bit register for signal <ctRdSeg>.
    Found 10-bit register for signal <pretrig>.
    Found 13-bit register for signal <storeDepth>.
    Found 10-bit register for signal <ctWrCirc>.
    Found 10-bit register for signal <ctRdCirc>.
    Found 1-bit register for signal <fifoWrDone>.
    Found 1-bit register for signal <fastBusyS>.
    Found 1-bit register for signal <decodMebLate>.
    Found 1-bit register for signal <decodSegLate>.
    Found 1-bit register for signal <valResync>.
    Found 14-bit register for signal <dataDecim>.
    Found 1-bit register for signal <syncADC>.
    Found 5-bit register for signal <decimator>.
    Found 14-bit register for signal <sample>.
    Found 1-bit register for signal <syncSys>.
    Found 16-bit register for signal <regRead>.
    Found finite state machine <FSM_24> for signal <acqFastCs>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | adcClk (rising_edge)                           |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_25> for signal <acqSlowCs>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <ctWrCirc[9]_GND_435_o_add_4_OUT> created at line 560.
    Found 10-bit adder for signal <ctRdCirc[9]_GND_435_o_add_7_OUT> created at line 564.
    Found 13-bit adder for signal <adWrFifo[12]_GND_435_o_add_17_OUT> created at line 612.
    Found 5-bit adder for signal <ctRdSeg[4]_GND_435_o_add_50_OUT> created at line 782.
    Found 13-bit adder for signal <adRdFifo[12]_GND_435_o_add_53_OUT> created at line 788.
    Found 5-bit adder for signal <decimator[4]_GND_435_o_add_62_OUT> created at line 835.
    Found 13-bit subtractor for signal <GND_435_o_GND_435_o_sub_14_OUT<12:0>> created at line 590.
    Found 13-bit comparator lessequal for signal <n0088> created at line 897
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 157 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  30 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <Waver_5> synthesized.

Synthesizing Unit <reader_5>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/reader.vhd".
        detId = 1
        WaveId = 1
        MebSize = 8192
        Items = 0
    Found 16-bit register for signal <outputReg>.
    Found 5-bit register for signal <readCs>.
    Found 14-bit register for signal <fifoCnter>.
    Found 3-bit register for signal <timer>.
    Found 16-bit register for signal <inputReg>.
    Found 1-bit register for signal <itemCntr>.
    Found 1-bit register for signal <doneOut>.
    Found 1-bit register for signal <errbit>.
    Found 1-bit register for signal <readOutLocal>.
INFO:Xst:1799 - State rd_item_0 is never reached in FSM <readCs>.
INFO:Xst:1799 - State rd_item is never reached in FSM <readCs>.
    Found finite state machine <FSM_26> for signal <readCs>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 45                                             |
    | Inputs             | 9                                              |
    | Outputs            | 17                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit subtractor for signal <n0105> created at line 221.
    Found 14-bit subtractor for signal <GND_436_o_GND_436_o_sub_30_OUT<13:0>> created at line 292.
    Found 3-bit subtractor for signal <GND_436_o_GND_436_o_sub_41_OUT<2:0>> created at line 322.
    Found 14-bit comparator lessequal for signal <fromFifo[13]_GND_436_o_LessThan_19_o> created at line 262
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  53 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <reader_5> synthesized.

Synthesizing Unit <CsiChannel>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/csi_channel.vhd".
        AdcNr = 5
        reverse = "11101110"
        reverse_i = true
        detId = 2
        WaveId = 0
        RegAd = "0001010100000000"
        CircAd = "1100010000000000"
        MebAd = "1010000000000000"
        SegAd = "1100101010000000"
        Histo1 = "1110000000000000"
        Histo2 = "1110100000000000"
        CirSize = 1024
        MebSize = 4096
        SegSize = 16
INFO:Xst:3210 - "/home/fazia/Desktop/debug_fazia_code_roms/common/csi_channel.vhd" line 432: Output port <trigSlow> of the instance <blockFastNrj> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <slowState>.
    Found 3-bit register for signal <inspectSource>.
    Found 1-bit register for signal <nrjTotDone>.
    Found 1-bit register for signal <nrjFastDone>.
    Found 2-bit register for signal <filterSource>.
    Found 14-bit register for signal <mainStream>.
    Found finite state machine <FSM_27> for signal <slowState>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 42                                             |
    | Inputs             | 6                                              |
    | Outputs            | 19                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit 4-to-1 multiplexer for signal <filterStream> created at line 134.
    Found 14-bit 7-to-1 multiplexer for signal <streamOut> created at line 87.
    Found 1-bit 13-to-1 multiplexer for signal <slowState[4]_X_85_o_Mux_80_o> created at line 627.
    Found 1-bit 12-to-1 multiplexer for signal <slowState[4]_X_85_o_Mux_64_o> created at line 627.
    Found 1-bit 12-to-1 multiplexer for signal <slowState[4]_X_85_o_Mux_66_o> created at line 627.
    Found 1-bit 12-to-1 multiplexer for signal <slowState[4]_X_85_o_Mux_70_o> created at line 627.
    Found 1-bit 12-to-1 multiplexer for signal <slowState[4]_X_85_o_Mux_76_o> created at line 627.
    Found 1-bit 12-to-1 multiplexer for signal <slowState[4]_X_85_o_Mux_74_o> created at line 627.
    Found 1-bit 12-to-1 multiplexer for signal <slowState[4]_X_85_o_Mux_62_o> created at line 627.
    Found 1-bit 12-to-1 multiplexer for signal <slowState[4]_X_85_o_Mux_68_o> created at line 627.
    Found 1-bit 13-to-1 multiplexer for signal <slowState[4]_X_85_o_Mux_78_o> created at line 627.
    Found 1-bit 12-to-1 multiplexer for signal <slowState[4]_X_85_o_Mux_72_o> created at line 627.
WARNING:Xst:737 - Found 1-bit latch for signal <itemAddr<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <itemAddr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <itemAddr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <itemAddr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <itemData<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <itemData<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <itemData<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <itemData<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <itemData<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <itemData<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <itemData<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <itemData<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <itemData<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <itemData<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <itemData<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <itemData<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <itemData<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <itemData<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <itemData<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <itemData<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred  20 Latch(s).
	inferred  64 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <CsiChannel> synthesized.

Synthesizing Unit <DDR_ADC_6>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/ddr_adc.vhd".
        D0 = 0
        D1 = 0
        D2 = 0
        D3 = 0
        D4 = 0
        D5 = 0
        D6 = 0
        D7 = 0
        ADC_NR = 5
        speed = 100
        reverse_i = true
        reverse = "11101110"
WARNING:Xst:647 - Input <alignBus_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alignBus_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ddrQ<2>>.
    Found 1-bit register for signal <ddrQ<4>>.
    Found 1-bit register for signal <ddrQ<6>>.
    Found 1-bit register for signal <ddrQ<8>>.
    Found 1-bit register for signal <ddrQ<10>>.
    Found 1-bit register for signal <ddrQ<12>>.
    Found 1-bit register for signal <ddrQ<14>>.
    Found 1-bit register for signal <syncData>.
    Found 1-bit register for signal <sysClkTest>.
    Found 1-bit register for signal <alignDataBit>.
    Found 1-bit register for signal <ddrQ<0>>.
    Found 1-bit 8-to-1 multiplexer for signal <alignBus_inspect_nr[2]_p_del_to_ddr[7]_Mux_5_o> created at line 200.
    Found 1-bit 16-to-1 multiplexer for signal <bitAdr[3]_ddrQ[15]_Mux_36_o> created at line 335.
    Found 4-bit comparator lessequal for signal <GND_475_o_alignBus_inspect_nr[3]_LessThan_7_o> created at line 200
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <DDR_ADC_6> synthesized.

Synthesizing Unit <Waver_6>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/waver.vhd".
        detId = 2
        WaveId = 0
        RegAd = "0001010100000000"
        MebAd = "1010000000000000"
        SegAd = "1100101010000000"
        CirSize = 1024
        MebSize = 4096
        SegItems = 14
WARNING:Xst:647 - Input <slowCtBus_data<15:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <adRdFifo>.
    Found 1-bit register for signal <saveEnable>.
    Found 12-bit register for signal <ctStore>.
    Found 12-bit register for signal <adWrFifo>.
    Found 12-bit register for signal <adWrCap>.
    Found 3-bit register for signal <acqFastCs>.
    Found 2-bit register for signal <acqSlowCs>.
    Found 8-bit register for signal <ctRdSeg>.
    Found 10-bit register for signal <pretrig>.
    Found 12-bit register for signal <storeDepth>.
    Found 10-bit register for signal <ctWrCirc>.
    Found 10-bit register for signal <ctRdCirc>.
    Found 1-bit register for signal <fifoWrDone>.
    Found 1-bit register for signal <fastBusyS>.
    Found 1-bit register for signal <decodMebLate>.
    Found 1-bit register for signal <decodSegLate>.
    Found 1-bit register for signal <valResync>.
    Found 1-bit register for signal <syncADC>.
    Found 14-bit register for signal <dataDecim>.
    Found 14-bit register for signal <sample>.
    Found 16-bit register for signal <regRead>.
    Found finite state machine <FSM_28> for signal <acqFastCs>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | adcClk (rising_edge)                           |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_29> for signal <acqSlowCs>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <ctWrCirc[9]_GND_527_o_add_4_OUT> created at line 560.
    Found 10-bit adder for signal <ctRdCirc[9]_GND_527_o_add_7_OUT> created at line 564.
    Found 12-bit adder for signal <adWrFifo[11]_GND_527_o_add_17_OUT> created at line 612.
    Found 8-bit adder for signal <ctRdSeg[7]_GND_527_o_add_53_OUT> created at line 782.
    Found 12-bit adder for signal <adRdFifo[11]_GND_527_o_add_56_OUT> created at line 788.
    Found 12-bit subtractor for signal <GND_527_o_GND_527_o_sub_14_OUT<11:0>> created at line 590.
    Found 1-bit 4-to-1 multiplexer for signal <weSegs> created at line 731.
    Found 12-bit comparator lessequal for signal <n0087> created at line 897
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 149 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  38 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <Waver_6> synthesized.

Synthesizing Unit <reader_6>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/reader.vhd".
        detId = 2
        WaveId = 0
        MebSize = 4096
        Items = 14
    Found 16-bit register for signal <outputReg>.
    Found 5-bit register for signal <readCs>.
    Found 13-bit register for signal <fifoCnter>.
    Found 4-bit register for signal <itemCntr>.
    Found 3-bit register for signal <timer>.
    Found 16-bit register for signal <inputReg>.
    Found 1-bit register for signal <doneOut>.
    Found 1-bit register for signal <errbit>.
    Found 1-bit register for signal <readOutLocal>.
    Found finite state machine <FSM_30> for signal <readCs>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 50                                             |
    | Inputs             | 9                                              |
    | Outputs            | 30                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <GND_528_o_GND_528_o_sub_9_OUT<3:0>> created at line 221.
    Found 13-bit subtractor for signal <GND_528_o_GND_528_o_sub_29_OUT<12:0>> created at line 292.
    Found 3-bit subtractor for signal <GND_528_o_GND_528_o_sub_40_OUT<2:0>> created at line 322.
    Found 13-bit comparator lessequal for signal <fromFifo[12]_GND_528_o_LessThan_18_o> created at line 262
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  55 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  22 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <reader_6> synthesized.

Synthesizing Unit <Energy_3>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/energy.vhd".
        RegAd = "0001010100010000"
        DEFAULT_RISE = 500
        DEFAULT_PLATEAU = 1000
        DEFAULT_PEAKING = 40
        DEFAULT_SHAPER_FLAT_WIDTH = 11
    Found 11-bit register for signal <peakingCnt>.
    Found 24-bit register for signal <trackAndHoldP.energyMax>.
    Found 24-bit register for signal <energyAccu>.
    Found 11-bit register for signal <peakingReg>.
    Found 10-bit register for signal <shaperRise>.
    Found 11-bit register for signal <shaperFlat>.
    Found 16-bit register for signal <levelSlowReg>.
    Found 1-bit register for signal <eRdy>.
    Found 1-bit register for signal <peaked>.
    Found 1-bit register for signal <trigSlowLocal>.
    Found 1-bit register for signal <status>.
    Found 1-bit register for signal <oldPeaked>.
    Found 10-bit register for signal <riseTimeOut>.
    Found 16-bit register for signal <slowCtBusRd>.
    Found 11-bit adder for signal <peakingCnt[10]_GND_532_o_add_18_OUT> created at line 222.
    Found 11-bit comparator equal for signal <peakingCnt[10]_shaperFlat[10]_equal_4_o> created at line 182
    Found 24-bit comparator lessequal for signal <trackAndHoldP.energyMax[23]_filteredStream[23]_LessThan_8_o> created at line 199
    Found 11-bit comparator equal for signal <peakingCnt[10]_peakingReg[10]_equal_15_o> created at line 205
    Found 25-bit comparator lessequal for signal <filteredStream[23]_PWR_202_o_LessThan_17_o> created at line 217
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 138 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  17 Multiplexer(s).
Unit <Energy_3> synthesized.

Synthesizing Unit <shaper_3>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/shaper.vhd".
        INPUT_WIDTH = 14
        OUTPUT_WIDTH = 24
        SHAPER_FLAT_WIDTH = 11
    Found 16-bit register for signal <secondDif>.
    Found 24-bit register for signal <shaperOut>.
    Found 4-bit register for signal <postTimer>.
    Found 15-bit register for signal <firstDif>.
    Found 1-bit register for signal <lateTimer>.
    Found 24-bit adder for signal <somme> created at line 121.
    Found 4-bit adder for signal <postTimer[3]_GND_533_o_add_7_OUT> created at line 146.
    Found 24-bit adder for signal <somme[23]_GND_533_o_add_11_OUT> created at line 160.
    Found 15-bit subtractor for signal <inputExtended[14]_risingOut[14]_sub_2_OUT<14:0>> created at line 98.
    Found 16-bit subtractor for signal <firstDif[14]_fallingOut[14]_sub_4_OUT<15:0>> created at line 111.
    Found 24-bit subtractor for signal <somme[23]_GND_533_o_sub_11_OUT<23:0>> created at line 158.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  60 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <shaper_3> synthesized.

Synthesizing Unit <retard_2_2>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/retard_2.vhd".
        DATA_WIDTH = 15
        DELAY_WIDTH = 11
    Found 11-bit register for signal <compteur>.
    Found 11-bit adder for signal <compteur[10]_GND_534_o_add_2_OUT> created at line 110.
    Found 11-bit subtractor for signal <addrb> created at line 66.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <retard_2_2> synthesized.

Synthesizing Unit <Energy_4>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/energy.vhd".
        RegAd = "0001010101010000"
        DEFAULT_RISE = 100
        DEFAULT_PLATEAU = 200
        DEFAULT_PEAKING = 20
        DEFAULT_SHAPER_FLAT_WIDTH = 11
    Found 11-bit register for signal <peakingCnt>.
    Found 24-bit register for signal <trackAndHoldP.energyMax>.
    Found 24-bit register for signal <energyAccu>.
    Found 11-bit register for signal <peakingReg>.
    Found 10-bit register for signal <shaperRise>.
    Found 11-bit register for signal <shaperFlat>.
    Found 16-bit register for signal <levelSlowReg>.
    Found 1-bit register for signal <eRdy>.
    Found 1-bit register for signal <peaked>.
    Found 1-bit register for signal <trigSlowLocal>.
    Found 1-bit register for signal <status>.
    Found 1-bit register for signal <oldPeaked>.
    Found 10-bit register for signal <riseTimeOut>.
    Found 16-bit register for signal <slowCtBusRd>.
    Found 11-bit adder for signal <peakingCnt[10]_GND_537_o_add_18_OUT> created at line 222.
    Found 11-bit comparator equal for signal <peakingCnt[10]_shaperFlat[10]_equal_4_o> created at line 182
    Found 24-bit comparator lessequal for signal <trackAndHoldP.energyMax[23]_filteredStream[23]_LessThan_8_o> created at line 199
    Found 11-bit comparator equal for signal <peakingCnt[10]_peakingReg[10]_equal_15_o> created at line 205
    Found 25-bit comparator lessequal for signal <filteredStream[23]_PWR_208_o_LessThan_17_o> created at line 217
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 138 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  17 Multiplexer(s).
Unit <Energy_4> synthesized.

Synthesizing Unit <ETrigger_3>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/e_trigger.vhd".
        RegAd = "0001010100100000"
    Found 16-bit register for signal <levelHFastReg>.
    Found 10-bit register for signal <shaperRise>.
    Found 10-bit register for signal <shaperFlat>.
    Found 8-bit register for signal <basePretrig>.
    Found 9-bit register for signal <baseMeanDepth>.
    Found 16-bit register for signal <levelLFastReg>.
    Found 1-bit register for signal <trigCtrl>.
    Found 1-bit register for signal <oldTrigFastL>.
    Found 1-bit register for signal <trigFastL>.
    Found 1-bit register for signal <trigFastH>.
    Found 1-bit register for signal <invalidTrigH>.
    Found 10-bit register for signal <fastCounter>.
    Found 1-bit register for signal <startTrigCount>.
    Found 18-bit register for signal <avgBaseOut>.
    Found 16-bit register for signal <slowCtBusRd>.
    Found 1-bit register for signal <trigFastL_internal>.
    Found 10-bit adder for signal <fastCounter[9]_GND_539_o_add_5_OUT> created at line 146.
    Found 16-bit comparator greater for signal <filteredStream[19]_levelLFastReg[15]_LessThan_2_o> created at line 123
    Found 10-bit comparator greater for signal <fastCounter[9]_shaperRise[9]_LessThan_5_o> created at line 145
    Found 16-bit comparator greater for signal <filteredStream[19]_levelHFastReg[15]_LessThan_7_o> created at line 147
    Found 10-bit comparator equal for signal <fastCounter[9]_shaperRise[9]_equal_8_o> created at line 150
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 120 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  10 Multiplexer(s).
Unit <ETrigger_3> synthesized.

Synthesizing Unit <Histogrammer_3>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/histogrammer.vhd".
        RegAd = "0001010100000000"
        HistoAd = "1110000000000000"
    Found 3-bit register for signal <histoCs>.
    Found 24-bit register for signal <dina>.
    Found 24-bit register for signal <donnee>.
    Found 24-bit register for signal <offset>.
    Found 5-bit register for signal <diviseur>.
    Found 5-bit register for signal <binning>.
    Found 1-bit register for signal <memWrite>.
    Found 1-bit register for signal <oldFire>.
    Found 16-bit register for signal <regRdBus>.
    Found 1-bit register for signal <adbit0>.
    Found 1-bit register for signal <decodMemLate>.
    Found 1-bit register for signal <clearMem>.
    Found finite state machine <FSM_31> for signal <histoCs>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 16                                             |
    | Inputs             | 9                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit adder for signal <doutb[23]_GND_541_o_add_16_OUT> created at line 213.
    Found 24-bit adder for signal <donnee[23]_GND_541_o_add_21_OUT> created at line 225.
    Found 24-bit subtractor for signal <GND_541_o_GND_541_o_sub_10_OUT<23:0>> created at line 198.
    Found 5-bit subtractor for signal <GND_541_o_GND_541_o_sub_12_OUT<4:0>> created at line 206.
    Found 16x1-bit Read Only RAM for signal <slowCtBus_addr[3]_GND_541_o_Mux_36_o>
    Found 24-bit comparator greater for signal <n0019> created at line 210
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred 103 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  21 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Histogrammer_3> synthesized.

Synthesizing Unit <Histogrammer_4>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/histogrammer.vhd".
        RegAd = "0001010101000000"
        HistoAd = "1110100000000000"
    Found 3-bit register for signal <histoCs>.
    Found 24-bit register for signal <dina>.
    Found 24-bit register for signal <donnee>.
    Found 24-bit register for signal <offset>.
    Found 5-bit register for signal <diviseur>.
    Found 5-bit register for signal <binning>.
    Found 1-bit register for signal <memWrite>.
    Found 1-bit register for signal <oldFire>.
    Found 16-bit register for signal <regRdBus>.
    Found 1-bit register for signal <adbit0>.
    Found 1-bit register for signal <decodMemLate>.
    Found 1-bit register for signal <clearMem>.
    Found finite state machine <FSM_32> for signal <histoCs>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 16                                             |
    | Inputs             | 9                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit adder for signal <doutb[23]_GND_543_o_add_16_OUT> created at line 213.
    Found 24-bit adder for signal <donnee[23]_GND_543_o_add_21_OUT> created at line 225.
    Found 24-bit subtractor for signal <GND_543_o_GND_543_o_sub_10_OUT<23:0>> created at line 198.
    Found 5-bit subtractor for signal <GND_543_o_GND_543_o_sub_12_OUT<4:0>> created at line 206.
    Found 16x1-bit Read Only RAM for signal <slowCtBus_addr[3]_GND_543_o_Mux_36_o>
    Found 24-bit comparator greater for signal <n0019> created at line 210
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred 103 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  21 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Histogrammer_4> synthesized.

Synthesizing Unit <Terminator>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/terminator.vhd".
    Found 4-bit register for signal <dataCnter>.
    Found 2-bit register for signal <termiCs>.
    Found finite state machine <FSM_33> for signal <termiCs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_clear_OR_315_o (positive)                |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <GND_565_o_GND_565_o_sub_4_OUT<3:0>> created at line 71.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Terminator> synthesized.

Synthesizing Unit <ReadEngine>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/read_engine_new.vhd".
        withChipScope = false
        build_a = false
    Set property "KEEP = TRUE" for signal <talkerCsA>.
    Set property "KEEP = TRUE" for signal <talkerCsB>.
WARNING:Xst:647 - Input <spyBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slowCtBus_data<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alignIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alignOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <throttleLocal>.
    Found 3-bit register for signal <listenerCs>.
    Found 3-bit register for signal <rcvState>.
    Found 4-bit register for signal <wrPt>.
    Found 4-bit register for signal <talkerCsB>.
    Found 4-bit register for signal <rdPt>.
    Found 4-bit register for signal <segRdLocal>.
    Found 2-bit register for signal <tempo>.
    Found 4-bit register for signal <saveParam>.
    Found 16-bit register for signal <hacheur>.
    Found 12-bit register for signal <saveWave>.
    Found 15-bit register for signal <timestamp>.
    Found 12-bit register for signal <eventNumber>.
    Found 1-bit register for signal <evtNberReceived>.
    Found 1-bit register for signal <lWaitLocal>.
    Found 1-bit register for signal <ctrlReg>.
    Found 1-bit register for signal <saveWaveFlag>.
    Found 1-bit register for signal <phase>.
    Found 1-bit register for signal <readOutLocal>.
    Found 1-bit register for signal <syncZerOld>.
    Found 15-bit register for signal <tsRequest>.
    Found 1-bit register for signal <ltOldBis>.
    Found 15-bit register for signal <bitmaskForAcq>.
    Found 1-bit register for signal <ltOld>.
    Found 15-bit register for signal <tsVal>.
    Found 5-bit register for signal <timeOutListener>.
    Found 1-bit register for signal <setEvtReceived>.
    Found 16-bit register for signal <slowCtBusRd>.
    Found 1-bit register for signal <slowRand>.
    Found 1-bit register for signal <bDoneLocal>.
    Found finite state machine <FSM_34> for signal <listenerCs>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 19                                             |
    | Inputs             | 3                                              |
    | Outputs            | 18                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_35> for signal <rcvState>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 15-bit adder for signal <timestamp[14]_GND_566_o_add_4_OUT> created at line 445.
    Found 4-bit adder for signal <wrPt[3]_GND_566_o_add_17_OUT> created at line 542.
    Found 4-bit adder for signal <rdPt[3]_GND_566_o_add_163_OUT> created at line 1293.
    Found 5-bit subtractor for signal <GND_566_o_GND_566_o_sub_14_OUT<4:0>> created at line 518.
    Found 2-bit subtractor for signal <GND_566_o_GND_566_o_sub_100_OUT<1:0>> created at line 668.
    Found 4-bit subtractor for signal <GND_566_o_GND_566_o_sub_113_OUT<3:0>> created at line 696.
    Found 4-bit subtractor for signal <GND_566_o_GND_566_o_sub_129_OUT<3:0>> created at line 779.
    Found 16x4-bit Read Only RAM for signal <_n0712>
    Found 1-bit 5-to-1 multiplexer for signal <listenerCs[2]_fifoIn[11]_Mux_53_o> created at line 558.
    Found 1-bit 5-to-1 multiplexer for signal <listenerCs[2]_fifoIn[10]_Mux_55_o> created at line 558.
    Found 1-bit 5-to-1 multiplexer for signal <listenerCs[2]_fifoIn[9]_Mux_57_o> created at line 558.
    Found 1-bit 5-to-1 multiplexer for signal <listenerCs[2]_fifoIn[8]_Mux_59_o> created at line 558.
    Found 1-bit 5-to-1 multiplexer for signal <listenerCs[2]_fifoIn[7]_Mux_61_o> created at line 558.
    Found 1-bit 5-to-1 multiplexer for signal <listenerCs[2]_fifoIn[6]_Mux_63_o> created at line 558.
    Found 1-bit 5-to-1 multiplexer for signal <listenerCs[2]_fifoIn[5]_Mux_65_o> created at line 558.
    Found 1-bit 5-to-1 multiplexer for signal <listenerCs[2]_fifoIn[4]_Mux_67_o> created at line 558.
    Found 1-bit 6-to-1 multiplexer for signal <listenerCs[2]_fifoIn[3]_Mux_69_o> created at line 558.
    Found 1-bit 6-to-1 multiplexer for signal <listenerCs[2]_fifoIn[2]_Mux_71_o> created at line 558.
    Found 1-bit 6-to-1 multiplexer for signal <listenerCs[2]_fifoIn[1]_Mux_73_o> created at line 558.
    Found 1-bit 6-to-1 multiplexer for signal <listenerCs[2]_fifoIn[0]_Mux_75_o> created at line 558.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoWe>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoIn<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoIn<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoIn<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoIn<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoIn<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoIn<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoIn<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoIn<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoIn<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoIn<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoIn<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoIn<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoIn<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoIn<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoIn<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoIn<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoItemWr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoItemWr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoItemWr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <resetEvtReceived>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <resetTsRequest>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <resetBitmask>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoItemRd<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoItemRd<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fifoItemRd<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit comparator lessequal for signal <n0132> created at line 696
    Found 4-bit comparator greater for signal <PWR_235_o_saveParam[3]_LessThan_128_o> created at line 776
    Found 12-bit comparator equal for signal <saveWave[11]_GND_566_o_equal_151_o> created at line 781
    Found 4-bit comparator not equal for signal <n0196> created at line 1234
    Summary:
	inferred   1 RAM(s).
	inferred   7 Adder/Subtractor(s).
	inferred 156 D-type flip-flop(s).
	inferred  26 Latch(s).
	inferred   4 Comparator(s).
	inferred  95 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <ReadEngine> synthesized.

Synthesizing Unit <FASTLINK>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/fastlink/fastlink.vhd".
        last = true
        withChipScope = false
WARNING:Xst:647 - Input <voieInt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/fazia/Desktop/debug_fazia_code_roms/common/fastlink/fastlink.vhd" line 394: Output port <full> of the instance <fifo1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fazia/Desktop/debug_fazia_code_roms/common/fastlink/fastlink.vhd" line 394: Output port <empty> of the instance <fifo1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fazia/Desktop/debug_fazia_code_roms/common/fastlink/fastlink.vhd" line 411: Output port <full> of the instance <fifo2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fazia/Desktop/debug_fazia_code_roms/common/fastlink/fastlink.vhd" line 411: Output port <empty> of the instance <fifo2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fazia/Desktop/debug_fazia_code_roms/common/fastlink/fastlink.vhd" line 424: Output port <full> of the instance <fifo3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fazia/Desktop/debug_fazia_code_roms/common/fastlink/fastlink.vhd" line 424: Output port <empty> of the instance <fifo3> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <dout_H> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dout_L> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <hout>.
    Found 8-bit register for signal <MSB>.
    Found 8-bit register for signal <LSB>.
    Found 1-bit register for signal <clk25Resync_late>.
    Found 1-bit register for signal <sync_50>.
    Found 4-bit register for signal <compteur>.
    Found 1-bit register for signal <SR_sig>.
    Found 4-bit adder for signal <compteur[3]_GND_595_o_add_3_OUT> created at line 450.
    Found 4-bit comparator greater for signal <compteur[3]_GND_595_o_LessThan_3_o> created at line 449
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <FASTLINK> synthesized.

Synthesizing Unit <clkgenerator>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/fastlink/clkgenerator.vhd".
INFO:Xst:3210 - "/home/fazia/Desktop/debug_fazia_code_roms/common/fastlink/clkgenerator.vhd" line 54: Output port <CLKFBOUT_OUT> of the instance <inst_the_pll> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <CLK25SYNC>.
    Found 1-bit register for signal <clk25falling>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <clkgenerator> synthesized.

Synthesizing Unit <the_pll>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/fastlink/ipcore_dir/the_pll.v".
    Summary:
	no macro.
Unit <the_pll> synthesized.

Synthesizing Unit <DESERIALISEUR>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/fastlink/deserialiseur.vhd".
        cs = false
    Summary:
	no macro.
Unit <DESERIALISEUR> synthesized.

Synthesizing Unit <N_ISERDES8b_MsAllign>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/fastlink/N_ISERDES8b_MsAllign.vhd".
        withChipScope = false
    Found 1-bit register for signal <Sync_Allinea>.
    Found 8-bit register for signal <DLATCH>.
    Found 8-bit register for signal <CONTA>.
    Found 5-bit register for signal <state>.
    Found 6-bit register for signal <cp1>.
    Found 6-bit register for signal <cp2>.
    Found 8-bit register for signal <cptest>.
    Found 1-bit register for signal <INC_DEL>.
    Found finite state machine <FSM_36> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 32                                             |
    | Inputs             | 12                                             |
    | Outputs            | 8                                              |
    | Clock              | CLK50MHz (rising_edge)                         |
    | Reset              | RESET (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <cp1[5]_GND_602_o_add_17_OUT> created at line 203.
    Found 8-bit adder for signal <cptest[7]_GND_602_o_add_20_OUT> created at line 208.
    Found 6-bit adder for signal <cp2[5]_GND_602_o_add_33_OUT> created at line 228.
    Found 8-bit adder for signal <CONTA[7]_GND_602_o_add_40_OUT> created at line 252.
    Found 8-bit comparator greater for signal <GND_602_o_CONTA[7]_LessThan_12_o> created at line 195
    Found 8-bit comparator equal for signal <DLATCH[7]_intdout[7]_equal_19_o> created at line 206
    Found 8-bit comparator greater for signal <cptest[7]_PWR_271_o_LessThan_20_o> created at line 207
    Found 6-bit comparator greater for signal <GND_602_o_cp1[5]_LessThan_24_o> created at line 217
    Found 6-bit comparator equal for signal <cp2[5]_GND_602_o_equal_35_o> created at line 231
    Found 8-bit comparator greater for signal <GND_602_o_CONTA[7]_LessThan_38_o> created at line 242
    Found 8-bit comparator greater for signal <PWR_271_o_CONTA[7]_LessThan_44_o> created at line 257
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <N_ISERDES8b_MsAllign> synthesized.

Synthesizing Unit <ISER8b>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/fastlink/ISER8b.vhd".
WARNING:Xst:647 - Input <INC_DEL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ISER8b> synthesized.

Synthesizing Unit <SERIALISEUR>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/fastlink/serialiseur.vhd".
    Summary:
	no macro.
Unit <SERIALISEUR> synthesized.

Synthesizing Unit <OSER8B>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/fastlink/OSER8B.vhd".
    Summary:
	no macro.
Unit <OSER8B> synthesized.

Synthesizing Unit <trigger>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/trigger.vhd".
        RegAd = "0001011000000000"
WARNING:Xst:647 - Input <slowCtBus_data<11:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slowCtBus_data<15:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <segment>.
    Found 3-bit register for signal <trigState>.
    Found 8-bit register for signal <timeOut>.
    Found 8-bit register for signal <timeOutReg>.
    Found 15-bit register for signal <trigBitmask>.
    Found 10-bit register for signal <relaxReg>.
    Found 10-bit register for signal <inspection>.
    Found 2-bit register for signal <mode>.
    Found 1-bit register for signal <localVal>.
    Found 1-bit register for signal <ltLocal>.
    Found 1-bit register for signal <oldSceQualified>.
    Found 1-bit register for signal <oldMicrosec>.
    Found 1-bit register for signal <oldMillisec>.
    Found 1-bit register for signal <vetoLocal>.
    Found 1-bit register for signal <lateVal>.
    Found 1-bit register for signal <valLed>.
    Found 8-bit register for signal <monoVal>.
    Found 1-bit register for signal <lateLt>.
    Found 1-bit register for signal <ltLed>.
    Found 8-bit register for signal <monoLt>.
    Found 16-bit register for signal <slowCtBusRd>.
    Found 1-bit register for signal <armSet>.
    Found 1-bit register for signal <forceSet>.
    Found 3-bit register for signal <sceSi1>.
    Found 3-bit register for signal <sceSi2>.
    Found 3-bit register for signal <sceCsI>.
    Found 1-bit register for signal <sceExt>.
    Found finite state machine <FSM_37> for signal <trigState>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 32                                             |
    | Inputs             | 10                                             |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <segment[3]_GND_646_o_add_27_OUT> created at line 298.
    Found 10-bit subtractor for signal <GND_646_o_GND_646_o_sub_22_OUT<9:0>> created at line 283.
    Found 8-bit subtractor for signal <GND_646_o_GND_646_o_sub_33_OUT<7:0>> created at line 309.
    Found 8-bit subtractor for signal <GND_646_o_GND_646_o_sub_56_OUT<7:0>> created at line 368.
    Found 8-bit subtractor for signal <GND_646_o_GND_646_o_sub_62_OUT<7:0>> created at line 386.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 111 D-type flip-flop(s).
	inferred  22 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <trigger> synthesized.

Synthesizing Unit <OffsetCtrl>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/offset_ctrl.vhd".
        RegAd = "0000000000000100"
WARNING:Xst:647 - Input <slowCtBus_data<15:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <offsetCs>.
    Found 16-bit register for signal <tensionDac>.
    Found 11-bit register for signal <timer>.
    Found 1-bit register for signal <start>.
    Found 16-bit register for signal <slowCtBusRd>.
    Found 2-bit register for signal <canal>.
    Found 16-bit register for signal <tensionDacSi1>.
    Found 16-bit register for signal <tensionDacSi2>.
    Found 16-bit register for signal <tensionDacCsi>.
    Found finite state machine <FSM_38> for signal <offsetCs>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit subtractor for signal <GND_649_o_GND_649_o_sub_3_OUT<10:0>> created at line 106.
    Found 11-bit 4-to-1 multiplexer for signal <timerVal> created at line 134.
    Found 1-bit 4-to-1 multiplexer for signal <loadTimer> created at line 134.
    Found 16-bit 4-to-1 multiplexer for signal <slowCtBus_addr[1]_GND_649_o_wide_mux_31_OUT> created at line 203.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  94 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <OffsetCtrl> synthesized.

Synthesizing Unit <I2cMaster>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/i2c_master.vhd".
        PRESCALER = 63
        i2cAddr = 152
    Found 2-bit register for signal <i2cCs>.
    Found 1-bit register for signal <rdyLate>.
    Found finite state machine <FSM_39> for signal <i2cCs>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit 4-to-1 multiplexer for signal <byteData> created at line 98.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <I2cMaster> synthesized.

Synthesizing Unit <i2c_byte>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/i2c_byte.vhd".
        PRESCALER = 63
    Found 3-bit register for signal <i2cCs>.
    Found 6-bit register for signal <preCompte>.
    Found 1-bit register for signal <lateStop>.
    Found 1-bit register for signal <scl>.
    Found 2-bit register for signal <phaseCnt>.
    Found 8-bit register for signal <dataRegister>.
    Found 3-bit register for signal <bitCnt>.
    Found finite state machine <FSM_40> for signal <i2cCs>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 21                                             |
    | Inputs             | 6                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <preCompte[5]_GND_651_o_add_0_OUT> created at line 86.
    Found 2-bit adder for signal <phaseCnt[1]_GND_651_o_add_8_OUT> created at line 114.
    Found 3-bit adder for signal <bitCnt[2]_GND_651_o_add_13_OUT> created at line 126.
    Found 4x2-bit Read Only RAM for signal <_n0170>
    Found 1-bit tristate buffer for signal <sdaInternal> created at line 133
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_byte> synthesized.

Synthesizing Unit <Gene>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/telB/gene.vhd".
    Found 16-bit register for signal <dureeHighCt>.
    Found 16-bit register for signal <periodReg>.
    Found 16-bit register for signal <periodCt>.
    Found 16-bit register for signal <dureeHighReg>.
    Found 1-bit register for signal <clkGene>.
    Found 1-bit register for signal <trigInt>.
    Found 1-bit register for signal <oldMicrosec>.
    Found 1-bit register for signal <trigExtOld>.
    Found 16-bit register for signal <slowCtBusRd>.
    Found 16-bit subtractor for signal <GND_654_o_GND_654_o_sub_3_OUT<15:0>> created at line 77.
    Found 16-bit subtractor for signal <GND_654_o_GND_654_o_sub_9_OUT<15:0>> created at line 95.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  84 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <Gene> synthesized.

Synthesizing Unit <ScItf>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/scItf.vhd".
    Summary:
	inferred   4 Multiplexer(s).
Unit <ScItf> synthesized.

Synthesizing Unit <usbItf_new>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/usb_itf_new.vhd".
    Found 24-bit register for signal <timeOut>.
    Found 1-bit register for signal <txe_s>.
    Found 16-bit register for signal <slowCtBus_addr>.
    Found 1-bit register for signal <abort>.
    Found 14-bit register for signal <blockCt>.
    Found 4-bit register for signal <usbCs>.
    Found 16-bit register for signal <slowCtBus_data>.
    Found 1-bit register for signal <slowCtBus_rd>.
    Found 1-bit register for signal <slowCtBus_wr>.
    Found 16-bit register for signal <address>.
    Found 1-bit register for signal <usbGetRq>.
    Found 1-bit register for signal <usbPutRq>.
    Found 1-bit register for signal <timeOutLd>.
    Found 1-bit register for signal <timeOutRaz>.
    Found 16-bit register for signal <readData>.
    Found 1-bit register for signal <rxf_s>.
    Found 1-bit register for signal <driver>.
    Found finite state machine <FSM_41> for signal <usbCs>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 40                                             |
    | Inputs             | 6                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_master_AND_556_o (positive)              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <address[15]_GND_658_o_add_22_OUT> created at line 240.
    Found 24-bit subtractor for signal <GND_658_o_GND_658_o_sub_4_OUT<23:0>> created at line 136.
    Found 14-bit subtractor for signal <GND_658_o_GND_658_o_sub_22_OUT<13:0>> created at line 239.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 112 D-type flip-flop(s).
	inferred  69 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <usbItf_new> synthesized.

Synthesizing Unit <usbGet_new>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/usb_get_new.vhd".
    Found 4-bit register for signal <usbCs>.
    Found 8-bit register for signal <usbGetData>.
    Found 5-bit register for signal <timer>.
    Found finite state machine <FSM_42> for signal <usbCs>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 26                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <GND_659_o_GND_659_o_sub_14_OUT<4:0>> created at line 176.
    Found 1-bit tristate buffer for signal <wr_internal> created at line 198
    Found 1-bit tristate buffer for signal <rd_n_internal> created at line 198
    Found 1-bit tristate buffer for signal <dataUsb<7>> created at line 198
    Found 1-bit tristate buffer for signal <dataUsb<6>> created at line 198
    Found 1-bit tristate buffer for signal <dataUsb<5>> created at line 198
    Found 1-bit tristate buffer for signal <dataUsb<4>> created at line 198
    Found 1-bit tristate buffer for signal <dataUsb<3>> created at line 198
    Found 1-bit tristate buffer for signal <dataUsb<2>> created at line 198
    Found 1-bit tristate buffer for signal <dataUsb<1>> created at line 198
    Found 1-bit tristate buffer for signal <dataUsb<0>> created at line 198
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred  10 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <usbGet_new> synthesized.

Synthesizing Unit <PicItf>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/common/pic_itf.vhd".
    Found 16-bit register for signal <busData>.
    Found 1-bit register for signal <slowCtBusLocal_rd>.
    Found 1-bit register for signal <slowCtBusLocal_wr>.
    Found 16-bit register for signal <slowCtBusLocal_addr>.
    Found 1-bit register for signal <busWriteSync>.
    Found 1-bit register for signal <busWriteLate>.
    Found 1-bit register for signal <busReadSync>.
    Found 1-bit register for signal <busReadLate0>.
    Found 1-bit register for signal <busReadLate1>.
    Found 1-bit register for signal <busReadLate2>.
    Found 3-bit register for signal <bitCnt>.
    Found 3-bit register for signal <byteCnt>.
    Found 1-bit register for signal <busRead>.
    Found 1-bit register for signal <busWrite>.
    Found 16-bit register for signal <addrRegister>.
    Found 16-bit register for signal <dataFromPic>.
    Found 2-bit register for signal <mode>.
    Found 16-bit register for signal <dataToPic>.
    Found 16-bit register for signal <slowCtBusLocal_data>.
    Found 3-bit adder for signal <bitCnt[2]_GND_671_o_add_16_OUT> created at line 183.
    Found 3-bit adder for signal <byteCnt[2]_GND_671_o_add_21_OUT> created at line 197.
    Found 1-bit tristate buffer for signal <ucSpiSdi> created at line 115
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 114 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <PicItf> synthesized.

Synthesizing Unit <PsSyncGen>.
    Related source file is "/home/fazia/Desktop/debug_fazia_code_roms/telB/psSyncGen.vhd".
        RegAd = "0000000100010000"
WARNING:Xst:647 - Input <slowCtBus_data<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <main1Hv>.
    Found 8-bit register for signal <psPhase25>.
    Found 8-bit register for signal <psPhase37>.
    Found 8-bit register for signal <psPhase27>.
    Found 8-bit register for signal <psPhaseHv>.
    Found 8-bit register for signal <main1>.
    Found 8-bit register for signal <psPeriodHv>.
    Found 8-bit register for signal <psPeriod>.
    Found 1-bit register for signal <sync_vp2_5>.
    Found 1-bit register for signal <sync_vp3_7>.
    Found 1-bit register for signal <sync_vm2_7>.
    Found 1-bit register for signal <sync_hv>.
    Found 16-bit register for signal <slowCtBusRd>.
    Found 1-bit register for signal <main2<7>>.
    Found 1-bit register for signal <main2<6>>.
    Found 1-bit register for signal <main2<5>>.
    Found 1-bit register for signal <main2<4>>.
    Found 1-bit register for signal <main2<3>>.
    Found 1-bit register for signal <main2<2>>.
    Found 1-bit register for signal <main2<1>>.
    Found 1-bit register for signal <main2<0>>.
    Found 1-bit register for signal <main2Hv<7>>.
    Found 1-bit register for signal <main2Hv<6>>.
    Found 1-bit register for signal <main2Hv<5>>.
    Found 1-bit register for signal <main2Hv<4>>.
    Found 1-bit register for signal <main2Hv<3>>.
    Found 1-bit register for signal <main2Hv<2>>.
    Found 1-bit register for signal <main2Hv<1>>.
    Found 1-bit register for signal <main2Hv<0>>.
    Found 8-bit adder for signal <main1[7]_GND_674_o_add_2_OUT> created at line 87.
    Found 8-bit adder for signal <main2[7]_GND_674_o_add_5_OUT> created at line 90.
    Found 8-bit adder for signal <main1Hv[7]_GND_674_o_add_8_OUT> created at line 94.
    Found 8-bit adder for signal <main2Hv[7]_GND_674_o_add_11_OUT> created at line 97.
    Found 8-bit comparator equal for signal <main1[7]_psPeriod[7]_equal_2_o> created at line 86
    Found 8-bit comparator equal for signal <main1[7]_GND_674_o_equal_5_o> created at line 89
    Found 8-bit comparator equal for signal <main1Hv[7]_psPeriodHv[7]_equal_8_o> created at line 93
    Found 8-bit comparator equal for signal <main1Hv[7]_GND_674_o_equal_11_o> created at line 96
    Found 8-bit comparator not equal for signal <main1[7]_psPhase25[7]_equal_14_o> created at line 100
    Found 8-bit comparator not equal for signal <main1[7]_psPhase37[7]_equal_15_o> created at line 101
    Found 8-bit comparator not equal for signal <main1[7]_psPhase27[7]_equal_16_o> created at line 102
    Found 8-bit comparator not equal for signal <main1Hv[7]_psPhaseHv[7]_equal_17_o> created at line 103
    Found 8-bit comparator equal for signal <main2[7]_psPhase25[7]_equal_18_o> created at line 105
    Found 8-bit comparator equal for signal <main2[7]_psPhase37[7]_equal_19_o> created at line 106
    Found 8-bit comparator equal for signal <main2[7]_psPhase27[7]_equal_20_o> created at line 107
    Found 8-bit comparator equal for signal <main2Hv[7]_psPhaseHv[7]_equal_21_o> created at line 108
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 100 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred  20 Multiplexer(s).
Unit <PsSyncGen> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 16x1-bit single-port Read Only RAM                    : 4
 16x4-bit single-port Read Only RAM                    : 1
 256x4-bit single-port Read Only RAM                   : 3
 4x2-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 218
 10-bit adder                                          : 31
 10-bit subtractor                                     : 13
 11-bit adder                                          : 4
 11-bit subtractor                                     : 3
 12-bit adder                                          : 6
 12-bit subtractor                                     : 3
 13-bit adder                                          : 6
 13-bit subtractor                                     : 6
 14-bit addsub                                         : 1
 14-bit subtractor                                     : 4
 15-bit adder                                          : 2
 15-bit subtractor                                     : 7
 16-bit adder                                          : 1
 16-bit subtractor                                     : 9
 2-bit adder                                           : 1
 2-bit subtractor                                      : 4
 20-bit adder                                          : 3
 20-bit addsub                                         : 3
 22-bit adder                                          : 3
 22-bit subtractor                                     : 3
 24-bit adder                                          : 8
 24-bit addsub                                         : 8
 24-bit subtractor                                     : 1
 3-bit adder                                           : 4
 3-bit subtractor                                      : 6
 4-bit adder                                           : 13
 4-bit subtractor                                      : 7
 5-bit adder                                           : 7
 5-bit subtractor                                      : 9
 6-bit adder                                           : 5
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 21
 8-bit addsub                                          : 3
 8-bit subtractor                                      : 6
 9-bit adder                                           : 4
 9-bit subtractor                                      : 1
# Registers                                            : 713
 1-bit register                                        : 329
 10-bit register                                       : 57
 11-bit register                                       : 9
 12-bit register                                       : 18
 13-bit register                                       : 18
 14-bit register                                       : 20
 15-bit register                                       : 13
 16-bit register                                       : 77
 18-bit register                                       : 6
 2-bit register                                        : 9
 20-bit register                                       : 3
 22-bit register                                       : 3
 24-bit register                                       : 26
 3-bit register                                        : 19
 4-bit register                                        : 23
 5-bit register                                        : 17
 6-bit register                                        : 8
 7-bit register                                        : 4
 8-bit register                                        : 49
 9-bit register                                        : 5
# Latches                                              : 46
 1-bit latch                                           : 46
# Comparators                                          : 86
 10-bit comparator equal                               : 7
 10-bit comparator greater                             : 3
 11-bit comparator equal                               : 4
 12-bit comparator equal                               : 1
 12-bit comparator lessequal                           : 3
 13-bit comparator lessequal                           : 6
 14-bit comparator lessequal                           : 3
 16-bit comparator greater                             : 6
 24-bit comparator greater                             : 4
 24-bit comparator lessequal                           : 4
 25-bit comparator lessequal                           : 4
 4-bit comparator greater                              : 2
 4-bit comparator lessequal                            : 7
 4-bit comparator not equal                            : 1
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 8-bit comparator equal                                : 15
 8-bit comparator greater                              : 7
 8-bit comparator not equal                            : 4
 9-bit comparator lessequal                            : 3
# Multiplexers                                         : 1143
 1-bit 12-to-1 multiplexer                             : 8
 1-bit 13-to-1 multiplexer                             : 2
 1-bit 16-to-1 multiplexer                             : 6
 1-bit 2-to-1 multiplexer                              : 467
 1-bit 3-to-1 multiplexer                              : 3
 1-bit 4-to-1 multiplexer                              : 4
 1-bit 5-to-1 multiplexer                              : 8
 1-bit 6-to-1 multiplexer                              : 4
 1-bit 7-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 6
 10-bit 2-to-1 multiplexer                             : 16
 11-bit 2-to-1 multiplexer                             : 3
 11-bit 4-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 13
 13-bit 2-to-1 multiplexer                             : 21
 14-bit 2-to-1 multiplexer                             : 52
 14-bit 4-to-1 multiplexer                             : 3
 14-bit 7-to-1 multiplexer                             : 3
 15-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 298
 16-bit 4-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 9
 22-bit 2-to-1 multiplexer                             : 12
 24-bit 2-to-1 multiplexer                             : 64
 3-bit 2-to-1 multiplexer                              : 17
 4-bit 2-to-1 multiplexer                              : 29
 5-bit 2-to-1 multiplexer                              : 18
 6-bit 2-to-1 multiplexer                              : 8
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 54
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 3
 22-bit shifter arithmetic right                       : 3
# Tristates                                            : 18
 1-bit tristate buffer                                 : 18
# FSMs                                                 : 43
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ram_1kx14.ngc>.
Reading core <ipcore_dir/ram_4kx14.ngc>.
Reading core <ipcore_dir/ram_256x16.ngc>.
Reading core <ipcore_dir/ram_1kx15.ngc>.
Reading core <ipcore_dir/ram_256x14.ngc>.
Reading core <ipcore_dir/ram_1kx24.ngc>.
Reading core <ipcore_dir/ram_8kx14.ngc>.
Reading core <ipcore_dir/ram_32x16.ngc>.
Reading core <ipcore_dir/ram_2kx15.ngc>.
Reading core <ipcore_dir/ram_128x16.ngc>.
Reading core <ipcore_dir/myfifo.ngc>.
Reading core <ipcore_dir/myfifo2.ngc>.
Reading core <ipcore_dir/aligner_ram_128x8.ngc>.
Reading core <ipcore_dir/aligner_rom_128x8.ngc>.
Reading core <../common/ipcore_dir/spi_adc_rom.ngc>.
Reading core <ipcore_dir/ram_32x16_single.ngc>.
Loading core <ram_1kx14> for timing and area information for instance <bufCirc>.
Loading core <ram_4kx14> for timing and area information for instance <make_4k_Meb.meb>.
Loading core <ram_256x16> for timing and area information for instance <make_256_seg.seg>.
Loading core <ram_1kx15> for timing and area information for instance <make_mem.my_delay>.
Loading core <ram_1kx15> for timing and area information for instance <make_mem_1k.my_delay_1>.
Loading core <ram_256x14> for timing and area information for instance <make_256_cirBufBsl.pretrigBufCir>.
Loading core <ram_256x14> for timing and area information for instance <make_256_cirBufBsl.meanBufCir>.
Loading core <ram_1kx24> for timing and area information for instance <memoire>.
Loading core <ram_1kx14> for timing and area information for instance <bufCirc>.
Loading core <ram_8kx14> for timing and area information for instance <make_8k_Meb.meb>.
Loading core <ram_32x16> for timing and area information for instance <make_32_seg.seg>.
Loading core <ram_1kx14> for timing and area information for instance <bufCirc>.
Loading core <ram_8kx14> for timing and area information for instance <make_8k_Meb.meb>.
Loading core <ram_32x16> for timing and area information for instance <make_32_seg.seg>.
Loading core <ram_1kx14> for timing and area information for instance <bufCirc>.
Loading core <ram_4kx14> for timing and area information for instance <make_4k_Meb.meb>.
Loading core <ram_256x16> for timing and area information for instance <make_256_seg.seg>.
Loading core <ram_1kx24> for timing and area information for instance <memoire>.
Loading core <ram_1kx14> for timing and area information for instance <bufCirc>.
Loading core <ram_8kx14> for timing and area information for instance <make_8k_Meb.meb>.
Loading core <ram_32x16> for timing and area information for instance <make_32_seg.seg>.
Loading core <ram_1kx14> for timing and area information for instance <bufCirc>.
Loading core <ram_4kx14> for timing and area information for instance <make_4k_Meb.meb>.
Loading core <ram_256x16> for timing and area information for instance <make_256_seg.seg>.
Loading core <ram_2kx15> for timing and area information for instance <make_mem_2k.my_delay_2>.
Loading core <ram_1kx24> for timing and area information for instance <memoire>.
Loading core <ram_1kx24> for timing and area information for instance <memoire>.
Loading core <ram_128x16> for timing and area information for instance <make_128_fifo.seg>.
Loading core <myfifo> for timing and area information for instance <fifo3>.
Loading core <myfifo> for timing and area information for instance <fifo1>.
Loading core <myfifo2> for timing and area information for instance <fifo2>.
Loading core <aligner_ram_128x8> for timing and area information for instance <memoireRam>.
Loading core <aligner_rom_128x8> for timing and area information for instance <memoireRom>.
Loading core <spi_adc_rom> for timing and area information for instance <memoireRom>.
Loading core <ram_32x16_single> for timing and area information for instance <maZone>.
INFO:Xst:2261 - The FF/Latch <din_2> in Unit <system_mon> is equivalent to the following 12 FFs/Latches, which will be removed : <din_3> <din_4> <din_5> <din_6> <din_7> <din_8> <din_10> <din_11> <din_12> <din_13> <din_14> <din_15> 
INFO:Xst:2261 - The FF/Latch <tensionDac_0> in Unit <offsetAnalog> is equivalent to the following 5 FFs/Latches, which will be removed : <tensionDac_1> <tensionDac_12> <tensionDac_13> <tensionDac_14> <tensionDac_15> 
INFO:Xst:2261 - The FF/Latch <tensionDacSi1_12> in Unit <offsetAnalog> is equivalent to the following 3 FFs/Latches, which will be removed : <tensionDacSi1_13> <tensionDacSi1_14> <tensionDacSi1_15> 
INFO:Xst:2261 - The FF/Latch <tensionDacCsi_12> in Unit <offsetAnalog> is equivalent to the following 3 FFs/Latches, which will be removed : <tensionDacCsi_13> <tensionDacCsi_14> <tensionDacCsi_15> 
INFO:Xst:2261 - The FF/Latch <tensionDacSi2_12> in Unit <offsetAnalog> is equivalent to the following 3 FFs/Latches, which will be removed : <tensionDacSi2_13> <tensionDacSi2_14> <tensionDacSi2_15> 
WARNING:Xst:1710 - FF/Latch <itemData_15> (without init value) has a constant value of 0 in block <q3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <saveWave_11> (without init value) has a constant value of 0 in block <rEngine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_2> (without init value) has a constant value of 0 in block <system_mon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_9> (without init value) has a constant value of 1 in block <system_mon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tensionDac_0> (without init value) has a constant value of 0 in block <offsetAnalog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tensionDacSi1_12> (without init value) has a constant value of 0 in block <offsetAnalog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tensionDacSi2_12> (without init value) has a constant value of 0 in block <offsetAnalog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tensionDacCsi_12> (without init value) has a constant value of 0 in block <offsetAnalog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <mode_1> of sequential type is unconnected in block <picItfBloc>.
WARNING:Xst:2677 - Node <tensionDacSi1_0> of sequential type is unconnected in block <offsetAnalog>.
WARNING:Xst:2677 - Node <tensionDacSi1_1> of sequential type is unconnected in block <offsetAnalog>.
WARNING:Xst:2677 - Node <tensionDacSi2_0> of sequential type is unconnected in block <offsetAnalog>.
WARNING:Xst:2677 - Node <tensionDacSi2_1> of sequential type is unconnected in block <offsetAnalog>.
WARNING:Xst:2677 - Node <tensionDacCsi_0> of sequential type is unconnected in block <offsetAnalog>.
WARNING:Xst:2677 - Node <tensionDacCsi_1> of sequential type is unconnected in block <offsetAnalog>.
WARNING:Xst:2404 -  FFs/Latches <saveWave<11:11>> (without init value) have a constant value of 0 in block <ReadEngine>.
WARNING:Xst:2404 -  FFs/Latches <din<15:10>> (without init value) have a constant value of 0 in block <USERSYSMON>.
WARNING:Xst:2404 -  FFs/Latches <tensionDac<15:12>> (without init value) have a constant value of 0 in block <OffsetCtrl>.
WARNING:Xst:2404 -  FFs/Latches <tensionDacSi1<15:12>> (without init value) have a constant value of 0 in block <OffsetCtrl>.
WARNING:Xst:2404 -  FFs/Latches <tensionDacSi2<15:12>> (without init value) have a constant value of 0 in block <OffsetCtrl>.
WARNING:Xst:2404 -  FFs/Latches <tensionDacCsi<15:12>> (without init value) have a constant value of 0 in block <OffsetCtrl>.

Synthesizing (advanced) Unit <AdcMon>.
The following registers are absorbed into counter <rstCnt>: 1 register on signal <rstCnt>.
Unit <AdcMon> synthesized (advanced).

Synthesizing (advanced) Unit <Aligner_new>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <romAddr>: 1 register on signal <romAddr>.
The following registers are absorbed into counter <adcCnter>: 1 register on signal <adcCnter>.
Unit <Aligner_new> synthesized (advanced).

Synthesizing (advanced) Unit <ETrigger_1>.
The following registers are absorbed into counter <fastCounter>: 1 register on signal <fastCounter>.
Unit <ETrigger_1> synthesized (advanced).

Synthesizing (advanced) Unit <ETrigger_2>.
The following registers are absorbed into counter <fastCounter>: 1 register on signal <fastCounter>.
Unit <ETrigger_2> synthesized (advanced).

Synthesizing (advanced) Unit <ETrigger_3>.
The following registers are absorbed into counter <fastCounter>: 1 register on signal <fastCounter>.
Unit <ETrigger_3> synthesized (advanced).

Synthesizing (advanced) Unit <Energy_1>.
The following registers are absorbed into counter <peakingCnt>: 1 register on signal <peakingCnt>.
Unit <Energy_1> synthesized (advanced).

Synthesizing (advanced) Unit <Energy_2>.
The following registers are absorbed into counter <peakingCnt>: 1 register on signal <peakingCnt>.
Unit <Energy_2> synthesized (advanced).

Synthesizing (advanced) Unit <Energy_3>.
The following registers are absorbed into counter <peakingCnt>: 1 register on signal <peakingCnt>.
Unit <Energy_3> synthesized (advanced).

Synthesizing (advanced) Unit <Energy_4>.
The following registers are absorbed into counter <peakingCnt>: 1 register on signal <peakingCnt>.
Unit <Energy_4> synthesized (advanced).

Synthesizing (advanced) Unit <FASTLINK>.
The following registers are absorbed into counter <compteur>: 1 register on signal <compteur>.
Unit <FASTLINK> synthesized (advanced).

Synthesizing (advanced) Unit <Gene>.
The following registers are absorbed into counter <dureeHighCt>: 1 register on signal <dureeHighCt>.
The following registers are absorbed into counter <periodCt>: 1 register on signal <periodCt>.
Unit <Gene> synthesized (advanced).

Synthesizing (advanced) Unit <GeneralIo>.
The following registers are absorbed into counter <isoCnt>: 1 register on signal <isoCnt>.
The following registers are absorbed into counter <halfUsec>: 1 register on signal <halfUsec>.
The following registers are absorbed into counter <clignoteur>: 1 register on signal <clignoteur>.
The following registers are absorbed into counter <halfMsec>: 1 register on signal <halfMsec>.
Unit <GeneralIo> synthesized (advanced).

Synthesizing (advanced) Unit <Histogrammer_1>.
The following registers are absorbed into counter <diviseur>: 1 register on signal <diviseur>.
INFO:Xst:3231 - The small RAM <Mram_slowCtBus_addr[3]_GND_130_o_Mux_36_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <slowCtBus_addr<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Histogrammer_1> synthesized (advanced).

Synthesizing (advanced) Unit <Histogrammer_2>.
The following registers are absorbed into counter <diviseur>: 1 register on signal <diviseur>.
INFO:Xst:3231 - The small RAM <Mram_slowCtBus_addr[3]_GND_380_o_Mux_36_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <slowCtBus_addr<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Histogrammer_2> synthesized (advanced).

Synthesizing (advanced) Unit <Histogrammer_3>.
The following registers are absorbed into counter <diviseur>: 1 register on signal <diviseur>.
INFO:Xst:3231 - The small RAM <Mram_slowCtBus_addr[3]_GND_541_o_Mux_36_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <slowCtBus_addr<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Histogrammer_3> synthesized (advanced).

Synthesizing (advanced) Unit <Histogrammer_4>.
The following registers are absorbed into counter <diviseur>: 1 register on signal <diviseur>.
INFO:Xst:3231 - The small RAM <Mram_slowCtBus_addr[3]_GND_543_o_Mux_36_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <slowCtBus_addr<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Histogrammer_4> synthesized (advanced).

Synthesizing (advanced) Unit <N_ISERDES8b_MsAllign>.
The following registers are absorbed into counter <cp2>: 1 register on signal <cp2>.
Unit <N_ISERDES8b_MsAllign> synthesized (advanced).

Synthesizing (advanced) Unit <OffsetCtrl>.
The following registers are absorbed into counter <timer>: 1 register on signal <timer>.
Unit <OffsetCtrl> synthesized (advanced).

Synthesizing (advanced) Unit <PicItf>.
The following registers are absorbed into counter <bitCnt>: 1 register on signal <bitCnt>.
The following registers are absorbed into counter <byteCnt>: 1 register on signal <byteCnt>.
Unit <PicItf> synthesized (advanced).

Synthesizing (advanced) Unit <ReadEngine>.
The following registers are absorbed into counter <timestamp>: 1 register on signal <timestamp>.
The following registers are absorbed into counter <tempo>: 1 register on signal <tempo>.
The following registers are absorbed into counter <timeOutListener>: 1 register on signal <timeOutListener>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0712> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <talkerCsB>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ReadEngine> synthesized (advanced).

Synthesizing (advanced) Unit <SpiAdc>.
The following registers are absorbed into counter <bitCnt>: 1 register on signal <bitCnt>.
The following registers are absorbed into counter <timerCnt>: 1 register on signal <timerCnt>.
The following registers are absorbed into counter <romAddr>: 1 register on signal <romAddr>.
Unit <SpiAdc> synthesized (advanced).

Synthesizing (advanced) Unit <Terminator>.
The following registers are absorbed into counter <dataCnter>: 1 register on signal <dataCnter>.
Unit <Terminator> synthesized (advanced).

Synthesizing (advanced) Unit <Waver_1>.
The following registers are absorbed into counter <adRdFifo>: 1 register on signal <adRdFifo>.
The following registers are absorbed into counter <ctRdSeg>: 1 register on signal <ctRdSeg>.
The following registers are absorbed into counter <ctWrCirc>: 1 register on signal <ctWrCirc>.
The following registers are absorbed into counter <ctRdCirc>: 1 register on signal <ctRdCirc>.
The following registers are absorbed into counter <ctStore>: 1 register on signal <ctStore>.
The following registers are absorbed into counter <adWrFifo>: 1 register on signal <adWrFifo>.
Unit <Waver_1> synthesized (advanced).

Synthesizing (advanced) Unit <Waver_2>.
The following registers are absorbed into counter <adRdFifo>: 1 register on signal <adRdFifo>.
The following registers are absorbed into counter <ctRdSeg>: 1 register on signal <ctRdSeg>.
The following registers are absorbed into counter <ctWrCirc>: 1 register on signal <ctWrCirc>.
The following registers are absorbed into counter <ctRdCirc>: 1 register on signal <ctRdCirc>.
The following registers are absorbed into counter <ctStore>: 1 register on signal <ctStore>.
The following registers are absorbed into counter <adWrFifo>: 1 register on signal <adWrFifo>.
The following registers are absorbed into counter <decimator>: 1 register on signal <decimator>.
Unit <Waver_2> synthesized (advanced).

Synthesizing (advanced) Unit <Waver_3>.
The following registers are absorbed into counter <adRdFifo>: 1 register on signal <adRdFifo>.
The following registers are absorbed into counter <ctRdSeg>: 1 register on signal <ctRdSeg>.
The following registers are absorbed into counter <ctWrCirc>: 1 register on signal <ctWrCirc>.
The following registers are absorbed into counter <ctRdCirc>: 1 register on signal <ctRdCirc>.
The following registers are absorbed into counter <ctStore>: 1 register on signal <ctStore>.
The following registers are absorbed into counter <adWrFifo>: 1 register on signal <adWrFifo>.
The following registers are absorbed into counter <decimator>: 1 register on signal <decimator>.
Unit <Waver_3> synthesized (advanced).

Synthesizing (advanced) Unit <Waver_4>.
The following registers are absorbed into counter <adRdFifo>: 1 register on signal <adRdFifo>.
The following registers are absorbed into counter <ctRdSeg>: 1 register on signal <ctRdSeg>.
The following registers are absorbed into counter <ctWrCirc>: 1 register on signal <ctWrCirc>.
The following registers are absorbed into counter <ctRdCirc>: 1 register on signal <ctRdCirc>.
The following registers are absorbed into counter <ctStore>: 1 register on signal <ctStore>.
The following registers are absorbed into counter <adWrFifo>: 1 register on signal <adWrFifo>.
Unit <Waver_4> synthesized (advanced).

Synthesizing (advanced) Unit <Waver_5>.
The following registers are absorbed into counter <adRdFifo>: 1 register on signal <adRdFifo>.
The following registers are absorbed into counter <ctRdSeg>: 1 register on signal <ctRdSeg>.
The following registers are absorbed into counter <ctWrCirc>: 1 register on signal <ctWrCirc>.
The following registers are absorbed into counter <ctRdCirc>: 1 register on signal <ctRdCirc>.
The following registers are absorbed into counter <ctStore>: 1 register on signal <ctStore>.
The following registers are absorbed into counter <adWrFifo>: 1 register on signal <adWrFifo>.
The following registers are absorbed into counter <decimator>: 1 register on signal <decimator>.
Unit <Waver_5> synthesized (advanced).

Synthesizing (advanced) Unit <Waver_6>.
The following registers are absorbed into counter <adRdFifo>: 1 register on signal <adRdFifo>.
The following registers are absorbed into counter <ctRdSeg>: 1 register on signal <ctRdSeg>.
The following registers are absorbed into counter <ctWrCirc>: 1 register on signal <ctWrCirc>.
The following registers are absorbed into counter <ctRdCirc>: 1 register on signal <ctRdCirc>.
The following registers are absorbed into counter <ctStore>: 1 register on signal <ctStore>.
The following registers are absorbed into counter <adWrFifo>: 1 register on signal <adWrFifo>.
Unit <Waver_6> synthesized (advanced).

Synthesizing (advanced) Unit <baseline>.
The following registers are absorbed into counter <pretrigPtRd>: 1 register on signal <pretrigPtRd>.
The following registers are absorbed into counter <meanPtRd>: 1 register on signal <meanPtRd>.
The following registers are absorbed into counter <regCounter>: 1 register on signal <regCounter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_indexLUT[7]_PWR_80_o_wide_mux_3_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 4-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <indexLUT>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <baseline> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_byte>.
The following registers are absorbed into counter <preCompte>: 1 register on signal <preCompte>.
The following registers are absorbed into counter <phaseCnt>: 1 register on signal <phaseCnt>.
The following registers are absorbed into counter <bitCnt>: 1 register on signal <bitCnt>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0170> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <phaseCnt>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <i2c_byte> synthesized (advanced).

Synthesizing (advanced) Unit <reader_1>.
The following registers are absorbed into counter <itemCntr>: 1 register on signal <itemCntr>.
Unit <reader_1> synthesized (advanced).

Synthesizing (advanced) Unit <reader_2>.
The following registers are absorbed into counter <itemCntr_0>: 1 register on signal <itemCntr_0>.
Unit <reader_2> synthesized (advanced).

Synthesizing (advanced) Unit <reader_3>.
The following registers are absorbed into counter <itemCntr_0>: 1 register on signal <itemCntr_0>.
Unit <reader_3> synthesized (advanced).

Synthesizing (advanced) Unit <reader_4>.
The following registers are absorbed into counter <itemCntr>: 1 register on signal <itemCntr>.
Unit <reader_4> synthesized (advanced).

Synthesizing (advanced) Unit <reader_5>.
The following registers are absorbed into counter <itemCntr_0>: 1 register on signal <itemCntr_0>.
Unit <reader_5> synthesized (advanced).

Synthesizing (advanced) Unit <reader_6>.
The following registers are absorbed into counter <itemCntr>: 1 register on signal <itemCntr>.
Unit <reader_6> synthesized (advanced).

Synthesizing (advanced) Unit <retard_1>.
The following registers are absorbed into counter <compteur>: 1 register on signal <compteur>.
Unit <retard_1> synthesized (advanced).

Synthesizing (advanced) Unit <retard_2_1>.
The following registers are absorbed into counter <compteur>: 1 register on signal <compteur>.
Unit <retard_2_1> synthesized (advanced).

Synthesizing (advanced) Unit <retard_2_2>.
The following registers are absorbed into counter <compteur>: 1 register on signal <compteur>.
Unit <retard_2_2> synthesized (advanced).

Synthesizing (advanced) Unit <shaper_1>.
The following registers are absorbed into counter <postTimer>: 1 register on signal <postTimer>.
Unit <shaper_1> synthesized (advanced).

Synthesizing (advanced) Unit <shaper_2>.
The following registers are absorbed into counter <postTimer>: 1 register on signal <postTimer>.
Unit <shaper_2> synthesized (advanced).

Synthesizing (advanced) Unit <shaper_3>.
The following registers are absorbed into counter <postTimer>: 1 register on signal <postTimer>.
Unit <shaper_3> synthesized (advanced).

Synthesizing (advanced) Unit <telescope>.
The following registers are absorbed into counter <slowClocker>: 1 register on signal <slowClocker>.
The following registers are absorbed into counter <prescaler>: 1 register on signal <prescaler>.
Unit <telescope> synthesized (advanced).

Synthesizing (advanced) Unit <trigger>.
The following registers are absorbed into counter <segment>: 1 register on signal <segment>.
The following registers are absorbed into counter <monoVal>: 1 register on signal <monoVal>.
The following registers are absorbed into counter <monoLt>: 1 register on signal <monoLt>.
Unit <trigger> synthesized (advanced).

Synthesizing (advanced) Unit <usbItf_new>.
The following registers are absorbed into counter <address>: 1 register on signal <address>.
Unit <usbItf_new> synthesized (advanced).
WARNING:Xst:2677 - Node <mode_1> of sequential type is unconnected in block <PicItf>.
WARNING:Xst:2677 - Node <tensionDacSi1_0> of sequential type is unconnected in block <OffsetCtrl>.
WARNING:Xst:2677 - Node <tensionDacSi1_1> of sequential type is unconnected in block <OffsetCtrl>.
WARNING:Xst:2677 - Node <tensionDacSi2_0> of sequential type is unconnected in block <OffsetCtrl>.
WARNING:Xst:2677 - Node <tensionDacSi2_1> of sequential type is unconnected in block <OffsetCtrl>.
WARNING:Xst:2677 - Node <tensionDacCsi_0> of sequential type is unconnected in block <OffsetCtrl>.
WARNING:Xst:2677 - Node <tensionDacCsi_1> of sequential type is unconnected in block <OffsetCtrl>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 16x1-bit single-port distributed Read Only RAM        : 4
 16x4-bit single-port distributed Read Only RAM        : 1
 256x4-bit single-port distributed Read Only RAM       : 3
 4x2-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 101
 10-bit subtractor                                     : 13
 11-bit subtractor                                     : 2
 13-bit subtractor                                     : 3
 14-bit subtractor                                     : 4
 15-bit subtractor                                     : 7
 16-bit subtractor                                     : 7
 20-bit adder                                          : 3
 20-bit addsub                                         : 3
 22-bit adder                                          : 3
 22-bit subtractor                                     : 3
 24-bit adder                                          : 8
 24-bit addsub                                         : 8
 24-bit subtractor                                     : 1
 3-bit subtractor                                      : 6
 4-bit adder                                           : 3
 4-bit subtractor                                      : 2
 5-bit subtractor                                      : 4
 6-bit adder                                           : 1
 8-bit adder                                           : 9
 8-bit addsub                                          : 3
 8-bit subtractor                                      : 4
 9-bit adder                                           : 3
 9-bit subtractor                                      : 1
# Counters                                             : 117
 1-bit down counter                                    : 3
 10-bit up counter                                     : 31
 11-bit down counter                                   : 1
 11-bit up counter                                     : 4
 12-bit down counter                                   : 3
 12-bit up counter                                     : 6
 13-bit down counter                                   : 3
 13-bit up counter                                     : 6
 14-bit updown counter                                 : 1
 15-bit up counter                                     : 2
 16-bit down counter                                   : 2
 16-bit up counter                                     : 1
 2-bit down counter                                    : 1
 2-bit up counter                                      : 1
 3-bit up counter                                      : 4
 4-bit down counter                                    : 5
 4-bit up counter                                      : 10
 5-bit down counter                                    : 5
 5-bit up counter                                      : 7
 6-bit down counter                                    : 1
 6-bit up counter                                      : 4
 7-bit up counter                                      : 1
 8-bit down counter                                    : 2
 8-bit up counter                                      : 12
 9-bit up counter                                      : 1
# Registers                                            : 3769
 Flip-Flops                                            : 3769
# Comparators                                          : 86
 10-bit comparator equal                               : 7
 10-bit comparator greater                             : 3
 11-bit comparator equal                               : 4
 12-bit comparator equal                               : 1
 12-bit comparator lessequal                           : 3
 13-bit comparator lessequal                           : 6
 14-bit comparator lessequal                           : 3
 16-bit comparator greater                             : 6
 24-bit comparator greater                             : 4
 24-bit comparator lessequal                           : 4
 25-bit comparator lessequal                           : 4
 4-bit comparator greater                              : 2
 4-bit comparator lessequal                            : 7
 4-bit comparator not equal                            : 1
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 8-bit comparator equal                                : 15
 8-bit comparator greater                              : 7
 8-bit comparator not equal                            : 4
 9-bit comparator lessequal                            : 3
# Multiplexers                                         : 1353
 1-bit 12-to-1 multiplexer                             : 8
 1-bit 13-to-1 multiplexer                             : 2
 1-bit 16-to-1 multiplexer                             : 6
 1-bit 2-to-1 multiplexer                              : 773
 1-bit 4-to-1 multiplexer                              : 4
 1-bit 5-to-1 multiplexer                              : 8
 1-bit 6-to-1 multiplexer                              : 4
 1-bit 7-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 6
 10-bit 2-to-1 multiplexer                             : 7
 11-bit 4-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 7
 13-bit 2-to-1 multiplexer                             : 15
 14-bit 2-to-1 multiplexer                             : 52
 14-bit 4-to-1 multiplexer                             : 3
 14-bit 7-to-1 multiplexer                             : 3
 15-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 284
 16-bit 4-to-1 multiplexer                             : 2
 20-bit 2-to-1 multiplexer                             : 9
 22-bit 2-to-1 multiplexer                             : 12
 24-bit 2-to-1 multiplexer                             : 60
 3-bit 2-to-1 multiplexer                              : 16
 4-bit 2-to-1 multiplexer                              : 18
 5-bit 2-to-1 multiplexer                              : 9
 6-bit 2-to-1 multiplexer                              : 3
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 34
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 3
 22-bit shifter arithmetic right                       : 3
# FSMs                                                 : 43
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <itemData_15> (without init value) has a constant value of 0 in block <CsiChannel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <daddr_2> (without init value) has a constant value of 0 in block <USERSYSMON>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <daddr_3> (without init value) has a constant value of 0 in block <USERSYSMON>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <daddr_4> (without init value) has a constant value of 0 in block <USERSYSMON>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <daddr_5> (without init value) has a constant value of 0 in block <USERSYSMON>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <din_2> (without init value) has a constant value of 0 in block <USERSYSMON>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <din_3> (without init value) has a constant value of 0 in block <USERSYSMON>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <din_4> (without init value) has a constant value of 0 in block <USERSYSMON>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <din_5> (without init value) has a constant value of 0 in block <USERSYSMON>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <din_6> (without init value) has a constant value of 0 in block <USERSYSMON>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <din_7> (without init value) has a constant value of 0 in block <USERSYSMON>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <din_8> (without init value) has a constant value of 0 in block <USERSYSMON>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <din_9> (without init value) has a constant value of 1 in block <USERSYSMON>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tensionDac_0> (without init value) has a constant value of 0 in block <OffsetCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tensionDac_1> (without init value) has a constant value of 0 in block <OffsetCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <INC_DEL> of sequential type is unconnected in block <N_ISERDES8b_MsAllign>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <acqCs[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00
 writing | 01
 acquit  | 10
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <acqCs[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00
 writing | 01
 acquit  | 10
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_23> on signal <acqCs[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00
 writing | 01
 acquit  | 10
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <qh1/FSM_5> on signal <slowCs[1:4]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 idle          | 0000
 waiting       | 0001
 energy_header | 0010
 energy_length | 0011
 filt_t_rise   | 0100
 energy_h      | 0101
 energy_l      | 0110
 base_header   | 0111
 base_length   | 1000
 base_h        | 1001
 base_l        | 1010
 acquit        | 1011
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <qh1/waverSlow/FSM_7> on signal <acqSlowCs[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 wait_busy | 01
 writing   | 11
 acquit    | 10
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <qh1/waverSlow/FSM_6> on signal <acqFastCs[1:3]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 000
 wr_depth | 001
 wr_data  | 010
 acquit0  | 011
 acquit1  | 100
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <qh1/waverSlow/lecteur/FSM_8> on signal <readCs[1:5]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 idle             | 00000
 start_0          | 00001
 start_1          | 00010
 start_2          | 00011
 rd_item_0        | 00100
 rd_item          | 00101
 pretrig_header   | 00110
 pretrig_length_0 | 00111
 pretrig_length   | 01000
 tempo_0          | 01001
 wave_header      | 01010
 rd_fifo_0        | 01011
 rd_fifo          | 01100
 rd_null_0        | 01101
 rd_null          | 01110
 remote_0         | 01111
 remote           | 10000
 finish           | 10001
 acquit           | 10010
------------------------------
INFO:Xst:2146 - In block <Energy_1>, Counter <formeur/rising/compteur> <formeur/falling/compteur> are equivalent, XST will keep only <formeur/rising/compteur>.
INFO:Xst:2146 - In block <ETrigger_1>, Counter <formeur/falling/compteur> <formeur/rising/compteur> are equivalent, XST will keep only <formeur/falling/compteur>.
INFO:Xst:2146 - In block <ETrigger_1>, Counter <baseMean/meanPtRd> <baseMean/pretrigPtRd> are equivalent, XST will keep only <baseMean/meanPtRd>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <qh1/blockHisto.monHisto/FSM_9> on signal <histoCs[1:3]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 000
 start     | 001
 divide    | 010
 read_bin  | 011
 write_bin | 100
 raz_mem   | 101
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i1/waverFast/FSM_12> on signal <acqSlowCs[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 wait_busy | 01
 writing   | 11
 acquit    | 10
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i1/waverFast/FSM_11> on signal <acqFastCs[1:3]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 000
 wr_depth | 001
 wr_data  | 010
 acquit0  | 011
 acquit1  | 100
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i1/waverFast/lecteur/FSM_13> on signal <readCs[1:5]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 idle             | 00000
 start_0          | 00001
 start_1          | 00010
 start_2          | 00011
 rd_item_0        | unreached
 rd_item          | unreached
 pretrig_header   | 00110
 pretrig_length_0 | 00111
 pretrig_length   | 01000
 tempo_0          | 01001
 wave_header      | 01010
 rd_fifo_0        | 01011
 rd_fifo          | 01100
 rd_null_0        | 01101
 rd_null          | 01110
 remote_0         | 01111
 remote           | 10000
 finish           | 10001
 acquit           | 10010
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ql1/waverFast/FSM_16> on signal <acqSlowCs[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 wait_busy | 01
 writing   | 11
 acquit    | 10
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ql1/waverFast/FSM_15> on signal <acqFastCs[1:3]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 000
 wr_depth | 001
 wr_data  | 010
 acquit0  | 011
 acquit1  | 100
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ql1/waverFast/lecteur/FSM_17> on signal <readCs[1:5]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 idle             | 00000
 start_0          | 00001
 start_1          | 00010
 start_2          | 00011
 rd_item_0        | unreached
 rd_item          | unreached
 pretrig_header   | 00110
 pretrig_length_0 | 00111
 pretrig_length   | 01000
 tempo_0          | 01001
 wave_header      | 01010
 rd_fifo_0        | 01011
 rd_fifo          | 01100
 rd_null_0        | 01101
 rd_null          | 01110
 remote_0         | 01111
 remote           | 10000
 finish           | 10001
 acquit           | 10010
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <q2/FSM_18> on signal <slowCs[1:4]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 idle          | 0000
 waiting       | 0001
 energy_header | 0010
 energy_length | 0011
 filt_t_rise   | 0100
 energy_h      | 0101
 energy_l      | 0110
 base_header   | 0111
 base_length   | 1000
 base_h        | 1001
 base_l        | 1010
 acquit        | 1011
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <q2/waverSlow/FSM_20> on signal <acqSlowCs[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 wait_busy | 01
 writing   | 11
 acquit    | 10
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <q2/waverSlow/FSM_19> on signal <acqFastCs[1:3]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 000
 wr_depth | 001
 wr_data  | 010
 acquit0  | 011
 acquit1  | 100
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <q2/waverSlow/lecteur/FSM_21> on signal <readCs[1:5]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 idle             | 00000
 start_0          | 00001
 start_1          | 00010
 start_2          | 00011
 rd_item_0        | 00100
 rd_item          | 00101
 pretrig_header   | 00110
 pretrig_length_0 | 00111
 pretrig_length   | 01000
 tempo_0          | 01001
 wave_header      | 01010
 rd_fifo_0        | 01011
 rd_fifo          | 01100
 rd_null_0        | 01101
 rd_null          | 01110
 remote_0         | 01111
 remote           | 10000
 finish           | 10001
 acquit           | 10010
------------------------------
INFO:Xst:2146 - In block <Energy_2>, Counter <formeur/rising/compteur> <formeur/falling/compteur> are equivalent, XST will keep only <formeur/rising/compteur>.
INFO:Xst:2146 - In block <ETrigger_2>, Counter <formeur/falling/compteur> <formeur/rising/compteur> are equivalent, XST will keep only <formeur/falling/compteur>.
INFO:Xst:2146 - In block <ETrigger_2>, Counter <baseMean/meanPtRd> <baseMean/pretrigPtRd> are equivalent, XST will keep only <baseMean/meanPtRd>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <q2/blockHisto.monHisto/FSM_22> on signal <histoCs[1:3]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 000
 start     | 001
 divide    | 010
 read_bin  | 011
 write_bin | 100
 raz_mem   | 101
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i2/waverFast/FSM_25> on signal <acqSlowCs[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 wait_busy | 01
 writing   | 11
 acquit    | 10
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i2/waverFast/FSM_24> on signal <acqFastCs[1:3]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 000
 wr_depth | 001
 wr_data  | 010
 acquit0  | 011
 acquit1  | 100
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i2/waverFast/lecteur/FSM_26> on signal <readCs[1:5]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 idle             | 00000
 start_0          | 00001
 start_1          | 00010
 start_2          | 00011
 rd_item_0        | unreached
 rd_item          | unreached
 pretrig_header   | 00110
 pretrig_length_0 | 00111
 pretrig_length   | 01000
 tempo_0          | 01001
 wave_header      | 01010
 rd_fifo_0        | 01011
 rd_fifo          | 01100
 rd_null_0        | 01101
 rd_null          | 01110
 remote_0         | 01111
 remote           | 10000
 finish           | 10001
 acquit           | 10010
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <q3/FSM_27> on signal <slowState[1:5]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 00000
 waiting     | 00001
 tot_header  | 00010
 tot_length  | 00011
 tot_t_rise  | 00100
 tot_h       | 00101
 tot_l       | 00110
 fast_header | 00111
 fast_length | 01000
 fast_t_rise | 01001
 fast_h      | 01010
 fast_l      | 01011
 base_header | 01100
 base_length | 01101
 base_h      | 01110
 base_l      | 01111
 acquit      | 10000
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <q3/waverSlow/FSM_29> on signal <acqSlowCs[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 wait_busy | 01
 writing   | 11
 acquit    | 10
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <q3/waverSlow/FSM_28> on signal <acqFastCs[1:3]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 000
 wr_depth | 001
 wr_data  | 010
 acquit0  | 011
 acquit1  | 100
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <q3/waverSlow/lecteur/FSM_30> on signal <readCs[1:5]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 idle             | 00000
 start_0          | 00001
 start_1          | 00010
 start_2          | 00011
 rd_item_0        | 00100
 rd_item          | 00101
 pretrig_header   | 00110
 pretrig_length_0 | 00111
 pretrig_length   | 01000
 tempo_0          | 01001
 wave_header      | 01010
 rd_fifo_0        | 01011
 rd_fifo          | 01100
 rd_null_0        | 01101
 rd_null          | 01110
 remote_0         | 01111
 remote           | 10000
 finish           | 10001
 acquit           | 10010
------------------------------
INFO:Xst:2146 - In block <Energy_3>, Counter <formeur/falling/compteur> <formeur/rising/compteur> are equivalent, XST will keep only <formeur/falling/compteur>.
INFO:Xst:2146 - In block <Energy_4>, Counter <formeur/falling/compteur> <formeur/rising/compteur> are equivalent, XST will keep only <formeur/falling/compteur>.
INFO:Xst:2146 - In block <ETrigger_3>, Counter <formeur/falling/compteur> <formeur/rising/compteur> are equivalent, XST will keep only <formeur/falling/compteur>.
INFO:Xst:2146 - In block <ETrigger_3>, Counter <baseMean/meanPtRd> <baseMean/pretrigPtRd> are equivalent, XST will keep only <baseMean/meanPtRd>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <q3/blockHisto1.totHisto/FSM_31> on signal <histoCs[1:3]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 000
 start     | 001
 divide    | 010
 read_bin  | 011
 write_bin | 100
 raz_mem   | 101
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <q3/blockHisto2.fastHisto/FSM_32> on signal <histoCs[1:3]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 000
 start     | 001
 divide    | 010
 read_bin  | 011
 write_bin | 100
 raz_mem   | 101
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <rEngine/FSM_34> on signal <listenerCs[1:3]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 idle          | 000
 wr_seg        | 001
 wr_ts_rq      | 010
 wait_evt_nber | 011
 wr_ts_val     | 100
 wr_evt_nr     | 101
 wr_bitmask    | 110
 attendre      | 111
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <rEngine/FSM_35> on signal <rcvState[1:3]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 000
 wait0     | 001
 get_ec    | 010
 waittempo | 011
 wait1     | 100
 get_tp    | 101
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <make_tel_b.scBloc_b/usb/FSM_41> on signal <usbCs[1:4]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 0000
 adh      | 0001
 adl      | 0010
 code     | 0011
 rd_decr  | 0100
 rd_bus0  | 0101
 rd_bus1  | 0110
 rd_datah | 0111
 rd_datal | 1000
 wr_datah | 1001
 wr_datal | 1010
 cth      | 1011
 ctl      | 1100
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <make_tel_b.scBloc_b/usb/getteur/FSM_42> on signal <usbCs[1:4]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 0000
 wait_rxf    | 0001
 wait_data   | 0010
 check_txe   | 0011
 write_data  | 0100
 w_txe_1     | 0101
 w_txe_0     | 0110
 signal_end  | 0111
 wait_acquit | 1000
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <fLink/deser_VM/deser_inst/FSM_36> on signal <state[1:5]> with user encoding.
----------------------
 State    | Encoding
----------------------
 s0       | 00000
 swait    | 00001
 latch    | 00010
 incr     | 00011
 confr    | 00100
 incr2    | 00101
 confr2   | 00110
 decr2    | 00111
 confr3   | 01000
 zeroa    | 01001
 set_incr | 01010
 zerob    | 01011
 s_bslip  | 01100
 bswait   | 01101
 match    | 01110
 fine     | 01111
 error    | 10000
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <finisseur/FSM_33> on signal <termiCs[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00
 up      | 01
 waiting | 10
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <adc_monitor/aligneur/FSM_2> on signal <delCs[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 raz   | 01
 inc   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <adc_monitor/aligneur/FSM_3> on signal <allCs[1:3]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 not_started | 000
 copy_rom    | 001
 idle        | 010
 looping     | 011
 waiting     | 100
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <adc_monitor/spi_inst/FSM_0> on signal <spiCs[1:2]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 wait_low  | 01
 wait_high | 10
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <adc_monitor/spi_inst/FSM_1> on signal <initCs[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 start    | 01
 looping  | 10
 test_end | 11
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sysMonBlock/system_mon/FSM_4> on signal <state[1:3]> with user encoding.
---------------------
 State   | Encoding
---------------------
 s0      | 000
 s1      | 001
 s2      | 010
 s2bis   | 011
 s3      | 100
 sresult | 101
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <trigger/FSM_37> on signal <trigState[1:3]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 000
 armed     | 001
 start_req | 010
 pending   | 011
 start_run | 100
 running   | 101
 acquit    | 110
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <offsetAnalog/FSM_38> on signal <offsetCs[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 wait_done | 01
 settle    | 11
 dispatch  | 10
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <offsetAnalog/i2c_master/FSM_39> on signal <i2cCs[1:2]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 00
 byte_1 | 01
 byte_2 | 11
 byte_3 | 10
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <offsetAnalog/i2c_master/i2cByte/FSM_40> on signal <i2cCs[1:3]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 000
 start_bit | 001
 bits      | 010
 ack0      | 011
 ack       | 100
 stop_bit  | 101
-----------------------
WARNING:Xst:1710 - FF/Latch <slowCtBusRd_15> (without init value) has a constant value of 0 in block <ReadEngine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <configReg_0> (without init value) has a constant value of 0 in block <GeneralIo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <configReg_3> (without init value) has a constant value of 0 in block <GeneralIo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <slowCtBusRd_8> (without init value) has a constant value of 0 in block <Aligner_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slowCtBusRd_9> (without init value) has a constant value of 0 in block <Aligner_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slowCtBusRd_10> (without init value) has a constant value of 0 in block <Aligner_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slowCtBusRd_11> (without init value) has a constant value of 0 in block <Aligner_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slowCtBusRd_12> (without init value) has a constant value of 0 in block <Aligner_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slowCtBusRd_13> (without init value) has a constant value of 0 in block <Aligner_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slowCtBusRd_14> (without init value) has a constant value of 0 in block <Aligner_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slowCtBusRd_15> (without init value) has a constant value of 0 in block <Aligner_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <slowCtBusRd_12> (without init value) has a constant value of 0 in block <SysMonitor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slowCtBusRd_13> (without init value) has a constant value of 0 in block <SysMonitor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slowCtBusRd_14> (without init value) has a constant value of 0 in block <SysMonitor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <trigBitmask_3> (without init value) has a constant value of 0 in block <trigger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <trigBitmask_7> (without init value) has a constant value of 0 in block <trigger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <trigBitmask_11> (without init value) has a constant value of 0 in block <trigger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <trigBitmask_12> (without init value) has a constant value of 0 in block <trigger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <trigBitmask_13> (without init value) has a constant value of 0 in block <trigger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slowCtBusRd_11> (without init value) has a constant value of 0 in block <trigger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slowCtBusRd_13> (without init value) has a constant value of 0 in block <trigger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slowCtBusRd_14> (without init value) has a constant value of 0 in block <trigger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slowCtBusRd_15> (without init value) has a constant value of 0 in block <trigger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <slowCtBusRd_10> (without init value) has a constant value of 0 in block <OffsetCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slowCtBusRd_11> (without init value) has a constant value of 0 in block <OffsetCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slowCtBusRd_12> (without init value) has a constant value of 0 in block <OffsetCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slowCtBusRd_13> (without init value) has a constant value of 0 in block <OffsetCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slowCtBusRd_14> (without init value) has a constant value of 0 in block <OffsetCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slowCtBusRd_15> (without init value) has a constant value of 0 in block <OffsetCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <slowCtBusRd_8> (without init value) has a constant value of 0 in block <PsSyncGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slowCtBusRd_9> (without init value) has a constant value of 0 in block <PsSyncGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slowCtBusRd_10> (without init value) has a constant value of 0 in block <PsSyncGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slowCtBusRd_11> (without init value) has a constant value of 0 in block <PsSyncGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slowCtBusRd_12> (without init value) has a constant value of 0 in block <PsSyncGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slowCtBusRd_13> (without init value) has a constant value of 0 in block <PsSyncGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slowCtBusRd_14> (without init value) has a constant value of 0 in block <PsSyncGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slowCtBusRd_15> (without init value) has a constant value of 0 in block <PsSyncGen>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance adc_clk_del in unit DDR_ADC_1 of type IDELAY has been replaced by IDELAYE2
INFO:Xst:1901 - Instance make_path[0].idels in unit DDR_ADC_1 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[1].idels in unit DDR_ADC_1 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[2].idels in unit DDR_ADC_1 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[3].idels in unit DDR_ADC_1 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[4].idels in unit DDR_ADC_1 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[5].idels in unit DDR_ADC_1 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[6].idels in unit DDR_ADC_1 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[7].idels in unit DDR_ADC_1 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[0].slowInstance.iddr_x in unit DDR_ADC_1 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[1].slowInstance.iddr_x in unit DDR_ADC_1 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[2].slowInstance.iddr_x in unit DDR_ADC_1 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[3].slowInstance.iddr_x in unit DDR_ADC_1 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[4].slowInstance.iddr_x in unit DDR_ADC_1 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[5].slowInstance.iddr_x in unit DDR_ADC_1 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[6].slowInstance.iddr_x in unit DDR_ADC_1 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[7].slowInstance.iddr_x in unit DDR_ADC_1 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance adc_clk_del in unit DDR_ADC_2 of type IDELAY has been replaced by IDELAYE2
INFO:Xst:1901 - Instance make_path[0].idels in unit DDR_ADC_2 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[1].idels in unit DDR_ADC_2 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[2].idels in unit DDR_ADC_2 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[3].idels in unit DDR_ADC_2 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[4].idels in unit DDR_ADC_2 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[5].idels in unit DDR_ADC_2 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[6].idels in unit DDR_ADC_2 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[7].idels in unit DDR_ADC_2 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[0].fastInstance.iddr_x in unit DDR_ADC_2 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[1].fastInstance.iddr_x in unit DDR_ADC_2 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[2].fastInstance.iddr_x in unit DDR_ADC_2 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[3].fastInstance.iddr_x in unit DDR_ADC_2 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[4].fastInstance.iddr_x in unit DDR_ADC_2 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[5].fastInstance.iddr_x in unit DDR_ADC_2 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[6].fastInstance.iddr_x in unit DDR_ADC_2 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[7].fastInstance.iddr_x in unit DDR_ADC_2 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance adc_clk_del in unit DDR_ADC_3 of type IDELAY has been replaced by IDELAYE2
INFO:Xst:1901 - Instance make_path[0].idels in unit DDR_ADC_3 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[1].idels in unit DDR_ADC_3 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[2].idels in unit DDR_ADC_3 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[3].idels in unit DDR_ADC_3 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[4].idels in unit DDR_ADC_3 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[5].idels in unit DDR_ADC_3 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[6].idels in unit DDR_ADC_3 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[7].idels in unit DDR_ADC_3 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[0].fastInstance.iddr_x in unit DDR_ADC_3 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[1].fastInstance.iddr_x in unit DDR_ADC_3 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[2].fastInstance.iddr_x in unit DDR_ADC_3 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[3].fastInstance.iddr_x in unit DDR_ADC_3 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[4].fastInstance.iddr_x in unit DDR_ADC_3 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[5].fastInstance.iddr_x in unit DDR_ADC_3 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[6].fastInstance.iddr_x in unit DDR_ADC_3 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[7].fastInstance.iddr_x in unit DDR_ADC_3 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance adc_clk_del in unit DDR_ADC_4 of type IDELAY has been replaced by IDELAYE2
INFO:Xst:1901 - Instance make_path[0].idels in unit DDR_ADC_4 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[1].idels in unit DDR_ADC_4 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[2].idels in unit DDR_ADC_4 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[3].idels in unit DDR_ADC_4 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[4].idels in unit DDR_ADC_4 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[5].idels in unit DDR_ADC_4 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[6].idels in unit DDR_ADC_4 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[7].idels in unit DDR_ADC_4 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[0].slowInstance.iddr_x in unit DDR_ADC_4 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[1].slowInstance.iddr_x in unit DDR_ADC_4 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[2].slowInstance.iddr_x in unit DDR_ADC_4 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[3].slowInstance.iddr_x in unit DDR_ADC_4 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[4].slowInstance.iddr_x in unit DDR_ADC_4 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[5].slowInstance.iddr_x in unit DDR_ADC_4 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[6].slowInstance.iddr_x in unit DDR_ADC_4 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[7].slowInstance.iddr_x in unit DDR_ADC_4 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance adc_clk_del in unit DDR_ADC_5 of type IDELAY has been replaced by IDELAYE2
INFO:Xst:1901 - Instance make_path[0].idels in unit DDR_ADC_5 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[1].idels in unit DDR_ADC_5 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[2].idels in unit DDR_ADC_5 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[3].idels in unit DDR_ADC_5 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[4].idels in unit DDR_ADC_5 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[5].idels in unit DDR_ADC_5 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[6].idels in unit DDR_ADC_5 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[7].idels in unit DDR_ADC_5 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[0].fastInstance.iddr_x in unit DDR_ADC_5 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[1].fastInstance.iddr_x in unit DDR_ADC_5 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[2].fastInstance.iddr_x in unit DDR_ADC_5 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[3].fastInstance.iddr_x in unit DDR_ADC_5 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[4].fastInstance.iddr_x in unit DDR_ADC_5 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[5].fastInstance.iddr_x in unit DDR_ADC_5 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[6].fastInstance.iddr_x in unit DDR_ADC_5 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[7].fastInstance.iddr_x in unit DDR_ADC_5 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance adc_clk_del in unit DDR_ADC_6 of type IDELAY has been replaced by IDELAYE2
INFO:Xst:1901 - Instance make_path[0].idels in unit DDR_ADC_6 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[1].idels in unit DDR_ADC_6 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[2].idels in unit DDR_ADC_6 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[3].idels in unit DDR_ADC_6 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[4].idels in unit DDR_ADC_6 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[5].idels in unit DDR_ADC_6 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[6].idels in unit DDR_ADC_6 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[7].idels in unit DDR_ADC_6 of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance make_path[0].slowInstance.iddr_x in unit DDR_ADC_6 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[1].slowInstance.iddr_x in unit DDR_ADC_6 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[2].slowInstance.iddr_x in unit DDR_ADC_6 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[3].slowInstance.iddr_x in unit DDR_ADC_6 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[4].slowInstance.iddr_x in unit DDR_ADC_6 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[5].slowInstance.iddr_x in unit DDR_ADC_6 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[6].slowInstance.iddr_x in unit DDR_ADC_6 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance make_path[7].slowInstance.iddr_x in unit DDR_ADC_6 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance ser_H/OSER8B_inst/soserdes_inst in unit ser_H/OSER8B_inst/soserdes_inst of type OSERDES has been replaced by OSERDESE2
INFO:Xst:1901 - Instance ser_H/OSER8B_inst/moserdes_inst in unit ser_H/OSER8B_inst/moserdes_inst of type OSERDES has been replaced by OSERDESE2
INFO:Xst:1901 - Instance ser_L/OSER8B_inst/soserdes_inst in unit ser_L/OSER8B_inst/soserdes_inst of type OSERDES has been replaced by OSERDESE2
INFO:Xst:1901 - Instance ser_L/OSER8B_inst/moserdes_inst in unit ser_L/OSER8B_inst/moserdes_inst of type OSERDES has been replaced by OSERDESE2
INFO:Xst:2261 - The FF/Latch <regRead_13> in Unit <Waver_1> is equivalent to the following 2 FFs/Latches, which will be removed : <regRead_14> <regRead_15> 
INFO:Xst:2261 - The FF/Latch <regRead_13> in Unit <Waver_2> is equivalent to the following 2 FFs/Latches, which will be removed : <regRead_14> <regRead_15> 
INFO:Xst:2261 - The FF/Latch <regRead_13> in Unit <Waver_3> is equivalent to the following 2 FFs/Latches, which will be removed : <regRead_14> <regRead_15> 
INFO:Xst:2261 - The FF/Latch <regRead_13> in Unit <Waver_4> is equivalent to the following 2 FFs/Latches, which will be removed : <regRead_14> <regRead_15> 
INFO:Xst:2261 - The FF/Latch <regRead_13> in Unit <Waver_5> is equivalent to the following 2 FFs/Latches, which will be removed : <regRead_14> <regRead_15> 
INFO:Xst:2261 - The FF/Latch <regRead_13> in Unit <Waver_6> is equivalent to the following 2 FFs/Latches, which will be removed : <regRead_14> <regRead_15> 
WARNING:Xst:2677 - Node <adc_monitor/rstPort_n_5> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <adc_monitor/rstPort_n_3> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <adc_monitor/rstPort_n_0> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <adc_monitor/GND_13_o_clk_DFF_114> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <adc_monitor/GND_13_o_clk_DFF_109> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <adc_monitor/GND_13_o_clk_DFF_111> of sequential type is unconnected in block <telescope>.
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Kintex7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    main2Hv_0 in unit <PsSyncGen>
    main2Hv_1 in unit <PsSyncGen>
    main2Hv_2 in unit <PsSyncGen>
    main2Hv_3 in unit <PsSyncGen>
    main2Hv_4 in unit <PsSyncGen>
    main2Hv_5 in unit <PsSyncGen>
    main2Hv_6 in unit <PsSyncGen>
    main2_0 in unit <PsSyncGen>
    main2_1 in unit <PsSyncGen>
    main2_2 in unit <PsSyncGen>
    main2_3 in unit <PsSyncGen>
    main2_4 in unit <PsSyncGen>
    main2_5 in unit <PsSyncGen>
    main2_6 in unit <PsSyncGen>
    leds_reg_1 in unit <GeneralIo>
    leds_reg_5 in unit <GeneralIo>

WARNING:Xst:2042 - Unit telescope: 3 internal tristates are replaced by logic (pull-up yes): N4, N5, N6.

Optimizing unit <telescope> ...

Optimizing unit <SlowChannel_1> ...

Optimizing unit <Waver_1> ...

Optimizing unit <reader_1> ...

Optimizing unit <DDR_ADC_1> ...

Optimizing unit <Energy_1> ...

Optimizing unit <ETrigger_1> ...

Optimizing unit <Histogrammer_1> ...

Optimizing unit <Waver_2> ...

Optimizing unit <reader_2> ...

Optimizing unit <DDR_ADC_2> ...

Optimizing unit <Waver_3> ...

Optimizing unit <reader_3> ...

Optimizing unit <DDR_ADC_3> ...

Optimizing unit <SlowChannel_2> ...

Optimizing unit <Waver_4> ...

Optimizing unit <reader_4> ...

Optimizing unit <DDR_ADC_4> ...

Optimizing unit <Energy_2> ...

Optimizing unit <ETrigger_2> ...

Optimizing unit <Histogrammer_2> ...

Optimizing unit <Waver_5> ...

Optimizing unit <reader_5> ...

Optimizing unit <DDR_ADC_5> ...

Optimizing unit <CsiChannel> ...

Optimizing unit <Waver_6> ...

Optimizing unit <reader_6> ...

Optimizing unit <DDR_ADC_6> ...

Optimizing unit <Energy_3> ...

Optimizing unit <Energy_4> ...

Optimizing unit <ETrigger_3> ...

Optimizing unit <Histogrammer_3> ...

Optimizing unit <Histogrammer_4> ...

Optimizing unit <ReadEngine> ...

Optimizing unit <FASTLINK> ...

Optimizing unit <N_ISERDES8b_MsAllign> ...

Optimizing unit <GeneralIo> ...

Optimizing unit <Gene> ...

Optimizing unit <Terminator> ...

Optimizing unit <Aligner_new> ...

Optimizing unit <SpiAdc> ...

Optimizing unit <comZone> ...

Optimizing unit <SysMonitor> ...

Optimizing unit <USERSYSMON> ...

Optimizing unit <identity> ...

Optimizing unit <trigger> ...

Optimizing unit <PsSyncGen> ...
WARNING:Xst:1710 - FF/Latch <rEngine/bitmaskForAcq_13> (without init value) has a constant value of 0 in block <telescope>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rEngine/bitmaskForAcq_12> (without init value) has a constant value of 0 in block <telescope>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rEngine/bitmaskForAcq_11> (without init value) has a constant value of 0 in block <telescope>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rEngine/bitmaskForAcq_7> (without init value) has a constant value of 0 in block <telescope>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rEngine/bitmaskForAcq_3> (without init value) has a constant value of 0 in block <telescope>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <qh1/waverSlow/lecteur/errbit> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <qh1/ddr_16_1/syncData> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <qh1/ddr_16_1/ddrQ_14> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <qh1/ddr_16_1/alignDataBit> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <i1/waverFast/lecteur/errbit> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <i1/ddr_16_1/syncData> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <i1/ddr_16_1/alignDataBit> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <ql1/waverFast/lecteur/errbit> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <ql1/ddr_16_1/syncData> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <ql1/ddr_16_1/alignDataBit> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <q2/waverSlow/lecteur/errbit> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <q2/ddr_16_1/syncData> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <q2/ddr_16_1/ddrQ_14> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <q2/ddr_16_1/alignDataBit> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <i2/waverFast/lecteur/errbit> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <i2/ddr_16_1/syncData> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <i2/ddr_16_1/alignDataBit> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <q3/waverSlow/lecteur/errbit> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <q3/ddr_16_1/syncData> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <q3/ddr_16_1/ddrQ_14> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <q3/ddr_16_1/alignDataBit> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <q3/blockFastNrj/trigSlowLocal> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <genIoBloc/alignezMoi> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <genIoBloc/timer_8> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <genIoBloc/timer_7> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <genIoBloc/timer_6> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <genIoBloc/timer_5> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <genIoBloc/timer_4> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <genIoBloc/timer_3> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <genIoBloc/timer_2> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <genIoBloc/timer_1> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <genIoBloc/timer_0> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <genIoBloc/oldMs> of sequential type is unconnected in block <telescope>.
WARNING:Xst:2677 - Node <genIoBloc/alignFromSc> of sequential type is unconnected in block <telescope>.
WARNING:Xst:1710 - FF/Latch <make_tel_b.alims/psPhaseHv_0> (without init value) has a constant value of 0 in block <telescope>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <make_tel_b.alims/psPhaseHv_1> (without init value) has a constant value of 0 in block <telescope>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <make_tel_b.alims/psPhaseHv_2> (without init value) has a constant value of 0 in block <telescope>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <make_tel_b.alims/psPhaseHv_3> (without init value) has a constant value of 0 in block <telescope>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <make_tel_b.alims/psPhaseHv_4> (without init value) has a constant value of 0 in block <telescope>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <make_tel_b.alims/psPhaseHv_5> (without init value) has a constant value of 0 in block <telescope>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <make_tel_b.alims/psPhaseHv_6> (without init value) has a constant value of 0 in block <telescope>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <make_tel_b.alims/psPhaseHv_7> (without init value) has a constant value of 0 in block <telescope>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <make_tel_b.alims/psPeriodHv_0> (without init value) has a constant value of 0 in block <telescope>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <make_tel_b.alims/psPeriodHv_1> (without init value) has a constant value of 0 in block <telescope>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <make_tel_b.alims/psPeriodHv_2> (without init value) has a constant value of 1 in block <telescope>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <make_tel_b.alims/psPeriodHv_3> (without init value) has a constant value of 0 in block <telescope>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <make_tel_b.alims/psPeriodHv_4> (without init value) has a constant value of 1 in block <telescope>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <make_tel_b.alims/psPeriodHv_5> (without init value) has a constant value of 1 in block <telescope>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <make_tel_b.alims/psPeriodHv_6> (without init value) has a constant value of 1 in block <telescope>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <make_tel_b.alims/psPeriodHv_7> (without init value) has a constant value of 1 in block <telescope>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2/waverFast/decimator_3> (without init value) has a constant value of 0 in block <telescope>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2/waverFast/decimator_4> (without init value) has a constant value of 0 in block <telescope>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ql1/waverFast/decimator_3> (without init value) has a constant value of 0 in block <telescope>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ql1/waverFast/decimator_4> (without init value) has a constant value of 0 in block <telescope>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i1/waverFast/decimator_3> (without init value) has a constant value of 0 in block <telescope>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i1/waverFast/decimator_4> (without init value) has a constant value of 0 in block <telescope>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <q3/blockNrj/formeur/falling/compteur_10> in Unit <telescope> is equivalent to the following FF/Latch, which will be removed : <q3/blockFastNrj/formeur/falling/compteur_10> 
INFO:Xst:2261 - The FF/Latch <qh1/blockNrj/formeur/lateTimer> in Unit <telescope> is equivalent to the following 8 FFs/Latches, which will be removed : <qh1/blockTrig/formeur/lateTimer> <q2/blockNrj/formeur/lateTimer> <q2/blockTrig/formeur/lateTimer> <q3/blockNrj/formeur/lateTimer> <q3/blockFastNrj/formeur/lateTimer> <q3/blockTrig/formeur/lateTimer> <make_tel_b.generateur/oldMicrosec> <trigger/oldMicrosec> 
INFO:Xst:2261 - The FF/Latch <genIoBloc/isoCnt_0> in Unit <telescope> is equivalent to the following FF/Latch, which will be removed : <qh1/blockNrj/formeur/rising/compteur_0> 
INFO:Xst:2261 - The FF/Latch <qh1/blockNrj/formeur/rising/compteur_1> in Unit <telescope> is equivalent to the following 6 FFs/Latches, which will be removed : <qh1/blockTrig/formeur/falling/compteur_1> <q2/blockNrj/formeur/rising/compteur_1> <q2/blockTrig/formeur/falling/compteur_1> <q3/blockNrj/formeur/falling/compteur_1> <q3/blockFastNrj/formeur/falling/compteur_1> <q3/blockTrig/formeur/falling/compteur_1> 
INFO:Xst:2261 - The FF/Latch <qh1/blockNrj/formeur/rising/compteur_2> in Unit <telescope> is equivalent to the following 6 FFs/Latches, which will be removed : <qh1/blockTrig/formeur/falling/compteur_2> <q2/blockNrj/formeur/rising/compteur_2> <q2/blockTrig/formeur/falling/compteur_2> <q3/blockNrj/formeur/falling/compteur_2> <q3/blockFastNrj/formeur/falling/compteur_2> <q3/blockTrig/formeur/falling/compteur_2> 
INFO:Xst:2261 - The FF/Latch <qh1/blockNrj/formeur/rising/compteur_3> in Unit <telescope> is equivalent to the following 6 FFs/Latches, which will be removed : <qh1/blockTrig/formeur/falling/compteur_3> <q2/blockNrj/formeur/rising/compteur_3> <q2/blockTrig/formeur/falling/compteur_3> <q3/blockNrj/formeur/falling/compteur_3> <q3/blockFastNrj/formeur/falling/compteur_3> <q3/blockTrig/formeur/falling/compteur_3> 
INFO:Xst:2261 - The FF/Latch <qh1/blockNrj/formeur/rising/compteur_4> in Unit <telescope> is equivalent to the following 6 FFs/Latches, which will be removed : <qh1/blockTrig/formeur/falling/compteur_4> <q2/blockNrj/formeur/rising/compteur_4> <q2/blockTrig/formeur/falling/compteur_4> <q3/blockNrj/formeur/falling/compteur_4> <q3/blockFastNrj/formeur/falling/compteur_4> <q3/blockTrig/formeur/falling/compteur_4> 
INFO:Xst:2261 - The FF/Latch <qh1/blockNrj/formeur/rising/compteur_5> in Unit <telescope> is equivalent to the following 6 FFs/Latches, which will be removed : <qh1/blockTrig/formeur/falling/compteur_5> <q2/blockNrj/formeur/rising/compteur_5> <q2/blockTrig/formeur/falling/compteur_5> <q3/blockNrj/formeur/falling/compteur_5> <q3/blockFastNrj/formeur/falling/compteur_5> <q3/blockTrig/formeur/falling/compteur_5> 
INFO:Xst:2261 - The FF/Latch <qh1/blockNrj/formeur/rising/compteur_6> in Unit <telescope> is equivalent to the following 6 FFs/Latches, which will be removed : <qh1/blockTrig/formeur/falling/compteur_6> <q2/blockNrj/formeur/rising/compteur_6> <q2/blockTrig/formeur/falling/compteur_6> <q3/blockNrj/formeur/falling/compteur_6> <q3/blockFastNrj/formeur/falling/compteur_6> <q3/blockTrig/formeur/falling/compteur_6> 
INFO:Xst:2261 - The FF/Latch <qh1/blockNrj/formeur/rising/compteur_7> in Unit <telescope> is equivalent to the following 6 FFs/Latches, which will be removed : <qh1/blockTrig/formeur/falling/compteur_7> <q2/blockNrj/formeur/rising/compteur_7> <q2/blockTrig/formeur/falling/compteur_7> <q3/blockNrj/formeur/falling/compteur_7> <q3/blockFastNrj/formeur/falling/compteur_7> <q3/blockTrig/formeur/falling/compteur_7> 
INFO:Xst:2261 - The FF/Latch <qh1/blockNrj/formeur/rising/compteur_8> in Unit <telescope> is equivalent to the following 6 FFs/Latches, which will be removed : <qh1/blockTrig/formeur/falling/compteur_8> <q2/blockNrj/formeur/rising/compteur_8> <q2/blockTrig/formeur/falling/compteur_8> <q3/blockNrj/formeur/falling/compteur_8> <q3/blockFastNrj/formeur/falling/compteur_8> <q3/blockTrig/formeur/falling/compteur_8> 
INFO:Xst:2261 - The FF/Latch <qh1/blockNrj/formeur/rising/compteur_9> in Unit <telescope> is equivalent to the following 6 FFs/Latches, which will be removed : <qh1/blockTrig/formeur/falling/compteur_9> <q2/blockNrj/formeur/rising/compteur_9> <q2/blockTrig/formeur/falling/compteur_9> <q3/blockNrj/formeur/falling/compteur_9> <q3/blockFastNrj/formeur/falling/compteur_9> <q3/blockTrig/formeur/falling/compteur_9> 
INFO:Xst:2261 - The FF/Latch <clk25Falling> in Unit <telescope> is equivalent to the following FF/Latch, which will be removed : <fLink/clkgen_inst/clk25falling> 
INFO:Xst:2261 - The FF/Latch <qh1/blockNrj/formeur/postTimer_0> in Unit <telescope> is equivalent to the following 6 FFs/Latches, which will be removed : <qh1/blockTrig/formeur/postTimer_0> <q2/blockNrj/formeur/postTimer_0> <q2/blockTrig/formeur/postTimer_0> <q3/blockNrj/formeur/postTimer_0> <q3/blockFastNrj/formeur/postTimer_0> <q3/blockTrig/formeur/postTimer_0> 
INFO:Xst:2261 - The FF/Latch <qh1/blockNrj/formeur/postTimer_1> in Unit <telescope> is equivalent to the following 6 FFs/Latches, which will be removed : <qh1/blockTrig/formeur/postTimer_1> <q2/blockNrj/formeur/postTimer_1> <q2/blockTrig/formeur/postTimer_1> <q3/blockNrj/formeur/postTimer_1> <q3/blockFastNrj/formeur/postTimer_1> <q3/blockTrig/formeur/postTimer_1> 
INFO:Xst:2261 - The FF/Latch <qh1/blockNrj/formeur/postTimer_2> in Unit <telescope> is equivalent to the following 6 FFs/Latches, which will be removed : <qh1/blockTrig/formeur/postTimer_2> <q2/blockNrj/formeur/postTimer_2> <q2/blockTrig/formeur/postTimer_2> <q3/blockNrj/formeur/postTimer_2> <q3/blockFastNrj/formeur/postTimer_2> <q3/blockTrig/formeur/postTimer_2> 
INFO:Xst:2261 - The FF/Latch <qh1/blockNrj/formeur/postTimer_3> in Unit <telescope> is equivalent to the following 6 FFs/Latches, which will be removed : <qh1/blockTrig/formeur/postTimer_3> <q2/blockNrj/formeur/postTimer_3> <q2/blockTrig/formeur/postTimer_3> <q3/blockNrj/formeur/postTimer_3> <q3/blockFastNrj/formeur/postTimer_3> <q3/blockTrig/formeur/postTimer_3> 
INFO:Xst:2261 - The FF/Latch <qh1/blockHisto.monHisto/adbit0> in Unit <telescope> is equivalent to the following 3 FFs/Latches, which will be removed : <q2/blockHisto.monHisto/adbit0> <q3/blockHisto1.totHisto/adbit0> <q3/blockHisto2.fastHisto/adbit0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block telescope, actual ratio is 9.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fLink/fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fLink/fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fLink/fifo1> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fLink/fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fLink/fifo3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fLink/fifo3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fLink/fifo3> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fLink/fifo3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fLink/fifo2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fLink/fifo2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fLink/fifo2> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fLink/fifo2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fLink/fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fLink/fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fLink/fifo1> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fLink/fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fLink/fifo3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fLink/fifo3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fLink/fifo3> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fLink/fifo3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fLink/fifo2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fLink/fifo2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fLink/fifo2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fLink/fifo2> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
FlipFlop reset has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4575
 Flip-Flops                                            : 4575

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : telescope.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 11461
#      GND                         : 54
#      INV                         : 363
#      LUT1                        : 299
#      LUT2                        : 1193
#      LUT3                        : 902
#      LUT4                        : 1139
#      LUT5                        : 1277
#      LUT6                        : 2725
#      MUXCY                       : 1710
#      MUXF7                       : 61
#      VCC                         : 37
#      XORCY                       : 1701
# FlipFlops/Latches                : 5128
#      FD                          : 291
#      FD_1                        : 1
#      FDC                         : 1116
#      FDC_1                       : 2
#      FDCE                        : 2110
#      FDCE_1                      : 32
#      FDE                         : 401
#      FDE_1                       : 43
#      FDP                         : 104
#      FDPE                        : 353
#      FDR                         : 46
#      FDRE                        : 524
#      FDSE                        : 3
#      IDDR_2CLK                   : 48
#      LD                          : 45
#      LDC                         : 9
# RAMS                             : 189
#      RAM32M                      : 11
#      RAM32X1D                    : 22
#      RAM32X1S                    : 16
#      RAM64M                      : 74
#      RAM64X1D                    : 18
#      RAMB18E1                    : 21
#      RAMB36E1                    : 27
# Clock Buffers                    : 10
#      BUFG                        : 9
#      BUFGP                       : 1
# IO Buffers                       : 165
#      IBUF                        : 19
#      IBUFDS                      : 61
#      IBUFGDS                     : 2
#      IOBUF                       : 10
#      OBUF                        : 60
#      OBUFDS                      : 6
#      OBUFT                       : 7
# DCM_ADVs                         : 1
#      DCM_ADV                     : 1
# Others                           : 69
#      BUFR                        : 6
#      IDELAYCTRL                  : 1
#      IDELAYE2                    : 7
#      IODELAYE1                   : 48
#      ISERDESE2                   : 1
#      OSERDESE2                   : 4
#      PLL_ADV                     : 1
#      XADC                        : 1

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:            5128  out of  202800     2%  
 Number of Slice LUTs:                 8334  out of  101400     8%  
    Number used as Logic:              7898  out of  101400     7%  
    Number used as Memory:              436  out of  35000     1%  
       Number used as RAM:              436

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   9685
   Number with an unused Flip Flop:    4557  out of   9685    47%  
   Number with an unused LUT:          1351  out of   9685    13%  
   Number of fully used LUT-FF pairs:  3777  out of   9685    38%  
   Number of unique control sets:       517

IO Utilization: 
 Number of IOs:                         245
 Number of bonded IOBs:                 235  out of    400    58%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               38  out of    325    11%  
    Number using Block RAM only:         38
 Number of BUFG/BUFGCTRLs:               10  out of     32    31%  
 Number of DCM_ADVs:                      1  out of      0        (*) 

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------+--------------------------------------+-------+
Clock Signal                                                                                 | Clock buffer(FF name)                | Load  |
---------------------------------------------------------------------------------------------+--------------------------------------+-------+
sysClk_p                                                                                     | IBUFGDS+BUFG                         | 4408  |
clk25MHz_p                                                                                   | IBUFGDS+BUFG                         | 27    |
ucSpiSck                                                                                     | BUFGP                                | 57    |
qh1/ddr_16_1/clkDelayedRaw                                                                   | BUFR                                 | 87    |
i1/ddr_16_1/clkDelayedRaw                                                                    | BUFR                                 | 88    |
ql1/ddr_16_1/clkDelayedRaw                                                                   | BUFR                                 | 88    |
q2/ddr_16_1/clkDelayedRaw                                                                    | BUFR                                 | 87    |
i2/ddr_16_1/clkDelayedRaw                                                                    | BUFR                                 | 88    |
q3/itemWr(q3/itemWr1:O)                                                                      | NONE(*)(q3/itemData_10)              | 19    |
q3/ddr_16_1/clkDelayedRaw                                                                    | BUFR                                 | 87    |
rEngine/listenerCs[2]_val_Mux_70_o(rEngine/Mmux_listenerCs[2]_val_Mux_70_o11:O)              | NONE(*)(rEngine/fifoIn_1)            | 7     |
rEngine/listenerCs[2]_val_Mux_46_o(rEngine/Mmux_listenerCs[2]_val_Mux_46_o11:O)              | NONE(*)(rEngine/fifoIn_15)           | 1     |
rEngine/listenerCs[2]_GND_573_o_Mux_54_o(rEngine/listenerCs[2]_GND_573_o_Mux_54_o1:O)        | NONE(*)(rEngine/fifoIn_5)            | 8     |
rEngine/listenerCs[2]_GND_570_o_Mux_48_o(rEngine/listenerCs__n0721<1>1:O)                    | NONE(*)(rEngine/fifoIn_12)           | 3     |
rEngine/Mram__n07122(rEngine/Mram__n071221:O)                                                | NONE(*)(rEngine/fifoItemRd_0)        | 3     |
rEngine/listenerCs[2]_PWR_259_o_Mux_88_o(rEngine/listenerCs__n0721<11>1:O)                   | NONE(*)(rEngine/resetBitmask)        | 1     |
rEngine/listenerCs[2]_GND_588_o_Mux_84_o(rEngine/listenerCs__n0721<7>1:O)                    | NONE(*)(rEngine/resetEvtReceived)    | 1     |
rEngine/listenerCs[2]_GND_589_o_Mux_86_o(rEngine/listenerCs__n0721<9>1:O)                    | NONE(*)(rEngine/resetTsRequest)      | 1     |
rEngine/listenerCs[2]_val_Mux_44_o(rEngine/Mmux_listenerCs[2]_val_Mux_44_o11:O)              | NONE(*)(rEngine/fifoWe)              | 1     |
clk25MHz_p                                                                                   | PLL_ADV:CLKOUT3                      | 180   |
clk25MHz_p                                                                                   | PLL_ADV:CLKOUT0                      | 42    |
genIoBloc/reset_GND_35_o_AND_110_o(genIoBloc/reset_GND_35_o_AND_110_o1:O)                    | NONE(*)(genIoBloc/leds_reg_1_LDC)    | 1     |
genIoBloc/reset_GND_35_o_AND_109_o(genIoBloc/reset_GND_35_o_AND_109_o1:O)                    | NONE(*)(genIoBloc/leds_reg_5_LDC)    | 1     |
make_tel_b.alims/reset_psPeriod[1]_AND_581_o(make_tel_b.alims/reset_psPeriod[1]_AND_581_o1:O)| NONE(*)(make_tel_b.alims/main2_0_LDC)| 1     |
make_tel_b.alims/reset_psPeriod[2]_AND_579_o(make_tel_b.alims/reset_psPeriod[2]_AND_579_o1:O)| NONE(*)(make_tel_b.alims/main2_1_LDC)| 1     |
make_tel_b.alims/reset_psPeriod[3]_AND_577_o(make_tel_b.alims/reset_psPeriod[3]_AND_577_o1:O)| NONE(*)(make_tel_b.alims/main2_2_LDC)| 1     |
make_tel_b.alims/reset_psPeriod[4]_AND_575_o(make_tel_b.alims/reset_psPeriod[4]_AND_575_o1:O)| NONE(*)(make_tel_b.alims/main2_3_LDC)| 1     |
make_tel_b.alims/reset_psPeriod[5]_AND_573_o(make_tel_b.alims/reset_psPeriod[5]_AND_573_o1:O)| NONE(*)(make_tel_b.alims/main2_4_LDC)| 1     |
make_tel_b.alims/reset_psPeriod[6]_AND_571_o(make_tel_b.alims/reset_psPeriod[6]_AND_571_o1:O)| NONE(*)(make_tel_b.alims/main2_5_LDC)| 1     |
make_tel_b.alims/reset_psPeriod[7]_AND_569_o(make_tel_b.alims/reset_psPeriod[7]_AND_569_o1:O)| NONE(*)(make_tel_b.alims/main2_6_LDC)| 1     |
---------------------------------------------------------------------------------------------+--------------------------------------+-------+
(*) These 19 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                               | Buffer(FF name)                                                                                                                                                                                | Load  |
-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
i1/waverFast/make_8k_Meb.meb/N1(i1/waverFast/make_8k_Meb.meb/XST_GND:G)                                                      | NONE(i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram)                          | 12    |
i2/waverFast/make_8k_Meb.meb/N1(i2/waverFast/make_8k_Meb.meb/XST_GND:G)                                                      | NONE(i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram)                          | 12    |
ql1/waverFast/make_8k_Meb.meb/N1(ql1/waverFast/make_8k_Meb.meb/XST_GND:G)                                                    | NONE(ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram)                         | 12    |
q2/waverSlow/make_4k_Meb.meb/N1(q2/waverSlow/make_4k_Meb.meb/XST_GND:G)                                                      | NONE(q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram)                          | 8     |
q3/waverSlow/make_4k_Meb.meb/N1(q3/waverSlow/make_4k_Meb.meb/XST_GND:G)                                                      | NONE(q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram)                          | 8     |
qh1/waverSlow/make_4k_Meb.meb/N1(qh1/waverSlow/make_4k_Meb.meb/XST_GND:G)                                                    | NONE(qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram)                         | 8     |
i1/waverFast/Mcount_decimator_lut<3>(XST_GND:G)                                                                              | NONE(qh1/ddr_16_1/bufferR)                                                                                                                                                                     | 6     |
make_tel_b.alims/psPeriodHv<2>(XST_VCC:P)                                                                                    | NONE(qh1/ddr_16_1/bufferR)                                                                                                                                                                     | 6     |
q2/blockHisto.monHisto/memoire/N1(q2/blockHisto.monHisto/memoire/XST_GND:G)                                                  | NONE(q2/blockHisto.monHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram)                        | 2     |
q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/N1(q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/XST_GND:G)        | NONE(q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram)     | 2     |
q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/N1(q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/XST_GND:G)  | NONE(q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram)  | 2     |
q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/N1(q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/XST_GND:G)  | NONE(q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram)| 2     |
q3/blockHisto1.totHisto/memoire/N1(q3/blockHisto1.totHisto/memoire/XST_GND:G)                                                | NONE(q3/blockHisto1.totHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram)                       | 2     |
q3/blockHisto2.fastHisto/memoire/N1(q3/blockHisto2.fastHisto/memoire/XST_GND:G)                                              | NONE(q3/blockHisto2.fastHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram)                      | 2     |
q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/N1(q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/XST_GND:G)          | NONE(q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram)    | 2     |
q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/N1(q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/XST_GND:G)        | NONE(q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram)     | 2     |
q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/N1(q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/XST_GND:G)  | NONE(q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram)  | 2     |
qh1/blockHisto.monHisto/memoire/N1(qh1/blockHisto.monHisto/memoire/XST_GND:G)                                                | NONE(qh1/blockHisto.monHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram)                       | 2     |
qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/N1(qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/XST_GND:G)      | NONE(qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram)    | 2     |
qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/N1(qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/XST_GND:G)| NONE(qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram) | 2     |
-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.783ns (Maximum Frequency: 147.432MHz)
   Minimum input arrival time before clock: 5.333ns
   Maximum output required time after clock: 2.829ns
   Maximum combinational path delay: 2.410ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sysClk_p'
  Clock period: 5.303ns (frequency: 188.561MHz)
  Total number of paths / destination ports: 678070 / 9060
-------------------------------------------------------------------------
Delay:               5.303ns (Levels of Logic = 10)
  Source:            make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal_addr_10 (FF)
  Destination:       make_tel_b.scBloc_b/usb/readData_0 (FF)
  Source Clock:      sysClk_p rising
  Destination Clock: sysClk_p rising

  Data Path: make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal_addr_10 to make_tel_b.scBloc_b/usb/readData_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            15   0.236   0.483  make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal_addr_10 (make_tel_b.scBloc_b/picItfBloc/slowCtBusLocal_addr_10)
     LUT3:I1->O           41   0.043   0.626  make_tel_b.scBloc_b/Mmux_slowCtBus_addr21 (slowCtBus_addr<10>)
     LUT6:I3->O            2   0.043   0.500  q2/waverSlow/decodSeg_SW0 (N217)
     LUT6:I3->O            9   0.043   0.648  q2/waverSlow/decodSeg (q2/waverSlow/decodSeg)
     LUT5:I0->O           16   0.043   0.696  q2/waverSlow/Mmux_segAdRd81 (q2/waverSlow/segAdRd<7>)
     begin scope: 'q2/waverSlow/make_256_seg.seg:dpra<7>'
     LUT6:I0->O            4   0.043   0.367  U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/inst_LPM_MUX161 (dpo<0>)
     end scope: 'q2/waverSlow/make_256_seg.seg:dpo<0>'
     LUT4:I3->O            1   0.043   0.350  slowCtBusRd<0>17 (slowCtBusRd<0>17)
     LUT5:I4->O            1   0.043   0.603  slowCtBusRd<0>18 (slowCtBusRd<0>18)
     LUT6:I1->O            1   0.043   0.405  slowCtBusRd<0>19_SW0 (N859)
     LUT6:I4->O            2   0.043   0.000  slowCtBusRd<0>19 (slowCtBusRd<0>)
     FDE:D                    -0.000          make_tel_b.scBloc_b/usb/readData_0
    ----------------------------------------
    Total                      5.303ns (0.623ns logic, 4.680ns route)
                                       (11.7% logic, 88.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk25MHz_p'
  Clock period: 6.783ns (frequency: 147.432MHz)
  Total number of paths / destination ports: 2823 / 595
-------------------------------------------------------------------------
Delay:               1.696ns (Levels of Logic = 2)
  Source:            fLink/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0 (FF)
  Destination:       fLink/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11 (FF)
  Source Clock:      clk25MHz_p rising 4.0X
  Destination Clock: clk25MHz_p rising 4.0X

  Data Path: fLink/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0 to fLink/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              8   0.236   0.378  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<0>)
     INV:I->O             10   0.054   0.389  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1<0>_inv)
     RAM32M:ADDRA0->DOA1    1   0.299   0.339  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<1>)
     FDCE:D                   -0.000          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
    ----------------------------------------
    Total                      1.696ns (0.589ns logic, 1.107ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ucSpiSck'
  Clock period: 3.083ns (frequency: 324.328MHz)
  Total number of paths / destination ports: 307 / 106
-------------------------------------------------------------------------
Delay:               1.542ns (Levels of Logic = 2)
  Source:            make_tel_b.scBloc_b/picItfBloc/bitCnt_0 (FF)
  Destination:       make_tel_b.scBloc_b/picItfBloc/dataToPic_15 (FF)
  Source Clock:      ucSpiSck falling
  Destination Clock: ucSpiSck rising

  Data Path: make_tel_b.scBloc_b/picItfBloc/bitCnt_0 to make_tel_b.scBloc_b/picItfBloc/dataToPic_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.236   0.641  make_tel_b.scBloc_b/picItfBloc/bitCnt_0 (make_tel_b.scBloc_b/picItfBloc/bitCnt_0)
     LUT6:I0->O           16   0.043   0.578  make_tel_b.scBloc_b/picItfBloc/byteCnt[2]_GND_671_o_AND_563_o1 (make_tel_b.scBloc_b/picItfBloc/byteCnt[2]_GND_671_o_AND_563_o)
     LUT3:I0->O            1   0.043   0.000  make_tel_b.scBloc_b/picItfBloc/Mmux_dataToPic[14]_busData[15]_mux_40_OUT21 (make_tel_b.scBloc_b/picItfBloc/dataToPic[14]_busData[15]_mux_40_OUT<10>)
     FDCE:D                   -0.000          make_tel_b.scBloc_b/picItfBloc/dataToPic_10
    ----------------------------------------
    Total                      1.542ns (0.322ns logic, 1.220ns route)
                                       (20.9% logic, 79.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'qh1/ddr_16_1/clkDelayedRaw'
  Clock period: 3.328ns (frequency: 300.454MHz)
  Total number of paths / destination ports: 1526 / 159
-------------------------------------------------------------------------
Delay:               3.328ns (Levels of Logic = 2)
  Source:            qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:       qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Source Clock:      qh1/ddr_16_1/clkDelayedRaw rising
  Destination Clock: qh1/ddr_16_1/clkDelayedRaw rising

  Data Path: qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram to qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOBDO8    1   1.800   0.603  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (doutb<7>)
     end scope: 'qh1/waverSlow/bufCirc:doutb<7>'
     LUT6:I1->O            1   0.043   0.339  qh1/waverSlow/Mmux_fifoIn124 (qh1/waverSlow/fifoIn<7>)
     begin scope: 'qh1/waverSlow/make_4k_Meb.meb:dina<7>'
     RAMB36E1:DIADI7           0.543          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------
    Total                      3.328ns (2.386ns logic, 0.942ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'i1/ddr_16_1/clkDelayedRaw'
  Clock period: 3.338ns (frequency: 299.554MHz)
  Total number of paths / destination ports: 1691 / 172
-------------------------------------------------------------------------
Delay:               3.338ns (Levels of Logic = 2)
  Source:            i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:       i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Source Clock:      i1/ddr_16_1/clkDelayedRaw rising
  Destination Clock: i1/ddr_16_1/clkDelayedRaw rising

  Data Path: i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram to i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOBDO13    1   1.800   0.613  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (doutb<12>)
     end scope: 'i1/waverFast/bufCirc:doutb<12>'
     LUT6:I0->O            1   0.043   0.339  i1/waverFast/Mmux_fifoIn41 (i1/waverFast/fifoIn<12>)
     begin scope: 'i1/waverFast/make_8k_Meb.meb:dina<12>'
     RAMB36E1:DIADI2           0.543          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------
    Total                      3.338ns (2.386ns logic, 0.952ns route)
                                       (71.5% logic, 28.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ql1/ddr_16_1/clkDelayedRaw'
  Clock period: 3.338ns (frequency: 299.554MHz)
  Total number of paths / destination ports: 1691 / 172
-------------------------------------------------------------------------
Delay:               3.338ns (Levels of Logic = 2)
  Source:            ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:       ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Source Clock:      ql1/ddr_16_1/clkDelayedRaw rising
  Destination Clock: ql1/ddr_16_1/clkDelayedRaw rising

  Data Path: ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram to ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOBDO13    1   1.800   0.613  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (doutb<12>)
     end scope: 'ql1/waverFast/bufCirc:doutb<12>'
     LUT6:I0->O            1   0.043   0.339  ql1/waverFast/Mmux_fifoIn41 (ql1/waverFast/fifoIn<12>)
     begin scope: 'ql1/waverFast/make_8k_Meb.meb:dina<12>'
     RAMB36E1:DIADI2           0.543          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------
    Total                      3.338ns (2.386ns logic, 0.952ns route)
                                       (71.5% logic, 28.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'q2/ddr_16_1/clkDelayedRaw'
  Clock period: 3.328ns (frequency: 300.454MHz)
  Total number of paths / destination ports: 1526 / 159
-------------------------------------------------------------------------
Delay:               3.328ns (Levels of Logic = 2)
  Source:            q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:       q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Source Clock:      q2/ddr_16_1/clkDelayedRaw rising
  Destination Clock: q2/ddr_16_1/clkDelayedRaw rising

  Data Path: q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram to q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOBDO8    1   1.800   0.603  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (doutb<7>)
     end scope: 'q2/waverSlow/bufCirc:doutb<7>'
     LUT6:I1->O            1   0.043   0.339  q2/waverSlow/Mmux_fifoIn124 (q2/waverSlow/fifoIn<7>)
     begin scope: 'q2/waverSlow/make_4k_Meb.meb:dina<7>'
     RAMB36E1:DIADI7           0.543          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------
    Total                      3.328ns (2.386ns logic, 0.942ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'i2/ddr_16_1/clkDelayedRaw'
  Clock period: 3.338ns (frequency: 299.554MHz)
  Total number of paths / destination ports: 1691 / 172
-------------------------------------------------------------------------
Delay:               3.338ns (Levels of Logic = 2)
  Source:            i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:       i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Source Clock:      i2/ddr_16_1/clkDelayedRaw rising
  Destination Clock: i2/ddr_16_1/clkDelayedRaw rising

  Data Path: i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram to i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOBDO13    1   1.800   0.613  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (doutb<12>)
     end scope: 'i2/waverFast/bufCirc:doutb<12>'
     LUT6:I0->O            1   0.043   0.339  i2/waverFast/Mmux_fifoIn41 (i2/waverFast/fifoIn<12>)
     begin scope: 'i2/waverFast/make_8k_Meb.meb:dina<12>'
     RAMB36E1:DIADI2           0.543          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------
    Total                      3.338ns (2.386ns logic, 0.952ns route)
                                       (71.5% logic, 28.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'q3/ddr_16_1/clkDelayedRaw'
  Clock period: 3.328ns (frequency: 300.454MHz)
  Total number of paths / destination ports: 1526 / 159
-------------------------------------------------------------------------
Delay:               3.328ns (Levels of Logic = 2)
  Source:            q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:       q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Source Clock:      q3/ddr_16_1/clkDelayedRaw rising
  Destination Clock: q3/ddr_16_1/clkDelayedRaw rising

  Data Path: q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram to q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOBDO12    1   1.800   0.603  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (doutb<11>)
     end scope: 'q3/waverSlow/bufCirc:doutb<11>'
     LUT6:I1->O            1   0.043   0.339  q3/waverSlow/Mmux_fifoIn3 (q3/waverSlow/fifoIn<11>)
     begin scope: 'q3/waverSlow/make_4k_Meb.meb:dina<11>'
     RAMB36E1:DIADI2           0.543          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------
    Total                      3.328ns (2.386ns logic, 0.942ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sysClk_p'
  Total number of paths / destination ports: 72399 / 3422
-------------------------------------------------------------------------
Offset:              5.333ns (Levels of Logic = 11)
  Source:            ucSpiSs_n (PAD)
  Destination:       make_tel_b.scBloc_b/usb/readData_0 (FF)
  Destination Clock: sysClk_p rising

  Data Path: ucSpiSs_n to make_tel_b.scBloc_b/usb/readData_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           582   0.000   0.715  ucSpiSs_n_IBUF (ucSpiSs_n_IBUF)
     LUT3:I0->O           78   0.043   0.660  make_tel_b.scBloc_b/Mmux_slowCtBus_addr51 (slowCtBus_addr<13>)
     LUT6:I2->O            2   0.043   0.500  q2/waverSlow/decodSeg_SW0 (N217)
     LUT6:I3->O            9   0.043   0.648  q2/waverSlow/decodSeg (q2/waverSlow/decodSeg)
     LUT5:I0->O           16   0.043   0.696  q2/waverSlow/Mmux_segAdRd81 (q2/waverSlow/segAdRd<7>)
     begin scope: 'q2/waverSlow/make_256_seg.seg:dpra<7>'
     LUT6:I0->O            4   0.043   0.367  U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/inst_LPM_MUX161 (dpo<0>)
     end scope: 'q2/waverSlow/make_256_seg.seg:dpo<0>'
     LUT4:I3->O            1   0.043   0.350  slowCtBusRd<0>17 (slowCtBusRd<0>17)
     LUT5:I4->O            1   0.043   0.603  slowCtBusRd<0>18 (slowCtBusRd<0>18)
     LUT6:I1->O            1   0.043   0.405  slowCtBusRd<0>19_SW0 (N859)
     LUT6:I4->O            2   0.043   0.000  slowCtBusRd<0>19 (slowCtBusRd<0>)
     FDE:D                    -0.000          make_tel_b.scBloc_b/usb/readData_0
    ----------------------------------------
    Total                      5.333ns (0.387ns logic, 4.946ns route)
                                       (7.3% logic, 92.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk25MHz_p'
  Total number of paths / destination ports: 466 / 103
-------------------------------------------------------------------------
Offset:              2.470ns (Levels of Logic = 4)
  Source:            fLink/deser_VM/deser_inst/AISER8b/ISERDES_NODELAY_master:Q3 (PAD)
  Destination:       fLink/deser_VM/deser_inst/cp1_5 (FF)
  Destination Clock: clk25MHz_p rising 2.0X

  Data Path: fLink/deser_VM/deser_inst/AISER8b/ISERDES_NODELAY_master:Q3 to fLink/deser_VM/deser_inst/cp1_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDESE2:Q3           5   0.000   0.626  fLink/deser_VM/deser_inst/AISER8b/ISERDES_NODELAY_master (fLink/din_ser<5>)
     LUT6:I1->O            1   0.043   0.405  fLink/deser_VM/deser_inst/DLATCH[7]_intdout[7]_equal_19_o82 (fLink/deser_VM/deser_inst/DLATCH[7]_intdout[7]_equal_19_o81)
     LUT6:I4->O           18   0.043   0.708  fLink/deser_VM/deser_inst/DLATCH[7]_intdout[7]_equal_19_o83 (fLink/deser_VM/deser_inst/DLATCH[7]_intdout[7]_equal_19_o)
     LUT6:I0->O            6   0.043   0.367  fLink/deser_VM/deser_inst/_n0257_inv41 (fLink/deser_VM/deser_inst/_n0257_inv4)
     MUXF7:S->O            1   0.234   0.000  fLink/deser_VM/deser_inst/cp1_5_rstpot (fLink/deser_VM/deser_inst/cp1_5_rstpot)
     FD:D                     -0.000          fLink/deser_VM/deser_inst/cp1_5
    ----------------------------------------
    Total                      2.470ns (0.363ns logic, 2.107ns route)
                                       (14.7% logic, 85.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ucSpiSck'
  Total number of paths / destination ports: 116 / 116
-------------------------------------------------------------------------
Offset:              1.415ns (Levels of Logic = 2)
  Source:            ucSpiSs_n (PAD)
  Destination:       make_tel_b.scBloc_b/picItfBloc/dataToPic_15 (FF)
  Destination Clock: ucSpiSck rising

  Data Path: ucSpiSs_n to make_tel_b.scBloc_b/picItfBloc/dataToPic_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           582   0.000   0.742  ucSpiSs_n_IBUF (ucSpiSs_n_IBUF)
     LUT4:I0->O           32   0.043   0.469  make_tel_b.scBloc_b/picItfBloc/_n0202_inv1 (make_tel_b.scBloc_b/picItfBloc/_n0202_inv)
     FDCE:CE                   0.161          make_tel_b.scBloc_b/picItfBloc/dataToPic_0
    ----------------------------------------
    Total                      1.415ns (0.204ns logic, 1.211ns route)
                                       (14.4% logic, 85.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'qh1/ddr_16_1/clkDelayedRaw'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              0.899ns (Levels of Logic = 1)
  Source:            qh1/ddr_16_1/make_path[6].slowInstance.iddr_x:Q1 (PAD)
  Destination:       qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Destination Clock: qh1/ddr_16_1/clkDelayedRaw rising

  Data Path: qh1/ddr_16_1/make_path[6].slowInstance.iddr_x:Q1 to qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IDDR_2CLK:Q1           4   0.000   0.000  qh1/ddr_16_1/make_path[6].slowInstance.iddr_x (qh1/n0060<13>)
     begin scope: 'qh1/waverSlow/bufCirc:dina<13>'
     RAMB18E1:DIADI14          0.543          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      0.899ns (0.899ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i1/ddr_16_1/clkDelayedRaw'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              0.887ns (Levels of Logic = 1)
  Source:            i1/ddr_16_1/make_path[6].fastInstance.iddr_x:Q2 (PAD)
  Destination:       i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Destination Clock: i1/ddr_16_1/clkDelayedRaw rising

  Data Path: i1/ddr_16_1/make_path[6].fastInstance.iddr_x:Q2 to i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IDDR_2CLK:Q2           2   0.000   0.000  i1/ddr_16_1/make_path[6].fastInstance.iddr_x (i1/n0040<13>)
     begin scope: 'i1/waverFast/bufCirc:dina<13>'
     RAMB18E1:DIADI14          0.543          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      0.887ns (0.887ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ql1/ddr_16_1/clkDelayedRaw'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              0.887ns (Levels of Logic = 1)
  Source:            ql1/ddr_16_1/make_path[6].fastInstance.iddr_x:Q2 (PAD)
  Destination:       ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Destination Clock: ql1/ddr_16_1/clkDelayedRaw rising

  Data Path: ql1/ddr_16_1/make_path[6].fastInstance.iddr_x:Q2 to ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IDDR_2CLK:Q2           2   0.000   0.000  ql1/ddr_16_1/make_path[6].fastInstance.iddr_x (ql1/n0040<13>)
     begin scope: 'ql1/waverFast/bufCirc:dina<13>'
     RAMB18E1:DIADI14          0.543          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      0.887ns (0.887ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'q2/ddr_16_1/clkDelayedRaw'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              0.899ns (Levels of Logic = 1)
  Source:            q2/ddr_16_1/make_path[6].slowInstance.iddr_x:Q1 (PAD)
  Destination:       q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Destination Clock: q2/ddr_16_1/clkDelayedRaw rising

  Data Path: q2/ddr_16_1/make_path[6].slowInstance.iddr_x:Q1 to q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IDDR_2CLK:Q1           4   0.000   0.000  q2/ddr_16_1/make_path[6].slowInstance.iddr_x (q2/n0060<13>)
     begin scope: 'q2/waverSlow/bufCirc:dina<13>'
     RAMB18E1:DIADI14          0.543          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      0.899ns (0.899ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i2/ddr_16_1/clkDelayedRaw'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              0.887ns (Levels of Logic = 1)
  Source:            i2/ddr_16_1/make_path[6].fastInstance.iddr_x:Q2 (PAD)
  Destination:       i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Destination Clock: i2/ddr_16_1/clkDelayedRaw rising

  Data Path: i2/ddr_16_1/make_path[6].fastInstance.iddr_x:Q2 to i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IDDR_2CLK:Q2           2   0.000   0.000  i2/ddr_16_1/make_path[6].fastInstance.iddr_x (i2/n0040<13>)
     begin scope: 'i2/waverFast/bufCirc:dina<13>'
     RAMB18E1:DIADI14          0.543          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      0.887ns (0.887ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'q3/ddr_16_1/clkDelayedRaw'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              0.899ns (Levels of Logic = 1)
  Source:            q3/ddr_16_1/make_path[6].slowInstance.iddr_x:Q1 (PAD)
  Destination:       q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Destination Clock: q3/ddr_16_1/clkDelayedRaw rising

  Data Path: q3/ddr_16_1/make_path[6].slowInstance.iddr_x:Q1 to q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IDDR_2CLK:Q1           4   0.000   0.000  q3/ddr_16_1/make_path[6].slowInstance.iddr_x (q3/ddrOut_i<13>)
     begin scope: 'q3/waverSlow/bufCirc:dina<13>'
     RAMB18E1:DIADI14          0.543          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      0.899ns (0.899ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'genIoBloc/reset_GND_35_o_AND_110_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.073ns (Levels of Logic = 2)
  Source:            idFpga (PAD)
  Destination:       genIoBloc/leds_reg_1_LDC (LATCH)
  Destination Clock: genIoBloc/reset_GND_35_o_AND_110_o falling

  Data Path: idFpga to genIoBloc/leds_reg_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.410  idFpga_IBUF (idFpga_IBUF)
     LUT2:I0->O            4   0.043   0.356  genIoBloc/reset_GND_35_o_AND_109_o1 (genIoBloc/reset_GND_35_o_AND_109_o)
     LDC:CLR                   0.264          genIoBloc/leds_reg_1_LDC
    ----------------------------------------
    Total                      1.073ns (0.307ns logic, 0.766ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'genIoBloc/reset_GND_35_o_AND_109_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.018ns (Levels of Logic = 2)
  Source:            idFpga (PAD)
  Destination:       genIoBloc/leds_reg_5_LDC (LATCH)
  Destination Clock: genIoBloc/reset_GND_35_o_AND_109_o falling

  Data Path: idFpga to genIoBloc/leds_reg_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.355  idFpga_IBUF (idFpga_IBUF)
     LUT2:I1->O            4   0.043   0.356  genIoBloc/reset_GND_35_o_AND_110_o1 (genIoBloc/reset_GND_35_o_AND_110_o)
     LDC:CLR                   0.264          genIoBloc/leds_reg_5_LDC
    ----------------------------------------
    Total                      1.018ns (0.307ns logic, 0.711ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sysClk_p'
  Total number of paths / destination ports: 2347 / 133
-------------------------------------------------------------------------
Offset:              2.829ns (Levels of Logic = 6)
  Source:            adc_monitor/aligneur/inspectReg_0 (FF)
  Destination:       aux_0 (PAD)
  Source Clock:      sysClk_p rising

  Data Path: adc_monitor/aligneur/inspectReg_0 to aux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             18   0.236   0.708  adc_monitor/aligneur/inspectReg_0 (adc_monitor/aligneur/inspectReg_0)
     LUT6:I0->O            1   0.043   0.000  i2/ddr_16_1/Mmux_alignBus_inspect_nr[2]_p_del_to_ddr[7]_Mux_5_o_3 (i2/ddr_16_1/Mmux_alignBus_inspect_nr[2]_p_del_to_ddr[7]_Mux_5_o_3)
     MUXF7:I1->O           1   0.178   0.350  i2/ddr_16_1/Mmux_alignBus_inspect_nr[2]_p_del_to_ddr[7]_Mux_5_o_2_f7 (i2/ddr_16_1/alignBus_inspect_nr[2]_p_del_to_ddr[7]_Mux_5_o)
     LUT5:I4->O            1   0.043   0.350  aux_0<0>9 (aux_0<0>8)
     LUT6:I5->O            1   0.043   0.495  aux_0<0>12 (aux_0<0>11)
     LUT3:I0->O            1   0.043   0.339  aux_0<0>19 (aux_0_OBUF)
     OBUF:I->O                 0.000          aux_0_OBUF (aux_0)
    ----------------------------------------
    Total                      2.829ns (0.586ns logic, 2.243ns route)
                                       (20.7% logic, 79.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'qh1/ddr_16_1/clkDelayedRaw'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.695ns (Levels of Logic = 3)
  Source:            qh1/ddr_16_1/ddrQ_12 (FF)
  Destination:       galIO<12> (PAD)
  Source Clock:      qh1/ddr_16_1/clkDelayedRaw rising

  Data Path: qh1/ddr_16_1/ddrQ_12 to galIO<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.236   0.539  qh1/ddr_16_1/ddrQ_12 (qh1/ddr_16_1/ddrQ_12)
     LUT6:I2->O            1   0.043   0.495  fastDac<12>4 (fastDac<12>3)
     LUT6:I3->O            1   0.043   0.339  fastDac<12>7 (galIO_12_OBUF)
     OBUF:I->O                 0.000          galIO_12_OBUF (galIO<12>)
    ----------------------------------------
    Total                      1.695ns (0.322ns logic, 1.373ns route)
                                       (19.0% logic, 81.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'q3/ddr_16_1/clkDelayedRaw'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.433ns (Levels of Logic = 3)
  Source:            q3/ddr_16_1/ddrQ_12 (FF)
  Destination:       galIO<12> (PAD)
  Source Clock:      q3/ddr_16_1/clkDelayedRaw rising

  Data Path: q3/ddr_16_1/ddrQ_12 to galIO<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.236   0.367  q3/ddr_16_1/ddrQ_12 (q3/ddr_16_1/ddrQ_12)
     LUT5:I4->O            1   0.043   0.405  fastDac<12>5 (fastDac<12>4)
     LUT6:I4->O            1   0.043   0.339  fastDac<12>7 (galIO_12_OBUF)
     OBUF:I->O                 0.000          galIO_12_OBUF (galIO<12>)
    ----------------------------------------
    Total                      1.433ns (0.322ns logic, 1.111ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'q2/ddr_16_1/clkDelayedRaw'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.523ns (Levels of Logic = 3)
  Source:            q2/ddr_16_1/ddrQ_12 (FF)
  Destination:       galIO<12> (PAD)
  Source Clock:      q2/ddr_16_1/clkDelayedRaw rising

  Data Path: q2/ddr_16_1/ddrQ_12 to galIO<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.236   0.512  q2/ddr_16_1/ddrQ_12 (q2/ddr_16_1/ddrQ_12)
     LUT4:I1->O            1   0.043   0.350  fastDac<12>6 (fastDac<12>5)
     LUT6:I5->O            1   0.043   0.339  fastDac<12>7 (galIO_12_OBUF)
     OBUF:I->O                 0.000          galIO_12_OBUF (galIO<12>)
    ----------------------------------------
    Total                      1.523ns (0.322ns logic, 1.201ns route)
                                       (21.1% logic, 78.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ucSpiSck'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.575ns (Levels of Logic = 1)
  Source:            make_tel_b.scBloc_b/picItfBloc/dataToPic_15 (FF)
  Destination:       ucSpiSdi (PAD)
  Source Clock:      ucSpiSck rising

  Data Path: make_tel_b.scBloc_b/picItfBloc/dataToPic_15 to ucSpiSdi
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.236   0.339  make_tel_b.scBloc_b/picItfBloc/dataToPic_15 (make_tel_b.scBloc_b/picItfBloc/dataToPic_15)
     OBUFT:I->O                0.000          ucSpiSdi_OBUFT (ucSpiSdi)
    ----------------------------------------
    Total                      0.575ns (0.236ns logic, 0.339ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'genIoBloc/reset_GND_35_o_AND_109_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.757ns (Levels of Logic = 3)
  Source:            genIoBloc/leds_reg_5_LDC (LATCH)
  Destination:       ledJaune (PAD)
  Source Clock:      genIoBloc/reset_GND_35_o_AND_109_o falling

  Data Path: genIoBloc/leds_reg_5_LDC to ledJaune
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.330   0.495  genIoBloc/leds_reg_5_LDC (genIoBloc/leds_reg_5_LDC)
     LUT3:I0->O            3   0.043   0.507  genIoBloc/leds_reg_51 (genIoBloc/leds_reg_5)
     LUT5:I2->O            1   0.043   0.339  genIoBloc/Mmux_ledJaune11 (ledJaune_OBUF)
     OBUF:I->O                 0.000          ledJaune_OBUF (ledJaune)
    ----------------------------------------
    Total                      1.757ns (0.416ns logic, 1.341ns route)
                                       (23.7% logic, 76.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'genIoBloc/reset_GND_35_o_AND_110_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.757ns (Levels of Logic = 3)
  Source:            genIoBloc/leds_reg_1_LDC (LATCH)
  Destination:       ledBleue (PAD)
  Source Clock:      genIoBloc/reset_GND_35_o_AND_110_o falling

  Data Path: genIoBloc/leds_reg_1_LDC to ledBleue
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.330   0.495  genIoBloc/leds_reg_1_LDC (genIoBloc/leds_reg_1_LDC)
     LUT3:I0->O            3   0.043   0.507  genIoBloc/leds_reg_16 (genIoBloc/leds_reg_1)
     LUT5:I2->O            1   0.043   0.339  genIoBloc/Mmux_ledBleue11 (ledBleue_OBUF)
     OBUF:I->O                 0.000          ledBleue_OBUF (ledBleue)
    ----------------------------------------
    Total                      1.757ns (0.416ns logic, 1.341ns route)
                                       (23.7% logic, 76.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk25MHz_p'
  Total number of paths / destination ports: 35 / 26
-------------------------------------------------------------------------
Offset:              1.277ns (Levels of Logic = 1)
  Source:            fLink/deser_VM/deser_inst/state_FSM_FFd5 (FF)
  Destination:       fLink/deser_VM/deser_inst/AISER8b/SIN_delay:INC (PAD)
  Source Clock:      clk25MHz_p rising 2.0X

  Data Path: fLink/deser_VM/deser_inst/state_FSM_FFd5 to fLink/deser_VM/deser_inst/AISER8b/SIN_delay:INC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             43   0.236   0.654  fLink/deser_VM/deser_inst/state_FSM_FFd5 (fLink/deser_VM/deser_inst/state_FSM_FFd5)
     LUT4:I0->O            2   0.043   0.344  fLink/deser_VM/deser_inst/state__n0386<1>1 (fLink/deser_VM/deser_inst/INC_CE)
    IDELAYE2:CE                0.000          fLink/deser_VM/deser_inst/AISER8b/SIN_delay
    ----------------------------------------
    Total                      1.277ns (0.279ns logic, 0.998ns route)
                                       (21.8% logic, 78.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 286 / 122
-------------------------------------------------------------------------
Delay:               2.410ns (Levels of Logic = 7)
  Source:            adcI2_n<3> (PAD)
  Destination:       aux_0 (PAD)

  Data Path: adcI2_n<3> to aux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFDS:I->O           2   0.000   0.527  i2/ddr_16_1/make_path[3].make_ibuf_n.ibuffer (i2/ddr_16_1/in_to_del_n<3>)
     LUT6:I2->O            1   0.043   0.000  i2/ddr_16_1/Mmux_alignBus_inspect_nr[2]_p_del_to_ddr[7]_Mux_5_o_4 (i2/ddr_16_1/Mmux_alignBus_inspect_nr[2]_p_del_to_ddr[7]_Mux_5_o_4)
     MUXF7:I0->O           1   0.176   0.350  i2/ddr_16_1/Mmux_alignBus_inspect_nr[2]_p_del_to_ddr[7]_Mux_5_o_2_f7 (i2/ddr_16_1/alignBus_inspect_nr[2]_p_del_to_ddr[7]_Mux_5_o)
     LUT5:I4->O            1   0.043   0.350  aux_0<0>9 (aux_0<0>8)
     LUT6:I5->O            1   0.043   0.495  aux_0<0>12 (aux_0<0>11)
     LUT3:I0->O            1   0.043   0.339  aux_0<0>19 (aux_0_OBUF)
     OBUF:I->O                 0.000          aux_0_OBUF (aux_0)
    ----------------------------------------
    Total                      2.410ns (0.348ns logic, 2.062ns route)
                                       (14.4% logic, 85.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk25MHz_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk25MHz_p     |    2.693|         |         |         |
sysClk_p       |    2.101|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock genIoBloc/reset_GND_35_o_AND_109_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk25MHz_p     |         |         |    1.627|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock genIoBloc/reset_GND_35_o_AND_110_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk25MHz_p     |         |         |    1.572|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i1/ddr_16_1/clkDelayedRaw
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk25MHz_p               |    1.656|         |         |         |
i1/ddr_16_1/clkDelayedRaw|    3.338|         |         |         |
sysClk_p                 |    1.786|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock i2/ddr_16_1/clkDelayedRaw
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk25MHz_p               |    1.656|         |         |         |
i2/ddr_16_1/clkDelayedRaw|    3.338|         |         |         |
sysClk_p                 |    1.786|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock make_tel_b.alims/reset_psPeriod[1]_AND_581_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk25MHz_p     |         |         |    1.560|         |
sysClk_p       |         |         |    1.320|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock make_tel_b.alims/reset_psPeriod[2]_AND_579_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk25MHz_p     |         |         |    1.560|         |
sysClk_p       |         |         |    1.320|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock make_tel_b.alims/reset_psPeriod[3]_AND_577_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk25MHz_p     |         |         |    1.560|         |
sysClk_p       |         |         |    1.320|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock make_tel_b.alims/reset_psPeriod[4]_AND_575_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk25MHz_p     |         |         |    1.560|         |
sysClk_p       |         |         |    1.320|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock make_tel_b.alims/reset_psPeriod[5]_AND_573_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk25MHz_p     |         |         |    1.560|         |
sysClk_p       |         |         |    1.320|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock make_tel_b.alims/reset_psPeriod[6]_AND_571_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk25MHz_p     |         |         |    1.560|         |
sysClk_p       |         |         |    1.320|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock make_tel_b.alims/reset_psPeriod[7]_AND_569_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk25MHz_p     |         |         |    1.560|         |
sysClk_p       |         |         |    1.320|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock q2/ddr_16_1/clkDelayedRaw
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk25MHz_p               |    1.656|         |         |         |
q2/ddr_16_1/clkDelayedRaw|    3.328|         |    1.285|         |
sysClk_p                 |    2.350|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock q3/ddr_16_1/clkDelayedRaw
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk25MHz_p               |    1.656|         |         |         |
q3/ddr_16_1/clkDelayedRaw|    3.328|         |    1.285|         |
sysClk_p                 |    2.539|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock q3/itemWr
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysClk_p       |         |         |    1.933|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock qh1/ddr_16_1/clkDelayedRaw
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
clk25MHz_p                |    1.656|         |         |         |
qh1/ddr_16_1/clkDelayedRaw|    3.328|         |    1.285|         |
sysClk_p                  |    2.350|         |         |         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ql1/ddr_16_1/clkDelayedRaw
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
clk25MHz_p                |    1.656|         |         |         |
ql1/ddr_16_1/clkDelayedRaw|    3.338|         |         |         |
sysClk_p                  |    1.786|         |         |         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rEngine/Mram__n07122
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysClk_p       |         |         |    0.920|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rEngine/listenerCs[2]_GND_570_o_Mux_48_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysClk_p       |         |         |    1.014|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rEngine/listenerCs[2]_GND_573_o_Mux_54_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysClk_p       |         |         |    1.299|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rEngine/listenerCs[2]_GND_588_o_Mux_84_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysClk_p       |         |         |    0.905|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rEngine/listenerCs[2]_GND_589_o_Mux_86_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysClk_p       |         |         |    0.905|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rEngine/listenerCs[2]_PWR_259_o_Mux_88_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysClk_p       |         |         |    0.905|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rEngine/listenerCs[2]_val_Mux_44_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysClk_p       |         |         |    0.905|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rEngine/listenerCs[2]_val_Mux_46_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysClk_p       |         |         |    0.905|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rEngine/listenerCs[2]_val_Mux_70_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysClk_p       |         |         |    1.416|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysClk_p
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk25MHz_p                                  |    2.287|         |         |         |
genIoBloc/reset_GND_35_o_AND_109_o          |         |    1.328|         |         |
genIoBloc/reset_GND_35_o_AND_110_o          |         |    1.328|         |         |
i1/ddr_16_1/clkDelayedRaw                   |    1.470|         |         |         |
i2/ddr_16_1/clkDelayedRaw                   |    1.470|         |         |         |
make_tel_b.alims/reset_psPeriod[1]_AND_581_o|         |    2.609|         |         |
make_tel_b.alims/reset_psPeriod[2]_AND_579_o|         |    3.376|         |         |
make_tel_b.alims/reset_psPeriod[3]_AND_577_o|         |    2.900|         |         |
make_tel_b.alims/reset_psPeriod[4]_AND_575_o|         |    3.012|         |         |
make_tel_b.alims/reset_psPeriod[5]_AND_573_o|         |    3.097|         |         |
make_tel_b.alims/reset_psPeriod[6]_AND_571_o|         |    3.147|         |         |
make_tel_b.alims/reset_psPeriod[7]_AND_569_o|         |    3.263|         |         |
q2/ddr_16_1/clkDelayedRaw                   |    1.504|    0.579|         |         |
q3/ddr_16_1/clkDelayedRaw                   |    1.504|    0.579|         |         |
q3/itemWr                                   |         |    1.424|         |         |
qh1/ddr_16_1/clkDelayedRaw                  |    1.504|    0.579|         |         |
ql1/ddr_16_1/clkDelayedRaw                  |    1.470|         |         |         |
rEngine/Mram__n07122                        |         |    2.759|         |         |
rEngine/listenerCs[2]_GND_570_o_Mux_48_o    |         |    0.674|         |         |
rEngine/listenerCs[2]_GND_573_o_Mux_54_o    |         |    0.674|         |         |
rEngine/listenerCs[2]_GND_588_o_Mux_84_o    |         |    1.283|         |         |
rEngine/listenerCs[2]_GND_589_o_Mux_86_o    |         |    1.410|         |         |
rEngine/listenerCs[2]_PWR_259_o_Mux_88_o    |         |    1.382|         |         |
rEngine/listenerCs[2]_val_Mux_44_o          |         |    1.503|         |         |
rEngine/listenerCs[2]_val_Mux_46_o          |         |    0.769|         |         |
rEngine/listenerCs[2]_val_Mux_70_o          |         |    0.763|         |         |
sysClk_p                                    |    5.303|    0.855|         |         |
ucSpiSck                                    |         |    0.638|         |         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ucSpiSck
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk25MHz_p     |    1.744|         |    1.744|         |
sysClk_p       |    0.629|         |         |         |
ucSpiSck       |    0.684|    1.542|    1.452|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 64.00 secs
Total CPU time to Xst completion: 63.15 secs
 
--> 


Total memory usage is 579904 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  289 (   0 filtered)
Number of infos    :  216 (   0 filtered)

