--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/pedrot/Desktop/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v
3 -s 5 -n 3 -fastpaths -xml ordenador_binario.twx ordenador_binario.ncd -o
ordenador_binario.twr ordenador_binario.pcf

Design file:              ordenador_binario.ncd
Physical constraint file: ordenador_binario.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock vector_in<7> to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
vector_out<0>|   14.091(F)|vector_in_7_BUFGP |   0.000|
vector_out<1>|   15.381(F)|vector_in_7_BUFGP |   0.000|
vector_out<2>|   13.483(F)|vector_in_7_BUFGP |   0.000|
vector_out<3>|   13.387(F)|vector_in_7_BUFGP |   0.000|
vector_out<4>|   13.465(F)|vector_in_7_BUFGP |   0.000|
vector_out<5>|   13.287(F)|vector_in_7_BUFGP |   0.000|
vector_out<6>|   13.430(F)|vector_in_7_BUFGP |   0.000|
vector_out<7>|   13.804(F)|vector_in_7_BUFGP |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock vector_in<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
vector_in<1>   |         |         |         |    2.817|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock vector_in<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
vector_in<2>   |         |         |         |    2.994|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock vector_in<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
vector_in<3>   |         |         |         |    3.335|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock vector_in<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
vector_in<4>   |         |         |         |    3.260|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock vector_in<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
vector_in<5>   |         |         |         |    2.911|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock vector_in<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
vector_in<6>   |         |         |         |    3.294|
---------------+---------+---------+---------+---------+


Analysis completed Thu Jan 19 13:12:12 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 352 MB



