Analysis & Synthesis report for Train
Tue Apr 03 13:42:33 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |train|next_command
 10. State Machine - |train|state
 11. State Machine - |train|Tcontrol:CONTROL|state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for LPM_ROM:back_rom|altrom:srom|altsyncram:rom_block|altsyncram_o401:auto_generated
 17. Parameter Settings for User Entity Instance: Top-level Entity: |Train
 18. Parameter Settings for User Entity Instance: video_PLL:video_PLL_inst|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: LPM_ROM:back_rom
 20. altpll Parameter Settings by Entity Instance
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-------------------------------+------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Tue Apr 03 13:42:33 2018    ;
; Quartus II Version            ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name                 ; Train                                    ;
; Top-level Entity Name         ; train                                    ;
; Family                        ; Stratix II                               ;
; Logic utilization             ; N/A                                      ;
;     Combinational ALUTs       ; 401                                      ;
;     Dedicated logic registers ; 242                                      ;
; Total registers               ; 242                                      ;
; Total pins                    ; 26                                       ;
; Total virtual pins            ; 0                                        ;
; Total block memory bits       ; 4,096                                    ;
; DSP block 9-bit elements      ; 0                                        ;
; Total PLLs                    ; 1                                        ;
; Total DLLs                    ; 0                                        ;
+-------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; Train              ; Train              ;
; Family name                                                                ; Stratix II         ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------+
; Train.vhd                        ; yes             ; User VHDL File                         ; C:/My_Projects/Tcontrol/Train.vhd                           ;
; Tcontrol.vhd                     ; yes             ; User VHDL File                         ; C:/My_Projects/Tcontrol/Tcontrol.vhd                        ;
; video_PLL.vhd                    ; yes             ; User Wizard-Generated File             ; C:/My_Projects/Tcontrol/video_PLL.vhd                       ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altpll.tdf     ;
; lpm_rom.tdf                      ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf    ;
; altrom.tdf                       ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altrom.tdf     ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf ;
; db/altsyncram_o401.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/My_Projects/Tcontrol/db/altsyncram_o401.tdf              ;
; train.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/My_Projects/Tcontrol/train.mif                           ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+-----------------------------------------------+----------------+
; Resource                                      ; Usage          ;
+-----------------------------------------------+----------------+
; Estimated ALUTs Used                          ; 401            ;
; Dedicated logic registers                     ; 242            ;
;                                               ;                ;
; Estimated ALUTs Unavailable                   ; 63             ;
;                                               ;                ;
; Total combinational functions                 ; 401            ;
; Combinational ALUT usage by number of inputs  ;                ;
;     -- 7 input functions                      ; 0              ;
;     -- 6 input functions                      ; 99             ;
;     -- 5 input functions                      ; 61             ;
;     -- 4 input functions                      ; 57             ;
;     -- <=3 input functions                    ; 184            ;
;                                               ;                ;
; Combinational ALUTs by mode                   ;                ;
;     -- normal mode                            ; 297            ;
;     -- extended LUT mode                      ; 0              ;
;     -- arithmetic mode                        ; 104            ;
;     -- shared arithmetic mode                 ; 0              ;
;                                               ;                ;
; Estimated ALUT/register pairs used            ; 508            ;
;                                               ;                ;
; Total registers                               ; 242            ;
;     -- Dedicated logic registers              ; 242            ;
;     -- I/O registers                          ; 0              ;
;                                               ;                ;
; Estimated ALMs:  partially or completely used ; 254            ;
;                                               ;                ;
; I/O pins                                      ; 26             ;
; Total block memory bits                       ; 4096           ;
; Total PLLs                                    ; 1              ;
; Maximum fan-out node                          ; Debounce_clock ;
; Maximum fan-out                               ; 121            ;
; Total fan-out                                 ; 2369           ;
; Average fan-out                               ; 3.53           ;
+-----------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                 ;
+----------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                     ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------+--------------+
; |train                                       ; 401 (391)         ; 242 (237)    ; 4096              ; 0            ; 0       ; 0         ; 0         ; 26   ; 0            ; |train                                                                                  ; work         ;
;    |Tcontrol:CONTROL|                        ; 10 (10)           ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |train|Tcontrol:CONTROL                                                                 ; work         ;
;    |lpm_rom:back_rom|                        ; 0 (0)             ; 0 (0)        ; 4096              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |train|lpm_rom:back_rom                                                                 ; work         ;
;       |altrom:srom|                          ; 0 (0)             ; 0 (0)        ; 4096              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |train|lpm_rom:back_rom|altrom:srom                                                     ; work         ;
;          |altsyncram:rom_block|              ; 0 (0)             ; 0 (0)        ; 4096              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |train|lpm_rom:back_rom|altrom:srom|altsyncram:rom_block                                ; work         ;
;             |altsyncram_o401:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |train|lpm_rom:back_rom|altrom:srom|altsyncram:rom_block|altsyncram_o401:auto_generated ; work         ;
;    |video_PLL:video_PLL_inst|                ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |train|video_PLL:video_PLL_inst                                                         ;              ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |train|video_PLL:video_PLL_inst|altpll:altpll_component                                 ; work         ;
+----------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------+
; Name                                                                                        ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF       ;
+---------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------+
; lpm_rom:back_rom|altrom:srom|altsyncram:rom_block|altsyncram_o401:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 1            ; --           ; --           ; 4096 ; train.mif ;
+---------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |train|next_command                                                                                                                                                                                                                                                                                                                      ;
+----------------------------+----------------------------+--------------------------+---------------------+-------------------+---------------------+-------------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+---------------------+
; Name                       ; next_command.DISPLAY_CLEAR ; next_command.DISPLAY_OFF ; next_command.RESET3 ; next_command.HOLD ; next_command.RESET1 ; next_command.DROP_LCD_E ; next_command.RETURN_HOME ; next_command.LINE2 ; next_command.Print_String ; next_command.MODE_SET ; next_command.DISPLAY_ON ; next_command.FUNC_SET ; next_command.RESET2 ;
+----------------------------+----------------------------+--------------------------+---------------------+-------------------+---------------------+-------------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+---------------------+
; next_command.RESET2        ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                       ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 0                   ;
; next_command.FUNC_SET      ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                       ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ; 1                   ;
; next_command.DISPLAY_ON    ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                       ; 0                        ; 0                  ; 0                         ; 0                     ; 1                       ; 0                     ; 1                   ;
; next_command.MODE_SET      ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                       ; 0                        ; 0                  ; 0                         ; 1                     ; 0                       ; 0                     ; 1                   ;
; next_command.Print_String  ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                       ; 0                        ; 0                  ; 1                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.LINE2         ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                       ; 0                        ; 1                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.RETURN_HOME   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                       ; 1                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.DROP_LCD_E    ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 1                       ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.RESET1        ; 0                          ; 0                        ; 0                   ; 0                 ; 1                   ; 0                       ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.HOLD          ; 0                          ; 0                        ; 0                   ; 1                 ; 0                   ; 0                       ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.RESET3        ; 0                          ; 0                        ; 1                   ; 0                 ; 0                   ; 0                       ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.DISPLAY_OFF   ; 0                          ; 1                        ; 0                   ; 0                 ; 0                   ; 0                       ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.DISPLAY_CLEAR ; 1                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                       ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
+----------------------------+----------------------------+--------------------------+---------------------+-------------------+---------------------+-------------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |train|state                                                                                                                                                                                                                           ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+
; Name                ; state.DISPLAY_CLEAR ; state.DISPLAY_OFF ; state.RESET3 ; state.RESET2 ; state.HOLD ; state.DROP_LCD_E ; state.RETURN_HOME ; state.LINE2 ; state.Print_String ; state.MODE_SET ; state.DISPLAY_ON ; state.FUNC_SET ; state.RESET1 ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+
; state.RESET1        ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 0            ;
; state.FUNC_SET      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 1              ; 1            ;
; state.DISPLAY_ON    ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 1                ; 0              ; 1            ;
; state.MODE_SET      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 1              ; 0                ; 0              ; 1            ;
; state.Print_String  ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 1                  ; 0              ; 0                ; 0              ; 1            ;
; state.LINE2         ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 1           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RETURN_HOME   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 1                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DROP_LCD_E    ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 1                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.HOLD          ; 0                   ; 0                 ; 0            ; 0            ; 1          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RESET2        ; 0                   ; 0                 ; 0            ; 1            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RESET3        ; 0                   ; 0                 ; 1            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DISPLAY_OFF   ; 0                   ; 1                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DISPLAY_CLEAR ; 1                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |train|Tcontrol:CONTROL|state                                 ;
+-------------+-------------+-------------+-----------+-----------+-------------+
; Name        ; state.Bstop ; state.Astop ; state.Bin ; state.Ain ; state.ABout ;
+-------------+-------------+-------------+-----------+-----------+-------------+
; state.ABout ; 0           ; 0           ; 0         ; 0         ; 0           ;
; state.Ain   ; 0           ; 0           ; 0         ; 1         ; 1           ;
; state.Bin   ; 0           ; 0           ; 1         ; 0         ; 1           ;
; state.Astop ; 0           ; 1           ; 0         ; 0         ; 1           ;
; state.Bstop ; 1           ; 0           ; 0         ; 0         ; 1           ;
+-------------+-------------+-------------+-----------+-----------+-------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; switch_sync[0..1,4..5]                 ; Stuck at GND due to stuck port data_in ;
; old_trainBcol[0]                       ; Lost fanout                            ;
; old_sensor[4]                          ; Stuck at GND due to stuck port data_in ;
; col_adjustA[1..5]                      ; Merged with col_adjustA[6]             ;
; row_adjustA[1..5]                      ; Merged with row_adjustA[6]             ;
; col_adjustB[1..5]                      ; Merged with col_adjustB[6]             ;
; row_adjustB[1..5]                      ; Merged with row_adjustB[6]             ;
; old_trainAcol[0]                       ; Lost fanout                            ;
; Blue_Display_Data                      ; Stuck at GND due to stuck port data_in ;
; next_command.DROP_LCD_E                ; Stuck at GND due to stuck port data_in ;
; next_command.HOLD                      ; Stuck at GND due to stuck port data_in ;
; next_command.RESET1                    ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 31 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 242   ;
; Number of registers using Synchronous Clear  ; 74    ;
; Number of registers using Synchronous Load   ; 6     ;
; Number of registers using Asynchronous Clear ; 103   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 132   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; LCD_E~reg0                              ; 2       ;
; LCD_RW_INT                              ; 10      ;
; trainArow[4]                            ; 11      ;
; trainAcol[5]                            ; 16      ;
; trainBrow[6]                            ; 11      ;
; trainBcol[4]                            ; 9       ;
; trainBcol[5]                            ; 15      ;
; old_trainBrow[6]                        ; 5       ;
; old_trainBrow[1]                        ; 3       ;
; old_trainBcol[4]                        ; 2       ;
; old_trainBcol[5]                        ; 2       ;
; old_trainArow[4]                        ; 5       ;
; old_trainAcol[1]                        ; 2       ;
; old_trainAcol[5]                        ; 3       ;
; DATA_BUS_VALUE[3]                       ; 2       ;
; DATA_BUS_VALUE[4]                       ; 2       ;
; DATA_BUS_VALUE[5]                       ; 2       ;
; Total number of inverted registers = 17 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 7 bits    ; 14 ALUTs      ; 7 ALUTs              ; 7 ALUTs                ; Yes        ; |train|row_address[6]      ;
; 3:1                ; 20 bits   ; 40 ALUTs      ; 0 ALUTs              ; 40 ALUTs               ; Yes        ; |train|CLK_COUNT_400HZ[16] ;
; 3:1                ; 10 bits   ; 20 ALUTs      ; 0 ALUTs              ; 20 ALUTs               ; Yes        ; |train|V_count[3]          ;
; 3:1                ; 6 bits    ; 12 ALUTs      ; 12 ALUTs             ; 0 ALUTs                ; Yes        ; |train|pixel_col_count[2]  ;
; 3:1                ; 10 bits   ; 20 ALUTs      ; 0 ALUTs              ; 20 ALUTs               ; Yes        ; |train|H_count[4]          ;
; 4:1                ; 6 bits    ; 12 ALUTs      ; 12 ALUTs             ; 0 ALUTs                ; Yes        ; |train|pixel_row_count[5]  ;
; 14:1               ; 2 bits    ; 18 ALUTs      ; 16 ALUTs             ; 2 ALUTs                ; Yes        ; |train|Red_Display_Data    ;
; 5:1                ; 2 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; Yes        ; |train|DATA_BUS_VALUE[5]   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for LPM_ROM:back_rom|altrom:srom|altsyncram:rom_block|altsyncram_o401:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Train ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; ADDR_WIDTH     ; 12    ; Signed Integer                               ;
; DATA_WIDTH     ; 1     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_PLL:video_PLL_inst|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------------------------+
; Parameter Name                ; Value             ; Type                                      ;
+-------------------------------+-------------------+-------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                   ;
; PLL_TYPE                      ; FAST              ; Untyped                                   ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                   ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                   ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                   ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                            ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                   ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                   ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                   ;
; LOCK_HIGH                     ; 1                 ; Untyped                                   ;
; LOCK_LOW                      ; 1                 ; Untyped                                   ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                   ;
; SKIP_VCO                      ; OFF               ; Untyped                                   ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                   ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                   ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                   ;
; BANDWIDTH                     ; 0                 ; Untyped                                   ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                   ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                   ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                   ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                   ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                   ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                   ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                   ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                   ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                   ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                   ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                   ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                   ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                            ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                   ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                   ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                   ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                   ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                   ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                   ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                   ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                   ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                   ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                            ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                   ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                   ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                   ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                   ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                   ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                   ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                   ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                   ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                   ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                   ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                   ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                   ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                   ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                   ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                   ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                   ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                   ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                   ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                   ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                   ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                   ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                   ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                   ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                   ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                   ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                   ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                   ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                   ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                   ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                   ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                   ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                   ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                   ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                   ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                   ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                   ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                   ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                   ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                   ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                   ;
; VCO_MIN                       ; 0                 ; Untyped                                   ;
; VCO_MAX                       ; 0                 ; Untyped                                   ;
; VCO_CENTER                    ; 0                 ; Untyped                                   ;
; PFD_MIN                       ; 0                 ; Untyped                                   ;
; PFD_MAX                       ; 0                 ; Untyped                                   ;
; M_INITIAL                     ; 0                 ; Untyped                                   ;
; M                             ; 0                 ; Untyped                                   ;
; N                             ; 1                 ; Untyped                                   ;
; M2                            ; 1                 ; Untyped                                   ;
; N2                            ; 1                 ; Untyped                                   ;
; SS                            ; 1                 ; Untyped                                   ;
; C0_HIGH                       ; 0                 ; Untyped                                   ;
; C1_HIGH                       ; 0                 ; Untyped                                   ;
; C2_HIGH                       ; 0                 ; Untyped                                   ;
; C3_HIGH                       ; 0                 ; Untyped                                   ;
; C4_HIGH                       ; 0                 ; Untyped                                   ;
; C5_HIGH                       ; 0                 ; Untyped                                   ;
; C6_HIGH                       ; 0                 ; Untyped                                   ;
; C7_HIGH                       ; 0                 ; Untyped                                   ;
; C8_HIGH                       ; 0                 ; Untyped                                   ;
; C9_HIGH                       ; 0                 ; Untyped                                   ;
; C0_LOW                        ; 0                 ; Untyped                                   ;
; C1_LOW                        ; 0                 ; Untyped                                   ;
; C2_LOW                        ; 0                 ; Untyped                                   ;
; C3_LOW                        ; 0                 ; Untyped                                   ;
; C4_LOW                        ; 0                 ; Untyped                                   ;
; C5_LOW                        ; 0                 ; Untyped                                   ;
; C6_LOW                        ; 0                 ; Untyped                                   ;
; C7_LOW                        ; 0                 ; Untyped                                   ;
; C8_LOW                        ; 0                 ; Untyped                                   ;
; C9_LOW                        ; 0                 ; Untyped                                   ;
; C0_INITIAL                    ; 0                 ; Untyped                                   ;
; C1_INITIAL                    ; 0                 ; Untyped                                   ;
; C2_INITIAL                    ; 0                 ; Untyped                                   ;
; C3_INITIAL                    ; 0                 ; Untyped                                   ;
; C4_INITIAL                    ; 0                 ; Untyped                                   ;
; C5_INITIAL                    ; 0                 ; Untyped                                   ;
; C6_INITIAL                    ; 0                 ; Untyped                                   ;
; C7_INITIAL                    ; 0                 ; Untyped                                   ;
; C8_INITIAL                    ; 0                 ; Untyped                                   ;
; C9_INITIAL                    ; 0                 ; Untyped                                   ;
; C0_MODE                       ; BYPASS            ; Untyped                                   ;
; C1_MODE                       ; BYPASS            ; Untyped                                   ;
; C2_MODE                       ; BYPASS            ; Untyped                                   ;
; C3_MODE                       ; BYPASS            ; Untyped                                   ;
; C4_MODE                       ; BYPASS            ; Untyped                                   ;
; C5_MODE                       ; BYPASS            ; Untyped                                   ;
; C6_MODE                       ; BYPASS            ; Untyped                                   ;
; C7_MODE                       ; BYPASS            ; Untyped                                   ;
; C8_MODE                       ; BYPASS            ; Untyped                                   ;
; C9_MODE                       ; BYPASS            ; Untyped                                   ;
; C0_PH                         ; 0                 ; Untyped                                   ;
; C1_PH                         ; 0                 ; Untyped                                   ;
; C2_PH                         ; 0                 ; Untyped                                   ;
; C3_PH                         ; 0                 ; Untyped                                   ;
; C4_PH                         ; 0                 ; Untyped                                   ;
; C5_PH                         ; 0                 ; Untyped                                   ;
; C6_PH                         ; 0                 ; Untyped                                   ;
; C7_PH                         ; 0                 ; Untyped                                   ;
; C8_PH                         ; 0                 ; Untyped                                   ;
; C9_PH                         ; 0                 ; Untyped                                   ;
; L0_HIGH                       ; 1                 ; Untyped                                   ;
; L1_HIGH                       ; 1                 ; Untyped                                   ;
; G0_HIGH                       ; 1                 ; Untyped                                   ;
; G1_HIGH                       ; 1                 ; Untyped                                   ;
; G2_HIGH                       ; 1                 ; Untyped                                   ;
; G3_HIGH                       ; 1                 ; Untyped                                   ;
; E0_HIGH                       ; 1                 ; Untyped                                   ;
; E1_HIGH                       ; 1                 ; Untyped                                   ;
; E2_HIGH                       ; 1                 ; Untyped                                   ;
; E3_HIGH                       ; 1                 ; Untyped                                   ;
; L0_LOW                        ; 1                 ; Untyped                                   ;
; L1_LOW                        ; 1                 ; Untyped                                   ;
; G0_LOW                        ; 1                 ; Untyped                                   ;
; G1_LOW                        ; 1                 ; Untyped                                   ;
; G2_LOW                        ; 1                 ; Untyped                                   ;
; G3_LOW                        ; 1                 ; Untyped                                   ;
; E0_LOW                        ; 1                 ; Untyped                                   ;
; E1_LOW                        ; 1                 ; Untyped                                   ;
; E2_LOW                        ; 1                 ; Untyped                                   ;
; E3_LOW                        ; 1                 ; Untyped                                   ;
; L0_INITIAL                    ; 1                 ; Untyped                                   ;
; L1_INITIAL                    ; 1                 ; Untyped                                   ;
; G0_INITIAL                    ; 1                 ; Untyped                                   ;
; G1_INITIAL                    ; 1                 ; Untyped                                   ;
; G2_INITIAL                    ; 1                 ; Untyped                                   ;
; G3_INITIAL                    ; 1                 ; Untyped                                   ;
; E0_INITIAL                    ; 1                 ; Untyped                                   ;
; E1_INITIAL                    ; 1                 ; Untyped                                   ;
; E2_INITIAL                    ; 1                 ; Untyped                                   ;
; E3_INITIAL                    ; 1                 ; Untyped                                   ;
; L0_MODE                       ; BYPASS            ; Untyped                                   ;
; L1_MODE                       ; BYPASS            ; Untyped                                   ;
; G0_MODE                       ; BYPASS            ; Untyped                                   ;
; G1_MODE                       ; BYPASS            ; Untyped                                   ;
; G2_MODE                       ; BYPASS            ; Untyped                                   ;
; G3_MODE                       ; BYPASS            ; Untyped                                   ;
; E0_MODE                       ; BYPASS            ; Untyped                                   ;
; E1_MODE                       ; BYPASS            ; Untyped                                   ;
; E2_MODE                       ; BYPASS            ; Untyped                                   ;
; E3_MODE                       ; BYPASS            ; Untyped                                   ;
; L0_PH                         ; 0                 ; Untyped                                   ;
; L1_PH                         ; 0                 ; Untyped                                   ;
; G0_PH                         ; 0                 ; Untyped                                   ;
; G1_PH                         ; 0                 ; Untyped                                   ;
; G2_PH                         ; 0                 ; Untyped                                   ;
; G3_PH                         ; 0                 ; Untyped                                   ;
; E0_PH                         ; 0                 ; Untyped                                   ;
; E1_PH                         ; 0                 ; Untyped                                   ;
; E2_PH                         ; 0                 ; Untyped                                   ;
; E3_PH                         ; 0                 ; Untyped                                   ;
; M_PH                          ; 0                 ; Untyped                                   ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                   ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                   ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                   ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                   ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                   ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                   ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                   ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                   ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                   ;
; CLK0_COUNTER                  ; G0                ; Untyped                                   ;
; CLK1_COUNTER                  ; G0                ; Untyped                                   ;
; CLK2_COUNTER                  ; G0                ; Untyped                                   ;
; CLK3_COUNTER                  ; G0                ; Untyped                                   ;
; CLK4_COUNTER                  ; G0                ; Untyped                                   ;
; CLK5_COUNTER                  ; G0                ; Untyped                                   ;
; CLK6_COUNTER                  ; E0                ; Untyped                                   ;
; CLK7_COUNTER                  ; E1                ; Untyped                                   ;
; CLK8_COUNTER                  ; E2                ; Untyped                                   ;
; CLK9_COUNTER                  ; E3                ; Untyped                                   ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                   ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                   ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                   ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                   ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                   ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                   ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                   ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                   ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                   ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                   ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                   ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                   ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                   ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                   ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                   ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                   ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                   ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                   ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                   ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                   ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                   ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                   ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                   ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                   ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                   ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                   ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                   ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                   ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                   ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                   ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                   ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                   ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                   ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                   ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                   ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                   ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                   ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                   ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                   ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                   ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                   ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                   ;
; DEVICE_FAMILY                 ; Stratix II        ; Untyped                                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                   ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                            ;
+-------------------------------+-------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_ROM:back_rom ;
+------------------------+--------------+-----------------------+
; Parameter Name         ; Value        ; Type                  ;
+------------------------+--------------+-----------------------+
; LPM_WIDTH              ; 1            ; Signed Integer        ;
; LPM_WIDTHAD            ; 12           ; Signed Integer        ;
; LPM_NUMWORDS           ; 0            ; Signed Integer        ;
; LPM_ADDRESS_CONTROL    ; REGISTERED   ; Untyped               ;
; LPM_OUTDATA            ; UNREGISTERED ; Untyped               ;
; LPM_FILE               ; train.mif    ; Untyped               ;
; DEVICE_FAMILY          ; Stratix II   ; Untyped               ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE        ;
+------------------------+--------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                     ;
+-------------------------------+--------------------------------------------------+
; Name                          ; Value                                            ;
+-------------------------------+--------------------------------------------------+
; Number of entity instances    ; 1                                                ;
; Entity Instance               ; video_PLL:video_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                           ;
;     -- PLL_TYPE               ; FAST                                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                                ;
;     -- VCO_DIVIDE_BY          ; 0                                                ;
+-------------------------------+--------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Tue Apr 03 13:42:29 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Train -c Train
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 2 design units, including 1 entities, in source file train.vhd
    Info: Found design unit 1: train-behavior
    Info: Found entity 1: train
Info: Found 2 design units, including 1 entities, in source file tcontrol.vhd
    Info: Found design unit 1: Tcontrol-behaviour
    Info: Found entity 1: Tcontrol
Info: Found 2 design units, including 1 entities, in source file video_pll.vhd
    Info: Found design unit 1: video_pll-SYN
    Info: Found entity 1: video_PLL
Info: Elaborating entity "Train" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Train.vhd(118): object "R4xA" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Train.vhd(119): object "R4xB" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at Train.vhd(127): used implicit default value for signal "track1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Train.vhd(127): used implicit default value for signal "track2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Train.vhd(127): used implicit default value for signal "track3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Train.vhd(127): used implicit default value for signal "track4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at Train.vhd(129): object "o_sensor1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Train.vhd(129): object "o_sensor2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Train.vhd(129): object "o_sensor3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Train.vhd(129): object "o_sensor4" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Train.vhd(130): object "o_switch1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Train.vhd(130): object "o_switch2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Train.vhd(130): object "o_switch3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Train.vhd(131): object "o_dirA1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Train.vhd(131): object "o_dirA0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Train.vhd(131): object "o_dirB1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Train.vhd(131): object "o_dirB0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Train.vhd(132): object "o_track1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Train.vhd(132): object "o_track2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Train.vhd(132): object "o_track3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Train.vhd(132): object "o_track4" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Train.vhd(133): object "o_clock" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Train.vhd(133): object "o_reset" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Train.vhd(153): object "PBSWITCH_7_Single_Pulse" assigned a value but never read
Info: Elaborating entity "video_PLL" for hierarchy "video_PLL:video_PLL_inst"
Info: Elaborating entity "altpll" for hierarchy "video_PLL:video_PLL_inst|altpll:altpll_component"
Info: Elaborated megafunction instantiation "video_PLL:video_PLL_inst|altpll:altpll_component"
Info: Instantiated megafunction "video_PLL:video_PLL_inst|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "clk0_divide_by" = "2"
    Info: Parameter "pll_type" = "FAST"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "clk0_phase_shift" = "0"
Info: Elaborating entity "LPM_ROM" for hierarchy "LPM_ROM:back_rom"
Info: Elaborated megafunction instantiation "LPM_ROM:back_rom"
Info: Instantiated megafunction "LPM_ROM:back_rom" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "1"
    Info: Parameter "LPM_WIDTHAD" = "12"
    Info: Parameter "LPM_NUMWORDS" = "0"
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info: Parameter "LPM_FILE" = "train.mif"
    Info: Parameter "LPM_TYPE" = "LPM_ROM"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "UNUSED"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Elaborating entity "altrom" for hierarchy "LPM_ROM:back_rom|altrom:srom"
Info: Elaborated megafunction instantiation "LPM_ROM:back_rom|altrom:srom", which is child of megafunction instantiation "LPM_ROM:back_rom"
Info: Elaborating entity "altsyncram" for hierarchy "LPM_ROM:back_rom|altrom:srom|altsyncram:rom_block"
Info: Elaborated megafunction instantiation "LPM_ROM:back_rom|altrom:srom|altsyncram:rom_block", which is child of megafunction instantiation "LPM_ROM:back_rom"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_o401.tdf
    Info: Found entity 1: altsyncram_o401
Info: Elaborating entity "altsyncram_o401" for hierarchy "LPM_ROM:back_rom|altrom:srom|altsyncram:rom_block|altsyncram_o401:auto_generated"
Info: Elaborating entity "Tcontrol" for hierarchy "Tcontrol:CONTROL"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted tri-state buffer "lpm_rom:back_rom|otri[0]" feeding internal logic into a wire
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
Info: Registers with preset signals will power-up high
Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below.
    Info: Register "old_trainBcol[0]" lost all its fanouts during netlist optimizations.
    Info: Register "old_trainAcol[0]" lost all its fanouts during netlist optimizations.
Info: Implemented 495 device resources after synthesis - the final resource count might be different
    Info: Implemented 7 input pins
    Info: Implemented 11 output pins
    Info: Implemented 8 bidirectional pins
    Info: Implemented 467 logic cells
    Info: Implemented 1 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 318 megabytes
    Info: Processing ended: Tue Apr 03 13:42:33 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


