file_info:
  schema_version: "0.5"
  top_module: <module_id>              # Entry point module name for the design
  doc: <string>                        # Required: description of the file
  author: <string>
  date: <YYYY-MM-DD>

models:
  <model_alias>:
    doc: <string>                      # Required: description of the model
    type: nmos | pmos | resistor | capacitor | diode | ...
    ports: [<port1>, <port2>, ...]
    device_line: |
      <PDK_device_template>
    parameters:
      <param_name>:
        default: <value>
        type: int | float | string
        units: <string>               # Optional

modules:
  <module_id>:
    doc: <string>                      # Required: description of the module

    ports:
      <port_name>:
        dir: in | out | in_out
        type: voltage | current | digital
        doc: <string>                # Required: clarify function of this port

    nets:
      internal: [<net_name>, ...]     # Optional

    parameters:
      <param_name>: <value or expression>  # Optional

    instances:
      <instance_id or pattern>:
        model: <model_alias or module_id>
        mappings:
          <model_port>: <net or pattern>
        parameters:
          <param_name>: <value>       # Optional
        metadata:                     # Optional
          design_intent:
            gm_over_Id: <value>
            region: saturation | subthreshold | triode
            nominal_current: <value>
          layout:
            symmetry: diff | quad | mirror | none
            match_group: <string>
            type: <string>
