library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity sub4b is
port(
	a: in std_logic_vector(3 downto 0);
	b: in std_logic_vector(3 downto 0);
	s: out std_logic_vector(3 downto 0)
   c: out std_logic_vector(3 downto 0)	);
end sub4b;

architecture struct of sub4b is

--signal 

begin

U1:HA is port map(
	a => a(0),
	b => b(0),
	s => s(0),
	cout => c(0) );

U2:FA is port map(
	a => a(1),
	b => b(1),
	cin => c(0)
	s => s(1),
	cout => c(1) );

U3:FA is port map(
	a => a(2),
	b => b(2),
	cin => c(0)
	s => s(2),
	cout => c(2) );
	
U4:FA is port map(
	a => a(3),
	b => b(3),
	cin => c(2)
	s => s(3),
	cout => c(3) );
	

end struct;