

================================================================
== Vivado HLS Report for 'image_filter_CvtColor'
================================================================
* Date:           Wed Mar 30 11:12:42 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      5.81|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2082241|    1|  2082241|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  2082240| 3 ~ 1928 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width  |    0|     1925|         7|          1|          1| 0 ~ 1920 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 1
  Pipeline-0: II = 1, D = 7, States = { 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	10  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	3  / true
10 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_11 [1/1] 0.00ns
ap_fixed_base.exit27.i.i:0  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @str164, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str165, [1 x i8]* @str165, [8 x i8]* @str164)

ST_1: stg_12 [1/1] 0.00ns
ap_fixed_base.exit27.i.i:1  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_2_V, [8 x i8]* @str140, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str141, [1 x i8]* @str141, [8 x i8]* @str140)

ST_1: stg_13 [1/1] 0.00ns
ap_fixed_base.exit27.i.i:2  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_1_V, [8 x i8]* @str136, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str137, [1 x i8]* @str137, [8 x i8]* @str136)

ST_1: stg_14 [1/1] 0.00ns
ap_fixed_base.exit27.i.i:3  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_0_V, [8 x i8]* @str132, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str133, [1 x i8]* @str133, [8 x i8]* @str132)

ST_1: p_src_cols_V_read_1 [1/1] 0.00ns
ap_fixed_base.exit27.i.i:4  %p_src_cols_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_cols_V_read)

ST_1: p_src_rows_V_read_1 [1/1] 0.00ns
ap_fixed_base.exit27.i.i:5  %p_src_rows_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_rows_V_read)

ST_1: stg_17 [1/1] 1.57ns
ap_fixed_base.exit27.i.i:6  br label %.preheader


 <State 2>: 2.14ns
ST_2: i [1/1] 0.00ns
.preheader:0  %i = phi i11 [ %i_1, %2 ], [ 0, %ap_fixed_base.exit27.i.i ]

ST_2: i_cast [1/1] 0.00ns
.preheader:1  %i_cast = zext i11 %i to i12

ST_2: exitcond2 [1/1] 2.14ns
.preheader:2  %exitcond2 = icmp eq i12 %i_cast, %p_src_rows_V_read_1

ST_2: stg_21 [1/1] 0.00ns
.preheader:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1080, i64 0)

ST_2: i_1 [1/1] 1.84ns
.preheader:4  %i_1 = add i11 %i, 1

ST_2: stg_23 [1/1] 0.00ns
.preheader:5  br i1 %exitcond2, label %3, label %0

ST_2: stg_24 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1813) nounwind

ST_2: tmp_s [1/1] 0.00ns
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1813)

ST_2: stg_26 [1/1] 1.57ns
:2  br label %1

ST_2: stg_27 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.14ns
ST_3: j [1/1] 0.00ns
:0  %j = phi i11 [ 0, %0 ], [ %j_1, %"operator>>.exit_ifconv" ]

ST_3: j_cast [1/1] 0.00ns
:1  %j_cast = zext i11 %j to i12

ST_3: exitcond [1/1] 2.14ns
:2  %exitcond = icmp eq i12 %j_cast, %p_src_cols_V_read_1

ST_3: stg_31 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1920, i64 0)

ST_3: j_1 [1/1] 1.84ns
:4  %j_1 = add i11 %j, 1

ST_3: stg_33 [1/1] 0.00ns
:5  br i1 %exitcond, label %2, label %"operator>>.exit_ifconv"


 <State 4>: 5.59ns
ST_4: tmp_2 [1/1] 0.00ns
operator>>.exit_ifconv:3  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1818)

ST_4: stg_35 [1/1] 0.00ns
operator>>.exit_ifconv:4  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp_10 [1/1] 1.70ns
operator>>.exit_ifconv:5  %tmp_10 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)

ST_4: tmp_11 [1/1] 1.70ns
operator>>.exit_ifconv:6  %tmp_11 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)

ST_4: tmp_12 [1/1] 1.70ns
operator>>.exit_ifconv:7  %tmp_12 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)

ST_4: empty [1/1] 0.00ns
operator>>.exit_ifconv:8  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1818, i32 %tmp_2)

ST_4: OP2_V_2_i_cast [1/1] 0.00ns
operator>>.exit_ifconv:13  %OP2_V_2_i_cast = zext i8 %tmp_12 to i31

ST_4: r_V_4_i [3/3] 3.89ns
operator>>.exit_ifconv:14  %r_V_4_i = mul i31 %OP2_V_2_i_cast, 5016387


 <State 5>: 3.89ns
ST_5: OP2_V_i_cast [1/1] 0.00ns
operator>>.exit_ifconv:9  %OP2_V_i_cast = zext i8 %tmp_10 to i30

ST_5: r_V [3/3] 1.05ns
operator>>.exit_ifconv:10  %r_V = mul i30 %OP2_V_i_cast, 1912602

ST_5: r_V_4_i [2/3] 3.89ns
operator>>.exit_ifconv:14  %r_V_4_i = mul i31 %OP2_V_2_i_cast, 5016387


 <State 6>: 3.89ns
ST_6: r_V [2/3] 1.05ns
operator>>.exit_ifconv:10  %r_V = mul i30 %OP2_V_i_cast, 1912602

ST_6: OP2_V_1_i [1/1] 0.00ns
operator>>.exit_ifconv:11  %OP2_V_1_i = zext i8 %tmp_11 to i32

ST_6: r_V_3_i [3/3] 1.05ns
operator>>.exit_ifconv:12  %r_V_3_i = mul i32 %OP2_V_1_i, 9848225

ST_6: r_V_4_i [1/3] 3.89ns
operator>>.exit_ifconv:14  %r_V_4_i = mul i31 %OP2_V_2_i_cast, 5016387


 <State 7>: 3.02ns
ST_7: r_V [1/3] 0.00ns
operator>>.exit_ifconv:10  %r_V = mul i30 %OP2_V_i_cast, 1912602

ST_7: r_V_3_i [2/3] 1.05ns
operator>>.exit_ifconv:12  %r_V_3_i = mul i32 %OP2_V_1_i, 9848225

ST_7: tmp1_i_cast [1/1] 0.00ns
operator>>.exit_ifconv:15  %tmp1_i_cast = zext i30 %r_V to i31

ST_7: p_Val2_1 [1/1] 3.02ns
operator>>.exit_ifconv:16  %p_Val2_1 = add i31 %r_V_4_i, %tmp1_i_cast

ST_7: tmp_i_cast [1/1] 0.00ns
operator>>.exit_ifconv:17  %tmp_i_cast = zext i31 %p_Val2_1 to i32


 <State 8>: 4.74ns
ST_8: r_V_3_i [1/3] 0.00ns
operator>>.exit_ifconv:12  %r_V_3_i = mul i32 %OP2_V_1_i, 9848225

ST_8: r_V_1 [1/1] 3.02ns
operator>>.exit_ifconv:18  %r_V_1 = add i32 %r_V_3_i, %tmp_i_cast

ST_8: p_Val2_3 [1/1] 0.00ns
operator>>.exit_ifconv:19  %p_Val2_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %r_V_1, i32 24, i32 31)

ST_8: tmp [1/1] 0.00ns
operator>>.exit_ifconv:20  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_1, i32 23)

ST_8: tmp_3_i_i_i [1/1] 0.00ns
operator>>.exit_ifconv:21  %tmp_3_i_i_i = zext i1 %tmp to i8

ST_8: tmp_7 [1/1] 0.00ns
operator>>.exit_ifconv:22  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_1, i32 31)

ST_8: p_Val2_4 [1/1] 1.72ns
operator>>.exit_ifconv:23  %p_Val2_4 = add i8 %p_Val2_3, %tmp_3_i_i_i

ST_8: tmp_8 [1/1] 0.00ns
operator>>.exit_ifconv:24  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_4, i32 7)


 <State 9>: 5.81ns
ST_9: stg_62 [1/1] 0.00ns
operator>>.exit_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1814) nounwind

ST_9: tmp_1 [1/1] 0.00ns
operator>>.exit_ifconv:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1814)

ST_9: stg_64 [1/1] 0.00ns
operator>>.exit_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_9: p_Result_2_i_i_i_not [1/1] 1.37ns
operator>>.exit_ifconv:25  %p_Result_2_i_i_i_not = xor i1 %tmp_7, true

ST_9: not_carry [1/1] 1.37ns
operator>>.exit_ifconv:26  %not_carry = or i1 %tmp_8, %p_Result_2_i_i_i_not

ST_9: p_Val2_s [1/1] 1.37ns
operator>>.exit_ifconv:27  %p_Val2_s = select i1 %not_carry, i8 %p_Val2_4, i8 -1

ST_9: tmp_3 [1/1] 0.00ns
operator>>.exit_ifconv:28  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1828)

ST_9: stg_69 [1/1] 0.00ns
operator>>.exit_ifconv:29  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_9: stg_70 [1/1] 1.70ns
operator>>.exit_ifconv:30  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_s)

ST_9: empty_40 [1/1] 0.00ns
operator>>.exit_ifconv:31  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1828, i32 %tmp_3)

ST_9: empty_41 [1/1] 0.00ns
operator>>.exit_ifconv:32  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1814, i32 %tmp_1)

ST_9: stg_73 [1/1] 0.00ns
operator>>.exit_ifconv:33  br label %1


 <State 10>: 0.00ns
ST_10: empty_42 [1/1] 0.00ns
:0  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1813, i32 %tmp_s)

ST_10: stg_75 [1/1] 0.00ns
:1  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
