#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x24cd860 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x249df20 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x24ceb60 .functor NOT 1, L_0x2500460, C4<0>, C4<0>, C4<0>;
L_0x25001f0 .functor XOR 1, L_0x2500090, L_0x2500150, C4<0>, C4<0>;
L_0x2500350 .functor XOR 1, L_0x25001f0, L_0x25002b0, C4<0>, C4<0>;
v0x24f7e00_0 .net *"_ivl_10", 0 0, L_0x25002b0;  1 drivers
v0x24f7f00_0 .net *"_ivl_12", 0 0, L_0x2500350;  1 drivers
v0x24f7fe0_0 .net *"_ivl_2", 0 0, L_0x24faa90;  1 drivers
v0x24f80a0_0 .net *"_ivl_4", 0 0, L_0x2500090;  1 drivers
v0x24f8180_0 .net *"_ivl_6", 0 0, L_0x2500150;  1 drivers
v0x24f82b0_0 .net *"_ivl_8", 0 0, L_0x25001f0;  1 drivers
v0x24f8390_0 .net "a", 0 0, v0x24f2950_0;  1 drivers
v0x24f8430_0 .net "b", 0 0, v0x24f29f0_0;  1 drivers
v0x24f84d0_0 .net "c", 0 0, v0x24f2a90_0;  1 drivers
v0x24f8570_0 .var "clk", 0 0;
v0x24f8610_0 .net "d", 0 0, v0x24f2c00_0;  1 drivers
v0x24f86b0_0 .net "out_dut", 0 0, L_0x24ffce0;  1 drivers
v0x24f8750_0 .net "out_ref", 0 0, L_0x24f9610;  1 drivers
v0x24f87f0_0 .var/2u "stats1", 159 0;
v0x24f8890_0 .var/2u "strobe", 0 0;
v0x24f8930_0 .net "tb_match", 0 0, L_0x2500460;  1 drivers
v0x24f89f0_0 .net "tb_mismatch", 0 0, L_0x24ceb60;  1 drivers
v0x24f8ab0_0 .net "wavedrom_enable", 0 0, v0x24f2cf0_0;  1 drivers
v0x24f8b50_0 .net "wavedrom_title", 511 0, v0x24f2d90_0;  1 drivers
L_0x24faa90 .concat [ 1 0 0 0], L_0x24f9610;
L_0x2500090 .concat [ 1 0 0 0], L_0x24f9610;
L_0x2500150 .concat [ 1 0 0 0], L_0x24ffce0;
L_0x25002b0 .concat [ 1 0 0 0], L_0x24f9610;
L_0x2500460 .cmp/eeq 1, L_0x24faa90, L_0x2500350;
S_0x24b80e0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x249df20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x24b8b80 .functor NOT 1, v0x24f2a90_0, C4<0>, C4<0>, C4<0>;
L_0x24cf420 .functor NOT 1, v0x24f29f0_0, C4<0>, C4<0>, C4<0>;
L_0x24f8d60 .functor AND 1, L_0x24b8b80, L_0x24cf420, C4<1>, C4<1>;
L_0x24f8e00 .functor NOT 1, v0x24f2c00_0, C4<0>, C4<0>, C4<0>;
L_0x24f8f30 .functor NOT 1, v0x24f2950_0, C4<0>, C4<0>, C4<0>;
L_0x24f9030 .functor AND 1, L_0x24f8e00, L_0x24f8f30, C4<1>, C4<1>;
L_0x24f9110 .functor OR 1, L_0x24f8d60, L_0x24f9030, C4<0>, C4<0>;
L_0x24f91d0 .functor AND 1, v0x24f2950_0, v0x24f2a90_0, C4<1>, C4<1>;
L_0x24f9290 .functor AND 1, L_0x24f91d0, v0x24f2c00_0, C4<1>, C4<1>;
L_0x24f9350 .functor OR 1, L_0x24f9110, L_0x24f9290, C4<0>, C4<0>;
L_0x24f94c0 .functor AND 1, v0x24f29f0_0, v0x24f2a90_0, C4<1>, C4<1>;
L_0x24f9530 .functor AND 1, L_0x24f94c0, v0x24f2c00_0, C4<1>, C4<1>;
L_0x24f9610 .functor OR 1, L_0x24f9350, L_0x24f9530, C4<0>, C4<0>;
v0x24cedd0_0 .net *"_ivl_0", 0 0, L_0x24b8b80;  1 drivers
v0x24cee70_0 .net *"_ivl_10", 0 0, L_0x24f9030;  1 drivers
v0x24f1140_0 .net *"_ivl_12", 0 0, L_0x24f9110;  1 drivers
v0x24f1200_0 .net *"_ivl_14", 0 0, L_0x24f91d0;  1 drivers
v0x24f12e0_0 .net *"_ivl_16", 0 0, L_0x24f9290;  1 drivers
v0x24f1410_0 .net *"_ivl_18", 0 0, L_0x24f9350;  1 drivers
v0x24f14f0_0 .net *"_ivl_2", 0 0, L_0x24cf420;  1 drivers
v0x24f15d0_0 .net *"_ivl_20", 0 0, L_0x24f94c0;  1 drivers
v0x24f16b0_0 .net *"_ivl_22", 0 0, L_0x24f9530;  1 drivers
v0x24f1790_0 .net *"_ivl_4", 0 0, L_0x24f8d60;  1 drivers
v0x24f1870_0 .net *"_ivl_6", 0 0, L_0x24f8e00;  1 drivers
v0x24f1950_0 .net *"_ivl_8", 0 0, L_0x24f8f30;  1 drivers
v0x24f1a30_0 .net "a", 0 0, v0x24f2950_0;  alias, 1 drivers
v0x24f1af0_0 .net "b", 0 0, v0x24f29f0_0;  alias, 1 drivers
v0x24f1bb0_0 .net "c", 0 0, v0x24f2a90_0;  alias, 1 drivers
v0x24f1c70_0 .net "d", 0 0, v0x24f2c00_0;  alias, 1 drivers
v0x24f1d30_0 .net "out", 0 0, L_0x24f9610;  alias, 1 drivers
S_0x24f1e90 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x249df20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x24f2950_0 .var "a", 0 0;
v0x24f29f0_0 .var "b", 0 0;
v0x24f2a90_0 .var "c", 0 0;
v0x24f2b60_0 .net "clk", 0 0, v0x24f8570_0;  1 drivers
v0x24f2c00_0 .var "d", 0 0;
v0x24f2cf0_0 .var "wavedrom_enable", 0 0;
v0x24f2d90_0 .var "wavedrom_title", 511 0;
S_0x24f2130 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x24f1e90;
 .timescale -12 -12;
v0x24f2390_0 .var/2s "count", 31 0;
E_0x24b2fc0/0 .event negedge, v0x24f2b60_0;
E_0x24b2fc0/1 .event posedge, v0x24f2b60_0;
E_0x24b2fc0 .event/or E_0x24b2fc0/0, E_0x24b2fc0/1;
E_0x24b3210 .event negedge, v0x24f2b60_0;
E_0x249a9f0 .event posedge, v0x24f2b60_0;
S_0x24f2490 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x24f1e90;
 .timescale -12 -12;
v0x24f2690_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x24f2770 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x24f1e90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x24f2ef0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x249df20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x24f9770 .functor NOT 1, v0x24f2950_0, C4<0>, C4<0>, C4<0>;
L_0x24f97e0 .functor NOT 1, v0x24f29f0_0, C4<0>, C4<0>, C4<0>;
L_0x24f9870 .functor AND 1, L_0x24f9770, L_0x24f97e0, C4<1>, C4<1>;
L_0x24f9980 .functor AND 1, L_0x24f9870, v0x24f2a90_0, C4<1>, C4<1>;
L_0x24f9a70 .functor AND 1, L_0x24f9980, v0x24f2c00_0, C4<1>, C4<1>;
L_0x24f9b30 .functor NOT 1, v0x24f29f0_0, C4<0>, C4<0>, C4<0>;
L_0x24f9be0 .functor AND 1, v0x24f2950_0, L_0x24f9b30, C4<1>, C4<1>;
L_0x24f9ca0 .functor NOT 1, v0x24f2a90_0, C4<0>, C4<0>, C4<0>;
L_0x24f9e70 .functor AND 1, L_0x24f9be0, L_0x24f9ca0, C4<1>, C4<1>;
L_0x24f9f80 .functor AND 1, L_0x24f9e70, v0x24f2c00_0, C4<1>, C4<1>;
L_0x24fa1b0 .functor OR 1, L_0x24f9a70, L_0x24f9f80, C4<0>, C4<0>;
L_0x24fa270 .functor NOT 1, v0x24f2950_0, C4<0>, C4<0>, C4<0>;
L_0x24fa460 .functor AND 1, L_0x24fa270, v0x24f29f0_0, C4<1>, C4<1>;
L_0x24fa630 .functor AND 1, L_0x24fa460, v0x24f2a90_0, C4<1>, C4<1>;
L_0x24fa3f0 .functor NOT 1, v0x24f2c00_0, C4<0>, C4<0>, C4<0>;
L_0x24fa770 .functor AND 1, L_0x24fa630, L_0x24fa3f0, C4<1>, C4<1>;
L_0x24fa910 .functor OR 1, L_0x24fa1b0, L_0x24fa770, C4<0>, C4<0>;
L_0x24faa20 .functor AND 1, v0x24f2950_0, v0x24f29f0_0, C4<1>, C4<1>;
L_0x24fab30 .functor NOT 1, v0x24f2a90_0, C4<0>, C4<0>, C4<0>;
L_0x24faba0 .functor AND 1, L_0x24faa20, L_0x24fab30, C4<1>, C4<1>;
L_0x24fad60 .functor AND 1, L_0x24faba0, v0x24f2c00_0, C4<1>, C4<1>;
L_0x24fae20 .functor OR 1, L_0x24fa910, L_0x24fad60, C4<0>, C4<0>;
L_0x24faff0 .functor NOT 1, v0x24f2950_0, C4<0>, C4<0>, C4<0>;
L_0x24fb060 .functor AND 1, L_0x24faff0, v0x24f29f0_0, C4<1>, C4<1>;
L_0x24fb1f0 .functor NOT 1, v0x24f2a90_0, C4<0>, C4<0>, C4<0>;
L_0x24fb260 .functor AND 1, L_0x24fb060, L_0x24fb1f0, C4<1>, C4<1>;
L_0x24fb450 .functor AND 1, L_0x24fb260, v0x24f2c00_0, C4<1>, C4<1>;
L_0x24fb510 .functor NOT 1, v0x24f29f0_0, C4<0>, C4<0>, C4<0>;
L_0x24fb670 .functor AND 1, v0x24f2950_0, L_0x24fb510, C4<1>, C4<1>;
L_0x24fb730 .functor AND 1, L_0x24fb670, v0x24f2a90_0, C4<1>, C4<1>;
L_0x24fb8f0 .functor AND 1, L_0x24fb730, v0x24f2c00_0, C4<1>, C4<1>;
L_0x24fb9b0 .functor OR 1, L_0x24fb450, L_0x24fb8f0, C4<0>, C4<0>;
L_0x24fbbd0 .functor AND 1, v0x24f2950_0, v0x24f29f0_0, C4<1>, C4<1>;
L_0x24fbc40 .functor NOT 1, v0x24f2a90_0, C4<0>, C4<0>, C4<0>;
L_0x24fbdd0 .functor AND 1, L_0x24fbbd0, L_0x24fbc40, C4<1>, C4<1>;
L_0x24fbee0 .functor NOT 1, v0x24f2c00_0, C4<0>, C4<0>, C4<0>;
L_0x24fc080 .functor AND 1, L_0x24fbdd0, L_0x24fbee0, C4<1>, C4<1>;
L_0x24fc190 .functor OR 1, L_0x24fb9b0, L_0x24fc080, C4<0>, C4<0>;
L_0x24fbf50 .functor NOT 1, v0x24f2950_0, C4<0>, C4<0>, C4<0>;
L_0x24fbfc0 .functor AND 1, L_0x24fbf50, v0x24f29f0_0, C4<1>, C4<1>;
L_0x24fc3f0 .functor AND 1, L_0x24fbfc0, v0x24f2a90_0, C4<1>, C4<1>;
L_0x24fc4b0 .functor AND 1, L_0x24fc3f0, v0x24f2c00_0, C4<1>, C4<1>;
L_0x24fc6d0 .functor NOT 1, v0x24f29f0_0, C4<0>, C4<0>, C4<0>;
L_0x24fc740 .functor AND 1, v0x24f2950_0, L_0x24fc6d0, C4<1>, C4<1>;
L_0x24fc970 .functor AND 1, L_0x24fc740, v0x24f2a90_0, C4<1>, C4<1>;
L_0x24fca30 .functor AND 1, L_0x24fc970, v0x24f2c00_0, C4<1>, C4<1>;
L_0x24fcc70 .functor OR 1, L_0x24fc4b0, L_0x24fca30, C4<0>, C4<0>;
L_0x24fcd80 .functor AND 1, v0x24f2950_0, v0x24f29f0_0, C4<1>, C4<1>;
L_0x24fcf80 .functor AND 1, L_0x24fcd80, v0x24f2a90_0, C4<1>, C4<1>;
L_0x24fd040 .functor NOT 1, v0x24f2c00_0, C4<0>, C4<0>, C4<0>;
L_0x24fd460 .functor AND 1, L_0x24fcf80, L_0x24fd040, C4<1>, C4<1>;
L_0x24fd570 .functor OR 1, L_0x24fcc70, L_0x24fd460, C4<0>, C4<0>;
L_0x24fd830 .functor AND 1, v0x24f2950_0, v0x24f29f0_0, C4<1>, C4<1>;
L_0x24fdcc0 .functor AND 1, L_0x24fd830, v0x24f2a90_0, C4<1>, C4<1>;
L_0x24fdf40 .functor AND 1, L_0x24fdcc0, v0x24f2c00_0, C4<1>, C4<1>;
L_0x24fe000 .functor OR 1, L_0x24fd570, L_0x24fdf40, C4<0>, C4<0>;
L_0x24fe2e0 .functor NOT 1, v0x24f2950_0, C4<0>, C4<0>, C4<0>;
L_0x24fe350 .functor NOT 1, v0x24f29f0_0, C4<0>, C4<0>, C4<0>;
L_0x24fe5a0 .functor AND 1, L_0x24fe2e0, L_0x24fe350, C4<1>, C4<1>;
L_0x24fe6b0 .functor NOT 1, v0x24f2a90_0, C4<0>, C4<0>, C4<0>;
L_0x24fe910 .functor AND 1, L_0x24fe5a0, L_0x24fe6b0, C4<1>, C4<1>;
L_0x24fea20 .functor AND 1, L_0x24fe910, v0x24f2c00_0, C4<1>, C4<1>;
L_0x24fece0 .functor NOT 1, v0x24f29f0_0, C4<0>, C4<0>, C4<0>;
L_0x24fed50 .functor AND 1, v0x24f2950_0, L_0x24fece0, C4<1>, C4<1>;
L_0x24ff020 .functor NOT 1, v0x24f2a90_0, C4<0>, C4<0>, C4<0>;
L_0x24ff090 .functor AND 1, L_0x24fed50, L_0x24ff020, C4<1>, C4<1>;
L_0x24ff3c0 .functor NOT 1, v0x24f2c00_0, C4<0>, C4<0>, C4<0>;
L_0x24ff430 .functor AND 1, L_0x24ff090, L_0x24ff3c0, C4<1>, C4<1>;
L_0x24ff770 .functor OR 1, L_0x24fea20, L_0x24ff430, C4<0>, C4<0>;
L_0x24ff880 .functor OR 1, L_0x24fae20, L_0x24fc190, C4<0>, C4<0>;
L_0x24ffbd0 .functor OR 1, L_0x24ff880, L_0x24fe000, C4<0>, C4<0>;
L_0x24ffce0 .functor OR 1, L_0x24ffbd0, L_0x24ff770, C4<0>, C4<0>;
v0x24f31e0_0 .net *"_ivl_0", 0 0, L_0x24f9770;  1 drivers
v0x24f32c0_0 .net *"_ivl_10", 0 0, L_0x24f9b30;  1 drivers
v0x24f33a0_0 .net *"_ivl_100", 0 0, L_0x24fd460;  1 drivers
v0x24f3490_0 .net *"_ivl_102", 0 0, L_0x24fd570;  1 drivers
v0x24f3570_0 .net *"_ivl_104", 0 0, L_0x24fd830;  1 drivers
v0x24f36a0_0 .net *"_ivl_106", 0 0, L_0x24fdcc0;  1 drivers
v0x24f3780_0 .net *"_ivl_108", 0 0, L_0x24fdf40;  1 drivers
v0x24f3860_0 .net *"_ivl_112", 0 0, L_0x24fe2e0;  1 drivers
v0x24f3940_0 .net *"_ivl_114", 0 0, L_0x24fe350;  1 drivers
v0x24f3a20_0 .net *"_ivl_116", 0 0, L_0x24fe5a0;  1 drivers
v0x24f3b00_0 .net *"_ivl_118", 0 0, L_0x24fe6b0;  1 drivers
v0x24f3be0_0 .net *"_ivl_12", 0 0, L_0x24f9be0;  1 drivers
v0x24f3cc0_0 .net *"_ivl_120", 0 0, L_0x24fe910;  1 drivers
v0x24f3da0_0 .net *"_ivl_122", 0 0, L_0x24fea20;  1 drivers
v0x24f3e80_0 .net *"_ivl_124", 0 0, L_0x24fece0;  1 drivers
v0x24f3f60_0 .net *"_ivl_126", 0 0, L_0x24fed50;  1 drivers
v0x24f4040_0 .net *"_ivl_128", 0 0, L_0x24ff020;  1 drivers
v0x24f4230_0 .net *"_ivl_130", 0 0, L_0x24ff090;  1 drivers
v0x24f4310_0 .net *"_ivl_132", 0 0, L_0x24ff3c0;  1 drivers
v0x24f43f0_0 .net *"_ivl_134", 0 0, L_0x24ff430;  1 drivers
v0x24f44d0_0 .net *"_ivl_138", 0 0, L_0x24ff880;  1 drivers
v0x24f45b0_0 .net *"_ivl_14", 0 0, L_0x24f9ca0;  1 drivers
v0x24f4690_0 .net *"_ivl_140", 0 0, L_0x24ffbd0;  1 drivers
v0x24f4770_0 .net *"_ivl_16", 0 0, L_0x24f9e70;  1 drivers
v0x24f4850_0 .net *"_ivl_18", 0 0, L_0x24f9f80;  1 drivers
v0x24f4930_0 .net *"_ivl_2", 0 0, L_0x24f97e0;  1 drivers
v0x24f4a10_0 .net *"_ivl_20", 0 0, L_0x24fa1b0;  1 drivers
v0x24f4af0_0 .net *"_ivl_22", 0 0, L_0x24fa270;  1 drivers
v0x24f4bd0_0 .net *"_ivl_24", 0 0, L_0x24fa460;  1 drivers
v0x24f4cb0_0 .net *"_ivl_26", 0 0, L_0x24fa630;  1 drivers
v0x24f4d90_0 .net *"_ivl_28", 0 0, L_0x24fa3f0;  1 drivers
v0x24f4e70_0 .net *"_ivl_30", 0 0, L_0x24fa770;  1 drivers
v0x24f4f50_0 .net *"_ivl_32", 0 0, L_0x24fa910;  1 drivers
v0x24f5240_0 .net *"_ivl_34", 0 0, L_0x24faa20;  1 drivers
v0x24f5320_0 .net *"_ivl_36", 0 0, L_0x24fab30;  1 drivers
v0x24f5400_0 .net *"_ivl_38", 0 0, L_0x24faba0;  1 drivers
v0x24f54e0_0 .net *"_ivl_4", 0 0, L_0x24f9870;  1 drivers
v0x24f55c0_0 .net *"_ivl_40", 0 0, L_0x24fad60;  1 drivers
v0x24f56a0_0 .net *"_ivl_44", 0 0, L_0x24faff0;  1 drivers
v0x24f5780_0 .net *"_ivl_46", 0 0, L_0x24fb060;  1 drivers
v0x24f5860_0 .net *"_ivl_48", 0 0, L_0x24fb1f0;  1 drivers
v0x24f5940_0 .net *"_ivl_50", 0 0, L_0x24fb260;  1 drivers
v0x24f5a20_0 .net *"_ivl_52", 0 0, L_0x24fb450;  1 drivers
v0x24f5b00_0 .net *"_ivl_54", 0 0, L_0x24fb510;  1 drivers
v0x24f5be0_0 .net *"_ivl_56", 0 0, L_0x24fb670;  1 drivers
v0x24f5cc0_0 .net *"_ivl_58", 0 0, L_0x24fb730;  1 drivers
v0x24f5da0_0 .net *"_ivl_6", 0 0, L_0x24f9980;  1 drivers
v0x24f5e80_0 .net *"_ivl_60", 0 0, L_0x24fb8f0;  1 drivers
v0x24f5f60_0 .net *"_ivl_62", 0 0, L_0x24fb9b0;  1 drivers
v0x24f6040_0 .net *"_ivl_64", 0 0, L_0x24fbbd0;  1 drivers
v0x24f6120_0 .net *"_ivl_66", 0 0, L_0x24fbc40;  1 drivers
v0x24f6200_0 .net *"_ivl_68", 0 0, L_0x24fbdd0;  1 drivers
v0x24f62e0_0 .net *"_ivl_70", 0 0, L_0x24fbee0;  1 drivers
v0x24f63c0_0 .net *"_ivl_72", 0 0, L_0x24fc080;  1 drivers
v0x24f64a0_0 .net *"_ivl_76", 0 0, L_0x24fbf50;  1 drivers
v0x24f6580_0 .net *"_ivl_78", 0 0, L_0x24fbfc0;  1 drivers
v0x24f6660_0 .net *"_ivl_8", 0 0, L_0x24f9a70;  1 drivers
v0x24f6740_0 .net *"_ivl_80", 0 0, L_0x24fc3f0;  1 drivers
v0x24f6820_0 .net *"_ivl_82", 0 0, L_0x24fc4b0;  1 drivers
v0x24f6900_0 .net *"_ivl_84", 0 0, L_0x24fc6d0;  1 drivers
v0x24f69e0_0 .net *"_ivl_86", 0 0, L_0x24fc740;  1 drivers
v0x24f6ac0_0 .net *"_ivl_88", 0 0, L_0x24fc970;  1 drivers
v0x24f6ba0_0 .net *"_ivl_90", 0 0, L_0x24fca30;  1 drivers
v0x24f6c80_0 .net *"_ivl_92", 0 0, L_0x24fcc70;  1 drivers
v0x24f6d60_0 .net *"_ivl_94", 0 0, L_0x24fcd80;  1 drivers
v0x24f7250_0 .net *"_ivl_96", 0 0, L_0x24fcf80;  1 drivers
v0x24f7330_0 .net *"_ivl_98", 0 0, L_0x24fd040;  1 drivers
v0x24f7410_0 .net "a", 0 0, v0x24f2950_0;  alias, 1 drivers
v0x24f74b0_0 .net "b", 0 0, v0x24f29f0_0;  alias, 1 drivers
v0x24f75a0_0 .net "c", 0 0, v0x24f2a90_0;  alias, 1 drivers
v0x24f7690_0 .net "d", 0 0, v0x24f2c00_0;  alias, 1 drivers
v0x24f7780_0 .net "n1", 0 0, L_0x24fae20;  1 drivers
v0x24f7840_0 .net "n2", 0 0, L_0x24fc190;  1 drivers
v0x24f7900_0 .net "n3", 0 0, L_0x24fe000;  1 drivers
v0x24f79c0_0 .net "n4", 0 0, L_0x24ff770;  1 drivers
v0x24f7a80_0 .net "out", 0 0, L_0x24ffce0;  alias, 1 drivers
S_0x24f7be0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x249df20;
 .timescale -12 -12;
E_0x24b2d60 .event anyedge, v0x24f8890_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24f8890_0;
    %nor/r;
    %assign/vec4 v0x24f8890_0, 0;
    %wait E_0x24b2d60;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24f1e90;
T_3 ;
    %fork t_1, S_0x24f2130;
    %jmp t_0;
    .scope S_0x24f2130;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x24f2390_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24f2c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f2a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f29f0_0, 0;
    %assign/vec4 v0x24f2950_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x249a9f0;
    %load/vec4 v0x24f2390_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x24f2390_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x24f2c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f2a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f29f0_0, 0;
    %assign/vec4 v0x24f2950_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x24b3210;
    %fork TD_tb.stim1.wavedrom_stop, S_0x24f2770;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24b2fc0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x24f2950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f29f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f2a90_0, 0;
    %assign/vec4 v0x24f2c00_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x24f1e90;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x249df20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24f8570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24f8890_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x249df20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x24f8570_0;
    %inv;
    %store/vec4 v0x24f8570_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x249df20;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24f2b60_0, v0x24f89f0_0, v0x24f8390_0, v0x24f8430_0, v0x24f84d0_0, v0x24f8610_0, v0x24f8750_0, v0x24f86b0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x249df20;
T_7 ;
    %load/vec4 v0x24f87f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x24f87f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24f87f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x24f87f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24f87f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24f87f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24f87f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x249df20;
T_8 ;
    %wait E_0x24b2fc0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24f87f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f87f0_0, 4, 32;
    %load/vec4 v0x24f8930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x24f87f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f87f0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24f87f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f87f0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x24f8750_0;
    %load/vec4 v0x24f8750_0;
    %load/vec4 v0x24f86b0_0;
    %xor;
    %load/vec4 v0x24f8750_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x24f87f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f87f0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x24f87f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f87f0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/kmap2/iter0/response22/top_module.sv";
