
*** Running vivado
    with args -log top_VGA.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top_VGA.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_VGA.tcl -notrace
Command: synth_design -top top_VGA -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4972 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1107.141 ; gain = 123.078 ; free physical = 143 ; free virtual = 7956
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_VGA' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:25]
INFO: [Synth 8-3491] module 'iologic' declared at '/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/iologic_.vhd:22' bound to instance 'i_iologic' of component 'iologic' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:167]
INFO: [Synth 8-638] synthesizing module 'iologic' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/iologic_rtl.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'iologic' (1#1) [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/iologic_rtl.vhd:22]
INFO: [Synth 8-3491] module 'prescaler' declared at '/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/prescaler_.vhd:22' bound to instance 'i_prescaler' of component 'prescaler' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:179]
INFO: [Synth 8-638] synthesizing module 'prescaler' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/prescaler_rtl.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'prescaler' (2#1) [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/prescaler_rtl.vhd:22]
INFO: [Synth 8-3491] module 'pattern1' declared at '/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/pattern1_.vhd:25' bound to instance 'i_pattern1' of component 'pattern1' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:188]
INFO: [Synth 8-638] synthesizing module 'pattern1' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/pattern1_rtl.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'pattern1' (3#1) [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/pattern1_rtl.vhd:25]
INFO: [Synth 8-3491] module 'pattern2' declared at '/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/pattern2_.vhd:25' bound to instance 'i_pattern2' of component 'pattern2' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:200]
INFO: [Synth 8-638] synthesizing module 'pattern2' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/pattern2_rtl.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'pattern2' (4#1) [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/pattern2_rtl.vhd:25]
INFO: [Synth 8-3491] module 'sourcemultiplexer' declared at '/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/sourcemultiplexer_.vhd:23' bound to instance 'i_sourcemultiplexer' of component 'sourcemultiplexer' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:212]
INFO: [Synth 8-638] synthesizing module 'sourcemultiplexer' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/sourcemultiplexer_rtl.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'sourcemultiplexer' (5#1) [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/sourcemultiplexer_rtl.vhd:23]
INFO: [Synth 8-3491] module 'vgacontroller' declared at '/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/vgacontroller_.vhd:25' bound to instance 'i_vgacontroller' of component 'vgacontroller' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:236]
INFO: [Synth 8-638] synthesizing module 'vgacontroller' [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/vgacontroller_rtl.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'vgacontroller' (6#1) [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/vgacontroller_rtl.vhd:25]
WARNING: [Synth 8-3848] Net memory1_r in module/entity top_VGA does not have driver. [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:139]
WARNING: [Synth 8-3848] Net memory1_g in module/entity top_VGA does not have driver. [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:140]
WARNING: [Synth 8-3848] Net memory1_b in module/entity top_VGA does not have driver. [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:141]
WARNING: [Synth 8-3848] Net memory2_r in module/entity top_VGA does not have driver. [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:143]
WARNING: [Synth 8-3848] Net memory2_g in module/entity top_VGA does not have driver. [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:144]
WARNING: [Synth 8-3848] Net memory2_b in module/entity top_VGA does not have driver. [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'top_VGA' (7#1) [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:25]
WARNING: [Synth 8-3331] design sourcemultiplexer has unconnected port memory2_r_i[3]
WARNING: [Synth 8-3331] design sourcemultiplexer has unconnected port memory2_r_i[2]
WARNING: [Synth 8-3331] design sourcemultiplexer has unconnected port memory2_r_i[1]
WARNING: [Synth 8-3331] design sourcemultiplexer has unconnected port memory2_r_i[0]
WARNING: [Synth 8-3331] design sourcemultiplexer has unconnected port memory2_g_i[3]
WARNING: [Synth 8-3331] design sourcemultiplexer has unconnected port memory2_g_i[2]
WARNING: [Synth 8-3331] design sourcemultiplexer has unconnected port memory2_g_i[1]
WARNING: [Synth 8-3331] design sourcemultiplexer has unconnected port memory2_g_i[0]
WARNING: [Synth 8-3331] design sourcemultiplexer has unconnected port memory2_b_i[3]
WARNING: [Synth 8-3331] design sourcemultiplexer has unconnected port memory2_b_i[2]
WARNING: [Synth 8-3331] design sourcemultiplexer has unconnected port memory2_b_i[1]
WARNING: [Synth 8-3331] design sourcemultiplexer has unconnected port memory2_b_i[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1147.578 ; gain = 163.516 ; free physical = 130 ; free virtual = 7925
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin i_sourcemultiplexer:memory1_r_i[3] to constant 0 [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:212]
WARNING: [Synth 8-3295] tying undriven pin i_sourcemultiplexer:memory1_r_i[2] to constant 0 [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:212]
WARNING: [Synth 8-3295] tying undriven pin i_sourcemultiplexer:memory1_r_i[1] to constant 0 [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:212]
WARNING: [Synth 8-3295] tying undriven pin i_sourcemultiplexer:memory1_r_i[0] to constant 0 [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:212]
WARNING: [Synth 8-3295] tying undriven pin i_sourcemultiplexer:memory1_g_i[3] to constant 0 [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:212]
WARNING: [Synth 8-3295] tying undriven pin i_sourcemultiplexer:memory1_g_i[2] to constant 0 [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:212]
WARNING: [Synth 8-3295] tying undriven pin i_sourcemultiplexer:memory1_g_i[1] to constant 0 [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:212]
WARNING: [Synth 8-3295] tying undriven pin i_sourcemultiplexer:memory1_g_i[0] to constant 0 [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:212]
WARNING: [Synth 8-3295] tying undriven pin i_sourcemultiplexer:memory1_b_i[3] to constant 0 [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:212]
WARNING: [Synth 8-3295] tying undriven pin i_sourcemultiplexer:memory1_b_i[2] to constant 0 [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:212]
WARNING: [Synth 8-3295] tying undriven pin i_sourcemultiplexer:memory1_b_i[1] to constant 0 [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:212]
WARNING: [Synth 8-3295] tying undriven pin i_sourcemultiplexer:memory1_b_i[0] to constant 0 [/home/helmutresch/WorkDir/VHDL_VGA_controller/vhdl/top_VGA_rtl.vhd:212]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1147.578 ; gain = 163.516 ; free physical = 135 ; free virtual = 7895
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/helmutresch/WorkDir/VHDL_VGA_controller/impl/VGA_Controller.srcs/constrs_1/new/vga_constrs.xdc]
Finished Parsing XDC File [/home/helmutresch/WorkDir/VHDL_VGA_controller/impl/VGA_Controller.srcs/constrs_1/new/vga_constrs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/helmutresch/WorkDir/VHDL_VGA_controller/impl/VGA_Controller.srcs/constrs_1/new/vga_constrs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_VGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_VGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1445.055 ; gain = 0.000 ; free physical = 133 ; free virtual = 7655
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 1445.055 ; gain = 460.992 ; free physical = 132 ; free virtual = 7666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 1445.055 ; gain = 460.992 ; free physical = 132 ; free virtual = 7666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 1445.055 ; gain = 460.992 ; free physical = 161 ; free virtual = 7696
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "s_1khzen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_button" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_swsync" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "pattern2_r_o" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pattern2_r_o" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "red_mux_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_pixelvertical" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 1445.055 ; gain = 460.992 ; free physical = 130 ; free virtual = 7677
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 16    
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 123   
	  10 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module iologic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module prescaler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module pattern1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 9     
Module pattern2 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 122   
Module sourcemultiplexer 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module vgacontroller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:55 ; elapsed = 00:01:02 . Memory (MB): peak = 1445.055 ; gain = 460.992 ; free physical = 130 ; free virtual = 7678
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "s_1khzen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_pixelvertical" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design sourcemultiplexer has unconnected port memory2_r_i[3]
WARNING: [Synth 8-3331] design sourcemultiplexer has unconnected port memory2_r_i[2]
WARNING: [Synth 8-3331] design sourcemultiplexer has unconnected port memory2_r_i[1]
WARNING: [Synth 8-3331] design sourcemultiplexer has unconnected port memory2_r_i[0]
WARNING: [Synth 8-3331] design sourcemultiplexer has unconnected port memory2_g_i[3]
WARNING: [Synth 8-3331] design sourcemultiplexer has unconnected port memory2_g_i[2]
WARNING: [Synth 8-3331] design sourcemultiplexer has unconnected port memory2_g_i[1]
WARNING: [Synth 8-3331] design sourcemultiplexer has unconnected port memory2_g_i[0]
WARNING: [Synth 8-3331] design sourcemultiplexer has unconnected port memory2_b_i[3]
WARNING: [Synth 8-3331] design sourcemultiplexer has unconnected port memory2_b_i[2]
WARNING: [Synth 8-3331] design sourcemultiplexer has unconnected port memory2_b_i[1]
WARNING: [Synth 8-3331] design sourcemultiplexer has unconnected port memory2_b_i[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 1445.055 ; gain = 460.992 ; free physical = 127 ; free virtual = 7675
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 1445.055 ; gain = 460.992 ; free physical = 127 ; free virtual = 7675

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_sourcemultiplexer/blue_mux_o_reg[0]' (FDCE) to 'i_sourcemultiplexer/blue_mux_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_sourcemultiplexer/blue_mux_o_reg[1]' (FDCE) to 'i_sourcemultiplexer/blue_mux_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_sourcemultiplexer/blue_mux_o_reg[2]' (FDCE) to 'i_sourcemultiplexer/blue_mux_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_sourcemultiplexer/green_mux_o_reg[0]' (FDCE) to 'i_sourcemultiplexer/green_mux_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_sourcemultiplexer/green_mux_o_reg[1]' (FDCE) to 'i_sourcemultiplexer/green_mux_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_sourcemultiplexer/green_mux_o_reg[2]' (FDCE) to 'i_sourcemultiplexer/green_mux_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_sourcemultiplexer/red_mux_o_reg[0]' (FDCE) to 'i_sourcemultiplexer/red_mux_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_sourcemultiplexer/red_mux_o_reg[1]' (FDCE) to 'i_sourcemultiplexer/red_mux_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_sourcemultiplexer/red_mux_o_reg[2]' (FDCE) to 'i_sourcemultiplexer/red_mux_o_reg[3]'
WARNING: [Synth 8-3332] Sequential element (i_sourcemultiplexer/red_mux_o_reg[2]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_sourcemultiplexer/red_mux_o_reg[1]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_sourcemultiplexer/red_mux_o_reg[0]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_sourcemultiplexer/green_mux_o_reg[2]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_sourcemultiplexer/green_mux_o_reg[1]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_sourcemultiplexer/green_mux_o_reg[0]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_sourcemultiplexer/blue_mux_o_reg[2]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_sourcemultiplexer/blue_mux_o_reg[1]) is unused and will be removed from module top_VGA.
WARNING: [Synth 8-3332] Sequential element (i_sourcemultiplexer/blue_mux_o_reg[0]) is unused and will be removed from module top_VGA.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:11 . Memory (MB): peak = 1445.055 ; gain = 460.992 ; free physical = 129 ; free virtual = 7646
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:03 ; elapsed = 00:01:11 . Memory (MB): peak = 1445.055 ; gain = 460.992 ; free physical = 129 ; free virtual = 7646

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:01:41 . Memory (MB): peak = 1445.055 ; gain = 460.992 ; free physical = 133 ; free virtual = 7622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:01:44 . Memory (MB): peak = 1445.055 ; gain = 460.992 ; free physical = 118 ; free virtual = 7608
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:36 ; elapsed = 00:01:45 . Memory (MB): peak = 1445.055 ; gain = 460.992 ; free physical = 123 ; free virtual = 7598
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:36 ; elapsed = 00:01:45 . Memory (MB): peak = 1445.055 ; gain = 460.992 ; free physical = 123 ; free virtual = 7598

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:36 ; elapsed = 00:01:45 . Memory (MB): peak = 1445.055 ; gain = 460.992 ; free physical = 123 ; free virtual = 7598
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:38 ; elapsed = 00:01:47 . Memory (MB): peak = 1445.055 ; gain = 460.992 ; free physical = 122 ; free virtual = 7597
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:38 ; elapsed = 00:01:47 . Memory (MB): peak = 1445.055 ; gain = 460.992 ; free physical = 122 ; free virtual = 7597
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:39 ; elapsed = 00:01:47 . Memory (MB): peak = 1445.055 ; gain = 460.992 ; free physical = 122 ; free virtual = 7597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:39 ; elapsed = 00:01:47 . Memory (MB): peak = 1445.055 ; gain = 460.992 ; free physical = 122 ; free virtual = 7597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:39 ; elapsed = 00:01:48 . Memory (MB): peak = 1445.055 ; gain = 460.992 ; free physical = 122 ; free virtual = 7597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:39 ; elapsed = 00:01:48 . Memory (MB): peak = 1445.055 ; gain = 460.992 ; free physical = 122 ; free virtual = 7597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |    19|
|4     |LUT2   |    30|
|5     |LUT3   |    10|
|6     |LUT4   |    11|
|7     |LUT5   |    17|
|8     |LUT6   |    36|
|9     |FDCE   |    67|
|10    |IBUF   |    22|
|11    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+------------------+------+
|      |Instance              |Module            |Cells |
+------+----------------------+------------------+------+
|1     |top                   |                  |   233|
|2     |  i_iologic           |iologic           |   108|
|3     |  i_prescaler         |prescaler         |     4|
|4     |  i_sourcemultiplexer |sourcemultiplexer |     3|
|5     |  i_vgacontroller     |vgacontroller     |    81|
+------+----------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:39 ; elapsed = 00:01:48 . Memory (MB): peak = 1445.055 ; gain = 460.992 ; free physical = 122 ; free virtual = 7597
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:15 ; elapsed = 00:01:20 . Memory (MB): peak = 1445.055 ; gain = 76.438 ; free physical = 120 ; free virtual = 7596
Synthesis Optimization Complete : Time (s): cpu = 00:01:39 ; elapsed = 00:01:48 . Memory (MB): peak = 1445.062 ; gain = 461.000 ; free physical = 119 ; free virtual = 7596
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:43 . Memory (MB): peak = 1445.062 ; gain = 386.504 ; free physical = 144 ; free virtual = 7583
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1477.070 ; gain = 0.000 ; free physical = 137 ; free virtual = 7581
INFO: [Common 17-206] Exiting Vivado at Fri Feb 23 23:32:04 2018...
