\doxysection{RCC\+\_\+\+PLLInit\+Type\+Def Struct Reference}
\label{struct_r_c_c___p_l_l_init_type_def}\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}


RCC PLL configuration structure definition.  




{\ttfamily \#include $<$stm32g4xx\+\_\+hal\+\_\+rcc.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \textbf{ PLLState}
\item 
uint32\+\_\+t \textbf{ PLLSource}
\item 
uint32\+\_\+t \textbf{ PLLM}
\item 
uint32\+\_\+t \textbf{ PLLN}
\item 
uint32\+\_\+t \textbf{ PLLP}
\item 
uint32\+\_\+t \textbf{ PLLQ}
\item 
uint32\+\_\+t \textbf{ PLLR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
RCC PLL configuration structure definition. 

Definition at line \textbf{ 45} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+rcc.\+h}.



\doxysubsection{Field Documentation}
\mbox{\label{struct_r_c_c___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLM@{PLLM}}
\index{PLLM@{PLLM}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{PLLM}
{\footnotesize\ttfamily uint32\+\_\+t PLLM}

PLLM\+: Division factor for PLL VCO input clock. This parameter must be a value of \doxyref{PLLM Clock Divider}{p.}{group___r_c_c___p_l_l_m___clock___divider} ~\newline
 

Definition at line \textbf{ 53} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+rcc.\+h}.

\mbox{\label{struct_r_c_c___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLN@{PLLN}}
\index{PLLN@{PLLN}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{PLLN}
{\footnotesize\ttfamily uint32\+\_\+t PLLN}

PLLN\+: Multiplication factor for PLL VCO output clock. This parameter must be a number between Min\+\_\+\+Data = 8 and Max\+\_\+\+Data = 127 ~\newline
 

Definition at line \textbf{ 56} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+rcc.\+h}.

\mbox{\label{struct_r_c_c___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLP@{PLLP}}
\index{PLLP@{PLLP}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{PLLP}
{\footnotesize\ttfamily uint32\+\_\+t PLLP}

PLLP\+: Division factor for ADC clock. This parameter must be a value of \doxyref{PLLP Clock Divider}{p.}{group___r_c_c___p_l_l_p___clock___divider} ~\newline
 

Definition at line \textbf{ 59} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+rcc.\+h}.

\mbox{\label{struct_r_c_c___p_l_l_init_type_def_a4f9e0db99adb7afb9d2a87a2b4f433ab}} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLQ@{PLLQ}}
\index{PLLQ@{PLLQ}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{PLLQ}
{\footnotesize\ttfamily uint32\+\_\+t PLLQ}

PLLQ\+: Division factor for SAI, I2S, USB, FDCAN and QUADSPI clocks. This parameter must be a value of \doxyref{PLLQ Clock Divider}{p.}{group___r_c_c___p_l_l_q___clock___divider} ~\newline
 

Definition at line \textbf{ 62} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+rcc.\+h}.

\mbox{\label{struct_r_c_c___p_l_l_init_type_def_a5777f8788531e0fc3f35b0e5d1c7a445}} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLR@{PLLR}}
\index{PLLR@{PLLR}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{PLLR}
{\footnotesize\ttfamily uint32\+\_\+t PLLR}

PLLR\+: Division for the main system clock. User have to set the PLLR parameter correctly to not exceed max frequency 170MHZ. This parameter must be a value of \doxyref{PLLR Clock Divider}{p.}{group___r_c_c___p_l_l_r___clock___divider} ~\newline
 

Definition at line \textbf{ 65} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+rcc.\+h}.

\mbox{\label{struct_r_c_c___p_l_l_init_type_def_a418ecda4a355c6a161e4893a7bc1897f}} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLSource@{PLLSource}}
\index{PLLSource@{PLLSource}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{PLLSource}
{\footnotesize\ttfamily uint32\+\_\+t PLLSource}

RCC\+\_\+\+PLLSource\+: PLL entry clock source. This parameter must be a value of \doxyref{PLL Clock Source}{p.}{group___r_c_c___p_l_l___clock___source} ~\newline
 

Definition at line \textbf{ 50} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+rcc.\+h}.

\mbox{\label{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLState@{PLLState}}
\index{PLLState@{PLLState}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{PLLState}
{\footnotesize\ttfamily uint32\+\_\+t PLLState}

The new state of the PLL. This parameter can be a value of \doxyref{PLL Config}{p.}{group___r_c_c___p_l_l___config} ~\newline
 

Definition at line \textbf{ 47} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+rcc.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+STM32\+G4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\textbf{ stm32g4xx\+\_\+hal\+\_\+rcc.\+h}\end{DoxyCompactItemize}
