

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 52 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 67 clock pin(s) of sequential element(s)
0 instances converted, 67 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@KP:ckid0_3       clk                 Unconstrained_port     52         state[1:0]     
=======================================================================================
======================================================== Gated/Generated Clocks =========================================================
Clock Tree ID     Driving Element       Drive Element Type     Unconverted Fanout     Sample Instance     Explanation                    
-----------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       done_c8.OUT           and                    64                     minus_1_c[15]       Clock source is invalid for GCC
@KP:ckid0_1       un1_start_clk.OUT     or                     2                      next_state[1]       Clock source is invalid for GCC
@KP:ckid0_2       done_c9.OUT           and                    1                      done_c              Clock source is invalid for GCC
=========================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

