Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Mar 14 02:40:45 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Gyro_Test_control_sets_placed.rpt
| Design       : Gyro_Test
| Device       : xc7a35ti
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             103 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              37 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+---------------+------------------------------------------+------------------+----------------+--------------+
|          Clock Signal          | Enable Signal |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+---------------+------------------------------------------+------------------+----------------+--------------+
|  SSG_DISP/CathMod/s_clk_500    |               | SSG_DISP/CathMod/Q[0]                    |                1 |              2 |         2.00 |
|  SSG_DISP/CathMod/s_clk_500    |               | SSG_DISP/CathMod/r_disp_digit[0]_i_1_n_0 |                2 |              2 |         1.00 |
|  SSG_DISP/CathMod/s_clk_500    |               |                                          |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG                 |               | Gyro_Reader/counterSCL[8]_i_1_n_0        |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                 |               |                                          |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG                 |               | Gyro_Reader/sclClk                       |                2 |              9 |         4.50 |
|  CLK_IBUF_BUFG                 |               | SSG_DISP/CathMod/clear                   |                5 |             20 |         4.00 |
|  FSM_onehot_PS_reg[91]_i_1_n_0 |               |                                          |               20 |             92 |         4.60 |
+--------------------------------+---------------+------------------------------------------+------------------+----------------+--------------+


