#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
<<<<<<< HEAD
S_000000000284c030 .scope module, "tb_microprocessor" "tb_microprocessor" 2 23;
 .timescale 0 0;
v00000000028f3ef0_0 .var "clk", 0 0;
v00000000028f2870_0 .var "dump_all", 0 0;
v00000000028f3130_0 .var "hold", 0 0;
v00000000028f2690_0 .var "reset", 0 0;
v00000000028f24b0_0 .net "wr_data", 31 0, L_000000000294f8f0;  1 drivers
v00000000028f3310_0 .net "wr_data_address", 31 0, L_0000000002855d60;  1 drivers
v00000000028f3590_0 .net "wr_instruction", 31 0, v00000000028f3270_0;  1 drivers
v00000000028f2550_0 .net "wr_mem_end", 0 0, L_00000000028f3e50;  1 drivers
v00000000028f3db0_0 .net "wr_mem_read", 0 0, v00000000028bb9c0_0;  1 drivers
v00000000028f3810_0 .net "wr_mem_write", 0 0, v00000000028bcd20_0;  1 drivers
v00000000028f2c30_0 .net "wr_pc", 31 0, v00000000028f1bc0_0;  1 drivers
v00000000028f2d70_0 .net "wr_write_data", 31 0, L_00000000028560e0;  1 drivers
E_00000000028898e0 .event edge, v000000000287bc50_0;
L_00000000028f36d0 .part v00000000028f1bc0_0, 2, 30;
S_000000000284c1b0 .scope module, "data_mem" "data_memory" 2 62, 3 2 0, S_000000000284c030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "mem_access_addr"
    .port_info 2 /INPUT 32 "mem_write_data"
    .port_info 3 /INPUT 1 "mem_write_en"
    .port_info 4 /INPUT 1 "mem_read_en"
    .port_info 5 /INPUT 1 "dump_mem"
    .port_info 6 /OUTPUT 32 "mem_read_data"
L_00000000028f6548 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002856150 .functor XNOR 1, v00000000028bb9c0_0, L_00000000028f6548, C4<0>, C4<0>;
v000000000287c830_0 .net/2u *"_s0", 0 0, L_00000000028f6548;  1 drivers
v000000000287c8d0_0 .net *"_s2", 0 0, L_0000000002856150;  1 drivers
v000000000287bb10_0 .net *"_s4", 31 0, L_000000000294f850;  1 drivers
L_00000000028f6590 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000287bd90_0 .net/2u *"_s6", 31 0, L_00000000028f6590;  1 drivers
v000000000287b610_0 .net "clk", 0 0, v00000000028f3ef0_0;  1 drivers
v000000000287bc50_0 .net "dump_mem", 0 0, L_00000000028f3e50;  alias, 1 drivers
v000000000287b6b0_0 .var/i "i", 31 0;
v000000000287c5b0_0 .var/i "init_memory_file", 31 0;
v000000000287c010_0 .net "mem_access_addr", 31 0, L_0000000002855d60;  alias, 1 drivers
v000000000287c470_0 .net "mem_read_data", 31 0, L_000000000294f8f0;  alias, 1 drivers
v000000000287af30_0 .net "mem_read_en", 0 0, v00000000028bb9c0_0;  alias, 1 drivers
v000000000287bf70_0 .net "mem_write_data", 31 0, L_00000000028560e0;  alias, 1 drivers
v000000000287b110_0 .net "mem_write_en", 0 0, v00000000028bcd20_0;  alias, 1 drivers
v000000000287b750 .array "ram", 250 0, 31 0;
v000000000287c510_0 .var/i "result_file", 31 0;
E_0000000002889220 .event posedge, v000000000287bc50_0;
E_0000000002888ae0 .event posedge, v000000000287b610_0;
L_000000000294f850 .array/port v000000000287b750, L_0000000002855d60;
L_000000000294f8f0 .functor MUXZ 32, L_00000000028f6590, L_000000000294f850, L_0000000002856150, C4<>;
S_000000000282ac50 .scope module, "dut" "mod_mips_processor" 2 43, 4 19 0, S_000000000284c030;
=======
S_00000000008c2100 .scope module, "tb_microprocessor" "tb_microprocessor" 2 23;
 .timescale 0 0;
v00000000028a1b70_0 .var "clk", 0 0;
v00000000028a04f0_0 .var "dump_all", 0 0;
v00000000028a0a90_0 .var "hold", 0 0;
v00000000028a0090_0 .var "reset", 0 0;
v00000000028a01d0_0 .net "wr_data", 31 0, L_00000000028fcf30;  1 drivers
v00000000028a10d0_0 .net "wr_data_address", 31 0, L_00000000008ae890;  1 drivers
v00000000028a1170_0 .net "wr_instruction", 31 0, v00000000028a06d0_0;  1 drivers
v00000000028a0770_0 .net "wr_mem_end", 0 0, L_00000000028a1c10;  1 drivers
v00000000028a0310_0 .net "wr_mem_read", 0 0, v000000000289b140_0;  1 drivers
v00000000028a1710_0 .net "wr_mem_write", 0 0, v000000000289b280_0;  1 drivers
v00000000028a13f0_0 .net "wr_pc", 31 0, v000000000289c4d0_0;  1 drivers
v00000000028a0950_0 .net "wr_write_data", 31 0, L_00000000008af150;  1 drivers
E_00000000008c64d0 .event edge, v00000000008ba340_0;
L_00000000028a1cb0 .part v000000000289c4d0_0, 2, 30;
S_00000000008c2280 .scope module, "data_mem" "mod_data_mem" 2 76, 3 4 0, S_00000000008c2100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_address_1"
    .port_info 1 /INPUT 32 "write_data"
    .port_info 2 /INPUT 1 "mem_read"
    .port_info 3 /INPUT 1 "mem_write"
    .port_info 4 /INPUT 32 "data_address_2"
    .port_info 5 /INPUT 1 "reset"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /INPUT 1 "dump_mem"
    .port_info 8 /OUTPUT 32 "data_out_1"
    .port_info 9 /OUTPUT 32 "data_out_2"
L_00000000008af1c0 .functor BUFZ 32, L_00000000028fd250, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000008ba020_0 .net *"_s0", 31 0, L_00000000028fcb70;  1 drivers
L_00000000028a44e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000008baa20_0 .net/2u *"_s2", 31 0, L_00000000028a44e8;  1 drivers
v00000000008bb380_0 .net *"_s6", 31 0, L_00000000028fd250;  1 drivers
v00000000008ba2a0_0 .net "clk", 0 0, v00000000028a1b70_0;  1 drivers
v00000000008bb6a0_0 .net "data_address_1", 31 0, L_00000000008ae890;  alias, 1 drivers
o00000000008d3418 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000008ba0c0_0 .net "data_address_2", 31 0, o00000000008d3418;  0 drivers
v00000000008bb2e0_0 .net "data_out_1", 31 0, L_00000000028fcf30;  alias, 1 drivers
v00000000008bb7e0_0 .net "data_out_2", 31 0, L_00000000008af1c0;  1 drivers
v00000000008ba340_0 .net "dump_mem", 0 0, L_00000000028a1c10;  alias, 1 drivers
v00000000008ba3e0_0 .var/i "i", 31 0;
v00000000008ba480_0 .net "mem_read", 0 0, v000000000289b140_0;  alias, 1 drivers
v00000000008ba520_0 .net "mem_write", 0 0, v000000000289b280_0;  alias, 1 drivers
o00000000008d3568 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008ba660_0 .net "reset", 0 0, o00000000008d3568;  0 drivers
v00000000008bac00_0 .var/i "result_file", 31 0;
v00000000008bad40 .array "rgf_data_ram", 63 0, 31 0;
v000000000289b8c0_0 .net "write_data", 31 0, L_00000000008af150;  alias, 1 drivers
E_00000000008c6650 .event posedge, v00000000008ba340_0;
E_00000000008c6a90 .event posedge, v00000000008ba2a0_0;
L_00000000028fcb70 .array/port v00000000008bad40, L_00000000008ae890;
L_00000000028fcf30 .functor MUXZ 32, L_00000000028a44e8, L_00000000028fcb70, v000000000289b140_0, C4<>;
L_00000000028fd250 .array/port v00000000008bad40, o00000000008d3418;
S_00000000008707c0 .scope module, "dut" "mod_mips_processor" 2 43, 4 19 0, S_00000000008c2100;
>>>>>>> refs/remotes/origin/master
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /INPUT 32 "data"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "hold"
    .port_info 5 /INPUT 1 "dump_all"
    .port_info 6 /OUTPUT 32 "rg_pc"
    .port_info 7 /OUTPUT 32 "data_address"
    .port_info 8 /OUTPUT 32 "write_data"
    .port_info 9 /OUTPUT 1 "mem_read"
    .port_info 10 /OUTPUT 1 "mem_write"
<<<<<<< HEAD
L_0000000002855d60 .functor BUFZ 32, L_0000000002855ba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000028560e0 .functor BUFZ 32, v00000000028f0ea0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000028f63e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000028f1f80_0 .net/2u *"_s12", 31 0, L_00000000028f63e0;  1 drivers
v00000000028f0cc0_0 .net *"_s19", 3 0, L_000000000294ec70;  1 drivers
v00000000028f18a0_0 .net *"_s23", 25 0, L_000000000294fb70;  1 drivers
L_00000000028f6428 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028f16c0_0 .net/2s *"_s27", 1 0, L_00000000028f6428;  1 drivers
v00000000028f0f40_0 .net *"_s32", 14 0, L_000000000294fc10;  1 drivers
v00000000028f1940_0 .net *"_s37", 0 0, L_000000000294e630;  1 drivers
L_00000000028f6470 .functor BUFT 1, C4<11111111111111111>, C4<0>, C4<0>, C4<0>;
v00000000028f0680_0 .net/2u *"_s38", 16 0, L_00000000028f6470;  1 drivers
L_00000000028f64b8 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028f1300_0 .net/2u *"_s40", 16 0, L_00000000028f64b8;  1 drivers
v00000000028f1120_0 .net *"_s42", 16 0, L_000000000294e4f0;  1 drivers
v00000000028f04a0_0 .net *"_s47", 29 0, L_000000000294ef90;  1 drivers
L_00000000028f6500 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028f1260_0 .net/2s *"_s51", 1 0, L_00000000028f6500;  1 drivers
v00000000028f13a0_0 .net "clk", 0 0, v00000000028f3ef0_0;  alias, 1 drivers
v00000000028f07c0_0 .net "data", 31 0, L_000000000294f8f0;  alias, 1 drivers
v00000000028f19e0_0 .net "data_address", 31 0, L_0000000002855d60;  alias, 1 drivers
v00000000028f0fe0_0 .net "dump_all", 0 0, v00000000028f2870_0;  1 drivers
v00000000028f0180_0 .net "hold", 0 0, v00000000028f3130_0;  1 drivers
v00000000028f0d60_0 .net "instruction", 31 0, v00000000028f3270_0;  alias, 1 drivers
v00000000028f0860_0 .net "mem_read", 0 0, v00000000028bb9c0_0;  alias, 1 drivers
v00000000028f1a80_0 .net "mem_write", 0 0, v00000000028bcd20_0;  alias, 1 drivers
v00000000028f09a0_0 .net "reset", 0 0, v00000000028f2690_0;  1 drivers
v00000000028f1bc0_0 .var "rg_pc", 31 0;
v00000000028f1d00_0 .net "wr_alu_b", 31 0, L_000000000294eb30;  1 drivers
v00000000028f02c0_0 .net "wr_alu_data", 31 0, L_0000000002855ba0;  1 drivers
v00000000028f1440_0 .net "wr_alu_op", 2 0, v00000000028bb4c0_0;  1 drivers
v00000000028f0220_0 .net "wr_alu_src", 0 0, v00000000028bbd80_0;  1 drivers
v00000000028f1da0_0 .net "wr_alu_zero", 0 0, L_000000000294f3f0;  1 drivers
v00000000028f1e40_0 .net "wr_branch", 0 0, v00000000028bcc80_0;  1 drivers
v00000000028f0a40_0 .net "wr_branch_address", 31 0, L_000000000294edb0;  1 drivers
v00000000028f2730_0 .net "wr_carry_flag", 0 0, L_000000000294fad0;  1 drivers
v00000000028f3a90_0 .net "wr_jump", 0 0, v00000000028bc0a0_0;  1 drivers
v00000000028f3770_0 .net "wr_jump_address", 31 0, L_000000000294f530;  1 drivers
v00000000028f34f0_0 .net "wr_mem_to_reg", 0 0, v00000000028bbc40_0;  1 drivers
v00000000028f2e10_0 .net "wr_next_pc", 31 0, v00000000028bc320_0;  1 drivers
v00000000028f2b90_0 .net "wr_pc_plus_4", 31 0, L_000000000294e130;  1 drivers
v00000000028f3b30_0 .net "wr_read_data_1", 31 0, v00000000028f1580_0;  1 drivers
v00000000028f3450_0 .net "wr_read_data_2", 31 0, v00000000028f0ea0_0;  1 drivers
v00000000028f3630_0 .net "wr_reg_dst", 0 0, v00000000028bb7e0_0;  1 drivers
v00000000028f39f0_0 .net "wr_rgf_write", 0 0, v00000000028bb880_0;  1 drivers
v00000000028f3950_0 .net "wr_se_ins_15_0", 31 0, L_000000000294fcb0;  1 drivers
v00000000028f31d0_0 .net "wr_se_sh2_ins_15_0", 31 0, L_000000000294ee50;  1 drivers
v00000000028f33b0_0 .net "wr_write_address", 4 0, L_000000000294f490;  1 drivers
v00000000028f3090_0 .net "wr_write_data", 31 0, L_000000000294e770;  1 drivers
v00000000028f2cd0_0 .net "write_data", 31 0, L_00000000028560e0;  alias, 1 drivers
L_00000000028f20f0 .part v00000000028f3270_0, 26, 6;
L_00000000028f2190 .part v00000000028f3270_0, 0, 6;
L_000000000294fe90 .part v00000000028f3270_0, 21, 5;
L_000000000294e950 .part v00000000028f3270_0, 16, 5;
L_000000000294e310 .part v00000000028f3270_0, 16, 5;
L_000000000294ff30 .part v00000000028f3270_0, 11, 5;
L_000000000294e130 .arith/sum 32, v00000000028f1bc0_0, L_00000000028f63e0;
L_000000000294ec70 .part L_000000000294e130, 28, 4;
L_000000000294fb70 .part v00000000028f3270_0, 0, 26;
L_000000000294f530 .concat8 [ 2 26 4 0], L_00000000028f6428, L_000000000294fb70, L_000000000294ec70;
L_000000000294fc10 .part v00000000028f3270_0, 0, 15;
L_000000000294fcb0 .concat8 [ 15 17 0 0], L_000000000294fc10, L_000000000294e4f0;
L_000000000294e630 .part v00000000028f3270_0, 15, 1;
L_000000000294e4f0 .functor MUXZ 17, L_00000000028f64b8, L_00000000028f6470, L_000000000294e630, C4<>;
L_000000000294ef90 .part L_000000000294fcb0, 0, 30;
L_000000000294ee50 .concat8 [ 2 30 0 0], L_00000000028f6500, L_000000000294ef90;
L_000000000294edb0 .arith/sum 32, L_000000000294e130, L_000000000294ee50;
S_000000000282add0 .scope module, "alu_b_mux" "mod_alu_b_mux" 4 136, 5 8 0, S_000000000282ac50;
=======
L_00000000008ae890 .functor BUFZ 32, L_00000000008aeac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000008af150 .functor BUFZ 32, v000000000289ddd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000028a4380 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000289c070_0 .net/2u *"_s12", 31 0, L_00000000028a4380;  1 drivers
v000000000289d010_0 .net *"_s19", 3 0, L_00000000028fd890;  1 drivers
v000000000289d5b0_0 .net *"_s23", 25 0, L_00000000028fdd90;  1 drivers
L_00000000028a43c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000289cb10_0 .net/2s *"_s27", 1 0, L_00000000028a43c8;  1 drivers
v000000000289d650_0 .net *"_s32", 14 0, L_00000000028fcd50;  1 drivers
v000000000289c7f0_0 .net *"_s37", 0 0, L_00000000028fd1b0;  1 drivers
L_00000000028a4410 .functor BUFT 1, C4<11111111111111111>, C4<0>, C4<0>, C4<0>;
v000000000289c430_0 .net/2u *"_s38", 16 0, L_00000000028a4410;  1 drivers
L_00000000028a4458 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000289d830_0 .net/2u *"_s40", 16 0, L_00000000028a4458;  1 drivers
v000000000289d6f0_0 .net *"_s42", 16 0, L_00000000028fc210;  1 drivers
v000000000289d970_0 .net *"_s47", 29 0, L_00000000028fdcf0;  1 drivers
L_00000000028a44a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000289c610_0 .net/2s *"_s51", 1 0, L_00000000028a44a0;  1 drivers
v000000000289dab0_0 .net "clk", 0 0, v00000000028a1b70_0;  alias, 1 drivers
v000000000289db50_0 .net "data", 31 0, L_00000000028fcf30;  alias, 1 drivers
v000000000289dbf0_0 .net "data_address", 31 0, L_00000000008ae890;  alias, 1 drivers
v000000000289dc90_0 .net "dump_all", 0 0, v00000000028a04f0_0;  1 drivers
v000000000289dd30_0 .net "hold", 0 0, v00000000028a0a90_0;  1 drivers
v000000000289c110_0 .net "instruction", 31 0, v00000000028a06d0_0;  alias, 1 drivers
v000000000289de70_0 .net "mem_read", 0 0, v000000000289b140_0;  alias, 1 drivers
v000000000289df10_0 .net "mem_write", 0 0, v000000000289b280_0;  alias, 1 drivers
v000000000289c1b0_0 .net "reset", 0 0, v00000000028a0090_0;  1 drivers
v000000000289c4d0_0 .var "rg_pc", 31 0;
v000000000289c750_0 .net "wr_alu_b", 31 0, L_00000000028fce90;  1 drivers
v000000000289c9d0_0 .net "wr_alu_data", 31 0, L_00000000008aeac0;  1 drivers
v000000000289c890_0 .net "wr_alu_op", 2 0, v000000000289a7e0_0;  1 drivers
v000000000289c930_0 .net "wr_alu_src", 0 0, v000000000289a880_0;  1 drivers
v000000000289ca70_0 .net "wr_alu_zero", 0 0, L_00000000028fd390;  1 drivers
v000000000289cbb0_0 .net "wr_branch", 0 0, v000000000289ba00_0;  1 drivers
v00000000028a1670_0 .net "wr_branch_address", 31 0, L_00000000028fde30;  1 drivers
v00000000028a03b0_0 .net "wr_carry_flag", 0 0, L_00000000028fd2f0;  1 drivers
v00000000028a1350_0 .net "wr_jump", 0 0, v000000000289ab00_0;  1 drivers
v00000000028a1530_0 .net "wr_jump_address", 31 0, L_00000000028fd610;  1 drivers
v00000000028a18f0_0 .net "wr_mem_to_reg", 0 0, v000000000289baa0_0;  1 drivers
v00000000028a0db0_0 .net "wr_next_pc", 31 0, v000000000289bb40_0;  1 drivers
v00000000028a0450_0 .net "wr_pc_plus_4", 31 0, L_00000000028fcad0;  1 drivers
v00000000028a1030_0 .net "wr_read_data_1", 31 0, v000000000289c570_0;  1 drivers
v00000000028a0590_0 .net "wr_read_data_2", 31 0, v000000000289ddd0_0;  1 drivers
v00000000028a15d0_0 .net "wr_reg_dst", 0 0, v000000000289a920_0;  1 drivers
v00000000028a0130_0 .net "wr_rgf_write", 0 0, v000000000289a1a0_0;  1 drivers
v00000000028a17b0_0 .net "wr_se_ins_15_0", 31 0, L_00000000028fcdf0;  1 drivers
v00000000028a0630_0 .net "wr_se_sh2_ins_15_0", 31 0, L_00000000028fdb10;  1 drivers
v00000000028a1990_0 .net "wr_write_address", 4 0, L_00000000028fd9d0;  1 drivers
v00000000028a1a30_0 .net "wr_write_data", 31 0, L_00000000028fda70;  1 drivers
v00000000028a1f30_0 .net "write_data", 31 0, L_00000000008af150;  alias, 1 drivers
L_00000000028a1210 .part v00000000028a06d0_0, 26, 6;
L_00000000028a12b0 .part v00000000028a06d0_0, 0, 6;
L_00000000028fd7f0 .part v00000000028a06d0_0, 21, 5;
L_00000000028fc670 .part v00000000028a06d0_0, 16, 5;
L_00000000028fd6b0 .part v00000000028a06d0_0, 16, 5;
L_00000000028fc0d0 .part v00000000028a06d0_0, 11, 5;
L_00000000028fcad0 .arith/sum 32, v000000000289c4d0_0, L_00000000028a4380;
L_00000000028fd890 .part L_00000000028fcad0, 28, 4;
L_00000000028fdd90 .part v00000000028a06d0_0, 0, 26;
L_00000000028fd610 .concat8 [ 2 26 4 0], L_00000000028a43c8, L_00000000028fdd90, L_00000000028fd890;
L_00000000028fcd50 .part v00000000028a06d0_0, 0, 15;
L_00000000028fcdf0 .concat8 [ 15 17 0 0], L_00000000028fcd50, L_00000000028fc210;
L_00000000028fd1b0 .part v00000000028a06d0_0, 15, 1;
L_00000000028fc210 .functor MUXZ 17, L_00000000028a4458, L_00000000028a4410, L_00000000028fd1b0, C4<>;
L_00000000028fdcf0 .part L_00000000028fcdf0, 0, 30;
L_00000000028fdb10 .concat8 [ 2 30 0 0], L_00000000028a44a0, L_00000000028fdcf0;
L_00000000028fde30 .arith/sum 32, L_00000000028fcad0, L_00000000028fdb10;
S_0000000000870a00 .scope module, "alu_b_mux" "mod_alu_b_mux" 4 136, 5 8 0, S_00000000008707c0;
>>>>>>> refs/remotes/origin/master
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs2_data"
    .port_info 1 /INPUT 32 "immediate"
    .port_info 2 /INPUT 1 "alu_src"
    .port_info 3 /OUTPUT 32 "alu_b"
<<<<<<< HEAD
v00000000028bc8c0_0 .net "alu_b", 31 0, L_000000000294eb30;  alias, 1 drivers
v00000000028bcaa0_0 .net "alu_src", 0 0, v00000000028bbd80_0;  alias, 1 drivers
v00000000028bc6e0_0 .net "immediate", 31 0, L_000000000294fcb0;  alias, 1 drivers
v00000000028bc5a0_0 .net "rs2_data", 31 0, v00000000028f0ea0_0;  alias, 1 drivers
L_000000000294eb30 .functor MUXZ 32, v00000000028f0ea0_0, L_000000000294fcb0, v00000000028bbd80_0, C4<>;
S_0000000002833740 .scope module, "alu_unit" "alu_unit" 4 92, 6 1 0, S_000000000282ac50;
=======
v000000000289b640_0 .net "alu_b", 31 0, L_00000000028fce90;  alias, 1 drivers
v000000000289b000_0 .net "alu_src", 0 0, v000000000289a880_0;  alias, 1 drivers
v000000000289ad80_0 .net "immediate", 31 0, L_00000000028fcdf0;  alias, 1 drivers
v000000000289be60_0 .net "rs2_data", 31 0, v000000000289ddd0_0;  alias, 1 drivers
L_00000000028fce90 .functor MUXZ 32, v000000000289ddd0_0, L_00000000028fcdf0, v000000000289a880_0, C4<>;
S_000000000087ae30 .scope module, "alu_unit" "alu_unit" 4 91, 6 1 0, S_00000000008707c0;
>>>>>>> refs/remotes/origin/master
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "alu_out"
    .port_info 1 /OUTPUT 1 "carry_out"
    .port_info 2 /OUTPUT 1 "zero_flag"
    .port_info 3 /INPUT 3 "alu_op"
    .port_info 4 /INPUT 32 "A"
    .port_info 5 /INPUT 32 "B"
<<<<<<< HEAD
L_00000000028f61e8 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
L_0000000002855f90 .functor XOR 32, L_000000000294eb30, L_00000000028f61e8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000002855ba0 .functor BUFZ 32, v00000000028bb060_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000028bb240_0 .net "A", 31 0, v00000000028f1580_0;  alias, 1 drivers
v00000000028bc640_0 .net "B", 31 0, L_000000000294eb30;  alias, 1 drivers
v00000000028bc000_0 .net *"_s1", 0 0, L_00000000028f2230;  1 drivers
L_00000000028f6230 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028bb2e0_0 .net *"_s11", 0 0, L_00000000028f6230;  1 drivers
v00000000028bb420_0 .net *"_s12", 32 0, L_00000000028f22d0;  1 drivers
L_00000000028f6278 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028bbce0_0 .net *"_s15", 0 0, L_00000000028f6278;  1 drivers
v00000000028bbe20_0 .net *"_s16", 32 0, L_00000000028f2a50;  1 drivers
v00000000028bc780_0 .net *"_s19", 0 0, L_00000000028f2ff0;  1 drivers
v00000000028bcbe0_0 .net/2u *"_s2", 31 0, L_00000000028f61e8;  1 drivers
v00000000028bcf00_0 .net *"_s20", 32 0, L_00000000028f2370;  1 drivers
L_00000000028f62c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028bc820_0 .net *"_s23", 31 0, L_00000000028f62c0;  1 drivers
L_00000000028f6308 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028bbec0_0 .net/2u *"_s28", 31 0, L_00000000028f6308;  1 drivers
v00000000028bc960_0 .net *"_s30", 0 0, L_000000000294f670;  1 drivers
L_00000000028f6350 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000028bca00_0 .net/2u *"_s32", 0 0, L_00000000028f6350;  1 drivers
L_00000000028f6398 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028bbf60_0 .net/2u *"_s34", 0 0, L_00000000028f6398;  1 drivers
v00000000028bb560_0 .net *"_s4", 31 0, L_0000000002855f90;  1 drivers
v00000000028bb740_0 .net *"_s8", 32 0, L_00000000028f29b0;  1 drivers
v00000000028bbb00_0 .net "alu_op", 2 0, v00000000028bb4c0_0;  alias, 1 drivers
v00000000028bcb40_0 .net "alu_out", 31 0, L_0000000002855ba0;  alias, 1 drivers
v00000000028bb060_0 .var "alu_result", 31 0;
v00000000028bb1a0_0 .net "carry_out", 0 0, L_000000000294fad0;  alias, 1 drivers
v00000000028bb100_0 .net "temp", 32 0, L_00000000028f2af0;  1 drivers
v00000000028bb600_0 .net "temp_b", 31 0, L_00000000028f2910;  1 drivers
v00000000028bb380_0 .net "zero_flag", 0 0, L_000000000294f3f0;  alias, 1 drivers
E_0000000002889920 .event edge, v00000000028bbb00_0, v00000000028bb100_0, v00000000028bb240_0, v00000000028bc8c0_0;
L_00000000028f2230 .part v00000000028bb4c0_0, 2, 1;
L_00000000028f2910 .functor MUXZ 32, L_000000000294eb30, L_0000000002855f90, L_00000000028f2230, C4<>;
L_00000000028f29b0 .concat [ 32 1 0 0], v00000000028f1580_0, L_00000000028f6230;
L_00000000028f22d0 .concat [ 32 1 0 0], L_00000000028f2910, L_00000000028f6278;
L_00000000028f2a50 .arith/sum 33, L_00000000028f29b0, L_00000000028f22d0;
L_00000000028f2ff0 .part v00000000028bb4c0_0, 2, 1;
L_00000000028f2370 .concat [ 1 32 0 0], L_00000000028f2ff0, L_00000000028f62c0;
L_00000000028f2af0 .arith/sum 33, L_00000000028f2a50, L_00000000028f2370;
L_000000000294fad0 .part L_00000000028f2af0, 32, 1;
L_000000000294f670 .cmp/eq 32, v00000000028bb060_0, L_00000000028f6308;
L_000000000294f3f0 .functor MUXZ 1, L_00000000028f6398, L_00000000028f6350, L_000000000294f670, C4<>;
S_0000000002823660 .scope module, "control_unit" "mod_control_unit" 4 75, 7 3 0, S_000000000282ac50;
=======
L_00000000028a4188 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
L_00000000008aea50 .functor XOR 32, L_00000000028fce90, L_00000000028a4188, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000008aeac0 .functor BUFZ 32, v000000000289ae20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000289bf00_0 .net "A", 31 0, v000000000289c570_0;  alias, 1 drivers
v000000000289b0a0_0 .net "B", 31 0, L_00000000028fce90;  alias, 1 drivers
v000000000289af60_0 .net *"_s1", 0 0, L_00000000028a1d50;  1 drivers
L_00000000028a41d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000289bbe0_0 .net *"_s11", 0 0, L_00000000028a41d0;  1 drivers
v000000000289b780_0 .net *"_s12", 32 0, L_00000000028a0d10;  1 drivers
L_00000000028a4218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000289a9c0_0 .net *"_s15", 0 0, L_00000000028a4218;  1 drivers
v000000000289a380_0 .net *"_s16", 32 0, L_00000000028a1df0;  1 drivers
v000000000289bd20_0 .net *"_s19", 0 0, L_00000000028a08b0;  1 drivers
v000000000289ace0_0 .net/2u *"_s2", 31 0, L_00000000028a4188;  1 drivers
v000000000289a420_0 .net *"_s20", 32 0, L_00000000028a09f0;  1 drivers
L_00000000028a4260 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000289aba0_0 .net *"_s23", 31 0, L_00000000028a4260;  1 drivers
L_00000000028a42a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000289a2e0_0 .net/2u *"_s28", 31 0, L_00000000028a42a8;  1 drivers
v000000000289a560_0 .net *"_s30", 0 0, L_00000000028fc7b0;  1 drivers
L_00000000028a42f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000000000289a4c0_0 .net/2u *"_s32", 0 0, L_00000000028a42f0;  1 drivers
L_00000000028a4338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000289b320_0 .net/2u *"_s34", 0 0, L_00000000028a4338;  1 drivers
v000000000289bdc0_0 .net *"_s4", 31 0, L_00000000008aea50;  1 drivers
v000000000289aa60_0 .net *"_s8", 32 0, L_00000000028a1490;  1 drivers
v000000000289b960_0 .net "alu_op", 2 0, v000000000289a7e0_0;  alias, 1 drivers
v000000000289b5a0_0 .net "alu_out", 31 0, L_00000000008aeac0;  alias, 1 drivers
v000000000289ae20_0 .var "alu_result", 31 0;
v000000000289a600_0 .net "carry_out", 0 0, L_00000000028fd2f0;  alias, 1 drivers
v000000000289a6a0_0 .net "temp", 32 0, L_00000000028fc710;  1 drivers
v000000000289b1e0_0 .net "temp_b", 31 0, L_00000000028a0c70;  1 drivers
v000000000289a740_0 .net "zero_flag", 0 0, L_00000000028fd390;  alias, 1 drivers
E_00000000008c5fd0 .event edge, v000000000289b960_0, v000000000289a6a0_0, v000000000289bf00_0, v000000000289b640_0;
L_00000000028a1d50 .part v000000000289a7e0_0, 2, 1;
L_00000000028a0c70 .functor MUXZ 32, L_00000000028fce90, L_00000000008aea50, L_00000000028a1d50, C4<>;
L_00000000028a1490 .concat [ 32 1 0 0], v000000000289c570_0, L_00000000028a41d0;
L_00000000028a0d10 .concat [ 32 1 0 0], L_00000000028a0c70, L_00000000028a4218;
L_00000000028a1df0 .arith/sum 33, L_00000000028a1490, L_00000000028a0d10;
L_00000000028a08b0 .part v000000000289a7e0_0, 2, 1;
L_00000000028a09f0 .concat [ 1 32 0 0], L_00000000028a08b0, L_00000000028a4260;
L_00000000028fc710 .arith/sum 33, L_00000000028a1df0, L_00000000028a09f0;
L_00000000028fd2f0 .part L_00000000028fc710, 32, 1;
L_00000000028fc7b0 .cmp/eq 32, v000000000289ae20_0, L_00000000028a42a8;
L_00000000028fd390 .functor MUXZ 1, L_00000000028a4338, L_00000000028a42f0, L_00000000028fc7b0, C4<>;
S_00000000008679b0 .scope module, "control_unit" "mod_control_unit" 4 74, 7 3 0, S_00000000008707c0;
>>>>>>> refs/remotes/origin/master
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /INPUT 1 "carry_flag"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "jump"
    .port_info 5 /OUTPUT 1 "branch"
    .port_info 6 /OUTPUT 1 "mem_read"
    .port_info 7 /OUTPUT 1 "mem_to_reg"
    .port_info 8 /OUTPUT 3 "alu_op"
    .port_info 9 /OUTPUT 1 "mem_write"
    .port_info 10 /OUTPUT 1 "alu_src"
    .port_info 11 /OUTPUT 1 "reg_write"
<<<<<<< HEAD
v00000000028bb4c0_0 .var "alu_op", 2 0;
v00000000028bbd80_0 .var "alu_src", 0 0;
v00000000028bcc80_0 .var "branch", 0 0;
v00000000028bbba0_0 .net "carry_flag", 0 0, L_000000000294fad0;  alias, 1 drivers
v00000000028bb6a0_0 .net "funct", 5 0, L_00000000028f2190;  1 drivers
v00000000028bc0a0_0 .var "jump", 0 0;
v00000000028bb9c0_0 .var "mem_read", 0 0;
v00000000028bbc40_0 .var "mem_to_reg", 0 0;
v00000000028bcd20_0 .var "mem_write", 0 0;
v00000000028bc1e0_0 .net "opcode", 5 0, L_00000000028f20f0;  1 drivers
v00000000028bb7e0_0 .var "reg_dst", 0 0;
v00000000028bb880_0 .var "reg_write", 0 0;
E_0000000002889460 .event edge, v00000000028bc1e0_0, v00000000028bb6a0_0, v00000000028bb1a0_0;
S_00000000028237e0 .scope module, "pc_mux" "mod_pc_mux" 4 146, 8 9 0, S_000000000282ac50;
=======
v000000000289a7e0_0 .var "alu_op", 2 0;
v000000000289a880_0 .var "alu_src", 0 0;
v000000000289ba00_0 .var "branch", 0 0;
v000000000289aec0_0 .net "carry_flag", 0 0, L_00000000028fd2f0;  alias, 1 drivers
v000000000289b6e0_0 .net "funct", 5 0, L_00000000028a12b0;  1 drivers
v000000000289ab00_0 .var "jump", 0 0;
v000000000289b140_0 .var "mem_read", 0 0;
v000000000289baa0_0 .var "mem_to_reg", 0 0;
v000000000289b280_0 .var "mem_write", 0 0;
v000000000289b460_0 .net "opcode", 5 0, L_00000000028a1210;  1 drivers
v000000000289a920_0 .var "reg_dst", 0 0;
v000000000289a1a0_0 .var "reg_write", 0 0;
E_00000000008c6710 .event edge, v000000000289b460_0, v000000000289b6e0_0, v000000000289a600_0;
S_0000000000867b30 .scope module, "pc_mux" "mod_pc_mux" 4 146, 8 9 0, S_00000000008707c0;
>>>>>>> refs/remotes/origin/master
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "jump"
    .port_info 2 /INPUT 1 "alu_zero"
    .port_info 3 /INPUT 32 "pc_plus_4"
    .port_info 4 /INPUT 32 "jump_address"
    .port_info 5 /INPUT 32 "branch_address"
    .port_info 6 /OUTPUT 32 "next_pc"
<<<<<<< HEAD
L_0000000002855c80 .functor AND 1, L_000000000294f3f0, v00000000028bcc80_0, C4<1>, C4<1>;
v00000000028bcdc0_0 .net "alu_zero", 0 0, L_000000000294f3f0;  alias, 1 drivers
v00000000028bce60_0 .net "branch", 0 0, v00000000028bcc80_0;  alias, 1 drivers
v00000000028bc140_0 .net "branch_address", 31 0, L_000000000294edb0;  alias, 1 drivers
v00000000028bb920_0 .net "jump", 0 0, v00000000028bc0a0_0;  alias, 1 drivers
v00000000028bc280_0 .net "jump_address", 31 0, L_000000000294f530;  alias, 1 drivers
v00000000028bc320_0 .var "next_pc", 31 0;
v00000000028bba60_0 .net "pc_plus_4", 31 0, L_000000000294e130;  alias, 1 drivers
v00000000028bc3c0_0 .net "wr_and_brch_aluz", 0 0, L_0000000002855c80;  1 drivers
v00000000028bc460_0 .net "wr_condition", 1 0, L_000000000294ebd0;  1 drivers
E_0000000002889960 .event edge, v00000000028bc460_0, v00000000028bc280_0, v00000000028bc140_0, v00000000028bba60_0;
L_000000000294ebd0 .concat [ 1 1 0 0], v00000000028bc0a0_0, L_0000000002855c80;
S_000000000282cdb0 .scope module, "register_file" "mod_register_file" 4 105, 9 13 0, S_000000000282ac50;
=======
L_00000000008aeb30 .functor AND 1, L_00000000028fd390, v000000000289ba00_0, C4<1>, C4<1>;
v000000000289ac40_0 .net "alu_zero", 0 0, L_00000000028fd390;  alias, 1 drivers
v000000000289b3c0_0 .net "branch", 0 0, v000000000289ba00_0;  alias, 1 drivers
v000000000289a060_0 .net "branch_address", 31 0, L_00000000028fde30;  alias, 1 drivers
v000000000289b500_0 .net "jump", 0 0, v000000000289ab00_0;  alias, 1 drivers
v000000000289b820_0 .net "jump_address", 31 0, L_00000000028fd610;  alias, 1 drivers
v000000000289bb40_0 .var "next_pc", 31 0;
v000000000289bc80_0 .net "pc_plus_4", 31 0, L_00000000028fcad0;  alias, 1 drivers
v000000000289a100_0 .net "wr_and_brch_aluz", 0 0, L_00000000008aeb30;  1 drivers
v000000000289a240_0 .net "wr_condition", 1 0, L_00000000028fd110;  1 drivers
E_00000000008c6850 .event edge, v000000000289a240_0, v000000000289b820_0, v000000000289a060_0, v000000000289bc80_0;
L_00000000028fd110 .concat [ 1 1 0 0], v000000000289ab00_0, L_00000000008aeb30;
S_0000000000873540 .scope module, "register_file" "mod_register_file" 4 104, 9 13 0, S_00000000008707c0;
>>>>>>> refs/remotes/origin/master
 .timescale 0 0;
    .port_info 0 /INPUT 5 "write_address"
    .port_info 1 /INPUT 32 "write_data"
    .port_info 2 /INPUT 5 "read_address_1"
    .port_info 3 /INPUT 5 "read_address_2"
    .port_info 4 /INPUT 1 "reset"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "write"
    .port_info 7 /INPUT 1 "hold"
    .port_info 8 /INPUT 32 "pc"
    .port_info 9 /INPUT 1 "dump_all"
    .port_info 10 /OUTPUT 32 "read_data_1"
    .port_info 11 /OUTPUT 32 "read_data_2"
<<<<<<< HEAD
v00000000028bc500_0 .net "clk", 0 0, v00000000028f3ef0_0;  alias, 1 drivers
v00000000028f0ae0_0 .net "dump_all", 0 0, v00000000028f2870_0;  alias, 1 drivers
v00000000028f0e00_0 .var/i "file_handle", 31 0;
v00000000028f05e0_0 .net "hold", 0 0, v00000000028f3130_0;  alias, 1 drivers
v00000000028f0360_0 .var/i "i", 31 0;
v00000000028f0b80_0 .net "pc", 31 0, v00000000028f1bc0_0;  alias, 1 drivers
v00000000028f14e0_0 .net "read_address_1", 4 0, L_000000000294fe90;  1 drivers
v00000000028f1760_0 .net "read_address_2", 4 0, L_000000000294e950;  1 drivers
v00000000028f1580_0 .var "read_data_1", 31 0;
v00000000028f0ea0_0 .var "read_data_2", 31 0;
v00000000028f0720_0 .net "reset", 0 0, v00000000028f2690_0;  alias, 1 drivers
v00000000028f1c60 .array "rgf_mem", 31 1, 31 0;
v00000000028f0900_0 .net "write", 0 0, v00000000028bb880_0;  alias, 1 drivers
v00000000028f1ee0_0 .net "write_address", 4 0, L_000000000294f490;  alias, 1 drivers
v00000000028f1b20_0 .net "write_data", 31 0, L_000000000294e770;  alias, 1 drivers
E_0000000002888ea0 .event posedge, v00000000028f0ae0_0;
v00000000028f1c60_0 .array/port v00000000028f1c60, 0;
v00000000028f1c60_1 .array/port v00000000028f1c60, 1;
v00000000028f1c60_2 .array/port v00000000028f1c60, 2;
E_0000000002889560/0 .event edge, v00000000028f14e0_0, v00000000028f1c60_0, v00000000028f1c60_1, v00000000028f1c60_2;
v00000000028f1c60_3 .array/port v00000000028f1c60, 3;
v00000000028f1c60_4 .array/port v00000000028f1c60, 4;
v00000000028f1c60_5 .array/port v00000000028f1c60, 5;
v00000000028f1c60_6 .array/port v00000000028f1c60, 6;
E_0000000002889560/1 .event edge, v00000000028f1c60_3, v00000000028f1c60_4, v00000000028f1c60_5, v00000000028f1c60_6;
v00000000028f1c60_7 .array/port v00000000028f1c60, 7;
v00000000028f1c60_8 .array/port v00000000028f1c60, 8;
v00000000028f1c60_9 .array/port v00000000028f1c60, 9;
v00000000028f1c60_10 .array/port v00000000028f1c60, 10;
E_0000000002889560/2 .event edge, v00000000028f1c60_7, v00000000028f1c60_8, v00000000028f1c60_9, v00000000028f1c60_10;
v00000000028f1c60_11 .array/port v00000000028f1c60, 11;
v00000000028f1c60_12 .array/port v00000000028f1c60, 12;
v00000000028f1c60_13 .array/port v00000000028f1c60, 13;
v00000000028f1c60_14 .array/port v00000000028f1c60, 14;
E_0000000002889560/3 .event edge, v00000000028f1c60_11, v00000000028f1c60_12, v00000000028f1c60_13, v00000000028f1c60_14;
v00000000028f1c60_15 .array/port v00000000028f1c60, 15;
v00000000028f1c60_16 .array/port v00000000028f1c60, 16;
v00000000028f1c60_17 .array/port v00000000028f1c60, 17;
v00000000028f1c60_18 .array/port v00000000028f1c60, 18;
E_0000000002889560/4 .event edge, v00000000028f1c60_15, v00000000028f1c60_16, v00000000028f1c60_17, v00000000028f1c60_18;
v00000000028f1c60_19 .array/port v00000000028f1c60, 19;
v00000000028f1c60_20 .array/port v00000000028f1c60, 20;
v00000000028f1c60_21 .array/port v00000000028f1c60, 21;
v00000000028f1c60_22 .array/port v00000000028f1c60, 22;
E_0000000002889560/5 .event edge, v00000000028f1c60_19, v00000000028f1c60_20, v00000000028f1c60_21, v00000000028f1c60_22;
v00000000028f1c60_23 .array/port v00000000028f1c60, 23;
v00000000028f1c60_24 .array/port v00000000028f1c60, 24;
v00000000028f1c60_25 .array/port v00000000028f1c60, 25;
v00000000028f1c60_26 .array/port v00000000028f1c60, 26;
E_0000000002889560/6 .event edge, v00000000028f1c60_23, v00000000028f1c60_24, v00000000028f1c60_25, v00000000028f1c60_26;
v00000000028f1c60_27 .array/port v00000000028f1c60, 27;
v00000000028f1c60_28 .array/port v00000000028f1c60, 28;
v00000000028f1c60_29 .array/port v00000000028f1c60, 29;
v00000000028f1c60_30 .array/port v00000000028f1c60, 30;
E_0000000002889560/7 .event edge, v00000000028f1c60_27, v00000000028f1c60_28, v00000000028f1c60_29, v00000000028f1c60_30;
E_0000000002889560/8 .event edge, v00000000028f1760_0;
E_0000000002889560 .event/or E_0000000002889560/0, E_0000000002889560/1, E_0000000002889560/2, E_0000000002889560/3, E_0000000002889560/4, E_0000000002889560/5, E_0000000002889560/6, E_0000000002889560/7, E_0000000002889560/8;
S_000000000282cf30 .scope module, "write_data_mux" "mod_write_data_mux" 4 159, 10 9 0, S_000000000282ac50;
=======
v000000000289cc50_0 .net "clk", 0 0, v00000000028a1b70_0;  alias, 1 drivers
v000000000289d1f0_0 .net "dump_all", 0 0, v00000000028a04f0_0;  alias, 1 drivers
v000000000289c6b0_0 .var/i "file_handle", 31 0;
v000000000289cd90_0 .net "hold", 0 0, v00000000028a0a90_0;  alias, 1 drivers
v000000000289ce30_0 .var/i "i", 31 0;
v000000000289d150_0 .net "pc", 31 0, v000000000289c4d0_0;  alias, 1 drivers
v000000000289d8d0_0 .net "read_address_1", 4 0, L_00000000028fd7f0;  1 drivers
v000000000289da10_0 .net "read_address_2", 4 0, L_00000000028fc670;  1 drivers
v000000000289c570_0 .var "read_data_1", 31 0;
v000000000289ddd0_0 .var "read_data_2", 31 0;
v000000000289d0b0_0 .net "reset", 0 0, v00000000028a0090_0;  alias, 1 drivers
v000000000289d290 .array "rgf_mem", 31 1, 31 0;
v000000000289ced0_0 .net "write", 0 0, v000000000289a1a0_0;  alias, 1 drivers
v000000000289d330_0 .net "write_address", 4 0, L_00000000028fd9d0;  alias, 1 drivers
v000000000289d790_0 .net "write_data", 31 0, L_00000000028fda70;  alias, 1 drivers
E_00000000008c6e10 .event posedge, v000000000289d1f0_0;
v000000000289d290_0 .array/port v000000000289d290, 0;
v000000000289d290_1 .array/port v000000000289d290, 1;
v000000000289d290_2 .array/port v000000000289d290, 2;
E_00000000008c6050/0 .event edge, v000000000289d8d0_0, v000000000289d290_0, v000000000289d290_1, v000000000289d290_2;
v000000000289d290_3 .array/port v000000000289d290, 3;
v000000000289d290_4 .array/port v000000000289d290, 4;
v000000000289d290_5 .array/port v000000000289d290, 5;
v000000000289d290_6 .array/port v000000000289d290, 6;
E_00000000008c6050/1 .event edge, v000000000289d290_3, v000000000289d290_4, v000000000289d290_5, v000000000289d290_6;
v000000000289d290_7 .array/port v000000000289d290, 7;
v000000000289d290_8 .array/port v000000000289d290, 8;
v000000000289d290_9 .array/port v000000000289d290, 9;
v000000000289d290_10 .array/port v000000000289d290, 10;
E_00000000008c6050/2 .event edge, v000000000289d290_7, v000000000289d290_8, v000000000289d290_9, v000000000289d290_10;
v000000000289d290_11 .array/port v000000000289d290, 11;
v000000000289d290_12 .array/port v000000000289d290, 12;
v000000000289d290_13 .array/port v000000000289d290, 13;
v000000000289d290_14 .array/port v000000000289d290, 14;
E_00000000008c6050/3 .event edge, v000000000289d290_11, v000000000289d290_12, v000000000289d290_13, v000000000289d290_14;
v000000000289d290_15 .array/port v000000000289d290, 15;
v000000000289d290_16 .array/port v000000000289d290, 16;
v000000000289d290_17 .array/port v000000000289d290, 17;
v000000000289d290_18 .array/port v000000000289d290, 18;
E_00000000008c6050/4 .event edge, v000000000289d290_15, v000000000289d290_16, v000000000289d290_17, v000000000289d290_18;
v000000000289d290_19 .array/port v000000000289d290, 19;
v000000000289d290_20 .array/port v000000000289d290, 20;
v000000000289d290_21 .array/port v000000000289d290, 21;
v000000000289d290_22 .array/port v000000000289d290, 22;
E_00000000008c6050/5 .event edge, v000000000289d290_19, v000000000289d290_20, v000000000289d290_21, v000000000289d290_22;
v000000000289d290_23 .array/port v000000000289d290, 23;
v000000000289d290_24 .array/port v000000000289d290, 24;
v000000000289d290_25 .array/port v000000000289d290, 25;
v000000000289d290_26 .array/port v000000000289d290, 26;
E_00000000008c6050/6 .event edge, v000000000289d290_23, v000000000289d290_24, v000000000289d290_25, v000000000289d290_26;
v000000000289d290_27 .array/port v000000000289d290, 27;
v000000000289d290_28 .array/port v000000000289d290, 28;
v000000000289d290_29 .array/port v000000000289d290, 29;
v000000000289d290_30 .array/port v000000000289d290, 30;
E_00000000008c6050/7 .event edge, v000000000289d290_27, v000000000289d290_28, v000000000289d290_29, v000000000289d290_30;
E_00000000008c6050/8 .event edge, v000000000289da10_0;
E_00000000008c6050 .event/or E_00000000008c6050/0, E_00000000008c6050/1, E_00000000008c6050/2, E_00000000008c6050/3, E_00000000008c6050/4, E_00000000008c6050/5, E_00000000008c6050/6, E_00000000008c6050/7, E_00000000008c6050/8;
S_00000000008736c0 .scope module, "write_data_mux" "mod_write_data_mux" 4 159, 10 9 0, S_00000000008707c0;
>>>>>>> refs/remotes/origin/master
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ext_mem_data"
    .port_info 1 /INPUT 32 "alu_data"
    .port_info 2 /INPUT 1 "mem_to_reg"
    .port_info 3 /OUTPUT 32 "write_data"
<<<<<<< HEAD
v00000000028f0540_0 .net "alu_data", 31 0, L_0000000002855ba0;  alias, 1 drivers
v00000000028f1800_0 .net "ext_mem_data", 31 0, L_000000000294f8f0;  alias, 1 drivers
v00000000028f0400_0 .net "mem_to_reg", 0 0, v00000000028bbc40_0;  alias, 1 drivers
v00000000028f11c0_0 .net "write_data", 31 0, L_000000000294e770;  alias, 1 drivers
L_000000000294e770 .functor MUXZ 32, L_0000000002855ba0, L_000000000294f8f0, v00000000028bbc40_0, C4<>;
S_0000000002815520 .scope module, "write_reg_mux" "mod_write_reg_mux" 4 126, 11 1 0, S_000000000282ac50;
=======
v000000000289d3d0_0 .net "alu_data", 31 0, L_00000000008aeac0;  alias, 1 drivers
v000000000289c390_0 .net "ext_mem_data", 31 0, L_00000000028fcf30;  alias, 1 drivers
v000000000289ccf0_0 .net "mem_to_reg", 0 0, v000000000289baa0_0;  alias, 1 drivers
v000000000289c250_0 .net "write_data", 31 0, L_00000000028fda70;  alias, 1 drivers
L_00000000028fda70 .functor MUXZ 32, L_00000000008aeac0, L_00000000028fcf30, v000000000289baa0_0, C4<>;
S_0000000000859020 .scope module, "write_reg_mux" "mod_write_reg_mux" 4 126, 11 1 0, S_00000000008707c0;
>>>>>>> refs/remotes/origin/master
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ins_20_16"
    .port_info 1 /INPUT 5 "ins_15_11"
    .port_info 2 /INPUT 1 "reg_dst"
    .port_info 3 /OUTPUT 5 "write_reg_add"
<<<<<<< HEAD
v00000000028f1620_0 .net "ins_15_11", 4 0, L_000000000294ff30;  1 drivers
v00000000028f1080_0 .net "ins_20_16", 4 0, L_000000000294e310;  1 drivers
v00000000028f0c20_0 .net "reg_dst", 0 0, v00000000028bb7e0_0;  alias, 1 drivers
v00000000028f00e0_0 .net "write_reg_add", 4 0, L_000000000294f490;  alias, 1 drivers
L_000000000294f490 .functor MUXZ 5, L_000000000294e310, L_000000000294ff30, v00000000028bb7e0_0, C4<>;
S_000000000283a190 .scope module, "instruction_memory" "mod_instruction_mem_rom" 2 34, 12 8 0, S_000000000284c030;
=======
v000000000289d510_0 .net "ins_15_11", 4 0, L_00000000028fc0d0;  1 drivers
v000000000289c2f0_0 .net "ins_20_16", 4 0, L_00000000028fd6b0;  1 drivers
v000000000289cf70_0 .net "reg_dst", 0 0, v000000000289a920_0;  alias, 1 drivers
v000000000289d470_0 .net "write_reg_add", 4 0, L_00000000028fd9d0;  alias, 1 drivers
L_00000000028fd9d0 .functor MUXZ 5, L_00000000028fd6b0, L_00000000028fc0d0, v000000000289a920_0, C4<>;
S_00000000008591a0 .scope module, "instruction_memory" "mod_instruction_mem_rom" 2 34, 12 8 0, S_00000000008c2100;
>>>>>>> refs/remotes/origin/master
 .timescale 0 0;
    .port_info 0 /INPUT 30 "address"
    .port_info 1 /OUTPUT 32 "instruction"
    .port_info 2 /OUTPUT 1 "mem_end"
<<<<<<< HEAD
v00000000028f3bd0_0 .net *"_s0", 31 0, L_00000000028f2f50;  1 drivers
L_00000000028f61a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028f3c70_0 .net/2u *"_s10", 0 0, L_00000000028f61a0;  1 drivers
L_00000000028f60c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028f25f0_0 .net *"_s3", 1 0, L_00000000028f60c8;  1 drivers
L_00000000028f6110 .functor BUFT 1, C4<00000000000000000000000000101011>, C4<0>, C4<0>, C4<0>;
v00000000028f2eb0_0 .net/2u *"_s4", 31 0, L_00000000028f6110;  1 drivers
v00000000028f27d0_0 .net *"_s6", 0 0, L_00000000028f38b0;  1 drivers
L_00000000028f6158 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000028f3f90_0 .net/2u *"_s8", 0 0, L_00000000028f6158;  1 drivers
v00000000028f2410_0 .net "address", 29 0, L_00000000028f36d0;  1 drivers
v00000000028f3270_0 .var "instruction", 31 0;
v00000000028f3d10_0 .net "mem_end", 0 0, L_00000000028f3e50;  alias, 1 drivers
E_0000000002889320 .event edge, v00000000028f2410_0;
L_00000000028f2f50 .concat [ 30 2 0 0], L_00000000028f36d0, L_00000000028f60c8;
L_00000000028f38b0 .cmp/gt 32, L_00000000028f2f50, L_00000000028f6110;
L_00000000028f3e50 .functor MUXZ 1, L_00000000028f61a0, L_00000000028f6158, L_00000000028f38b0, C4<>;
    .scope S_000000000283a190;
T_0 ;
    %wait E_0000000002889320;
    %load/vec4 v00000000028f2410_0;
=======
v00000000028a0e50_0 .net *"_s0", 31 0, L_00000000028a0bd0;  1 drivers
L_00000000028a4140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028a1e90_0 .net/2u *"_s10", 0 0, L_00000000028a4140;  1 drivers
L_00000000028a4068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028a1850_0 .net *"_s3", 1 0, L_00000000028a4068;  1 drivers
L_00000000028a40b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028a1ad0_0 .net/2u *"_s4", 31 0, L_00000000028a40b0;  1 drivers
v00000000028a0b30_0 .net *"_s6", 0 0, L_00000000028a0810;  1 drivers
L_00000000028a40f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000028a0270_0 .net/2u *"_s8", 0 0, L_00000000028a40f8;  1 drivers
v00000000028a0ef0_0 .net "address", 29 0, L_00000000028a1cb0;  1 drivers
v00000000028a06d0_0 .var "instruction", 31 0;
v00000000028a0f90_0 .net "mem_end", 0 0, L_00000000028a1c10;  alias, 1 drivers
E_00000000008c6290 .event edge, v00000000028a0ef0_0;
L_00000000028a0bd0 .concat [ 30 2 0 0], L_00000000028a1cb0, L_00000000028a4068;
L_00000000028a0810 .cmp/gt 32, L_00000000028a0bd0, L_00000000028a40b0;
L_00000000028a1c10 .functor MUXZ 1, L_00000000028a4140, L_00000000028a40f8, L_00000000028a0810, C4<>;
    .scope S_00000000008591a0;
T_0 ;
    %wait E_00000000008c6290;
    %load/vec4 v00000000028a0ef0_0;
>>>>>>> refs/remotes/origin/master
    %dup/vec4;
    %pushi/vec4 0, 0, 30;
    %cmp/u;
    %jmp/1 T_0.0, 6;
<<<<<<< HEAD
    %dup/vec4;
    %pushi/vec4 1, 0, 30;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 30;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 30;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 30;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 30;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 30;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 30;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 30;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 30;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 30;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 30;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 30;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 30;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 30;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 30;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 30;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 30;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 30;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 30;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 30;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 30;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 30;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 30;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 30;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 30;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 30;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 30;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 30;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 30;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 30;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 30;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 30;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 30;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 30;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 30;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 30;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 30;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 30;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 30;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 30;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 30;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 30;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 30;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.0 ;
    %pushi/vec4 34, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.1 ;
    %pushi/vec4 536936449, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.2 ;
    %pushi/vec4 69664, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.3 ;
    %pushi/vec4 537198597, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.4 ;
    %pushi/vec4 537264129, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.5 ;
    %pushi/vec4 4266016, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.6 ;
    %pushi/vec4 133152, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.7 ;
    %pushi/vec4 200736, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.8 ;
    %pushi/vec4 10887202, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.9 ;
    %pushi/vec4 8398880, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.10 ;
    %pushi/vec4 276824065, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.11 ;
    %pushi/vec4 134217733, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.12 ;
    %pushi/vec4 201392129, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.13 ;
    %pushi/vec4 201457666, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.14 ;
    %pushi/vec4 201523203, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.15 ;
    %pushi/vec4 201588740, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.16 ;
    %pushi/vec4 201654277, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.17 ;
    %pushi/vec4 201719814, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.18 ;
    %pushi/vec4 201785351, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.19 ;
    %pushi/vec4 201850888, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.20 ;
    %pushi/vec4 201916425, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.21 ;
    %pushi/vec4 201981962, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.22 ;
    %pushi/vec4 202047499, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.23 ;
    %pushi/vec4 202113036, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.24 ;
    %pushi/vec4 202178573, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.25 ;
    %pushi/vec4 202244110, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.26 ;
    %pushi/vec4 202309647, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.27 ;
    %pushi/vec4 202375184, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.28 ;
    %pushi/vec4 202440721, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.29 ;
    %pushi/vec4 202506258, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.30 ;
    %pushi/vec4 202571795, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.31 ;
    %pushi/vec4 202637332, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.32 ;
    %pushi/vec4 202702869, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.33 ;
    %pushi/vec4 202768406, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.34 ;
    %pushi/vec4 202833943, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.35 ;
    %pushi/vec4 202899480, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.36 ;
    %pushi/vec4 202965017, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.37 ;
    %pushi/vec4 203030554, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.38 ;
    %pushi/vec4 203096091, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.39 ;
    %pushi/vec4 203161628, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.40 ;
    %pushi/vec4 203227165, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.41 ;
    %pushi/vec4 203292702, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.42 ;
    %pushi/vec4 203358239, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.43 ;
    %pushi/vec4 201523232, 0, 32;
    %store/vec4 v00000000028f3270_0, 0, 32;
    %jmp T_0.45;
T_0.45 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000002823660;
T_1 ;
    %wait E_0000000002889460;
    %load/vec4 v00000000028bc1e0_0;
=======
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028a06d0_0, 0, 32;
    %jmp T_0.2;
T_0.0 ;
    %pushi/vec4 536936461, 0, 32;
    %store/vec4 v00000000028a06d0_0, 0, 32;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000008679b0;
T_1 ;
    %wait E_00000000008c6710;
    %load/vec4 v000000000289b460_0;
>>>>>>> refs/remotes/origin/master
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 1;
<<<<<<< HEAD
    %store/vec4 v00000000028bb7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bc0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bcc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bb9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bbc40_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028bb4c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bcd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bbd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bb880_0, 0, 1;
    %jmp T_1.7;
T_1.0 ;
    %load/vec4 v00000000028bb6a0_0;
=======
    %store/vec4 v000000000289a920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289ab00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289ba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289b140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289baa0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000289a7e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289b280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289a880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289a1a0_0, 0, 1;
    %jmp T_1.7;
T_1.0 ;
    %load/vec4 v000000000289b6e0_0;
>>>>>>> refs/remotes/origin/master
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %pushi/vec4 0, 0, 1;
<<<<<<< HEAD
    %store/vec4 v00000000028bb7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bc0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bcc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bb9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bbc40_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028bb4c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bcd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bbd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bb880_0, 0, 1;
    %jmp T_1.14;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bb7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bc0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bcc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bb9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bbc40_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000028bb4c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bcd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bbd80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bb880_0, 0, 1;
    %jmp T_1.14;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bb7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bc0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bcc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bb9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bbc40_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000000028bb4c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bcd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bbd80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bb880_0, 0, 1;
    %jmp T_1.14;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bb7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bc0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bcc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bb9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bbc40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028bb4c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bcd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bbd80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bb880_0, 0, 1;
    %jmp T_1.14;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bb7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bc0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bcc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bb9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bbc40_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000028bb4c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bcd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bbd80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bb880_0, 0, 1;
    %jmp T_1.14;
T_1.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bb7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bc0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bcc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bb9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bbc40_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000000028bb4c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bcd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bbd80_0, 0, 1;
    %load/vec4 v00000000028bbba0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.15, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bb880_0, 0, 1;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bb880_0, 0, 1;
=======
    %store/vec4 v000000000289a920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289ab00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289ba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289b140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289baa0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000289a7e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289b280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289a880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289a1a0_0, 0, 1;
    %jmp T_1.14;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000289a920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289ab00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289ba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289b140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289baa0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000000000289a7e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289b280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289a880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000289a1a0_0, 0, 1;
    %jmp T_1.14;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000289a920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289ab00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289ba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289b140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289baa0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000000000289a7e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289b280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289a880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000289a1a0_0, 0, 1;
    %jmp T_1.14;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000289a920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289ab00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289ba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289b140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289baa0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000289a7e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289b280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289a880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000289a1a0_0, 0, 1;
    %jmp T_1.14;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000289a920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289ab00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289ba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289b140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289baa0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000000000289a7e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289b280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289a880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000289a1a0_0, 0, 1;
    %jmp T_1.14;
T_1.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000289a920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289ab00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289ba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289b140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289baa0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000000000289a7e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289b280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289a880_0, 0, 1;
    %load/vec4 v000000000289aec0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.15, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000289a1a0_0, 0, 1;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289a1a0_0, 0, 1;
>>>>>>> refs/remotes/origin/master
T_1.16 ;
    %jmp T_1.14;
T_1.14 ;
    %pop/vec4 1;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
<<<<<<< HEAD
    %store/vec4 v00000000028bb7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bc0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bcc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bb9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bbc40_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000028bb4c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bcd20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bbd80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bb880_0, 0, 1;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bb7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bc0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bcc80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bb9c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bbc40_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000028bb4c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bcd20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bbd80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bb880_0, 0, 1;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bb7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bc0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bcc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bb9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bbc40_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000028bb4c0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bcd20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bbd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bb880_0, 0, 1;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bb7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bc0a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bcc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bb9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bbc40_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000000028bb4c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bcd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bbd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bb880_0, 0, 1;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bb7e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bc0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bcc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bb9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bbc40_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028bb4c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bcd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bbd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bb880_0, 0, 1;
=======
    %store/vec4 v000000000289a920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289ab00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289ba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289b140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289baa0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000000000289a7e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289b280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000289a880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000289a1a0_0, 0, 1;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289a920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289ab00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289ba00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000289b140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000289baa0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000000000289a7e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289b280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000289a880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000289a1a0_0, 0, 1;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289a920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289ab00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289ba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289b140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289baa0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000000000289a7e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000289b280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000289a880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289a1a0_0, 0, 1;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289a920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289ab00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000289ba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289b140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289baa0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000000000289a7e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289b280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289a880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289a1a0_0, 0, 1;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289a920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000289ab00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289ba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289b140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289baa0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000289a7e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289b280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289a880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289a1a0_0, 0, 1;
>>>>>>> refs/remotes/origin/master
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
<<<<<<< HEAD
    .scope S_0000000002833740;
T_2 ;
    %wait E_0000000002889920;
    %load/vec4 v00000000028bbb00_0;
=======
    .scope S_000000000087ae30;
T_2 ;
    %wait E_00000000008c5fd0;
    %load/vec4 v000000000289b960_0;
>>>>>>> refs/remotes/origin/master
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 4294967295, 0, 32;
<<<<<<< HEAD
    %store/vec4 v00000000028bb060_0, 0, 32;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v00000000028bb100_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000000028bb060_0, 0, 32;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v00000000028bb240_0;
    %load/vec4 v00000000028bc640_0;
    %and;
    %store/vec4 v00000000028bb060_0, 0, 32;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v00000000028bb240_0;
    %load/vec4 v00000000028bc640_0;
    %or;
    %store/vec4 v00000000028bb060_0, 0, 32;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000028bb060_0, 0, 32;
=======
    %store/vec4 v000000000289ae20_0, 0, 32;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v000000000289a6a0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000000000289ae20_0, 0, 32;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v000000000289bf00_0;
    %load/vec4 v000000000289b0a0_0;
    %and;
    %store/vec4 v000000000289ae20_0, 0, 32;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v000000000289bf00_0;
    %load/vec4 v000000000289b0a0_0;
    %or;
    %store/vec4 v000000000289ae20_0, 0, 32;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000289ae20_0, 0, 32;
>>>>>>> refs/remotes/origin/master
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
<<<<<<< HEAD
    .scope S_000000000282cdb0;
T_3 ;
    %wait E_0000000002888ae0;
    %load/vec4 v00000000028f0720_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028f0360_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000000028f0360_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000028f0360_0;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028f1c60, 0, 4;
    %load/vec4 v00000000028f0360_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028f0360_0, 0, 32;
=======
    .scope S_0000000000873540;
T_3 ;
    %wait E_00000000008c6a90;
    %load/vec4 v000000000289d0b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000289ce30_0, 0, 32;
T_3.2 ;
    %load/vec4 v000000000289ce30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000289ce30_0;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000289d290, 0, 4;
    %load/vec4 v000000000289ce30_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000289ce30_0, 0, 32;
>>>>>>> refs/remotes/origin/master
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
<<<<<<< HEAD
    %load/vec4 v00000000028f0900_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028f05e0_0;
=======
    %load/vec4 v000000000289ced0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000289cd90_0;
>>>>>>> refs/remotes/origin/master
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
<<<<<<< HEAD
    %load/vec4 v00000000028f1b20_0;
    %load/vec4 v00000000028f1ee0_0;
=======
    %load/vec4 v000000000289d790_0;
    %load/vec4 v000000000289d330_0;
>>>>>>> refs/remotes/origin/master
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v00000000028f1c60, 0, 4;
=======
    %assign/vec4/a/d v000000000289d290, 0, 4;
>>>>>>> refs/remotes/origin/master
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
<<<<<<< HEAD
    .scope S_000000000282cdb0;
T_4 ;
    %wait E_0000000002889560;
    %load/vec4 v00000000028f14e0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028f1580_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000028f14e0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v00000000028f1c60, 4;
    %store/vec4 v00000000028f1580_0, 0, 32;
T_4.1 ;
    %load/vec4 v00000000028f1760_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028f0ea0_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000000028f1760_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v00000000028f1c60, 4;
    %store/vec4 v00000000028f0ea0_0, 0, 32;
T_4.3 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000000000282cdb0;
T_5 ;
    %vpi_func 9 65 "$fopen" 32, "../common_dump/architectural_state.txt" {0 0 0};
    %store/vec4 v00000000028f0e00_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_000000000282cdb0;
T_6 ;
    %wait E_0000000002888ea0;
    %vpi_call 9 67 "$fdisplay", v00000000028f0e00_0, v00000000028f0b80_0 {0 0 0};
    %vpi_call 9 68 "$display", v00000000028f0b80_0 {0 0 0};
    %vpi_call 9 69 "$display", "---dumping all the values stored in registers---" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028f0360_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000000028f0360_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000000028f0360_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000000028f1c60, 4;
    %vpi_call 9 71 "$fdisplay", v00000000028f0e00_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v00000000028f0360_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028f0360_0, 0, 32;
=======
    .scope S_0000000000873540;
T_4 ;
    %wait E_00000000008c6050;
    %load/vec4 v000000000289d8d0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000289c570_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000000000289d8d0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v000000000289d290, 4;
    %store/vec4 v000000000289c570_0, 0, 32;
T_4.1 ;
    %load/vec4 v000000000289da10_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000289ddd0_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000000000289da10_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v000000000289d290, 4;
    %store/vec4 v000000000289ddd0_0, 0, 32;
T_4.3 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000873540;
T_5 ;
    %vpi_func 9 67 "$fopen" 32, "../common_dump/architectural_state.txt" {0 0 0};
    %store/vec4 v000000000289c6b0_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0000000000873540;
T_6 ;
    %wait E_00000000008c6e10;
    %vpi_call 9 69 "$fdisplay", v000000000289c6b0_0, v000000000289d150_0 {0 0 0};
    %vpi_call 9 70 "$display", v000000000289d150_0 {0 0 0};
    %vpi_call 9 71 "$display", "---dumping all the values stored in registers---" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000289ce30_0, 0, 32;
T_6.0 ;
    %load/vec4 v000000000289ce30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000000000289ce30_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000000000289d290, 4;
    %vpi_call 9 73 "$fdisplay", v000000000289c6b0_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v000000000289ce30_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000289ce30_0, 0, 32;
>>>>>>> refs/remotes/origin/master
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
<<<<<<< HEAD
    .scope S_00000000028237e0;
T_7 ;
    %wait E_0000000002889960;
    %load/vec4 v00000000028bc460_0;
=======
    .scope S_0000000000867b30;
T_7 ;
    %wait E_00000000008c6850;
    %load/vec4 v000000000289a240_0;
>>>>>>> refs/remotes/origin/master
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
<<<<<<< HEAD
    %load/vec4 v00000000028bba60_0;
    %store/vec4 v00000000028bc320_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v00000000028bc280_0;
    %store/vec4 v00000000028bc320_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v00000000028bc280_0;
    %store/vec4 v00000000028bc320_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v00000000028bc140_0;
    %store/vec4 v00000000028bc320_0, 0, 32;
=======
    %load/vec4 v000000000289bc80_0;
    %store/vec4 v000000000289bb40_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v000000000289b820_0;
    %store/vec4 v000000000289bb40_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v000000000289b820_0;
    %store/vec4 v000000000289bb40_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v000000000289a060_0;
    %store/vec4 v000000000289bb40_0, 0, 32;
>>>>>>> refs/remotes/origin/master
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
<<<<<<< HEAD
    .scope S_000000000282ac50;
T_8 ;
    %wait E_0000000002888ae0;
    %load/vec4 v00000000028f09a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028f1bc0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000000028f0180_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000000028f2e10_0;
    %assign/vec4 v00000000028f1bc0_0, 0;
=======
    .scope S_00000000008707c0;
T_8 ;
    %wait E_00000000008c6a90;
    %load/vec4 v000000000289c1b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000289c4d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000000000289dd30_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000000028a0db0_0;
    %assign/vec4 v000000000289c4d0_0, 0;
>>>>>>> refs/remotes/origin/master
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
<<<<<<< HEAD
    .scope S_000000000284c1b0;
T_9 ;
    %vpi_func 3 19 "$fopen" 32, "../common_dump/init_memory_content.txt" {0 0 0};
    %store/vec4 v000000000287c5b0_0, 0, 32;
    %vpi_func 3 20 "$fopen" 32, "../common_dump/data_memory_result.txt" {0 0 0};
    %store/vec4 v000000000287c510_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000287b6b0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000000000287b6b0_0;
    %cmpi/s 250, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %vpi_func 3 22 "$random" 32 {0 0 0};
    %ix/getv/s 4, v000000000287b6b0_0;
    %store/vec4a v000000000287b750, 4, 0;
    %load/vec4 v000000000287b6b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000287b6b0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000287b6b0_0, 0, 32;
T_9.2 ;
    %load/vec4 v000000000287b6b0_0;
    %cmpi/s 250, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.3, 5;
    %vpi_call 3 25 "$fdisplay", v000000000287c5b0_0, "memory location %d : %d", v000000000287b6b0_0, &A<v000000000287b750, v000000000287b6b0_0 > {0 0 0};
    %load/vec4 v000000000287b6b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000287b6b0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %end;
    .thread T_9;
    .scope S_000000000284c1b0;
T_10 ;
    %wait E_0000000002888ae0;
    %load/vec4 v000000000287b110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000000000287bf70_0;
    %ix/getv 3, v000000000287c010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000287b750, 0, 4;
=======
    .scope S_00000000008c2280;
T_9 ;
    %vpi_func 3 30 "$fopen" 32, "../common_dump/data_memory_result.txt" {0 0 0};
    %store/vec4 v00000000008bac00_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_00000000008c2280;
T_10 ;
    %wait E_00000000008c6a90;
    %load/vec4 v00000000008ba660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008ba3e0_0, 0, 32;
T_10.2 ;
    %load/vec4 v00000000008ba3e0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000000008ba3e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000008bad40, 0, 4;
    %load/vec4 v00000000008ba3e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008ba3e0_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %jmp T_10.1;
>>>>>>> refs/remotes/origin/master
T_10.0 ;
    %load/vec4 v00000000008ba520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v000000000289b8c0_0;
    %ix/getv 3, v00000000008bb6a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000008bad40, 0, 4;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
<<<<<<< HEAD
    .scope S_000000000284c1b0;
T_11 ;
    %wait E_0000000002889220;
    %vpi_call 3 35 "$display", "---dumping all the values stored in data memory---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000287b6b0_0, 0, 32;
T_11.0 ;
    %load/vec4 v000000000287b6b0_0;
    %cmpi/s 250, 0, 32;
    %jmp/0xz T_11.1, 5;
    %vpi_call 3 37 "$fdisplay", v000000000287c510_0, &A<v000000000287b750, v000000000287b6b0_0 > {0 0 0};
    %load/vec4 v000000000287b6b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000287b6b0_0, 0, 32;
=======
    .scope S_00000000008c2280;
T_11 ;
    %wait E_00000000008c6650;
    %vpi_call 3 47 "$display", "---dumping all the values stored in data memory---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008ba3e0_0, 0, 32;
T_11.0 ;
    %load/vec4 v00000000008ba3e0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_11.1, 5;
    %vpi_call 3 49 "$fdisplay", v00000000008bac00_0, &A<v00000000008bad40, v00000000008ba3e0_0 > {0 0 0};
    %load/vec4 v00000000008ba3e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008ba3e0_0, 0, 32;
>>>>>>> refs/remotes/origin/master
    %jmp T_11.0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
<<<<<<< HEAD
    .scope S_000000000284c030;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f3ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028f2690_0, 0, 1;
    %delay 11, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f2690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f3130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f2870_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_000000000284c030;
T_13 ;
    %delay 5, 0;
    %load/vec4 v00000000028f3ef0_0;
    %inv;
    %store/vec4 v00000000028f3ef0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_000000000284c030;
T_14 ;
    %wait E_00000000028898e0;
    %load/vec4 v00000000028f2550_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028f3130_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028f2870_0, 0, 1;
=======
    .scope S_00000000008c2100;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028a1b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028a0090_0, 0, 1;
    %delay 11, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028a0090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028a0a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028a04f0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_00000000008c2100;
T_13 ;
    %delay 5, 0;
    %load/vec4 v00000000028a1b70_0;
    %inv;
    %store/vec4 v00000000028a1b70_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_00000000008c2100;
T_14 ;
    %wait E_00000000008c64d0;
    %load/vec4 v00000000028a0770_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028a0a90_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028a04f0_0, 0, 1;
>>>>>>> refs/remotes/origin/master
    %delay 1, 0;
    %vpi_call 2 111 "$finish" {0 0 0};
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "tb_microprocessor.v";
    "./data_mem.v";
    "./../core/mips_processor.v";
    "./../core/alu_b_mux.v";
    "./../core/alu_unit.v";
    "./../core/control_unit.v";
    "./../core/pc_mux.v";
    "./../core/register_file.v";
    "./../core/write_data_mux.v";
    "./../core/write_reg_mux.v";
    "./instruction_mem_rom.v";
