INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/Desktop/Documentos/2025/arqui/proyecto_parcial/proyecto_parcial.srcs/sources_1/new/fsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sofia/Desktop/Documentos/2025/arqui/proyecto_parcial/proyecto_parcial.srcs/sim_1/new/tb_fsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fsub
