/* (c) HighTec EDV-Systeme GmbH */

/* block "SENT" of TriCore TC1798 (120 SFRs) */

#ifndef _HAVE_TRICORE_SENT_ADDRESSES_H_
#define _HAVE_TRICORE_SENT_ADDRESSES_H_

#define SENT_CLC_ADDR         0xF0321000     /* "SENT Clock Control Register" */
#define SENT_ID_ADDR          0xF0321008     /* "Module Identification Register" */
#define SENT_FDR_ADDR         0xF032100C     /* "SENT Fractional Divider Register" */
#define SENT_INTOV_ADDR       0xF0321014     /* "Interrupt Overview Register" */
#define SENT_RDR0_ADDR        0xF0321080     /* "Receive Data Register 0" */
#define SENT_RDR1_ADDR        0xF0321084     /* "Receive Data Register 1" */
#define SENT_RDR2_ADDR        0xF0321088     /* "Receive Data Register 2" */
#define SENT_RDR3_ADDR        0xF032108C     /* "Receive Data Register 3" */
#define SENT_RDR4_ADDR        0xF0321090     /* "Receive Data Register 4" */
#define SENT_RDR5_ADDR        0xF0321094     /* "Receive Data Register 5" */
#define SENT_RDR6_ADDR        0xF0321098     /* "Receive Data Register 6" */
#define SENT_RDR7_ADDR        0xF032109C     /* "Receive Data Register 7" */
#define SENT_CPDR0_ADDR       0xF0321100     /* "Channel Pre Divider Register 0" */
#define SENT_CFDR0_ADDR       0xF0321104     /* "Channel Fractional Divider Register 0" */
#define SENT_RCR0_ADDR        0xF0321108     /* "Receiver Control Register 0" */
#define SENT_RSR0_ADDR        0xF032110C     /* "Receive Status Register 0" */
#define SENT_SDS0_ADDR        0xF0321110     /* "Serial Data and Status Register 0" */
#define SENT_IOCR0_ADDR       0xF0321114     /* "Input and Output Control Register 0" */
#define SENT_SCR0_ADDR        0xF0321118     /* "SPC Control Register 0" */
#define SENT_VIEW0_ADDR       0xF032111C     /* "Receive Data View Register 0" */
#define SENT_INTSTAT0_ADDR    0xF0321120     /* "Interrupt Status Register 0" */
#define SENT_INTSET0_ADDR     0xF0321124     /* "Interrupt Set Register 0" */
#define SENT_INTCLR0_ADDR     0xF0321128     /* "Interrupt Clear Register 0" */
#define SENT_INTEN0_ADDR      0xF032112C     /* "Interrupt Enable Register 0" */
#define SENT_INP0_ADDR        0xF0321130     /* "Interrupt Node Pointer Register 0" */
#define SENT_CPDR1_ADDR       0xF0321140     /* "Channel Pre Divider Register 1" */
#define SENT_CFDR1_ADDR       0xF0321144     /* "Channel Fractional Divider Register 1" */
#define SENT_RCR1_ADDR        0xF0321148     /* "Receiver Control Register 1" */
#define SENT_RSR1_ADDR        0xF032114C     /* "Receive Status Register 1" */
#define SENT_SDS1_ADDR        0xF0321150     /* "Serial Data and Status Register 1" */
#define SENT_IOCR1_ADDR       0xF0321154     /* "Input and Output Control Register 1" */
#define SENT_SCR1_ADDR        0xF0321158     /* "SPC Control Register 1" */
#define SENT_VIEW1_ADDR       0xF032115C     /* "Receive Data View Register 1" */
#define SENT_INTSTAT1_ADDR    0xF0321160     /* "Interrupt Status Register 1" */
#define SENT_INTSET1_ADDR     0xF0321164     /* "Interrupt Set Register 1" */
#define SENT_INTCLR1_ADDR     0xF0321168     /* "Interrupt Clear Register 1" */
#define SENT_INTEN1_ADDR      0xF032116C     /* "Interrupt Enable Register 1" */
#define SENT_INP1_ADDR        0xF0321170     /* "Interrupt Node Pointer Register 1" */
#define SENT_CPDR2_ADDR       0xF0321180     /* "Channel Pre Divider Register 2" */
#define SENT_CFDR2_ADDR       0xF0321184     /* "Channel Fractional Divider Register 2" */
#define SENT_RCR2_ADDR        0xF0321188     /* "Receiver Control Register 2" */
#define SENT_RSR2_ADDR        0xF032118C     /* "Receive Status Register 2" */
#define SENT_SDS2_ADDR        0xF0321190     /* "Serial Data and Status Register 2" */
#define SENT_IOCR2_ADDR       0xF0321194     /* "Input and Output Control Register 2" */
#define SENT_SCR2_ADDR        0xF0321198     /* "SPC Control Register 2" */
#define SENT_VIEW2_ADDR       0xF032119C     /* "Receive Data View Register 2" */
#define SENT_INTSTAT2_ADDR    0xF03211A0     /* "Interrupt Status Register 2" */
#define SENT_INTSET2_ADDR     0xF03211A4     /* "Interrupt Set Register 2" */
#define SENT_INTCLR2_ADDR     0xF03211A8     /* "Interrupt Clear Register 2" */
#define SENT_INTEN2_ADDR      0xF03211AC     /* "Interrupt Enable Register 2" */
#define SENT_INP2_ADDR        0xF03211B0     /* "Interrupt Node Pointer Register 2" */
#define SENT_CPDR3_ADDR       0xF03211C0     /* "Channel Pre Divider Register 3" */
#define SENT_CFDR3_ADDR       0xF03211C4     /* "Channel Fractional Divider Register 3" */
#define SENT_RCR3_ADDR        0xF03211C8     /* "Receiver Control Register 3" */
#define SENT_RSR3_ADDR        0xF03211CC     /* "Receive Status Register 3" */
#define SENT_SDS3_ADDR        0xF03211D0     /* "Serial Data and Status Register 3" */
#define SENT_IOCR3_ADDR       0xF03211D4     /* "Input and Output Control Register 3" */
#define SENT_SCR3_ADDR        0xF03211D8     /* "SPC Control Register 3" */
#define SENT_VIEW3_ADDR       0xF03211DC     /* "Receive Data View Register 3" */
#define SENT_INTSTAT3_ADDR    0xF03211E0     /* "Interrupt Status Register 3" */
#define SENT_INTSET3_ADDR     0xF03211E4     /* "Interrupt Set Register 3" */
#define SENT_INTCLR3_ADDR     0xF03211E8     /* "Interrupt Clear Register 3" */
#define SENT_INTEN3_ADDR      0xF03211EC     /* "Interrupt Enable Register 3" */
#define SENT_INP3_ADDR        0xF03211F0     /* "Interrupt Node Pointer Register 3" */
#define SENT_CPDR4_ADDR       0xF0321200     /* "Channel Pre Divider Register 4" */
#define SENT_CFDR4_ADDR       0xF0321204     /* "Channel Fractional Divider Register 4" */
#define SENT_RCR4_ADDR        0xF0321208     /* "Receiver Control Register 4" */
#define SENT_RSR4_ADDR        0xF032120C     /* "Receive Status Register 4" */
#define SENT_SDS4_ADDR        0xF0321210     /* "Serial Data and Status Register 4" */
#define SENT_IOCR4_ADDR       0xF0321214     /* "Input and Output Control Register 4" */
#define SENT_SCR4_ADDR        0xF0321218     /* "SPC Control Register 4" */
#define SENT_VIEW4_ADDR       0xF032121C     /* "Receive Data View Register 4" */
#define SENT_INTSTAT4_ADDR    0xF0321220     /* "Interrupt Status Register 4" */
#define SENT_INTSET4_ADDR     0xF0321224     /* "Interrupt Set Register 4" */
#define SENT_INTCLR4_ADDR     0xF0321228     /* "Interrupt Clear Register 4" */
#define SENT_INTEN4_ADDR      0xF032122C     /* "Interrupt Enable Register 4" */
#define SENT_INP4_ADDR        0xF0321230     /* "Interrupt Node Pointer Register 4" */
#define SENT_CPDR5_ADDR       0xF0321240     /* "Channel Pre Divider Register 5" */
#define SENT_CFDR5_ADDR       0xF0321244     /* "Channel Fractional Divider Register 5" */
#define SENT_RCR5_ADDR        0xF0321248     /* "Receiver Control Register 5" */
#define SENT_RSR5_ADDR        0xF032124C     /* "Receive Status Register 5" */
#define SENT_SDS5_ADDR        0xF0321250     /* "Serial Data and Status Register 5" */
#define SENT_IOCR5_ADDR       0xF0321254     /* "Input and Output Control Register 5" */
#define SENT_SCR5_ADDR        0xF0321258     /* "SPC Control Register 5" */
#define SENT_VIEW5_ADDR       0xF032125C     /* "Receive Data View Register 5" */
#define SENT_INTSTAT5_ADDR    0xF0321260     /* "Interrupt Status Register 5" */
#define SENT_INTSET5_ADDR     0xF0321264     /* "Interrupt Set Register 5" */
#define SENT_INTCLR5_ADDR     0xF0321268     /* "Interrupt Clear Register 5" */
#define SENT_INTEN5_ADDR      0xF032126C     /* "Interrupt Enable Register 5" */
#define SENT_INP5_ADDR        0xF0321270     /* "Interrupt Node Pointer Register 5" */
#define SENT_CPDR6_ADDR       0xF0321280     /* "Channel Pre Divider Register 6" */
#define SENT_CFDR6_ADDR       0xF0321284     /* "Channel Fractional Divider Register 6" */
#define SENT_RCR6_ADDR        0xF0321288     /* "Receiver Control Register 6" */
#define SENT_RSR6_ADDR        0xF032128C     /* "Receive Status Register 6" */
#define SENT_SDS6_ADDR        0xF0321290     /* "Serial Data and Status Register 6" */
#define SENT_IOCR6_ADDR       0xF0321294     /* "Input and Output Control Register 6" */
#define SENT_SCR6_ADDR        0xF0321298     /* "SPC Control Register 6" */
#define SENT_VIEW6_ADDR       0xF032129C     /* "Receive Data View Register 6" */
#define SENT_INTSTAT6_ADDR    0xF03212A0     /* "Interrupt Status Register 6" */
#define SENT_INTSET6_ADDR     0xF03212A4     /* "Interrupt Set Register 6" */
#define SENT_INTCLR6_ADDR     0xF03212A8     /* "Interrupt Clear Register 6" */
#define SENT_INTEN6_ADDR      0xF03212AC     /* "Interrupt Enable Register 6" */
#define SENT_INP6_ADDR        0xF03212B0     /* "Interrupt Node Pointer Register 6" */
#define SENT_CPDR7_ADDR       0xF03212C0     /* "Channel Pre Divider Register 7" */
#define SENT_CFDR7_ADDR       0xF03212C4     /* "Channel Fractional Divider Register 7" */
#define SENT_RCR7_ADDR        0xF03212C8     /* "Receiver Control Register 7" */
#define SENT_RSR7_ADDR        0xF03212CC     /* "Receive Status Register 7" */
#define SENT_SDS7_ADDR        0xF03212D0     /* "Serial Data and Status Register 7" */
#define SENT_IOCR7_ADDR       0xF03212D4     /* "Input and Output Control Register 7" */
#define SENT_SCR7_ADDR        0xF03212D8     /* "SPC Control Register 7" */
#define SENT_VIEW7_ADDR       0xF03212DC     /* "Receive Data View Register 7" */
#define SENT_INTSTAT7_ADDR    0xF03212E0     /* "Interrupt Status Register 7" */
#define SENT_INTSET7_ADDR     0xF03212E4     /* "Interrupt Set Register 7" */
#define SENT_INTCLR7_ADDR     0xF03212E8     /* "Interrupt Clear Register 7" */
#define SENT_INTEN7_ADDR      0xF03212EC     /* "Interrupt Enable Register 7" */
#define SENT_INP7_ADDR        0xF03212F0     /* "Interrupt Node Pointer Register 7" */
#define SENT_SRC3_ADDR        0xF03219F0     /* "Service Request Control 3 Register" */
#define SENT_SRC2_ADDR        0xF03219F4     /* "Service Request Control 2 Register" */
#define SENT_SRC1_ADDR        0xF03219F8     /* "Service Request Control 1 Register" */
#define SENT_SRC0_ADDR        0xF03219FC     /* "Service Request Control 0 Register" */


#endif /* _HAVE_TRICORE_SENT_ADDRESSES_H_ (block "SENT") */


