
MDP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011d6c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001090  08011f00  08011f00  00012f00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012f90  08012f90  00014254  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08012f90  08012f90  00013f90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012f98  08012f98  00014254  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012f98  08012f98  00013f98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012f9c  08012f9c  00013f9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000254  20000000  08012fa0  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00014254  2**0
                  CONTENTS
 10 .bss          00005424  20000254  20000254  00014254  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20005678  20005678  00014254  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00014254  2**0
                  CONTENTS, READONLY
 13 .debug_info   00021c3c  00000000  00000000  00014284  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005187  00000000  00000000  00035ec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001db0  00000000  00000000  0003b048  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000174f  00000000  00000000  0003cdf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026d97  00000000  00000000  0003e547  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00022b2c  00000000  00000000  000652de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2bfd  00000000  00000000  00087e0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0016aa07  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009128  00000000  00000000  0016aa4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000099  00000000  00000000  00173b74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000254 	.word	0x20000254
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08011ee4 	.word	0x08011ee4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000258 	.word	0x20000258
 80001cc:	08011ee4 	.word	0x08011ee4

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cbc:	f000 b9be 	b.w	800103c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	468e      	mov	lr, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	4688      	mov	r8, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d962      	bls.n	8000e20 <__udivmoddi4+0xdc>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	b14e      	cbz	r6, 8000d74 <__udivmoddi4+0x30>
 8000d60:	f1c6 0320 	rsb	r3, r6, #32
 8000d64:	fa01 f806 	lsl.w	r8, r1, r6
 8000d68:	fa20 f303 	lsr.w	r3, r0, r3
 8000d6c:	40b7      	lsls	r7, r6
 8000d6e:	ea43 0808 	orr.w	r8, r3, r8
 8000d72:	40b4      	lsls	r4, r6
 8000d74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d80:	0c23      	lsrs	r3, r4, #16
 8000d82:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d8a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x62>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d98:	f080 80ea 	bcs.w	8000f70 <__udivmoddi4+0x22c>
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	f240 80e7 	bls.w	8000f70 <__udivmoddi4+0x22c>
 8000da2:	3902      	subs	r1, #2
 8000da4:	443b      	add	r3, r7
 8000da6:	1a9a      	subs	r2, r3, r2
 8000da8:	b2a3      	uxth	r3, r4
 8000daa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000db6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dba:	459c      	cmp	ip, r3
 8000dbc:	d909      	bls.n	8000dd2 <__udivmoddi4+0x8e>
 8000dbe:	18fb      	adds	r3, r7, r3
 8000dc0:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000dc4:	f080 80d6 	bcs.w	8000f74 <__udivmoddi4+0x230>
 8000dc8:	459c      	cmp	ip, r3
 8000dca:	f240 80d3 	bls.w	8000f74 <__udivmoddi4+0x230>
 8000dce:	443b      	add	r3, r7
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd6:	eba3 030c 	sub.w	r3, r3, ip
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11d      	cbz	r5, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40f3      	lsrs	r3, r6
 8000de0:	2200      	movs	r2, #0
 8000de2:	e9c5 3200 	strd	r3, r2, [r5]
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d905      	bls.n	8000dfa <__udivmoddi4+0xb6>
 8000dee:	b10d      	cbz	r5, 8000df4 <__udivmoddi4+0xb0>
 8000df0:	e9c5 0100 	strd	r0, r1, [r5]
 8000df4:	2100      	movs	r1, #0
 8000df6:	4608      	mov	r0, r1
 8000df8:	e7f5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000dfa:	fab3 f183 	clz	r1, r3
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	d146      	bne.n	8000e90 <__udivmoddi4+0x14c>
 8000e02:	4573      	cmp	r3, lr
 8000e04:	d302      	bcc.n	8000e0c <__udivmoddi4+0xc8>
 8000e06:	4282      	cmp	r2, r0
 8000e08:	f200 8105 	bhi.w	8001016 <__udivmoddi4+0x2d2>
 8000e0c:	1a84      	subs	r4, r0, r2
 8000e0e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e12:	2001      	movs	r0, #1
 8000e14:	4690      	mov	r8, r2
 8000e16:	2d00      	cmp	r5, #0
 8000e18:	d0e5      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e1a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e1e:	e7e2      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e20:	2a00      	cmp	r2, #0
 8000e22:	f000 8090 	beq.w	8000f46 <__udivmoddi4+0x202>
 8000e26:	fab2 f682 	clz	r6, r2
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	f040 80a4 	bne.w	8000f78 <__udivmoddi4+0x234>
 8000e30:	1a8a      	subs	r2, r1, r2
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e38:	b280      	uxth	r0, r0
 8000e3a:	b2bc      	uxth	r4, r7
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e42:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e4a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x11e>
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e58:	d202      	bcs.n	8000e60 <__udivmoddi4+0x11c>
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	f200 80e0 	bhi.w	8001020 <__udivmoddi4+0x2dc>
 8000e60:	46c4      	mov	ip, r8
 8000e62:	1a9b      	subs	r3, r3, r2
 8000e64:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e68:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e6c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e70:	fb02 f404 	mul.w	r4, r2, r4
 8000e74:	429c      	cmp	r4, r3
 8000e76:	d907      	bls.n	8000e88 <__udivmoddi4+0x144>
 8000e78:	18fb      	adds	r3, r7, r3
 8000e7a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e7e:	d202      	bcs.n	8000e86 <__udivmoddi4+0x142>
 8000e80:	429c      	cmp	r4, r3
 8000e82:	f200 80ca 	bhi.w	800101a <__udivmoddi4+0x2d6>
 8000e86:	4602      	mov	r2, r0
 8000e88:	1b1b      	subs	r3, r3, r4
 8000e8a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e8e:	e7a5      	b.n	8000ddc <__udivmoddi4+0x98>
 8000e90:	f1c1 0620 	rsb	r6, r1, #32
 8000e94:	408b      	lsls	r3, r1
 8000e96:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9a:	431f      	orrs	r7, r3
 8000e9c:	fa0e f401 	lsl.w	r4, lr, r1
 8000ea0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ea4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ea8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000eac:	4323      	orrs	r3, r4
 8000eae:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb2:	fa1f fc87 	uxth.w	ip, r7
 8000eb6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eba:	0c1c      	lsrs	r4, r3, #16
 8000ebc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ec0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ec4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ec8:	45a6      	cmp	lr, r4
 8000eca:	fa02 f201 	lsl.w	r2, r2, r1
 8000ece:	d909      	bls.n	8000ee4 <__udivmoddi4+0x1a0>
 8000ed0:	193c      	adds	r4, r7, r4
 8000ed2:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000ed6:	f080 809c 	bcs.w	8001012 <__udivmoddi4+0x2ce>
 8000eda:	45a6      	cmp	lr, r4
 8000edc:	f240 8099 	bls.w	8001012 <__udivmoddi4+0x2ce>
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	443c      	add	r4, r7
 8000ee4:	eba4 040e 	sub.w	r4, r4, lr
 8000ee8:	fa1f fe83 	uxth.w	lr, r3
 8000eec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ef0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ef8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000efc:	45a4      	cmp	ip, r4
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x1ce>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000f06:	f080 8082 	bcs.w	800100e <__udivmoddi4+0x2ca>
 8000f0a:	45a4      	cmp	ip, r4
 8000f0c:	d97f      	bls.n	800100e <__udivmoddi4+0x2ca>
 8000f0e:	3b02      	subs	r3, #2
 8000f10:	443c      	add	r4, r7
 8000f12:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f16:	eba4 040c 	sub.w	r4, r4, ip
 8000f1a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f1e:	4564      	cmp	r4, ip
 8000f20:	4673      	mov	r3, lr
 8000f22:	46e1      	mov	r9, ip
 8000f24:	d362      	bcc.n	8000fec <__udivmoddi4+0x2a8>
 8000f26:	d05f      	beq.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x1fe>
 8000f2a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f2e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f32:	fa04 f606 	lsl.w	r6, r4, r6
 8000f36:	fa22 f301 	lsr.w	r3, r2, r1
 8000f3a:	431e      	orrs	r6, r3
 8000f3c:	40cc      	lsrs	r4, r1
 8000f3e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f42:	2100      	movs	r1, #0
 8000f44:	e74f      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000f46:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f4a:	0c01      	lsrs	r1, r0, #16
 8000f4c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f50:	b280      	uxth	r0, r0
 8000f52:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f56:	463b      	mov	r3, r7
 8000f58:	4638      	mov	r0, r7
 8000f5a:	463c      	mov	r4, r7
 8000f5c:	46b8      	mov	r8, r7
 8000f5e:	46be      	mov	lr, r7
 8000f60:	2620      	movs	r6, #32
 8000f62:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f66:	eba2 0208 	sub.w	r2, r2, r8
 8000f6a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f6e:	e766      	b.n	8000e3e <__udivmoddi4+0xfa>
 8000f70:	4601      	mov	r1, r0
 8000f72:	e718      	b.n	8000da6 <__udivmoddi4+0x62>
 8000f74:	4610      	mov	r0, r2
 8000f76:	e72c      	b.n	8000dd2 <__udivmoddi4+0x8e>
 8000f78:	f1c6 0220 	rsb	r2, r6, #32
 8000f7c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f80:	40b7      	lsls	r7, r6
 8000f82:	40b1      	lsls	r1, r6
 8000f84:	fa20 f202 	lsr.w	r2, r0, r2
 8000f88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f92:	b2bc      	uxth	r4, r7
 8000f94:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f98:	0c11      	lsrs	r1, r2, #16
 8000f9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f9e:	fb08 f904 	mul.w	r9, r8, r4
 8000fa2:	40b0      	lsls	r0, r6
 8000fa4:	4589      	cmp	r9, r1
 8000fa6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000faa:	b280      	uxth	r0, r0
 8000fac:	d93e      	bls.n	800102c <__udivmoddi4+0x2e8>
 8000fae:	1879      	adds	r1, r7, r1
 8000fb0:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000fb4:	d201      	bcs.n	8000fba <__udivmoddi4+0x276>
 8000fb6:	4589      	cmp	r9, r1
 8000fb8:	d81f      	bhi.n	8000ffa <__udivmoddi4+0x2b6>
 8000fba:	eba1 0109 	sub.w	r1, r1, r9
 8000fbe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc2:	fb09 f804 	mul.w	r8, r9, r4
 8000fc6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fca:	b292      	uxth	r2, r2
 8000fcc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fd0:	4542      	cmp	r2, r8
 8000fd2:	d229      	bcs.n	8001028 <__udivmoddi4+0x2e4>
 8000fd4:	18ba      	adds	r2, r7, r2
 8000fd6:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000fda:	d2c4      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fdc:	4542      	cmp	r2, r8
 8000fde:	d2c2      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fe0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fe4:	443a      	add	r2, r7
 8000fe6:	e7be      	b.n	8000f66 <__udivmoddi4+0x222>
 8000fe8:	45f0      	cmp	r8, lr
 8000fea:	d29d      	bcs.n	8000f28 <__udivmoddi4+0x1e4>
 8000fec:	ebbe 0302 	subs.w	r3, lr, r2
 8000ff0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ff4:	3801      	subs	r0, #1
 8000ff6:	46e1      	mov	r9, ip
 8000ff8:	e796      	b.n	8000f28 <__udivmoddi4+0x1e4>
 8000ffa:	eba7 0909 	sub.w	r9, r7, r9
 8000ffe:	4449      	add	r1, r9
 8001000:	f1a8 0c02 	sub.w	ip, r8, #2
 8001004:	fbb1 f9fe 	udiv	r9, r1, lr
 8001008:	fb09 f804 	mul.w	r8, r9, r4
 800100c:	e7db      	b.n	8000fc6 <__udivmoddi4+0x282>
 800100e:	4673      	mov	r3, lr
 8001010:	e77f      	b.n	8000f12 <__udivmoddi4+0x1ce>
 8001012:	4650      	mov	r0, sl
 8001014:	e766      	b.n	8000ee4 <__udivmoddi4+0x1a0>
 8001016:	4608      	mov	r0, r1
 8001018:	e6fd      	b.n	8000e16 <__udivmoddi4+0xd2>
 800101a:	443b      	add	r3, r7
 800101c:	3a02      	subs	r2, #2
 800101e:	e733      	b.n	8000e88 <__udivmoddi4+0x144>
 8001020:	f1ac 0c02 	sub.w	ip, ip, #2
 8001024:	443b      	add	r3, r7
 8001026:	e71c      	b.n	8000e62 <__udivmoddi4+0x11e>
 8001028:	4649      	mov	r1, r9
 800102a:	e79c      	b.n	8000f66 <__udivmoddi4+0x222>
 800102c:	eba1 0109 	sub.w	r1, r1, r9
 8001030:	46c4      	mov	ip, r8
 8001032:	fbb1 f9fe 	udiv	r9, r1, lr
 8001036:	fb09 f804 	mul.w	r8, r9, r4
 800103a:	e7c4      	b.n	8000fc6 <__udivmoddi4+0x282>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <_ICM20948_SelectUserBank>:
 * @param hi2c I2C handle
 * @param selectI2cAddress I2C address selector (0 or 1)
 * @param userBankNum User bank number (0-3)
 * @retval HAL status
 */
static HAL_StatusTypeDef _ICM20948_SelectUserBank(I2C_HandleTypeDef *hi2c, uint8_t selectI2cAddress, int userBankNum) {
 8001040:	b580      	push	{r7, lr}
 8001042:	b08a      	sub	sp, #40	@ 0x28
 8001044:	af04      	add	r7, sp, #16
 8001046:	60f8      	str	r0, [r7, #12]
 8001048:	460b      	mov	r3, r1
 800104a:	607a      	str	r2, [r7, #4]
 800104c:	72fb      	strb	r3, [r7, #11]
    HAL_StatusTypeDef status = HAL_OK;
 800104e:	2300      	movs	r3, #0
 8001050:	75fb      	strb	r3, [r7, #23]
    uint8_t writeData = userBankNum << 4; // Shift to bits 4-7
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	b2db      	uxtb	r3, r3
 8001056:	011b      	lsls	r3, r3, #4
 8001058:	b2db      	uxtb	r3, r3
 800105a:	757b      	strb	r3, [r7, #21]
    uint8_t deviceI2CAddress = (selectI2cAddress == 0) ? ICM20948__I2C_SLAVE_ADDRESS_1 : ICM20948__I2C_SLAVE_ADDRESS_2;
 800105c:	7afb      	ldrb	r3, [r7, #11]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d101      	bne.n	8001066 <_ICM20948_SelectUserBank+0x26>
 8001062:	2368      	movs	r3, #104	@ 0x68
 8001064:	e000      	b.n	8001068 <_ICM20948_SelectUserBank+0x28>
 8001066:	2369      	movs	r3, #105	@ 0x69
 8001068:	75bb      	strb	r3, [r7, #22]

    status = HAL_I2C_Mem_Write(
 800106a:	7dbb      	ldrb	r3, [r7, #22]
 800106c:	b29b      	uxth	r3, r3
 800106e:	005b      	lsls	r3, r3, #1
 8001070:	b299      	uxth	r1, r3
 8001072:	230a      	movs	r3, #10
 8001074:	9302      	str	r3, [sp, #8]
 8001076:	2301      	movs	r3, #1
 8001078:	9301      	str	r3, [sp, #4]
 800107a:	f107 0315 	add.w	r3, r7, #21
 800107e:	9300      	str	r3, [sp, #0]
 8001080:	2301      	movs	r3, #1
 8001082:	227f      	movs	r2, #127	@ 0x7f
 8001084:	68f8      	ldr	r0, [r7, #12]
 8001086:	f005 fc91 	bl	80069ac <HAL_I2C_Mem_Write>
 800108a:	4603      	mov	r3, r0
 800108c:	75fb      	strb	r3, [r7, #23]
        I2C_MEMADD_SIZE_8BIT,
        &writeData,
        I2C_MEMADD_SIZE_8BIT,
        10);

    return status;
 800108e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001090:	4618      	mov	r0, r3
 8001092:	3718      	adds	r7, #24
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}

08001098 <_ICM20948_WriteByte>:
 * @param selectI2cAddress I2C address selector (0 or 1)
 * @param registerAddress Register address to write to
 * @param writeData Data to write
 * @retval HAL status
 */
static HAL_StatusTypeDef _ICM20948_WriteByte(I2C_HandleTypeDef *hi2c, uint8_t selectI2cAddress, uint8_t registerAddress, uint8_t writeData) {
 8001098:	b580      	push	{r7, lr}
 800109a:	b088      	sub	sp, #32
 800109c:	af04      	add	r7, sp, #16
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	4608      	mov	r0, r1
 80010a2:	4611      	mov	r1, r2
 80010a4:	461a      	mov	r2, r3
 80010a6:	4603      	mov	r3, r0
 80010a8:	70fb      	strb	r3, [r7, #3]
 80010aa:	460b      	mov	r3, r1
 80010ac:	70bb      	strb	r3, [r7, #2]
 80010ae:	4613      	mov	r3, r2
 80010b0:	707b      	strb	r3, [r7, #1]
    HAL_StatusTypeDef status = HAL_OK;
 80010b2:	2300      	movs	r3, #0
 80010b4:	73fb      	strb	r3, [r7, #15]
    uint8_t deviceI2CAddress = (selectI2cAddress == 0) ? ICM20948__I2C_SLAVE_ADDRESS_1 : ICM20948__I2C_SLAVE_ADDRESS_2;
 80010b6:	78fb      	ldrb	r3, [r7, #3]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d101      	bne.n	80010c0 <_ICM20948_WriteByte+0x28>
 80010bc:	2368      	movs	r3, #104	@ 0x68
 80010be:	e000      	b.n	80010c2 <_ICM20948_WriteByte+0x2a>
 80010c0:	2369      	movs	r3, #105	@ 0x69
 80010c2:	73bb      	strb	r3, [r7, #14]

    status = HAL_I2C_Mem_Write(
 80010c4:	7bbb      	ldrb	r3, [r7, #14]
 80010c6:	b29b      	uxth	r3, r3
 80010c8:	005b      	lsls	r3, r3, #1
 80010ca:	b299      	uxth	r1, r3
 80010cc:	78bb      	ldrb	r3, [r7, #2]
 80010ce:	b29a      	uxth	r2, r3
 80010d0:	230a      	movs	r3, #10
 80010d2:	9302      	str	r3, [sp, #8]
 80010d4:	2301      	movs	r3, #1
 80010d6:	9301      	str	r3, [sp, #4]
 80010d8:	1c7b      	adds	r3, r7, #1
 80010da:	9300      	str	r3, [sp, #0]
 80010dc:	2301      	movs	r3, #1
 80010de:	6878      	ldr	r0, [r7, #4]
 80010e0:	f005 fc64 	bl	80069ac <HAL_I2C_Mem_Write>
 80010e4:	4603      	mov	r3, r0
 80010e6:	73fb      	strb	r3, [r7, #15]
        I2C_MEMADD_SIZE_8BIT,
        &writeData,
        I2C_MEMADD_SIZE_8BIT,
        10);

    return status;
 80010e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3710      	adds	r7, #16
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}

080010f2 <_ICM20948_BurstRead>:
 * @param startAddress Starting register address
 * @param amountOfRegistersToRead Number of registers to read
 * @param readData Buffer to store read data
 * @retval HAL status
 */
static HAL_StatusTypeDef _ICM20948_BurstRead(I2C_HandleTypeDef *hi2c, uint8_t selectI2cAddress, uint8_t startAddress, uint16_t amountOfRegistersToRead, uint8_t *readData) {
 80010f2:	b580      	push	{r7, lr}
 80010f4:	b088      	sub	sp, #32
 80010f6:	af04      	add	r7, sp, #16
 80010f8:	6078      	str	r0, [r7, #4]
 80010fa:	4608      	mov	r0, r1
 80010fc:	4611      	mov	r1, r2
 80010fe:	461a      	mov	r2, r3
 8001100:	4603      	mov	r3, r0
 8001102:	70fb      	strb	r3, [r7, #3]
 8001104:	460b      	mov	r3, r1
 8001106:	70bb      	strb	r3, [r7, #2]
 8001108:	4613      	mov	r3, r2
 800110a:	803b      	strh	r3, [r7, #0]
    HAL_StatusTypeDef status = HAL_OK;
 800110c:	2300      	movs	r3, #0
 800110e:	73fb      	strb	r3, [r7, #15]
    uint8_t deviceI2CAddress = (selectI2cAddress == 0) ? ICM20948__I2C_SLAVE_ADDRESS_1 : ICM20948__I2C_SLAVE_ADDRESS_2;
 8001110:	78fb      	ldrb	r3, [r7, #3]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d101      	bne.n	800111a <_ICM20948_BurstRead+0x28>
 8001116:	2368      	movs	r3, #104	@ 0x68
 8001118:	e000      	b.n	800111c <_ICM20948_BurstRead+0x2a>
 800111a:	2369      	movs	r3, #105	@ 0x69
 800111c:	73bb      	strb	r3, [r7, #14]

    status = HAL_I2C_Mem_Read(
 800111e:	7bbb      	ldrb	r3, [r7, #14]
 8001120:	b29b      	uxth	r3, r3
 8001122:	005b      	lsls	r3, r3, #1
 8001124:	b299      	uxth	r1, r3
 8001126:	78bb      	ldrb	r3, [r7, #2]
 8001128:	b29a      	uxth	r2, r3
 800112a:	230a      	movs	r3, #10
 800112c:	9302      	str	r3, [sp, #8]
 800112e:	883b      	ldrh	r3, [r7, #0]
 8001130:	9301      	str	r3, [sp, #4]
 8001132:	69bb      	ldr	r3, [r7, #24]
 8001134:	9300      	str	r3, [sp, #0]
 8001136:	2301      	movs	r3, #1
 8001138:	6878      	ldr	r0, [r7, #4]
 800113a:	f005 fd31 	bl	8006ba0 <HAL_I2C_Mem_Read>
 800113e:	4603      	mov	r3, r0
 8001140:	73fb      	strb	r3, [r7, #15]
        I2C_MEMADD_SIZE_8BIT,
        readData,
        amountOfRegistersToRead,
        10);

    return status;
 8001142:	7bfb      	ldrb	r3, [r7, #15]
}
 8001144:	4618      	mov	r0, r3
 8001146:	3710      	adds	r7, #16
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}

0800114c <ICM20948_isI2cAddress1>:
/**
 * @brief Check if ICM20948 is available at I2C address 1 (0x68)
 * @param hi2c I2C handle
 * @retval 1 if device found, 0 if not found
 */
uint8_t ICM20948_isI2cAddress1(I2C_HandleTypeDef *hi2c) {
 800114c:	b580      	push	{r7, lr}
 800114e:	b084      	sub	sp, #16
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef addressStatus = HAL_I2C_IsDeviceReady(hi2c, ICM20948__I2C_SLAVE_ADDRESS_1 << 1, 5, 50);
 8001154:	2332      	movs	r3, #50	@ 0x32
 8001156:	2205      	movs	r2, #5
 8001158:	21d0      	movs	r1, #208	@ 0xd0
 800115a:	6878      	ldr	r0, [r7, #4]
 800115c:	f005 ff52 	bl	8007004 <HAL_I2C_IsDeviceReady>
 8001160:	4603      	mov	r3, r0
 8001162:	73fb      	strb	r3, [r7, #15]
    return (addressStatus == HAL_OK) ? 1 : 0;
 8001164:	7bfb      	ldrb	r3, [r7, #15]
 8001166:	2b00      	cmp	r3, #0
 8001168:	bf0c      	ite	eq
 800116a:	2301      	moveq	r3, #1
 800116c:	2300      	movne	r3, #0
 800116e:	b2db      	uxtb	r3, r3
}
 8001170:	4618      	mov	r0, r3
 8001172:	3710      	adds	r7, #16
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}

08001178 <ICM20948_isI2cAddress2>:
/**
 * @brief Check if ICM20948 is available at I2C address 2 (0x69)
 * @param hi2c I2C handle
 * @retval 1 if device found, 0 if not found
 */
uint8_t ICM20948_isI2cAddress2(I2C_HandleTypeDef *hi2c) {
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef addressStatus = HAL_I2C_IsDeviceReady(hi2c, ICM20948__I2C_SLAVE_ADDRESS_2 << 1, 5, 50);
 8001180:	2332      	movs	r3, #50	@ 0x32
 8001182:	2205      	movs	r2, #5
 8001184:	21d2      	movs	r1, #210	@ 0xd2
 8001186:	6878      	ldr	r0, [r7, #4]
 8001188:	f005 ff3c 	bl	8007004 <HAL_I2C_IsDeviceReady>
 800118c:	4603      	mov	r3, r0
 800118e:	73fb      	strb	r3, [r7, #15]
    return (addressStatus == HAL_OK) ? 1 : 0;
 8001190:	7bfb      	ldrb	r3, [r7, #15]
 8001192:	2b00      	cmp	r3, #0
 8001194:	bf0c      	ite	eq
 8001196:	2301      	moveq	r3, #1
 8001198:	2300      	movne	r3, #0
 800119a:	b2db      	uxtb	r3, r3
}
 800119c:	4618      	mov	r0, r3
 800119e:	3710      	adds	r7, #16
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <ICM20948_init>:
 * @param hi2c I2C handle
 * @param selectI2cAddress I2C address selector (0 or 1)
 * @param selectGyroSensitivity Gyroscope sensitivity setting
 * @retval None
 */
void ICM20948_init(I2C_HandleTypeDef *hi2c, uint8_t selectI2cAddress, uint8_t selectGyroSensitivity) {
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b084      	sub	sp, #16
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
 80011ac:	460b      	mov	r3, r1
 80011ae:	70fb      	strb	r3, [r7, #3]
 80011b0:	4613      	mov	r3, r2
 80011b2:	70bb      	strb	r3, [r7, #2]
    HAL_StatusTypeDef status = HAL_OK;
 80011b4:	2300      	movs	r3, #0
 80011b6:	73fb      	strb	r3, [r7, #15]

    // Select User Bank 0
    status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 80011b8:	78fb      	ldrb	r3, [r7, #3]
 80011ba:	2200      	movs	r2, #0
 80011bc:	4619      	mov	r1, r3
 80011be:	6878      	ldr	r0, [r7, #4]
 80011c0:	f7ff ff3e 	bl	8001040 <_ICM20948_SelectUserBank>
 80011c4:	4603      	mov	r3, r0
 80011c6:	73fb      	strb	r3, [r7, #15]

    // Reset the device
    status = _ICM20948_WriteByte(
 80011c8:	78f9      	ldrb	r1, [r7, #3]
 80011ca:	2380      	movs	r3, #128	@ 0x80
 80011cc:	2206      	movs	r2, #6
 80011ce:	6878      	ldr	r0, [r7, #4]
 80011d0:	f7ff ff62 	bl	8001098 <_ICM20948_WriteByte>
 80011d4:	4603      	mov	r3, r0
 80011d6:	73fb      	strb	r3, [r7, #15]
        hi2c,
        selectI2cAddress,
        ICM20948__USER_BANK_0__PWR_MGMT_1__REGISTER,
        ICM20948_RESET);

    HAL_Delay(200); // Wait for reset to complete
 80011d8:	20c8      	movs	r0, #200	@ 0xc8
 80011da:	f004 ff0d 	bl	8005ff8 <HAL_Delay>

    // Set clock source to auto-select
    status = _ICM20948_WriteByte(
 80011de:	78f9      	ldrb	r1, [r7, #3]
 80011e0:	2301      	movs	r3, #1
 80011e2:	2206      	movs	r2, #6
 80011e4:	6878      	ldr	r0, [r7, #4]
 80011e6:	f7ff ff57 	bl	8001098 <_ICM20948_WriteByte>
 80011ea:	4603      	mov	r3, r0
 80011ec:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_0__PWR_MGMT_1__REGISTER,
        ICM20948_AUTO_SELECT_CLOCK);

    // Configure power management 2 (enable gyro and accel)
    status = _ICM20948_WriteByte(
 80011ee:	78f9      	ldrb	r1, [r7, #3]
 80011f0:	2300      	movs	r3, #0
 80011f2:	2207      	movs	r2, #7
 80011f4:	6878      	ldr	r0, [r7, #4]
 80011f6:	f7ff ff4f 	bl	8001098 <_ICM20948_WriteByte>
 80011fa:	4603      	mov	r3, r0
 80011fc:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_0__PWR_MGMT_2__REGISTER,
        0x00); // Enable all sensors

    // Select User Bank 2 for gyro configuration
    status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_2);
 80011fe:	78fb      	ldrb	r3, [r7, #3]
 8001200:	2202      	movs	r2, #2
 8001202:	4619      	mov	r1, r3
 8001204:	6878      	ldr	r0, [r7, #4]
 8001206:	f7ff ff1b 	bl	8001040 <_ICM20948_SelectUserBank>
 800120a:	4603      	mov	r3, r0
 800120c:	73fb      	strb	r3, [r7, #15]

    // Configure gyroscope
    // Note: selectGyroSensitivity constants are already pre-shifted to bits [2:1].
    // Do NOT shift again here.
    status = _ICM20948_WriteByte(
 800120e:	78bb      	ldrb	r3, [r7, #2]
 8001210:	f043 0318 	orr.w	r3, r3, #24
 8001214:	b2db      	uxtb	r3, r3
 8001216:	78f9      	ldrb	r1, [r7, #3]
 8001218:	2201      	movs	r2, #1
 800121a:	6878      	ldr	r0, [r7, #4]
 800121c:	f7ff ff3c 	bl	8001098 <_ICM20948_WriteByte>
 8001220:	4603      	mov	r3, r0
 8001222:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_2__GYRO_CONFIG_1__REGISTER,
        (3 << GYRO_DLPFCFG_BIT) | (selectGyroSensitivity) | (EN_GRYO_DLPF << GYRO_FCHOICE_BIT));

    // Configure accelerometer (enable and set sensitivity)
    status = _ICM20948_WriteByte(
 8001224:	78f9      	ldrb	r1, [r7, #3]
 8001226:	2319      	movs	r3, #25
 8001228:	2214      	movs	r2, #20
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	f7ff ff34 	bl	8001098 <_ICM20948_WriteByte>
 8001230:	4603      	mov	r3, r0
 8001232:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_2__ACCEL_CONFIG__REGISTER,
        3 << BIT_3 | ACCEL_FULL_SCALE_2G << BIT_1 | 0x01 << BIT_0);

    // Set sample rate divider
    status = _ICM20948_WriteByte(
 8001234:	78f9      	ldrb	r1, [r7, #3]
 8001236:	2316      	movs	r3, #22
 8001238:	2200      	movs	r2, #0
 800123a:	6878      	ldr	r0, [r7, #4]
 800123c:	f7ff ff2c 	bl	8001098 <_ICM20948_WriteByte>
 8001240:	4603      	mov	r3, r0
 8001242:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_2__GYRO_SMPLRT_DIV__REGISTER,
        0x16); // Sample rate  1.125 kHz / (1 + 0x16)  51 Hz

    // Return to User Bank 0
    status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 8001244:	78fb      	ldrb	r3, [r7, #3]
 8001246:	2200      	movs	r2, #0
 8001248:	4619      	mov	r1, r3
 800124a:	6878      	ldr	r0, [r7, #4]
 800124c:	f7ff fef8 	bl	8001040 <_ICM20948_SelectUserBank>
 8001250:	4603      	mov	r3, r0
 8001252:	73fb      	strb	r3, [r7, #15]

    // Disable internal I2C master to allow direct bypass access to AK09916
    status = _ICM20948_WriteByte(
 8001254:	78f9      	ldrb	r1, [r7, #3]
 8001256:	2300      	movs	r3, #0
 8001258:	2203      	movs	r2, #3
 800125a:	6878      	ldr	r0, [r7, #4]
 800125c:	f7ff ff1c 	bl	8001098 <_ICM20948_WriteByte>
 8001260:	4603      	mov	r3, r0
 8001262:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_0__USER_CTRL__REGISTER,
        0x00);

    // Configure interrupt pin
    status = _ICM20948_WriteByte(
 8001264:	78f9      	ldrb	r1, [r7, #3]
 8001266:	2302      	movs	r3, #2
 8001268:	220f      	movs	r2, #15
 800126a:	6878      	ldr	r0, [r7, #4]
 800126c:	f7ff ff14 	bl	8001098 <_ICM20948_WriteByte>
 8001270:	4603      	mov	r3, r0
 8001272:	73fb      	strb	r3, [r7, #15]
        hi2c,
        selectI2cAddress,
        ICM20948__USER_BANK_0__INT_PIN_CFG__REGISTER,
        0x02);
}
 8001274:	bf00      	nop
 8001276:	3710      	adds	r7, #16
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}

0800127c <ICM20948_readGyroscope_Z>:
 */
 void ICM20948_readGyroscope_Z(I2C_HandleTypeDef * hi2c,
    uint8_t const selectI2cAddress,
    uint8_t const selectGyroSensitivity,
    int16_t *gyroZ)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b086      	sub	sp, #24
 8001280:	af02      	add	r7, sp, #8
 8001282:	60f8      	str	r0, [r7, #12]
 8001284:	607b      	str	r3, [r7, #4]
 8001286:	460b      	mov	r3, r1
 8001288:	72fb      	strb	r3, [r7, #11]
 800128a:	4613      	mov	r3, r2
 800128c:	72bb      	strb	r3, [r7, #10]
// Read 2 bytes starting from GYRO_ZOUT_H
_ICM20948_BurstRead(hi2c, selectI2cAddress,
 800128e:	7af9      	ldrb	r1, [r7, #11]
 8001290:	4b0b      	ldr	r3, [pc, #44]	@ (80012c0 <ICM20948_readGyroscope_Z+0x44>)
 8001292:	9300      	str	r3, [sp, #0]
 8001294:	2302      	movs	r3, #2
 8001296:	2237      	movs	r2, #55	@ 0x37
 8001298:	68f8      	ldr	r0, [r7, #12]
 800129a:	f7ff ff2a 	bl	80010f2 <_ICM20948_BurstRead>
ICM20948__USER_BANK_0__GYRO_ZOUT_H__REGISTER,
2, readGyroDataZ);

// Return RAW counts (signed 16-bit). Scale in float at the IMU layer.
*gyroZ = (int16_t)((readGyroDataZ[0] << 8) | readGyroDataZ[1]);
 800129e:	4b08      	ldr	r3, [pc, #32]	@ (80012c0 <ICM20948_readGyroscope_Z+0x44>)
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	b21b      	sxth	r3, r3
 80012a4:	021b      	lsls	r3, r3, #8
 80012a6:	b21a      	sxth	r2, r3
 80012a8:	4b05      	ldr	r3, [pc, #20]	@ (80012c0 <ICM20948_readGyroscope_Z+0x44>)
 80012aa:	785b      	ldrb	r3, [r3, #1]
 80012ac:	b21b      	sxth	r3, r3
 80012ae:	4313      	orrs	r3, r2
 80012b0:	b21a      	sxth	r2, r3
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	801a      	strh	r2, [r3, #0]
}
 80012b6:	bf00      	nop
 80012b8:	3710      	adds	r7, #16
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	20000270 	.word	0x20000270

080012c4 <icm_enable_bypass_>:
#define AK09916_MODE_POWER_DOWN   0x00
#define AK09916_MODE_SINGLE       0x01
#define AK09916_CONT_MODE_2       0x08  /* Continuous measurement mode 2 (100 Hz) */

// Helper: enable pass-through (BYPASS) so MCU can talk directly to AK09916.
static int icm_enable_bypass_(I2C_HandleTypeDef *hi2c, uint8_t sel){
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b084      	sub	sp, #16
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
 80012cc:	460b      	mov	r3, r1
 80012ce:	70fb      	strb	r3, [r7, #3]
    // Select bank 0
    if (_ICM20948_SelectUserBank(hi2c, sel, USER_BANK_0) != HAL_OK) return -1;
 80012d0:	78fb      	ldrb	r3, [r7, #3]
 80012d2:	2200      	movs	r2, #0
 80012d4:	4619      	mov	r1, r3
 80012d6:	6878      	ldr	r0, [r7, #4]
 80012d8:	f7ff feb2 	bl	8001040 <_ICM20948_SelectUserBank>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d002      	beq.n	80012e8 <icm_enable_bypass_+0x24>
 80012e2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80012e6:	e01d      	b.n	8001324 <icm_enable_bypass_+0x60>
    // Ensure internal I2C master is disabled so host can talk directly to AK09916
    if (_ICM20948_WriteByte(hi2c, sel, ICM20948__USER_BANK_0__USER_CTRL__REGISTER, 0x00) != HAL_OK) return -1;
 80012e8:	78f9      	ldrb	r1, [r7, #3]
 80012ea:	2300      	movs	r3, #0
 80012ec:	2203      	movs	r2, #3
 80012ee:	6878      	ldr	r0, [r7, #4]
 80012f0:	f7ff fed2 	bl	8001098 <_ICM20948_WriteByte>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d002      	beq.n	8001300 <icm_enable_bypass_+0x3c>
 80012fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80012fe:	e011      	b.n	8001324 <icm_enable_bypass_+0x60>
    HAL_Delay(1);
 8001300:	2001      	movs	r0, #1
 8001302:	f004 fe79 	bl	8005ff8 <HAL_Delay>
    // INT_PIN_CFG: set BYPASS_EN bit (bit 1)
    uint8_t cfg = 0x02; // BYPASS_EN=1, others default
 8001306:	2302      	movs	r3, #2
 8001308:	73fb      	strb	r3, [r7, #15]
    if (_ICM20948_WriteByte(hi2c, sel, ICM20948__USER_BANK_0__INT_PIN_CFG__REGISTER, cfg) != HAL_OK) return -1;
 800130a:	7bfb      	ldrb	r3, [r7, #15]
 800130c:	78f9      	ldrb	r1, [r7, #3]
 800130e:	220f      	movs	r2, #15
 8001310:	6878      	ldr	r0, [r7, #4]
 8001312:	f7ff fec1 	bl	8001098 <_ICM20948_WriteByte>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d002      	beq.n	8001322 <icm_enable_bypass_+0x5e>
 800131c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001320:	e000      	b.n	8001324 <icm_enable_bypass_+0x60>
    return 0;
 8001322:	2300      	movs	r3, #0
}
 8001324:	4618      	mov	r0, r3
 8001326:	3710      	adds	r7, #16
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}

0800132c <ICM20948_mag_enable>:

int ICM20948_mag_enable(I2C_HandleTypeDef *hi2c, uint8_t selectI2cAddress){
 800132c:	b580      	push	{r7, lr}
 800132e:	b088      	sub	sp, #32
 8001330:	af04      	add	r7, sp, #16
 8001332:	6078      	str	r0, [r7, #4]
 8001334:	460b      	mov	r3, r1
 8001336:	70fb      	strb	r3, [r7, #3]
    if (mag_enabled) return 0;
 8001338:	4b34      	ldr	r3, [pc, #208]	@ (800140c <ICM20948_mag_enable+0xe0>)
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <ICM20948_mag_enable+0x18>
 8001340:	2300      	movs	r3, #0
 8001342:	e05f      	b.n	8001404 <ICM20948_mag_enable+0xd8>
    if (icm_enable_bypass_(hi2c, selectI2cAddress) != 0) return -1;
 8001344:	78fb      	ldrb	r3, [r7, #3]
 8001346:	4619      	mov	r1, r3
 8001348:	6878      	ldr	r0, [r7, #4]
 800134a:	f7ff ffbb 	bl	80012c4 <icm_enable_bypass_>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d002      	beq.n	800135a <ICM20948_mag_enable+0x2e>
 8001354:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001358:	e054      	b.n	8001404 <ICM20948_mag_enable+0xd8>
    HAL_Delay(5);
 800135a:	2005      	movs	r0, #5
 800135c:	f004 fe4c 	bl	8005ff8 <HAL_Delay>
    // Check WHO_AM_I (WIA1/WIA2) optionally (not enforced here)
    uint8_t wia1=0,wia2=0;
 8001360:	2300      	movs	r3, #0
 8001362:	73fb      	strb	r3, [r7, #15]
 8001364:	2300      	movs	r3, #0
 8001366:	73bb      	strb	r3, [r7, #14]
    HAL_I2C_Mem_Read(hi2c, AK09916_I2C_ADDR<<1, AK09916_REG_WIA1, I2C_MEMADD_SIZE_8BIT, &wia1, 1, 20);
 8001368:	2314      	movs	r3, #20
 800136a:	9302      	str	r3, [sp, #8]
 800136c:	2301      	movs	r3, #1
 800136e:	9301      	str	r3, [sp, #4]
 8001370:	f107 030f 	add.w	r3, r7, #15
 8001374:	9300      	str	r3, [sp, #0]
 8001376:	2301      	movs	r3, #1
 8001378:	2200      	movs	r2, #0
 800137a:	2118      	movs	r1, #24
 800137c:	6878      	ldr	r0, [r7, #4]
 800137e:	f005 fc0f 	bl	8006ba0 <HAL_I2C_Mem_Read>
    HAL_I2C_Mem_Read(hi2c, AK09916_I2C_ADDR<<1, AK09916_REG_WIA2, I2C_MEMADD_SIZE_8BIT, &wia2, 1, 20);
 8001382:	2314      	movs	r3, #20
 8001384:	9302      	str	r3, [sp, #8]
 8001386:	2301      	movs	r3, #1
 8001388:	9301      	str	r3, [sp, #4]
 800138a:	f107 030e 	add.w	r3, r7, #14
 800138e:	9300      	str	r3, [sp, #0]
 8001390:	2301      	movs	r3, #1
 8001392:	2201      	movs	r2, #1
 8001394:	2118      	movs	r1, #24
 8001396:	6878      	ldr	r0, [r7, #4]
 8001398:	f005 fc02 	bl	8006ba0 <HAL_I2C_Mem_Read>
    // Soft reset to ensure a clean start
    uint8_t cmd = AK09916_CMD_SOFT_RESET;
 800139c:	2301      	movs	r3, #1
 800139e:	737b      	strb	r3, [r7, #13]
    if (HAL_I2C_Mem_Write(hi2c, AK09916_I2C_ADDR<<1, AK09916_REG_CNTL3, I2C_MEMADD_SIZE_8BIT, &cmd, 1, 20) != HAL_OK) return -1;
 80013a0:	2314      	movs	r3, #20
 80013a2:	9302      	str	r3, [sp, #8]
 80013a4:	2301      	movs	r3, #1
 80013a6:	9301      	str	r3, [sp, #4]
 80013a8:	f107 030d 	add.w	r3, r7, #13
 80013ac:	9300      	str	r3, [sp, #0]
 80013ae:	2301      	movs	r3, #1
 80013b0:	2232      	movs	r2, #50	@ 0x32
 80013b2:	2118      	movs	r1, #24
 80013b4:	6878      	ldr	r0, [r7, #4]
 80013b6:	f005 faf9 	bl	80069ac <HAL_I2C_Mem_Write>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d002      	beq.n	80013c6 <ICM20948_mag_enable+0x9a>
 80013c0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80013c4:	e01e      	b.n	8001404 <ICM20948_mag_enable+0xd8>
    HAL_Delay(1);
 80013c6:	2001      	movs	r0, #1
 80013c8:	f004 fe16 	bl	8005ff8 <HAL_Delay>

    // Leave device in power-down; we'll request single measurements on demand.
    cmd = AK09916_MODE_POWER_DOWN;
 80013cc:	2300      	movs	r3, #0
 80013ce:	737b      	strb	r3, [r7, #13]
    if (HAL_I2C_Mem_Write(hi2c, AK09916_I2C_ADDR<<1, AK09916_REG_CNTL2, I2C_MEMADD_SIZE_8BIT, &cmd, 1, 20) != HAL_OK) return -1;
 80013d0:	2314      	movs	r3, #20
 80013d2:	9302      	str	r3, [sp, #8]
 80013d4:	2301      	movs	r3, #1
 80013d6:	9301      	str	r3, [sp, #4]
 80013d8:	f107 030d 	add.w	r3, r7, #13
 80013dc:	9300      	str	r3, [sp, #0]
 80013de:	2301      	movs	r3, #1
 80013e0:	2231      	movs	r2, #49	@ 0x31
 80013e2:	2118      	movs	r1, #24
 80013e4:	6878      	ldr	r0, [r7, #4]
 80013e6:	f005 fae1 	bl	80069ac <HAL_I2C_Mem_Write>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d002      	beq.n	80013f6 <ICM20948_mag_enable+0xca>
 80013f0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80013f4:	e006      	b.n	8001404 <ICM20948_mag_enable+0xd8>
    HAL_Delay(2);
 80013f6:	2002      	movs	r0, #2
 80013f8:	f004 fdfe 	bl	8005ff8 <HAL_Delay>
    mag_enabled = 1;
 80013fc:	4b03      	ldr	r3, [pc, #12]	@ (800140c <ICM20948_mag_enable+0xe0>)
 80013fe:	2201      	movs	r2, #1
 8001400:	701a      	strb	r2, [r3, #0]
    return 0;
 8001402:	2300      	movs	r3, #0
}
 8001404:	4618      	mov	r0, r3
 8001406:	3710      	adds	r7, #16
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	20000272 	.word	0x20000272

08001410 <commands_init>:
static uint16_t parse_uint16(const char *text);
static float parse_float(const char *text);
static uint8_t parse_snap_command(Command *cmd, const char *text);

void commands_init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
    Command *node = s_head;
 8001416:	4b0f      	ldr	r3, [pc, #60]	@ (8001454 <commands_init+0x44>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	607b      	str	r3, [r7, #4]
    while (node) {
 800141c:	e00c      	b.n	8001438 <commands_init+0x28>
        Command *next = node->next;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	699b      	ldr	r3, [r3, #24]
 8001422:	603b      	str	r3, [r7, #0]
        free(node->str);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	691b      	ldr	r3, [r3, #16]
 8001428:	4618      	mov	r0, r3
 800142a:	f00c fe17 	bl	800e05c <free>
        free(node);
 800142e:	6878      	ldr	r0, [r7, #4]
 8001430:	f00c fe14 	bl	800e05c <free>
        node = next;
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	607b      	str	r3, [r7, #4]
    while (node) {
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d1ef      	bne.n	800141e <commands_init+0xe>
    }
    s_head = NULL;
 800143e:	4b05      	ldr	r3, [pc, #20]	@ (8001454 <commands_init+0x44>)
 8001440:	2200      	movs	r2, #0
 8001442:	601a      	str	r2, [r3, #0]
    s_tail = NULL;
 8001444:	4b04      	ldr	r3, [pc, #16]	@ (8001458 <commands_init+0x48>)
 8001446:	2200      	movs	r2, #0
 8001448:	601a      	str	r2, [r3, #0]
}
 800144a:	bf00      	nop
 800144c:	3708      	adds	r7, #8
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	20000274 	.word	0x20000274
 8001458:	20000278 	.word	0x20000278

0800145c <commands_process>:

void commands_process(UART_HandleTypeDef *uart, const uint8_t *buf, uint16_t size)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b09c      	sub	sp, #112	@ 0x70
 8001460:	af00      	add	r7, sp, #0
 8001462:	60f8      	str	r0, [r7, #12]
 8001464:	60b9      	str	r1, [r7, #8]
 8001466:	4613      	mov	r3, r2
 8001468:	80fb      	strh	r3, [r7, #6]
    if (uart == NULL || buf == NULL || size == 0U) {
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	2b00      	cmp	r3, #0
 800146e:	f000 8200 	beq.w	8001872 <commands_process+0x416>
 8001472:	68bb      	ldr	r3, [r7, #8]
 8001474:	2b00      	cmp	r3, #0
 8001476:	f000 81fc 	beq.w	8001872 <commands_process+0x416>
 800147a:	88fb      	ldrh	r3, [r7, #6]
 800147c:	2b00      	cmp	r3, #0
 800147e:	f000 81f8 	beq.w	8001872 <commands_process+0x416>
        return;
    }

    if (size > COMMAND_MAX_STRING_LEN) {
 8001482:	88fb      	ldrh	r3, [r7, #6]
 8001484:	2b40      	cmp	r3, #64	@ 0x40
 8001486:	f200 81f6 	bhi.w	8001876 <commands_process+0x41a>
        return;
    }

    char parse_buffer[COMMAND_MAX_STRING_LEN + 1U];
    memcpy(parse_buffer, buf, size);
 800148a:	88fa      	ldrh	r2, [r7, #6]
 800148c:	f107 0314 	add.w	r3, r7, #20
 8001490:	68b9      	ldr	r1, [r7, #8]
 8001492:	4618      	mov	r0, r3
 8001494:	f00e f870 	bl	800f578 <memcpy>
    parse_buffer[size] = '\0';
 8001498:	88fb      	ldrh	r3, [r7, #6]
 800149a:	3370      	adds	r3, #112	@ 0x70
 800149c:	443b      	add	r3, r7
 800149e:	2200      	movs	r2, #0
 80014a0:	f803 2c5c 	strb.w	r2, [r3, #-92]

    if (parse_buffer[size - 1U] == CMD_END) {
 80014a4:	88fb      	ldrh	r3, [r7, #6]
 80014a6:	3b01      	subs	r3, #1
 80014a8:	3370      	adds	r3, #112	@ 0x70
 80014aa:	443b      	add	r3, r7
 80014ac:	f813 3c5c 	ldrb.w	r3, [r3, #-92]
 80014b0:	2b0a      	cmp	r3, #10
 80014b2:	d106      	bne.n	80014c2 <commands_process+0x66>
        parse_buffer[size - 1U] = '\0';
 80014b4:	88fb      	ldrh	r3, [r7, #6]
 80014b6:	3b01      	subs	r3, #1
 80014b8:	3370      	adds	r3, #112	@ 0x70
 80014ba:	443b      	add	r3, r7
 80014bc:	2200      	movs	r2, #0
 80014be:	f803 2c5c 	strb.w	r2, [r3, #-92]
    }

    char flag = parse_buffer[0];
 80014c2:	7d3b      	ldrb	r3, [r7, #20]
 80014c4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    if (flag == '\0' || flag == CMD_TURN_IN_PLACE) {
 80014c8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	f000 81d4 	beq.w	800187a <commands_process+0x41e>
 80014d2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80014d6:	2b50      	cmp	r3, #80	@ 0x50
 80014d8:	f000 81cf 	beq.w	800187a <commands_process+0x41e>
        return;
    }

    Command *cmd = get_new_cmd();
 80014dc:	f000 fa1d 	bl	800191a <get_new_cmd>
 80014e0:	6638      	str	r0, [r7, #96]	@ 0x60
    if (cmd == NULL) {
 80014e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	f000 81ca 	beq.w	800187e <commands_process+0x422>
        return;
    }

    cmd->str_size = (uint8_t)size;
 80014ea:	88fb      	ldrh	r3, [r7, #6]
 80014ec:	b2da      	uxtb	r2, r3
 80014ee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80014f0:	751a      	strb	r2, [r3, #20]
    cmd->str = (uint8_t *)malloc(size);
 80014f2:	88fb      	ldrh	r3, [r7, #6]
 80014f4:	4618      	mov	r0, r3
 80014f6:	f00c fda9 	bl	800e04c <malloc>
 80014fa:	4603      	mov	r3, r0
 80014fc:	461a      	mov	r2, r3
 80014fe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001500:	611a      	str	r2, [r3, #16]
    if (cmd->str == NULL) {
 8001502:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001504:	691b      	ldr	r3, [r3, #16]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d103      	bne.n	8001512 <commands_process+0xb6>
        free(cmd);
 800150a:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800150c:	f00c fda6 	bl	800e05c <free>
        return;
 8001510:	e1b6      	b.n	8001880 <commands_process+0x424>
    }
    memcpy(cmd->str, buf, size);
 8001512:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001514:	691b      	ldr	r3, [r3, #16]
 8001516:	88fa      	ldrh	r2, [r7, #6]
 8001518:	68b9      	ldr	r1, [r7, #8]
 800151a:	4618      	mov	r0, r3
 800151c:	f00e f82c 	bl	800f578 <memcpy>

    // Defaults
    cmd->speed = 0U;
 8001520:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001522:	2200      	movs	r2, #0
 8001524:	805a      	strh	r2, [r3, #2]
    cmd->angleToSteer = 0.0f;
 8001526:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001528:	f04f 0200 	mov.w	r2, #0
 800152c:	605a      	str	r2, [r3, #4]
    cmd->val = 0.0f;
 800152e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001530:	f04f 0200 	mov.w	r2, #0
 8001534:	609a      	str	r2, [r3, #8]
    cmd->shouldSend = 1U;
 8001536:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001538:	2201      	movs	r2, #1
 800153a:	735a      	strb	r2, [r3, #13]

    cmd->opType = COMMAND_OP_DRIVE;
 800153c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800153e:	2201      	movs	r2, #1
 8001540:	701a      	strb	r2, [r3, #0]
    cmd->dir = 0;
 8001542:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001544:	2200      	movs	r2, #0
 8001546:	705a      	strb	r2, [r3, #1]
    cmd->distType = COMMAND_DIST_TARGET;
 8001548:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800154a:	2200      	movs	r2, #0
 800154c:	731a      	strb	r2, [r3, #12]

    if (parse_snap_command(cmd, parse_buffer)) {
 800154e:	f107 0314 	add.w	r3, r7, #20
 8001552:	4619      	mov	r1, r3
 8001554:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8001556:	f000 fa6b 	bl	8001a30 <parse_snap_command>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	f040 8170 	bne.w	8001842 <commands_process+0x3e6>
        // SNAP command handled
    } else {
        char flag = parse_buffer[0];
 8001562:	7d3b      	ldrb	r3, [r7, #20]
 8001564:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
        if (flag == '\0' || flag == CMD_TURN_IN_PLACE) {
 8001568:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800156c:	2b00      	cmp	r3, #0
 800156e:	d003      	beq.n	8001578 <commands_process+0x11c>
 8001570:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001574:	2b50      	cmp	r3, #80	@ 0x50
 8001576:	d108      	bne.n	800158a <commands_process+0x12e>
            free(cmd->str);
 8001578:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800157a:	691b      	ldr	r3, [r3, #16]
 800157c:	4618      	mov	r0, r3
 800157e:	f00c fd6d 	bl	800e05c <free>
            free(cmd);
 8001582:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8001584:	f00c fd6a 	bl	800e05c <free>
            return;
 8001588:	e17a      	b.n	8001880 <commands_process+0x424>
        }

        // Formats supported: <cmd><param> or legacy <cmd>|<param>
        const char *param_text = NULL;
 800158a:	2300      	movs	r3, #0
 800158c:	66fb      	str	r3, [r7, #108]	@ 0x6c
        if (parse_buffer[1] != '\0') {
 800158e:	7d7b      	ldrb	r3, [r7, #21]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d022      	beq.n	80015da <commands_process+0x17e>
            const char *p = &parse_buffer[1];
 8001594:	f107 0314 	add.w	r3, r7, #20
 8001598:	3301      	adds	r3, #1
 800159a:	66bb      	str	r3, [r7, #104]	@ 0x68
            if (*p == CMD_SEP) {
 800159c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	2b7c      	cmp	r3, #124	@ 0x7c
 80015a2:	d106      	bne.n	80015b2 <commands_process+0x156>
                ++p;
 80015a4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80015a6:	3301      	adds	r3, #1
 80015a8:	66bb      	str	r3, [r7, #104]	@ 0x68
            }
            while (*p != '\0' && isspace((unsigned char)*p)) {
 80015aa:	e002      	b.n	80015b2 <commands_process+0x156>
                ++p;
 80015ac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80015ae:	3301      	adds	r3, #1
 80015b0:	66bb      	str	r3, [r7, #104]	@ 0x68
            while (*p != '\0' && isspace((unsigned char)*p)) {
 80015b2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80015b4:	781b      	ldrb	r3, [r3, #0]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d009      	beq.n	80015ce <commands_process+0x172>
 80015ba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	3301      	adds	r3, #1
 80015c0:	4ab1      	ldr	r2, [pc, #708]	@ (8001888 <commands_process+0x42c>)
 80015c2:	4413      	add	r3, r2
 80015c4:	781b      	ldrb	r3, [r3, #0]
 80015c6:	f003 0308 	and.w	r3, r3, #8
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d1ee      	bne.n	80015ac <commands_process+0x150>
            }
            if (*p != '\0') {
 80015ce:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d001      	beq.n	80015da <commands_process+0x17e>
                param_text = p;
 80015d6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80015d8:	66fb      	str	r3, [r7, #108]	@ 0x6c
            }
        }

        float param_val = parse_float(param_text);
 80015da:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80015dc:	f000 fa0c 	bl	80019f8 <parse_float>
 80015e0:	ed87 0a16 	vstr	s0, [r7, #88]	@ 0x58

        switch (flag) {
 80015e4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80015e8:	3b44      	subs	r3, #68	@ 0x44
 80015ea:	2b30      	cmp	r3, #48	@ 0x30
 80015ec:	f200 8120 	bhi.w	8001830 <commands_process+0x3d4>
 80015f0:	a201      	add	r2, pc, #4	@ (adr r2, 80015f8 <commands_process+0x19c>)
 80015f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015f6:	bf00      	nop
 80015f8:	08001821 	.word	0x08001821
 80015fc:	08001831 	.word	0x08001831
 8001600:	08001831 	.word	0x08001831
 8001604:	08001831 	.word	0x08001831
 8001608:	08001831 	.word	0x08001831
 800160c:	08001831 	.word	0x08001831
 8001610:	08001831 	.word	0x08001831
 8001614:	08001831 	.word	0x08001831
 8001618:	08001721 	.word	0x08001721
 800161c:	08001829 	.word	0x08001829
 8001620:	08001831 	.word	0x08001831
 8001624:	08001831 	.word	0x08001831
 8001628:	08001831 	.word	0x08001831
 800162c:	08001831 	.word	0x08001831
 8001630:	08001763 	.word	0x08001763
 8001634:	080016bd 	.word	0x080016bd
 8001638:	080016cb 	.word	0x080016cb
 800163c:	08001831 	.word	0x08001831
 8001640:	08001831 	.word	0x08001831
 8001644:	080016e5 	.word	0x080016e5
 8001648:	08001831 	.word	0x08001831
 800164c:	08001831 	.word	0x08001831
 8001650:	08001831 	.word	0x08001831
 8001654:	08001831 	.word	0x08001831
 8001658:	08001831 	.word	0x08001831
 800165c:	08001831 	.word	0x08001831
 8001660:	08001831 	.word	0x08001831
 8001664:	08001831 	.word	0x08001831
 8001668:	08001831 	.word	0x08001831
 800166c:	08001831 	.word	0x08001831
 8001670:	08001831 	.word	0x08001831
 8001674:	08001831 	.word	0x08001831
 8001678:	08001831 	.word	0x08001831
 800167c:	08001831 	.word	0x08001831
 8001680:	08001831 	.word	0x08001831
 8001684:	08001831 	.word	0x08001831
 8001688:	08001831 	.word	0x08001831
 800168c:	08001831 	.word	0x08001831
 8001690:	08001831 	.word	0x08001831
 8001694:	08001831 	.word	0x08001831
 8001698:	080017a1 	.word	0x080017a1
 800169c:	08001831 	.word	0x08001831
 80016a0:	08001831 	.word	0x08001831
 80016a4:	08001831 	.word	0x08001831
 80016a8:	08001831 	.word	0x08001831
 80016ac:	08001831 	.word	0x08001831
 80016b0:	080017e3 	.word	0x080017e3
 80016b4:	08001831 	.word	0x08001831
 80016b8:	08001707 	.word	0x08001707
        case CMD_FULL_STOP:
            cmd->opType = COMMAND_OP_STOP;
 80016bc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80016be:	2203      	movs	r2, #3
 80016c0:	701a      	strb	r2, [r3, #0]
            cmd->dir = 0;
 80016c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80016c4:	2200      	movs	r2, #0
 80016c6:	705a      	strb	r2, [r3, #1]
            break;
 80016c8:	e0bb      	b.n	8001842 <commands_process+0x3e6>
        case 'T': // forward straight, distance in cm
            cmd->opType = COMMAND_OP_DRIVE;
 80016ca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80016cc:	2201      	movs	r2, #1
 80016ce:	701a      	strb	r2, [r3, #0]
            cmd->dir = 1;
 80016d0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80016d2:	2201      	movs	r2, #1
 80016d4:	705a      	strb	r2, [r3, #1]
            cmd->distType = COMMAND_DIST_TARGET;
 80016d6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80016d8:	2200      	movs	r2, #0
 80016da:	731a      	strb	r2, [r3, #12]
            cmd->val = param_val; // distance in cm
 80016dc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80016de:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80016e0:	609a      	str	r2, [r3, #8]
            break;
 80016e2:	e0ae      	b.n	8001842 <commands_process+0x3e6>
        case 'W': // forward move with obstacle avoidance
            cmd->opType = COMMAND_OP_DRIVE;
 80016e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80016e6:	2201      	movs	r2, #1
 80016e8:	701a      	strb	r2, [r3, #0]
            cmd->dir = 1;
 80016ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80016ec:	2201      	movs	r2, #1
 80016ee:	705a      	strb	r2, [r3, #1]
            cmd->distType = COMMAND_DIST_STOP_AWAY;
 80016f0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80016f2:	2201      	movs	r2, #1
 80016f4:	731a      	strb	r2, [r3, #12]
            cmd->val = fabsf(param_val);
 80016f6:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 80016fa:	eef0 7ae7 	vabs.f32	s15, s15
 80016fe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001700:	edc3 7a02 	vstr	s15, [r3, #8]
            break;
 8001704:	e09d      	b.n	8001842 <commands_process+0x3e6>
        case 't': // backward straight, distance in cm
            cmd->opType = COMMAND_OP_DRIVE;
 8001706:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001708:	2201      	movs	r2, #1
 800170a:	701a      	strb	r2, [r3, #0]
            cmd->dir = -1;
 800170c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800170e:	22ff      	movs	r2, #255	@ 0xff
 8001710:	705a      	strb	r2, [r3, #1]
            cmd->distType = COMMAND_DIST_TARGET;
 8001712:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001714:	2200      	movs	r2, #0
 8001716:	731a      	strb	r2, [r3, #12]
            cmd->val = param_val; // distance in cm (magnitude used later)
 8001718:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800171a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800171c:	609a      	str	r2, [r3, #8]
            break;
 800171e:	e090      	b.n	8001842 <commands_process+0x3e6>
        case 'L': // forward left turn, angle in degrees
            cmd->opType = COMMAND_OP_TURN;
 8001720:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001722:	2202      	movs	r2, #2
 8001724:	701a      	strb	r2, [r3, #0]
            cmd->dir = 1;
 8001726:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001728:	2201      	movs	r2, #1
 800172a:	705a      	strb	r2, [r3, #1]
            cmd->angleToSteer = (param_val == 0.0f) ? -1.0f : -fabsf(param_val); // negative = left
 800172c:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001730:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001734:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001738:	d006      	beq.n	8001748 <commands_process+0x2ec>
 800173a:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800173e:	eef0 7ae7 	vabs.f32	s15, s15
 8001742:	eef1 7a67 	vneg.f32	s15, s15
 8001746:	e001      	b.n	800174c <commands_process+0x2f0>
 8001748:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 800174c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800174e:	edc3 7a01 	vstr	s15, [r3, #4]
            cmd->val = fabsf(param_val);
 8001752:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001756:	eef0 7ae7 	vabs.f32	s15, s15
 800175a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800175c:	edc3 7a02 	vstr	s15, [r3, #8]
            break;
 8001760:	e06f      	b.n	8001842 <commands_process+0x3e6>
        case 'R': // forward right turn, angle in degrees
            cmd->opType = COMMAND_OP_TURN;
 8001762:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001764:	2202      	movs	r2, #2
 8001766:	701a      	strb	r2, [r3, #0]
            cmd->dir = 1;
 8001768:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800176a:	2201      	movs	r2, #1
 800176c:	705a      	strb	r2, [r3, #1]
            cmd->angleToSteer = (param_val == 0.0f) ? +1.0f : +fabsf(param_val); // positive = right
 800176e:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001772:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800177a:	d004      	beq.n	8001786 <commands_process+0x32a>
 800177c:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001780:	eef0 7ae7 	vabs.f32	s15, s15
 8001784:	e001      	b.n	800178a <commands_process+0x32e>
 8001786:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800178a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800178c:	edc3 7a01 	vstr	s15, [r3, #4]
            cmd->val = fabsf(param_val);
 8001790:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001794:	eef0 7ae7 	vabs.f32	s15, s15
 8001798:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800179a:	edc3 7a02 	vstr	s15, [r3, #8]
            break;
 800179e:	e050      	b.n	8001842 <commands_process+0x3e6>
        case 'l': // backward left turn, angle in degrees
            cmd->opType = COMMAND_OP_TURN;
 80017a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80017a2:	2202      	movs	r2, #2
 80017a4:	701a      	strb	r2, [r3, #0]
            cmd->dir = -1;
 80017a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80017a8:	22ff      	movs	r2, #255	@ 0xff
 80017aa:	705a      	strb	r2, [r3, #1]
            cmd->angleToSteer = (param_val == 0.0f) ? -1.0f : -fabsf(param_val);
 80017ac:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 80017b0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80017b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017b8:	d006      	beq.n	80017c8 <commands_process+0x36c>
 80017ba:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 80017be:	eef0 7ae7 	vabs.f32	s15, s15
 80017c2:	eef1 7a67 	vneg.f32	s15, s15
 80017c6:	e001      	b.n	80017cc <commands_process+0x370>
 80017c8:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 80017cc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80017ce:	edc3 7a01 	vstr	s15, [r3, #4]
            cmd->val = fabsf(param_val);
 80017d2:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 80017d6:	eef0 7ae7 	vabs.f32	s15, s15
 80017da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80017dc:	edc3 7a02 	vstr	s15, [r3, #8]
            break;
 80017e0:	e02f      	b.n	8001842 <commands_process+0x3e6>
        case 'r': // backward right turn, angle in degrees
            cmd->opType = COMMAND_OP_TURN;
 80017e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80017e4:	2202      	movs	r2, #2
 80017e6:	701a      	strb	r2, [r3, #0]
            cmd->dir = -1;
 80017e8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80017ea:	22ff      	movs	r2, #255	@ 0xff
 80017ec:	705a      	strb	r2, [r3, #1]
            cmd->angleToSteer = (param_val == 0.0f) ? +1.0f : +fabsf(param_val);
 80017ee:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 80017f2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80017f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017fa:	d004      	beq.n	8001806 <commands_process+0x3aa>
 80017fc:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001800:	eef0 7ae7 	vabs.f32	s15, s15
 8001804:	e001      	b.n	800180a <commands_process+0x3ae>
 8001806:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800180a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800180c:	edc3 7a01 	vstr	s15, [r3, #4]
            cmd->val = fabsf(param_val);
 8001810:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001814:	eef0 7ae7 	vabs.f32	s15, s15
 8001818:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800181a:	edc3 7a02 	vstr	s15, [r3, #8]
            break;
 800181e:	e010      	b.n	8001842 <commands_process+0x3e6>
        case CMD_INFO_DIST:
            cmd->opType = COMMAND_OP_INFO_DIST;
 8001820:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001822:	2204      	movs	r2, #4
 8001824:	701a      	strb	r2, [r3, #0]
            break;
 8001826:	e00c      	b.n	8001842 <commands_process+0x3e6>
        case CMD_INFO_MARKER:
            cmd->opType = COMMAND_OP_INFO_MARKER;
 8001828:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800182a:	2205      	movs	r2, #5
 800182c:	701a      	strb	r2, [r3, #0]
            break;
 800182e:	e008      	b.n	8001842 <commands_process+0x3e6>
        default:
            free(cmd->str);
 8001830:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001832:	691b      	ldr	r3, [r3, #16]
 8001834:	4618      	mov	r0, r3
 8001836:	f00c fc11 	bl	800e05c <free>
            free(cmd);
 800183a:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800183c:	f00c fc0e 	bl	800e05c <free>
            return;
 8001840:	e01e      	b.n	8001880 <commands_process+0x424>
    }

    }


    if (s_head == NULL) {
 8001842:	4b12      	ldr	r3, [pc, #72]	@ (800188c <commands_process+0x430>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d106      	bne.n	8001858 <commands_process+0x3fc>
        s_head = cmd;
 800184a:	4a10      	ldr	r2, [pc, #64]	@ (800188c <commands_process+0x430>)
 800184c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800184e:	6013      	str	r3, [r2, #0]
        s_tail = cmd;
 8001850:	4a0f      	ldr	r2, [pc, #60]	@ (8001890 <commands_process+0x434>)
 8001852:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001854:	6013      	str	r3, [r2, #0]
 8001856:	e006      	b.n	8001866 <commands_process+0x40a>
    } else {
        s_tail->next = cmd;
 8001858:	4b0d      	ldr	r3, [pc, #52]	@ (8001890 <commands_process+0x434>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800185e:	619a      	str	r2, [r3, #24]
        s_tail = cmd;
 8001860:	4a0b      	ldr	r2, [pc, #44]	@ (8001890 <commands_process+0x434>)
 8001862:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001864:	6013      	str	r3, [r2, #0]
    }

    commands_ack(uart, cmd, CMD_RCV);
 8001866:	2272      	movs	r2, #114	@ 0x72
 8001868:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800186a:	68f8      	ldr	r0, [r7, #12]
 800186c:	f000 f885 	bl	800197a <commands_ack>
 8001870:	e006      	b.n	8001880 <commands_process+0x424>
        return;
 8001872:	bf00      	nop
 8001874:	e004      	b.n	8001880 <commands_process+0x424>
        return;
 8001876:	bf00      	nop
 8001878:	e002      	b.n	8001880 <commands_process+0x424>
        return;
 800187a:	bf00      	nop
 800187c:	e000      	b.n	8001880 <commands_process+0x424>
        return;
 800187e:	bf00      	nop
}
 8001880:	3770      	adds	r7, #112	@ 0x70
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	08012d90 	.word	0x08012d90
 800188c:	20000274 	.word	0x20000274
 8001890:	20000278 	.word	0x20000278

08001894 <commands_pop>:
    }
    return NULL;
}

Command *commands_pop(void)
{
 8001894:	b480      	push	{r7}
 8001896:	b083      	sub	sp, #12
 8001898:	af00      	add	r7, sp, #0
    Command *node = s_head;
 800189a:	4b0d      	ldr	r3, [pc, #52]	@ (80018d0 <commands_pop+0x3c>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	607b      	str	r3, [r7, #4]
    if (node) {
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d00d      	beq.n	80018c2 <commands_pop+0x2e>
        s_head = node->next;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	699b      	ldr	r3, [r3, #24]
 80018aa:	4a09      	ldr	r2, [pc, #36]	@ (80018d0 <commands_pop+0x3c>)
 80018ac:	6013      	str	r3, [r2, #0]
        if (s_head == NULL) {
 80018ae:	4b08      	ldr	r3, [pc, #32]	@ (80018d0 <commands_pop+0x3c>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d102      	bne.n	80018bc <commands_pop+0x28>
            s_tail = NULL;
 80018b6:	4b07      	ldr	r3, [pc, #28]	@ (80018d4 <commands_pop+0x40>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	601a      	str	r2, [r3, #0]
        }
        node->next = NULL;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2200      	movs	r2, #0
 80018c0:	619a      	str	r2, [r3, #24]
    }
    return node;
 80018c2:	687b      	ldr	r3, [r7, #4]
}
 80018c4:	4618      	mov	r0, r3
 80018c6:	370c      	adds	r7, #12
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr
 80018d0:	20000274 	.word	0x20000274
 80018d4:	20000278 	.word	0x20000278

080018d8 <commands_end>:

void commands_end(UART_HandleTypeDef *uart, Command *cmd)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
 80018e0:	6039      	str	r1, [r7, #0]
    if (cmd == NULL) {
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d014      	beq.n	8001912 <commands_end+0x3a>
        return;
    }
    if (uart && cmd->shouldSend) {
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d008      	beq.n	8001900 <commands_end+0x28>
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	7b5b      	ldrb	r3, [r3, #13]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d004      	beq.n	8001900 <commands_end+0x28>
        commands_ack(uart, cmd, CMD_FIN);
 80018f6:	2266      	movs	r2, #102	@ 0x66
 80018f8:	6839      	ldr	r1, [r7, #0]
 80018fa:	6878      	ldr	r0, [r7, #4]
 80018fc:	f000 f83d 	bl	800197a <commands_ack>
    }
    free(cmd->str);
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	691b      	ldr	r3, [r3, #16]
 8001904:	4618      	mov	r0, r3
 8001906:	f00c fba9 	bl	800e05c <free>
    free(cmd);
 800190a:	6838      	ldr	r0, [r7, #0]
 800190c:	f00c fba6 	bl	800e05c <free>
 8001910:	e000      	b.n	8001914 <commands_end+0x3c>
        return;
 8001912:	bf00      	nop
}
 8001914:	3708      	adds	r7, #8
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}

0800191a <get_new_cmd>:
        node = commands_pop();
    }
}

static Command *get_new_cmd(void)
{
 800191a:	b580      	push	{r7, lr}
 800191c:	b082      	sub	sp, #8
 800191e:	af00      	add	r7, sp, #0
    Command *cmd = (Command *)malloc(sizeof(Command));
 8001920:	201c      	movs	r0, #28
 8001922:	f00c fb93 	bl	800e04c <malloc>
 8001926:	4603      	mov	r3, r0
 8001928:	607b      	str	r3, [r7, #4]
    if (cmd) {
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d01f      	beq.n	8001970 <get_new_cmd+0x56>
        cmd->opType = COMMAND_OP_DRIVE;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2201      	movs	r2, #1
 8001934:	701a      	strb	r2, [r3, #0]
        cmd->dir = 0;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2200      	movs	r2, #0
 800193a:	705a      	strb	r2, [r3, #1]
        cmd->speed = 0U;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2200      	movs	r2, #0
 8001940:	805a      	strh	r2, [r3, #2]
        cmd->angleToSteer = 0.0f;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	f04f 0200 	mov.w	r2, #0
 8001948:	605a      	str	r2, [r3, #4]
        cmd->val = 0.0f;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	f04f 0200 	mov.w	r2, #0
 8001950:	609a      	str	r2, [r3, #8]
        cmd->distType = COMMAND_DIST_TARGET;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2200      	movs	r2, #0
 8001956:	731a      	strb	r2, [r3, #12]
        cmd->shouldSend = 1U;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2201      	movs	r2, #1
 800195c:	735a      	strb	r2, [r3, #13]
        cmd->str = NULL;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2200      	movs	r2, #0
 8001962:	611a      	str	r2, [r3, #16]
        cmd->str_size = 0U;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2200      	movs	r2, #0
 8001968:	751a      	strb	r2, [r3, #20]
        cmd->next = NULL;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2200      	movs	r2, #0
 800196e:	619a      	str	r2, [r3, #24]
    }
    return cmd;
 8001970:	687b      	ldr	r3, [r7, #4]
}
 8001972:	4618      	mov	r0, r3
 8001974:	3708      	adds	r7, #8
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}

0800197a <commands_ack>:

static void commands_ack(UART_HandleTypeDef *uart, const Command *cmd, uint8_t indicator)
{
 800197a:	b580      	push	{r7, lr}
 800197c:	b086      	sub	sp, #24
 800197e:	af00      	add	r7, sp, #0
 8001980:	60f8      	str	r0, [r7, #12]
 8001982:	60b9      	str	r1, [r7, #8]
 8001984:	4613      	mov	r3, r2
 8001986:	71fb      	strb	r3, [r7, #7]
    if (uart == NULL || cmd == NULL || cmd->str == NULL || cmd->str_size <= 1U) {
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d02e      	beq.n	80019ec <commands_ack+0x72>
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d02b      	beq.n	80019ec <commands_ack+0x72>
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	691b      	ldr	r3, [r3, #16]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d027      	beq.n	80019ec <commands_ack+0x72>
 800199c:	68bb      	ldr	r3, [r7, #8]
 800199e:	7d1b      	ldrb	r3, [r3, #20]
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d923      	bls.n	80019ec <commands_ack+0x72>
        return;
    }

    uint16_t buf_size = (uint16_t)(cmd->str_size + 1U);
 80019a4:	68bb      	ldr	r3, [r7, #8]
 80019a6:	7d1b      	ldrb	r3, [r3, #20]
 80019a8:	3301      	adds	r3, #1
 80019aa:	82fb      	strh	r3, [r7, #22]
    uint8_t *tx = (uint8_t *)malloc(buf_size);
 80019ac:	8afb      	ldrh	r3, [r7, #22]
 80019ae:	4618      	mov	r0, r3
 80019b0:	f00c fb4c 	bl	800e04c <malloc>
 80019b4:	4603      	mov	r3, r0
 80019b6:	613b      	str	r3, [r7, #16]
    if (tx == NULL) {
 80019b8:	693b      	ldr	r3, [r7, #16]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d018      	beq.n	80019f0 <commands_ack+0x76>
        return;
    }

    tx[0] = indicator;
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	79fa      	ldrb	r2, [r7, #7]
 80019c2:	701a      	strb	r2, [r3, #0]
    memcpy(&tx[1], cmd->str, cmd->str_size);
 80019c4:	693b      	ldr	r3, [r7, #16]
 80019c6:	1c58      	adds	r0, r3, #1
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	6919      	ldr	r1, [r3, #16]
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	7d1b      	ldrb	r3, [r3, #20]
 80019d0:	461a      	mov	r2, r3
 80019d2:	f00d fdd1 	bl	800f578 <memcpy>
    (void)HAL_UART_Transmit(uart, tx, buf_size, HAL_MAX_DELAY);
 80019d6:	8afa      	ldrh	r2, [r7, #22]
 80019d8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80019dc:	6939      	ldr	r1, [r7, #16]
 80019de:	68f8      	ldr	r0, [r7, #12]
 80019e0:	f008 faa2 	bl	8009f28 <HAL_UART_Transmit>
    free(tx);
 80019e4:	6938      	ldr	r0, [r7, #16]
 80019e6:	f00c fb39 	bl	800e05c <free>
 80019ea:	e002      	b.n	80019f2 <commands_ack+0x78>
        return;
 80019ec:	bf00      	nop
 80019ee:	e000      	b.n	80019f2 <commands_ack+0x78>
        return;
 80019f0:	bf00      	nop
}
 80019f2:	3718      	adds	r7, #24
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}

080019f8 <parse_float>:
    }
    return (uint16_t)value;
}

static float parse_float(const char *text)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
    if (text == NULL || *text == '\0') {
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d003      	beq.n	8001a0e <parse_float+0x16>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	781b      	ldrb	r3, [r3, #0]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d102      	bne.n	8001a14 <parse_float+0x1c>
        return 0.0f;
 8001a0e:	eddf 7a07 	vldr	s15, [pc, #28]	@ 8001a2c <parse_float+0x34>
 8001a12:	e005      	b.n	8001a20 <parse_float+0x28>
    }
    return strtof(text, NULL);
 8001a14:	2100      	movs	r1, #0
 8001a16:	6878      	ldr	r0, [r7, #4]
 8001a18:	f00d fc3e 	bl	800f298 <strtof>
 8001a1c:	eef0 7a40 	vmov.f32	s15, s0
}
 8001a20:	eeb0 0a67 	vmov.f32	s0, s15
 8001a24:	3708      	adds	r7, #8
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	00000000 	.word	0x00000000

08001a30 <parse_snap_command>:

static uint8_t parse_snap_command(Command *cmd, const char *text)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b086      	sub	sp, #24
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
 8001a38:	6039      	str	r1, [r7, #0]
    if (cmd == NULL || text == NULL) {
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d002      	beq.n	8001a46 <parse_snap_command+0x16>
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d101      	bne.n	8001a4a <parse_snap_command+0x1a>
        return 0U;
 8001a46:	2300      	movs	r3, #0
 8001a48:	e043      	b.n	8001ad2 <parse_snap_command+0xa2>
    }

    if (strncmp(text, "SNAP", 4) != 0) {
 8001a4a:	2204      	movs	r2, #4
 8001a4c:	4923      	ldr	r1, [pc, #140]	@ (8001adc <parse_snap_command+0xac>)
 8001a4e:	6838      	ldr	r0, [r7, #0]
 8001a50:	f00d fd3d 	bl	800f4ce <strncmp>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d001      	beq.n	8001a5e <parse_snap_command+0x2e>
        return 0U;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	e039      	b.n	8001ad2 <parse_snap_command+0xa2>
    }

    const char *digits = text + 4;
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	3304      	adds	r3, #4
 8001a62:	613b      	str	r3, [r7, #16]
    char *suffix = NULL;
 8001a64:	2300      	movs	r3, #0
 8001a66:	60fb      	str	r3, [r7, #12]
    long seq = strtol(digits, &suffix, 10);
 8001a68:	f107 030c 	add.w	r3, r7, #12
 8001a6c:	220a      	movs	r2, #10
 8001a6e:	4619      	mov	r1, r3
 8001a70:	6938      	ldr	r0, [r7, #16]
 8001a72:	f00d fcef 	bl	800f454 <strtol>
 8001a76:	6178      	str	r0, [r7, #20]

    if (suffix == NULL || strcmp(suffix, "_C") != 0) {
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d007      	beq.n	8001a8e <parse_snap_command+0x5e>
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	4917      	ldr	r1, [pc, #92]	@ (8001ae0 <parse_snap_command+0xb0>)
 8001a82:	4618      	mov	r0, r3
 8001a84:	f7fe fba4 	bl	80001d0 <strcmp>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d001      	beq.n	8001a92 <parse_snap_command+0x62>
        return 0U;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	e01f      	b.n	8001ad2 <parse_snap_command+0xa2>
    }

    if (seq < 0L) {
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	da01      	bge.n	8001a9c <parse_snap_command+0x6c>
        seq = 0L;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	617b      	str	r3, [r7, #20]
    }

    // Clamp to reasonable range to avoid huge floats
    if (seq > 1000000L) {
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	4a11      	ldr	r2, [pc, #68]	@ (8001ae4 <parse_snap_command+0xb4>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	dd01      	ble.n	8001aa8 <parse_snap_command+0x78>
        seq = 1000000L;
 8001aa4:	4b0f      	ldr	r3, [pc, #60]	@ (8001ae4 <parse_snap_command+0xb4>)
 8001aa6:	617b      	str	r3, [r7, #20]
    }

    cmd->opType = COMMAND_OP_IMU_CALIBRATE;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2206      	movs	r2, #6
 8001aac:	701a      	strb	r2, [r3, #0]
    cmd->shouldSend = 0U; // suppress FIN acknowledgement; only send initial receipt
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	735a      	strb	r2, [r3, #13]
    cmd->val = (float)seq;
 8001ab4:	697b      	ldr	r3, [r7, #20]
 8001ab6:	ee07 3a90 	vmov	s15, r3
 8001aba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	edc3 7a02 	vstr	s15, [r3, #8]
    cmd->dir = 0;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	705a      	strb	r2, [r3, #1]
    cmd->distType = COMMAND_DIST_TARGET;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2200      	movs	r2, #0
 8001ace:	731a      	strb	r2, [r3, #12]
    return 1U;
 8001ad0:	2301      	movs	r3, #1
}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	3718      	adds	r7, #24
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	08011f00 	.word	0x08011f00
 8001ae0:	08011f08 	.word	0x08011f08
 8001ae4:	000f4240 	.word	0x000f4240

08001ae8 <control_is_due>:
static uint8_t first_sample = 1;

// Foreground scheduling flag: set by TIM5 ISR, consumed in main loop/task
static volatile uint8_t control_due = 0;

uint8_t control_is_due(void) { return control_due; }
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	4b03      	ldr	r3, [pc, #12]	@ (8001afc <control_is_due+0x14>)
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	b2db      	uxtb	r3, r3
 8001af2:	4618      	mov	r0, r3
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr
 8001afc:	20000330 	.word	0x20000330

08001b00 <control_clear_due>:
void control_clear_due(void) { control_due = 0; }
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	4b03      	ldr	r3, [pc, #12]	@ (8001b14 <control_clear_due+0x14>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	701a      	strb	r2, [r3, #0]
 8001b0a:	bf00      	nop
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr
 8001b14:	20000330 	.word	0x20000330

08001b18 <control_init>:

void control_init(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b084      	sub	sp, #16
 8001b1c:	af00      	add	r7, sp, #0
    const fp32 gains[3] = { PID_KP, PID_KI, PID_KD };
 8001b1e:	4a19      	ldr	r2, [pc, #100]	@ (8001b84 <control_init+0x6c>)
 8001b20:	1d3b      	adds	r3, r7, #4
 8001b22:	ca07      	ldmia	r2, {r0, r1, r2}
 8001b24:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    PID_init_with_dt(&pid_left, gains, PID_MAX_OUT, PID_MAX_IOUT, PID_MAX_DOUT, CONTROL_DT_S);
 8001b28:	1d3b      	adds	r3, r7, #4
 8001b2a:	eddf 1a17 	vldr	s3, [pc, #92]	@ 8001b88 <control_init+0x70>
 8001b2e:	ed9f 1a17 	vldr	s2, [pc, #92]	@ 8001b8c <control_init+0x74>
 8001b32:	eddf 0a16 	vldr	s1, [pc, #88]	@ 8001b8c <control_init+0x74>
 8001b36:	ed9f 0a16 	vldr	s0, [pc, #88]	@ 8001b90 <control_init+0x78>
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	4815      	ldr	r0, [pc, #84]	@ (8001b94 <control_init+0x7c>)
 8001b3e:	f003 f969 	bl	8004e14 <PID_init_with_dt>
    PID_init_with_dt(&pid_right, gains, PID_MAX_OUT, PID_MAX_IOUT, PID_MAX_DOUT, CONTROL_DT_S);
 8001b42:	1d3b      	adds	r3, r7, #4
 8001b44:	eddf 1a10 	vldr	s3, [pc, #64]	@ 8001b88 <control_init+0x70>
 8001b48:	ed9f 1a10 	vldr	s2, [pc, #64]	@ 8001b8c <control_init+0x74>
 8001b4c:	eddf 0a0f 	vldr	s1, [pc, #60]	@ 8001b8c <control_init+0x74>
 8001b50:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 8001b90 <control_init+0x78>
 8001b54:	4619      	mov	r1, r3
 8001b56:	4810      	ldr	r0, [pc, #64]	@ (8001b98 <control_init+0x80>)
 8001b58:	f003 f95c 	bl	8004e14 <PID_init_with_dt>

    // Initialize encoder baselines
    last_left_counts = motor_get_left_encoder_counts();
 8001b5c:	f002 fa14 	bl	8003f88 <motor_get_left_encoder_counts>
 8001b60:	4603      	mov	r3, r0
 8001b62:	4a0e      	ldr	r2, [pc, #56]	@ (8001b9c <control_init+0x84>)
 8001b64:	6013      	str	r3, [r2, #0]
    last_right_counts = motor_get_right_encoder_counts();
 8001b66:	f002 fa1d 	bl	8003fa4 <motor_get_right_encoder_counts>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	4a0c      	ldr	r2, [pc, #48]	@ (8001ba0 <control_init+0x88>)
 8001b6e:	6013      	str	r3, [r2, #0]
    first_sample = 1;
 8001b70:	4b0c      	ldr	r3, [pc, #48]	@ (8001ba4 <control_init+0x8c>)
 8001b72:	2201      	movs	r2, #1
 8001b74:	701a      	strb	r2, [r3, #0]

    // Start TIM5 at 100 Hz in interrupt mode
    HAL_TIM_Base_Start_IT(&htim5);
 8001b76:	480c      	ldr	r0, [pc, #48]	@ (8001ba8 <control_init+0x90>)
 8001b78:	f006 fbf6 	bl	8008368 <HAL_TIM_Base_Start_IT>
}
 8001b7c:	bf00      	nop
 8001b7e:	3710      	adds	r7, #16
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	08011f0c 	.word	0x08011f0c
 8001b88:	3c23d70a 	.word	0x3c23d70a
 8001b8c:	42200000 	.word	0x42200000
 8001b90:	42c80000 	.word	0x42c80000
 8001b94:	2000027c 	.word	0x2000027c
 8001b98:	200002c8 	.word	0x200002c8
 8001b9c:	20000328 	.word	0x20000328
 8001ba0:	2000032c 	.word	0x2000032c
 8001ba4:	20000000 	.word	0x20000000
 8001ba8:	2000048c 	.word	0x2000048c

08001bac <control_set_target_ticks_per_dt>:

void control_set_target_ticks_per_dt(int32_t left_ticks, int32_t right_ticks)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b082      	sub	sp, #8
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
 8001bb4:	6039      	str	r1, [r7, #0]
    // If direction flips (sign change), clear integrators to avoid fighting previous windup
    if ((left_ticks == 0 || target_left_ticks_dt == 0) ? 0 : ((left_ticks > 0) != (target_left_ticks_dt > 0))) {
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d005      	beq.n	8001bc8 <control_set_target_ticks_per_dt+0x1c>
 8001bbc:	4b30      	ldr	r3, [pc, #192]	@ (8001c80 <control_set_target_ticks_per_dt+0xd4>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <control_set_target_ticks_per_dt+0x1c>
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e000      	b.n	8001bca <control_set_target_ticks_per_dt+0x1e>
 8001bc8:	2300      	movs	r3, #0
 8001bca:	f003 0301 	and.w	r3, r3, #1
 8001bce:	b2db      	uxtb	r3, r3
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d013      	beq.n	8001bfc <control_set_target_ticks_per_dt+0x50>
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	bfcc      	ite	gt
 8001bda:	2301      	movgt	r3, #1
 8001bdc:	2300      	movle	r3, #0
 8001bde:	b2da      	uxtb	r2, r3
 8001be0:	4b27      	ldr	r3, [pc, #156]	@ (8001c80 <control_set_target_ticks_per_dt+0xd4>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	bfcc      	ite	gt
 8001be8:	2301      	movgt	r3, #1
 8001bea:	2300      	movle	r3, #0
 8001bec:	b2db      	uxtb	r3, r3
 8001bee:	4053      	eors	r3, r2
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d002      	beq.n	8001bfc <control_set_target_ticks_per_dt+0x50>
        PID_clear(&pid_left);
 8001bf6:	4823      	ldr	r0, [pc, #140]	@ (8001c84 <control_set_target_ticks_per_dt+0xd8>)
 8001bf8:	f003 fa6d 	bl	80050d6 <PID_clear>
    }
    if ((right_ticks == 0 || target_right_ticks_dt == 0) ? 0 : ((right_ticks > 0) != (target_right_ticks_dt > 0))) {
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d005      	beq.n	8001c0e <control_set_target_ticks_per_dt+0x62>
 8001c02:	4b21      	ldr	r3, [pc, #132]	@ (8001c88 <control_set_target_ticks_per_dt+0xdc>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d001      	beq.n	8001c0e <control_set_target_ticks_per_dt+0x62>
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e000      	b.n	8001c10 <control_set_target_ticks_per_dt+0x64>
 8001c0e:	2300      	movs	r3, #0
 8001c10:	f003 0301 	and.w	r3, r3, #1
 8001c14:	b2db      	uxtb	r3, r3
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d013      	beq.n	8001c42 <control_set_target_ticks_per_dt+0x96>
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	bfcc      	ite	gt
 8001c20:	2301      	movgt	r3, #1
 8001c22:	2300      	movle	r3, #0
 8001c24:	b2da      	uxtb	r2, r3
 8001c26:	4b18      	ldr	r3, [pc, #96]	@ (8001c88 <control_set_target_ticks_per_dt+0xdc>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	bfcc      	ite	gt
 8001c2e:	2301      	movgt	r3, #1
 8001c30:	2300      	movle	r3, #0
 8001c32:	b2db      	uxtb	r3, r3
 8001c34:	4053      	eors	r3, r2
 8001c36:	b2db      	uxtb	r3, r3
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d002      	beq.n	8001c42 <control_set_target_ticks_per_dt+0x96>
        PID_clear(&pid_right);
 8001c3c:	4813      	ldr	r0, [pc, #76]	@ (8001c8c <control_set_target_ticks_per_dt+0xe0>)
 8001c3e:	f003 fa4a 	bl	80050d6 <PID_clear>
    }

    // If transitioning to zero target from non-zero, clear integrators to prevent residual drive
    if (left_ticks == 0 && target_left_ticks_dt != 0) {
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d106      	bne.n	8001c56 <control_set_target_ticks_per_dt+0xaa>
 8001c48:	4b0d      	ldr	r3, [pc, #52]	@ (8001c80 <control_set_target_ticks_per_dt+0xd4>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d002      	beq.n	8001c56 <control_set_target_ticks_per_dt+0xaa>
        PID_clear(&pid_left);
 8001c50:	480c      	ldr	r0, [pc, #48]	@ (8001c84 <control_set_target_ticks_per_dt+0xd8>)
 8001c52:	f003 fa40 	bl	80050d6 <PID_clear>
    }
    if (right_ticks == 0 && target_right_ticks_dt != 0) {
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d106      	bne.n	8001c6a <control_set_target_ticks_per_dt+0xbe>
 8001c5c:	4b0a      	ldr	r3, [pc, #40]	@ (8001c88 <control_set_target_ticks_per_dt+0xdc>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d002      	beq.n	8001c6a <control_set_target_ticks_per_dt+0xbe>
        PID_clear(&pid_right);
 8001c64:	4809      	ldr	r0, [pc, #36]	@ (8001c8c <control_set_target_ticks_per_dt+0xe0>)
 8001c66:	f003 fa36 	bl	80050d6 <PID_clear>
    }
    target_left_ticks_dt = left_ticks;
 8001c6a:	4a05      	ldr	r2, [pc, #20]	@ (8001c80 <control_set_target_ticks_per_dt+0xd4>)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6013      	str	r3, [r2, #0]
    target_right_ticks_dt = right_ticks;
 8001c70:	4a05      	ldr	r2, [pc, #20]	@ (8001c88 <control_set_target_ticks_per_dt+0xdc>)
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	6013      	str	r3, [r2, #0]
}
 8001c76:	bf00      	nop
 8001c78:	3708      	adds	r7, #8
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	20000314 	.word	0x20000314
 8001c84:	2000027c 	.word	0x2000027c
 8001c88:	20000318 	.word	0x20000318
 8001c8c:	200002c8 	.word	0x200002c8

08001c90 <control_sync_encoders>:

void control_sync_encoders(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
    // When another module resets encoder counters, realign our baselines
    // and skip one sample to avoid a large spurious delta fighting the PID.
    last_left_counts = motor_get_left_encoder_counts();
 8001c94:	f002 f978 	bl	8003f88 <motor_get_left_encoder_counts>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	4a06      	ldr	r2, [pc, #24]	@ (8001cb4 <control_sync_encoders+0x24>)
 8001c9c:	6013      	str	r3, [r2, #0]
    last_right_counts = motor_get_right_encoder_counts();
 8001c9e:	f002 f981 	bl	8003fa4 <motor_get_right_encoder_counts>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	4a04      	ldr	r2, [pc, #16]	@ (8001cb8 <control_sync_encoders+0x28>)
 8001ca6:	6013      	str	r3, [r2, #0]
    first_sample = 1;
 8001ca8:	4b04      	ldr	r3, [pc, #16]	@ (8001cbc <control_sync_encoders+0x2c>)
 8001caa:	2201      	movs	r2, #1
 8001cac:	701a      	strb	r2, [r3, #0]
}
 8001cae:	bf00      	nop
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	20000328 	.word	0x20000328
 8001cb8:	2000032c 	.word	0x2000032c
 8001cbc:	20000000 	.word	0x20000000

08001cc0 <control_step>:

// Runs at 100 Hz from TIM5 ISR
void control_step(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b08a      	sub	sp, #40	@ 0x28
 8001cc4:	af00      	add	r7, sp, #0
    // Measure delta counts every 10 ms
    int32_t cur_left = motor_get_left_encoder_counts();
 8001cc6:	f002 f95f 	bl	8003f88 <motor_get_left_encoder_counts>
 8001cca:	6238      	str	r0, [r7, #32]
    int32_t cur_right = motor_get_right_encoder_counts();
 8001ccc:	f002 f96a 	bl	8003fa4 <motor_get_right_encoder_counts>
 8001cd0:	61f8      	str	r0, [r7, #28]

    int32_t dl = cur_left - last_left_counts;
 8001cd2:	4b52      	ldr	r3, [pc, #328]	@ (8001e1c <control_step+0x15c>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	6a3a      	ldr	r2, [r7, #32]
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	61bb      	str	r3, [r7, #24]
    int32_t dr = cur_right - last_right_counts;
 8001cdc:	4b50      	ldr	r3, [pc, #320]	@ (8001e20 <control_step+0x160>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	69fa      	ldr	r2, [r7, #28]
 8001ce2:	1ad3      	subs	r3, r2, r3
 8001ce4:	617b      	str	r3, [r7, #20]

    last_left_counts = cur_left;
 8001ce6:	4a4d      	ldr	r2, [pc, #308]	@ (8001e1c <control_step+0x15c>)
 8001ce8:	6a3b      	ldr	r3, [r7, #32]
 8001cea:	6013      	str	r3, [r2, #0]
    last_right_counts = cur_right;
 8001cec:	4a4c      	ldr	r2, [pc, #304]	@ (8001e20 <control_step+0x160>)
 8001cee:	69fb      	ldr	r3, [r7, #28]
 8001cf0:	6013      	str	r3, [r2, #0]

    if (first_sample) {
 8001cf2:	4b4c      	ldr	r3, [pc, #304]	@ (8001e24 <control_step+0x164>)
 8001cf4:	781b      	ldrb	r3, [r3, #0]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d003      	beq.n	8001d02 <control_step+0x42>
        // Skip control on first sample (no valid speed yet)
        first_sample = 0;
 8001cfa:	4b4a      	ldr	r3, [pc, #296]	@ (8001e24 <control_step+0x164>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	701a      	strb	r2, [r3, #0]
        return;
 8001d00:	e088      	b.n	8001e14 <control_step+0x154>
    }

    // Latch measured values for diagnostics/UI
    meas_left_ticks_dt = dl;
 8001d02:	4a49      	ldr	r2, [pc, #292]	@ (8001e28 <control_step+0x168>)
 8001d04:	69bb      	ldr	r3, [r7, #24]
 8001d06:	6013      	str	r3, [r2, #0]
    meas_right_ticks_dt = dr;
 8001d08:	4a48      	ldr	r2, [pc, #288]	@ (8001e2c <control_step+0x16c>)
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	6013      	str	r3, [r2, #0]

    // If targets are zero, unconditionally stop and clear integrators to avoid creep
    if (target_left_ticks_dt == 0 && target_right_ticks_dt == 0) {
 8001d0e:	4b48      	ldr	r3, [pc, #288]	@ (8001e30 <control_step+0x170>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d112      	bne.n	8001d3c <control_step+0x7c>
 8001d16:	4b47      	ldr	r3, [pc, #284]	@ (8001e34 <control_step+0x174>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d10e      	bne.n	8001d3c <control_step+0x7c>
        PID_clear(&pid_left);
 8001d1e:	4846      	ldr	r0, [pc, #280]	@ (8001e38 <control_step+0x178>)
 8001d20:	f003 f9d9 	bl	80050d6 <PID_clear>
        PID_clear(&pid_right);
 8001d24:	4845      	ldr	r0, [pc, #276]	@ (8001e3c <control_step+0x17c>)
 8001d26:	f003 f9d6 	bl	80050d6 <PID_clear>
        last_cmd_left = 0;
 8001d2a:	4b45      	ldr	r3, [pc, #276]	@ (8001e40 <control_step+0x180>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	701a      	strb	r2, [r3, #0]
        last_cmd_right = 0;
 8001d30:	4b44      	ldr	r3, [pc, #272]	@ (8001e44 <control_step+0x184>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	701a      	strb	r2, [r3, #0]
        motor_stop();
 8001d36:	f002 f8cf 	bl	8003ed8 <motor_stop>
        return;
 8001d3a:	e06b      	b.n	8001e14 <control_step+0x154>
    }

    // Compute PID outputs (PWM percent)
    float out_l = PID_calc_with_dt(&pid_left, (float)dl, (float)target_left_ticks_dt);
 8001d3c:	69bb      	ldr	r3, [r7, #24]
 8001d3e:	ee07 3a90 	vmov	s15, r3
 8001d42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d46:	4b3a      	ldr	r3, [pc, #232]	@ (8001e30 <control_step+0x170>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	ee07 3a10 	vmov	s14, r3
 8001d4e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001d52:	eef0 0a47 	vmov.f32	s1, s14
 8001d56:	eeb0 0a67 	vmov.f32	s0, s15
 8001d5a:	4837      	ldr	r0, [pc, #220]	@ (8001e38 <control_step+0x178>)
 8001d5c:	f003 f8be 	bl	8004edc <PID_calc_with_dt>
 8001d60:	ed87 0a04 	vstr	s0, [r7, #16]
    float out_r = PID_calc_with_dt(&pid_right, (float)dr, (float)target_right_ticks_dt);
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	ee07 3a90 	vmov	s15, r3
 8001d6a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d6e:	4b31      	ldr	r3, [pc, #196]	@ (8001e34 <control_step+0x174>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	ee07 3a10 	vmov	s14, r3
 8001d76:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001d7a:	eef0 0a47 	vmov.f32	s1, s14
 8001d7e:	eeb0 0a67 	vmov.f32	s0, s15
 8001d82:	482e      	ldr	r0, [pc, #184]	@ (8001e3c <control_step+0x17c>)
 8001d84:	f003 f8aa 	bl	8004edc <PID_calc_with_dt>
 8001d88:	ed87 0a03 	vstr	s0, [r7, #12]

    // Apply a small deadband so tiny outputs don't map to 54% PWM minimum
    int8_t cmd_l = (int8_t)(out_l);
 8001d8c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d90:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d94:	edc7 7a01 	vstr	s15, [r7, #4]
 8001d98:	793b      	ldrb	r3, [r7, #4]
 8001d9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    int8_t cmd_r = (int8_t)(out_r);
 8001d9e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001da2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001da6:	edc7 7a01 	vstr	s15, [r7, #4]
 8001daa:	793b      	ldrb	r3, [r7, #4]
 8001dac:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    const int8_t pwm_deadband = 5; // percent
 8001db0:	2305      	movs	r3, #5
 8001db2:	72fb      	strb	r3, [r7, #11]
    if (cmd_l < pwm_deadband && cmd_l > -pwm_deadband) cmd_l = 0;
 8001db4:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 8001db8:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	da09      	bge.n	8001dd4 <control_step+0x114>
 8001dc0:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 8001dc4:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001dc8:	425b      	negs	r3, r3
 8001dca:	429a      	cmp	r2, r3
 8001dcc:	dd02      	ble.n	8001dd4 <control_step+0x114>
 8001dce:	2300      	movs	r3, #0
 8001dd0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (cmd_r < pwm_deadband && cmd_r > -pwm_deadband) cmd_r = 0;
 8001dd4:	f997 2026 	ldrsb.w	r2, [r7, #38]	@ 0x26
 8001dd8:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001ddc:	429a      	cmp	r2, r3
 8001dde:	da09      	bge.n	8001df4 <control_step+0x134>
 8001de0:	f997 2026 	ldrsb.w	r2, [r7, #38]	@ 0x26
 8001de4:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001de8:	425b      	negs	r3, r3
 8001dea:	429a      	cmp	r2, r3
 8001dec:	dd02      	ble.n	8001df4 <control_step+0x134>
 8001dee:	2300      	movs	r3, #0
 8001df0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    last_cmd_left = cmd_l;
 8001df4:	4a12      	ldr	r2, [pc, #72]	@ (8001e40 <control_step+0x180>)
 8001df6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001dfa:	7013      	strb	r3, [r2, #0]
    last_cmd_right = cmd_r;
 8001dfc:	4a11      	ldr	r2, [pc, #68]	@ (8001e44 <control_step+0x184>)
 8001dfe:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001e02:	7013      	strb	r3, [r2, #0]
    motor_set_speeds(cmd_l, cmd_r);
 8001e04:	f997 2026 	ldrsb.w	r2, [r7, #38]	@ 0x26
 8001e08:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001e0c:	4611      	mov	r1, r2
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f001 ff92 	bl	8003d38 <motor_set_speeds>
}
 8001e14:	3728      	adds	r7, #40	@ 0x28
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	20000328 	.word	0x20000328
 8001e20:	2000032c 	.word	0x2000032c
 8001e24:	20000000 	.word	0x20000000
 8001e28:	2000031c 	.word	0x2000031c
 8001e2c:	20000320 	.word	0x20000320
 8001e30:	20000314 	.word	0x20000314
 8001e34:	20000318 	.word	0x20000318
 8001e38:	2000027c 	.word	0x2000027c
 8001e3c:	200002c8 	.word	0x200002c8
 8001e40:	20000324 	.word	0x20000324
 8001e44:	20000325 	.word	0x20000325

08001e48 <HAL_TIM_PeriodElapsedCallback>:

// HAL weak callback override: dispatch TIM5 @ 100 Hz
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b083      	sub	sp, #12
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM5) {
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a05      	ldr	r2, [pc, #20]	@ (8001e6c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d102      	bne.n	8001e60 <HAL_TIM_PeriodElapsedCallback+0x18>
        control_due = 1;   // signal foreground to run control_step() at 100 Hz
 8001e5a:	4b05      	ldr	r3, [pc, #20]	@ (8001e70 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	701a      	strb	r2, [r3, #0]
    }
}
 8001e60:	bf00      	nop
 8001e62:	370c      	adds	r7, #12
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr
 8001e6c:	40000c00 	.word	0x40000c00
 8001e70:	20000330 	.word	0x20000330

08001e74 <mag_cal_reset_>:
    uint8_t have_range;
} mag_calib_t;

static mag_calib_t s_mag_cal;

static void mag_cal_reset_(void){
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
    s_mag_cal.min_x = FLT_MAX;
 8001e78:	4b0a      	ldr	r3, [pc, #40]	@ (8001ea4 <mag_cal_reset_+0x30>)
 8001e7a:	4a0b      	ldr	r2, [pc, #44]	@ (8001ea8 <mag_cal_reset_+0x34>)
 8001e7c:	601a      	str	r2, [r3, #0]
    s_mag_cal.max_x = -FLT_MAX;
 8001e7e:	4b09      	ldr	r3, [pc, #36]	@ (8001ea4 <mag_cal_reset_+0x30>)
 8001e80:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8001e84:	605a      	str	r2, [r3, #4]
    s_mag_cal.min_y = FLT_MAX;
 8001e86:	4b07      	ldr	r3, [pc, #28]	@ (8001ea4 <mag_cal_reset_+0x30>)
 8001e88:	4a07      	ldr	r2, [pc, #28]	@ (8001ea8 <mag_cal_reset_+0x34>)
 8001e8a:	609a      	str	r2, [r3, #8]
    s_mag_cal.max_y = -FLT_MAX;
 8001e8c:	4b05      	ldr	r3, [pc, #20]	@ (8001ea4 <mag_cal_reset_+0x30>)
 8001e8e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8001e92:	60da      	str	r2, [r3, #12]
    s_mag_cal.have_range = 0;
 8001e94:	4b03      	ldr	r3, [pc, #12]	@ (8001ea4 <mag_cal_reset_+0x30>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	741a      	strb	r2, [r3, #16]
}
 8001e9a:	bf00      	nop
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr
 8001ea4:	20000348 	.word	0x20000348
 8001ea8:	7f7fffff 	.word	0x7f7fffff

08001eac <wrap180>:

// Small deadband to squash tiny noise (in deg/s) when robot is still
#define GZ_DEADBAND_DPS  0.4f

// Wrap to [-180, 180]
static inline float wrap180(float a){
 8001eac:	b480      	push	{r7}
 8001eae:	b083      	sub	sp, #12
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	ed87 0a01 	vstr	s0, [r7, #4]
    if (a >  180.0f) a -= 360.0f;
 8001eb6:	edd7 7a01 	vldr	s15, [r7, #4]
 8001eba:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8001f10 <wrap180+0x64>
 8001ebe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ec6:	dd07      	ble.n	8001ed8 <wrap180+0x2c>
 8001ec8:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ecc:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001f14 <wrap180+0x68>
 8001ed0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001ed4:	edc7 7a01 	vstr	s15, [r7, #4]
    if (a < -180.0f) a += 360.0f;
 8001ed8:	edd7 7a01 	vldr	s15, [r7, #4]
 8001edc:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001f18 <wrap180+0x6c>
 8001ee0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ee4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ee8:	d507      	bpl.n	8001efa <wrap180+0x4e>
 8001eea:	edd7 7a01 	vldr	s15, [r7, #4]
 8001eee:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001f14 <wrap180+0x68>
 8001ef2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001ef6:	edc7 7a01 	vstr	s15, [r7, #4]
    return a;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	ee07 3a90 	vmov	s15, r3
}
 8001f00:	eeb0 0a67 	vmov.f32	s0, s15
 8001f04:	370c      	adds	r7, #12
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr
 8001f0e:	bf00      	nop
 8001f10:	43340000 	.word	0x43340000
 8001f14:	43b40000 	.word	0x43b40000
 8001f18:	c3340000 	.word	0xc3340000

08001f1c <imu_calibrate_bias_>:
// 4. Calculates average: bias = sum_of_readings / N
// 5. Result: The gyro's drift rate in deg/s
//
// NOTE: This automatic calibration may not be as accurate as manually
// measured drift values, which is why we use a fixed optimized value (0.43)
static void imu_calibrate_bias_(int sample_count){
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b086      	sub	sp, #24
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
    if (!s_imu_i2c || sample_count <= 0) {
 8001f24:	4b24      	ldr	r3, [pc, #144]	@ (8001fb8 <imu_calibrate_bias_+0x9c>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d040      	beq.n	8001fae <imu_calibrate_bias_+0x92>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	dd3d      	ble.n	8001fae <imu_calibrate_bias_+0x92>
        return;
    }

    float sum_dps = 0.0f;
 8001f32:	f04f 0300 	mov.w	r3, #0
 8001f36:	617b      	str	r3, [r7, #20]

    for (int i = 0; i < sample_count; i++){
 8001f38:	2300      	movs	r3, #0
 8001f3a:	613b      	str	r3, [r7, #16]
 8001f3c:	e026      	b.n	8001f8c <imu_calibrate_bias_+0x70>
        int16_t gz_raw = 0;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	817b      	strh	r3, [r7, #10]
        // Read raw counts using the active full-scale setting
        ICM20948_readGyroscope_Z(s_imu_i2c, s_addrSel, s_gyro_fs_setting, &gz_raw);
 8001f42:	4b1d      	ldr	r3, [pc, #116]	@ (8001fb8 <imu_calibrate_bias_+0x9c>)
 8001f44:	6818      	ldr	r0, [r3, #0]
 8001f46:	4b1d      	ldr	r3, [pc, #116]	@ (8001fbc <imu_calibrate_bias_+0xa0>)
 8001f48:	7819      	ldrb	r1, [r3, #0]
 8001f4a:	4b1d      	ldr	r3, [pc, #116]	@ (8001fc0 <imu_calibrate_bias_+0xa4>)
 8001f4c:	781a      	ldrb	r2, [r3, #0]
 8001f4e:	f107 030a 	add.w	r3, r7, #10
 8001f52:	f7ff f993 	bl	800127c <ICM20948_readGyroscope_Z>

        // Convert raw -> deg/s using the matching scale factor
        float gz_dps = ((float)gz_raw) / s_gyro_lsb_per_dps;
 8001f56:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001f5a:	ee07 3a90 	vmov	s15, r3
 8001f5e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001f62:	4b18      	ldr	r3, [pc, #96]	@ (8001fc4 <imu_calibrate_bias_+0xa8>)
 8001f64:	ed93 7a00 	vldr	s14, [r3]
 8001f68:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f6c:	edc7 7a03 	vstr	s15, [r7, #12]

        sum_dps += gz_dps;
 8001f70:	ed97 7a05 	vldr	s14, [r7, #20]
 8001f74:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f7c:	edc7 7a05 	vstr	s15, [r7, #20]
        HAL_Delay(2);
 8001f80:	2002      	movs	r0, #2
 8001f82:	f004 f839 	bl	8005ff8 <HAL_Delay>
    for (int i = 0; i < sample_count; i++){
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	3301      	adds	r3, #1
 8001f8a:	613b      	str	r3, [r7, #16]
 8001f8c:	693a      	ldr	r2, [r7, #16]
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	429a      	cmp	r2, r3
 8001f92:	dbd4      	blt.n	8001f3e <imu_calibrate_bias_+0x22>
    }
    s_gyro_bias_z = sum_dps / (float)sample_count; // average bias (deg/s)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	ee07 3a90 	vmov	s15, r3
 8001f9a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f9e:	edd7 6a05 	vldr	s13, [r7, #20]
 8001fa2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fa6:	4b08      	ldr	r3, [pc, #32]	@ (8001fc8 <imu_calibrate_bias_+0xac>)
 8001fa8:	edc3 7a00 	vstr	s15, [r3]
 8001fac:	e000      	b.n	8001fb0 <imu_calibrate_bias_+0x94>
        return;
 8001fae:	bf00      	nop
}
 8001fb0:	3718      	adds	r7, #24
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	20000334 	.word	0x20000334
 8001fbc:	20000338 	.word	0x20000338
 8001fc0:	2000000c 	.word	0x2000000c
 8001fc4:	20000008 	.word	0x20000008
 8001fc8:	20000340 	.word	0x20000340

08001fcc <imu_init>:

// =======================
// Public API
// =======================

void imu_init(I2C_HandleTypeDef *hi2c, uint8_t *out_addrSel){
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b084      	sub	sp, #16
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
 8001fd4:	6039      	str	r1, [r7, #0]
    s_imu_i2c = hi2c;
 8001fd6:	4a26      	ldr	r2, [pc, #152]	@ (8002070 <imu_init+0xa4>)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6013      	str	r3, [r2, #0]

    if (ICM20948_isI2cAddress1(hi2c))      s_addrSel = 0;
 8001fdc:	6878      	ldr	r0, [r7, #4]
 8001fde:	f7ff f8b5 	bl	800114c <ICM20948_isI2cAddress1>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d003      	beq.n	8001ff0 <imu_init+0x24>
 8001fe8:	4b22      	ldr	r3, [pc, #136]	@ (8002074 <imu_init+0xa8>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	701a      	strb	r2, [r3, #0]
 8001fee:	e00b      	b.n	8002008 <imu_init+0x3c>
    else if (ICM20948_isI2cAddress2(hi2c)) s_addrSel = 1;
 8001ff0:	6878      	ldr	r0, [r7, #4]
 8001ff2:	f7ff f8c1 	bl	8001178 <ICM20948_isI2cAddress2>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d003      	beq.n	8002004 <imu_init+0x38>
 8001ffc:	4b1d      	ldr	r3, [pc, #116]	@ (8002074 <imu_init+0xa8>)
 8001ffe:	2201      	movs	r2, #1
 8002000:	701a      	strb	r2, [r3, #0]
 8002002:	e001      	b.n	8002008 <imu_init+0x3c>
    else                                   Error_Handler();
 8002004:	f001 fe6c 	bl	8003ce0 <Error_Handler>

    if (out_addrSel) *out_addrSel = s_addrSel;
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d003      	beq.n	8002016 <imu_init+0x4a>
 800200e:	4b19      	ldr	r3, [pc, #100]	@ (8002074 <imu_init+0xa8>)
 8002010:	781a      	ldrb	r2, [r3, #0]
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	701a      	strb	r2, [r3, #0]

    // Configure IMU with 500 dps full-scale (higher resolution, lower noise)
    const uint8_t fs_setting = GYRO_FULL_SCALE_500DPS;
 8002016:	2302      	movs	r3, #2
 8002018:	73fb      	strb	r3, [r7, #15]
    ICM20948_init(hi2c, s_addrSel, fs_setting);
 800201a:	4b16      	ldr	r3, [pc, #88]	@ (8002074 <imu_init+0xa8>)
 800201c:	781b      	ldrb	r3, [r3, #0]
 800201e:	7bfa      	ldrb	r2, [r7, #15]
 8002020:	4619      	mov	r1, r3
 8002022:	6878      	ldr	r0, [r7, #4]
 8002024:	f7ff f8be 	bl	80011a4 <ICM20948_init>
    s_gyro_fs_setting = fs_setting;
 8002028:	4a13      	ldr	r2, [pc, #76]	@ (8002078 <imu_init+0xac>)
 800202a:	7bfb      	ldrb	r3, [r7, #15]
 800202c:	7013      	strb	r3, [r2, #0]
    s_gyro_lsb_per_dps = GRYO_SENSITIVITY_SCALE_FACTOR_500DPS;
 800202e:	4b13      	ldr	r3, [pc, #76]	@ (800207c <imu_init+0xb0>)
 8002030:	4a13      	ldr	r2, [pc, #76]	@ (8002080 <imu_init+0xb4>)
 8002032:	601a      	str	r2, [r3, #0]

    // Set optimized gyro bias based on measured drift performance
    // This eliminates the need for manual calibration during startup
    s_gyro_bias_z = 1.5f;  // Manual bias for minimal drift (deg/s)
 8002034:	4b13      	ldr	r3, [pc, #76]	@ (8002084 <imu_init+0xb8>)
 8002036:	f04f 527f 	mov.w	r2, #1069547520	@ 0x3fc00000
 800203a:	601a      	str	r2, [r3, #0]
    s_yaw_deg = 0.0f;
 800203c:	4b12      	ldr	r3, [pc, #72]	@ (8002088 <imu_init+0xbc>)
 800203e:	f04f 0200 	mov.w	r2, #0
 8002042:	601a      	str	r2, [r3, #0]

    // Enable magnetometer (non-fatal if fails)
    if (ICM20948_mag_enable(hi2c, s_addrSel) == 0) {
 8002044:	4b0b      	ldr	r3, [pc, #44]	@ (8002074 <imu_init+0xa8>)
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	4619      	mov	r1, r3
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f7ff f96e 	bl	800132c <ICM20948_mag_enable>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	d105      	bne.n	8002062 <imu_init+0x96>
        s_mag_ready = 1;
 8002056:	4b0d      	ldr	r3, [pc, #52]	@ (800208c <imu_init+0xc0>)
 8002058:	2201      	movs	r2, #1
 800205a:	701a      	strb	r2, [r3, #0]
        mag_cal_reset_();
 800205c:	f7ff ff0a 	bl	8001e74 <mag_cal_reset_>
    } else {
        s_mag_ready = 0;
    }
}
 8002060:	e002      	b.n	8002068 <imu_init+0x9c>
        s_mag_ready = 0;
 8002062:	4b0a      	ldr	r3, [pc, #40]	@ (800208c <imu_init+0xc0>)
 8002064:	2200      	movs	r2, #0
 8002066:	701a      	strb	r2, [r3, #0]
}
 8002068:	bf00      	nop
 800206a:	3710      	adds	r7, #16
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}
 8002070:	20000334 	.word	0x20000334
 8002074:	20000338 	.word	0x20000338
 8002078:	2000000c 	.word	0x2000000c
 800207c:	20000008 	.word	0x20000008
 8002080:	42830000 	.word	0x42830000
 8002084:	20000340 	.word	0x20000340
 8002088:	2000033c 	.word	0x2000033c
 800208c:	20000344 	.word	0x20000344

08002090 <imu_calibrate_bias_blocking>:

void imu_calibrate_bias_blocking(int sample_count){
 8002090:	b580      	push	{r7, lr}
 8002092:	b086      	sub	sp, #24
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
    if (!s_imu_i2c) {
 8002098:	4b16      	ldr	r3, [pc, #88]	@ (80020f4 <imu_calibrate_bias_blocking+0x64>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d024      	beq.n	80020ea <imu_calibrate_bias_blocking+0x5a>
        return;
    }

    imu_calibrate_bias_(sample_count);
 80020a0:	6878      	ldr	r0, [r7, #4]
 80020a2:	f7ff ff3b 	bl	8001f1c <imu_calibrate_bias_>
    const float bias_seed = -0.357f; // -0.357
 80020a6:	4b14      	ldr	r3, [pc, #80]	@ (80020f8 <imu_calibrate_bias_blocking+0x68>)
 80020a8:	617b      	str	r3, [r7, #20]
    const float alpha = 1.0f;
 80020aa:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80020ae:	613b      	str	r3, [r7, #16]
    float measured_bias = s_gyro_bias_z;
 80020b0:	4b12      	ldr	r3, [pc, #72]	@ (80020fc <imu_calibrate_bias_blocking+0x6c>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	60fb      	str	r3, [r7, #12]
    s_gyro_bias_z = (alpha * measured_bias) + ((1.0f - alpha) * bias_seed);
 80020b6:	ed97 7a04 	vldr	s14, [r7, #16]
 80020ba:	edd7 7a03 	vldr	s15, [r7, #12]
 80020be:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80020c6:	edd7 7a04 	vldr	s15, [r7, #16]
 80020ca:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80020ce:	edd7 7a05 	vldr	s15, [r7, #20]
 80020d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020da:	4b08      	ldr	r3, [pc, #32]	@ (80020fc <imu_calibrate_bias_blocking+0x6c>)
 80020dc:	edc3 7a00 	vstr	s15, [r3]
    // After calibration we know the current orientation should be treated as
    // the zero reference for subsequent motion planning.
    s_yaw_deg = 0.0f;
 80020e0:	4b07      	ldr	r3, [pc, #28]	@ (8002100 <imu_calibrate_bias_blocking+0x70>)
 80020e2:	f04f 0200 	mov.w	r2, #0
 80020e6:	601a      	str	r2, [r3, #0]
 80020e8:	e000      	b.n	80020ec <imu_calibrate_bias_blocking+0x5c>
        return;
 80020ea:	bf00      	nop
}
 80020ec:	3718      	adds	r7, #24
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	20000334 	.word	0x20000334
 80020f8:	beb6c8b4 	.word	0xbeb6c8b4
 80020fc:	20000340 	.word	0x20000340
 8002100:	2000033c 	.word	0x2000033c

08002104 <imu_get_yaw>:

float imu_get_yaw(void){
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
    return s_yaw_deg;
 8002108:	4b04      	ldr	r3, [pc, #16]	@ (800211c <imu_get_yaw+0x18>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	ee07 3a90 	vmov	s15, r3
}
 8002110:	eeb0 0a67 	vmov.f32	s0, s15
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr
 800211c:	2000033c 	.word	0x2000033c

08002120 <imu_zero_yaw>:

// Optional helper: zero current yaw (e.g., when you want "forward" to be current heading)
void imu_zero_yaw(void){
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0
    s_yaw_deg = 0.0f;
 8002124:	4b04      	ldr	r3, [pc, #16]	@ (8002138 <imu_zero_yaw+0x18>)
 8002126:	f04f 0200 	mov.w	r2, #0
 800212a:	601a      	str	r2, [r3, #0]
}
 800212c:	bf00      	nop
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr
 8002136:	bf00      	nop
 8002138:	2000033c 	.word	0x2000033c

0800213c <imu_update_yaw_100Hz>:

    *gyroZ_dps = gz_dps;
}

// Caller runs at 100 Hz, but we decimate to 50 Hz samples for integration
void imu_update_yaw_100Hz(void){
 800213c:	b580      	push	{r7, lr}
 800213e:	b082      	sub	sp, #8
 8002140:	af00      	add	r7, sp, #0
    static uint8_t sample_toggle = 0U; // ensure 50 Hz sampling cadence

    sample_toggle ^= 1U;
 8002142:	4b2f      	ldr	r3, [pc, #188]	@ (8002200 <imu_update_yaw_100Hz+0xc4>)
 8002144:	781b      	ldrb	r3, [r3, #0]
 8002146:	f083 0301 	eor.w	r3, r3, #1
 800214a:	b2da      	uxtb	r2, r3
 800214c:	4b2c      	ldr	r3, [pc, #176]	@ (8002200 <imu_update_yaw_100Hz+0xc4>)
 800214e:	701a      	strb	r2, [r3, #0]
    if (sample_toggle == 0U) {
 8002150:	4b2b      	ldr	r3, [pc, #172]	@ (8002200 <imu_update_yaw_100Hz+0xc4>)
 8002152:	781b      	ldrb	r3, [r3, #0]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d04f      	beq.n	80021f8 <imu_update_yaw_100Hz+0xbc>
        return;
    }

    int16_t gz_raw = 0;
 8002158:	2300      	movs	r3, #0
 800215a:	807b      	strh	r3, [r7, #2]

    // Read raw Z at the configured full-scale
    ICM20948_readGyroscope_Z(s_imu_i2c, s_addrSel, s_gyro_fs_setting, &gz_raw);
 800215c:	4b29      	ldr	r3, [pc, #164]	@ (8002204 <imu_update_yaw_100Hz+0xc8>)
 800215e:	6818      	ldr	r0, [r3, #0]
 8002160:	4b29      	ldr	r3, [pc, #164]	@ (8002208 <imu_update_yaw_100Hz+0xcc>)
 8002162:	7819      	ldrb	r1, [r3, #0]
 8002164:	4b29      	ldr	r3, [pc, #164]	@ (800220c <imu_update_yaw_100Hz+0xd0>)
 8002166:	781a      	ldrb	r2, [r3, #0]
 8002168:	1cbb      	adds	r3, r7, #2
 800216a:	f7ff f887 	bl	800127c <ICM20948_readGyroscope_Z>

    // Convert raw -> deg/s using the active scale factor
    float yaw_rate_dps = ((float)gz_raw) / s_gyro_lsb_per_dps;
 800216e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002172:	ee07 3a90 	vmov	s15, r3
 8002176:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800217a:	4b25      	ldr	r3, [pc, #148]	@ (8002210 <imu_update_yaw_100Hz+0xd4>)
 800217c:	ed93 7a00 	vldr	s14, [r3]
 8002180:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002184:	edc7 7a01 	vstr	s15, [r7, #4]

    // Remove bias
    yaw_rate_dps -= s_gyro_bias_z;
 8002188:	4b22      	ldr	r3, [pc, #136]	@ (8002214 <imu_update_yaw_100Hz+0xd8>)
 800218a:	edd3 7a00 	vldr	s15, [r3]
 800218e:	ed97 7a01 	vldr	s14, [r7, #4]
 8002192:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002196:	edc7 7a01 	vstr	s15, [r7, #4]

    // Deadband
    if (yaw_rate_dps > -GZ_DEADBAND_DPS && yaw_rate_dps < GZ_DEADBAND_DPS) {
 800219a:	edd7 7a01 	vldr	s15, [r7, #4]
 800219e:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8002218 <imu_update_yaw_100Hz+0xdc>
 80021a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021aa:	dd0b      	ble.n	80021c4 <imu_update_yaw_100Hz+0x88>
 80021ac:	edd7 7a01 	vldr	s15, [r7, #4]
 80021b0:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 800221c <imu_update_yaw_100Hz+0xe0>
 80021b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021bc:	d502      	bpl.n	80021c4 <imu_update_yaw_100Hz+0x88>
        yaw_rate_dps = 0.0f;
 80021be:	f04f 0300 	mov.w	r3, #0
 80021c2:	607b      	str	r3, [r7, #4]
    }

    // Integrate: yaw[k+1] = yaw[k] + rate * dt * scale_factor
    s_yaw_deg = wrap180(s_yaw_deg + yaw_rate_dps * IMU_DT_S * s_scale_factor);
 80021c4:	edd7 7a01 	vldr	s15, [r7, #4]
 80021c8:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8002220 <imu_update_yaw_100Hz+0xe4>
 80021cc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80021d0:	4b14      	ldr	r3, [pc, #80]	@ (8002224 <imu_update_yaw_100Hz+0xe8>)
 80021d2:	edd3 7a00 	vldr	s15, [r3]
 80021d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80021da:	4b13      	ldr	r3, [pc, #76]	@ (8002228 <imu_update_yaw_100Hz+0xec>)
 80021dc:	edd3 7a00 	vldr	s15, [r3]
 80021e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021e4:	eeb0 0a67 	vmov.f32	s0, s15
 80021e8:	f7ff fe60 	bl	8001eac <wrap180>
 80021ec:	eef0 7a40 	vmov.f32	s15, s0
 80021f0:	4b0d      	ldr	r3, [pc, #52]	@ (8002228 <imu_update_yaw_100Hz+0xec>)
 80021f2:	edc3 7a00 	vstr	s15, [r3]
 80021f6:	e000      	b.n	80021fa <imu_update_yaw_100Hz+0xbe>
        return;
 80021f8:	bf00      	nop
}
 80021fa:	3708      	adds	r7, #8
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	2000035c 	.word	0x2000035c
 8002204:	20000334 	.word	0x20000334
 8002208:	20000338 	.word	0x20000338
 800220c:	2000000c 	.word	0x2000000c
 8002210:	20000008 	.word	0x20000008
 8002214:	20000340 	.word	0x20000340
 8002218:	becccccd 	.word	0xbecccccd
 800221c:	3ecccccd 	.word	0x3ecccccd
 8002220:	3ca3d70a 	.word	0x3ca3d70a
 8002224:	20000004 	.word	0x20000004
 8002228:	2000033c 	.word	0x2000033c

0800222c <Servo_Center>:

/** Write servo angle (100 to +100  maps to min..max around center) */
void Servo_WriteAngle(Servo *s, float deg);

/** Reset servo to center position */
static inline void Servo_Center(Servo *s) { Servo_WriteUS(s, s->center_us); }
 800222c:	b580      	push	{r7, lr}
 800222e:	b082      	sub	sp, #8
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	8a5b      	ldrh	r3, [r3, #18]
 8002238:	4619      	mov	r1, r3
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	f003 f9b9 	bl	80055b2 <Servo_WriteUS>
 8002240:	bf00      	nop
 8002242:	3708      	adds	r7, #8
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}

08002248 <HAL_UART_RxCpltCallback>:
static uint8_t uart3_rx_byte = 0;

static void uart_send_response(const char *msg);

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b084      	sub	sp, #16
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART3)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a1f      	ldr	r2, [pc, #124]	@ (80022d4 <HAL_UART_RxCpltCallback+0x8c>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d138      	bne.n	80022cc <HAL_UART_RxCpltCallback+0x84>
  {
    uint16_t next = ring_advance(uart_ring_head);
 800225a:	4b1f      	ldr	r3, [pc, #124]	@ (80022d8 <HAL_UART_RxCpltCallback+0x90>)
 800225c:	881b      	ldrh	r3, [r3, #0]
 800225e:	b29b      	uxth	r3, r3
 8002260:	4618      	mov	r0, r3
 8002262:	f001 f913 	bl	800348c <ring_advance>
 8002266:	4603      	mov	r3, r0
 8002268:	81fb      	strh	r3, [r7, #14]
    if (next == uart_ring_tail) {
 800226a:	4b1c      	ldr	r3, [pc, #112]	@ (80022dc <HAL_UART_RxCpltCallback+0x94>)
 800226c:	881b      	ldrh	r3, [r3, #0]
 800226e:	b29b      	uxth	r3, r3
 8002270:	89fa      	ldrh	r2, [r7, #14]
 8002272:	429a      	cmp	r2, r3
 8002274:	d109      	bne.n	800228a <HAL_UART_RxCpltCallback+0x42>
      uart_ring_tail = ring_advance(uart_ring_tail);
 8002276:	4b19      	ldr	r3, [pc, #100]	@ (80022dc <HAL_UART_RxCpltCallback+0x94>)
 8002278:	881b      	ldrh	r3, [r3, #0]
 800227a:	b29b      	uxth	r3, r3
 800227c:	4618      	mov	r0, r3
 800227e:	f001 f905 	bl	800348c <ring_advance>
 8002282:	4603      	mov	r3, r0
 8002284:	461a      	mov	r2, r3
 8002286:	4b15      	ldr	r3, [pc, #84]	@ (80022dc <HAL_UART_RxCpltCallback+0x94>)
 8002288:	801a      	strh	r2, [r3, #0]
    }

    uart_ring_buffer[uart_ring_head] = uart3_rx_byte;
 800228a:	4b13      	ldr	r3, [pc, #76]	@ (80022d8 <HAL_UART_RxCpltCallback+0x90>)
 800228c:	881b      	ldrh	r3, [r3, #0]
 800228e:	b29b      	uxth	r3, r3
 8002290:	461a      	mov	r2, r3
 8002292:	4b13      	ldr	r3, [pc, #76]	@ (80022e0 <HAL_UART_RxCpltCallback+0x98>)
 8002294:	7819      	ldrb	r1, [r3, #0]
 8002296:	4b13      	ldr	r3, [pc, #76]	@ (80022e4 <HAL_UART_RxCpltCallback+0x9c>)
 8002298:	5499      	strb	r1, [r3, r2]
    uart_ring_head = next;
 800229a:	4a0f      	ldr	r2, [pc, #60]	@ (80022d8 <HAL_UART_RxCpltCallback+0x90>)
 800229c:	89fb      	ldrh	r3, [r7, #14]
 800229e:	8013      	strh	r3, [r2, #0]

    if (isprint((unsigned char)uart3_rx_byte)) {
 80022a0:	4b0f      	ldr	r3, [pc, #60]	@ (80022e0 <HAL_UART_RxCpltCallback+0x98>)
 80022a2:	781b      	ldrb	r3, [r3, #0]
 80022a4:	3301      	adds	r3, #1
 80022a6:	4a10      	ldr	r2, [pc, #64]	@ (80022e8 <HAL_UART_RxCpltCallback+0xa0>)
 80022a8:	4413      	add	r3, r2
 80022aa:	781b      	ldrb	r3, [r3, #0]
 80022ac:	f003 0397 	and.w	r3, r3, #151	@ 0x97
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d006      	beq.n	80022c2 <HAL_UART_RxCpltCallback+0x7a>
      g_uart_last_char = (uint8_t)uart3_rx_byte;
 80022b4:	4b0a      	ldr	r3, [pc, #40]	@ (80022e0 <HAL_UART_RxCpltCallback+0x98>)
 80022b6:	781a      	ldrb	r2, [r3, #0]
 80022b8:	4b0c      	ldr	r3, [pc, #48]	@ (80022ec <HAL_UART_RxCpltCallback+0xa4>)
 80022ba:	701a      	strb	r2, [r3, #0]
      g_uart_char_valid = 1U;
 80022bc:	4b0c      	ldr	r3, [pc, #48]	@ (80022f0 <HAL_UART_RxCpltCallback+0xa8>)
 80022be:	2201      	movs	r2, #1
 80022c0:	701a      	strb	r2, [r3, #0]
    }

    HAL_UART_Receive_IT(&huart3, &uart3_rx_byte, 1);
 80022c2:	2201      	movs	r2, #1
 80022c4:	4906      	ldr	r1, [pc, #24]	@ (80022e0 <HAL_UART_RxCpltCallback+0x98>)
 80022c6:	480b      	ldr	r0, [pc, #44]	@ (80022f4 <HAL_UART_RxCpltCallback+0xac>)
 80022c8:	f007 feb9 	bl	800a03e <HAL_UART_Receive_IT>
  }
}
 80022cc:	bf00      	nop
 80022ce:	3710      	adds	r7, #16
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}
 80022d4:	40004800 	.word	0x40004800
 80022d8:	2000072c 	.word	0x2000072c
 80022dc:	2000072e 	.word	0x2000072e
 80022e0:	20000780 	.word	0x20000780
 80022e4:	2000062c 	.word	0x2000062c
 80022e8:	08012d90 	.word	0x08012d90
 80022ec:	20000629 	.word	0x20000629
 80022f0:	2000062a 	.word	0x2000062a
 80022f4:	200005ac 	.word	0x200005ac

080022f8 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART3) {
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a07      	ldr	r2, [pc, #28]	@ (8002324 <HAL_UART_ErrorCallback+0x2c>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d107      	bne.n	800231a <HAL_UART_ErrorCallback+0x22>
    uart_cmd_length = 0U;
 800230a:	4b07      	ldr	r3, [pc, #28]	@ (8002328 <HAL_UART_ErrorCallback+0x30>)
 800230c:	2200      	movs	r2, #0
 800230e:	801a      	strh	r2, [r3, #0]
    (void)HAL_UART_Receive_IT(&huart3, &uart3_rx_byte, 1);
 8002310:	2201      	movs	r2, #1
 8002312:	4906      	ldr	r1, [pc, #24]	@ (800232c <HAL_UART_ErrorCallback+0x34>)
 8002314:	4806      	ldr	r0, [pc, #24]	@ (8002330 <HAL_UART_ErrorCallback+0x38>)
 8002316:	f007 fe92 	bl	800a03e <HAL_UART_Receive_IT>
  }
}
 800231a:	bf00      	nop
 800231c:	3708      	adds	r7, #8
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	40004800 	.word	0x40004800
 8002328:	20000770 	.word	0x20000770
 800232c:	20000780 	.word	0x20000780
 8002330:	200005ac 	.word	0x200005ac

08002334 <parse_instruction_plan>:

static size_t parse_instruction_plan(scripted_move_t *steps, size_t max_steps)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b08a      	sub	sp, #40	@ 0x28
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	6039      	str	r1, [r7, #0]
  size_t count = 0U;
 800233e:	2300      	movs	r3, #0
 8002340:	627b      	str	r3, [r7, #36]	@ 0x24
  const char *cursor = g_instruction_plan;
 8002342:	4b45      	ldr	r3, [pc, #276]	@ (8002458 <parse_instruction_plan+0x124>)
 8002344:	623b      	str	r3, [r7, #32]

  while (*cursor != '\0' && count < max_steps) {
 8002346:	e077      	b.n	8002438 <parse_instruction_plan+0x104>
    while (*cursor != '\0' && *cursor != '\'' && *cursor != '"') {
      cursor++;
 8002348:	6a3b      	ldr	r3, [r7, #32]
 800234a:	3301      	adds	r3, #1
 800234c:	623b      	str	r3, [r7, #32]
    while (*cursor != '\0' && *cursor != '\'' && *cursor != '"') {
 800234e:	6a3b      	ldr	r3, [r7, #32]
 8002350:	781b      	ldrb	r3, [r3, #0]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d007      	beq.n	8002366 <parse_instruction_plan+0x32>
 8002356:	6a3b      	ldr	r3, [r7, #32]
 8002358:	781b      	ldrb	r3, [r3, #0]
 800235a:	2b27      	cmp	r3, #39	@ 0x27
 800235c:	d003      	beq.n	8002366 <parse_instruction_plan+0x32>
 800235e:	6a3b      	ldr	r3, [r7, #32]
 8002360:	781b      	ldrb	r3, [r3, #0]
 8002362:	2b22      	cmp	r3, #34	@ 0x22
 8002364:	d1f0      	bne.n	8002348 <parse_instruction_plan+0x14>
    }

    if (*cursor == '\0' || cursor[1] == '\0') {
 8002366:	6a3b      	ldr	r3, [r7, #32]
 8002368:	781b      	ldrb	r3, [r3, #0]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d06e      	beq.n	800244c <parse_instruction_plan+0x118>
 800236e:	6a3b      	ldr	r3, [r7, #32]
 8002370:	3301      	adds	r3, #1
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d069      	beq.n	800244c <parse_instruction_plan+0x118>
      break;
    }

    char quote_char = *cursor;
 8002378:	6a3b      	ldr	r3, [r7, #32]
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	76fb      	strb	r3, [r7, #27]
    char opcode = cursor[1];
 800237e:	6a3b      	ldr	r3, [r7, #32]
 8002380:	3301      	adds	r3, #1
 8002382:	781b      	ldrb	r3, [r3, #0]
 8002384:	76bb      	strb	r3, [r7, #26]
    const char *closing = strchr(cursor + 2, quote_char);
 8002386:	6a3b      	ldr	r3, [r7, #32]
 8002388:	3302      	adds	r3, #2
 800238a:	7efa      	ldrb	r2, [r7, #27]
 800238c:	4611      	mov	r1, r2
 800238e:	4618      	mov	r0, r3
 8002390:	f00d f890 	bl	800f4b4 <strchr>
 8002394:	6178      	str	r0, [r7, #20]
    if (!closing) {
 8002396:	697b      	ldr	r3, [r7, #20]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d056      	beq.n	800244a <parse_instruction_plan+0x116>
      break;
    }

    const char *num_start = closing + 1;
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	3301      	adds	r3, #1
 80023a0:	61fb      	str	r3, [r7, #28]
    while (*num_start != '\0' && *num_start != '-' && !isdigit((unsigned char)*num_start)) {
 80023a2:	e006      	b.n	80023b2 <parse_instruction_plan+0x7e>
      if (*num_start == '[') {
 80023a4:	69fb      	ldr	r3, [r7, #28]
 80023a6:	781b      	ldrb	r3, [r3, #0]
 80023a8:	2b5b      	cmp	r3, #91	@ 0x5b
 80023aa:	d015      	beq.n	80023d8 <parse_instruction_plan+0xa4>
        break;
      }
      num_start++;
 80023ac:	69fb      	ldr	r3, [r7, #28]
 80023ae:	3301      	adds	r3, #1
 80023b0:	61fb      	str	r3, [r7, #28]
    while (*num_start != '\0' && *num_start != '-' && !isdigit((unsigned char)*num_start)) {
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	781b      	ldrb	r3, [r3, #0]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d00f      	beq.n	80023da <parse_instruction_plan+0xa6>
 80023ba:	69fb      	ldr	r3, [r7, #28]
 80023bc:	781b      	ldrb	r3, [r3, #0]
 80023be:	2b2d      	cmp	r3, #45	@ 0x2d
 80023c0:	d00b      	beq.n	80023da <parse_instruction_plan+0xa6>
 80023c2:	69fb      	ldr	r3, [r7, #28]
 80023c4:	781b      	ldrb	r3, [r3, #0]
 80023c6:	3301      	adds	r3, #1
 80023c8:	4a24      	ldr	r2, [pc, #144]	@ (800245c <parse_instruction_plan+0x128>)
 80023ca:	4413      	add	r3, r2
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	f003 0304 	and.w	r3, r3, #4
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d0e6      	beq.n	80023a4 <parse_instruction_plan+0x70>
 80023d6:	e000      	b.n	80023da <parse_instruction_plan+0xa6>
        break;
 80023d8:	bf00      	nop
    }

    if (*num_start == '\0' || *num_start == '[') {
 80023da:	69fb      	ldr	r3, [r7, #28]
 80023dc:	781b      	ldrb	r3, [r3, #0]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d003      	beq.n	80023ea <parse_instruction_plan+0xb6>
 80023e2:	69fb      	ldr	r3, [r7, #28]
 80023e4:	781b      	ldrb	r3, [r3, #0]
 80023e6:	2b5b      	cmp	r3, #91	@ 0x5b
 80023e8:	d103      	bne.n	80023f2 <parse_instruction_plan+0xbe>
      cursor = closing + 1;
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	3301      	adds	r3, #1
 80023ee:	623b      	str	r3, [r7, #32]
      continue;
 80023f0:	e022      	b.n	8002438 <parse_instruction_plan+0x104>
    }

    char *end_ptr = NULL;
 80023f2:	2300      	movs	r3, #0
 80023f4:	60fb      	str	r3, [r7, #12]
    long value = strtol(num_start, &end_ptr, 10);
 80023f6:	f107 030c 	add.w	r3, r7, #12
 80023fa:	220a      	movs	r2, #10
 80023fc:	4619      	mov	r1, r3
 80023fe:	69f8      	ldr	r0, [r7, #28]
 8002400:	f00d f828 	bl	800f454 <strtol>
 8002404:	6138      	str	r0, [r7, #16]
    if (end_ptr == num_start) {
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	69fa      	ldr	r2, [r7, #28]
 800240a:	429a      	cmp	r2, r3
 800240c:	d103      	bne.n	8002416 <parse_instruction_plan+0xe2>
      cursor = closing + 1;
 800240e:	697b      	ldr	r3, [r7, #20]
 8002410:	3301      	adds	r3, #1
 8002412:	623b      	str	r3, [r7, #32]
      continue;
 8002414:	e010      	b.n	8002438 <parse_instruction_plan+0x104>
    }

    steps[count].opcode = opcode;
 8002416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002418:	00db      	lsls	r3, r3, #3
 800241a:	687a      	ldr	r2, [r7, #4]
 800241c:	4413      	add	r3, r2
 800241e:	7eba      	ldrb	r2, [r7, #26]
 8002420:	701a      	strb	r2, [r3, #0]
    steps[count].param = (int)value;
 8002422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002424:	00db      	lsls	r3, r3, #3
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	4413      	add	r3, r2
 800242a:	693a      	ldr	r2, [r7, #16]
 800242c:	605a      	str	r2, [r3, #4]
    count++;
 800242e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002430:	3301      	adds	r3, #1
 8002432:	627b      	str	r3, [r7, #36]	@ 0x24
    cursor = end_ptr;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	623b      	str	r3, [r7, #32]
  while (*cursor != '\0' && count < max_steps) {
 8002438:	6a3b      	ldr	r3, [r7, #32]
 800243a:	781b      	ldrb	r3, [r3, #0]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d005      	beq.n	800244c <parse_instruction_plan+0x118>
 8002440:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	429a      	cmp	r2, r3
 8002446:	d382      	bcc.n	800234e <parse_instruction_plan+0x1a>
 8002448:	e000      	b.n	800244c <parse_instruction_plan+0x118>
      break;
 800244a:	bf00      	nop
  }

  return count;
 800244c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800244e:	4618      	mov	r0, r3
 8002450:	3728      	adds	r7, #40	@ 0x28
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	20000010 	.word	0x20000010
 800245c:	08012d90 	.word	0x08012d90

08002460 <configure_servo_for_motion>:

static void configure_servo_for_motion(void)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b086      	sub	sp, #24
 8002464:	af02      	add	r7, sp, #8
  uint32_t pclk2 = HAL_RCC_GetPCLK2Freq();
 8002466:	f005 ff1b 	bl	80082a0 <HAL_RCC_GetPCLK2Freq>
 800246a:	60f8      	str	r0, [r7, #12]
  uint32_t timclk = pclk2; // APB2 prescaler = 1
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	60bb      	str	r3, [r7, #8]
  float tick_us = ((float)(htim8.Init.Prescaler + 1U)) * (1000000.0f / (float)timclk);
 8002470:	4b1a      	ldr	r3, [pc, #104]	@ (80024dc <configure_servo_for_motion+0x7c>)
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	3301      	adds	r3, #1
 8002476:	ee07 3a90 	vmov	s15, r3
 800247a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	ee07 3a90 	vmov	s15, r3
 8002484:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002488:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 80024e0 <configure_servo_for_motion+0x80>
 800248c:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002490:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002494:	edc7 7a01 	vstr	s15, [r7, #4]

  Servo_Attach(&global_steer, &htim8, TIM_CHANNEL_1, tick_us,
 8002498:	f640 1356 	movw	r3, #2390	@ 0x956
 800249c:	9301      	str	r3, [sp, #4]
 800249e:	f240 53e2 	movw	r3, #1506	@ 0x5e2
 80024a2:	9300      	str	r3, [sp, #0]
 80024a4:	f240 4315 	movw	r3, #1045	@ 0x415
 80024a8:	ed97 0a01 	vldr	s0, [r7, #4]
 80024ac:	2200      	movs	r2, #0
 80024ae:	490b      	ldr	r1, [pc, #44]	@ (80024dc <configure_servo_for_motion+0x7c>)
 80024b0:	480c      	ldr	r0, [pc, #48]	@ (80024e4 <configure_servo_for_motion+0x84>)
 80024b2:	f003 f831 	bl	8005518 <Servo_Attach>
               SERVO_LEFT_LIMIT_US, SERVO_CENTER_US, SERVO_RIGHT_LIMIT_US);

  if (Servo_Start(&global_steer) != HAL_OK) {
 80024b6:	480b      	ldr	r0, [pc, #44]	@ (80024e4 <configure_servo_for_motion+0x84>)
 80024b8:	f003 f857 	bl	800556a <Servo_Start>
 80024bc:	4603      	mov	r3, r0
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d004      	beq.n	80024cc <configure_servo_for_motion+0x6c>
    for(;;) { osDelay(1000); }
 80024c2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80024c6:	f008 fe51 	bl	800b16c <osDelay>
 80024ca:	e7fa      	b.n	80024c2 <configure_servo_for_motion+0x62>
  }

  Servo_Center(&global_steer);
 80024cc:	4805      	ldr	r0, [pc, #20]	@ (80024e4 <configure_servo_for_motion+0x84>)
 80024ce:	f7ff fead 	bl	800222c <Servo_Center>
}
 80024d2:	bf00      	nop
 80024d4:	3710      	adds	r7, #16
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	200004d4 	.word	0x200004d4
 80024e0:	49742400 	.word	0x49742400
 80024e4:	20000604 	.word	0x20000604

080024e8 <perform_initial_calibration>:

static void perform_initial_calibration(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b082      	sub	sp, #8
 80024ec:	af00      	add	r7, sp, #0
  g_is_calibrating = 1U;
 80024ee:	4b0f      	ldr	r3, [pc, #60]	@ (800252c <perform_initial_calibration+0x44>)
 80024f0:	2201      	movs	r2, #1
 80024f2:	701a      	strb	r2, [r3, #0]
  motor_stop();
 80024f4:	f001 fcf0 	bl	8003ed8 <motor_stop>

  const int sample_count = 20000; // ~30 s @ 2 ms per sample
 80024f8:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80024fc:	607b      	str	r3, [r7, #4]
  imu_calibrate_bias_blocking(sample_count);
 80024fe:	6878      	ldr	r0, [r7, #4]
 8002500:	f7ff fdc6 	bl	8002090 <imu_calibrate_bias_blocking>

  imu_zero_yaw();
 8002504:	f7ff fe0c 	bl	8002120 <imu_zero_yaw>
  g_is_calibrating = 0U;
 8002508:	4b08      	ldr	r3, [pc, #32]	@ (800252c <perform_initial_calibration+0x44>)
 800250a:	2200      	movs	r2, #0
 800250c:	701a      	strb	r2, [r3, #0]

  g_gyro_log.yaw_unwrapped_deg = 0.0f;
 800250e:	4b08      	ldr	r3, [pc, #32]	@ (8002530 <perform_initial_calibration+0x48>)
 8002510:	f04f 0200 	mov.w	r2, #0
 8002514:	605a      	str	r2, [r3, #4]
  g_gyro_log.prev_yaw_deg = 0.0f;
 8002516:	4b06      	ldr	r3, [pc, #24]	@ (8002530 <perform_initial_calibration+0x48>)
 8002518:	f04f 0200 	mov.w	r2, #0
 800251c:	609a      	str	r2, [r3, #8]
  g_gyro_log.have_prev_sample = 0U;
 800251e:	4b04      	ldr	r3, [pc, #16]	@ (8002530 <perform_initial_calibration+0x48>)
 8002520:	2200      	movs	r2, #0
 8002522:	701a      	strb	r2, [r3, #0]
}
 8002524:	bf00      	nop
 8002526:	3708      	adds	r7, #8
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	2000061d 	.word	0x2000061d
 8002530:	20000774 	.word	0x20000774

08002534 <perform_first_uart_calibration>:

static void perform_first_uart_calibration(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	af00      	add	r7, sp, #0
  move_abort();
 8002538:	f001 fde4 	bl	8004104 <move_abort>
  control_set_target_ticks_per_dt(0, 0);
 800253c:	2100      	movs	r1, #0
 800253e:	2000      	movs	r0, #0
 8002540:	f7ff fb34 	bl	8001bac <control_set_target_ticks_per_dt>
  motor_brake_ms(50);
 8002544:	2032      	movs	r0, #50	@ 0x32
 8002546:	f001 fce3 	bl	8003f10 <motor_brake_ms>
  motor_stop();
 800254a:	f001 fcc5 	bl	8003ed8 <motor_stop>
  Servo_Center(&global_steer);
 800254e:	480d      	ldr	r0, [pc, #52]	@ (8002584 <perform_first_uart_calibration+0x50>)
 8002550:	f7ff fe6c 	bl	800222c <Servo_Center>

  g_is_calibrating = 1U;
 8002554:	4b0c      	ldr	r3, [pc, #48]	@ (8002588 <perform_first_uart_calibration+0x54>)
 8002556:	2201      	movs	r2, #1
 8002558:	701a      	strb	r2, [r3, #0]
  osDelay(100);
 800255a:	2064      	movs	r0, #100	@ 0x64
 800255c:	f008 fe06 	bl	800b16c <osDelay>
  imu_zero_yaw();
 8002560:	f7ff fdde 	bl	8002120 <imu_zero_yaw>

  g_is_calibrating = 0U;
 8002564:	4b08      	ldr	r3, [pc, #32]	@ (8002588 <perform_first_uart_calibration+0x54>)
 8002566:	2200      	movs	r2, #0
 8002568:	701a      	strb	r2, [r3, #0]
  g_gyro_log.yaw_unwrapped_deg = 0.0f;
 800256a:	4b08      	ldr	r3, [pc, #32]	@ (800258c <perform_first_uart_calibration+0x58>)
 800256c:	f04f 0200 	mov.w	r2, #0
 8002570:	605a      	str	r2, [r3, #4]
  g_gyro_log.prev_yaw_deg = 0.0f;
 8002572:	4b06      	ldr	r3, [pc, #24]	@ (800258c <perform_first_uart_calibration+0x58>)
 8002574:	f04f 0200 	mov.w	r2, #0
 8002578:	609a      	str	r2, [r3, #8]
  g_gyro_log.have_prev_sample = 0U;
 800257a:	4b04      	ldr	r3, [pc, #16]	@ (800258c <perform_first_uart_calibration+0x58>)
 800257c:	2200      	movs	r2, #0
 800257e:	701a      	strb	r2, [r3, #0]
}
 8002580:	bf00      	nop
 8002582:	bd80      	pop	{r7, pc}
 8002584:	20000604 	.word	0x20000604
 8002588:	2000061d 	.word	0x2000061d
 800258c:	20000774 	.word	0x20000774

08002590 <reset_motion_state>:

static void reset_motion_state(void)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	af00      	add	r7, sp, #0
  Servo_Center(&global_steer);
 8002594:	4806      	ldr	r0, [pc, #24]	@ (80025b0 <reset_motion_state+0x20>)
 8002596:	f7ff fe49 	bl	800222c <Servo_Center>
  control_set_target_ticks_per_dt(0, 0);
 800259a:	2100      	movs	r1, #0
 800259c:	2000      	movs	r0, #0
 800259e:	f7ff fb05 	bl	8001bac <control_set_target_ticks_per_dt>
  motor_stop();
 80025a2:	f001 fc99 	bl	8003ed8 <motor_stop>
  g_current_instr = 0;
 80025a6:	4b03      	ldr	r3, [pc, #12]	@ (80025b4 <reset_motion_state+0x24>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	701a      	strb	r2, [r3, #0]
}
 80025ac:	bf00      	nop
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	20000604 	.word	0x20000604
 80025b4:	2000061c 	.word	0x2000061c

080025b8 <run_instruction_plan>:

static void run_instruction_plan(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b0b4      	sub	sp, #208	@ 0xd0
 80025bc:	af02      	add	r7, sp, #8
  scripted_move_t steps[MAX_SCRIPT_STEPS];
  size_t step_count = parse_instruction_plan(steps, MAX_SCRIPT_STEPS);
 80025be:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80025c2:	2110      	movs	r1, #16
 80025c4:	4618      	mov	r0, r3
 80025c6:	f7ff feb5 	bl	8002334 <parse_instruction_plan>
 80025ca:	f8c7 00bc 	str.w	r0, [r7, #188]	@ 0xbc

  for (size_t i = 0; i < step_count; ++i) {
 80025ce:	2300      	movs	r3, #0
 80025d0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80025d4:	e095      	b.n	8002702 <run_instruction_plan+0x14a>
    char opcode = steps[i].opcode;
 80025d6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80025da:	00db      	lsls	r3, r3, #3
 80025dc:	33c8      	adds	r3, #200	@ 0xc8
 80025de:	443b      	add	r3, r7
 80025e0:	f813 3c98 	ldrb.w	r3, [r3, #-152]
 80025e4:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
    int param = steps[i].param;
 80025e8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80025ec:	00db      	lsls	r3, r3, #3
 80025ee:	33c8      	adds	r3, #200	@ 0xc8
 80025f0:	443b      	add	r3, r7
 80025f2:	f853 3c94 	ldr.w	r3, [r3, #-148]
 80025f6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

    if (opcode == CMD_FORWARD_DIST_TARGET || opcode == CMD_BACKWARD_DIST_TARGET) {
 80025fa:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 80025fe:	2b54      	cmp	r3, #84	@ 0x54
 8002600:	d003      	beq.n	800260a <run_instruction_plan+0x52>
 8002602:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8002606:	2b74      	cmp	r3, #116	@ 0x74
 8002608:	d12d      	bne.n	8002666 <run_instruction_plan+0xae>
      float distance_cm = (opcode == CMD_BACKWARD_DIST_TARGET) ? -fabsf((float)param) : fabsf((float)param);
 800260a:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 800260e:	2b74      	cmp	r3, #116	@ 0x74
 8002610:	d10a      	bne.n	8002628 <run_instruction_plan+0x70>
 8002612:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002616:	ee07 3a90 	vmov	s15, r3
 800261a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800261e:	eef0 7ae7 	vabs.f32	s15, s15
 8002622:	eef1 7a67 	vneg.f32	s15, s15
 8002626:	e007      	b.n	8002638 <run_instruction_plan+0x80>
 8002628:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800262c:	ee07 3a90 	vmov	s15, r3
 8002630:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002634:	eef0 7ae7 	vabs.f32	s15, s15
 8002638:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
      char dbg[48];
      (void)snprintf(dbg, sizeof(dbg), "script %c %d\r\n", opcode, param);
 800263c:	f897 20bb 	ldrb.w	r2, [r7, #187]	@ 0xbb
 8002640:	4638      	mov	r0, r7
 8002642:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002646:	9300      	str	r3, [sp, #0]
 8002648:	4613      	mov	r3, r2
 800264a:	4a34      	ldr	r2, [pc, #208]	@ (800271c <run_instruction_plan+0x164>)
 800264c:	2130      	movs	r1, #48	@ 0x30
 800264e:	f00b ff3b 	bl	800e4c8 <sniprintf>
      uart_send_response(dbg);
 8002652:	463b      	mov	r3, r7
 8002654:	4618      	mov	r0, r3
 8002656:	f000 fef3 	bl	8003440 <uart_send_response>
      execute_straight_move(distance_cm, SCRIPT_DEFAULT_BRAKE_MS);
 800265a:	2032      	movs	r0, #50	@ 0x32
 800265c:	ed97 0a2c 	vldr	s0, [r7, #176]	@ 0xb0
 8002660:	f000 f864 	bl	800272c <execute_straight_move>
    if (opcode == CMD_FORWARD_DIST_TARGET || opcode == CMD_BACKWARD_DIST_TARGET) {
 8002664:	e03e      	b.n	80026e4 <run_instruction_plan+0x12c>
    } else if (opcode == 'L' || opcode == 'R' || opcode == 'l' || opcode == 'r') {
 8002666:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 800266a:	2b4c      	cmp	r3, #76	@ 0x4c
 800266c:	d00b      	beq.n	8002686 <run_instruction_plan+0xce>
 800266e:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8002672:	2b52      	cmp	r3, #82	@ 0x52
 8002674:	d007      	beq.n	8002686 <run_instruction_plan+0xce>
 8002676:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 800267a:	2b6c      	cmp	r3, #108	@ 0x6c
 800267c:	d003      	beq.n	8002686 <run_instruction_plan+0xce>
 800267e:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8002682:	2b72      	cmp	r3, #114	@ 0x72
 8002684:	d137      	bne.n	80026f6 <run_instruction_plan+0x13e>
      float angle_deg = fabsf((float)param);
 8002686:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800268a:	ee07 3a90 	vmov	s15, r3
 800268e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002692:	eef0 7ae7 	vabs.f32	s15, s15
 8002696:	edc7 7a30 	vstr	s15, [r7, #192]	@ 0xc0
      if (angle_deg <= 0.0f) {
 800269a:	edd7 7a30 	vldr	s15, [r7, #192]	@ 0xc0
 800269e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80026a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026a6:	d802      	bhi.n	80026ae <run_instruction_plan+0xf6>
        angle_deg = 90.0f;
 80026a8:	4b1d      	ldr	r3, [pc, #116]	@ (8002720 <run_instruction_plan+0x168>)
 80026aa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
      }
      char dbg[48];
      (void)snprintf(dbg, sizeof(dbg), "script turn %c %d\r\n", opcode, (int)angle_deg);
 80026ae:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 80026b2:	edd7 7a30 	vldr	s15, [r7, #192]	@ 0xc0
 80026b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80026ba:	ee17 2a90 	vmov	r2, s15
 80026be:	4638      	mov	r0, r7
 80026c0:	9200      	str	r2, [sp, #0]
 80026c2:	4a18      	ldr	r2, [pc, #96]	@ (8002724 <run_instruction_plan+0x16c>)
 80026c4:	2130      	movs	r1, #48	@ 0x30
 80026c6:	f00b feff 	bl	800e4c8 <sniprintf>
      uart_send_response(dbg);
 80026ca:	463b      	mov	r3, r7
 80026cc:	4618      	mov	r0, r3
 80026ce:	f000 feb7 	bl	8003440 <uart_send_response>
      execute_turn_move(opcode, angle_deg, SCRIPT_DEFAULT_BRAKE_MS);
 80026d2:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 80026d6:	2132      	movs	r1, #50	@ 0x32
 80026d8:	ed97 0a30 	vldr	s0, [r7, #192]	@ 0xc0
 80026dc:	4618      	mov	r0, r3
 80026de:	f000 f859 	bl	8002794 <execute_turn_move>
    } else if (opcode == 'L' || opcode == 'R' || opcode == 'l' || opcode == 'r') {
 80026e2:	bf00      	nop
    } else {
      continue;
    }

    Servo_Center(&global_steer);
 80026e4:	4810      	ldr	r0, [pc, #64]	@ (8002728 <run_instruction_plan+0x170>)
 80026e6:	f7ff fda1 	bl	800222c <Servo_Center>
    motor_stop();
 80026ea:	f001 fbf5 	bl	8003ed8 <motor_stop>
    osDelay(20);
 80026ee:	2014      	movs	r0, #20
 80026f0:	f008 fd3c 	bl	800b16c <osDelay>
 80026f4:	e000      	b.n	80026f8 <run_instruction_plan+0x140>
      continue;
 80026f6:	bf00      	nop
  for (size_t i = 0; i < step_count; ++i) {
 80026f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80026fc:	3301      	adds	r3, #1
 80026fe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002702:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002706:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800270a:	429a      	cmp	r2, r3
 800270c:	f4ff af63 	bcc.w	80025d6 <run_instruction_plan+0x1e>
  }
}
 8002710:	bf00      	nop
 8002712:	bf00      	nop
 8002714:	37c8      	adds	r7, #200	@ 0xc8
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
 800271a:	bf00      	nop
 800271c:	08011f48 	.word	0x08011f48
 8002720:	42b40000 	.word	0x42b40000
 8002724:	08011f58 	.word	0x08011f58
 8002728:	20000604 	.word	0x20000604

0800272c <execute_straight_move>:

static void execute_straight_move(float distance_cm, uint32_t brake_ms)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b082      	sub	sp, #8
 8002730:	af00      	add	r7, sp, #0
 8002732:	ed87 0a01 	vstr	s0, [r7, #4]
 8002736:	6038      	str	r0, [r7, #0]
  if (distance_cm == 0.0f) {
 8002738:	edd7 7a01 	vldr	s15, [r7, #4]
 800273c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002740:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002744:	d020      	beq.n	8002788 <execute_straight_move+0x5c>
    return;
  }

  g_current_instr = (distance_cm >= 0.0f) ? CMD_FORWARD_DIST_TARGET : CMD_BACKWARD_DIST_TARGET;
 8002746:	edd7 7a01 	vldr	s15, [r7, #4]
 800274a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800274e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002752:	db01      	blt.n	8002758 <execute_straight_move+0x2c>
 8002754:	2254      	movs	r2, #84	@ 0x54
 8002756:	e000      	b.n	800275a <execute_straight_move+0x2e>
 8002758:	2274      	movs	r2, #116	@ 0x74
 800275a:	4b0d      	ldr	r3, [pc, #52]	@ (8002790 <execute_straight_move+0x64>)
 800275c:	701a      	strb	r2, [r3, #0]
  move_start_straight(distance_cm);
 800275e:	ed97 0a01 	vldr	s0, [r7, #4]
 8002762:	f001 fcf7 	bl	8004154 <move_start_straight>
  wait_for_motion_completion();
 8002766:	f000 fef5 	bl	8003554 <wait_for_motion_completion>
  g_current_instr = 0;
 800276a:	4b09      	ldr	r3, [pc, #36]	@ (8002790 <execute_straight_move+0x64>)
 800276c:	2200      	movs	r2, #0
 800276e:	701a      	strb	r2, [r3, #0]
  control_set_target_ticks_per_dt(0, 0);
 8002770:	2100      	movs	r1, #0
 8002772:	2000      	movs	r0, #0
 8002774:	f7ff fa1a 	bl	8001bac <control_set_target_ticks_per_dt>
  motor_brake_ms(brake_ms);
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	b29b      	uxth	r3, r3
 800277c:	4618      	mov	r0, r3
 800277e:	f001 fbc7 	bl	8003f10 <motor_brake_ms>
  motor_stop();
 8002782:	f001 fba9 	bl	8003ed8 <motor_stop>
 8002786:	e000      	b.n	800278a <execute_straight_move+0x5e>
    return;
 8002788:	bf00      	nop
}
 800278a:	3708      	adds	r7, #8
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}
 8002790:	2000061c 	.word	0x2000061c

08002794 <execute_turn_move>:

static void execute_turn_move(char turn_opcode, float angle_deg, uint32_t brake_ms)
{
 8002794:	b590      	push	{r4, r7, lr}
 8002796:	b085      	sub	sp, #20
 8002798:	af00      	add	r7, sp, #0
 800279a:	4603      	mov	r3, r0
 800279c:	ed87 0a02 	vstr	s0, [r7, #8]
 80027a0:	6079      	str	r1, [r7, #4]
 80027a2:	73fb      	strb	r3, [r7, #15]
  g_current_instr = turn_opcode;
 80027a4:	4a10      	ldr	r2, [pc, #64]	@ (80027e8 <execute_turn_move+0x54>)
 80027a6:	7bfb      	ldrb	r3, [r7, #15]
 80027a8:	7013      	strb	r3, [r2, #0]
  move_turn(turn_opcode, angle_deg);
 80027aa:	7bfc      	ldrb	r4, [r7, #15]
 80027ac:	68b8      	ldr	r0, [r7, #8]
 80027ae:	f7fd fedb 	bl	8000568 <__aeabi_f2d>
 80027b2:	4602      	mov	r2, r0
 80027b4:	460b      	mov	r3, r1
 80027b6:	ec43 2b10 	vmov	d0, r2, r3
 80027ba:	4620      	mov	r0, r4
 80027bc:	f001 fd86 	bl	80042cc <move_turn>
  wait_for_motion_completion();
 80027c0:	f000 fec8 	bl	8003554 <wait_for_motion_completion>
  g_current_instr = 0;
 80027c4:	4b08      	ldr	r3, [pc, #32]	@ (80027e8 <execute_turn_move+0x54>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	701a      	strb	r2, [r3, #0]
  control_set_target_ticks_per_dt(0, 0);
 80027ca:	2100      	movs	r1, #0
 80027cc:	2000      	movs	r0, #0
 80027ce:	f7ff f9ed 	bl	8001bac <control_set_target_ticks_per_dt>
  motor_brake_ms(brake_ms);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	b29b      	uxth	r3, r3
 80027d6:	4618      	mov	r0, r3
 80027d8:	f001 fb9a 	bl	8003f10 <motor_brake_ms>
  motor_stop();
 80027dc:	f001 fb7c 	bl	8003ed8 <motor_stop>
}
 80027e0:	bf00      	nop
 80027e2:	3714      	adds	r7, #20
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd90      	pop	{r4, r7, pc}
 80027e8:	2000061c 	.word	0x2000061c

080027ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80027f2:	f003 fb8f 	bl	8005f14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80027f6:	f000 f895 	bl	8002924 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80027fa:	f000 fc2b 	bl	8003054 <MX_GPIO_Init>
  MX_TIM4_Init();
 80027fe:	f000 f9c5 	bl	8002b8c <MX_TIM4_Init>
  MX_TIM9_Init();
 8002802:	f000 fb33 	bl	8002e6c <MX_TIM9_Init>
  MX_TIM2_Init();
 8002806:	f000 f919 	bl	8002a3c <MX_TIM2_Init>
  MX_TIM3_Init();
 800280a:	f000 f96b 	bl	8002ae4 <MX_TIM3_Init>
  MX_TIM5_Init();
 800280e:	f000 fa3f 	bl	8002c90 <MX_TIM5_Init>
  MX_TIM8_Init();
 8002812:	f000 fa8b 	bl	8002d2c <MX_TIM8_Init>
  MX_I2C2_Init();
 8002816:	f000 f8e3 	bl	80029e0 <MX_I2C2_Init>
  MX_USART3_UART_Init();
 800281a:	f000 fbf1 	bl	8003000 <MX_USART3_UART_Init>
  MX_TIM12_Init();
 800281e:	f000 fb93 	bl	8002f48 <MX_TIM12_Init>
  /* USER CODE BEGIN 2 */
OLED_Init();
 8002822:	f002 fa69 	bl	8004cf8 <OLED_Init>
motor_init();          // Initialize motors (PWM + encoders)
 8002826:	f001 fa61 	bl	8003cec <motor_init>
control_init();        // Start 100 Hz control loop
 800282a:	f7ff f975 	bl	8001b18 <control_init>
ultrasonic_init(&htim12, GPIOB, GPIO_PIN_15);
 800282e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002832:	4929      	ldr	r1, [pc, #164]	@ (80028d8 <main+0xec>)
 8002834:	4829      	ldr	r0, [pc, #164]	@ (80028dc <main+0xf0>)
 8002836:	f002 fcd5 	bl	80051e4 <ultrasonic_init>

// Initialize IMU (detects 0x68/0x69, sets 2000 dps; calibration happens later)
uint8_t icm_addrSel = 0;
 800283a:	2300      	movs	r3, #0
 800283c:	70fb      	strb	r3, [r7, #3]
imu_init(&hi2c2, &icm_addrSel);
 800283e:	1cfb      	adds	r3, r7, #3
 8002840:	4619      	mov	r1, r3
 8002842:	4827      	ldr	r0, [pc, #156]	@ (80028e0 <main+0xf4>)
 8002844:	f7ff fbc2 	bl	8001fcc <imu_init>
imu_zero_yaw();
 8002848:	f7ff fc6a 	bl	8002120 <imu_zero_yaw>

  g_gyro_log.yaw_unwrapped_deg = 0.0f;
 800284c:	4b25      	ldr	r3, [pc, #148]	@ (80028e4 <main+0xf8>)
 800284e:	f04f 0200 	mov.w	r2, #0
 8002852:	605a      	str	r2, [r3, #4]
  g_gyro_log.prev_yaw_deg = 0.0f;
 8002854:	4b23      	ldr	r3, [pc, #140]	@ (80028e4 <main+0xf8>)
 8002856:	f04f 0200 	mov.w	r2, #0
 800285a:	609a      	str	r2, [r3, #8]
  g_gyro_log.have_prev_sample = 0U;
 800285c:	4b21      	ldr	r3, [pc, #132]	@ (80028e4 <main+0xf8>)
 800285e:	2200      	movs	r2, #0
 8002860:	701a      	strb	r2, [r3, #0]

commands_init();
 8002862:	f7fe fdd5 	bl	8001410 <commands_init>

// Arm first RX
HAL_UART_Receive_IT(&huart3, &uart3_rx_byte, 1);
 8002866:	2201      	movs	r2, #1
 8002868:	491f      	ldr	r1, [pc, #124]	@ (80028e8 <main+0xfc>)
 800286a:	4820      	ldr	r0, [pc, #128]	@ (80028ec <main+0x100>)
 800286c:	f007 fbe7 	bl	800a03e <HAL_UART_Receive_IT>

// Optional startup message
const char *hello = "STM32 UART ready\r\n";
 8002870:	4b1f      	ldr	r3, [pc, #124]	@ (80028f0 <main+0x104>)
 8002872:	607b      	str	r3, [r7, #4]
HAL_UART_Transmit(&huart3, (uint8_t*)hello, strlen(hello), HAL_MAX_DELAY);
 8002874:	6878      	ldr	r0, [r7, #4]
 8002876:	f7fd fd0b 	bl	8000290 <strlen>
 800287a:	4603      	mov	r3, r0
 800287c:	b29a      	uxth	r2, r3
 800287e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002882:	6879      	ldr	r1, [r7, #4]
 8002884:	4819      	ldr	r0, [pc, #100]	@ (80028ec <main+0x100>)
 8002886:	f007 fb4f 	bl	8009f28 <HAL_UART_Transmit>
// (Optional) show which address was used on OLED/UART

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800288a:	f008 fb93 	bl	800afb4 <osKernelInitialize>
  /* No RTOS queues used */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800288e:	4a19      	ldr	r2, [pc, #100]	@ (80028f4 <main+0x108>)
 8002890:	2100      	movs	r1, #0
 8002892:	4819      	ldr	r0, [pc, #100]	@ (80028f8 <main+0x10c>)
 8002894:	f008 fbd8 	bl	800b048 <osThreadNew>
 8002898:	4603      	mov	r3, r0
 800289a:	4a18      	ldr	r2, [pc, #96]	@ (80028fc <main+0x110>)
 800289c:	6013      	str	r3, [r2, #0]

  /* creation of controlTask */
  controlTaskHandle = osThreadNew(control_task, NULL, &controlTask_attributes);
 800289e:	4a18      	ldr	r2, [pc, #96]	@ (8002900 <main+0x114>)
 80028a0:	2100      	movs	r1, #0
 80028a2:	4818      	ldr	r0, [pc, #96]	@ (8002904 <main+0x118>)
 80028a4:	f008 fbd0 	bl	800b048 <osThreadNew>
 80028a8:	4603      	mov	r3, r0
 80028aa:	4a17      	ldr	r2, [pc, #92]	@ (8002908 <main+0x11c>)
 80028ac:	6013      	str	r3, [r2, #0]

  /* creation of oledTask */
  oledTaskHandle = osThreadNew(oled_task, NULL, &oledTask_attributes);
 80028ae:	4a17      	ldr	r2, [pc, #92]	@ (800290c <main+0x120>)
 80028b0:	2100      	movs	r1, #0
 80028b2:	4817      	ldr	r0, [pc, #92]	@ (8002910 <main+0x124>)
 80028b4:	f008 fbc8 	bl	800b048 <osThreadNew>
 80028b8:	4603      	mov	r3, r0
 80028ba:	4a16      	ldr	r2, [pc, #88]	@ (8002914 <main+0x128>)
 80028bc:	6013      	str	r3, [r2, #0]

  /* creation of UART_task */
  UART_taskHandle = osThreadNew(uart_task, NULL, &UART_task_attributes);
 80028be:	4a16      	ldr	r2, [pc, #88]	@ (8002918 <main+0x12c>)
 80028c0:	2100      	movs	r1, #0
 80028c2:	4816      	ldr	r0, [pc, #88]	@ (800291c <main+0x130>)
 80028c4:	f008 fbc0 	bl	800b048 <osThreadNew>
 80028c8:	4603      	mov	r3, r0
 80028ca:	4a15      	ldr	r2, [pc, #84]	@ (8002920 <main+0x134>)
 80028cc:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80028ce:	f008 fb95 	bl	800affc <osKernelStart>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  while (1)
 80028d2:	bf00      	nop
 80028d4:	e7fd      	b.n	80028d2 <main+0xe6>
 80028d6:	bf00      	nop
 80028d8:	40020400 	.word	0x40020400
 80028dc:	20000564 	.word	0x20000564
 80028e0:	20000360 	.word	0x20000360
 80028e4:	20000774 	.word	0x20000774
 80028e8:	20000780 	.word	0x20000780
 80028ec:	200005ac 	.word	0x200005ac
 80028f0:	08011f6c 	.word	0x08011f6c
 80028f4:	0801205c 	.word	0x0801205c
 80028f8:	080039d9 	.word	0x080039d9
 80028fc:	200005f4 	.word	0x200005f4
 8002900:	08012080 	.word	0x08012080
 8002904:	08003ab1 	.word	0x08003ab1
 8002908:	200005f8 	.word	0x200005f8
 800290c:	080120a4 	.word	0x080120a4
 8002910:	08003ad9 	.word	0x08003ad9
 8002914:	200005fc 	.word	0x200005fc
 8002918:	080120c8 	.word	0x080120c8
 800291c:	08003ca1 	.word	0x08003ca1
 8002920:	20000600 	.word	0x20000600

08002924 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b094      	sub	sp, #80	@ 0x50
 8002928:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800292a:	f107 0320 	add.w	r3, r7, #32
 800292e:	2230      	movs	r2, #48	@ 0x30
 8002930:	2100      	movs	r1, #0
 8002932:	4618      	mov	r0, r3
 8002934:	f00c fdb6 	bl	800f4a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002938:	f107 030c 	add.w	r3, r7, #12
 800293c:	2200      	movs	r2, #0
 800293e:	601a      	str	r2, [r3, #0]
 8002940:	605a      	str	r2, [r3, #4]
 8002942:	609a      	str	r2, [r3, #8]
 8002944:	60da      	str	r2, [r3, #12]
 8002946:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002948:	2300      	movs	r3, #0
 800294a:	60bb      	str	r3, [r7, #8]
 800294c:	4b22      	ldr	r3, [pc, #136]	@ (80029d8 <SystemClock_Config+0xb4>)
 800294e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002950:	4a21      	ldr	r2, [pc, #132]	@ (80029d8 <SystemClock_Config+0xb4>)
 8002952:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002956:	6413      	str	r3, [r2, #64]	@ 0x40
 8002958:	4b1f      	ldr	r3, [pc, #124]	@ (80029d8 <SystemClock_Config+0xb4>)
 800295a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800295c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002960:	60bb      	str	r3, [r7, #8]
 8002962:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002964:	2300      	movs	r3, #0
 8002966:	607b      	str	r3, [r7, #4]
 8002968:	4b1c      	ldr	r3, [pc, #112]	@ (80029dc <SystemClock_Config+0xb8>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a1b      	ldr	r2, [pc, #108]	@ (80029dc <SystemClock_Config+0xb8>)
 800296e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002972:	6013      	str	r3, [r2, #0]
 8002974:	4b19      	ldr	r3, [pc, #100]	@ (80029dc <SystemClock_Config+0xb8>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800297c:	607b      	str	r3, [r7, #4]
 800297e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002980:	2302      	movs	r3, #2
 8002982:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002984:	2301      	movs	r3, #1
 8002986:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002988:	2310      	movs	r3, #16
 800298a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800298c:	2300      	movs	r3, #0
 800298e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002990:	f107 0320 	add.w	r3, r7, #32
 8002994:	4618      	mov	r0, r3
 8002996:	f005 f83f 	bl	8007a18 <HAL_RCC_OscConfig>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d001      	beq.n	80029a4 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80029a0:	f001 f99e 	bl	8003ce0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80029a4:	230f      	movs	r3, #15
 80029a6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80029a8:	2300      	movs	r3, #0
 80029aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80029ac:	2300      	movs	r3, #0
 80029ae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80029b0:	2300      	movs	r3, #0
 80029b2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80029b4:	2300      	movs	r3, #0
 80029b6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80029b8:	f107 030c 	add.w	r3, r7, #12
 80029bc:	2100      	movs	r1, #0
 80029be:	4618      	mov	r0, r3
 80029c0:	f005 faa2 	bl	8007f08 <HAL_RCC_ClockConfig>
 80029c4:	4603      	mov	r3, r0
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d001      	beq.n	80029ce <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80029ca:	f001 f989 	bl	8003ce0 <Error_Handler>
  }
}
 80029ce:	bf00      	nop
 80029d0:	3750      	adds	r7, #80	@ 0x50
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	40023800 	.word	0x40023800
 80029dc:	40007000 	.word	0x40007000

080029e0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80029e4:	4b12      	ldr	r3, [pc, #72]	@ (8002a30 <MX_I2C2_Init+0x50>)
 80029e6:	4a13      	ldr	r2, [pc, #76]	@ (8002a34 <MX_I2C2_Init+0x54>)
 80029e8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80029ea:	4b11      	ldr	r3, [pc, #68]	@ (8002a30 <MX_I2C2_Init+0x50>)
 80029ec:	4a12      	ldr	r2, [pc, #72]	@ (8002a38 <MX_I2C2_Init+0x58>)
 80029ee:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80029f0:	4b0f      	ldr	r3, [pc, #60]	@ (8002a30 <MX_I2C2_Init+0x50>)
 80029f2:	2200      	movs	r2, #0
 80029f4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80029f6:	4b0e      	ldr	r3, [pc, #56]	@ (8002a30 <MX_I2C2_Init+0x50>)
 80029f8:	2200      	movs	r2, #0
 80029fa:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80029fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002a30 <MX_I2C2_Init+0x50>)
 80029fe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002a02:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002a04:	4b0a      	ldr	r3, [pc, #40]	@ (8002a30 <MX_I2C2_Init+0x50>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002a0a:	4b09      	ldr	r3, [pc, #36]	@ (8002a30 <MX_I2C2_Init+0x50>)
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002a10:	4b07      	ldr	r3, [pc, #28]	@ (8002a30 <MX_I2C2_Init+0x50>)
 8002a12:	2200      	movs	r2, #0
 8002a14:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002a16:	4b06      	ldr	r3, [pc, #24]	@ (8002a30 <MX_I2C2_Init+0x50>)
 8002a18:	2200      	movs	r2, #0
 8002a1a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002a1c:	4804      	ldr	r0, [pc, #16]	@ (8002a30 <MX_I2C2_Init+0x50>)
 8002a1e:	f003 fe81 	bl	8006724 <HAL_I2C_Init>
 8002a22:	4603      	mov	r3, r0
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d001      	beq.n	8002a2c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002a28:	f001 f95a 	bl	8003ce0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002a2c:	bf00      	nop
 8002a2e:	bd80      	pop	{r7, pc}
 8002a30:	20000360 	.word	0x20000360
 8002a34:	40005800 	.word	0x40005800
 8002a38:	000186a0 	.word	0x000186a0

08002a3c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b08c      	sub	sp, #48	@ 0x30
 8002a40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002a42:	f107 030c 	add.w	r3, r7, #12
 8002a46:	2224      	movs	r2, #36	@ 0x24
 8002a48:	2100      	movs	r1, #0
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f00c fd2a 	bl	800f4a4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a50:	1d3b      	adds	r3, r7, #4
 8002a52:	2200      	movs	r2, #0
 8002a54:	601a      	str	r2, [r3, #0]
 8002a56:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002a58:	4b21      	ldr	r3, [pc, #132]	@ (8002ae0 <MX_TIM2_Init+0xa4>)
 8002a5a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002a5e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002a60:	4b1f      	ldr	r3, [pc, #124]	@ (8002ae0 <MX_TIM2_Init+0xa4>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a66:	4b1e      	ldr	r3, [pc, #120]	@ (8002ae0 <MX_TIM2_Init+0xa4>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002a6c:	4b1c      	ldr	r3, [pc, #112]	@ (8002ae0 <MX_TIM2_Init+0xa4>)
 8002a6e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002a72:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a74:	4b1a      	ldr	r3, [pc, #104]	@ (8002ae0 <MX_TIM2_Init+0xa4>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a7a:	4b19      	ldr	r3, [pc, #100]	@ (8002ae0 <MX_TIM2_Init+0xa4>)
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002a80:	2303      	movs	r3, #3
 8002a82:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002a84:	2300      	movs	r3, #0
 8002a86:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8002a90:	230a      	movs	r3, #10
 8002a92:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002a94:	2300      	movs	r3, #0
 8002a96:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8002aa0:	230a      	movs	r3, #10
 8002aa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002aa4:	f107 030c 	add.w	r3, r7, #12
 8002aa8:	4619      	mov	r1, r3
 8002aaa:	480d      	ldr	r0, [pc, #52]	@ (8002ae0 <MX_TIM2_Init+0xa4>)
 8002aac:	f006 f81e 	bl	8008aec <HAL_TIM_Encoder_Init>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d001      	beq.n	8002aba <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002ab6:	f001 f913 	bl	8003ce0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002aba:	2300      	movs	r3, #0
 8002abc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002ac2:	1d3b      	adds	r3, r7, #4
 8002ac4:	4619      	mov	r1, r3
 8002ac6:	4806      	ldr	r0, [pc, #24]	@ (8002ae0 <MX_TIM2_Init+0xa4>)
 8002ac8:	f007 f8fc 	bl	8009cc4 <HAL_TIMEx_MasterConfigSynchronization>
 8002acc:	4603      	mov	r3, r0
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d001      	beq.n	8002ad6 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002ad2:	f001 f905 	bl	8003ce0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002ad6:	bf00      	nop
 8002ad8:	3730      	adds	r7, #48	@ 0x30
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	200003b4 	.word	0x200003b4

08002ae4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b08c      	sub	sp, #48	@ 0x30
 8002ae8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002aea:	f107 030c 	add.w	r3, r7, #12
 8002aee:	2224      	movs	r2, #36	@ 0x24
 8002af0:	2100      	movs	r1, #0
 8002af2:	4618      	mov	r0, r3
 8002af4:	f00c fcd6 	bl	800f4a4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002af8:	1d3b      	adds	r3, r7, #4
 8002afa:	2200      	movs	r2, #0
 8002afc:	601a      	str	r2, [r3, #0]
 8002afe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002b00:	4b20      	ldr	r3, [pc, #128]	@ (8002b84 <MX_TIM3_Init+0xa0>)
 8002b02:	4a21      	ldr	r2, [pc, #132]	@ (8002b88 <MX_TIM3_Init+0xa4>)
 8002b04:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002b06:	4b1f      	ldr	r3, [pc, #124]	@ (8002b84 <MX_TIM3_Init+0xa0>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b0c:	4b1d      	ldr	r3, [pc, #116]	@ (8002b84 <MX_TIM3_Init+0xa0>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002b12:	4b1c      	ldr	r3, [pc, #112]	@ (8002b84 <MX_TIM3_Init+0xa0>)
 8002b14:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002b18:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b1a:	4b1a      	ldr	r3, [pc, #104]	@ (8002b84 <MX_TIM3_Init+0xa0>)
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b20:	4b18      	ldr	r3, [pc, #96]	@ (8002b84 <MX_TIM3_Init+0xa0>)
 8002b22:	2200      	movs	r2, #0
 8002b24:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002b26:	2303      	movs	r3, #3
 8002b28:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002b32:	2300      	movs	r3, #0
 8002b34:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8002b36:	230a      	movs	r3, #10
 8002b38:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002b42:	2300      	movs	r3, #0
 8002b44:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8002b46:	230a      	movs	r3, #10
 8002b48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002b4a:	f107 030c 	add.w	r3, r7, #12
 8002b4e:	4619      	mov	r1, r3
 8002b50:	480c      	ldr	r0, [pc, #48]	@ (8002b84 <MX_TIM3_Init+0xa0>)
 8002b52:	f005 ffcb 	bl	8008aec <HAL_TIM_Encoder_Init>
 8002b56:	4603      	mov	r3, r0
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d001      	beq.n	8002b60 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002b5c:	f001 f8c0 	bl	8003ce0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b60:	2300      	movs	r3, #0
 8002b62:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b64:	2300      	movs	r3, #0
 8002b66:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002b68:	1d3b      	adds	r3, r7, #4
 8002b6a:	4619      	mov	r1, r3
 8002b6c:	4805      	ldr	r0, [pc, #20]	@ (8002b84 <MX_TIM3_Init+0xa0>)
 8002b6e:	f007 f8a9 	bl	8009cc4 <HAL_TIMEx_MasterConfigSynchronization>
 8002b72:	4603      	mov	r3, r0
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d001      	beq.n	8002b7c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8002b78:	f001 f8b2 	bl	8003ce0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002b7c:	bf00      	nop
 8002b7e:	3730      	adds	r7, #48	@ 0x30
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	200003fc 	.word	0x200003fc
 8002b88:	40000400 	.word	0x40000400

08002b8c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b08e      	sub	sp, #56	@ 0x38
 8002b90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b92:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002b96:	2200      	movs	r2, #0
 8002b98:	601a      	str	r2, [r3, #0]
 8002b9a:	605a      	str	r2, [r3, #4]
 8002b9c:	609a      	str	r2, [r3, #8]
 8002b9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ba0:	f107 0320 	add.w	r3, r7, #32
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	601a      	str	r2, [r3, #0]
 8002ba8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002baa:	1d3b      	adds	r3, r7, #4
 8002bac:	2200      	movs	r2, #0
 8002bae:	601a      	str	r2, [r3, #0]
 8002bb0:	605a      	str	r2, [r3, #4]
 8002bb2:	609a      	str	r2, [r3, #8]
 8002bb4:	60da      	str	r2, [r3, #12]
 8002bb6:	611a      	str	r2, [r3, #16]
 8002bb8:	615a      	str	r2, [r3, #20]
 8002bba:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002bbc:	4b32      	ldr	r3, [pc, #200]	@ (8002c88 <MX_TIM4_Init+0xfc>)
 8002bbe:	4a33      	ldr	r2, [pc, #204]	@ (8002c8c <MX_TIM4_Init+0x100>)
 8002bc0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002bc2:	4b31      	ldr	r3, [pc, #196]	@ (8002c88 <MX_TIM4_Init+0xfc>)
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bc8:	4b2f      	ldr	r3, [pc, #188]	@ (8002c88 <MX_TIM4_Init+0xfc>)
 8002bca:	2200      	movs	r2, #0
 8002bcc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 799;
 8002bce:	4b2e      	ldr	r3, [pc, #184]	@ (8002c88 <MX_TIM4_Init+0xfc>)
 8002bd0:	f240 321f 	movw	r2, #799	@ 0x31f
 8002bd4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bd6:	4b2c      	ldr	r3, [pc, #176]	@ (8002c88 <MX_TIM4_Init+0xfc>)
 8002bd8:	2200      	movs	r2, #0
 8002bda:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002bdc:	4b2a      	ldr	r3, [pc, #168]	@ (8002c88 <MX_TIM4_Init+0xfc>)
 8002bde:	2280      	movs	r2, #128	@ 0x80
 8002be0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002be2:	4829      	ldr	r0, [pc, #164]	@ (8002c88 <MX_TIM4_Init+0xfc>)
 8002be4:	f005 fb70 	bl	80082c8 <HAL_TIM_Base_Init>
 8002be8:	4603      	mov	r3, r0
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d001      	beq.n	8002bf2 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8002bee:	f001 f877 	bl	8003ce0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002bf2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002bf6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002bf8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002bfc:	4619      	mov	r1, r3
 8002bfe:	4822      	ldr	r0, [pc, #136]	@ (8002c88 <MX_TIM4_Init+0xfc>)
 8002c00:	f006 faf6 	bl	80091f0 <HAL_TIM_ConfigClockSource>
 8002c04:	4603      	mov	r3, r0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d001      	beq.n	8002c0e <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8002c0a:	f001 f869 	bl	8003ce0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002c0e:	481e      	ldr	r0, [pc, #120]	@ (8002c88 <MX_TIM4_Init+0xfc>)
 8002c10:	f005 fc1a 	bl	8008448 <HAL_TIM_PWM_Init>
 8002c14:	4603      	mov	r3, r0
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d001      	beq.n	8002c1e <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8002c1a:	f001 f861 	bl	8003ce0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002c1e:	2320      	movs	r3, #32
 8002c20:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c22:	2300      	movs	r3, #0
 8002c24:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002c26:	f107 0320 	add.w	r3, r7, #32
 8002c2a:	4619      	mov	r1, r3
 8002c2c:	4816      	ldr	r0, [pc, #88]	@ (8002c88 <MX_TIM4_Init+0xfc>)
 8002c2e:	f007 f849 	bl	8009cc4 <HAL_TIMEx_MasterConfigSynchronization>
 8002c32:	4603      	mov	r3, r0
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d001      	beq.n	8002c3c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8002c38:	f001 f852 	bl	8003ce0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002c3c:	2360      	movs	r3, #96	@ 0x60
 8002c3e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002c40:	2300      	movs	r3, #0
 8002c42:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002c44:	2300      	movs	r3, #0
 8002c46:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002c4c:	1d3b      	adds	r3, r7, #4
 8002c4e:	2208      	movs	r2, #8
 8002c50:	4619      	mov	r1, r3
 8002c52:	480d      	ldr	r0, [pc, #52]	@ (8002c88 <MX_TIM4_Init+0xfc>)
 8002c54:	f006 fa0a 	bl	800906c <HAL_TIM_PWM_ConfigChannel>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d001      	beq.n	8002c62 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8002c5e:	f001 f83f 	bl	8003ce0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002c62:	1d3b      	adds	r3, r7, #4
 8002c64:	220c      	movs	r2, #12
 8002c66:	4619      	mov	r1, r3
 8002c68:	4807      	ldr	r0, [pc, #28]	@ (8002c88 <MX_TIM4_Init+0xfc>)
 8002c6a:	f006 f9ff 	bl	800906c <HAL_TIM_PWM_ConfigChannel>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d001      	beq.n	8002c78 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8002c74:	f001 f834 	bl	8003ce0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002c78:	4803      	ldr	r0, [pc, #12]	@ (8002c88 <MX_TIM4_Init+0xfc>)
 8002c7a:	f002 ff15 	bl	8005aa8 <HAL_TIM_MspPostInit>

}
 8002c7e:	bf00      	nop
 8002c80:	3738      	adds	r7, #56	@ 0x38
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	20000444 	.word	0x20000444
 8002c8c:	40000800 	.word	0x40000800

08002c90 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b086      	sub	sp, #24
 8002c94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c96:	f107 0308 	add.w	r3, r7, #8
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	601a      	str	r2, [r3, #0]
 8002c9e:	605a      	str	r2, [r3, #4]
 8002ca0:	609a      	str	r2, [r3, #8]
 8002ca2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ca4:	463b      	mov	r3, r7
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	601a      	str	r2, [r3, #0]
 8002caa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002cac:	4b1d      	ldr	r3, [pc, #116]	@ (8002d24 <MX_TIM5_Init+0x94>)
 8002cae:	4a1e      	ldr	r2, [pc, #120]	@ (8002d28 <MX_TIM5_Init+0x98>)
 8002cb0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 1599;
 8002cb2:	4b1c      	ldr	r3, [pc, #112]	@ (8002d24 <MX_TIM5_Init+0x94>)
 8002cb4:	f240 623f 	movw	r2, #1599	@ 0x63f
 8002cb8:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cba:	4b1a      	ldr	r3, [pc, #104]	@ (8002d24 <MX_TIM5_Init+0x94>)
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 99;
 8002cc0:	4b18      	ldr	r3, [pc, #96]	@ (8002d24 <MX_TIM5_Init+0x94>)
 8002cc2:	2263      	movs	r2, #99	@ 0x63
 8002cc4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cc6:	4b17      	ldr	r3, [pc, #92]	@ (8002d24 <MX_TIM5_Init+0x94>)
 8002cc8:	2200      	movs	r2, #0
 8002cca:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ccc:	4b15      	ldr	r3, [pc, #84]	@ (8002d24 <MX_TIM5_Init+0x94>)
 8002cce:	2200      	movs	r2, #0
 8002cd0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002cd2:	4814      	ldr	r0, [pc, #80]	@ (8002d24 <MX_TIM5_Init+0x94>)
 8002cd4:	f005 faf8 	bl	80082c8 <HAL_TIM_Base_Init>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d001      	beq.n	8002ce2 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8002cde:	f000 ffff 	bl	8003ce0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ce2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002ce6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002ce8:	f107 0308 	add.w	r3, r7, #8
 8002cec:	4619      	mov	r1, r3
 8002cee:	480d      	ldr	r0, [pc, #52]	@ (8002d24 <MX_TIM5_Init+0x94>)
 8002cf0:	f006 fa7e 	bl	80091f0 <HAL_TIM_ConfigClockSource>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d001      	beq.n	8002cfe <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8002cfa:	f000 fff1 	bl	8003ce0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d02:	2300      	movs	r3, #0
 8002d04:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002d06:	463b      	mov	r3, r7
 8002d08:	4619      	mov	r1, r3
 8002d0a:	4806      	ldr	r0, [pc, #24]	@ (8002d24 <MX_TIM5_Init+0x94>)
 8002d0c:	f006 ffda 	bl	8009cc4 <HAL_TIMEx_MasterConfigSynchronization>
 8002d10:	4603      	mov	r3, r0
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d001      	beq.n	8002d1a <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8002d16:	f000 ffe3 	bl	8003ce0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002d1a:	bf00      	nop
 8002d1c:	3718      	adds	r7, #24
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	bf00      	nop
 8002d24:	2000048c 	.word	0x2000048c
 8002d28:	40000c00 	.word	0x40000c00

08002d2c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b096      	sub	sp, #88	@ 0x58
 8002d30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d32:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002d36:	2200      	movs	r2, #0
 8002d38:	601a      	str	r2, [r3, #0]
 8002d3a:	605a      	str	r2, [r3, #4]
 8002d3c:	609a      	str	r2, [r3, #8]
 8002d3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d40:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002d44:	2200      	movs	r2, #0
 8002d46:	601a      	str	r2, [r3, #0]
 8002d48:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d4e:	2200      	movs	r2, #0
 8002d50:	601a      	str	r2, [r3, #0]
 8002d52:	605a      	str	r2, [r3, #4]
 8002d54:	609a      	str	r2, [r3, #8]
 8002d56:	60da      	str	r2, [r3, #12]
 8002d58:	611a      	str	r2, [r3, #16]
 8002d5a:	615a      	str	r2, [r3, #20]
 8002d5c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002d5e:	1d3b      	adds	r3, r7, #4
 8002d60:	2220      	movs	r2, #32
 8002d62:	2100      	movs	r1, #0
 8002d64:	4618      	mov	r0, r3
 8002d66:	f00c fb9d 	bl	800f4a4 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002d6a:	4b3e      	ldr	r3, [pc, #248]	@ (8002e64 <MX_TIM8_Init+0x138>)
 8002d6c:	4a3e      	ldr	r2, [pc, #248]	@ (8002e68 <MX_TIM8_Init+0x13c>)
 8002d6e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 15;
 8002d70:	4b3c      	ldr	r3, [pc, #240]	@ (8002e64 <MX_TIM8_Init+0x138>)
 8002d72:	220f      	movs	r2, #15
 8002d74:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d76:	4b3b      	ldr	r3, [pc, #236]	@ (8002e64 <MX_TIM8_Init+0x138>)
 8002d78:	2200      	movs	r2, #0
 8002d7a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 19999;
 8002d7c:	4b39      	ldr	r3, [pc, #228]	@ (8002e64 <MX_TIM8_Init+0x138>)
 8002d7e:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8002d82:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d84:	4b37      	ldr	r3, [pc, #220]	@ (8002e64 <MX_TIM8_Init+0x138>)
 8002d86:	2200      	movs	r2, #0
 8002d88:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002d8a:	4b36      	ldr	r3, [pc, #216]	@ (8002e64 <MX_TIM8_Init+0x138>)
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002d90:	4b34      	ldr	r3, [pc, #208]	@ (8002e64 <MX_TIM8_Init+0x138>)
 8002d92:	2280      	movs	r2, #128	@ 0x80
 8002d94:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002d96:	4833      	ldr	r0, [pc, #204]	@ (8002e64 <MX_TIM8_Init+0x138>)
 8002d98:	f005 fa96 	bl	80082c8 <HAL_TIM_Base_Init>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d001      	beq.n	8002da6 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8002da2:	f000 ff9d 	bl	8003ce0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002da6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002daa:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8002dac:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002db0:	4619      	mov	r1, r3
 8002db2:	482c      	ldr	r0, [pc, #176]	@ (8002e64 <MX_TIM8_Init+0x138>)
 8002db4:	f006 fa1c 	bl	80091f0 <HAL_TIM_ConfigClockSource>
 8002db8:	4603      	mov	r3, r0
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d001      	beq.n	8002dc2 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8002dbe:	f000 ff8f 	bl	8003ce0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002dc2:	4828      	ldr	r0, [pc, #160]	@ (8002e64 <MX_TIM8_Init+0x138>)
 8002dc4:	f005 fb40 	bl	8008448 <HAL_TIM_PWM_Init>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d001      	beq.n	8002dd2 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8002dce:	f000 ff87 	bl	8003ce0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002dda:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002dde:	4619      	mov	r1, r3
 8002de0:	4820      	ldr	r0, [pc, #128]	@ (8002e64 <MX_TIM8_Init+0x138>)
 8002de2:	f006 ff6f 	bl	8009cc4 <HAL_TIMEx_MasterConfigSynchronization>
 8002de6:	4603      	mov	r3, r0
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d001      	beq.n	8002df0 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8002dec:	f000 ff78 	bl	8003ce0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002df0:	2360      	movs	r3, #96	@ 0x60
 8002df2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8002df4:	2300      	movs	r3, #0
 8002df6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e00:	2300      	movs	r3, #0
 8002e02:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002e04:	2300      	movs	r3, #0
 8002e06:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002e10:	2200      	movs	r2, #0
 8002e12:	4619      	mov	r1, r3
 8002e14:	4813      	ldr	r0, [pc, #76]	@ (8002e64 <MX_TIM8_Init+0x138>)
 8002e16:	f006 f929 	bl	800906c <HAL_TIM_PWM_ConfigChannel>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d001      	beq.n	8002e24 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8002e20:	f000 ff5e 	bl	8003ce0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002e24:	2300      	movs	r3, #0
 8002e26:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002e30:	2300      	movs	r3, #0
 8002e32:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002e34:	2300      	movs	r3, #0
 8002e36:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002e38:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002e3c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002e42:	1d3b      	adds	r3, r7, #4
 8002e44:	4619      	mov	r1, r3
 8002e46:	4807      	ldr	r0, [pc, #28]	@ (8002e64 <MX_TIM8_Init+0x138>)
 8002e48:	f006 ffb8 	bl	8009dbc <HAL_TIMEx_ConfigBreakDeadTime>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d001      	beq.n	8002e56 <MX_TIM8_Init+0x12a>
  {
    Error_Handler();
 8002e52:	f000 ff45 	bl	8003ce0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8002e56:	4803      	ldr	r0, [pc, #12]	@ (8002e64 <MX_TIM8_Init+0x138>)
 8002e58:	f002 fe26 	bl	8005aa8 <HAL_TIM_MspPostInit>

}
 8002e5c:	bf00      	nop
 8002e5e:	3758      	adds	r7, #88	@ 0x58
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}
 8002e64:	200004d4 	.word	0x200004d4
 8002e68:	40010400 	.word	0x40010400

08002e6c <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b08c      	sub	sp, #48	@ 0x30
 8002e70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e72:	f107 0320 	add.w	r3, r7, #32
 8002e76:	2200      	movs	r2, #0
 8002e78:	601a      	str	r2, [r3, #0]
 8002e7a:	605a      	str	r2, [r3, #4]
 8002e7c:	609a      	str	r2, [r3, #8]
 8002e7e:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002e80:	1d3b      	adds	r3, r7, #4
 8002e82:	2200      	movs	r2, #0
 8002e84:	601a      	str	r2, [r3, #0]
 8002e86:	605a      	str	r2, [r3, #4]
 8002e88:	609a      	str	r2, [r3, #8]
 8002e8a:	60da      	str	r2, [r3, #12]
 8002e8c:	611a      	str	r2, [r3, #16]
 8002e8e:	615a      	str	r2, [r3, #20]
 8002e90:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8002e92:	4b2b      	ldr	r3, [pc, #172]	@ (8002f40 <MX_TIM9_Init+0xd4>)
 8002e94:	4a2b      	ldr	r2, [pc, #172]	@ (8002f44 <MX_TIM9_Init+0xd8>)
 8002e96:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8002e98:	4b29      	ldr	r3, [pc, #164]	@ (8002f40 <MX_TIM9_Init+0xd4>)
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e9e:	4b28      	ldr	r3, [pc, #160]	@ (8002f40 <MX_TIM9_Init+0xd4>)
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 799;
 8002ea4:	4b26      	ldr	r3, [pc, #152]	@ (8002f40 <MX_TIM9_Init+0xd4>)
 8002ea6:	f240 321f 	movw	r2, #799	@ 0x31f
 8002eaa:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002eac:	4b24      	ldr	r3, [pc, #144]	@ (8002f40 <MX_TIM9_Init+0xd4>)
 8002eae:	2200      	movs	r2, #0
 8002eb0:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002eb2:	4b23      	ldr	r3, [pc, #140]	@ (8002f40 <MX_TIM9_Init+0xd4>)
 8002eb4:	2280      	movs	r2, #128	@ 0x80
 8002eb6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8002eb8:	4821      	ldr	r0, [pc, #132]	@ (8002f40 <MX_TIM9_Init+0xd4>)
 8002eba:	f005 fa05 	bl	80082c8 <HAL_TIM_Base_Init>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d001      	beq.n	8002ec8 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8002ec4:	f000 ff0c 	bl	8003ce0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ec8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002ecc:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8002ece:	f107 0320 	add.w	r3, r7, #32
 8002ed2:	4619      	mov	r1, r3
 8002ed4:	481a      	ldr	r0, [pc, #104]	@ (8002f40 <MX_TIM9_Init+0xd4>)
 8002ed6:	f006 f98b 	bl	80091f0 <HAL_TIM_ConfigClockSource>
 8002eda:	4603      	mov	r3, r0
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d001      	beq.n	8002ee4 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8002ee0:	f000 fefe 	bl	8003ce0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8002ee4:	4816      	ldr	r0, [pc, #88]	@ (8002f40 <MX_TIM9_Init+0xd4>)
 8002ee6:	f005 faaf 	bl	8008448 <HAL_TIM_PWM_Init>
 8002eea:	4603      	mov	r3, r0
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d001      	beq.n	8002ef4 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8002ef0:	f000 fef6 	bl	8003ce0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002ef4:	2360      	movs	r3, #96	@ 0x60
 8002ef6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002efc:	2300      	movs	r3, #0
 8002efe:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002f00:	2300      	movs	r3, #0
 8002f02:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002f04:	1d3b      	adds	r3, r7, #4
 8002f06:	2200      	movs	r2, #0
 8002f08:	4619      	mov	r1, r3
 8002f0a:	480d      	ldr	r0, [pc, #52]	@ (8002f40 <MX_TIM9_Init+0xd4>)
 8002f0c:	f006 f8ae 	bl	800906c <HAL_TIM_PWM_ConfigChannel>
 8002f10:	4603      	mov	r3, r0
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d001      	beq.n	8002f1a <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 8002f16:	f000 fee3 	bl	8003ce0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002f1a:	1d3b      	adds	r3, r7, #4
 8002f1c:	2204      	movs	r2, #4
 8002f1e:	4619      	mov	r1, r3
 8002f20:	4807      	ldr	r0, [pc, #28]	@ (8002f40 <MX_TIM9_Init+0xd4>)
 8002f22:	f006 f8a3 	bl	800906c <HAL_TIM_PWM_ConfigChannel>
 8002f26:	4603      	mov	r3, r0
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d001      	beq.n	8002f30 <MX_TIM9_Init+0xc4>
  {
    Error_Handler();
 8002f2c:	f000 fed8 	bl	8003ce0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8002f30:	4803      	ldr	r0, [pc, #12]	@ (8002f40 <MX_TIM9_Init+0xd4>)
 8002f32:	f002 fdb9 	bl	8005aa8 <HAL_TIM_MspPostInit>

}
 8002f36:	bf00      	nop
 8002f38:	3730      	adds	r7, #48	@ 0x30
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	2000051c 	.word	0x2000051c
 8002f44:	40014000 	.word	0x40014000

08002f48 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b088      	sub	sp, #32
 8002f4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f4e:	f107 0310 	add.w	r3, r7, #16
 8002f52:	2200      	movs	r2, #0
 8002f54:	601a      	str	r2, [r3, #0]
 8002f56:	605a      	str	r2, [r3, #4]
 8002f58:	609a      	str	r2, [r3, #8]
 8002f5a:	60da      	str	r2, [r3, #12]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002f5c:	463b      	mov	r3, r7
 8002f5e:	2200      	movs	r2, #0
 8002f60:	601a      	str	r2, [r3, #0]
 8002f62:	605a      	str	r2, [r3, #4]
 8002f64:	609a      	str	r2, [r3, #8]
 8002f66:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8002f68:	4b23      	ldr	r3, [pc, #140]	@ (8002ff8 <MX_TIM12_Init+0xb0>)
 8002f6a:	4a24      	ldr	r2, [pc, #144]	@ (8002ffc <MX_TIM12_Init+0xb4>)
 8002f6c:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 15;
 8002f6e:	4b22      	ldr	r3, [pc, #136]	@ (8002ff8 <MX_TIM12_Init+0xb0>)
 8002f70:	220f      	movs	r2, #15
 8002f72:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f74:	4b20      	ldr	r3, [pc, #128]	@ (8002ff8 <MX_TIM12_Init+0xb0>)
 8002f76:	2200      	movs	r2, #0
 8002f78:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 8002f7a:	4b1f      	ldr	r3, [pc, #124]	@ (8002ff8 <MX_TIM12_Init+0xb0>)
 8002f7c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002f80:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f82:	4b1d      	ldr	r3, [pc, #116]	@ (8002ff8 <MX_TIM12_Init+0xb0>)
 8002f84:	2200      	movs	r2, #0
 8002f86:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f88:	4b1b      	ldr	r3, [pc, #108]	@ (8002ff8 <MX_TIM12_Init+0xb0>)
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8002f8e:	481a      	ldr	r0, [pc, #104]	@ (8002ff8 <MX_TIM12_Init+0xb0>)
 8002f90:	f005 f99a 	bl	80082c8 <HAL_TIM_Base_Init>
 8002f94:	4603      	mov	r3, r0
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d001      	beq.n	8002f9e <MX_TIM12_Init+0x56>
  {
    Error_Handler();
 8002f9a:	f000 fea1 	bl	8003ce0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f9e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002fa2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8002fa4:	f107 0310 	add.w	r3, r7, #16
 8002fa8:	4619      	mov	r1, r3
 8002faa:	4813      	ldr	r0, [pc, #76]	@ (8002ff8 <MX_TIM12_Init+0xb0>)
 8002fac:	f006 f920 	bl	80091f0 <HAL_TIM_ConfigClockSource>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d001      	beq.n	8002fba <MX_TIM12_Init+0x72>
  {
    Error_Handler();
 8002fb6:	f000 fe93 	bl	8003ce0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim12) != HAL_OK)
 8002fba:	480f      	ldr	r0, [pc, #60]	@ (8002ff8 <MX_TIM12_Init+0xb0>)
 8002fbc:	f005 fb66 	bl	800868c <HAL_TIM_IC_Init>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d001      	beq.n	8002fca <MX_TIM12_Init+0x82>
  {
    Error_Handler();
 8002fc6:	f000 fe8b 	bl	8003ce0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8002fca:	230a      	movs	r3, #10
 8002fcc:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim12, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002fda:	463b      	mov	r3, r7
 8002fdc:	2200      	movs	r2, #0
 8002fde:	4619      	mov	r1, r3
 8002fe0:	4805      	ldr	r0, [pc, #20]	@ (8002ff8 <MX_TIM12_Init+0xb0>)
 8002fe2:	f005 ffa7 	bl	8008f34 <HAL_TIM_IC_ConfigChannel>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d001      	beq.n	8002ff0 <MX_TIM12_Init+0xa8>
  {
    Error_Handler();
 8002fec:	f000 fe78 	bl	8003ce0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 8002ff0:	bf00      	nop
 8002ff2:	3720      	adds	r7, #32
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}
 8002ff8:	20000564 	.word	0x20000564
 8002ffc:	40001800 	.word	0x40001800

08003000 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003004:	4b11      	ldr	r3, [pc, #68]	@ (800304c <MX_USART3_UART_Init+0x4c>)
 8003006:	4a12      	ldr	r2, [pc, #72]	@ (8003050 <MX_USART3_UART_Init+0x50>)
 8003008:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800300a:	4b10      	ldr	r3, [pc, #64]	@ (800304c <MX_USART3_UART_Init+0x4c>)
 800300c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003010:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003012:	4b0e      	ldr	r3, [pc, #56]	@ (800304c <MX_USART3_UART_Init+0x4c>)
 8003014:	2200      	movs	r2, #0
 8003016:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003018:	4b0c      	ldr	r3, [pc, #48]	@ (800304c <MX_USART3_UART_Init+0x4c>)
 800301a:	2200      	movs	r2, #0
 800301c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800301e:	4b0b      	ldr	r3, [pc, #44]	@ (800304c <MX_USART3_UART_Init+0x4c>)
 8003020:	2200      	movs	r2, #0
 8003022:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003024:	4b09      	ldr	r3, [pc, #36]	@ (800304c <MX_USART3_UART_Init+0x4c>)
 8003026:	220c      	movs	r2, #12
 8003028:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800302a:	4b08      	ldr	r3, [pc, #32]	@ (800304c <MX_USART3_UART_Init+0x4c>)
 800302c:	2200      	movs	r2, #0
 800302e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003030:	4b06      	ldr	r3, [pc, #24]	@ (800304c <MX_USART3_UART_Init+0x4c>)
 8003032:	2200      	movs	r2, #0
 8003034:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003036:	4805      	ldr	r0, [pc, #20]	@ (800304c <MX_USART3_UART_Init+0x4c>)
 8003038:	f006 ff26 	bl	8009e88 <HAL_UART_Init>
 800303c:	4603      	mov	r3, r0
 800303e:	2b00      	cmp	r3, #0
 8003040:	d001      	beq.n	8003046 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003042:	f000 fe4d 	bl	8003ce0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003046:	bf00      	nop
 8003048:	bd80      	pop	{r7, pc}
 800304a:	bf00      	nop
 800304c:	200005ac 	.word	0x200005ac
 8003050:	40004800 	.word	0x40004800

08003054 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b08a      	sub	sp, #40	@ 0x28
 8003058:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800305a:	f107 0314 	add.w	r3, r7, #20
 800305e:	2200      	movs	r2, #0
 8003060:	601a      	str	r2, [r3, #0]
 8003062:	605a      	str	r2, [r3, #4]
 8003064:	609a      	str	r2, [r3, #8]
 8003066:	60da      	str	r2, [r3, #12]
 8003068:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800306a:	2300      	movs	r3, #0
 800306c:	613b      	str	r3, [r7, #16]
 800306e:	4b49      	ldr	r3, [pc, #292]	@ (8003194 <MX_GPIO_Init+0x140>)
 8003070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003072:	4a48      	ldr	r2, [pc, #288]	@ (8003194 <MX_GPIO_Init+0x140>)
 8003074:	f043 0310 	orr.w	r3, r3, #16
 8003078:	6313      	str	r3, [r2, #48]	@ 0x30
 800307a:	4b46      	ldr	r3, [pc, #280]	@ (8003194 <MX_GPIO_Init+0x140>)
 800307c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800307e:	f003 0310 	and.w	r3, r3, #16
 8003082:	613b      	str	r3, [r7, #16]
 8003084:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003086:	2300      	movs	r3, #0
 8003088:	60fb      	str	r3, [r7, #12]
 800308a:	4b42      	ldr	r3, [pc, #264]	@ (8003194 <MX_GPIO_Init+0x140>)
 800308c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800308e:	4a41      	ldr	r2, [pc, #260]	@ (8003194 <MX_GPIO_Init+0x140>)
 8003090:	f043 0302 	orr.w	r3, r3, #2
 8003094:	6313      	str	r3, [r2, #48]	@ 0x30
 8003096:	4b3f      	ldr	r3, [pc, #252]	@ (8003194 <MX_GPIO_Init+0x140>)
 8003098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800309a:	f003 0302 	and.w	r3, r3, #2
 800309e:	60fb      	str	r3, [r7, #12]
 80030a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80030a2:	2300      	movs	r3, #0
 80030a4:	60bb      	str	r3, [r7, #8]
 80030a6:	4b3b      	ldr	r3, [pc, #236]	@ (8003194 <MX_GPIO_Init+0x140>)
 80030a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030aa:	4a3a      	ldr	r2, [pc, #232]	@ (8003194 <MX_GPIO_Init+0x140>)
 80030ac:	f043 0308 	orr.w	r3, r3, #8
 80030b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80030b2:	4b38      	ldr	r3, [pc, #224]	@ (8003194 <MX_GPIO_Init+0x140>)
 80030b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030b6:	f003 0308 	and.w	r3, r3, #8
 80030ba:	60bb      	str	r3, [r7, #8]
 80030bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030be:	2300      	movs	r3, #0
 80030c0:	607b      	str	r3, [r7, #4]
 80030c2:	4b34      	ldr	r3, [pc, #208]	@ (8003194 <MX_GPIO_Init+0x140>)
 80030c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030c6:	4a33      	ldr	r2, [pc, #204]	@ (8003194 <MX_GPIO_Init+0x140>)
 80030c8:	f043 0304 	orr.w	r3, r3, #4
 80030cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80030ce:	4b31      	ldr	r3, [pc, #196]	@ (8003194 <MX_GPIO_Init+0x140>)
 80030d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030d2:	f003 0304 	and.w	r3, r3, #4
 80030d6:	607b      	str	r3, [r7, #4]
 80030d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80030da:	2300      	movs	r3, #0
 80030dc:	603b      	str	r3, [r7, #0]
 80030de:	4b2d      	ldr	r3, [pc, #180]	@ (8003194 <MX_GPIO_Init+0x140>)
 80030e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030e2:	4a2c      	ldr	r2, [pc, #176]	@ (8003194 <MX_GPIO_Init+0x140>)
 80030e4:	f043 0301 	orr.w	r3, r3, #1
 80030e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80030ea:	4b2a      	ldr	r3, [pc, #168]	@ (8003194 <MX_GPIO_Init+0x140>)
 80030ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ee:	f003 0301 	and.w	r3, r3, #1
 80030f2:	603b      	str	r3, [r7, #0]
 80030f4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 80030f6:	2200      	movs	r2, #0
 80030f8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80030fc:	4826      	ldr	r0, [pc, #152]	@ (8003198 <MX_GPIO_Init+0x144>)
 80030fe:	f003 faf7 	bl	80066f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(trigger_pin_GPIO_Port, trigger_pin_Pin, GPIO_PIN_RESET);
 8003102:	2200      	movs	r2, #0
 8003104:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003108:	4824      	ldr	r0, [pc, #144]	@ (800319c <MX_GPIO_Init+0x148>)
 800310a:	f003 faf1 	bl	80066f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, OLED_DC_Pin|OLED_RES_Pin|OLED_SDA_Pin|OLED_SCL_Pin, GPIO_PIN_RESET);
 800310e:	2200      	movs	r2, #0
 8003110:	f44f 41f0 	mov.w	r1, #30720	@ 0x7800
 8003114:	4822      	ldr	r0, [pc, #136]	@ (80031a0 <MX_GPIO_Init+0x14c>)
 8003116:	f003 faeb 	bl	80066f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED3_Pin */
  GPIO_InitStruct.Pin = LED3_Pin;
 800311a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800311e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003120:	2301      	movs	r3, #1
 8003122:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003124:	2300      	movs	r3, #0
 8003126:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003128:	2300      	movs	r3, #0
 800312a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 800312c:	f107 0314 	add.w	r3, r7, #20
 8003130:	4619      	mov	r1, r3
 8003132:	4819      	ldr	r0, [pc, #100]	@ (8003198 <MX_GPIO_Init+0x144>)
 8003134:	f003 f928 	bl	8006388 <HAL_GPIO_Init>

  /*Configure GPIO pin : trigger_pin_Pin */
  GPIO_InitStruct.Pin = trigger_pin_Pin;
 8003138:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800313c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800313e:	2301      	movs	r3, #1
 8003140:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003142:	2300      	movs	r3, #0
 8003144:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003146:	2300      	movs	r3, #0
 8003148:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(trigger_pin_GPIO_Port, &GPIO_InitStruct);
 800314a:	f107 0314 	add.w	r3, r7, #20
 800314e:	4619      	mov	r1, r3
 8003150:	4812      	ldr	r0, [pc, #72]	@ (800319c <MX_GPIO_Init+0x148>)
 8003152:	f003 f919 	bl	8006388 <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_DC_Pin OLED_RES_Pin OLED_SDA_Pin OLED_SCL_Pin */
  GPIO_InitStruct.Pin = OLED_DC_Pin|OLED_RES_Pin|OLED_SDA_Pin|OLED_SCL_Pin;
 8003156:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 800315a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800315c:	2301      	movs	r3, #1
 800315e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003160:	2300      	movs	r3, #0
 8003162:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003164:	2300      	movs	r3, #0
 8003166:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003168:	f107 0314 	add.w	r3, r7, #20
 800316c:	4619      	mov	r1, r3
 800316e:	480c      	ldr	r0, [pc, #48]	@ (80031a0 <MX_GPIO_Init+0x14c>)
 8003170:	f003 f90a 	bl	8006388 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 8003174:	2301      	movs	r3, #1
 8003176:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003178:	2300      	movs	r3, #0
 800317a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800317c:	2300      	movs	r3, #0
 800317e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8003180:	f107 0314 	add.w	r3, r7, #20
 8003184:	4619      	mov	r1, r3
 8003186:	4804      	ldr	r0, [pc, #16]	@ (8003198 <MX_GPIO_Init+0x144>)
 8003188:	f003 f8fe 	bl	8006388 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800318c:	bf00      	nop
 800318e:	3728      	adds	r7, #40	@ 0x28
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}
 8003194:	40023800 	.word	0x40023800
 8003198:	40021000 	.word	0x40021000
 800319c:	40020400 	.word	0x40020400
 80031a0:	40020c00 	.word	0x40020c00

080031a4 <oled_draw_default_layout>:

/* USER CODE BEGIN 4 */
/* USER CODE BEGIN PV */
// UI helpers for progress display
static void oled_draw_default_layout(void)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	af00      	add	r7, sp, #0
  OLED_Clear();
 80031a8:	f001 fc82 	bl	8004ab0 <OLED_Clear>
  OLED_ShowString(0, 0, (uint8_t*)"Dist(cm):");
 80031ac:	4a09      	ldr	r2, [pc, #36]	@ (80031d4 <oled_draw_default_layout+0x30>)
 80031ae:	2100      	movs	r1, #0
 80031b0:	2000      	movs	r0, #0
 80031b2:	f001 fd6f 	bl	8004c94 <OLED_ShowString>
  OLED_ShowString(0, 24, (uint8_t*)"Yaw(deg):");
 80031b6:	4a08      	ldr	r2, [pc, #32]	@ (80031d8 <oled_draw_default_layout+0x34>)
 80031b8:	2118      	movs	r1, #24
 80031ba:	2000      	movs	r0, #0
 80031bc:	f001 fd6a 	bl	8004c94 <OLED_ShowString>
  OLED_ShowString(0, 48, (uint8_t*)"RX char:");
 80031c0:	4a06      	ldr	r2, [pc, #24]	@ (80031dc <oled_draw_default_layout+0x38>)
 80031c2:	2130      	movs	r1, #48	@ 0x30
 80031c4:	2000      	movs	r0, #0
 80031c6:	f001 fd65 	bl	8004c94 <OLED_ShowString>
  OLED_Refresh_Gram();
 80031ca:	f001 fbeb 	bl	80049a4 <OLED_Refresh_Gram>
}
 80031ce:	bf00      	nop
 80031d0:	bd80      	pop	{r7, pc}
 80031d2:	bf00      	nop
 80031d4:	08011f80 	.word	0x08011f80
 80031d8:	08011f8c 	.word	0x08011f8c
 80031dc:	08011f98 	.word	0x08011f98

080031e0 <format_rate_line>:

static void format_rate_line(char *out, size_t len, const char *label, float value)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b08c      	sub	sp, #48	@ 0x30
 80031e4:	af04      	add	r7, sp, #16
 80031e6:	60f8      	str	r0, [r7, #12]
 80031e8:	60b9      	str	r1, [r7, #8]
 80031ea:	607a      	str	r2, [r7, #4]
 80031ec:	ed87 0a00 	vstr	s0, [r7]
  int value10 = (int)(value * 10.0f + (value >= 0.0f ? 0.5f : -0.5f));
 80031f0:	edd7 7a00 	vldr	s15, [r7]
 80031f4:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80031f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031fc:	ed97 7a00 	vldr	s14, [r7]
 8003200:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8003204:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003208:	db02      	blt.n	8003210 <format_rate_line+0x30>
 800320a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800320e:	e001      	b.n	8003214 <format_rate_line+0x34>
 8003210:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8003214:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003218:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800321c:	ee17 3a90 	vmov	r3, s15
 8003220:	61fb      	str	r3, [r7, #28]
  int sign = (value10 < 0) ? -1 : 1;
 8003222:	69fb      	ldr	r3, [r7, #28]
 8003224:	2b00      	cmp	r3, #0
 8003226:	da02      	bge.n	800322e <format_rate_line+0x4e>
 8003228:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800322c:	e000      	b.n	8003230 <format_rate_line+0x50>
 800322e:	2301      	movs	r3, #1
 8003230:	61bb      	str	r3, [r7, #24]
  if (value10 < 0) value10 = -value10;
 8003232:	69fb      	ldr	r3, [r7, #28]
 8003234:	2b00      	cmp	r3, #0
 8003236:	da02      	bge.n	800323e <format_rate_line+0x5e>
 8003238:	69fb      	ldr	r3, [r7, #28]
 800323a:	425b      	negs	r3, r3
 800323c:	61fb      	str	r3, [r7, #28]
  int whole = value10 / 10;
 800323e:	69fb      	ldr	r3, [r7, #28]
 8003240:	4a14      	ldr	r2, [pc, #80]	@ (8003294 <format_rate_line+0xb4>)
 8003242:	fb82 1203 	smull	r1, r2, r2, r3
 8003246:	1092      	asrs	r2, r2, #2
 8003248:	17db      	asrs	r3, r3, #31
 800324a:	1ad3      	subs	r3, r2, r3
 800324c:	617b      	str	r3, [r7, #20]
  int tenth = value10 % 10;
 800324e:	69fa      	ldr	r2, [r7, #28]
 8003250:	4b10      	ldr	r3, [pc, #64]	@ (8003294 <format_rate_line+0xb4>)
 8003252:	fb83 1302 	smull	r1, r3, r3, r2
 8003256:	1099      	asrs	r1, r3, #2
 8003258:	17d3      	asrs	r3, r2, #31
 800325a:	1ac9      	subs	r1, r1, r3
 800325c:	460b      	mov	r3, r1
 800325e:	009b      	lsls	r3, r3, #2
 8003260:	440b      	add	r3, r1
 8003262:	005b      	lsls	r3, r3, #1
 8003264:	1ad3      	subs	r3, r2, r3
 8003266:	613b      	str	r3, [r7, #16]
  (void)snprintf(out, len, "%s:%c%d.%d dps", label, (sign < 0) ? '-' : ' ', whole, tenth);
 8003268:	69bb      	ldr	r3, [r7, #24]
 800326a:	2b00      	cmp	r3, #0
 800326c:	da01      	bge.n	8003272 <format_rate_line+0x92>
 800326e:	232d      	movs	r3, #45	@ 0x2d
 8003270:	e000      	b.n	8003274 <format_rate_line+0x94>
 8003272:	2320      	movs	r3, #32
 8003274:	693a      	ldr	r2, [r7, #16]
 8003276:	9202      	str	r2, [sp, #8]
 8003278:	697a      	ldr	r2, [r7, #20]
 800327a:	9201      	str	r2, [sp, #4]
 800327c:	9300      	str	r3, [sp, #0]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	4a05      	ldr	r2, [pc, #20]	@ (8003298 <format_rate_line+0xb8>)
 8003282:	68b9      	ldr	r1, [r7, #8]
 8003284:	68f8      	ldr	r0, [r7, #12]
 8003286:	f00b f91f 	bl	800e4c8 <sniprintf>
}
 800328a:	bf00      	nop
 800328c:	3720      	adds	r7, #32
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
 8003292:	bf00      	nop
 8003294:	66666667 	.word	0x66666667
 8003298:	08011fa4 	.word	0x08011fa4

0800329c <oled_show_avg_screen>:

static void oled_show_avg_screen(float left_rate, float right_rate)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b08e      	sub	sp, #56	@ 0x38
 80032a0:	af02      	add	r7, sp, #8
 80032a2:	ed87 0a01 	vstr	s0, [r7, #4]
 80032a6:	edc7 0a00 	vstr	s1, [r7]
  char line[21];

  OLED_Clear();
 80032aa:	f001 fc01 	bl	8004ab0 <OLED_Clear>
  OLED_ShowString(0, 0, (uint8_t*)"Servo Avg Rate");
 80032ae:	4a5a      	ldr	r2, [pc, #360]	@ (8003418 <oled_show_avg_screen+0x17c>)
 80032b0:	2100      	movs	r1, #0
 80032b2:	2000      	movs	r0, #0
 80032b4:	f001 fcee 	bl	8004c94 <OLED_ShowString>

  if (fabsf(left_rate) > 0.01f) {
 80032b8:	edd7 7a01 	vldr	s15, [r7, #4]
 80032bc:	eef0 7ae7 	vabs.f32	s15, s15
 80032c0:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 800341c <oled_show_avg_screen+0x180>
 80032c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032cc:	dd09      	ble.n	80032e2 <oled_show_avg_screen+0x46>
    format_rate_line(line, sizeof(line), "Left", left_rate);
 80032ce:	f107 0308 	add.w	r3, r7, #8
 80032d2:	ed97 0a01 	vldr	s0, [r7, #4]
 80032d6:	4a52      	ldr	r2, [pc, #328]	@ (8003420 <oled_show_avg_screen+0x184>)
 80032d8:	2115      	movs	r1, #21
 80032da:	4618      	mov	r0, r3
 80032dc:	f7ff ff80 	bl	80031e0 <format_rate_line>
 80032e0:	e006      	b.n	80032f0 <oled_show_avg_screen+0x54>
  } else {
    (void)snprintf(line, sizeof(line), "Left:    ---");
 80032e2:	f107 0308 	add.w	r3, r7, #8
 80032e6:	4a4f      	ldr	r2, [pc, #316]	@ (8003424 <oled_show_avg_screen+0x188>)
 80032e8:	2115      	movs	r1, #21
 80032ea:	4618      	mov	r0, r3
 80032ec:	f00b f8ec 	bl	800e4c8 <sniprintf>
  }
  OLED_ShowString(0, 16, (uint8_t*)line);
 80032f0:	f107 0308 	add.w	r3, r7, #8
 80032f4:	461a      	mov	r2, r3
 80032f6:	2110      	movs	r1, #16
 80032f8:	2000      	movs	r0, #0
 80032fa:	f001 fccb 	bl	8004c94 <OLED_ShowString>

  if (fabsf(right_rate) > 0.01f) {
 80032fe:	edd7 7a00 	vldr	s15, [r7]
 8003302:	eef0 7ae7 	vabs.f32	s15, s15
 8003306:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 800341c <oled_show_avg_screen+0x180>
 800330a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800330e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003312:	dd09      	ble.n	8003328 <oled_show_avg_screen+0x8c>
    format_rate_line(line, sizeof(line), "Right", right_rate);
 8003314:	f107 0308 	add.w	r3, r7, #8
 8003318:	ed97 0a00 	vldr	s0, [r7]
 800331c:	4a42      	ldr	r2, [pc, #264]	@ (8003428 <oled_show_avg_screen+0x18c>)
 800331e:	2115      	movs	r1, #21
 8003320:	4618      	mov	r0, r3
 8003322:	f7ff ff5d 	bl	80031e0 <format_rate_line>
 8003326:	e006      	b.n	8003336 <oled_show_avg_screen+0x9a>
  } else {
    (void)snprintf(line, sizeof(line), "Right:   ---");
 8003328:	f107 0308 	add.w	r3, r7, #8
 800332c:	4a3f      	ldr	r2, [pc, #252]	@ (800342c <oled_show_avg_screen+0x190>)
 800332e:	2115      	movs	r1, #21
 8003330:	4618      	mov	r0, r3
 8003332:	f00b f8c9 	bl	800e4c8 <sniprintf>
  }
  OLED_ShowString(0, 32, (uint8_t*)line);
 8003336:	f107 0308 	add.w	r3, r7, #8
 800333a:	461a      	mov	r2, r3
 800333c:	2120      	movs	r1, #32
 800333e:	2000      	movs	r0, #0
 8003340:	f001 fca8 	bl	8004c94 <OLED_ShowString>

  if (fabsf(left_rate) > 0.01f && fabsf(right_rate) > 0.01f) {
 8003344:	edd7 7a01 	vldr	s15, [r7, #4]
 8003348:	eef0 7ae7 	vabs.f32	s15, s15
 800334c:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 800341c <oled_show_avg_screen+0x180>
 8003350:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003354:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003358:	dd49      	ble.n	80033ee <oled_show_avg_screen+0x152>
 800335a:	edd7 7a00 	vldr	s15, [r7]
 800335e:	eef0 7ae7 	vabs.f32	s15, s15
 8003362:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 800341c <oled_show_avg_screen+0x180>
 8003366:	eef4 7ac7 	vcmpe.f32	s15, s14
 800336a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800336e:	dd3e      	ble.n	80033ee <oled_show_avg_screen+0x152>
    float ratio = left_rate / right_rate;
 8003370:	edd7 6a01 	vldr	s13, [r7, #4]
 8003374:	ed97 7a00 	vldr	s14, [r7]
 8003378:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800337c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    int ratio100 = (int)(ratio * 100.0f + (ratio >= 0.0f ? 0.5f : -0.5f));
 8003380:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003384:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8003430 <oled_show_avg_screen+0x194>
 8003388:	ee67 7a87 	vmul.f32	s15, s15, s14
 800338c:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8003390:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8003394:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003398:	db02      	blt.n	80033a0 <oled_show_avg_screen+0x104>
 800339a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800339e:	e001      	b.n	80033a4 <oled_show_avg_screen+0x108>
 80033a0:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80033a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80033ac:	ee17 3a90 	vmov	r3, s15
 80033b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    int ratio_int = ratio100 / 100;
 80033b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033b4:	4a1f      	ldr	r2, [pc, #124]	@ (8003434 <oled_show_avg_screen+0x198>)
 80033b6:	fb82 1203 	smull	r1, r2, r2, r3
 80033ba:	1152      	asrs	r2, r2, #5
 80033bc:	17db      	asrs	r3, r3, #31
 80033be:	1ad3      	subs	r3, r2, r3
 80033c0:	627b      	str	r3, [r7, #36]	@ 0x24
    int ratio_frac = ratio100 % 100;
 80033c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033c4:	4a1b      	ldr	r2, [pc, #108]	@ (8003434 <oled_show_avg_screen+0x198>)
 80033c6:	fb82 1203 	smull	r1, r2, r2, r3
 80033ca:	1151      	asrs	r1, r2, #5
 80033cc:	17da      	asrs	r2, r3, #31
 80033ce:	1a8a      	subs	r2, r1, r2
 80033d0:	2164      	movs	r1, #100	@ 0x64
 80033d2:	fb01 f202 	mul.w	r2, r1, r2
 80033d6:	1a9b      	subs	r3, r3, r2
 80033d8:	623b      	str	r3, [r7, #32]
    (void)snprintf(line, sizeof(line), "Ratio: %d.%02d", ratio_int, ratio_frac);
 80033da:	f107 0008 	add.w	r0, r7, #8
 80033de:	6a3b      	ldr	r3, [r7, #32]
 80033e0:	9300      	str	r3, [sp, #0]
 80033e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033e4:	4a14      	ldr	r2, [pc, #80]	@ (8003438 <oled_show_avg_screen+0x19c>)
 80033e6:	2115      	movs	r1, #21
 80033e8:	f00b f86e 	bl	800e4c8 <sniprintf>
  if (fabsf(left_rate) > 0.01f && fabsf(right_rate) > 0.01f) {
 80033ec:	e006      	b.n	80033fc <oled_show_avg_screen+0x160>
  } else {
    (void)snprintf(line, sizeof(line), "Ratio:   ---");
 80033ee:	f107 0308 	add.w	r3, r7, #8
 80033f2:	4a12      	ldr	r2, [pc, #72]	@ (800343c <oled_show_avg_screen+0x1a0>)
 80033f4:	2115      	movs	r1, #21
 80033f6:	4618      	mov	r0, r3
 80033f8:	f00b f866 	bl	800e4c8 <sniprintf>
  }
  OLED_ShowString(0, 48, (uint8_t*)line);
 80033fc:	f107 0308 	add.w	r3, r7, #8
 8003400:	461a      	mov	r2, r3
 8003402:	2130      	movs	r1, #48	@ 0x30
 8003404:	2000      	movs	r0, #0
 8003406:	f001 fc45 	bl	8004c94 <OLED_ShowString>
  OLED_Refresh_Gram();
 800340a:	f001 facb 	bl	80049a4 <OLED_Refresh_Gram>
}
 800340e:	bf00      	nop
 8003410:	3730      	adds	r7, #48	@ 0x30
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}
 8003416:	bf00      	nop
 8003418:	08011fb4 	.word	0x08011fb4
 800341c:	3c23d70a 	.word	0x3c23d70a
 8003420:	08011fc4 	.word	0x08011fc4
 8003424:	08011fcc 	.word	0x08011fcc
 8003428:	08011fdc 	.word	0x08011fdc
 800342c:	08011fe4 	.word	0x08011fe4
 8003430:	42c80000 	.word	0x42c80000
 8003434:	51eb851f 	.word	0x51eb851f
 8003438:	08011ff4 	.word	0x08011ff4
 800343c:	08012004 	.word	0x08012004

08003440 <uart_send_response>:

static void uart_send_response(const char *msg)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b084      	sub	sp, #16
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  if (msg == NULL) {
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d015      	beq.n	800347a <uart_send_response+0x3a>
    return;
  }

  size_t len = strlen(msg);
 800344e:	6878      	ldr	r0, [r7, #4]
 8003450:	f7fc ff1e 	bl	8000290 <strlen>
 8003454:	60f8      	str	r0, [r7, #12]
  if (len == 0U) {
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d010      	beq.n	800347e <uart_send_response+0x3e>
    return;
  }

  if (len > UINT16_MAX) {
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003462:	d302      	bcc.n	800346a <uart_send_response+0x2a>
    len = UINT16_MAX;
 8003464:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003468:	60fb      	str	r3, [r7, #12]
  }

  (void)HAL_UART_Transmit(&huart3, (uint8_t *)msg, (uint16_t)len, 100);
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	b29a      	uxth	r2, r3
 800346e:	2364      	movs	r3, #100	@ 0x64
 8003470:	6879      	ldr	r1, [r7, #4]
 8003472:	4805      	ldr	r0, [pc, #20]	@ (8003488 <uart_send_response+0x48>)
 8003474:	f006 fd58 	bl	8009f28 <HAL_UART_Transmit>
 8003478:	e002      	b.n	8003480 <uart_send_response+0x40>
    return;
 800347a:	bf00      	nop
 800347c:	e000      	b.n	8003480 <uart_send_response+0x40>
    return;
 800347e:	bf00      	nop
}
 8003480:	3710      	adds	r7, #16
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}
 8003486:	bf00      	nop
 8003488:	200005ac 	.word	0x200005ac

0800348c <ring_advance>:

static uint16_t ring_advance(uint16_t index)
{
 800348c:	b480      	push	{r7}
 800348e:	b083      	sub	sp, #12
 8003490:	af00      	add	r7, sp, #0
 8003492:	4603      	mov	r3, r0
 8003494:	80fb      	strh	r3, [r7, #6]
  return (uint16_t)((index + 1U) % UART_RING_BUFFER_SIZE);
 8003496:	88fb      	ldrh	r3, [r7, #6]
 8003498:	3301      	adds	r3, #1
 800349a:	b29b      	uxth	r3, r3
 800349c:	b2db      	uxtb	r3, r3
 800349e:	b29b      	uxth	r3, r3
}
 80034a0:	4618      	mov	r0, r3
 80034a2:	370c      	adds	r7, #12
 80034a4:	46bd      	mov	sp, r7
 80034a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034aa:	4770      	bx	lr

080034ac <process_serial_input>:

static void process_serial_input(void)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b082      	sub	sp, #8
 80034b0:	af00      	add	r7, sp, #0
  while (uart_ring_tail != uart_ring_head) {
 80034b2:	e035      	b.n	8003520 <process_serial_input+0x74>
    uint8_t byte = uart_ring_buffer[uart_ring_tail];
 80034b4:	4b21      	ldr	r3, [pc, #132]	@ (800353c <process_serial_input+0x90>)
 80034b6:	881b      	ldrh	r3, [r3, #0]
 80034b8:	b29b      	uxth	r3, r3
 80034ba:	461a      	mov	r2, r3
 80034bc:	4b20      	ldr	r3, [pc, #128]	@ (8003540 <process_serial_input+0x94>)
 80034be:	5c9b      	ldrb	r3, [r3, r2]
 80034c0:	71fb      	strb	r3, [r7, #7]
    uart_ring_tail = ring_advance(uart_ring_tail);
 80034c2:	4b1e      	ldr	r3, [pc, #120]	@ (800353c <process_serial_input+0x90>)
 80034c4:	881b      	ldrh	r3, [r3, #0]
 80034c6:	b29b      	uxth	r3, r3
 80034c8:	4618      	mov	r0, r3
 80034ca:	f7ff ffdf 	bl	800348c <ring_advance>
 80034ce:	4603      	mov	r3, r0
 80034d0:	461a      	mov	r2, r3
 80034d2:	4b1a      	ldr	r3, [pc, #104]	@ (800353c <process_serial_input+0x90>)
 80034d4:	801a      	strh	r2, [r3, #0]

    if (byte == '\r') {
 80034d6:	79fb      	ldrb	r3, [r7, #7]
 80034d8:	2b0d      	cmp	r3, #13
 80034da:	d020      	beq.n	800351e <process_serial_input+0x72>
      continue;
    }

    if (uart_cmd_length < UART_CMD_BUF_SIZE) {
 80034dc:	4b19      	ldr	r3, [pc, #100]	@ (8003544 <process_serial_input+0x98>)
 80034de:	881b      	ldrh	r3, [r3, #0]
 80034e0:	2b3f      	cmp	r3, #63	@ 0x3f
 80034e2:	d80d      	bhi.n	8003500 <process_serial_input+0x54>
      uart_cmd_buffer[uart_cmd_length++] = byte;
 80034e4:	4b17      	ldr	r3, [pc, #92]	@ (8003544 <process_serial_input+0x98>)
 80034e6:	881b      	ldrh	r3, [r3, #0]
 80034e8:	1c5a      	adds	r2, r3, #1
 80034ea:	b291      	uxth	r1, r2
 80034ec:	4a15      	ldr	r2, [pc, #84]	@ (8003544 <process_serial_input+0x98>)
 80034ee:	8011      	strh	r1, [r2, #0]
 80034f0:	4619      	mov	r1, r3
 80034f2:	4a15      	ldr	r2, [pc, #84]	@ (8003548 <process_serial_input+0x9c>)
 80034f4:	79fb      	ldrb	r3, [r7, #7]
 80034f6:	5453      	strb	r3, [r2, r1]
    } else {
      uart_cmd_length = 0U;
      continue;
    }

    if (byte == CMD_END) {
 80034f8:	79fb      	ldrb	r3, [r7, #7]
 80034fa:	2b0a      	cmp	r3, #10
 80034fc:	d110      	bne.n	8003520 <process_serial_input+0x74>
 80034fe:	e003      	b.n	8003508 <process_serial_input+0x5c>
      uart_cmd_length = 0U;
 8003500:	4b10      	ldr	r3, [pc, #64]	@ (8003544 <process_serial_input+0x98>)
 8003502:	2200      	movs	r2, #0
 8003504:	801a      	strh	r2, [r3, #0]
      continue;
 8003506:	e00b      	b.n	8003520 <process_serial_input+0x74>
      commands_process(&huart3, uart_cmd_buffer, uart_cmd_length);
 8003508:	4b0e      	ldr	r3, [pc, #56]	@ (8003544 <process_serial_input+0x98>)
 800350a:	881b      	ldrh	r3, [r3, #0]
 800350c:	461a      	mov	r2, r3
 800350e:	490e      	ldr	r1, [pc, #56]	@ (8003548 <process_serial_input+0x9c>)
 8003510:	480e      	ldr	r0, [pc, #56]	@ (800354c <process_serial_input+0xa0>)
 8003512:	f7fd ffa3 	bl	800145c <commands_process>
      uart_cmd_length = 0U;
 8003516:	4b0b      	ldr	r3, [pc, #44]	@ (8003544 <process_serial_input+0x98>)
 8003518:	2200      	movs	r2, #0
 800351a:	801a      	strh	r2, [r3, #0]
 800351c:	e000      	b.n	8003520 <process_serial_input+0x74>
      continue;
 800351e:	bf00      	nop
  while (uart_ring_tail != uart_ring_head) {
 8003520:	4b06      	ldr	r3, [pc, #24]	@ (800353c <process_serial_input+0x90>)
 8003522:	881b      	ldrh	r3, [r3, #0]
 8003524:	b29a      	uxth	r2, r3
 8003526:	4b0a      	ldr	r3, [pc, #40]	@ (8003550 <process_serial_input+0xa4>)
 8003528:	881b      	ldrh	r3, [r3, #0]
 800352a:	b29b      	uxth	r3, r3
 800352c:	429a      	cmp	r2, r3
 800352e:	d1c1      	bne.n	80034b4 <process_serial_input+0x8>
    }
  }
}
 8003530:	bf00      	nop
 8003532:	bf00      	nop
 8003534:	3708      	adds	r7, #8
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}
 800353a:	bf00      	nop
 800353c:	2000072e 	.word	0x2000072e
 8003540:	2000062c 	.word	0x2000062c
 8003544:	20000770 	.word	0x20000770
 8003548:	20000730 	.word	0x20000730
 800354c:	200005ac 	.word	0x200005ac
 8003550:	2000072c 	.word	0x2000072c

08003554 <wait_for_motion_completion>:

static void wait_for_motion_completion(void)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	af00      	add	r7, sp, #0
  while (move_is_active()) {
 8003558:	e004      	b.n	8003564 <wait_for_motion_completion+0x10>
    osDelay(5);
 800355a:	2005      	movs	r0, #5
 800355c:	f007 fe06 	bl	800b16c <osDelay>
    process_serial_input();
 8003560:	f7ff ffa4 	bl	80034ac <process_serial_input>
  while (move_is_active()) {
 8003564:	f000 fdc2 	bl	80040ec <move_is_active>
 8003568:	4603      	mov	r3, r0
 800356a:	2b00      	cmp	r3, #0
 800356c:	d1f5      	bne.n	800355a <wait_for_motion_completion+0x6>
  }
}
 800356e:	bf00      	nop
 8003570:	bf00      	nop
 8003572:	bd80      	pop	{r7, pc}

08003574 <determine_turn_opcode>:

static char determine_turn_opcode(const Command *cmd)
{
 8003574:	b480      	push	{r7}
 8003576:	b083      	sub	sp, #12
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  if (cmd == NULL) {
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d101      	bne.n	8003586 <determine_turn_opcode+0x12>
    return 'L';
 8003582:	234c      	movs	r3, #76	@ 0x4c
 8003584:	e01b      	b.n	80035be <determine_turn_opcode+0x4a>
  }

  if (cmd->dir < 0) {
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800358c:	2b00      	cmp	r3, #0
 800358e:	da0b      	bge.n	80035a8 <determine_turn_opcode+0x34>
    return (cmd->angleToSteer >= 0.0f) ? 'r' : 'l';
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	edd3 7a01 	vldr	s15, [r3, #4]
 8003596:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800359a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800359e:	db01      	blt.n	80035a4 <determine_turn_opcode+0x30>
 80035a0:	2372      	movs	r3, #114	@ 0x72
 80035a2:	e00c      	b.n	80035be <determine_turn_opcode+0x4a>
 80035a4:	236c      	movs	r3, #108	@ 0x6c
 80035a6:	e00a      	b.n	80035be <determine_turn_opcode+0x4a>
  }

  return (cmd->angleToSteer >= 0.0f) ? 'R' : 'L';
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	edd3 7a01 	vldr	s15, [r3, #4]
 80035ae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80035b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035b6:	db01      	blt.n	80035bc <determine_turn_opcode+0x48>
 80035b8:	2352      	movs	r3, #82	@ 0x52
 80035ba:	e000      	b.n	80035be <determine_turn_opcode+0x4a>
 80035bc:	234c      	movs	r3, #76	@ 0x4c
}
 80035be:	4618      	mov	r0, r3
 80035c0:	370c      	adds	r7, #12
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr
	...

080035cc <command_display_code>:

static char command_display_code(const Command *cmd)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b084      	sub	sp, #16
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  if (cmd == NULL) {
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d101      	bne.n	80035de <command_display_code+0x12>
    return 0;
 80035da:	2300      	movs	r3, #0
 80035dc:	e066      	b.n	80036ac <command_display_code+0xe0>
  }

  switch (cmd->opType) {
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	781b      	ldrb	r3, [r3, #0]
 80035e2:	3b01      	subs	r3, #1
 80035e4:	2b05      	cmp	r3, #5
 80035e6:	d84b      	bhi.n	8003680 <command_display_code+0xb4>
 80035e8:	a201      	add	r2, pc, #4	@ (adr r2, 80035f0 <command_display_code+0x24>)
 80035ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035ee:	bf00      	nop
 80035f0:	08003617 	.word	0x08003617
 80035f4:	0800360d 	.word	0x0800360d
 80035f8:	08003609 	.word	0x08003609
 80035fc:	08003675 	.word	0x08003675
 8003600:	08003679 	.word	0x08003679
 8003604:	0800367d 	.word	0x0800367d
    case COMMAND_OP_STOP:
      return CMD_FULL_STOP;
 8003608:	2353      	movs	r3, #83	@ 0x53
 800360a:	e04f      	b.n	80036ac <command_display_code+0xe0>

    case COMMAND_OP_TURN:
      return determine_turn_opcode(cmd);
 800360c:	6878      	ldr	r0, [r7, #4]
 800360e:	f7ff ffb1 	bl	8003574 <determine_turn_opcode>
 8003612:	4603      	mov	r3, r0
 8003614:	e04a      	b.n	80036ac <command_display_code+0xe0>

    case COMMAND_OP_DRIVE:
      switch (cmd->distType) {
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	7b1b      	ldrb	r3, [r3, #12]
 800361a:	2b05      	cmp	r3, #5
 800361c:	d828      	bhi.n	8003670 <command_display_code+0xa4>
 800361e:	a201      	add	r2, pc, #4	@ (adr r2, 8003624 <command_display_code+0x58>)
 8003620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003624:	0800363d 	.word	0x0800363d
 8003628:	0800364f 	.word	0x0800364f
 800362c:	08003661 	.word	0x08003661
 8003630:	08003665 	.word	0x08003665
 8003634:	08003669 	.word	0x08003669
 8003638:	0800366d 	.word	0x0800366d
        case COMMAND_DIST_TARGET:
          return (cmd->dir < 0) ? CMD_BACKWARD_DIST_TARGET : CMD_FORWARD_DIST_TARGET;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8003642:	2b00      	cmp	r3, #0
 8003644:	da01      	bge.n	800364a <command_display_code+0x7e>
 8003646:	2374      	movs	r3, #116	@ 0x74
 8003648:	e030      	b.n	80036ac <command_display_code+0xe0>
 800364a:	2354      	movs	r3, #84	@ 0x54
 800364c:	e02e      	b.n	80036ac <command_display_code+0xe0>
        case COMMAND_DIST_STOP_AWAY:
          return (cmd->dir < 0) ? CMD_BACKWARD_DIST_AWAY : CMD_FORWARD_DIST_AWAY;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8003654:	2b00      	cmp	r3, #0
 8003656:	da01      	bge.n	800365c <command_display_code+0x90>
 8003658:	2377      	movs	r3, #119	@ 0x77
 800365a:	e027      	b.n	80036ac <command_display_code+0xe0>
 800365c:	2357      	movs	r3, #87	@ 0x57
 800365e:	e025      	b.n	80036ac <command_display_code+0xe0>
        case COMMAND_DIST_STOP_L:
          return CMD_FORWARD_DIST_L;
 8003660:	234c      	movs	r3, #76	@ 0x4c
 8003662:	e023      	b.n	80036ac <command_display_code+0xe0>
        case COMMAND_DIST_STOP_R:
          return CMD_FORWARD_DIST_R;
 8003664:	2352      	movs	r3, #82	@ 0x52
 8003666:	e021      	b.n	80036ac <command_display_code+0xe0>
        case COMMAND_DIST_STOP_L_LESS:
          return CMD_BACKWARD_DIST_L;
 8003668:	236c      	movs	r3, #108	@ 0x6c
 800366a:	e01f      	b.n	80036ac <command_display_code+0xe0>
        case COMMAND_DIST_STOP_R_LESS:
          return CMD_BACKWARD_DIST_R;
 800366c:	2372      	movs	r3, #114	@ 0x72
 800366e:	e01d      	b.n	80036ac <command_display_code+0xe0>
        default:
          break;
 8003670:	bf00      	nop
      }
      break;
 8003672:	e006      	b.n	8003682 <command_display_code+0xb6>

    case COMMAND_OP_INFO_DIST:
      return CMD_INFO_DIST;
 8003674:	2344      	movs	r3, #68	@ 0x44
 8003676:	e019      	b.n	80036ac <command_display_code+0xe0>

    case COMMAND_OP_INFO_MARKER:
      return CMD_INFO_MARKER;
 8003678:	234d      	movs	r3, #77	@ 0x4d
 800367a:	e017      	b.n	80036ac <command_display_code+0xe0>

    case COMMAND_OP_IMU_CALIBRATE:
      return 'C';
 800367c:	2343      	movs	r3, #67	@ 0x43
 800367e:	e015      	b.n	80036ac <command_display_code+0xe0>

    case COMMAND_OP_INVALID:
    default:
      break;
 8003680:	bf00      	nop
  }

  if (cmd->str && cmd->str_size > 0U) {
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	691b      	ldr	r3, [r3, #16]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d00f      	beq.n	80036aa <command_display_code+0xde>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	7d1b      	ldrb	r3, [r3, #20]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d00b      	beq.n	80036aa <command_display_code+0xde>
    char flag = (char)cmd->str[0];
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	691b      	ldr	r3, [r3, #16]
 8003696:	781b      	ldrb	r3, [r3, #0]
 8003698:	73fb      	strb	r3, [r7, #15]
    if (flag != '\0' && flag != CMD_END) {
 800369a:	7bfb      	ldrb	r3, [r7, #15]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d004      	beq.n	80036aa <command_display_code+0xde>
 80036a0:	7bfb      	ldrb	r3, [r7, #15]
 80036a2:	2b0a      	cmp	r3, #10
 80036a4:	d001      	beq.n	80036aa <command_display_code+0xde>
      return flag;
 80036a6:	7bfb      	ldrb	r3, [r7, #15]
 80036a8:	e000      	b.n	80036ac <command_display_code+0xe0>
    }
  }

  return 0;
 80036aa:	2300      	movs	r3, #0
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	3710      	adds	r7, #16
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}

080036b4 <execute_command>:

static void execute_command(Command *cmd)
{
 80036b4:	b590      	push	{r4, r7, lr}
 80036b6:	b08f      	sub	sp, #60	@ 0x3c
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  if (cmd == NULL) {
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	f000 817a 	beq.w	80039b8 <execute_command+0x304>
    return;
  }

  char display_code = command_display_code(cmd);
 80036c4:	6878      	ldr	r0, [r7, #4]
 80036c6:	f7ff ff81 	bl	80035cc <command_display_code>
 80036ca:	4603      	mov	r3, r0
 80036cc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  g_current_instr = display_code;
 80036d0:	4abb      	ldr	r2, [pc, #748]	@ (80039c0 <execute_command+0x30c>)
 80036d2:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80036d6:	7013      	strb	r3, [r2, #0]

  switch (cmd->opType) {
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	781b      	ldrb	r3, [r3, #0]
 80036dc:	3b01      	subs	r3, #1
 80036de:	2b05      	cmp	r3, #5
 80036e0:	f200 8156 	bhi.w	8003990 <execute_command+0x2dc>
 80036e4:	a201      	add	r2, pc, #4	@ (adr r2, 80036ec <execute_command+0x38>)
 80036e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036ea:	bf00      	nop
 80036ec:	08003787 	.word	0x08003787
 80036f0:	0800370f 	.word	0x0800370f
 80036f4:	08003705 	.word	0x08003705
 80036f8:	08003991 	.word	0x08003991
 80036fc:	08003991 	.word	0x08003991
 8003700:	0800393b 	.word	0x0800393b
    case COMMAND_OP_STOP:
      move_abort();
 8003704:	f000 fcfe 	bl	8004104 <move_abort>
      motor_stop();
 8003708:	f000 fbe6 	bl	8003ed8 <motor_stop>
      break;
 800370c:	e147      	b.n	800399e <execute_command+0x2ea>

    case COMMAND_OP_TURN:
    {
      char turn_opcode = determine_turn_opcode(cmd);
 800370e:	6878      	ldr	r0, [r7, #4]
 8003710:	f7ff ff30 	bl	8003574 <determine_turn_opcode>
 8003714:	4603      	mov	r3, r0
 8003716:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      float angle_deg = fabsf(cmd->val);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	edd3 7a02 	vldr	s15, [r3, #8]
 8003720:	eef0 7ae7 	vabs.f32	s15, s15
 8003724:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
      if (angle_deg <= 0.0f) {
 8003728:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800372c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003730:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003734:	d806      	bhi.n	8003744 <execute_command+0x90>
        angle_deg = fabsf(cmd->angleToSteer);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	edd3 7a01 	vldr	s15, [r3, #4]
 800373c:	eef0 7ae7 	vabs.f32	s15, s15
 8003740:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
      }
      if (angle_deg <= 0.0f) {
 8003744:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003748:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800374c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003750:	d801      	bhi.n	8003756 <execute_command+0xa2>
        angle_deg = 90.0f;
 8003752:	4b9c      	ldr	r3, [pc, #624]	@ (80039c4 <execute_command+0x310>)
 8003754:	637b      	str	r3, [r7, #52]	@ 0x34
      }

      move_turn(turn_opcode, angle_deg);
 8003756:	f897 4027 	ldrb.w	r4, [r7, #39]	@ 0x27
 800375a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800375c:	f7fc ff04 	bl	8000568 <__aeabi_f2d>
 8003760:	4602      	mov	r2, r0
 8003762:	460b      	mov	r3, r1
 8003764:	ec43 2b10 	vmov	d0, r2, r3
 8003768:	4620      	mov	r0, r4
 800376a:	f000 fdaf 	bl	80042cc <move_turn>
      wait_for_motion_completion();
 800376e:	f7ff fef1 	bl	8003554 <wait_for_motion_completion>
      control_set_target_ticks_per_dt(0, 0);
 8003772:	2100      	movs	r1, #0
 8003774:	2000      	movs	r0, #0
 8003776:	f7fe fa19 	bl	8001bac <control_set_target_ticks_per_dt>
      motor_brake_ms(50);
 800377a:	2032      	movs	r0, #50	@ 0x32
 800377c:	f000 fbc8 	bl	8003f10 <motor_brake_ms>
      motor_stop();
 8003780:	f000 fbaa 	bl	8003ed8 <motor_stop>
      break;
 8003784:	e10b      	b.n	800399e <execute_command+0x2ea>
    }

    case COMMAND_OP_DRIVE:
      if (cmd->distType == COMMAND_DIST_TARGET) {
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	7b1b      	ldrb	r3, [r3, #12]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d129      	bne.n	80037e2 <execute_command+0x12e>
        float distance_cm = fabsf(cmd->val);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	edd3 7a02 	vldr	s15, [r3, #8]
 8003794:	eef0 7ae7 	vabs.f32	s15, s15
 8003798:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
        if (distance_cm <= 0.0f) {
 800379c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80037a0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80037a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037a8:	f240 80f4 	bls.w	8003994 <execute_command+0x2e0>
          break;
        }

        if (cmd->dir < 0) {
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	da05      	bge.n	80037c2 <execute_command+0x10e>
          distance_cm = -distance_cm;
 80037b6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80037ba:	eef1 7a67 	vneg.f32	s15, s15
 80037be:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
        }

        move_start_straight(distance_cm);
 80037c2:	ed97 0a0c 	vldr	s0, [r7, #48]	@ 0x30
 80037c6:	f000 fcc5 	bl	8004154 <move_start_straight>
        wait_for_motion_completion();
 80037ca:	f7ff fec3 	bl	8003554 <wait_for_motion_completion>
        control_set_target_ticks_per_dt(0, 0);
 80037ce:	2100      	movs	r1, #0
 80037d0:	2000      	movs	r0, #0
 80037d2:	f7fe f9eb 	bl	8001bac <control_set_target_ticks_per_dt>
        motor_brake_ms(50);
 80037d6:	2032      	movs	r0, #50	@ 0x32
 80037d8:	f000 fb9a 	bl	8003f10 <motor_brake_ms>
        motor_stop();
 80037dc:	f000 fb7c 	bl	8003ed8 <motor_stop>
          control_set_target_ticks_per_dt(0, 0);
          motor_brake_ms(50);
          motor_stop();
        }
      }
      break;
 80037e0:	e0da      	b.n	8003998 <execute_command+0x2e4>
      } else if (cmd->distType == COMMAND_DIST_STOP_AWAY) {
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	7b1b      	ldrb	r3, [r3, #12]
 80037e6:	2b01      	cmp	r3, #1
 80037e8:	f040 80d6 	bne.w	8003998 <execute_command+0x2e4>
        const float forward_distance_cm = fabsf(cmd->val);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	edd3 7a02 	vldr	s15, [r3, #8]
 80037f2:	eef0 7ae7 	vabs.f32	s15, s15
 80037f6:	edc7 7a08 	vstr	s15, [r7, #32]
        if (forward_distance_cm <= 0.0f) {
 80037fa:	edd7 7a08 	vldr	s15, [r7, #32]
 80037fe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003806:	f240 80c9 	bls.w	800399c <execute_command+0x2e8>
        const float stop_threshold_cm = 25.0f;
 800380a:	4b6f      	ldr	r3, [pc, #444]	@ (80039c8 <execute_command+0x314>)
 800380c:	61fb      	str	r3, [r7, #28]
        move_start_straight(forward_distance_cm);
 800380e:	ed97 0a08 	vldr	s0, [r7, #32]
 8003812:	f000 fc9f 	bl	8004154 <move_start_straight>
        uint8_t consecutive_close = 0U;
 8003816:	2300      	movs	r3, #0
 8003818:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        uint8_t obstacle_stopped = 0U;
 800381c:	2300      	movs	r3, #0
 800381e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
        while (move_is_active()) {
 8003822:	e03b      	b.n	800389c <execute_command+0x1e8>
          osDelay(10);
 8003824:	200a      	movs	r0, #10
 8003826:	f007 fca1 	bl	800b16c <osDelay>
          process_serial_input();
 800382a:	f7ff fe3f 	bl	80034ac <process_serial_input>
          ultrasonic_trigger();
 800382e:	f001 fced 	bl	800520c <ultrasonic_trigger>
          osDelay(50);
 8003832:	2032      	movs	r0, #50	@ 0x32
 8003834:	f007 fc9a 	bl	800b16c <osDelay>
          float sensed = ultrasonic_get_distance_cm();
 8003838:	f001 fd54 	bl	80052e4 <ultrasonic_get_distance_cm>
 800383c:	ed87 0a06 	vstr	s0, [r7, #24]
          if (sensed > 0.0f && sensed < stop_threshold_cm) {
 8003840:	edd7 7a06 	vldr	s15, [r7, #24]
 8003844:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003848:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800384c:	dd23      	ble.n	8003896 <execute_command+0x1e2>
 800384e:	ed97 7a06 	vldr	s14, [r7, #24]
 8003852:	edd7 7a07 	vldr	s15, [r7, #28]
 8003856:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800385a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800385e:	d51a      	bpl.n	8003896 <execute_command+0x1e2>
            consecutive_close++;
 8003860:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003864:	3301      	adds	r3, #1
 8003866:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            if (consecutive_close >= 2U) {
 800386a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800386e:	2b01      	cmp	r3, #1
 8003870:	d914      	bls.n	800389c <execute_command+0x1e8>
              move_abort();
 8003872:	f000 fc47 	bl	8004104 <move_abort>
              Servo_Center(&global_steer);
 8003876:	4855      	ldr	r0, [pc, #340]	@ (80039cc <execute_command+0x318>)
 8003878:	f7fe fcd8 	bl	800222c <Servo_Center>
              osDelay(50);
 800387c:	2032      	movs	r0, #50	@ 0x32
 800387e:	f007 fc75 	bl	800b16c <osDelay>
              control_set_target_ticks_per_dt(0, 0);
 8003882:	2100      	movs	r1, #0
 8003884:	2000      	movs	r0, #0
 8003886:	f7fe f991 	bl	8001bac <control_set_target_ticks_per_dt>
              motor_stop();
 800388a:	f000 fb25 	bl	8003ed8 <motor_stop>
              obstacle_stopped = 1U;
 800388e:	2301      	movs	r3, #1
 8003890:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
              break;
 8003894:	e007      	b.n	80038a6 <execute_command+0x1f2>
            consecutive_close = 0U;
 8003896:	2300      	movs	r3, #0
 8003898:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        while (move_is_active()) {
 800389c:	f000 fc26 	bl	80040ec <move_is_active>
 80038a0:	4603      	mov	r3, r0
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d1be      	bne.n	8003824 <execute_command+0x170>
        if (!obstacle_stopped) {
 80038a6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d10b      	bne.n	80038c6 <execute_command+0x212>
          wait_for_motion_completion();
 80038ae:	f7ff fe51 	bl	8003554 <wait_for_motion_completion>
          control_set_target_ticks_per_dt(0, 0);
 80038b2:	2100      	movs	r1, #0
 80038b4:	2000      	movs	r0, #0
 80038b6:	f7fe f979 	bl	8001bac <control_set_target_ticks_per_dt>
          motor_brake_ms(50);
 80038ba:	2032      	movs	r0, #50	@ 0x32
 80038bc:	f000 fb28 	bl	8003f10 <motor_brake_ms>
          motor_stop();
 80038c0:	f000 fb0a 	bl	8003ed8 <motor_stop>
      break;
 80038c4:	e068      	b.n	8003998 <execute_command+0x2e4>
          const uint32_t reverse_timeout_ms = 4000U;
 80038c6:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 80038ca:	617b      	str	r3, [r7, #20]
          const int32_t reverse_ticks = -3;
 80038cc:	f06f 0302 	mvn.w	r3, #2
 80038d0:	613b      	str	r3, [r7, #16]
          uint32_t reverse_start_ms = HAL_GetTick();
 80038d2:	f002 fb85 	bl	8005fe0 <HAL_GetTick>
 80038d6:	60f8      	str	r0, [r7, #12]
          control_set_target_ticks_per_dt(reverse_ticks, reverse_ticks);
 80038d8:	6939      	ldr	r1, [r7, #16]
 80038da:	6938      	ldr	r0, [r7, #16]
 80038dc:	f7fe f966 	bl	8001bac <control_set_target_ticks_per_dt>
            osDelay(60);
 80038e0:	203c      	movs	r0, #60	@ 0x3c
 80038e2:	f007 fc43 	bl	800b16c <osDelay>
            process_serial_input();
 80038e6:	f7ff fde1 	bl	80034ac <process_serial_input>
            ultrasonic_trigger();
 80038ea:	f001 fc8f 	bl	800520c <ultrasonic_trigger>
            osDelay(50);
 80038ee:	2032      	movs	r0, #50	@ 0x32
 80038f0:	f007 fc3c 	bl	800b16c <osDelay>
            float sensed = ultrasonic_get_distance_cm();
 80038f4:	f001 fcf6 	bl	80052e4 <ultrasonic_get_distance_cm>
 80038f8:	ed87 0a02 	vstr	s0, [r7, #8]
            if (sensed > stop_threshold_cm) {
 80038fc:	ed97 7a02 	vldr	s14, [r7, #8]
 8003900:	edd7 7a07 	vldr	s15, [r7, #28]
 8003904:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003908:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800390c:	dc08      	bgt.n	8003920 <execute_command+0x26c>
            if ((HAL_GetTick() - reverse_start_ms) > reverse_timeout_ms) {
 800390e:	f002 fb67 	bl	8005fe0 <HAL_GetTick>
 8003912:	4602      	mov	r2, r0
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	1ad3      	subs	r3, r2, r3
 8003918:	697a      	ldr	r2, [r7, #20]
 800391a:	429a      	cmp	r2, r3
 800391c:	d302      	bcc.n	8003924 <execute_command+0x270>
          while (1) {
 800391e:	e7df      	b.n	80038e0 <execute_command+0x22c>
              break;
 8003920:	bf00      	nop
 8003922:	e000      	b.n	8003926 <execute_command+0x272>
              break;
 8003924:	bf00      	nop
          control_set_target_ticks_per_dt(0, 0);
 8003926:	2100      	movs	r1, #0
 8003928:	2000      	movs	r0, #0
 800392a:	f7fe f93f 	bl	8001bac <control_set_target_ticks_per_dt>
          motor_brake_ms(50);
 800392e:	2032      	movs	r0, #50	@ 0x32
 8003930:	f000 faee 	bl	8003f10 <motor_brake_ms>
          motor_stop();
 8003934:	f000 fad0 	bl	8003ed8 <motor_stop>
      break;
 8003938:	e02e      	b.n	8003998 <execute_command+0x2e4>

    case COMMAND_OP_IMU_CALIBRATE:
    {
      move_abort();
 800393a:	f000 fbe3 	bl	8004104 <move_abort>
      control_set_target_ticks_per_dt(0, 0);
 800393e:	2100      	movs	r1, #0
 8003940:	2000      	movs	r0, #0
 8003942:	f7fe f933 	bl	8001bac <control_set_target_ticks_per_dt>
      motor_brake_ms(50);
 8003946:	2032      	movs	r0, #50	@ 0x32
 8003948:	f000 fae2 	bl	8003f10 <motor_brake_ms>
      motor_stop();
 800394c:	f000 fac4 	bl	8003ed8 <motor_stop>
      Servo_Center(&global_steer);
 8003950:	481e      	ldr	r0, [pc, #120]	@ (80039cc <execute_command+0x318>)
 8003952:	f7fe fc6b 	bl	800222c <Servo_Center>

      g_is_calibrating = 1U;
 8003956:	4b1e      	ldr	r3, [pc, #120]	@ (80039d0 <execute_command+0x31c>)
 8003958:	2201      	movs	r2, #1
 800395a:	701a      	strb	r2, [r3, #0]
      osDelay(100);
 800395c:	2064      	movs	r0, #100	@ 0x64
 800395e:	f007 fc05 	bl	800b16c <osDelay>

      const int sample_count = 2000; // ~4 seconds @ 2 ms per sample
 8003962:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8003966:	62bb      	str	r3, [r7, #40]	@ 0x28
      imu_calibrate_bias_blocking(sample_count);
 8003968:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800396a:	f7fe fb91 	bl	8002090 <imu_calibrate_bias_blocking>
      imu_zero_yaw();
 800396e:	f7fe fbd7 	bl	8002120 <imu_zero_yaw>

      g_is_calibrating = 0U;
 8003972:	4b17      	ldr	r3, [pc, #92]	@ (80039d0 <execute_command+0x31c>)
 8003974:	2200      	movs	r2, #0
 8003976:	701a      	strb	r2, [r3, #0]
      g_gyro_log.yaw_unwrapped_deg = 0.0f;
 8003978:	4b16      	ldr	r3, [pc, #88]	@ (80039d4 <execute_command+0x320>)
 800397a:	f04f 0200 	mov.w	r2, #0
 800397e:	605a      	str	r2, [r3, #4]
      g_gyro_log.prev_yaw_deg = 0.0f;
 8003980:	4b14      	ldr	r3, [pc, #80]	@ (80039d4 <execute_command+0x320>)
 8003982:	f04f 0200 	mov.w	r2, #0
 8003986:	609a      	str	r2, [r3, #8]
      g_gyro_log.have_prev_sample = 0U;
 8003988:	4b12      	ldr	r3, [pc, #72]	@ (80039d4 <execute_command+0x320>)
 800398a:	2200      	movs	r2, #0
 800398c:	701a      	strb	r2, [r3, #0]
      break;
 800398e:	e006      	b.n	800399e <execute_command+0x2ea>

    case COMMAND_OP_INFO_DIST:
    case COMMAND_OP_INFO_MARKER:
    case COMMAND_OP_INVALID:
    default:
      break;
 8003990:	bf00      	nop
 8003992:	e004      	b.n	800399e <execute_command+0x2ea>
          break;
 8003994:	bf00      	nop
 8003996:	e002      	b.n	800399e <execute_command+0x2ea>
      break;
 8003998:	bf00      	nop
 800399a:	e000      	b.n	800399e <execute_command+0x2ea>
          break;
 800399c:	bf00      	nop
  }

  g_current_instr = 0;
 800399e:	4b08      	ldr	r3, [pc, #32]	@ (80039c0 <execute_command+0x30c>)
 80039a0:	2200      	movs	r2, #0
 80039a2:	701a      	strb	r2, [r3, #0]
  Servo_Center(&global_steer);
 80039a4:	4809      	ldr	r0, [pc, #36]	@ (80039cc <execute_command+0x318>)
 80039a6:	f7fe fc41 	bl	800222c <Servo_Center>
  control_set_target_ticks_per_dt(0, 0);
 80039aa:	2100      	movs	r1, #0
 80039ac:	2000      	movs	r0, #0
 80039ae:	f7fe f8fd 	bl	8001bac <control_set_target_ticks_per_dt>
  motor_stop();
 80039b2:	f000 fa91 	bl	8003ed8 <motor_stop>
 80039b6:	e000      	b.n	80039ba <execute_command+0x306>
    return;
 80039b8:	bf00      	nop
}
 80039ba:	373c      	adds	r7, #60	@ 0x3c
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd90      	pop	{r4, r7, pc}
 80039c0:	2000061c 	.word	0x2000061c
 80039c4:	42b40000 	.word	0x42b40000
 80039c8:	41c80000 	.word	0x41c80000
 80039cc:	20000604 	.word	0x20000604
 80039d0:	2000061d 	.word	0x2000061d
 80039d4:	20000774 	.word	0x20000774

080039d8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b084      	sub	sp, #16
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  configure_servo_for_motion();
 80039e0:	f7fe fd3e 	bl	8002460 <configure_servo_for_motion>
  reset_motion_state();
 80039e4:	f7fe fdd4 	bl	8002590 <reset_motion_state>

  perform_initial_calibration();
 80039e8:	f7fe fd7e 	bl	80024e8 <perform_initial_calibration>

  uint8_t prev_button_state = user_is_pressed();
 80039ec:	f002 fa58 	bl	8005ea0 <user_is_pressed>
 80039f0:	4603      	mov	r3, r0
 80039f2:	73fb      	strb	r3, [r7, #15]
  uint8_t run_plan_pending = 0U;
 80039f4:	2300      	movs	r3, #0
 80039f6:	73bb      	strb	r3, [r7, #14]
  uint8_t did_initial_calibration = 1U;
 80039f8:	2301      	movs	r3, #1
 80039fa:	737b      	strb	r3, [r7, #13]

  for(;;) {
    process_serial_input();
 80039fc:	f7ff fd56 	bl	80034ac <process_serial_input>

    uint8_t button_state = user_is_pressed();
 8003a00:	f002 fa4e 	bl	8005ea0 <user_is_pressed>
 8003a04:	4603      	mov	r3, r0
 8003a06:	733b      	strb	r3, [r7, #12]
    if (!prev_button_state && button_state) {
 8003a08:	7bfb      	ldrb	r3, [r7, #15]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d104      	bne.n	8003a18 <StartDefaultTask+0x40>
 8003a0e:	7b3b      	ldrb	r3, [r7, #12]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d001      	beq.n	8003a18 <StartDefaultTask+0x40>
      run_plan_pending = 1U;
 8003a14:	2301      	movs	r3, #1
 8003a16:	73bb      	strb	r3, [r7, #14]
    }
    prev_button_state = button_state;
 8003a18:	7b3b      	ldrb	r3, [r7, #12]
 8003a1a:	73fb      	strb	r3, [r7, #15]

    if (run_plan_pending && !move_is_active()) {
 8003a1c:	7bbb      	ldrb	r3, [r7, #14]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d014      	beq.n	8003a4c <StartDefaultTask+0x74>
 8003a22:	f000 fb63 	bl	80040ec <move_is_active>
 8003a26:	4603      	mov	r3, r0
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d10f      	bne.n	8003a4c <StartDefaultTask+0x74>
      if (!did_initial_calibration) {
 8003a2c:	7b7b      	ldrb	r3, [r7, #13]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d105      	bne.n	8003a3e <StartDefaultTask+0x66>
        perform_initial_calibration();
 8003a32:	f7fe fd59 	bl	80024e8 <perform_initial_calibration>
        reset_motion_state();
 8003a36:	f7fe fdab 	bl	8002590 <reset_motion_state>
        did_initial_calibration = 1U;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	737b      	strb	r3, [r7, #13]
      }

      run_instruction_plan();
 8003a3e:	f7fe fdbb 	bl	80025b8 <run_instruction_plan>
      reset_motion_state();
 8003a42:	f7fe fda5 	bl	8002590 <reset_motion_state>
      run_plan_pending = 0U;
 8003a46:	2300      	movs	r3, #0
 8003a48:	73bb      	strb	r3, [r7, #14]
      continue;
 8003a4a:	e02c      	b.n	8003aa6 <StartDefaultTask+0xce>
    }

    if (move_is_active()) {
 8003a4c:	f000 fb4e 	bl	80040ec <move_is_active>
 8003a50:	4603      	mov	r3, r0
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d003      	beq.n	8003a5e <StartDefaultTask+0x86>
      osDelay(5);
 8003a56:	2005      	movs	r0, #5
 8003a58:	f007 fb88 	bl	800b16c <osDelay>
      continue;
 8003a5c:	e023      	b.n	8003aa6 <StartDefaultTask+0xce>
    }

    Command *cmd = commands_pop();
 8003a5e:	f7fd ff19 	bl	8001894 <commands_pop>
 8003a62:	60b8      	str	r0, [r7, #8]
    if (cmd == NULL) {
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d103      	bne.n	8003a72 <StartDefaultTask+0x9a>
      osDelay(5);
 8003a6a:	2005      	movs	r0, #5
 8003a6c:	f007 fb7e 	bl	800b16c <osDelay>
      continue;
 8003a70:	e019      	b.n	8003aa6 <StartDefaultTask+0xce>
    }

    if (!g_uart_initial_calibration_done) {
 8003a72:	4b0d      	ldr	r3, [pc, #52]	@ (8003aa8 <StartDefaultTask+0xd0>)
 8003a74:	781b      	ldrb	r3, [r3, #0]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d106      	bne.n	8003a88 <StartDefaultTask+0xb0>
      g_uart_initial_calibration_done = 1U;
 8003a7a:	4b0b      	ldr	r3, [pc, #44]	@ (8003aa8 <StartDefaultTask+0xd0>)
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	701a      	strb	r2, [r3, #0]
      perform_first_uart_calibration();
 8003a80:	f7fe fd58 	bl	8002534 <perform_first_uart_calibration>
      process_serial_input();
 8003a84:	f7ff fd12 	bl	80034ac <process_serial_input>
    }

    execute_command(cmd);
 8003a88:	68b8      	ldr	r0, [r7, #8]
 8003a8a:	f7ff fe13 	bl	80036b4 <execute_command>
    osDelay(5);
 8003a8e:	2005      	movs	r0, #5
 8003a90:	f007 fb6c 	bl	800b16c <osDelay>
    commands_end(&huart3, cmd);
 8003a94:	68b9      	ldr	r1, [r7, #8]
 8003a96:	4805      	ldr	r0, [pc, #20]	@ (8003aac <StartDefaultTask+0xd4>)
 8003a98:	f7fd ff1e 	bl	80018d8 <commands_end>
    process_serial_input();
 8003a9c:	f7ff fd06 	bl	80034ac <process_serial_input>
    osDelay(5);
 8003aa0:	2005      	movs	r0, #5
 8003aa2:	f007 fb63 	bl	800b16c <osDelay>
  for(;;) {
 8003aa6:	e7a9      	b.n	80039fc <StartDefaultTask+0x24>
 8003aa8:	2000061e 	.word	0x2000061e
 8003aac:	200005ac 	.word	0x200005ac

08003ab0 <control_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_control_task */
void control_task(void *argument)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b082      	sub	sp, #8
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN control_task */
  for(;;) {
    if (control_is_due()) {
 8003ab8:	f7fe f816 	bl	8001ae8 <control_is_due>
 8003abc:	4603      	mov	r3, r0
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d005      	beq.n	8003ace <control_task+0x1e>
      control_step();
 8003ac2:	f7fe f8fd 	bl	8001cc0 <control_step>
      move_tick_100Hz();
 8003ac6:	f000 fccd 	bl	8004464 <move_tick_100Hz>
      control_clear_due();
 8003aca:	f7fe f819 	bl	8001b00 <control_clear_due>
    }
    osDelay(1);
 8003ace:	2001      	movs	r0, #1
 8003ad0:	f007 fb4c 	bl	800b16c <osDelay>
    if (control_is_due()) {
 8003ad4:	e7f0      	b.n	8003ab8 <control_task+0x8>
	...

08003ad8 <oled_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_oled_task */
void oled_task(void *argument)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b092      	sub	sp, #72	@ 0x48
 8003adc:	af02      	add	r7, sp, #8
 8003ade:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN oled_task */
  // Update OLED at ~5 Hz; initialize static layout once, then update dynamic values only
  uint32_t last_tick = HAL_GetTick();
 8003ae0:	f002 fa7e 	bl	8005fe0 <HAL_GetTick>
 8003ae4:	63f8      	str	r0, [r7, #60]	@ 0x3c
  uint8_t showing_results = 0U;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

  oled_draw_default_layout();
 8003aec:	f7ff fb5a 	bl	80031a4 <oled_draw_default_layout>

  for(;;)
  {
    uint8_t show_results = g_show_results;
 8003af0:	4b60      	ldr	r3, [pc, #384]	@ (8003c74 <oled_task+0x19c>)
 8003af2:	781b      	ldrb	r3, [r3, #0]
 8003af4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (show_results) {
 8003af8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d016      	beq.n	8003b2e <oled_task+0x56>
      if (!showing_results) {
 8003b00:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d10e      	bne.n	8003b26 <oled_task+0x4e>
        oled_show_avg_screen(g_left_avg_rate, g_right_avg_rate);
 8003b08:	4b5b      	ldr	r3, [pc, #364]	@ (8003c78 <oled_task+0x1a0>)
 8003b0a:	edd3 7a00 	vldr	s15, [r3]
 8003b0e:	4b5b      	ldr	r3, [pc, #364]	@ (8003c7c <oled_task+0x1a4>)
 8003b10:	ed93 7a00 	vldr	s14, [r3]
 8003b14:	eef0 0a47 	vmov.f32	s1, s14
 8003b18:	eeb0 0a67 	vmov.f32	s0, s15
 8003b1c:	f7ff fbbe 	bl	800329c <oled_show_avg_screen>
        showing_results = 1U;
 8003b20:	2301      	movs	r3, #1
 8003b22:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
      }
      osDelay(50);
 8003b26:	2032      	movs	r0, #50	@ 0x32
 8003b28:	f007 fb20 	bl	800b16c <osDelay>
      continue;
 8003b2c:	e0a1      	b.n	8003c72 <oled_task+0x19a>
    } else if (showing_results) {
 8003b2e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d007      	beq.n	8003b46 <oled_task+0x6e>
      showing_results = 0U;
 8003b36:	2300      	movs	r3, #0
 8003b38:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
      oled_draw_default_layout();
 8003b3c:	f7ff fb32 	bl	80031a4 <oled_draw_default_layout>
      last_tick = HAL_GetTick();
 8003b40:	f002 fa4e 	bl	8005fe0 <HAL_GetTick>
 8003b44:	63f8      	str	r0, [r7, #60]	@ 0x3c
    }

    uint32_t now = HAL_GetTick();
 8003b46:	f002 fa4b 	bl	8005fe0 <HAL_GetTick>
 8003b4a:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (now - last_tick >= 200) { // Update at 5 Hz
 8003b4c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b50:	1ad3      	subs	r3, r2, r3
 8003b52:	2bc7      	cmp	r3, #199	@ 0xc7
 8003b54:	f240 808a 	bls.w	8003c6c <oled_task+0x194>
      last_tick = now;
 8003b58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b5a:	63fb      	str	r3, [r7, #60]	@ 0x3c

      // --- SENSOR LOGIC ---
      ultrasonic_trigger();
 8003b5c:	f001 fb56 	bl	800520c <ultrasonic_trigger>
      osDelay(50); // Wait for measurement
 8003b60:	2032      	movs	r0, #50	@ 0x32
 8003b62:	f007 fb03 	bl	800b16c <osDelay>
      float distance = ultrasonic_get_distance_cm();
 8003b66:	f001 fbbd 	bl	80052e4 <ultrasonic_get_distance_cm>
 8003b6a:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
      // --- END SENSOR LOGIC ---

      char buf[16];

      int dist10 = (int)(distance * 10.0f + (distance >= 0.0f ? 0.5f : -0.5f));
 8003b6e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003b72:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8003b76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b7a:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8003b7e:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8003b82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b86:	db02      	blt.n	8003b8e <oled_task+0xb6>
 8003b88:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003b8c:	e001      	b.n	8003b92 <oled_task+0xba>
 8003b8e:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8003b92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b96:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003b9a:	ee17 3a90 	vmov	r3, s15
 8003b9e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (dist10 < 0) dist10 = 0;
 8003ba0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	da01      	bge.n	8003baa <oled_task+0xd2>
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	637b      	str	r3, [r7, #52]	@ 0x34
      int dist_int = dist10 / 10;
 8003baa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bac:	4a34      	ldr	r2, [pc, #208]	@ (8003c80 <oled_task+0x1a8>)
 8003bae:	fb82 1203 	smull	r1, r2, r2, r3
 8003bb2:	1092      	asrs	r2, r2, #2
 8003bb4:	17db      	asrs	r3, r3, #31
 8003bb6:	1ad3      	subs	r3, r2, r3
 8003bb8:	627b      	str	r3, [r7, #36]	@ 0x24
      int dist_tenth = dist10 % 10;
 8003bba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003bbc:	4b30      	ldr	r3, [pc, #192]	@ (8003c80 <oled_task+0x1a8>)
 8003bbe:	fb83 1302 	smull	r1, r3, r3, r2
 8003bc2:	1099      	asrs	r1, r3, #2
 8003bc4:	17d3      	asrs	r3, r2, #31
 8003bc6:	1ac9      	subs	r1, r1, r3
 8003bc8:	460b      	mov	r3, r1
 8003bca:	009b      	lsls	r3, r3, #2
 8003bcc:	440b      	add	r3, r1
 8003bce:	005b      	lsls	r3, r3, #1
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	623b      	str	r3, [r7, #32]
      (void)snprintf(buf, sizeof(buf), "%3d.%1d", dist_int, dist_tenth);
 8003bd4:	f107 000c 	add.w	r0, r7, #12
 8003bd8:	6a3b      	ldr	r3, [r7, #32]
 8003bda:	9300      	str	r3, [sp, #0]
 8003bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bde:	4a29      	ldr	r2, [pc, #164]	@ (8003c84 <oled_task+0x1ac>)
 8003be0:	2110      	movs	r1, #16
 8003be2:	f00a fc71 	bl	800e4c8 <sniprintf>
      OLED_ShowString(72, 0, (uint8_t*)"       ");
 8003be6:	4a28      	ldr	r2, [pc, #160]	@ (8003c88 <oled_task+0x1b0>)
 8003be8:	2100      	movs	r1, #0
 8003bea:	2048      	movs	r0, #72	@ 0x48
 8003bec:	f001 f852 	bl	8004c94 <OLED_ShowString>
      OLED_ShowString(72, 0, (uint8_t*)buf);
 8003bf0:	f107 030c 	add.w	r3, r7, #12
 8003bf4:	461a      	mov	r2, r3
 8003bf6:	2100      	movs	r1, #0
 8003bf8:	2048      	movs	r0, #72	@ 0x48
 8003bfa:	f001 f84b 	bl	8004c94 <OLED_ShowString>

      uint8_t rx_valid = g_uart_char_valid;
 8003bfe:	4b23      	ldr	r3, [pc, #140]	@ (8003c8c <oled_task+0x1b4>)
 8003c00:	781b      	ldrb	r3, [r3, #0]
 8003c02:	77fb      	strb	r3, [r7, #31]
      uint8_t rx_char = g_uart_last_char;
 8003c04:	4b22      	ldr	r3, [pc, #136]	@ (8003c90 <oled_task+0x1b8>)
 8003c06:	781b      	ldrb	r3, [r3, #0]
 8003c08:	77bb      	strb	r3, [r7, #30]
      if (rx_valid) {
 8003c0a:	7ffb      	ldrb	r3, [r7, #31]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d00d      	beq.n	8003c2c <oled_task+0x154>
        OLED_ShowString(72, 24, (uint8_t*)"   ");
 8003c10:	4a20      	ldr	r2, [pc, #128]	@ (8003c94 <oled_task+0x1bc>)
 8003c12:	2118      	movs	r1, #24
 8003c14:	2048      	movs	r0, #72	@ 0x48
 8003c16:	f001 f83d 	bl	8004c94 <OLED_ShowString>
        OLED_ShowChar(72, 24, (char)rx_char, 12, 1);
 8003c1a:	7fba      	ldrb	r2, [r7, #30]
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	9300      	str	r3, [sp, #0]
 8003c20:	230c      	movs	r3, #12
 8003c22:	2118      	movs	r1, #24
 8003c24:	2048      	movs	r0, #72	@ 0x48
 8003c26:	f000 ffc3 	bl	8004bb0 <OLED_ShowChar>
 8003c2a:	e004      	b.n	8003c36 <oled_task+0x15e>
      } else {
        OLED_ShowString(72, 24, (uint8_t*)" - ");
 8003c2c:	4a1a      	ldr	r2, [pc, #104]	@ (8003c98 <oled_task+0x1c0>)
 8003c2e:	2118      	movs	r1, #24
 8003c30:	2048      	movs	r0, #72	@ 0x48
 8003c32:	f001 f82f 	bl	8004c94 <OLED_ShowString>
      }

      char cmd_char = g_current_instr;
 8003c36:	4b19      	ldr	r3, [pc, #100]	@ (8003c9c <oled_task+0x1c4>)
 8003c38:	781b      	ldrb	r3, [r3, #0]
 8003c3a:	777b      	strb	r3, [r7, #29]
      if (cmd_char) {
 8003c3c:	7f7b      	ldrb	r3, [r7, #29]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d00d      	beq.n	8003c5e <oled_task+0x186>
        OLED_ShowString(48, 48, (uint8_t*)"   ");
 8003c42:	4a14      	ldr	r2, [pc, #80]	@ (8003c94 <oled_task+0x1bc>)
 8003c44:	2130      	movs	r1, #48	@ 0x30
 8003c46:	2030      	movs	r0, #48	@ 0x30
 8003c48:	f001 f824 	bl	8004c94 <OLED_ShowString>
        OLED_ShowChar(48, 48, cmd_char, 12, 1);
 8003c4c:	7f7a      	ldrb	r2, [r7, #29]
 8003c4e:	2301      	movs	r3, #1
 8003c50:	9300      	str	r3, [sp, #0]
 8003c52:	230c      	movs	r3, #12
 8003c54:	2130      	movs	r1, #48	@ 0x30
 8003c56:	2030      	movs	r0, #48	@ 0x30
 8003c58:	f000 ffaa 	bl	8004bb0 <OLED_ShowChar>
 8003c5c:	e004      	b.n	8003c68 <oled_task+0x190>
      } else {
        OLED_ShowString(48, 48, (uint8_t*)" - ");
 8003c5e:	4a0e      	ldr	r2, [pc, #56]	@ (8003c98 <oled_task+0x1c0>)
 8003c60:	2130      	movs	r1, #48	@ 0x30
 8003c62:	2030      	movs	r0, #48	@ 0x30
 8003c64:	f001 f816 	bl	8004c94 <OLED_ShowString>
      OLED_ShowNumber(16, 48, (uint32_t)(mL < 0 ? -mL : mL), 4, 12);
      OLED_ShowNumber(56, 48, (uint32_t)(mR < 0 ? -mR : mR), 4, 12);
      */

      // Refresh
      OLED_Refresh_Gram();
 8003c68:	f000 fe9c 	bl	80049a4 <OLED_Refresh_Gram>
    }
    osDelay(5);
 8003c6c:	2005      	movs	r0, #5
 8003c6e:	f007 fa7d 	bl	800b16c <osDelay>
  {
 8003c72:	e73d      	b.n	8003af0 <oled_task+0x18>
 8003c74:	20000628 	.word	0x20000628
 8003c78:	20000620 	.word	0x20000620
 8003c7c:	20000624 	.word	0x20000624
 8003c80:	66666667 	.word	0x66666667
 8003c84:	08012014 	.word	0x08012014
 8003c88:	0801201c 	.word	0x0801201c
 8003c8c:	2000062a 	.word	0x2000062a
 8003c90:	20000629 	.word	0x20000629
 8003c94:	08012024 	.word	0x08012024
 8003c98:	08012028 	.word	0x08012028
 8003c9c:	2000061c 	.word	0x2000061c

08003ca0 <uart_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_uart_task */
void uart_task(void *argument)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b086      	sub	sp, #24
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN uart_task */
  (void)argument;

  uint8_t header_sent = 0U;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	75fb      	strb	r3, [r7, #23]
  const uint32_t period_ms = 50U; // TEMP: yaw streaming cadence
 8003cac:	2332      	movs	r3, #50	@ 0x32
 8003cae:	613b      	str	r3, [r7, #16]
  uint32_t last_send_ms = 0U;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	60fb      	str	r3, [r7, #12]

  for(;;)
  {
    process_serial_input();
 8003cb4:	f7ff fbfa 	bl	80034ac <process_serial_input>

    uint32_t now = HAL_GetTick();
 8003cb8:	f002 f992 	bl	8005fe0 <HAL_GetTick>
 8003cbc:	60b8      	str	r0, [r7, #8]
    if (!header_sent)
 8003cbe:	7dfb      	ldrb	r3, [r7, #23]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d106      	bne.n	8003cd2 <uart_task+0x32>
    {
      uart_send_response("#channel init yaw_deg\r\n");
 8003cc4:	4805      	ldr	r0, [pc, #20]	@ (8003cdc <uart_task+0x3c>)
 8003cc6:	f7ff fbbb 	bl	8003440 <uart_send_response>
      header_sent = 1U;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	75fb      	strb	r3, [r7, #23]
      last_send_ms = now;
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	60fb      	str	r3, [r7, #12]
    //   if (len > 0 && len < (int)sizeof(line)) {
    //     uart_send_response(line);
    //   }
    // }

    osDelay(5);
 8003cd2:	2005      	movs	r0, #5
 8003cd4:	f007 fa4a 	bl	800b16c <osDelay>
  {
 8003cd8:	e7ec      	b.n	8003cb4 <uart_task+0x14>
 8003cda:	bf00      	nop
 8003cdc:	0801202c 	.word	0x0801202c

08003ce0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003ce4:	b672      	cpsid	i
}
 8003ce6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003ce8:	bf00      	nop
 8003cea:	e7fd      	b.n	8003ce8 <Error_Handler+0x8>

08003cec <motor_init>:
extern TIM_HandleTypeDef htim9; // Motor B (Right) PWM on PE5, PE6

// --- Constants ---
#define MIN_MOTOR_SPEED_PERCENT 54.0f

void motor_init(void) {
 8003cec:	b580      	push	{r7, lr}
 8003cee:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4); // Motor A IN1 (PB9)
 8003cf0:	210c      	movs	r1, #12
 8003cf2:	480d      	ldr	r0, [pc, #52]	@ (8003d28 <motor_init+0x3c>)
 8003cf4:	f004 fc02 	bl	80084fc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3); // Motor A IN2 (PB8)
 8003cf8:	2108      	movs	r1, #8
 8003cfa:	480b      	ldr	r0, [pc, #44]	@ (8003d28 <motor_init+0x3c>)
 8003cfc:	f004 fbfe 	bl	80084fc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1); // Motor B IN1 (PE5)
 8003d00:	2100      	movs	r1, #0
 8003d02:	480a      	ldr	r0, [pc, #40]	@ (8003d2c <motor_init+0x40>)
 8003d04:	f004 fbfa 	bl	80084fc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2); // Motor B IN2 (PE6)
 8003d08:	2104      	movs	r1, #4
 8003d0a:	4808      	ldr	r0, [pc, #32]	@ (8003d2c <motor_init+0x40>)
 8003d0c:	f004 fbf6 	bl	80084fc <HAL_TIM_PWM_Start>

    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL); // Motor A (Left)
 8003d10:	213c      	movs	r1, #60	@ 0x3c
 8003d12:	4807      	ldr	r0, [pc, #28]	@ (8003d30 <motor_init+0x44>)
 8003d14:	f004 ff90 	bl	8008c38 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL); // Motor B (Right)
 8003d18:	213c      	movs	r1, #60	@ 0x3c
 8003d1a:	4806      	ldr	r0, [pc, #24]	@ (8003d34 <motor_init+0x48>)
 8003d1c:	f004 ff8c 	bl	8008c38 <HAL_TIM_Encoder_Start>

    motor_stop();
 8003d20:	f000 f8da 	bl	8003ed8 <motor_stop>
}
 8003d24:	bf00      	nop
 8003d26:	bd80      	pop	{r7, pc}
 8003d28:	20000444 	.word	0x20000444
 8003d2c:	2000051c 	.word	0x2000051c
 8003d30:	200003b4 	.word	0x200003b4
 8003d34:	200003fc 	.word	0x200003fc

08003d38 <motor_set_speeds>:

void motor_set_speeds(int8_t left_speed_percent, int8_t right_speed_percent) {
 8003d38:	b480      	push	{r7}
 8003d3a:	b089      	sub	sp, #36	@ 0x24
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	4603      	mov	r3, r0
 8003d40:	460a      	mov	r2, r1
 8003d42:	71fb      	strb	r3, [r7, #7]
 8003d44:	4613      	mov	r3, r2
 8003d46:	71bb      	strb	r3, [r7, #6]
    float scaled_speedL;
    float scaled_speedR;
    uint32_t pulseL;
    uint32_t pulseR;

    if (left_speed_percent > 100)  left_speed_percent  = 100;
 8003d48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d4c:	2b64      	cmp	r3, #100	@ 0x64
 8003d4e:	dd01      	ble.n	8003d54 <motor_set_speeds+0x1c>
 8003d50:	2364      	movs	r3, #100	@ 0x64
 8003d52:	71fb      	strb	r3, [r7, #7]
    if (left_speed_percent < -100) left_speed_percent  = -100;
 8003d54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d58:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8003d5c:	da01      	bge.n	8003d62 <motor_set_speeds+0x2a>
 8003d5e:	239c      	movs	r3, #156	@ 0x9c
 8003d60:	71fb      	strb	r3, [r7, #7]
    if (right_speed_percent > 100) right_speed_percent = 100;
 8003d62:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003d66:	2b64      	cmp	r3, #100	@ 0x64
 8003d68:	dd01      	ble.n	8003d6e <motor_set_speeds+0x36>
 8003d6a:	2364      	movs	r3, #100	@ 0x64
 8003d6c:	71bb      	strb	r3, [r7, #6]
    if (right_speed_percent < -100)right_speed_percent = -100;
 8003d6e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003d72:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8003d76:	da01      	bge.n	8003d7c <motor_set_speeds+0x44>
 8003d78:	239c      	movs	r3, #156	@ 0x9c
 8003d7a:	71bb      	strb	r3, [r7, #6]

    // Use each timer's own ARR
    arrL = __HAL_TIM_GET_AUTORELOAD(&htim4); // TIM4 (Left)
 8003d7c:	4b51      	ldr	r3, [pc, #324]	@ (8003ec4 <motor_set_speeds+0x18c>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d82:	61fb      	str	r3, [r7, #28]
    arrR = __HAL_TIM_GET_AUTORELOAD(&htim9); // TIM9 (Right)
 8003d84:	4b50      	ldr	r3, [pc, #320]	@ (8003ec8 <motor_set_speeds+0x190>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d8a:	61bb      	str	r3, [r7, #24]

    // --- Left Motor (TIM4) ---
    if (left_speed_percent == 0) {
 8003d8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d108      	bne.n	8003da6 <motor_set_speeds+0x6e>
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 8003d94:	4b4b      	ldr	r3, [pc, #300]	@ (8003ec4 <motor_set_speeds+0x18c>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 8003d9c:	4b49      	ldr	r3, [pc, #292]	@ (8003ec4 <motor_set_speeds+0x18c>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	2200      	movs	r2, #0
 8003da2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003da4:	e03d      	b.n	8003e22 <motor_set_speeds+0xea>
    } else {
        scaled_speedL = MIN_MOTOR_SPEED_PERCENT + (fabsf((float)left_speed_percent) / 100.0f) * (100.0f - MIN_MOTOR_SPEED_PERCENT);
 8003da6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003daa:	ee07 3a90 	vmov	s15, r3
 8003dae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003db2:	eeb0 7ae7 	vabs.f32	s14, s15
 8003db6:	eddf 6a45 	vldr	s13, [pc, #276]	@ 8003ecc <motor_set_speeds+0x194>
 8003dba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003dbe:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8003ed0 <motor_set_speeds+0x198>
 8003dc2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003dc6:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8003ed4 <motor_set_speeds+0x19c>
 8003dca:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003dce:	edc7 7a05 	vstr	s15, [r7, #20]
        pulseL = (uint32_t)((scaled_speedL * (float)(arrL + 1)) / 100.0f);
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	3301      	adds	r3, #1
 8003dd6:	ee07 3a90 	vmov	s15, r3
 8003dda:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003dde:	edd7 7a05 	vldr	s15, [r7, #20]
 8003de2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003de6:	eddf 6a39 	vldr	s13, [pc, #228]	@ 8003ecc <motor_set_speeds+0x194>
 8003dea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003dee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003df2:	ee17 3a90 	vmov	r3, s15
 8003df6:	613b      	str	r3, [r7, #16]

        if (left_speed_percent > 0) {           // Forward
 8003df8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	dd08      	ble.n	8003e12 <motor_set_speeds+0xda>
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, pulseL); // IN1 = PWM
 8003e00:	4b30      	ldr	r3, [pc, #192]	@ (8003ec4 <motor_set_speeds+0x18c>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	693a      	ldr	r2, [r7, #16]
 8003e06:	641a      	str	r2, [r3, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);      // IN2 = 0
 8003e08:	4b2e      	ldr	r3, [pc, #184]	@ (8003ec4 <motor_set_speeds+0x18c>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003e10:	e007      	b.n	8003e22 <motor_set_speeds+0xea>
        } else {                                  // Reverse
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);      // IN1 = 0
 8003e12:	4b2c      	ldr	r3, [pc, #176]	@ (8003ec4 <motor_set_speeds+0x18c>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	2200      	movs	r2, #0
 8003e18:	641a      	str	r2, [r3, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, pulseL); // IN2 = PWM
 8003e1a:	4b2a      	ldr	r3, [pc, #168]	@ (8003ec4 <motor_set_speeds+0x18c>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	693a      	ldr	r2, [r7, #16]
 8003e20:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
    }

    // --- Right Motor (TIM9) ---
    if (right_speed_percent == 0) {
 8003e22:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d108      	bne.n	8003e3c <motor_set_speeds+0x104>
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 8003e2a:	4b27      	ldr	r3, [pc, #156]	@ (8003ec8 <motor_set_speeds+0x190>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);
 8003e32:	4b25      	ldr	r3, [pc, #148]	@ (8003ec8 <motor_set_speeds+0x190>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	2200      	movs	r2, #0
 8003e38:	639a      	str	r2, [r3, #56]	@ 0x38
        } else {                                   // Reverse
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, pulseR); // IN1 = PWM
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);      // IN2 = 0
        }
    }
}
 8003e3a:	e03d      	b.n	8003eb8 <motor_set_speeds+0x180>
        scaled_speedR = MIN_MOTOR_SPEED_PERCENT + (fabsf((float)right_speed_percent) / 100.0f) * (100.0f - MIN_MOTOR_SPEED_PERCENT);
 8003e3c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003e40:	ee07 3a90 	vmov	s15, r3
 8003e44:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e48:	eeb0 7ae7 	vabs.f32	s14, s15
 8003e4c:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 8003ecc <motor_set_speeds+0x194>
 8003e50:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003e54:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8003ed0 <motor_set_speeds+0x198>
 8003e58:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e5c:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8003ed4 <motor_set_speeds+0x19c>
 8003e60:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003e64:	edc7 7a03 	vstr	s15, [r7, #12]
        pulseR = (uint32_t)((scaled_speedR * (float)(arrR + 1)) / 100.0f);
 8003e68:	69bb      	ldr	r3, [r7, #24]
 8003e6a:	3301      	adds	r3, #1
 8003e6c:	ee07 3a90 	vmov	s15, r3
 8003e70:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003e74:	edd7 7a03 	vldr	s15, [r7, #12]
 8003e78:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003e7c:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8003ecc <motor_set_speeds+0x194>
 8003e80:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003e84:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e88:	ee17 3a90 	vmov	r3, s15
 8003e8c:	60bb      	str	r3, [r7, #8]
        if (right_speed_percent > 0) {            // Forward
 8003e8e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	dd08      	ble.n	8003ea8 <motor_set_speeds+0x170>
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);      // IN1 = 0
 8003e96:	4b0c      	ldr	r3, [pc, #48]	@ (8003ec8 <motor_set_speeds+0x190>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	635a      	str	r2, [r3, #52]	@ 0x34
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, pulseR); // IN2 = PWM
 8003e9e:	4b0a      	ldr	r3, [pc, #40]	@ (8003ec8 <motor_set_speeds+0x190>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	68ba      	ldr	r2, [r7, #8]
 8003ea4:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8003ea6:	e007      	b.n	8003eb8 <motor_set_speeds+0x180>
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, pulseR); // IN1 = PWM
 8003ea8:	4b07      	ldr	r3, [pc, #28]	@ (8003ec8 <motor_set_speeds+0x190>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	68ba      	ldr	r2, [r7, #8]
 8003eae:	635a      	str	r2, [r3, #52]	@ 0x34
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);      // IN2 = 0
 8003eb0:	4b05      	ldr	r3, [pc, #20]	@ (8003ec8 <motor_set_speeds+0x190>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8003eb8:	bf00      	nop
 8003eba:	3724      	adds	r7, #36	@ 0x24
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec2:	4770      	bx	lr
 8003ec4:	20000444 	.word	0x20000444
 8003ec8:	2000051c 	.word	0x2000051c
 8003ecc:	42c80000 	.word	0x42c80000
 8003ed0:	42380000 	.word	0x42380000
 8003ed4:	42580000 	.word	0x42580000

08003ed8 <motor_stop>:


void motor_stop(void) {
 8003ed8:	b480      	push	{r7}
 8003eda:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 8003edc:	4b0a      	ldr	r3, [pc, #40]	@ (8003f08 <motor_stop+0x30>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 8003ee4:	4b08      	ldr	r3, [pc, #32]	@ (8003f08 <motor_stop+0x30>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 8003eec:	4b07      	ldr	r3, [pc, #28]	@ (8003f0c <motor_stop+0x34>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);
 8003ef4:	4b05      	ldr	r3, [pc, #20]	@ (8003f0c <motor_stop+0x34>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8003efc:	bf00      	nop
 8003efe:	46bd      	mov	sp, r7
 8003f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f04:	4770      	bx	lr
 8003f06:	bf00      	nop
 8003f08:	20000444 	.word	0x20000444
 8003f0c:	2000051c 	.word	0x2000051c

08003f10 <motor_brake_ms>:

void motor_brake_ms(uint16_t ms) {
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	4603      	mov	r3, r0
 8003f18:	80fb      	strh	r3, [r7, #6]
    // Set both inputs HIGH on each H-bridge to short-brake
    uint32_t arrL = __HAL_TIM_GET_AUTORELOAD(&htim4);
 8003f1a:	4b19      	ldr	r3, [pc, #100]	@ (8003f80 <motor_brake_ms+0x70>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f20:	60fb      	str	r3, [r7, #12]
    uint32_t arrR = __HAL_TIM_GET_AUTORELOAD(&htim9);
 8003f22:	4b18      	ldr	r3, [pc, #96]	@ (8003f84 <motor_brake_ms+0x74>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f28:	60bb      	str	r3, [r7, #8]

    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, arrL); // IN1 = 100%
 8003f2a:	4b15      	ldr	r3, [pc, #84]	@ (8003f80 <motor_brake_ms+0x70>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	68fa      	ldr	r2, [r7, #12]
 8003f30:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, arrL); // IN2 = 100%
 8003f32:	4b13      	ldr	r3, [pc, #76]	@ (8003f80 <motor_brake_ms+0x70>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	68fa      	ldr	r2, [r7, #12]
 8003f38:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, arrR); // IN1 = 100%
 8003f3a:	4b12      	ldr	r3, [pc, #72]	@ (8003f84 <motor_brake_ms+0x74>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	68ba      	ldr	r2, [r7, #8]
 8003f40:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, arrR); // IN2 = 100%
 8003f42:	4b10      	ldr	r3, [pc, #64]	@ (8003f84 <motor_brake_ms+0x74>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	68ba      	ldr	r2, [r7, #8]
 8003f48:	639a      	str	r2, [r3, #56]	@ 0x38

    if (ms > 0) {
 8003f4a:	88fb      	ldrh	r3, [r7, #6]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d003      	beq.n	8003f58 <motor_brake_ms+0x48>
        HAL_Delay(ms);
 8003f50:	88fb      	ldrh	r3, [r7, #6]
 8003f52:	4618      	mov	r0, r3
 8003f54:	f002 f850 	bl	8005ff8 <HAL_Delay>
    }

    // Release to zero to avoid heating the bridge
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 8003f58:	4b09      	ldr	r3, [pc, #36]	@ (8003f80 <motor_brake_ms+0x70>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 8003f60:	4b07      	ldr	r3, [pc, #28]	@ (8003f80 <motor_brake_ms+0x70>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	2200      	movs	r2, #0
 8003f66:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 8003f68:	4b06      	ldr	r3, [pc, #24]	@ (8003f84 <motor_brake_ms+0x74>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);
 8003f70:	4b04      	ldr	r3, [pc, #16]	@ (8003f84 <motor_brake_ms+0x74>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	2200      	movs	r2, #0
 8003f76:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8003f78:	bf00      	nop
 8003f7a:	3710      	adds	r7, #16
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}
 8003f80:	20000444 	.word	0x20000444
 8003f84:	2000051c 	.word	0x2000051c

08003f88 <motor_get_left_encoder_counts>:

int32_t motor_get_left_encoder_counts(void) {
 8003f88:	b480      	push	{r7}
 8003f8a:	af00      	add	r7, sp, #0
    return (int32_t)((int16_t)__HAL_TIM_GET_COUNTER(&htim2));
 8003f8c:	4b04      	ldr	r3, [pc, #16]	@ (8003fa0 <motor_get_left_encoder_counts+0x18>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f92:	b21b      	sxth	r3, r3
}
 8003f94:	4618      	mov	r0, r3
 8003f96:	46bd      	mov	sp, r7
 8003f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9c:	4770      	bx	lr
 8003f9e:	bf00      	nop
 8003fa0:	200003b4 	.word	0x200003b4

08003fa4 <motor_get_right_encoder_counts>:

// Right motor is reversed, so return the negative.
int32_t motor_get_right_encoder_counts(void) {
 8003fa4:	b480      	push	{r7}
 8003fa6:	af00      	add	r7, sp, #0
	return -((int16_t)__HAL_TIM_GET_COUNTER(&htim3));
 8003fa8:	4b04      	ldr	r3, [pc, #16]	@ (8003fbc <motor_get_right_encoder_counts+0x18>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fae:	b21b      	sxth	r3, r3
 8003fb0:	425b      	negs	r3, r3
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fba:	4770      	bx	lr
 8003fbc:	200003fc 	.word	0x200003fc

08003fc0 <motor_reset_encoders>:

void motor_reset_encoders(void) {
 8003fc0:	b480      	push	{r7}
 8003fc2:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8003fc4:	4b06      	ldr	r3, [pc, #24]	@ (8003fe0 <motor_reset_encoders+0x20>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_SET_COUNTER(&htim3, 0);
 8003fcc:	4b05      	ldr	r3, [pc, #20]	@ (8003fe4 <motor_reset_encoders+0x24>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8003fd4:	bf00      	nop
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fdc:	4770      	bx	lr
 8003fde:	bf00      	nop
 8003fe0:	200003b4 	.word	0x200003b4
 8003fe4:	200003fc 	.word	0x200003fc

08003fe8 <Servo_Center>:
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b082      	sub	sp, #8
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	8a5b      	ldrh	r3, [r3, #18]
 8003ff4:	4619      	mov	r1, r3
 8003ff6:	6878      	ldr	r0, [r7, #4]
 8003ff8:	f001 fadb 	bl	80055b2 <Servo_WriteUS>
 8003ffc:	bf00      	nop
 8003ffe:	3708      	adds	r7, #8
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}

08004004 <turn_profile_get_steer_mag>:
static move_state_t ms = {0};

static move_turn_profile_e g_turn_profile = TURN_DEFAULT_PROFILE;

static float turn_profile_get_steer_mag(void)
{
 8004004:	b480      	push	{r7}
 8004006:	af00      	add	r7, sp, #0
  return (g_turn_profile == MOVE_TURN_PROFILE_PRIMARY)
 8004008:	4b07      	ldr	r3, [pc, #28]	@ (8004028 <turn_profile_get_steer_mag+0x24>)
 800400a:	781b      	ldrb	r3, [r3, #0]
             ? TURN_PROFILE_PRIMARY_STEER_MAG
             : TURN_PROFILE_SECONDARY_STEER_MAG;
 800400c:	2b00      	cmp	r3, #0
 800400e:	d101      	bne.n	8004014 <turn_profile_get_steer_mag+0x10>
 8004010:	4b06      	ldr	r3, [pc, #24]	@ (800402c <turn_profile_get_steer_mag+0x28>)
 8004012:	e000      	b.n	8004016 <turn_profile_get_steer_mag+0x12>
 8004014:	4b06      	ldr	r3, [pc, #24]	@ (8004030 <turn_profile_get_steer_mag+0x2c>)
 8004016:	ee07 3a90 	vmov	s15, r3
}
 800401a:	eeb0 0a67 	vmov.f32	s0, s15
 800401e:	46bd      	mov	sp, r7
 8004020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004024:	4770      	bx	lr
 8004026:	bf00      	nop
 8004028:	200007b0 	.word	0x200007b0
 800402c:	42b5cccd 	.word	0x42b5cccd
 8004030:	42c80000 	.word	0x42c80000

08004034 <turn_profile_get_outer_ratio>:

static float turn_profile_get_outer_ratio(void)
{
 8004034:	b480      	push	{r7}
 8004036:	af00      	add	r7, sp, #0
  return (g_turn_profile == MOVE_TURN_PROFILE_PRIMARY)
 8004038:	4b07      	ldr	r3, [pc, #28]	@ (8004058 <turn_profile_get_outer_ratio+0x24>)
 800403a:	781b      	ldrb	r3, [r3, #0]
             ? TURN_PROFILE_PRIMARY_OUTER_RATIO
             : TURN_PROFILE_SECONDARY_OUTER_RATIO;
 800403c:	2b00      	cmp	r3, #0
 800403e:	d101      	bne.n	8004044 <turn_profile_get_outer_ratio+0x10>
 8004040:	4b06      	ldr	r3, [pc, #24]	@ (800405c <turn_profile_get_outer_ratio+0x28>)
 8004042:	e000      	b.n	8004046 <turn_profile_get_outer_ratio+0x12>
 8004044:	4b06      	ldr	r3, [pc, #24]	@ (8004060 <turn_profile_get_outer_ratio+0x2c>)
 8004046:	ee07 3a90 	vmov	s15, r3
}
 800404a:	eeb0 0a67 	vmov.f32	s0, s15
 800404e:	46bd      	mov	sp, r7
 8004050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004054:	4770      	bx	lr
 8004056:	bf00      	nop
 8004058:	200007b0 	.word	0x200007b0
 800405c:	3fe126e9 	.word	0x3fe126e9
 8004060:	40a00000 	.word	0x40a00000

08004064 <compute_servo_settle_ms>:

static uint32_t compute_servo_settle_ms(float target_cmd)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b084      	sub	sp, #16
 8004068:	af00      	add	r7, sp, #0
 800406a:	ed87 0a01 	vstr	s0, [r7, #4]
  float delta = fabsf(target_cmd - ms.steer_cmd);
 800406e:	4b0d      	ldr	r3, [pc, #52]	@ (80040a4 <compute_servo_settle_ms+0x40>)
 8004070:	edd3 7a08 	vldr	s15, [r3, #32]
 8004074:	ed97 7a01 	vldr	s14, [r7, #4]
 8004078:	ee77 7a67 	vsub.f32	s15, s14, s15
 800407c:	eef0 7ae7 	vabs.f32	s15, s15
 8004080:	edc7 7a03 	vstr	s15, [r7, #12]
  float settle_ms = delta * STEER_SETTLE_MS_PER_UNIT;
 8004084:	edd7 7a03 	vldr	s15, [r7, #12]
 8004088:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800408c:	edc7 7a02 	vstr	s15, [r7, #8]
  return (uint32_t)lroundf(settle_ms);
 8004090:	ed97 0a02 	vldr	s0, [r7, #8]
 8004094:	f00d fef8 	bl	8011e88 <lroundf>
 8004098:	4603      	mov	r3, r0
}
 800409a:	4618      	mov	r0, r3
 800409c:	3710      	adds	r7, #16
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}
 80040a2:	bf00      	nop
 80040a4:	20000784 	.word	0x20000784

080040a8 <schedule_post_turn_servo_recentering>:

static void schedule_post_turn_servo_recentering(void)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b082      	sub	sp, #8
 80040ac:	af00      	add	r7, sp, #0
  uint16_t pulse_us = (ms.turn_sign > 0) ? SERVO_POST_TURN_RIGHT_US : SERVO_POST_TURN_LEFT_US;
 80040ae:	4b0d      	ldr	r3, [pc, #52]	@ (80040e4 <schedule_post_turn_servo_recentering+0x3c>)
 80040b0:	f993 3010 	ldrsb.w	r3, [r3, #16]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	dd02      	ble.n	80040be <schedule_post_turn_servo_recentering+0x16>
 80040b8:	f44f 63c8 	mov.w	r3, #1600	@ 0x640
 80040bc:	e001      	b.n	80040c2 <schedule_post_turn_servo_recentering+0x1a>
 80040be:	f240 53aa 	movw	r3, #1450	@ 0x5aa
 80040c2:	80fb      	strh	r3, [r7, #6]
  Servo_WriteUS(&global_steer, pulse_us);
 80040c4:	88fb      	ldrh	r3, [r7, #6]
 80040c6:	4619      	mov	r1, r3
 80040c8:	4807      	ldr	r0, [pc, #28]	@ (80040e8 <schedule_post_turn_servo_recentering+0x40>)
 80040ca:	f001 fa72 	bl	80055b2 <Servo_WriteUS>
  ms.servo_recentering_phase = 1U;
 80040ce:	4b05      	ldr	r3, [pc, #20]	@ (80040e4 <schedule_post_turn_servo_recentering+0x3c>)
 80040d0:	2201      	movs	r2, #1
 80040d2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  ms.servo_recentering_counter = SERVO_POST_TURN_DELAY_TICKS;
 80040d6:	4b03      	ldr	r3, [pc, #12]	@ (80040e4 <schedule_post_turn_servo_recentering+0x3c>)
 80040d8:	2205      	movs	r2, #5
 80040da:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80040dc:	bf00      	nop
 80040de:	3708      	adds	r7, #8
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}
 80040e4:	20000784 	.word	0x20000784
 80040e8:	20000604 	.word	0x20000604

080040ec <move_is_active>:

// =================================================================================
// P U B L I C   A P I
// =================================================================================

uint8_t move_is_active(void) {
 80040ec:	b480      	push	{r7}
 80040ee:	af00      	add	r7, sp, #0
  return ms.active;
 80040f0:	4b03      	ldr	r3, [pc, #12]	@ (8004100 <move_is_active+0x14>)
 80040f2:	781b      	ldrb	r3, [r3, #0]
}
 80040f4:	4618      	mov	r0, r3
 80040f6:	46bd      	mov	sp, r7
 80040f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fc:	4770      	bx	lr
 80040fe:	bf00      	nop
 8004100:	20000784 	.word	0x20000784

08004104 <move_abort>:
move_turn_profile_e move_get_turn_profile(void)
{
  return g_turn_profile;
}

void move_abort(void) {
 8004104:	b580      	push	{r7, lr}
 8004106:	af00      	add	r7, sp, #0
  if (!ms.active) return;
 8004108:	4b10      	ldr	r3, [pc, #64]	@ (800414c <move_abort+0x48>)
 800410a:	781b      	ldrb	r3, [r3, #0]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d01a      	beq.n	8004146 <move_abort+0x42>
  ms.active = 0;
 8004110:	4b0e      	ldr	r3, [pc, #56]	@ (800414c <move_abort+0x48>)
 8004112:	2200      	movs	r2, #0
 8004114:	701a      	strb	r2, [r3, #0]
  ms.mode = MOVE_IDLE;
 8004116:	4b0d      	ldr	r3, [pc, #52]	@ (800414c <move_abort+0x48>)
 8004118:	2200      	movs	r2, #0
 800411a:	705a      	strb	r2, [r3, #1]
  control_set_target_ticks_per_dt(0, 0);
 800411c:	2100      	movs	r1, #0
 800411e:	2000      	movs	r0, #0
 8004120:	f7fd fd44 	bl	8001bac <control_set_target_ticks_per_dt>
  motor_stop();
 8004124:	f7ff fed8 	bl	8003ed8 <motor_stop>
  ms.servo_recentering_phase = 0U;
 8004128:	4b08      	ldr	r3, [pc, #32]	@ (800414c <move_abort+0x48>)
 800412a:	2200      	movs	r2, #0
 800412c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  ms.servo_recentering_counter = 0U;
 8004130:	4b06      	ldr	r3, [pc, #24]	@ (800414c <move_abort+0x48>)
 8004132:	2200      	movs	r2, #0
 8004134:	855a      	strh	r2, [r3, #42]	@ 0x2a
  ms.steer_cmd = 0.0f;
 8004136:	4b05      	ldr	r3, [pc, #20]	@ (800414c <move_abort+0x48>)
 8004138:	f04f 0200 	mov.w	r2, #0
 800413c:	621a      	str	r2, [r3, #32]
  Servo_Center(&global_steer);
 800413e:	4804      	ldr	r0, [pc, #16]	@ (8004150 <move_abort+0x4c>)
 8004140:	f7ff ff52 	bl	8003fe8 <Servo_Center>
 8004144:	e000      	b.n	8004148 <move_abort+0x44>
  if (!ms.active) return;
 8004146:	bf00      	nop
}
 8004148:	bd80      	pop	{r7, pc}
 800414a:	bf00      	nop
 800414c:	20000784 	.word	0x20000784
 8004150:	20000604 	.word	0x20000604

08004154 <move_start_straight>:

void move_start_straight(float distance_cm) {
 8004154:	b580      	push	{r7, lr}
 8004156:	b088      	sub	sp, #32
 8004158:	af00      	add	r7, sp, #0
 800415a:	ed87 0a01 	vstr	s0, [r7, #4]
  // 1. Reset hardware and state
  motor_reset_encoders();
 800415e:	f7ff ff2f 	bl	8003fc0 <motor_reset_encoders>
  control_sync_encoders();
 8004162:	f7fd fd95 	bl	8001c90 <control_sync_encoders>
  imu_zero_yaw(); // Ensure we start with a target heading of 0 degrees
 8004166:	f7fd ffdb 	bl	8002120 <imu_zero_yaw>
  ms.active = 0;
 800416a:	4b52      	ldr	r3, [pc, #328]	@ (80042b4 <move_start_straight+0x160>)
 800416c:	2200      	movs	r2, #0
 800416e:	701a      	strb	r2, [r3, #0]
  ms.mode = MOVE_STRAIGHT;
 8004170:	4b50      	ldr	r3, [pc, #320]	@ (80042b4 <move_start_straight+0x160>)
 8004172:	2201      	movs	r2, #1
 8004174:	705a      	strb	r2, [r3, #1]
  ms.dir = (distance_cm >= 0.0f) ? 1 : -1;
 8004176:	edd7 7a01 	vldr	s15, [r7, #4]
 800417a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800417e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004182:	db01      	blt.n	8004188 <move_start_straight+0x34>
 8004184:	2201      	movs	r2, #1
 8004186:	e001      	b.n	800418c <move_start_straight+0x38>
 8004188:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800418c:	4b49      	ldr	r3, [pc, #292]	@ (80042b4 <move_start_straight+0x160>)
 800418e:	709a      	strb	r2, [r3, #2]
  ms.servo_recentering_phase = 0U;
 8004190:	4b48      	ldr	r3, [pc, #288]	@ (80042b4 <move_start_straight+0x160>)
 8004192:	2200      	movs	r2, #0
 8004194:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  ms.servo_recentering_counter = 0U;
 8004198:	4b46      	ldr	r3, [pc, #280]	@ (80042b4 <move_start_straight+0x160>)
 800419a:	2200      	movs	r2, #0
 800419c:	855a      	strh	r2, [r3, #42]	@ 0x2a

  // Center steering for straight driving with proportional settle wait
  Servo_Center(&global_steer);
 800419e:	4846      	ldr	r0, [pc, #280]	@ (80042b8 <move_start_straight+0x164>)
 80041a0:	f7ff ff22 	bl	8003fe8 <Servo_Center>
  uint32_t settle_ms = compute_servo_settle_ms(0.0f);
 80041a4:	ed9f 0a45 	vldr	s0, [pc, #276]	@ 80042bc <move_start_straight+0x168>
 80041a8:	f7ff ff5c 	bl	8004064 <compute_servo_settle_ms>
 80041ac:	6178      	str	r0, [r7, #20]
  if (settle_ms > 0U) {
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d002      	beq.n	80041ba <move_start_straight+0x66>
    osDelay(settle_ms);
 80041b4:	6978      	ldr	r0, [r7, #20]
 80041b6:	f006 ffd9 	bl	800b16c <osDelay>
  }
  ms.steer_cmd = 0.0f;
 80041ba:	4b3e      	ldr	r3, [pc, #248]	@ (80042b4 <move_start_straight+0x160>)
 80041bc:	f04f 0200 	mov.w	r2, #0
 80041c0:	621a      	str	r2, [r3, #32]

  // 2. Calculate target distances in encoder ticks
  ms.total_ticks_abs = (int32_t)lroundf(fabsf(distance_cm) * TICKS_PER_CM);
 80041c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80041c6:	eef0 7ae7 	vabs.f32	s15, s15
 80041ca:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 80042c0 <move_start_straight+0x16c>
 80041ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80041d2:	eeb0 0a67 	vmov.f32	s0, s15
 80041d6:	f00d fe57 	bl	8011e88 <lroundf>
 80041da:	4603      	mov	r3, r0
 80041dc:	4a35      	ldr	r2, [pc, #212]	@ (80042b4 <move_start_straight+0x160>)
 80041de:	6053      	str	r3, [r2, #4]
  if (ms.total_ticks_abs < 10) { // Avoid trivial movements
 80041e0:	4b34      	ldr	r3, [pc, #208]	@ (80042b4 <move_start_straight+0x160>)
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	2b09      	cmp	r3, #9
 80041e6:	dd60      	ble.n	80042aa <move_start_straight+0x156>
    return;
  }

  // 3. Define the motion profile key points using fixed distances (in cm)
  float accel_cm = (g_accel_dist_cm < 0.0f) ? 0.0f : g_accel_dist_cm;
 80041e8:	4b36      	ldr	r3, [pc, #216]	@ (80042c4 <move_start_straight+0x170>)
 80041ea:	edd3 7a00 	vldr	s15, [r3]
 80041ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80041f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041f6:	d502      	bpl.n	80041fe <move_start_straight+0xaa>
 80041f8:	f04f 0300 	mov.w	r3, #0
 80041fc:	e001      	b.n	8004202 <move_start_straight+0xae>
 80041fe:	4b31      	ldr	r3, [pc, #196]	@ (80042c4 <move_start_straight+0x170>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	613b      	str	r3, [r7, #16]
  float decel_cm = (g_decel_dist_cm < 0.0f) ? 0.0f : g_decel_dist_cm;
 8004204:	4b30      	ldr	r3, [pc, #192]	@ (80042c8 <move_start_straight+0x174>)
 8004206:	edd3 7a00 	vldr	s15, [r3]
 800420a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800420e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004212:	d502      	bpl.n	800421a <move_start_straight+0xc6>
 8004214:	f04f 0300 	mov.w	r3, #0
 8004218:	e001      	b.n	800421e <move_start_straight+0xca>
 800421a:	4b2b      	ldr	r3, [pc, #172]	@ (80042c8 <move_start_straight+0x174>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	60fb      	str	r3, [r7, #12]
  int32_t accel_ticks = (int32_t)lroundf(accel_cm * TICKS_PER_CM);
 8004220:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 80042c0 <move_start_straight+0x16c>
 8004224:	edd7 7a04 	vldr	s15, [r7, #16]
 8004228:	ee67 7a27 	vmul.f32	s15, s14, s15
 800422c:	eeb0 0a67 	vmov.f32	s0, s15
 8004230:	f00d fe2a 	bl	8011e88 <lroundf>
 8004234:	61f8      	str	r0, [r7, #28]
  int32_t decel_ticks = (int32_t)lroundf(decel_cm * TICKS_PER_CM);
 8004236:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80042c0 <move_start_straight+0x16c>
 800423a:	edd7 7a03 	vldr	s15, [r7, #12]
 800423e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004242:	eeb0 0a67 	vmov.f32	s0, s15
 8004246:	f00d fe1f 	bl	8011e88 <lroundf>
 800424a:	61b8      	str	r0, [r7, #24]
  if (accel_ticks < 0) accel_ticks = 0;
 800424c:	69fb      	ldr	r3, [r7, #28]
 800424e:	2b00      	cmp	r3, #0
 8004250:	da01      	bge.n	8004256 <move_start_straight+0x102>
 8004252:	2300      	movs	r3, #0
 8004254:	61fb      	str	r3, [r7, #28]
  if (decel_ticks < 0) decel_ticks = 0;
 8004256:	69bb      	ldr	r3, [r7, #24]
 8004258:	2b00      	cmp	r3, #0
 800425a:	da01      	bge.n	8004260 <move_start_straight+0x10c>
 800425c:	2300      	movs	r3, #0
 800425e:	61bb      	str	r3, [r7, #24]

  // If total distance is too short, use a symmetric triangle (accel then decel)
  if (ms.total_ticks_abs <= (accel_ticks + decel_ticks)) {
 8004260:	4b14      	ldr	r3, [pc, #80]	@ (80042b4 <move_start_straight+0x160>)
 8004262:	685a      	ldr	r2, [r3, #4]
 8004264:	69f9      	ldr	r1, [r7, #28]
 8004266:	69bb      	ldr	r3, [r7, #24]
 8004268:	440b      	add	r3, r1
 800426a:	429a      	cmp	r2, r3
 800426c:	dc0c      	bgt.n	8004288 <move_start_straight+0x134>
    ms.accel_end_ticks   = ms.total_ticks_abs / 2;
 800426e:	4b11      	ldr	r3, [pc, #68]	@ (80042b4 <move_start_straight+0x160>)
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	0fda      	lsrs	r2, r3, #31
 8004274:	4413      	add	r3, r2
 8004276:	105b      	asrs	r3, r3, #1
 8004278:	461a      	mov	r2, r3
 800427a:	4b0e      	ldr	r3, [pc, #56]	@ (80042b4 <move_start_straight+0x160>)
 800427c:	609a      	str	r2, [r3, #8]
    ms.decel_start_ticks = ms.accel_end_ticks;
 800427e:	4b0d      	ldr	r3, [pc, #52]	@ (80042b4 <move_start_straight+0x160>)
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	4a0c      	ldr	r2, [pc, #48]	@ (80042b4 <move_start_straight+0x160>)
 8004284:	60d3      	str	r3, [r2, #12]
 8004286:	e008      	b.n	800429a <move_start_straight+0x146>
  } else {
    ms.accel_end_ticks   = accel_ticks;
 8004288:	4a0a      	ldr	r2, [pc, #40]	@ (80042b4 <move_start_straight+0x160>)
 800428a:	69fb      	ldr	r3, [r7, #28]
 800428c:	6093      	str	r3, [r2, #8]
    ms.decel_start_ticks = ms.total_ticks_abs - decel_ticks;
 800428e:	4b09      	ldr	r3, [pc, #36]	@ (80042b4 <move_start_straight+0x160>)
 8004290:	685a      	ldr	r2, [r3, #4]
 8004292:	69bb      	ldr	r3, [r7, #24]
 8004294:	1ad3      	subs	r3, r2, r3
 8004296:	4a07      	ldr	r2, [pc, #28]	@ (80042b4 <move_start_straight+0x160>)
 8004298:	60d3      	str	r3, [r2, #12]
  }

  // 4. Set initial speed target (zero, the tick function will handle the rest)
  control_set_target_ticks_per_dt(0, 0);
 800429a:	2100      	movs	r1, #0
 800429c:	2000      	movs	r0, #0
 800429e:	f7fd fc85 	bl	8001bac <control_set_target_ticks_per_dt>
  ms.active = 1;
 80042a2:	4b04      	ldr	r3, [pc, #16]	@ (80042b4 <move_start_straight+0x160>)
 80042a4:	2201      	movs	r2, #1
 80042a6:	701a      	strb	r2, [r3, #0]
 80042a8:	e000      	b.n	80042ac <move_start_straight+0x158>
    return;
 80042aa:	bf00      	nop
}
 80042ac:	3720      	adds	r7, #32
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bd80      	pop	{r7, pc}
 80042b2:	bf00      	nop
 80042b4:	20000784 	.word	0x20000784
 80042b8:	20000604 	.word	0x20000604
 80042bc:	00000000 	.word	0x00000000
 80042c0:	42967949 	.word	0x42967949
 80042c4:	20000068 	.word	0x20000068
 80042c8:	2000006c 	.word	0x2000006c

080042cc <move_turn>:

void move_turn(char dir_char, float angle_deg)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b088      	sub	sp, #32
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	4603      	mov	r3, r0
 80042d4:	ed87 0a00 	vstr	s0, [r7]
 80042d8:	71fb      	strb	r3, [r7, #7]
  // Prepare state
  motor_reset_encoders();   // keeps odometry deltas clean
 80042da:	f7ff fe71 	bl	8003fc0 <motor_reset_encoders>
  control_sync_encoders();
 80042de:	f7fd fcd7 	bl	8001c90 <control_sync_encoders>
  imu_zero_yaw();           // measure delta from current heading
 80042e2:	f7fd ff1d 	bl	8002120 <imu_zero_yaw>
  ms.mode = MOVE_TURN;
 80042e6:	4b5a      	ldr	r3, [pc, #360]	@ (8004450 <move_turn+0x184>)
 80042e8:	2202      	movs	r2, #2
 80042ea:	705a      	strb	r2, [r3, #1]
  ms.active = 0;
 80042ec:	4b58      	ldr	r3, [pc, #352]	@ (8004450 <move_turn+0x184>)
 80042ee:	2200      	movs	r2, #0
 80042f0:	701a      	strb	r2, [r3, #0]
  ms.servo_recentering_phase = 0U;
 80042f2:	4b57      	ldr	r3, [pc, #348]	@ (8004450 <move_turn+0x184>)
 80042f4:	2200      	movs	r2, #0
 80042f6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  ms.servo_recentering_counter = 0U;
 80042fa:	4b55      	ldr	r3, [pc, #340]	@ (8004450 <move_turn+0x184>)
 80042fc:	2200      	movs	r2, #0
 80042fe:	855a      	strh	r2, [r3, #42]	@ 0x2a

  // Determine turn side and drive direction
  if (dir_char == 'L') {
 8004300:	79fb      	ldrb	r3, [r7, #7]
 8004302:	2b4c      	cmp	r3, #76	@ 0x4c
 8004304:	d106      	bne.n	8004314 <move_turn+0x48>
    ms.turn_sign = +1; // left
 8004306:	4b52      	ldr	r3, [pc, #328]	@ (8004450 <move_turn+0x184>)
 8004308:	2201      	movs	r2, #1
 800430a:	741a      	strb	r2, [r3, #16]
    ms.drive_sign = +1; // forward
 800430c:	4b50      	ldr	r3, [pc, #320]	@ (8004450 <move_turn+0x184>)
 800430e:	2201      	movs	r2, #1
 8004310:	745a      	strb	r2, [r3, #17]
 8004312:	e019      	b.n	8004348 <move_turn+0x7c>
  } else if (dir_char == 'R') {
 8004314:	79fb      	ldrb	r3, [r7, #7]
 8004316:	2b52      	cmp	r3, #82	@ 0x52
 8004318:	d106      	bne.n	8004328 <move_turn+0x5c>
    ms.turn_sign = -1; // right
 800431a:	4b4d      	ldr	r3, [pc, #308]	@ (8004450 <move_turn+0x184>)
 800431c:	22ff      	movs	r2, #255	@ 0xff
 800431e:	741a      	strb	r2, [r3, #16]
    ms.drive_sign = +1; // forward
 8004320:	4b4b      	ldr	r3, [pc, #300]	@ (8004450 <move_turn+0x184>)
 8004322:	2201      	movs	r2, #1
 8004324:	745a      	strb	r2, [r3, #17]
 8004326:	e00f      	b.n	8004348 <move_turn+0x7c>
  } else if (dir_char == 'l') {
 8004328:	79fb      	ldrb	r3, [r7, #7]
 800432a:	2b6c      	cmp	r3, #108	@ 0x6c
 800432c:	d106      	bne.n	800433c <move_turn+0x70>
    ms.turn_sign = +1; // left yaw target
 800432e:	4b48      	ldr	r3, [pc, #288]	@ (8004450 <move_turn+0x184>)
 8004330:	2201      	movs	r2, #1
 8004332:	741a      	strb	r2, [r3, #16]
    ms.drive_sign = -1; // backward motion
 8004334:	4b46      	ldr	r3, [pc, #280]	@ (8004450 <move_turn+0x184>)
 8004336:	22ff      	movs	r2, #255	@ 0xff
 8004338:	745a      	strb	r2, [r3, #17]
 800433a:	e005      	b.n	8004348 <move_turn+0x7c>
  } else { // default to 'r'
    ms.turn_sign = -1; // right yaw target
 800433c:	4b44      	ldr	r3, [pc, #272]	@ (8004450 <move_turn+0x184>)
 800433e:	22ff      	movs	r2, #255	@ 0xff
 8004340:	741a      	strb	r2, [r3, #16]
    ms.drive_sign = -1; // backward motion
 8004342:	4b43      	ldr	r3, [pc, #268]	@ (8004450 <move_turn+0x184>)
 8004344:	22ff      	movs	r2, #255	@ 0xff
 8004346:	745a      	strb	r2, [r3, #17]
  }

  float requested_angle = fabsf(angle_deg);
 8004348:	edd7 7a00 	vldr	s15, [r7]
 800434c:	eef0 7ae7 	vabs.f32	s15, s15
 8004350:	edc7 7a07 	vstr	s15, [r7, #28]
  if (requested_angle <= 0.01f) {
 8004354:	edd7 7a07 	vldr	s15, [r7, #28]
 8004358:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8004454 <move_turn+0x188>
 800435c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004360:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004364:	d801      	bhi.n	800436a <move_turn+0x9e>
    requested_angle = TURN_YAW_TARGET_DEG;
 8004366:	4b3c      	ldr	r3, [pc, #240]	@ (8004458 <move_turn+0x18c>)
 8004368:	61fb      	str	r3, [r7, #28]
  }

  // Yaw target sign flips when reversing: steering left in reverse yields rightward yaw
  float yaw_target = requested_angle * (float)ms.turn_sign;
 800436a:	4b39      	ldr	r3, [pc, #228]	@ (8004450 <move_turn+0x184>)
 800436c:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8004370:	ee07 3a90 	vmov	s15, r3
 8004374:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004378:	ed97 7a07 	vldr	s14, [r7, #28]
 800437c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004380:	edc7 7a06 	vstr	s15, [r7, #24]
  if (ms.drive_sign < 0) {
 8004384:	4b32      	ldr	r3, [pc, #200]	@ (8004450 <move_turn+0x184>)
 8004386:	f993 3011 	ldrsb.w	r3, [r3, #17]
 800438a:	2b00      	cmp	r3, #0
 800438c:	da05      	bge.n	800439a <move_turn+0xce>
    yaw_target = -yaw_target;
 800438e:	edd7 7a06 	vldr	s15, [r7, #24]
 8004392:	eef1 7a67 	vneg.f32	s15, s15
 8004396:	edc7 7a06 	vstr	s15, [r7, #24]
  }
  ms.yaw_target_deg = yaw_target;
 800439a:	4a2d      	ldr	r2, [pc, #180]	@ (8004450 <move_turn+0x184>)
 800439c:	69bb      	ldr	r3, [r7, #24]
 800439e:	6153      	str	r3, [r2, #20]

  // Steering command: Servo negative = left, positive = right; consistent even when reversing
  float profile_steer_mag = turn_profile_get_steer_mag();
 80043a0:	f7ff fe30 	bl	8004004 <turn_profile_get_steer_mag>
 80043a4:	ed87 0a05 	vstr	s0, [r7, #20]
  float steer_angle = (ms.turn_sign > 0) ? -profile_steer_mag : +profile_steer_mag;
 80043a8:	4b29      	ldr	r3, [pc, #164]	@ (8004450 <move_turn+0x184>)
 80043aa:	f993 3010 	ldrsb.w	r3, [r3, #16]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	dd04      	ble.n	80043bc <move_turn+0xf0>
 80043b2:	edd7 7a05 	vldr	s15, [r7, #20]
 80043b6:	eef1 7a67 	vneg.f32	s15, s15
 80043ba:	e001      	b.n	80043c0 <move_turn+0xf4>
 80043bc:	edd7 7a05 	vldr	s15, [r7, #20]
 80043c0:	edc7 7a04 	vstr	s15, [r7, #16]

  // Ensure rear wheels are stationary before moving the steering linkage
  control_set_target_ticks_per_dt(0, 0);
 80043c4:	2100      	movs	r1, #0
 80043c6:	2000      	movs	r0, #0
 80043c8:	f7fd fbf0 	bl	8001bac <control_set_target_ticks_per_dt>
  motor_stop();
 80043cc:	f7ff fd84 	bl	8003ed8 <motor_stop>
  Servo_WriteAngle(&global_steer, steer_angle);
 80043d0:	ed97 0a04 	vldr	s0, [r7, #16]
 80043d4:	4821      	ldr	r0, [pc, #132]	@ (800445c <move_turn+0x190>)
 80043d6:	f001 f937 	bl	8005648 <Servo_WriteAngle>
  uint32_t settle_ms = compute_servo_settle_ms(steer_angle);
 80043da:	ed97 0a04 	vldr	s0, [r7, #16]
 80043de:	f7ff fe41 	bl	8004064 <compute_servo_settle_ms>
 80043e2:	60f8      	str	r0, [r7, #12]
  if (settle_ms > 0U) {
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d002      	beq.n	80043f0 <move_turn+0x124>
    osDelay(settle_ms);
 80043ea:	68f8      	ldr	r0, [r7, #12]
 80043ec:	f006 febe 	bl	800b16c <osDelay>
  }
  ms.steer_cmd = steer_angle;
 80043f0:	4a17      	ldr	r2, [pc, #92]	@ (8004450 <move_turn+0x184>)
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	6213      	str	r3, [r2, #32]
  ms.yaw_accum_deg = 0.0f;
 80043f6:	4b16      	ldr	r3, [pc, #88]	@ (8004450 <move_turn+0x184>)
 80043f8:	f04f 0200 	mov.w	r2, #0
 80043fc:	619a      	str	r2, [r3, #24]
  ms.prev_yaw_deg = 0.0f;
 80043fe:	4b14      	ldr	r3, [pc, #80]	@ (8004450 <move_turn+0x184>)
 8004400:	f04f 0200 	mov.w	r2, #0
 8004404:	61da      	str	r2, [r3, #28]

  // Use the configured spin-up duration before ramping to steady turn speed
  ms.spinup_total_ticks = g_turn_spinup_ticks;
 8004406:	4b16      	ldr	r3, [pc, #88]	@ (8004460 <move_turn+0x194>)
 8004408:	881a      	ldrh	r2, [r3, #0]
 800440a:	4b11      	ldr	r3, [pc, #68]	@ (8004450 <move_turn+0x184>)
 800440c:	84da      	strh	r2, [r3, #38]	@ 0x26
  ms.spinup_ticks_left = ms.spinup_total_ticks;
 800440e:	4b10      	ldr	r3, [pc, #64]	@ (8004450 <move_turn+0x184>)
 8004410:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 8004412:	4b0f      	ldr	r3, [pc, #60]	@ (8004450 <move_turn+0x184>)
 8004414:	849a      	strh	r2, [r3, #36]	@ 0x24
  control_set_target_ticks_per_dt(0, 0);
 8004416:	2100      	movs	r1, #0
 8004418:	2000      	movs	r0, #0
 800441a:	f7fd fbc7 	bl	8001bac <control_set_target_ticks_per_dt>

  // Mark motion active only after steering is settled
  ms.active = 1;
 800441e:	4b0c      	ldr	r3, [pc, #48]	@ (8004450 <move_turn+0x184>)
 8004420:	2201      	movs	r2, #1
 8004422:	701a      	strb	r2, [r3, #0]

  // Initial wheel targets: both wheels same sign (Ackermann forward/backward arc)
  control_set_target_ticks_per_dt(TURN_MIN_TICKS_PER_DT * ms.drive_sign,
 8004424:	4b0a      	ldr	r3, [pc, #40]	@ (8004450 <move_turn+0x184>)
 8004426:	f993 3011 	ldrsb.w	r3, [r3, #17]
 800442a:	461a      	mov	r2, r3
 800442c:	4613      	mov	r3, r2
 800442e:	005b      	lsls	r3, r3, #1
 8004430:	441a      	add	r2, r3
                                  TURN_MIN_TICKS_PER_DT * ms.drive_sign);
 8004432:	4b07      	ldr	r3, [pc, #28]	@ (8004450 <move_turn+0x184>)
 8004434:	f993 3011 	ldrsb.w	r3, [r3, #17]
 8004438:	4619      	mov	r1, r3
 800443a:	460b      	mov	r3, r1
 800443c:	005b      	lsls	r3, r3, #1
 800443e:	440b      	add	r3, r1
  control_set_target_ticks_per_dt(TURN_MIN_TICKS_PER_DT * ms.drive_sign,
 8004440:	4619      	mov	r1, r3
 8004442:	4610      	mov	r0, r2
 8004444:	f7fd fbb2 	bl	8001bac <control_set_target_ticks_per_dt>
}
 8004448:	bf00      	nop
 800444a:	3720      	adds	r7, #32
 800444c:	46bd      	mov	sp, r7
 800444e:	bd80      	pop	{r7, pc}
 8004450:	20000784 	.word	0x20000784
 8004454:	3c23d70a 	.word	0x3c23d70a
 8004458:	42b40000 	.word	0x42b40000
 800445c:	20000604 	.word	0x20000604
 8004460:	20000070 	.word	0x20000070

08004464 <move_tick_100Hz>:



// Call this function at exactly 100 Hz (every 10ms)
void move_tick_100Hz(void) {
 8004464:	b580      	push	{r7, lr}
 8004466:	b09c      	sub	sp, #112	@ 0x70
 8004468:	af00      	add	r7, sp, #0
  // Always integrate yaw so UI sees live orientation even when idle
  imu_update_yaw_100Hz();
 800446a:	f7fd fe67 	bl	800213c <imu_update_yaw_100Hz>
  if (!ms.active) {
 800446e:	4bbd      	ldr	r3, [pc, #756]	@ (8004764 <move_tick_100Hz+0x300>)
 8004470:	781b      	ldrb	r3, [r3, #0]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d120      	bne.n	80044b8 <move_tick_100Hz+0x54>
    if (ms.servo_recentering_phase != 0U) {
 8004476:	4bbb      	ldr	r3, [pc, #748]	@ (8004764 <move_tick_100Hz+0x300>)
 8004478:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800447c:	2b00      	cmp	r3, #0
 800447e:	f000 8284 	beq.w	800498a <move_tick_100Hz+0x526>
      if (ms.servo_recentering_counter > 0U) {
 8004482:	4bb8      	ldr	r3, [pc, #736]	@ (8004764 <move_tick_100Hz+0x300>)
 8004484:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004486:	2b00      	cmp	r3, #0
 8004488:	d005      	beq.n	8004496 <move_tick_100Hz+0x32>
        ms.servo_recentering_counter--;
 800448a:	4bb6      	ldr	r3, [pc, #728]	@ (8004764 <move_tick_100Hz+0x300>)
 800448c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800448e:	3b01      	subs	r3, #1
 8004490:	b29a      	uxth	r2, r3
 8004492:	4bb4      	ldr	r3, [pc, #720]	@ (8004764 <move_tick_100Hz+0x300>)
 8004494:	855a      	strh	r2, [r3, #42]	@ 0x2a
      }
      if (ms.servo_recentering_counter == 0U) {
 8004496:	4bb3      	ldr	r3, [pc, #716]	@ (8004764 <move_tick_100Hz+0x300>)
 8004498:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800449a:	2b00      	cmp	r3, #0
 800449c:	f040 8275 	bne.w	800498a <move_tick_100Hz+0x526>
        Servo_Center(&global_steer);
 80044a0:	48b1      	ldr	r0, [pc, #708]	@ (8004768 <move_tick_100Hz+0x304>)
 80044a2:	f7ff fda1 	bl	8003fe8 <Servo_Center>
        ms.steer_cmd = 0.0f;
 80044a6:	4baf      	ldr	r3, [pc, #700]	@ (8004764 <move_tick_100Hz+0x300>)
 80044a8:	f04f 0200 	mov.w	r2, #0
 80044ac:	621a      	str	r2, [r3, #32]
        ms.servo_recentering_phase = 0U;
 80044ae:	4bad      	ldr	r3, [pc, #692]	@ (8004764 <move_tick_100Hz+0x300>)
 80044b0:	2200      	movs	r2, #0
 80044b2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
      }
    }
    return; // no active motion plan; nothing else to do
 80044b6:	e268      	b.n	800498a <move_tick_100Hz+0x526>
  }

  float current_yaw = imu_get_yaw();
 80044b8:	f7fd fe24 	bl	8002104 <imu_get_yaw>
 80044bc:	ed87 0a0f 	vstr	s0, [r7, #60]	@ 0x3c

  // Branch by mode
  if (ms.mode == MOVE_TURN) {
 80044c0:	4ba8      	ldr	r3, [pc, #672]	@ (8004764 <move_tick_100Hz+0x300>)
 80044c2:	785b      	ldrb	r3, [r3, #1]
 80044c4:	2b02      	cmp	r3, #2
 80044c6:	f040 8174 	bne.w	80047b2 <move_tick_100Hz+0x34e>
    // Unwrap yaw delta so accumulated heading can exceed 180
    float yaw_delta = current_yaw - ms.prev_yaw_deg;
 80044ca:	4ba6      	ldr	r3, [pc, #664]	@ (8004764 <move_tick_100Hz+0x300>)
 80044cc:	edd3 7a07 	vldr	s15, [r3, #28]
 80044d0:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80044d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80044d8:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
    if (yaw_delta > 180.0f) {
 80044dc:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80044e0:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 800476c <move_tick_100Hz+0x308>
 80044e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80044e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044ec:	dd08      	ble.n	8004500 <move_tick_100Hz+0x9c>
      yaw_delta -= 360.0f;
 80044ee:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80044f2:	ed9f 7a9f 	vldr	s14, [pc, #636]	@ 8004770 <move_tick_100Hz+0x30c>
 80044f6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80044fa:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
 80044fe:	e010      	b.n	8004522 <move_tick_100Hz+0xbe>
    } else if (yaw_delta < -180.0f) {
 8004500:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8004504:	ed9f 7a9b 	vldr	s14, [pc, #620]	@ 8004774 <move_tick_100Hz+0x310>
 8004508:	eef4 7ac7 	vcmpe.f32	s15, s14
 800450c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004510:	d507      	bpl.n	8004522 <move_tick_100Hz+0xbe>
      yaw_delta += 360.0f;
 8004512:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8004516:	ed9f 7a96 	vldr	s14, [pc, #600]	@ 8004770 <move_tick_100Hz+0x30c>
 800451a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800451e:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
    }
    ms.yaw_accum_deg += yaw_delta;
 8004522:	4b90      	ldr	r3, [pc, #576]	@ (8004764 <move_tick_100Hz+0x300>)
 8004524:	ed93 7a06 	vldr	s14, [r3, #24]
 8004528:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 800452c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004530:	4b8c      	ldr	r3, [pc, #560]	@ (8004764 <move_tick_100Hz+0x300>)
 8004532:	edc3 7a06 	vstr	s15, [r3, #24]
    ms.prev_yaw_deg = current_yaw;
 8004536:	4a8b      	ldr	r2, [pc, #556]	@ (8004764 <move_tick_100Hz+0x300>)
 8004538:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800453a:	61d3      	str	r3, [r2, #28]

    Servo_WriteAngle(&global_steer, ms.steer_cmd);
 800453c:	4b89      	ldr	r3, [pc, #548]	@ (8004764 <move_tick_100Hz+0x300>)
 800453e:	edd3 7a08 	vldr	s15, [r3, #32]
 8004542:	eeb0 0a67 	vmov.f32	s0, s15
 8004546:	4888      	ldr	r0, [pc, #544]	@ (8004768 <move_tick_100Hz+0x304>)
 8004548:	f001 f87e 	bl	8005648 <Servo_WriteAngle>

    // Compute remaining angle to target
    float err = ms.yaw_target_deg - ms.yaw_accum_deg; // degrees remaining
 800454c:	4b85      	ldr	r3, [pc, #532]	@ (8004764 <move_tick_100Hz+0x300>)
 800454e:	ed93 7a05 	vldr	s14, [r3, #20]
 8004552:	4b84      	ldr	r3, [pc, #528]	@ (8004764 <move_tick_100Hz+0x300>)
 8004554:	edd3 7a06 	vldr	s15, [r3, #24]
 8004558:	ee77 7a67 	vsub.f32	s15, s14, s15
 800455c:	edc7 7a07 	vstr	s15, [r7, #28]
    float target_abs = fabsf(ms.yaw_target_deg);
 8004560:	4b80      	ldr	r3, [pc, #512]	@ (8004764 <move_tick_100Hz+0x300>)
 8004562:	edd3 7a05 	vldr	s15, [r3, #20]
 8004566:	eef0 7ae7 	vabs.f32	s15, s15
 800456a:	edc7 7a06 	vstr	s15, [r7, #24]
    float accum_abs = fabsf(ms.yaw_accum_deg);
 800456e:	4b7d      	ldr	r3, [pc, #500]	@ (8004764 <move_tick_100Hz+0x300>)
 8004570:	edd3 7a06 	vldr	s15, [r3, #24]
 8004574:	eef0 7ae7 	vabs.f32	s15, s15
 8004578:	edc7 7a05 	vstr	s15, [r7, #20]

    // If within tolerance or we have crossed/exceeded the desired yaw, stop
    if ((fabsf(err) <= TURN_YAW_TOLERANCE_DEG) ||
 800457c:	edd7 7a07 	vldr	s15, [r7, #28]
 8004580:	eef0 7ae7 	vabs.f32	s15, s15
 8004584:	ed9f 7a7c 	vldr	s14, [pc, #496]	@ 8004778 <move_tick_100Hz+0x314>
 8004588:	eef4 7ac7 	vcmpe.f32	s15, s14
 800458c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004590:	d90f      	bls.n	80045b2 <move_tick_100Hz+0x14e>
 8004592:	edd7 7a06 	vldr	s15, [r7, #24]
 8004596:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800459a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800459e:	dd1a      	ble.n	80045d6 <move_tick_100Hz+0x172>
        (target_abs > 0.0f && accum_abs >= target_abs)) {
 80045a0:	ed97 7a05 	vldr	s14, [r7, #20]
 80045a4:	edd7 7a06 	vldr	s15, [r7, #24]
 80045a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80045ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045b0:	db11      	blt.n	80045d6 <move_tick_100Hz+0x172>
      ms.active = 0;
 80045b2:	4b6c      	ldr	r3, [pc, #432]	@ (8004764 <move_tick_100Hz+0x300>)
 80045b4:	2200      	movs	r2, #0
 80045b6:	701a      	strb	r2, [r3, #0]
      ms.mode = MOVE_IDLE;
 80045b8:	4b6a      	ldr	r3, [pc, #424]	@ (8004764 <move_tick_100Hz+0x300>)
 80045ba:	2200      	movs	r2, #0
 80045bc:	705a      	strb	r2, [r3, #1]
      control_set_target_ticks_per_dt(0, 0);
 80045be:	2100      	movs	r1, #0
 80045c0:	2000      	movs	r0, #0
 80045c2:	f7fd faf3 	bl	8001bac <control_set_target_ticks_per_dt>
      motor_brake_ms(50);
 80045c6:	2032      	movs	r0, #50	@ 0x32
 80045c8:	f7ff fca2 	bl	8003f10 <motor_brake_ms>
      motor_stop();
 80045cc:	f7ff fc84 	bl	8003ed8 <motor_stop>
      schedule_post_turn_servo_recentering();
 80045d0:	f7ff fd6a 	bl	80040a8 <schedule_post_turn_servo_recentering>
      return;
 80045d4:	e1da      	b.n	800498c <move_tick_100Hz+0x528>
    }

    // Scale per-wheel ticks as we approach target for smooth stop
    int32_t base;
    float aerr = fabsf(err);
 80045d6:	edd7 7a07 	vldr	s15, [r7, #28]
 80045da:	eef0 7ae7 	vabs.f32	s15, s15
 80045de:	edc7 7a04 	vstr	s15, [r7, #16]
    
    if (ms.spinup_ticks_left > 0U) {
 80045e2:	4b60      	ldr	r3, [pc, #384]	@ (8004764 <move_tick_100Hz+0x300>)
 80045e4:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d05c      	beq.n	80046a4 <move_tick_100Hz+0x240>
      uint16_t total = ms.spinup_total_ticks;
 80045ea:	4b5e      	ldr	r3, [pc, #376]	@ (8004764 <move_tick_100Hz+0x300>)
 80045ec:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80045ee:	817b      	strh	r3, [r7, #10]
      if (total == 0U) {
 80045f0:	897b      	ldrh	r3, [r7, #10]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d105      	bne.n	8004602 <move_tick_100Hz+0x19e>
        base = TURN_BASE_TICKS_PER_DT;
 80045f6:	2314      	movs	r3, #20
 80045f8:	66bb      	str	r3, [r7, #104]	@ 0x68
        ms.spinup_ticks_left = 0U;
 80045fa:	4b5a      	ldr	r3, [pc, #360]	@ (8004764 <move_tick_100Hz+0x300>)
 80045fc:	2200      	movs	r2, #0
 80045fe:	849a      	strh	r2, [r3, #36]	@ 0x24
 8004600:	e075      	b.n	80046ee <move_tick_100Hz+0x28a>
      } else {
        uint16_t completed = (uint16_t)(total - ms.spinup_ticks_left);
 8004602:	4b58      	ldr	r3, [pc, #352]	@ (8004764 <move_tick_100Hz+0x300>)
 8004604:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004606:	897a      	ldrh	r2, [r7, #10]
 8004608:	1ad3      	subs	r3, r2, r3
 800460a:	813b      	strh	r3, [r7, #8]
        float progress = ((float)completed + 1.0f) / (float)total;
 800460c:	893b      	ldrh	r3, [r7, #8]
 800460e:	ee07 3a90 	vmov	s15, r3
 8004612:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004616:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800461a:	ee77 6a87 	vadd.f32	s13, s15, s14
 800461e:	897b      	ldrh	r3, [r7, #10]
 8004620:	ee07 3a90 	vmov	s15, r3
 8004624:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004628:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800462c:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
        if (progress > 1.0f) progress = 1.0f;
 8004630:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8004634:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004638:	eef4 7ac7 	vcmpe.f32	s15, s14
 800463c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004640:	dd02      	ble.n	8004648 <move_tick_100Hz+0x1e4>
 8004642:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8004646:	667b      	str	r3, [r7, #100]	@ 0x64
        float ramp = (float)TURN_MIN_TICKS_PER_DT + ((float)TURN_BASE_TICKS_PER_DT - (float)TURN_MIN_TICKS_PER_DT) * progress;
 8004648:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 800464c:	eeb3 7a01 	vmov.f32	s14, #49	@ 0x41880000  17.0
 8004650:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004654:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8004658:	ee77 7a87 	vadd.f32	s15, s15, s14
 800465c:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
        if (ramp < (float)TURN_MIN_TICKS_PER_DT) ramp = (float)TURN_MIN_TICKS_PER_DT;
 8004660:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8004664:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8004668:	eef4 7ac7 	vcmpe.f32	s15, s14
 800466c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004670:	d501      	bpl.n	8004676 <move_tick_100Hz+0x212>
 8004672:	4b42      	ldr	r3, [pc, #264]	@ (800477c <move_tick_100Hz+0x318>)
 8004674:	663b      	str	r3, [r7, #96]	@ 0x60
        if (ramp > (float)TURN_BASE_TICKS_PER_DT) ramp = (float)TURN_BASE_TICKS_PER_DT;
 8004676:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800467a:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800467e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004682:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004686:	dd01      	ble.n	800468c <move_tick_100Hz+0x228>
 8004688:	4b3d      	ldr	r3, [pc, #244]	@ (8004780 <move_tick_100Hz+0x31c>)
 800468a:	663b      	str	r3, [r7, #96]	@ 0x60
        base = (int32_t)lroundf(ramp);
 800468c:	ed97 0a18 	vldr	s0, [r7, #96]	@ 0x60
 8004690:	f00d fbfa 	bl	8011e88 <lroundf>
 8004694:	66b8      	str	r0, [r7, #104]	@ 0x68
        ms.spinup_ticks_left--;
 8004696:	4b33      	ldr	r3, [pc, #204]	@ (8004764 <move_tick_100Hz+0x300>)
 8004698:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800469a:	3b01      	subs	r3, #1
 800469c:	b29a      	uxth	r2, r3
 800469e:	4b31      	ldr	r3, [pc, #196]	@ (8004764 <move_tick_100Hz+0x300>)
 80046a0:	849a      	strh	r2, [r3, #36]	@ 0x24
 80046a2:	e024      	b.n	80046ee <move_tick_100Hz+0x28a>
      }
    } else {
      base = TURN_BASE_TICKS_PER_DT;
 80046a4:	2314      	movs	r3, #20
 80046a6:	66bb      	str	r3, [r7, #104]	@ 0x68
      if (aerr < TURN_YAW_SLOW_BAND_DEG) {
 80046a8:	edd7 7a04 	vldr	s15, [r7, #16]
 80046ac:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 80046b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046b8:	d519      	bpl.n	80046ee <move_tick_100Hz+0x28a>
        float scale = aerr / TURN_YAW_SLOW_BAND_DEG; // 1 -> 0 as we approach
 80046ba:	ed97 7a04 	vldr	s14, [r7, #16]
 80046be:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 80046c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80046c6:	edc7 7a03 	vstr	s15, [r7, #12]
        int32_t slow = (int32_t)lroundf((float)TURN_BASE_TICKS_PER_DT * scale);
 80046ca:	edd7 7a03 	vldr	s15, [r7, #12]
 80046ce:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80046d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80046d6:	eeb0 0a67 	vmov.f32	s0, s15
 80046da:	f00d fbd5 	bl	8011e88 <lroundf>
 80046de:	65f8      	str	r0, [r7, #92]	@ 0x5c
        if (slow < TURN_MIN_TICKS_PER_DT) slow = TURN_MIN_TICKS_PER_DT;
 80046e0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80046e2:	2b02      	cmp	r3, #2
 80046e4:	dc01      	bgt.n	80046ea <move_tick_100Hz+0x286>
 80046e6:	2303      	movs	r3, #3
 80046e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
        base = slow;
 80046ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80046ec:	66bb      	str	r3, [r7, #104]	@ 0x68
      }
    }

    // Simple differential: outer wheel runs faster based on active turn profile ratio.
    int32_t slow = base;
 80046ee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80046f0:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (slow < TURN_MIN_TICKS_PER_DT) {
 80046f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80046f4:	2b02      	cmp	r3, #2
 80046f6:	dc01      	bgt.n	80046fc <move_tick_100Hz+0x298>
      slow = TURN_MIN_TICKS_PER_DT;
 80046f8:	2303      	movs	r3, #3
 80046fa:	65bb      	str	r3, [r7, #88]	@ 0x58
    }

    float outer_ratio = turn_profile_get_outer_ratio();
 80046fc:	f7ff fc9a 	bl	8004034 <turn_profile_get_outer_ratio>
 8004700:	ed87 0a15 	vstr	s0, [r7, #84]	@ 0x54
    if (outer_ratio < 1.0f) {
 8004704:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8004708:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800470c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004710:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004714:	d502      	bpl.n	800471c <move_tick_100Hz+0x2b8>
      outer_ratio = 1.0f;
 8004716:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800471a:	657b      	str	r3, [r7, #84]	@ 0x54
    }

    int32_t fast = (int32_t)lroundf((float)slow * outer_ratio);
 800471c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800471e:	ee07 3a90 	vmov	s15, r3
 8004722:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004726:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800472a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800472e:	eeb0 0a67 	vmov.f32	s0, s15
 8004732:	f00d fba9 	bl	8011e88 <lroundf>
 8004736:	6538      	str	r0, [r7, #80]	@ 0x50
    if (fast < TURN_MIN_TICKS_PER_DT) {
 8004738:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800473a:	2b02      	cmp	r3, #2
 800473c:	dc01      	bgt.n	8004742 <move_tick_100Hz+0x2de>
      fast = TURN_MIN_TICKS_PER_DT;
 800473e:	2303      	movs	r3, #3
 8004740:	653b      	str	r3, [r7, #80]	@ 0x50
    }

    int32_t left = (ms.turn_sign > 0) ? slow : fast;
 8004742:	4b08      	ldr	r3, [pc, #32]	@ (8004764 <move_tick_100Hz+0x300>)
 8004744:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8004748:	2b00      	cmp	r3, #0
 800474a:	dd01      	ble.n	8004750 <move_tick_100Hz+0x2ec>
 800474c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800474e:	e000      	b.n	8004752 <move_tick_100Hz+0x2ee>
 8004750:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004752:	607b      	str	r3, [r7, #4]
    int32_t right = (ms.turn_sign > 0) ? fast : slow;
 8004754:	4b03      	ldr	r3, [pc, #12]	@ (8004764 <move_tick_100Hz+0x300>)
 8004756:	f993 3010 	ldrsb.w	r3, [r3, #16]
 800475a:	2b00      	cmp	r3, #0
 800475c:	dd12      	ble.n	8004784 <move_tick_100Hz+0x320>
 800475e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004760:	e011      	b.n	8004786 <move_tick_100Hz+0x322>
 8004762:	bf00      	nop
 8004764:	20000784 	.word	0x20000784
 8004768:	20000604 	.word	0x20000604
 800476c:	43340000 	.word	0x43340000
 8004770:	43b40000 	.word	0x43b40000
 8004774:	c3340000 	.word	0xc3340000
 8004778:	3e4ccccd 	.word	0x3e4ccccd
 800477c:	40400000 	.word	0x40400000
 8004780:	41a00000 	.word	0x41a00000
 8004784:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004786:	603b      	str	r3, [r7, #0]

    left *= ms.drive_sign;
 8004788:	4b82      	ldr	r3, [pc, #520]	@ (8004994 <move_tick_100Hz+0x530>)
 800478a:	f993 3011 	ldrsb.w	r3, [r3, #17]
 800478e:	461a      	mov	r2, r3
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	fb02 f303 	mul.w	r3, r2, r3
 8004796:	607b      	str	r3, [r7, #4]
    right *= ms.drive_sign;
 8004798:	4b7e      	ldr	r3, [pc, #504]	@ (8004994 <move_tick_100Hz+0x530>)
 800479a:	f993 3011 	ldrsb.w	r3, [r3, #17]
 800479e:	461a      	mov	r2, r3
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	fb02 f303 	mul.w	r3, r2, r3
 80047a6:	603b      	str	r3, [r7, #0]

    control_set_target_ticks_per_dt(left, right);
 80047a8:	6839      	ldr	r1, [r7, #0]
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f7fd f9fe 	bl	8001bac <control_set_target_ticks_per_dt>
    return;
 80047b0:	e0ec      	b.n	800498c <move_tick_100Hz+0x528>
  }

  // --- Straight mode ---
  ms.prev_yaw_deg = current_yaw;
 80047b2:	4a78      	ldr	r2, [pc, #480]	@ (8004994 <move_tick_100Hz+0x530>)
 80047b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047b6:	61d3      	str	r3, [r2, #28]
  // Use the average of both encoders for a robust distance measurement
  int32_t left_ticks = motor_get_left_encoder_counts();
 80047b8:	f7ff fbe6 	bl	8003f88 <motor_get_left_encoder_counts>
 80047bc:	63b8      	str	r0, [r7, #56]	@ 0x38
  int32_t right_ticks = motor_get_right_encoder_counts();
 80047be:	f7ff fbf1 	bl	8003fa4 <motor_get_right_encoder_counts>
 80047c2:	6378      	str	r0, [r7, #52]	@ 0x34
  int32_t distance_travelled_ticks = (abs(left_ticks) + abs(right_ticks)) / 2;
 80047c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047c6:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80047ca:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80047ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	bfb8      	it	lt
 80047d4:	425b      	neglt	r3, r3
 80047d6:	4413      	add	r3, r2
 80047d8:	0fda      	lsrs	r2, r3, #31
 80047da:	4413      	add	r3, r2
 80047dc:	105b      	asrs	r3, r3, #1
 80047de:	633b      	str	r3, [r7, #48]	@ 0x30

  // 2. Check for completion
  if (distance_travelled_ticks >= ms.total_ticks_abs) {
 80047e0:	4b6c      	ldr	r3, [pc, #432]	@ (8004994 <move_tick_100Hz+0x530>)
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047e6:	429a      	cmp	r2, r3
 80047e8:	db0c      	blt.n	8004804 <move_tick_100Hz+0x3a0>
    ms.active = 0;
 80047ea:	4b6a      	ldr	r3, [pc, #424]	@ (8004994 <move_tick_100Hz+0x530>)
 80047ec:	2200      	movs	r2, #0
 80047ee:	701a      	strb	r2, [r3, #0]
    control_set_target_ticks_per_dt(0, 0);
 80047f0:	2100      	movs	r1, #0
 80047f2:	2000      	movs	r0, #0
 80047f4:	f7fd f9da 	bl	8001bac <control_set_target_ticks_per_dt>
    motor_brake_ms(80); // Apply a short active brake for a crisp stop
 80047f8:	2050      	movs	r0, #80	@ 0x50
 80047fa:	f7ff fb89 	bl	8003f10 <motor_brake_ms>
    motor_stop();       // Ensure H-bridge is off after braking
 80047fe:	f7ff fb6b 	bl	8003ed8 <motor_stop>
    return;
 8004802:	e0c3      	b.n	800498c <move_tick_100Hz+0x528>
  }

  // 3. Determine target base speed based on position in the trapezoidal profile
  float target_base_speed_ticks;

  if (distance_travelled_ticks < ms.accel_end_ticks) {
 8004804:	4b63      	ldr	r3, [pc, #396]	@ (8004994 <move_tick_100Hz+0x530>)
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800480a:	429a      	cmp	r2, r3
 800480c:	da1b      	bge.n	8004846 <move_tick_100Hz+0x3e2>
    // --- ACCELERATION PHASE ---
    float progress = (float)distance_travelled_ticks / (float)ms.accel_end_ticks;
 800480e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004810:	ee07 3a90 	vmov	s15, r3
 8004814:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004818:	4b5e      	ldr	r3, [pc, #376]	@ (8004994 <move_tick_100Hz+0x530>)
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	ee07 3a90 	vmov	s15, r3
 8004820:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004824:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004828:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    target_base_speed_ticks = V_MIN_TICKS_PER_DT + (V_MAX_TICKS_PER_DT - V_MIN_TICKS_PER_DT) * progress;
 800482c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004830:	eeb3 7a0b 	vmov.f32	s14, #59	@ 0x41d80000  27.0
 8004834:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004838:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 800483c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004840:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
 8004844:	e028      	b.n	8004898 <move_tick_100Hz+0x434>
  }
  else if (distance_travelled_ticks > ms.decel_start_ticks) {
 8004846:	4b53      	ldr	r3, [pc, #332]	@ (8004994 <move_tick_100Hz+0x530>)
 8004848:	68db      	ldr	r3, [r3, #12]
 800484a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800484c:	429a      	cmp	r2, r3
 800484e:	dd21      	ble.n	8004894 <move_tick_100Hz+0x430>
    // --- DECELERATION PHASE ---
    float progress = (float)(ms.total_ticks_abs - distance_travelled_ticks) / (float)(ms.total_ticks_abs - ms.decel_start_ticks);
 8004850:	4b50      	ldr	r3, [pc, #320]	@ (8004994 <move_tick_100Hz+0x530>)
 8004852:	685a      	ldr	r2, [r3, #4]
 8004854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004856:	1ad3      	subs	r3, r2, r3
 8004858:	ee07 3a90 	vmov	s15, r3
 800485c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004860:	4b4c      	ldr	r3, [pc, #304]	@ (8004994 <move_tick_100Hz+0x530>)
 8004862:	685a      	ldr	r2, [r3, #4]
 8004864:	4b4b      	ldr	r3, [pc, #300]	@ (8004994 <move_tick_100Hz+0x530>)
 8004866:	68db      	ldr	r3, [r3, #12]
 8004868:	1ad3      	subs	r3, r2, r3
 800486a:	ee07 3a90 	vmov	s15, r3
 800486e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004872:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004876:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    target_base_speed_ticks = V_MIN_TICKS_PER_DT + (V_MAX_TICKS_PER_DT - V_MIN_TICKS_PER_DT) * progress;
 800487a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800487e:	eeb3 7a0b 	vmov.f32	s14, #59	@ 0x41d80000  27.0
 8004882:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004886:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 800488a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800488e:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
 8004892:	e001      	b.n	8004898 <move_tick_100Hz+0x434>
  }
  else {
    // --- CRUISE PHASE ---
    target_base_speed_ticks = V_MAX_TICKS_PER_DT;
 8004894:	4b40      	ldr	r3, [pc, #256]	@ (8004998 <move_tick_100Hz+0x534>)
 8004896:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }

  // Ensure speed never drops below minimum while moving
  if (target_base_speed_ticks < V_MIN_TICKS_PER_DT) {
 8004898:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800489c:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 80048a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80048a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048a8:	d501      	bpl.n	80048ae <move_tick_100Hz+0x44a>
    target_base_speed_ticks = V_MIN_TICKS_PER_DT;
 80048aa:	4b3c      	ldr	r3, [pc, #240]	@ (800499c <move_tick_100Hz+0x538>)
 80048ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }

  // 4) Respect remaining distance so we don't command more ticks than available
  int32_t remaining_ticks = ms.total_ticks_abs - distance_travelled_ticks;
 80048ae:	4b39      	ldr	r3, [pc, #228]	@ (8004994 <move_tick_100Hz+0x530>)
 80048b0:	685a      	ldr	r2, [r3, #4]
 80048b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048b4:	1ad3      	subs	r3, r2, r3
 80048b6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (remaining_ticks < 0) remaining_ticks = 0;
 80048b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	da01      	bge.n	80048c2 <move_tick_100Hz+0x45e>
 80048be:	2300      	movs	r3, #0
 80048c0:	64bb      	str	r3, [r7, #72]	@ 0x48
  int32_t base_ticks = (int32_t)lroundf(target_base_speed_ticks);
 80048c2:	ed97 0a13 	vldr	s0, [r7, #76]	@ 0x4c
 80048c6:	f00d fadf 	bl	8011e88 <lroundf>
 80048ca:	6478      	str	r0, [r7, #68]	@ 0x44
  if (base_ticks > remaining_ticks) base_ticks = remaining_ticks;
 80048cc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80048ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80048d0:	429a      	cmp	r2, r3
 80048d2:	dd01      	ble.n	80048d8 <move_tick_100Hz+0x474>
 80048d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80048d6:	647b      	str	r3, [r7, #68]	@ 0x44
  if (base_ticks < 0) base_ticks = 0;
 80048d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80048da:	2b00      	cmp	r3, #0
 80048dc:	da01      	bge.n	80048e2 <move_tick_100Hz+0x47e>
 80048de:	2300      	movs	r3, #0
 80048e0:	647b      	str	r3, [r7, #68]	@ 0x44
  if (base_ticks == 0 && remaining_ticks > 0) base_ticks = 1; // ensure progress
 80048e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d104      	bne.n	80048f2 <move_tick_100Hz+0x48e>
 80048e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	dd01      	ble.n	80048f2 <move_tick_100Hz+0x48e>
 80048ee:	2301      	movs	r3, #1
 80048f0:	647b      	str	r3, [r7, #68]	@ 0x44

  // 5) Calculate yaw correction. Keep forward behavior and make reverse match it
  // by flipping the bias sign when driving backward.
  int32_t yaw_bias = (int32_t)lroundf(-current_yaw * YAW_KP_TICKS_PER_DEG);
 80048f2:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80048f6:	eef1 7a67 	vneg.f32	s15, s15
 80048fa:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 80049a0 <move_tick_100Hz+0x53c>
 80048fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004902:	eeb0 0a67 	vmov.f32	s0, s15
 8004906:	f00d fabf 	bl	8011e88 <lroundf>
 800490a:	6438      	str	r0, [r7, #64]	@ 0x40
  if (ms.dir < 0) yaw_bias = -yaw_bias;
 800490c:	4b21      	ldr	r3, [pc, #132]	@ (8004994 <move_tick_100Hz+0x530>)
 800490e:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8004912:	2b00      	cmp	r3, #0
 8004914:	da02      	bge.n	800491c <move_tick_100Hz+0x4b8>
 8004916:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004918:	425b      	negs	r3, r3
 800491a:	643b      	str	r3, [r7, #64]	@ 0x40
  if (yaw_bias > base_ticks/2) yaw_bias = base_ticks/2;
 800491c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800491e:	0fda      	lsrs	r2, r3, #31
 8004920:	4413      	add	r3, r2
 8004922:	105b      	asrs	r3, r3, #1
 8004924:	461a      	mov	r2, r3
 8004926:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004928:	4293      	cmp	r3, r2
 800492a:	dd04      	ble.n	8004936 <move_tick_100Hz+0x4d2>
 800492c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800492e:	0fda      	lsrs	r2, r3, #31
 8004930:	4413      	add	r3, r2
 8004932:	105b      	asrs	r3, r3, #1
 8004934:	643b      	str	r3, [r7, #64]	@ 0x40
  if (yaw_bias < -(base_ticks/2)) yaw_bias = -(base_ticks/2);
 8004936:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004938:	0fda      	lsrs	r2, r3, #31
 800493a:	4413      	add	r3, r2
 800493c:	105b      	asrs	r3, r3, #1
 800493e:	425b      	negs	r3, r3
 8004940:	461a      	mov	r2, r3
 8004942:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004944:	4293      	cmp	r3, r2
 8004946:	da05      	bge.n	8004954 <move_tick_100Hz+0x4f0>
 8004948:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800494a:	0fda      	lsrs	r2, r3, #31
 800494c:	4413      	add	r3, r2
 800494e:	105b      	asrs	r3, r3, #1
 8004950:	425b      	negs	r3, r3
 8004952:	643b      	str	r3, [r7, #64]	@ 0x40
  
  // 6) Combine base and yaw correction
  int32_t left_target_ticks  = base_ticks - yaw_bias;
 8004954:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004956:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004958:	1ad3      	subs	r3, r2, r3
 800495a:	627b      	str	r3, [r7, #36]	@ 0x24
  int32_t right_target_ticks = base_ticks + yaw_bias;
 800495c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800495e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004960:	4413      	add	r3, r2
 8004962:	623b      	str	r3, [r7, #32]

  // 6. Set the targets for the low-level PID speed controllers
  control_set_target_ticks_per_dt(left_target_ticks * ms.dir, right_target_ticks * ms.dir);
 8004964:	4b0b      	ldr	r3, [pc, #44]	@ (8004994 <move_tick_100Hz+0x530>)
 8004966:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800496a:	461a      	mov	r2, r3
 800496c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800496e:	fb03 f202 	mul.w	r2, r3, r2
 8004972:	4b08      	ldr	r3, [pc, #32]	@ (8004994 <move_tick_100Hz+0x530>)
 8004974:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8004978:	4619      	mov	r1, r3
 800497a:	6a3b      	ldr	r3, [r7, #32]
 800497c:	fb01 f303 	mul.w	r3, r1, r3
 8004980:	4619      	mov	r1, r3
 8004982:	4610      	mov	r0, r2
 8004984:	f7fd f912 	bl	8001bac <control_set_target_ticks_per_dt>
 8004988:	e000      	b.n	800498c <move_tick_100Hz+0x528>
    return; // no active motion plan; nothing else to do
 800498a:	bf00      	nop
}
 800498c:	3770      	adds	r7, #112	@ 0x70
 800498e:	46bd      	mov	sp, r7
 8004990:	bd80      	pop	{r7, pc}
 8004992:	bf00      	nop
 8004994:	20000784 	.word	0x20000784
 8004998:	41f00000 	.word	0x41f00000
 800499c:	40400000 	.word	0x40400000
 80049a0:	40b66666 	.word	0x40b66666

080049a4 <OLED_Refresh_Gram>:

#include "../Inc/oledfont.h"

uint8_t OLED_GRAM[128][8];	 
void OLED_Refresh_Gram(void)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b082      	sub	sp, #8
 80049a8:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 80049aa:	2300      	movs	r3, #0
 80049ac:	71fb      	strb	r3, [r7, #7]
 80049ae:	e026      	b.n	80049fe <OLED_Refresh_Gram+0x5a>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    
 80049b0:	79fb      	ldrb	r3, [r7, #7]
 80049b2:	3b50      	subs	r3, #80	@ 0x50
 80049b4:	b2db      	uxtb	r3, r3
 80049b6:	2100      	movs	r1, #0
 80049b8:	4618      	mov	r0, r3
 80049ba:	f000 f82b 	bl	8004a14 <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      
 80049be:	2100      	movs	r1, #0
 80049c0:	2000      	movs	r0, #0
 80049c2:	f000 f827 	bl	8004a14 <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);        
 80049c6:	2100      	movs	r1, #0
 80049c8:	2010      	movs	r0, #16
 80049ca:	f000 f823 	bl	8004a14 <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA); 
 80049ce:	2300      	movs	r3, #0
 80049d0:	71bb      	strb	r3, [r7, #6]
 80049d2:	e00d      	b.n	80049f0 <OLED_Refresh_Gram+0x4c>
 80049d4:	79ba      	ldrb	r2, [r7, #6]
 80049d6:	79fb      	ldrb	r3, [r7, #7]
 80049d8:	490d      	ldr	r1, [pc, #52]	@ (8004a10 <OLED_Refresh_Gram+0x6c>)
 80049da:	00d2      	lsls	r2, r2, #3
 80049dc:	440a      	add	r2, r1
 80049de:	4413      	add	r3, r2
 80049e0:	781b      	ldrb	r3, [r3, #0]
 80049e2:	2101      	movs	r1, #1
 80049e4:	4618      	mov	r0, r3
 80049e6:	f000 f815 	bl	8004a14 <OLED_WR_Byte>
 80049ea:	79bb      	ldrb	r3, [r7, #6]
 80049ec:	3301      	adds	r3, #1
 80049ee:	71bb      	strb	r3, [r7, #6]
 80049f0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	daed      	bge.n	80049d4 <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)  
 80049f8:	79fb      	ldrb	r3, [r7, #7]
 80049fa:	3301      	adds	r3, #1
 80049fc:	71fb      	strb	r3, [r7, #7]
 80049fe:	79fb      	ldrb	r3, [r7, #7]
 8004a00:	2b07      	cmp	r3, #7
 8004a02:	d9d5      	bls.n	80049b0 <OLED_Refresh_Gram+0xc>
	}   
}
 8004a04:	bf00      	nop
 8004a06:	bf00      	nop
 8004a08:	3708      	adds	r7, #8
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	bd80      	pop	{r7, pc}
 8004a0e:	bf00      	nop
 8004a10:	200007b4 	.word	0x200007b4

08004a14 <OLED_WR_Byte>:

void OLED_WR_Byte(uint8_t dat,uint8_t cmd)
{	
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b084      	sub	sp, #16
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	4603      	mov	r3, r0
 8004a1c:	460a      	mov	r2, r1
 8004a1e:	71fb      	strb	r3, [r7, #7]
 8004a20:	4613      	mov	r3, r2
 8004a22:	71bb      	strb	r3, [r7, #6]
	uint8_t i;			  
	if(cmd)
 8004a24:	79bb      	ldrb	r3, [r7, #6]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d006      	beq.n	8004a38 <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004a30:	481e      	ldr	r0, [pc, #120]	@ (8004aac <OLED_WR_Byte+0x98>)
 8004a32:	f001 fe5d 	bl	80066f0 <HAL_GPIO_WritePin>
 8004a36:	e005      	b.n	8004a44 <OLED_WR_Byte+0x30>
	else 
	  OLED_RS_Clr();		  
 8004a38:	2200      	movs	r2, #0
 8004a3a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004a3e:	481b      	ldr	r0, [pc, #108]	@ (8004aac <OLED_WR_Byte+0x98>)
 8004a40:	f001 fe56 	bl	80066f0 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 8004a44:	2300      	movs	r3, #0
 8004a46:	73fb      	strb	r3, [r7, #15]
 8004a48:	e022      	b.n	8004a90 <OLED_WR_Byte+0x7c>
	{			  
		OLED_SCLK_Clr();
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004a50:	4816      	ldr	r0, [pc, #88]	@ (8004aac <OLED_WR_Byte+0x98>)
 8004a52:	f001 fe4d 	bl	80066f0 <HAL_GPIO_WritePin>
		if(dat&0x80)
 8004a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	da06      	bge.n	8004a6c <OLED_WR_Byte+0x58>
		   OLED_SDIN_Set();
 8004a5e:	2201      	movs	r2, #1
 8004a60:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004a64:	4811      	ldr	r0, [pc, #68]	@ (8004aac <OLED_WR_Byte+0x98>)
 8004a66:	f001 fe43 	bl	80066f0 <HAL_GPIO_WritePin>
 8004a6a:	e005      	b.n	8004a78 <OLED_WR_Byte+0x64>
		else 
		   OLED_SDIN_Clr();
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004a72:	480e      	ldr	r0, [pc, #56]	@ (8004aac <OLED_WR_Byte+0x98>)
 8004a74:	f001 fe3c 	bl	80066f0 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 8004a78:	2201      	movs	r2, #1
 8004a7a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004a7e:	480b      	ldr	r0, [pc, #44]	@ (8004aac <OLED_WR_Byte+0x98>)
 8004a80:	f001 fe36 	bl	80066f0 <HAL_GPIO_WritePin>
		dat<<=1;   
 8004a84:	79fb      	ldrb	r3, [r7, #7]
 8004a86:	005b      	lsls	r3, r3, #1
 8004a88:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 8004a8a:	7bfb      	ldrb	r3, [r7, #15]
 8004a8c:	3301      	adds	r3, #1
 8004a8e:	73fb      	strb	r3, [r7, #15]
 8004a90:	7bfb      	ldrb	r3, [r7, #15]
 8004a92:	2b07      	cmp	r3, #7
 8004a94:	d9d9      	bls.n	8004a4a <OLED_WR_Byte+0x36>
	}				 		  
	OLED_RS_Set();   	  
 8004a96:	2201      	movs	r2, #1
 8004a98:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004a9c:	4803      	ldr	r0, [pc, #12]	@ (8004aac <OLED_WR_Byte+0x98>)
 8004a9e:	f001 fe27 	bl	80066f0 <HAL_GPIO_WritePin>
} 
 8004aa2:	bf00      	nop
 8004aa4:	3710      	adds	r7, #16
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bd80      	pop	{r7, pc}
 8004aaa:	bf00      	nop
 8004aac:	40020c00 	.word	0x40020c00

08004ab0 <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b082      	sub	sp, #8
 8004ab4:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	71fb      	strb	r3, [r7, #7]
 8004aba:	e014      	b.n	8004ae6 <OLED_Clear+0x36>
 8004abc:	2300      	movs	r3, #0
 8004abe:	71bb      	strb	r3, [r7, #6]
 8004ac0:	e00a      	b.n	8004ad8 <OLED_Clear+0x28>
 8004ac2:	79ba      	ldrb	r2, [r7, #6]
 8004ac4:	79fb      	ldrb	r3, [r7, #7]
 8004ac6:	490c      	ldr	r1, [pc, #48]	@ (8004af8 <OLED_Clear+0x48>)
 8004ac8:	00d2      	lsls	r2, r2, #3
 8004aca:	440a      	add	r2, r1
 8004acc:	4413      	add	r3, r2
 8004ace:	2200      	movs	r2, #0
 8004ad0:	701a      	strb	r2, [r3, #0]
 8004ad2:	79bb      	ldrb	r3, [r7, #6]
 8004ad4:	3301      	adds	r3, #1
 8004ad6:	71bb      	strb	r3, [r7, #6]
 8004ad8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	daf0      	bge.n	8004ac2 <OLED_Clear+0x12>
 8004ae0:	79fb      	ldrb	r3, [r7, #7]
 8004ae2:	3301      	adds	r3, #1
 8004ae4:	71fb      	strb	r3, [r7, #7]
 8004ae6:	79fb      	ldrb	r3, [r7, #7]
 8004ae8:	2b07      	cmp	r3, #7
 8004aea:	d9e7      	bls.n	8004abc <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 8004aec:	f7ff ff5a 	bl	80049a4 <OLED_Refresh_Gram>
}
 8004af0:	bf00      	nop
 8004af2:	3708      	adds	r7, #8
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bd80      	pop	{r7, pc}
 8004af8:	200007b4 	.word	0x200007b4

08004afc <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b085      	sub	sp, #20
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	4603      	mov	r3, r0
 8004b04:	71fb      	strb	r3, [r7, #7]
 8004b06:	460b      	mov	r3, r1
 8004b08:	71bb      	strb	r3, [r7, #6]
 8004b0a:	4613      	mov	r3, r2
 8004b0c:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 8004b0e:	2300      	movs	r3, #0
 8004b10:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 8004b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	db41      	blt.n	8004b9e <OLED_DrawPoint+0xa2>
 8004b1a:	79bb      	ldrb	r3, [r7, #6]
 8004b1c:	2b3f      	cmp	r3, #63	@ 0x3f
 8004b1e:	d83e      	bhi.n	8004b9e <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 8004b20:	79bb      	ldrb	r3, [r7, #6]
 8004b22:	08db      	lsrs	r3, r3, #3
 8004b24:	b2db      	uxtb	r3, r3
 8004b26:	f1c3 0307 	rsb	r3, r3, #7
 8004b2a:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 8004b2c:	79bb      	ldrb	r3, [r7, #6]
 8004b2e:	f003 0307 	and.w	r3, r3, #7
 8004b32:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 8004b34:	7b7b      	ldrb	r3, [r7, #13]
 8004b36:	f1c3 0307 	rsb	r3, r3, #7
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b40:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 8004b42:	797b      	ldrb	r3, [r7, #5]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d012      	beq.n	8004b6e <OLED_DrawPoint+0x72>
 8004b48:	79fa      	ldrb	r2, [r7, #7]
 8004b4a:	7bbb      	ldrb	r3, [r7, #14]
 8004b4c:	4917      	ldr	r1, [pc, #92]	@ (8004bac <OLED_DrawPoint+0xb0>)
 8004b4e:	00d2      	lsls	r2, r2, #3
 8004b50:	440a      	add	r2, r1
 8004b52:	4413      	add	r3, r2
 8004b54:	7818      	ldrb	r0, [r3, #0]
 8004b56:	79fa      	ldrb	r2, [r7, #7]
 8004b58:	7bbb      	ldrb	r3, [r7, #14]
 8004b5a:	7bf9      	ldrb	r1, [r7, #15]
 8004b5c:	4301      	orrs	r1, r0
 8004b5e:	b2c8      	uxtb	r0, r1
 8004b60:	4912      	ldr	r1, [pc, #72]	@ (8004bac <OLED_DrawPoint+0xb0>)
 8004b62:	00d2      	lsls	r2, r2, #3
 8004b64:	440a      	add	r2, r1
 8004b66:	4413      	add	r3, r2
 8004b68:	4602      	mov	r2, r0
 8004b6a:	701a      	strb	r2, [r3, #0]
 8004b6c:	e018      	b.n	8004ba0 <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 8004b6e:	79fa      	ldrb	r2, [r7, #7]
 8004b70:	7bbb      	ldrb	r3, [r7, #14]
 8004b72:	490e      	ldr	r1, [pc, #56]	@ (8004bac <OLED_DrawPoint+0xb0>)
 8004b74:	00d2      	lsls	r2, r2, #3
 8004b76:	440a      	add	r2, r1
 8004b78:	4413      	add	r3, r2
 8004b7a:	781b      	ldrb	r3, [r3, #0]
 8004b7c:	b25a      	sxtb	r2, r3
 8004b7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b82:	43db      	mvns	r3, r3
 8004b84:	b25b      	sxtb	r3, r3
 8004b86:	4013      	ands	r3, r2
 8004b88:	b259      	sxtb	r1, r3
 8004b8a:	79fa      	ldrb	r2, [r7, #7]
 8004b8c:	7bbb      	ldrb	r3, [r7, #14]
 8004b8e:	b2c8      	uxtb	r0, r1
 8004b90:	4906      	ldr	r1, [pc, #24]	@ (8004bac <OLED_DrawPoint+0xb0>)
 8004b92:	00d2      	lsls	r2, r2, #3
 8004b94:	440a      	add	r2, r1
 8004b96:	4413      	add	r3, r2
 8004b98:	4602      	mov	r2, r0
 8004b9a:	701a      	strb	r2, [r3, #0]
 8004b9c:	e000      	b.n	8004ba0 <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 8004b9e:	bf00      	nop
}
 8004ba0:	3714      	adds	r7, #20
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba8:	4770      	bx	lr
 8004baa:	bf00      	nop
 8004bac:	200007b4 	.word	0x200007b4

08004bb0 <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 8004bb0:	b590      	push	{r4, r7, lr}
 8004bb2:	b085      	sub	sp, #20
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	4604      	mov	r4, r0
 8004bb8:	4608      	mov	r0, r1
 8004bba:	4611      	mov	r1, r2
 8004bbc:	461a      	mov	r2, r3
 8004bbe:	4623      	mov	r3, r4
 8004bc0:	71fb      	strb	r3, [r7, #7]
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	71bb      	strb	r3, [r7, #6]
 8004bc6:	460b      	mov	r3, r1
 8004bc8:	717b      	strb	r3, [r7, #5]
 8004bca:	4613      	mov	r3, r2
 8004bcc:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 8004bce:	79bb      	ldrb	r3, [r7, #6]
 8004bd0:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 8004bd2:	797b      	ldrb	r3, [r7, #5]
 8004bd4:	3b20      	subs	r3, #32
 8004bd6:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 8004bd8:	2300      	movs	r3, #0
 8004bda:	73bb      	strb	r3, [r7, #14]
 8004bdc:	e04d      	b.n	8004c7a <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 8004bde:	793b      	ldrb	r3, [r7, #4]
 8004be0:	2b0c      	cmp	r3, #12
 8004be2:	d10b      	bne.n	8004bfc <OLED_ShowChar+0x4c>
 8004be4:	797a      	ldrb	r2, [r7, #5]
 8004be6:	7bb9      	ldrb	r1, [r7, #14]
 8004be8:	4828      	ldr	r0, [pc, #160]	@ (8004c8c <OLED_ShowChar+0xdc>)
 8004bea:	4613      	mov	r3, r2
 8004bec:	005b      	lsls	r3, r3, #1
 8004bee:	4413      	add	r3, r2
 8004bf0:	009b      	lsls	r3, r3, #2
 8004bf2:	4403      	add	r3, r0
 8004bf4:	440b      	add	r3, r1
 8004bf6:	781b      	ldrb	r3, [r3, #0]
 8004bf8:	73fb      	strb	r3, [r7, #15]
 8004bfa:	e007      	b.n	8004c0c <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 8004bfc:	797a      	ldrb	r2, [r7, #5]
 8004bfe:	7bbb      	ldrb	r3, [r7, #14]
 8004c00:	4923      	ldr	r1, [pc, #140]	@ (8004c90 <OLED_ShowChar+0xe0>)
 8004c02:	0112      	lsls	r2, r2, #4
 8004c04:	440a      	add	r2, r1
 8004c06:	4413      	add	r3, r2
 8004c08:	781b      	ldrb	r3, [r3, #0]
 8004c0a:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	737b      	strb	r3, [r7, #13]
 8004c10:	e02d      	b.n	8004c6e <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 8004c12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	da07      	bge.n	8004c2a <OLED_ShowChar+0x7a>
 8004c1a:	f897 2020 	ldrb.w	r2, [r7, #32]
 8004c1e:	79b9      	ldrb	r1, [r7, #6]
 8004c20:	79fb      	ldrb	r3, [r7, #7]
 8004c22:	4618      	mov	r0, r3
 8004c24:	f7ff ff6a 	bl	8004afc <OLED_DrawPoint>
 8004c28:	e00c      	b.n	8004c44 <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 8004c2a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	bf0c      	ite	eq
 8004c32:	2301      	moveq	r3, #1
 8004c34:	2300      	movne	r3, #0
 8004c36:	b2db      	uxtb	r3, r3
 8004c38:	461a      	mov	r2, r3
 8004c3a:	79b9      	ldrb	r1, [r7, #6]
 8004c3c:	79fb      	ldrb	r3, [r7, #7]
 8004c3e:	4618      	mov	r0, r3
 8004c40:	f7ff ff5c 	bl	8004afc <OLED_DrawPoint>
			temp<<=1;
 8004c44:	7bfb      	ldrb	r3, [r7, #15]
 8004c46:	005b      	lsls	r3, r3, #1
 8004c48:	73fb      	strb	r3, [r7, #15]
			y++;
 8004c4a:	79bb      	ldrb	r3, [r7, #6]
 8004c4c:	3301      	adds	r3, #1
 8004c4e:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 8004c50:	79ba      	ldrb	r2, [r7, #6]
 8004c52:	7b3b      	ldrb	r3, [r7, #12]
 8004c54:	1ad2      	subs	r2, r2, r3
 8004c56:	793b      	ldrb	r3, [r7, #4]
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	d105      	bne.n	8004c68 <OLED_ShowChar+0xb8>
			{
				y=y0;
 8004c5c:	7b3b      	ldrb	r3, [r7, #12]
 8004c5e:	71bb      	strb	r3, [r7, #6]
				x++;
 8004c60:	79fb      	ldrb	r3, [r7, #7]
 8004c62:	3301      	adds	r3, #1
 8004c64:	71fb      	strb	r3, [r7, #7]
				break;
 8004c66:	e005      	b.n	8004c74 <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 8004c68:	7b7b      	ldrb	r3, [r7, #13]
 8004c6a:	3301      	adds	r3, #1
 8004c6c:	737b      	strb	r3, [r7, #13]
 8004c6e:	7b7b      	ldrb	r3, [r7, #13]
 8004c70:	2b07      	cmp	r3, #7
 8004c72:	d9ce      	bls.n	8004c12 <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 8004c74:	7bbb      	ldrb	r3, [r7, #14]
 8004c76:	3301      	adds	r3, #1
 8004c78:	73bb      	strb	r3, [r7, #14]
 8004c7a:	7bba      	ldrb	r2, [r7, #14]
 8004c7c:	793b      	ldrb	r3, [r7, #4]
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	d3ad      	bcc.n	8004bde <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 8004c82:	bf00      	nop
 8004c84:	bf00      	nop
 8004c86:	3714      	adds	r7, #20
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bd90      	pop	{r4, r7, pc}
 8004c8c:	080120ec 	.word	0x080120ec
 8004c90:	08012560 	.word	0x08012560

08004c94 <OLED_ShowString>:
} 
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b084      	sub	sp, #16
 8004c98:	af02      	add	r7, sp, #8
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	603a      	str	r2, [r7, #0]
 8004c9e:	71fb      	strb	r3, [r7, #7]
 8004ca0:	460b      	mov	r3, r1
 8004ca2:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 8004ca4:	e01f      	b.n	8004ce6 <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 8004ca6:	79fb      	ldrb	r3, [r7, #7]
 8004ca8:	2b7a      	cmp	r3, #122	@ 0x7a
 8004caa:	d904      	bls.n	8004cb6 <OLED_ShowString+0x22>
 8004cac:	2300      	movs	r3, #0
 8004cae:	71fb      	strb	r3, [r7, #7]
 8004cb0:	79bb      	ldrb	r3, [r7, #6]
 8004cb2:	3310      	adds	r3, #16
 8004cb4:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 8004cb6:	79bb      	ldrb	r3, [r7, #6]
 8004cb8:	2b3a      	cmp	r3, #58	@ 0x3a
 8004cba:	d905      	bls.n	8004cc8 <OLED_ShowString+0x34>
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	71fb      	strb	r3, [r7, #7]
 8004cc0:	79fb      	ldrb	r3, [r7, #7]
 8004cc2:	71bb      	strb	r3, [r7, #6]
 8004cc4:	f7ff fef4 	bl	8004ab0 <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	781a      	ldrb	r2, [r3, #0]
 8004ccc:	79b9      	ldrb	r1, [r7, #6]
 8004cce:	79f8      	ldrb	r0, [r7, #7]
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	9300      	str	r3, [sp, #0]
 8004cd4:	230c      	movs	r3, #12
 8004cd6:	f7ff ff6b 	bl	8004bb0 <OLED_ShowChar>
        x+=8;
 8004cda:	79fb      	ldrb	r3, [r7, #7]
 8004cdc:	3308      	adds	r3, #8
 8004cde:	71fb      	strb	r3, [r7, #7]
        p++;
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	3301      	adds	r3, #1
 8004ce4:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	781b      	ldrb	r3, [r3, #0]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d1db      	bne.n	8004ca6 <OLED_ShowString+0x12>
    }  
}	 
 8004cee:	bf00      	nop
 8004cf0:	bf00      	nop
 8004cf2:	3708      	adds	r7, #8
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bd80      	pop	{r7, pc}

08004cf8 <OLED_Init>:

void OLED_Init(void)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 8004cfc:	f002 fe64 	bl	80079c8 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 8004d00:	4b42      	ldr	r3, [pc, #264]	@ (8004e0c <OLED_Init+0x114>)
 8004d02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d04:	4a41      	ldr	r2, [pc, #260]	@ (8004e0c <OLED_Init+0x114>)
 8004d06:	f023 0301 	bic.w	r3, r3, #1
 8004d0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d0c:	4b3f      	ldr	r3, [pc, #252]	@ (8004e0c <OLED_Init+0x114>)
 8004d0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d10:	4a3e      	ldr	r2, [pc, #248]	@ (8004e0c <OLED_Init+0x114>)
 8004d12:	f023 0304 	bic.w	r3, r3, #4
 8004d16:	6713      	str	r3, [r2, #112]	@ 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 8004d18:	f002 fe6a 	bl	80079f0 <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004d22:	483b      	ldr	r0, [pc, #236]	@ (8004e10 <OLED_Init+0x118>)
 8004d24:	f001 fce4 	bl	80066f0 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8004d28:	2064      	movs	r0, #100	@ 0x64
 8004d2a:	f001 f965 	bl	8005ff8 <HAL_Delay>
	OLED_RST_Set();
 8004d2e:	2201      	movs	r2, #1
 8004d30:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004d34:	4836      	ldr	r0, [pc, #216]	@ (8004e10 <OLED_Init+0x118>)
 8004d36:	f001 fcdb 	bl	80066f0 <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 8004d3a:	2100      	movs	r1, #0
 8004d3c:	20ae      	movs	r0, #174	@ 0xae
 8004d3e:	f7ff fe69 	bl	8004a14 <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 8004d42:	2100      	movs	r1, #0
 8004d44:	20d5      	movs	r0, #213	@ 0xd5
 8004d46:	f7ff fe65 	bl	8004a14 <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 8004d4a:	2100      	movs	r1, #0
 8004d4c:	2050      	movs	r0, #80	@ 0x50
 8004d4e:	f7ff fe61 	bl	8004a14 <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 8004d52:	2100      	movs	r1, #0
 8004d54:	20a8      	movs	r0, #168	@ 0xa8
 8004d56:	f7ff fe5d 	bl	8004a14 <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 8004d5a:	2100      	movs	r1, #0
 8004d5c:	203f      	movs	r0, #63	@ 0x3f
 8004d5e:	f7ff fe59 	bl	8004a14 <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 8004d62:	2100      	movs	r1, #0
 8004d64:	20d3      	movs	r0, #211	@ 0xd3
 8004d66:	f7ff fe55 	bl	8004a14 <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 8004d6a:	2100      	movs	r1, #0
 8004d6c:	2000      	movs	r0, #0
 8004d6e:	f7ff fe51 	bl	8004a14 <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 8004d72:	2100      	movs	r1, #0
 8004d74:	2040      	movs	r0, #64	@ 0x40
 8004d76:	f7ff fe4d 	bl	8004a14 <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 8004d7a:	2100      	movs	r1, #0
 8004d7c:	208d      	movs	r0, #141	@ 0x8d
 8004d7e:	f7ff fe49 	bl	8004a14 <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 8004d82:	2100      	movs	r1, #0
 8004d84:	2014      	movs	r0, #20
 8004d86:	f7ff fe45 	bl	8004a14 <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 8004d8a:	2100      	movs	r1, #0
 8004d8c:	2020      	movs	r0, #32
 8004d8e:	f7ff fe41 	bl	8004a14 <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 8004d92:	2100      	movs	r1, #0
 8004d94:	2002      	movs	r0, #2
 8004d96:	f7ff fe3d 	bl	8004a14 <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 8004d9a:	2100      	movs	r1, #0
 8004d9c:	20a1      	movs	r0, #161	@ 0xa1
 8004d9e:	f7ff fe39 	bl	8004a14 <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 8004da2:	2100      	movs	r1, #0
 8004da4:	20c0      	movs	r0, #192	@ 0xc0
 8004da6:	f7ff fe35 	bl	8004a14 <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 8004daa:	2100      	movs	r1, #0
 8004dac:	20da      	movs	r0, #218	@ 0xda
 8004dae:	f7ff fe31 	bl	8004a14 <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 8004db2:	2100      	movs	r1, #0
 8004db4:	2012      	movs	r0, #18
 8004db6:	f7ff fe2d 	bl	8004a14 <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 8004dba:	2100      	movs	r1, #0
 8004dbc:	2081      	movs	r0, #129	@ 0x81
 8004dbe:	f7ff fe29 	bl	8004a14 <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 8004dc2:	2100      	movs	r1, #0
 8004dc4:	20ef      	movs	r0, #239	@ 0xef
 8004dc6:	f7ff fe25 	bl	8004a14 <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 8004dca:	2100      	movs	r1, #0
 8004dcc:	20d9      	movs	r0, #217	@ 0xd9
 8004dce:	f7ff fe21 	bl	8004a14 <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 8004dd2:	2100      	movs	r1, #0
 8004dd4:	20f1      	movs	r0, #241	@ 0xf1
 8004dd6:	f7ff fe1d 	bl	8004a14 <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 8004dda:	2100      	movs	r1, #0
 8004ddc:	20db      	movs	r0, #219	@ 0xdb
 8004dde:	f7ff fe19 	bl	8004a14 <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 8004de2:	2100      	movs	r1, #0
 8004de4:	2030      	movs	r0, #48	@ 0x30
 8004de6:	f7ff fe15 	bl	8004a14 <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 8004dea:	2100      	movs	r1, #0
 8004dec:	20a4      	movs	r0, #164	@ 0xa4
 8004dee:	f7ff fe11 	bl	8004a14 <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 8004df2:	2100      	movs	r1, #0
 8004df4:	20a6      	movs	r0, #166	@ 0xa6
 8004df6:	f7ff fe0d 	bl	8004a14 <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 8004dfa:	2100      	movs	r1, #0
 8004dfc:	20af      	movs	r0, #175	@ 0xaf
 8004dfe:	f7ff fe09 	bl	8004a14 <OLED_WR_Byte>
	OLED_Clear(); 
 8004e02:	f7ff fe55 	bl	8004ab0 <OLED_Clear>
}
 8004e06:	bf00      	nop
 8004e08:	bd80      	pop	{r7, pc}
 8004e0a:	bf00      	nop
 8004e0c:	40023800 	.word	0x40023800
 8004e10:	40020c00 	.word	0x40020c00

08004e14 <PID_init_with_dt>:
                      const fp32 PID[3],
                      fp32 max_out,
                      fp32 max_iout,
                      fp32 max_dout,
                      fp32 dT)
{
 8004e14:	b480      	push	{r7}
 8004e16:	b087      	sub	sp, #28
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6178      	str	r0, [r7, #20]
 8004e1c:	6139      	str	r1, [r7, #16]
 8004e1e:	ed87 0a03 	vstr	s0, [r7, #12]
 8004e22:	edc7 0a02 	vstr	s1, [r7, #8]
 8004e26:	ed87 1a01 	vstr	s2, [r7, #4]
 8004e2a:	edc7 1a00 	vstr	s3, [r7]
    if (!pid || !PID) return;
 8004e2e:	697b      	ldr	r3, [r7, #20]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d04d      	beq.n	8004ed0 <PID_init_with_dt+0xbc>
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d04a      	beq.n	8004ed0 <PID_init_with_dt+0xbc>

    pid->Kp = PID[0];
 8004e3a:	693b      	ldr	r3, [r7, #16]
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	601a      	str	r2, [r3, #0]
    pid->Ki = PID[1];
 8004e42:	693b      	ldr	r3, [r7, #16]
 8004e44:	3304      	adds	r3, #4
 8004e46:	681a      	ldr	r2, [r3, #0]
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	605a      	str	r2, [r3, #4]
    pid->Kd = PID[2];
 8004e4c:	693b      	ldr	r3, [r7, #16]
 8004e4e:	3308      	adds	r3, #8
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	609a      	str	r2, [r3, #8]

    pid->max_out = max_out;
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	68fa      	ldr	r2, [r7, #12]
 8004e5a:	625a      	str	r2, [r3, #36]	@ 0x24
    pid->max_iout = max_iout;
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	68ba      	ldr	r2, [r7, #8]
 8004e60:	629a      	str	r2, [r3, #40]	@ 0x28
    pid->max_dout = max_dout;
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	687a      	ldr	r2, [r7, #4]
 8004e66:	62da      	str	r2, [r3, #44]	@ 0x2c
    pid->dT = dT;
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	683a      	ldr	r2, [r7, #0]
 8004e6c:	631a      	str	r2, [r3, #48]	@ 0x30

    pid->Dbuf[0] = pid->Dbuf[1] = pid->Dbuf[2] = 0.0f;
 8004e6e:	697b      	ldr	r3, [r7, #20]
 8004e70:	f04f 0200 	mov.w	r2, #0
 8004e74:	649a      	str	r2, [r3, #72]	@ 0x48
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	645a      	str	r2, [r3, #68]	@ 0x44
 8004e7e:	697b      	ldr	r3, [r7, #20]
 8004e80:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e82:	697b      	ldr	r3, [r7, #20]
 8004e84:	641a      	str	r2, [r3, #64]	@ 0x40
    pid->error[0] = pid->error[1] = pid->error[2] = 0.0f;
 8004e86:	697b      	ldr	r3, [r7, #20]
 8004e88:	f04f 0200 	mov.w	r2, #0
 8004e8c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004e8e:	697b      	ldr	r3, [r7, #20]
 8004e90:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	639a      	str	r2, [r3, #56]	@ 0x38
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	635a      	str	r2, [r3, #52]	@ 0x34
    pid->Pout = pid->Iout = pid->Dout = pid->out = 0.0f;
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	f04f 0200 	mov.w	r2, #0
 8004ea4:	615a      	str	r2, [r3, #20]
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	695a      	ldr	r2, [r3, #20]
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	621a      	str	r2, [r3, #32]
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	6a1a      	ldr	r2, [r3, #32]
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	61da      	str	r2, [r3, #28]
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	69da      	ldr	r2, [r3, #28]
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	619a      	str	r2, [r3, #24]
    pid->set = pid->fdb = 0.0f;
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	f04f 0200 	mov.w	r2, #0
 8004ec4:	611a      	str	r2, [r3, #16]
 8004ec6:	697b      	ldr	r3, [r7, #20]
 8004ec8:	691a      	ldr	r2, [r3, #16]
 8004eca:	697b      	ldr	r3, [r7, #20]
 8004ecc:	60da      	str	r2, [r3, #12]
 8004ece:	e000      	b.n	8004ed2 <PID_init_with_dt+0xbe>
    if (!pid || !PID) return;
 8004ed0:	bf00      	nop
}
 8004ed2:	371c      	adds	r7, #28
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eda:	4770      	bx	lr

08004edc <PID_calc_with_dt>:

fp32 PID_calc_with_dt(pid_type_def *pid, fp32 input, fp32 target)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b085      	sub	sp, #20
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	60f8      	str	r0, [r7, #12]
 8004ee4:	ed87 0a02 	vstr	s0, [r7, #8]
 8004ee8:	edc7 0a01 	vstr	s1, [r7, #4]
    if (!pid) return 0.0f;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d102      	bne.n	8004ef8 <PID_calc_with_dt+0x1c>
 8004ef2:	f04f 0300 	mov.w	r3, #0
 8004ef6:	e0e5      	b.n	80050c4 <PID_calc_with_dt+0x1e8>

    pid->error[2] = pid->error[1];
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	63da      	str	r2, [r3, #60]	@ 0x3c
    pid->error[1] = pid->error[0];
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	639a      	str	r2, [r3, #56]	@ 0x38
    pid->set = target;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	687a      	ldr	r2, [r7, #4]
 8004f0c:	60da      	str	r2, [r3, #12]
    pid->fdb = input;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	68ba      	ldr	r2, [r7, #8]
 8004f12:	611a      	str	r2, [r3, #16]
    pid->error[0] = target - input;
 8004f14:	ed97 7a01 	vldr	s14, [r7, #4]
 8004f18:	edd7 7a02 	vldr	s15, [r7, #8]
 8004f1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

    // Proportional
    pid->Pout = pid->Kp * pid->error[0];
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	ed93 7a00 	vldr	s14, [r3]
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8004f32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	edc3 7a06 	vstr	s15, [r3, #24]

    // Integral (scaled by dt)
    pid->Iout += pid->Ki * pid->error[0] * pid->dT;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	ed93 7a07 	vldr	s14, [r3, #28]
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	edd3 6a01 	vldr	s13, [r3, #4]
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8004f4e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8004f58:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004f5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	edc3 7a07 	vstr	s15, [r3, #28]
    CLAMP_ABS(pid->Iout, pid->max_iout);
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	ed93 7a07 	vldr	s14, [r3, #28]
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8004f72:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004f76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f7a:	dd04      	ble.n	8004f86 <PID_calc_with_dt+0xaa>
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	61da      	str	r2, [r3, #28]
 8004f84:	e014      	b.n	8004fb0 <PID_calc_with_dt+0xd4>
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	ed93 7a07 	vldr	s14, [r3, #28]
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8004f92:	eef1 7a67 	vneg.f32	s15, s15
 8004f96:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004f9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f9e:	d507      	bpl.n	8004fb0 <PID_calc_with_dt+0xd4>
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8004fa6:	eef1 7a67 	vneg.f32	s15, s15
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	edc3 7a07 	vstr	s15, [r3, #28]

    // Derivative based on error difference (scaled by dt)
    pid->Dbuf[2] = pid->Dbuf[1];
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	649a      	str	r2, [r3, #72]	@ 0x48
    pid->Dbuf[1] = pid->Dbuf[0];
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	645a      	str	r2, [r3, #68]	@ 0x44
    pid->Dbuf[0] = pid->error[0] - pid->error[1];
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8004fcc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
    pid->Dout = pid->Kd * (pid->Dbuf[0] / (pid->dT > 0.0f ? pid->dT : 1.0f));
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	edd3 6a02 	vldr	s13, [r3, #8]
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	ed93 6a10 	vldr	s12, [r3, #64]	@ 0x40
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8004fe8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004fec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ff0:	dd03      	ble.n	8004ffa <PID_calc_with_dt+0x11e>
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8004ff8:	e001      	b.n	8004ffe <PID_calc_with_dt+0x122>
 8004ffa:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8004ffe:	ee86 7a27 	vdiv.f32	s14, s12, s15
 8005002:	ee66 7a87 	vmul.f32	s15, s13, s14
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	edc3 7a08 	vstr	s15, [r3, #32]
    CLAMP_ABS(pid->Dout, pid->max_dout);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	ed93 7a08 	vldr	s14, [r3, #32]
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8005018:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800501c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005020:	dd04      	ble.n	800502c <PID_calc_with_dt+0x150>
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	621a      	str	r2, [r3, #32]
 800502a:	e014      	b.n	8005056 <PID_calc_with_dt+0x17a>
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	ed93 7a08 	vldr	s14, [r3, #32]
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8005038:	eef1 7a67 	vneg.f32	s15, s15
 800503c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005040:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005044:	d507      	bpl.n	8005056 <PID_calc_with_dt+0x17a>
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800504c:	eef1 7a67 	vneg.f32	s15, s15
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	edc3 7a08 	vstr	s15, [r3, #32]

    // Sum and clamp
    pid->out = pid->Pout + pid->Iout + pid->Dout;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	ed93 7a06 	vldr	s14, [r3, #24]
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	edd3 7a07 	vldr	s15, [r3, #28]
 8005062:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	edd3 7a08 	vldr	s15, [r3, #32]
 800506c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	edc3 7a05 	vstr	s15, [r3, #20]
    CLAMP_ABS(pid->out, pid->max_out);
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	ed93 7a05 	vldr	s14, [r3, #20]
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8005082:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005086:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800508a:	dd04      	ble.n	8005096 <PID_calc_with_dt+0x1ba>
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	615a      	str	r2, [r3, #20]
 8005094:	e014      	b.n	80050c0 <PID_calc_with_dt+0x1e4>
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	ed93 7a05 	vldr	s14, [r3, #20]
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80050a2:	eef1 7a67 	vneg.f32	s15, s15
 80050a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80050aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050ae:	d507      	bpl.n	80050c0 <PID_calc_with_dt+0x1e4>
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80050b6:	eef1 7a67 	vneg.f32	s15, s15
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	edc3 7a05 	vstr	s15, [r3, #20]

    return pid->out;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	695b      	ldr	r3, [r3, #20]
}
 80050c4:	ee07 3a90 	vmov	s15, r3
 80050c8:	eeb0 0a67 	vmov.f32	s0, s15
 80050cc:	3714      	adds	r7, #20
 80050ce:	46bd      	mov	sp, r7
 80050d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d4:	4770      	bx	lr

080050d6 <PID_clear>:

void PID_clear(pid_type_def *pid)
{
 80050d6:	b480      	push	{r7}
 80050d8:	b083      	sub	sp, #12
 80050da:	af00      	add	r7, sp, #0
 80050dc:	6078      	str	r0, [r7, #4]
    if (!pid) return;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d030      	beq.n	8005146 <PID_clear+0x70>
    pid->error[0] = pid->error[1] = pid->error[2] = 0.0f;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	f04f 0200 	mov.w	r2, #0
 80050ea:	63da      	str	r2, [r3, #60]	@ 0x3c
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	639a      	str	r2, [r3, #56]	@ 0x38
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	635a      	str	r2, [r3, #52]	@ 0x34
    pid->Dbuf[0] = pid->Dbuf[1] = pid->Dbuf[2] = 0.0f;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	f04f 0200 	mov.w	r2, #0
 8005102:	649a      	str	r2, [r3, #72]	@ 0x48
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	645a      	str	r2, [r3, #68]	@ 0x44
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	641a      	str	r2, [r3, #64]	@ 0x40
    pid->out = pid->Pout = pid->Iout = pid->Dout = 0.0f;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	f04f 0200 	mov.w	r2, #0
 800511a:	621a      	str	r2, [r3, #32]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6a1a      	ldr	r2, [r3, #32]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	61da      	str	r2, [r3, #28]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	69da      	ldr	r2, [r3, #28]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	619a      	str	r2, [r3, #24]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	699a      	ldr	r2, [r3, #24]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	615a      	str	r2, [r3, #20]
    pid->fdb = pid->set = 0.0f;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	f04f 0200 	mov.w	r2, #0
 800513a:	60da      	str	r2, [r3, #12]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	68da      	ldr	r2, [r3, #12]
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	611a      	str	r2, [r3, #16]
 8005144:	e000      	b.n	8005148 <PID_clear+0x72>
    if (!pid) return;
 8005146:	bf00      	nop
}
 8005148:	370c      	adds	r7, #12
 800514a:	46bd      	mov	sp, r7
 800514c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005150:	4770      	bx	lr
	...

08005154 <ultrasonic_init_ex>:
 // === PUBLIC FUNCTION IMPLEMENTATIONS ===
 
 void ultrasonic_init_ex(TIM_HandleTypeDef *htim_echo, uint32_t ic_channel,
                        GPIO_TypeDef* trig_port, uint16_t trig_pin,
                        float tick_us)
 {
 8005154:	b480      	push	{r7}
 8005156:	b087      	sub	sp, #28
 8005158:	af00      	add	r7, sp, #0
 800515a:	6178      	str	r0, [r7, #20]
 800515c:	6139      	str	r1, [r7, #16]
 800515e:	60fa      	str	r2, [r7, #12]
 8005160:	ed87 0a01 	vstr	s0, [r7, #4]
 8005164:	817b      	strh	r3, [r7, #10]
     gp_htim_echo = htim_echo;
 8005166:	4a18      	ldr	r2, [pc, #96]	@ (80051c8 <ultrasonic_init_ex+0x74>)
 8005168:	697b      	ldr	r3, [r7, #20]
 800516a:	6013      	str	r3, [r2, #0]
     gp_trig_port = trig_port;
 800516c:	4a17      	ldr	r2, [pc, #92]	@ (80051cc <ultrasonic_init_ex+0x78>)
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	6013      	str	r3, [r2, #0]
     g_trig_pin = trig_pin;
 8005172:	4a17      	ldr	r2, [pc, #92]	@ (80051d0 <ultrasonic_init_ex+0x7c>)
 8005174:	897b      	ldrh	r3, [r7, #10]
 8005176:	8013      	strh	r3, [r2, #0]
     g_ic_channel = ic_channel;
 8005178:	4a16      	ldr	r2, [pc, #88]	@ (80051d4 <ultrasonic_init_ex+0x80>)
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	6013      	str	r3, [r2, #0]
     g_tick_us = (tick_us > 0.0f) ? tick_us : 1.0f;
 800517e:	edd7 7a01 	vldr	s15, [r7, #4]
 8005182:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005186:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800518a:	dd01      	ble.n	8005190 <ultrasonic_init_ex+0x3c>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	e001      	b.n	8005194 <ultrasonic_init_ex+0x40>
 8005190:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8005194:	4a10      	ldr	r2, [pc, #64]	@ (80051d8 <ultrasonic_init_ex+0x84>)
 8005196:	6013      	str	r3, [r2, #0]
     // Guard: do not attach to TIM8 (servo)
     g_disabled = (gp_htim_echo && gp_htim_echo->Instance == htim8.Instance) ? 1 : 0;
 8005198:	4b0b      	ldr	r3, [pc, #44]	@ (80051c8 <ultrasonic_init_ex+0x74>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d008      	beq.n	80051b2 <ultrasonic_init_ex+0x5e>
 80051a0:	4b09      	ldr	r3, [pc, #36]	@ (80051c8 <ultrasonic_init_ex+0x74>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	681a      	ldr	r2, [r3, #0]
 80051a6:	4b0d      	ldr	r3, [pc, #52]	@ (80051dc <ultrasonic_init_ex+0x88>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	429a      	cmp	r2, r3
 80051ac:	d101      	bne.n	80051b2 <ultrasonic_init_ex+0x5e>
 80051ae:	2301      	movs	r3, #1
 80051b0:	e000      	b.n	80051b4 <ultrasonic_init_ex+0x60>
 80051b2:	2300      	movs	r3, #0
 80051b4:	b2da      	uxtb	r2, r3
 80051b6:	4b0a      	ldr	r3, [pc, #40]	@ (80051e0 <ultrasonic_init_ex+0x8c>)
 80051b8:	701a      	strb	r2, [r3, #0]
 }
 80051ba:	bf00      	nop
 80051bc:	371c      	adds	r7, #28
 80051be:	46bd      	mov	sp, r7
 80051c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c4:	4770      	bx	lr
 80051c6:	bf00      	nop
 80051c8:	20000bb4 	.word	0x20000bb4
 80051cc:	20000bc0 	.word	0x20000bc0
 80051d0:	20000bc4 	.word	0x20000bc4
 80051d4:	20000bb8 	.word	0x20000bb8
 80051d8:	20000074 	.word	0x20000074
 80051dc:	200004d4 	.word	0x200004d4
 80051e0:	20000bbc 	.word	0x20000bbc

080051e4 <ultrasonic_init>:

 void ultrasonic_init(TIM_HandleTypeDef *htim_echo, GPIO_TypeDef* trig_port, uint16_t trig_pin)
 {
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b084      	sub	sp, #16
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	60f8      	str	r0, [r7, #12]
 80051ec:	60b9      	str	r1, [r7, #8]
 80051ee:	4613      	mov	r3, r2
 80051f0:	80fb      	strh	r3, [r7, #6]
     ultrasonic_init_ex(htim_echo, TIM_CHANNEL_1, trig_port, trig_pin, 1.0f);
 80051f2:	88fb      	ldrh	r3, [r7, #6]
 80051f4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80051f8:	68ba      	ldr	r2, [r7, #8]
 80051fa:	2100      	movs	r1, #0
 80051fc:	68f8      	ldr	r0, [r7, #12]
 80051fe:	f7ff ffa9 	bl	8005154 <ultrasonic_init_ex>
 }
 8005202:	bf00      	nop
 8005204:	3710      	adds	r7, #16
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}
	...

0800520c <ultrasonic_trigger>:
 
 void ultrasonic_trigger(void)
 {
 800520c:	b580      	push	{r7, lr}
 800520e:	b086      	sub	sp, #24
 8005210:	af00      	add	r7, sp, #0
    if (g_disabled || gp_htim_echo == NULL || gp_trig_port == NULL) return;
 8005212:	4b2d      	ldr	r3, [pc, #180]	@ (80052c8 <ultrasonic_trigger+0xbc>)
 8005214:	781b      	ldrb	r3, [r3, #0]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d14f      	bne.n	80052ba <ultrasonic_trigger+0xae>
 800521a:	4b2c      	ldr	r3, [pc, #176]	@ (80052cc <ultrasonic_trigger+0xc0>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d04b      	beq.n	80052ba <ultrasonic_trigger+0xae>
 8005222:	4b2b      	ldr	r3, [pc, #172]	@ (80052d0 <ultrasonic_trigger+0xc4>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d047      	beq.n	80052ba <ultrasonic_trigger+0xae>
     // Don't start a new measurement if one is already in progress
     if (g_capture_state != IDLE) {
 800522a:	4b2a      	ldr	r3, [pc, #168]	@ (80052d4 <ultrasonic_trigger+0xc8>)
 800522c:	781b      	ldrb	r3, [r3, #0]
 800522e:	b2db      	uxtb	r3, r3
 8005230:	2b00      	cmp	r3, #0
 8005232:	d144      	bne.n	80052be <ultrasonic_trigger+0xb2>
         return;
     }
 
     // 1. Set the trigger pin HIGH for 10 microseconds
     HAL_GPIO_WritePin(gp_trig_port, g_trig_pin, GPIO_PIN_SET);
 8005234:	4b26      	ldr	r3, [pc, #152]	@ (80052d0 <ultrasonic_trigger+0xc4>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4a27      	ldr	r2, [pc, #156]	@ (80052d8 <ultrasonic_trigger+0xcc>)
 800523a:	8811      	ldrh	r1, [r2, #0]
 800523c:	2201      	movs	r2, #1
 800523e:	4618      	mov	r0, r3
 8005240:	f001 fa56 	bl	80066f0 <HAL_GPIO_WritePin>
     
     // A simple busy-wait for a very short delay.
     // NOTE: For a real application, a more precise delay (like from DWT cycle counter) is better.
     for(int i=0; i<100; i++); // This delay needs to be tuned for your clock speed to be ~10s.
 8005244:	2300      	movs	r3, #0
 8005246:	617b      	str	r3, [r7, #20]
 8005248:	e002      	b.n	8005250 <ultrasonic_trigger+0x44>
 800524a:	697b      	ldr	r3, [r7, #20]
 800524c:	3301      	adds	r3, #1
 800524e:	617b      	str	r3, [r7, #20]
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	2b63      	cmp	r3, #99	@ 0x63
 8005254:	ddf9      	ble.n	800524a <ultrasonic_trigger+0x3e>
     
     HAL_GPIO_WritePin(gp_trig_port, g_trig_pin, GPIO_PIN_RESET);
 8005256:	4b1e      	ldr	r3, [pc, #120]	@ (80052d0 <ultrasonic_trigger+0xc4>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4a1f      	ldr	r2, [pc, #124]	@ (80052d8 <ultrasonic_trigger+0xcc>)
 800525c:	8811      	ldrh	r1, [r2, #0]
 800525e:	2200      	movs	r2, #0
 8005260:	4618      	mov	r0, r3
 8005262:	f001 fa45 	bl	80066f0 <HAL_GPIO_WritePin>
 
    // 2. Configure for rising edge capture and start
    TIM_IC_InitTypeDef sConfig = {0};
 8005266:	1d3b      	adds	r3, r7, #4
 8005268:	2200      	movs	r2, #0
 800526a:	601a      	str	r2, [r3, #0]
 800526c:	605a      	str	r2, [r3, #4]
 800526e:	609a      	str	r2, [r3, #8]
 8005270:	60da      	str	r2, [r3, #12]
    sConfig.ICPolarity  = TIM_INPUTCHANNELPOLARITY_RISING;
 8005272:	2300      	movs	r3, #0
 8005274:	607b      	str	r3, [r7, #4]
    sConfig.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8005276:	2301      	movs	r3, #1
 8005278:	60bb      	str	r3, [r7, #8]
    sConfig.ICPrescaler = TIM_ICPSC_DIV1;
 800527a:	2300      	movs	r3, #0
 800527c:	60fb      	str	r3, [r7, #12]
    sConfig.ICFilter    = 0;
 800527e:	2300      	movs	r3, #0
 8005280:	613b      	str	r3, [r7, #16]
    HAL_TIM_IC_ConfigChannel(gp_htim_echo, &sConfig, g_ic_channel);
 8005282:	4b12      	ldr	r3, [pc, #72]	@ (80052cc <ultrasonic_trigger+0xc0>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4a15      	ldr	r2, [pc, #84]	@ (80052dc <ultrasonic_trigger+0xd0>)
 8005288:	6812      	ldr	r2, [r2, #0]
 800528a:	1d39      	adds	r1, r7, #4
 800528c:	4618      	mov	r0, r3
 800528e:	f003 fe51 	bl	8008f34 <HAL_TIM_IC_ConfigChannel>
    g_is_first_capture = 1;
 8005292:	4b13      	ldr	r3, [pc, #76]	@ (80052e0 <ultrasonic_trigger+0xd4>)
 8005294:	2201      	movs	r2, #1
 8005296:	701a      	strb	r2, [r3, #0]
    g_capture_state = WAITING_FOR_RISING_EDGE;
 8005298:	4b0e      	ldr	r3, [pc, #56]	@ (80052d4 <ultrasonic_trigger+0xc8>)
 800529a:	2201      	movs	r2, #1
 800529c:	701a      	strb	r2, [r3, #0]
    __HAL_TIM_SET_COUNTER(gp_htim_echo, 0);
 800529e:	4b0b      	ldr	r3, [pc, #44]	@ (80052cc <ultrasonic_trigger+0xc0>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	2200      	movs	r2, #0
 80052a6:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_IC_Start_IT(gp_htim_echo, g_ic_channel);
 80052a8:	4b08      	ldr	r3, [pc, #32]	@ (80052cc <ultrasonic_trigger+0xc0>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4a0b      	ldr	r2, [pc, #44]	@ (80052dc <ultrasonic_trigger+0xd0>)
 80052ae:	6812      	ldr	r2, [r2, #0]
 80052b0:	4611      	mov	r1, r2
 80052b2:	4618      	mov	r0, r3
 80052b4:	f003 fa44 	bl	8008740 <HAL_TIM_IC_Start_IT>
 80052b8:	e002      	b.n	80052c0 <ultrasonic_trigger+0xb4>
    if (g_disabled || gp_htim_echo == NULL || gp_trig_port == NULL) return;
 80052ba:	bf00      	nop
 80052bc:	e000      	b.n	80052c0 <ultrasonic_trigger+0xb4>
         return;
 80052be:	bf00      	nop
 }
 80052c0:	3718      	adds	r7, #24
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}
 80052c6:	bf00      	nop
 80052c8:	20000bbc 	.word	0x20000bbc
 80052cc:	20000bb4 	.word	0x20000bb4
 80052d0:	20000bc0 	.word	0x20000bc0
 80052d4:	20000bc6 	.word	0x20000bc6
 80052d8:	20000bc4 	.word	0x20000bc4
 80052dc:	20000bb8 	.word	0x20000bb8
 80052e0:	20000078 	.word	0x20000078

080052e4 <ultrasonic_get_distance_cm>:
 
 float ultrasonic_get_distance_cm(void)
 {
 80052e4:	b480      	push	{r7}
 80052e6:	af00      	add	r7, sp, #0
     return g_distance_cm;
 80052e8:	4b04      	ldr	r3, [pc, #16]	@ (80052fc <ultrasonic_get_distance_cm+0x18>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	ee07 3a90 	vmov	s15, r3
 }
 80052f0:	eeb0 0a67 	vmov.f32	s0, s15
 80052f4:	46bd      	mov	sp, r7
 80052f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fa:	4770      	bx	lr
 80052fc:	20000bd0 	.word	0x20000bd0

08005300 <HAL_TIM_IC_CaptureCallback>:
 /**
   * @brief  Input Capture callback. This is called by the HAL_TIM_IRQHandler.
   * @param  htim: pointer to the TIM_HandleTypeDef structure.
   */
  void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
  {
 8005300:	b580      	push	{r7, lr}
 8005302:	b08a      	sub	sp, #40	@ 0x28
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
      // Ensure the interrupt is from our echo timer
      if (g_disabled || gp_htim_echo == NULL) return;
 8005308:	4b4b      	ldr	r3, [pc, #300]	@ (8005438 <HAL_TIM_IC_CaptureCallback+0x138>)
 800530a:	781b      	ldrb	r3, [r3, #0]
 800530c:	2b00      	cmp	r3, #0
 800530e:	f040 808f 	bne.w	8005430 <HAL_TIM_IC_CaptureCallback+0x130>
 8005312:	4b4a      	ldr	r3, [pc, #296]	@ (800543c <HAL_TIM_IC_CaptureCallback+0x13c>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	2b00      	cmp	r3, #0
 8005318:	f000 808a 	beq.w	8005430 <HAL_TIM_IC_CaptureCallback+0x130>
      if (htim->Instance == gp_htim_echo->Instance)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681a      	ldr	r2, [r3, #0]
 8005320:	4b46      	ldr	r3, [pc, #280]	@ (800543c <HAL_TIM_IC_CaptureCallback+0x13c>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	429a      	cmp	r2, r3
 8005328:	f040 8083 	bne.w	8005432 <HAL_TIM_IC_CaptureCallback+0x132>
      {
          if (g_is_first_capture)
 800532c:	4b44      	ldr	r3, [pc, #272]	@ (8005440 <HAL_TIM_IC_CaptureCallback+0x140>)
 800532e:	781b      	ldrb	r3, [r3, #0]
 8005330:	b2db      	uxtb	r3, r3
 8005332:	2b00      	cmp	r3, #0
 8005334:	d032      	beq.n	800539c <HAL_TIM_IC_CaptureCallback+0x9c>
          {
              // --- First capture: Rising Edge ---
              g_rising_edge_time = HAL_TIM_ReadCapturedValue(htim, g_ic_channel);
 8005336:	4b43      	ldr	r3, [pc, #268]	@ (8005444 <HAL_TIM_IC_CaptureCallback+0x144>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4619      	mov	r1, r3
 800533c:	6878      	ldr	r0, [r7, #4]
 800533e:	f004 f81f 	bl	8009380 <HAL_TIM_ReadCapturedValue>
 8005342:	4603      	mov	r3, r0
 8005344:	4a40      	ldr	r2, [pc, #256]	@ (8005448 <HAL_TIM_IC_CaptureCallback+0x148>)
 8005346:	6013      	str	r3, [r2, #0]
              g_is_first_capture = 0; // Next capture is falling edge
 8005348:	4b3d      	ldr	r3, [pc, #244]	@ (8005440 <HAL_TIM_IC_CaptureCallback+0x140>)
 800534a:	2200      	movs	r2, #0
 800534c:	701a      	strb	r2, [r3, #0]
              g_capture_state = WAITING_FOR_FALLING_EDGE;
 800534e:	4b3f      	ldr	r3, [pc, #252]	@ (800544c <HAL_TIM_IC_CaptureCallback+0x14c>)
 8005350:	2202      	movs	r2, #2
 8005352:	701a      	strb	r2, [r3, #0]
              // Switch to falling edge
              TIM_IC_InitTypeDef sConfig = {0};
 8005354:	f107 030c 	add.w	r3, r7, #12
 8005358:	2200      	movs	r2, #0
 800535a:	601a      	str	r2, [r3, #0]
 800535c:	605a      	str	r2, [r3, #4]
 800535e:	609a      	str	r2, [r3, #8]
 8005360:	60da      	str	r2, [r3, #12]
              sConfig.ICPolarity  = TIM_INPUTCHANNELPOLARITY_FALLING;
 8005362:	2302      	movs	r3, #2
 8005364:	60fb      	str	r3, [r7, #12]
              sConfig.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8005366:	2301      	movs	r3, #1
 8005368:	613b      	str	r3, [r7, #16]
              sConfig.ICPrescaler = TIM_ICPSC_DIV1;
 800536a:	2300      	movs	r3, #0
 800536c:	617b      	str	r3, [r7, #20]
              sConfig.ICFilter    = 0;
 800536e:	2300      	movs	r3, #0
 8005370:	61bb      	str	r3, [r7, #24]
              HAL_TIM_IC_Stop_IT(htim, g_ic_channel);
 8005372:	4b34      	ldr	r3, [pc, #208]	@ (8005444 <HAL_TIM_IC_CaptureCallback+0x144>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4619      	mov	r1, r3
 8005378:	6878      	ldr	r0, [r7, #4]
 800537a:	f003 fb09 	bl	8008990 <HAL_TIM_IC_Stop_IT>
              HAL_TIM_IC_ConfigChannel(htim, &sConfig, g_ic_channel);
 800537e:	4b31      	ldr	r3, [pc, #196]	@ (8005444 <HAL_TIM_IC_CaptureCallback+0x144>)
 8005380:	681a      	ldr	r2, [r3, #0]
 8005382:	f107 030c 	add.w	r3, r7, #12
 8005386:	4619      	mov	r1, r3
 8005388:	6878      	ldr	r0, [r7, #4]
 800538a:	f003 fdd3 	bl	8008f34 <HAL_TIM_IC_ConfigChannel>
              HAL_TIM_IC_Start_IT(htim, g_ic_channel);
 800538e:	4b2d      	ldr	r3, [pc, #180]	@ (8005444 <HAL_TIM_IC_CaptureCallback+0x144>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	4619      	mov	r1, r3
 8005394:	6878      	ldr	r0, [r7, #4]
 8005396:	f003 f9d3 	bl	8008740 <HAL_TIM_IC_Start_IT>
 800539a:	e04a      	b.n	8005432 <HAL_TIM_IC_CaptureCallback+0x132>
          }
          else
          {
              // --- Second capture: Falling Edge ---
              g_falling_edge_time = HAL_TIM_ReadCapturedValue(htim, g_ic_channel);
 800539c:	4b29      	ldr	r3, [pc, #164]	@ (8005444 <HAL_TIM_IC_CaptureCallback+0x144>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4619      	mov	r1, r3
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f003 ffec 	bl	8009380 <HAL_TIM_ReadCapturedValue>
 80053a8:	4603      	mov	r3, r0
 80053aa:	4a29      	ldr	r2, [pc, #164]	@ (8005450 <HAL_TIM_IC_CaptureCallback+0x150>)
 80053ac:	6013      	str	r3, [r2, #0]
  
              // Stop the timer to prevent further interrupts until the next trigger
              HAL_TIM_IC_Stop_IT(htim, g_ic_channel);
 80053ae:	4b25      	ldr	r3, [pc, #148]	@ (8005444 <HAL_TIM_IC_CaptureCallback+0x144>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4619      	mov	r1, r3
 80053b4:	6878      	ldr	r0, [r7, #4]
 80053b6:	f003 faeb 	bl	8008990 <HAL_TIM_IC_Stop_IT>
  
              // Calculate the pulse duration
              uint32_t pulse_ticks;
              if (g_falling_edge_time >= g_rising_edge_time) {
 80053ba:	4b25      	ldr	r3, [pc, #148]	@ (8005450 <HAL_TIM_IC_CaptureCallback+0x150>)
 80053bc:	681a      	ldr	r2, [r3, #0]
 80053be:	4b22      	ldr	r3, [pc, #136]	@ (8005448 <HAL_TIM_IC_CaptureCallback+0x148>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	429a      	cmp	r2, r3
 80053c4:	d306      	bcc.n	80053d4 <HAL_TIM_IC_CaptureCallback+0xd4>
                  pulse_ticks = g_falling_edge_time - g_rising_edge_time;
 80053c6:	4b22      	ldr	r3, [pc, #136]	@ (8005450 <HAL_TIM_IC_CaptureCallback+0x150>)
 80053c8:	681a      	ldr	r2, [r3, #0]
 80053ca:	4b1f      	ldr	r3, [pc, #124]	@ (8005448 <HAL_TIM_IC_CaptureCallback+0x148>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	1ad3      	subs	r3, r2, r3
 80053d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80053d2:	e00d      	b.n	80053f0 <HAL_TIM_IC_CaptureCallback+0xf0>
              } else { // Timer overflowed
                  uint32_t arr = __HAL_TIM_GET_AUTORELOAD(gp_htim_echo);
 80053d4:	4b19      	ldr	r3, [pc, #100]	@ (800543c <HAL_TIM_IC_CaptureCallback+0x13c>)
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053dc:	623b      	str	r3, [r7, #32]
                  pulse_ticks = (arr + 1u - g_rising_edge_time) + g_falling_edge_time;
 80053de:	4b1a      	ldr	r3, [pc, #104]	@ (8005448 <HAL_TIM_IC_CaptureCallback+0x148>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	6a3a      	ldr	r2, [r7, #32]
 80053e4:	1ad2      	subs	r2, r2, r3
 80053e6:	4b1a      	ldr	r3, [pc, #104]	@ (8005450 <HAL_TIM_IC_CaptureCallback+0x150>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4413      	add	r3, r2
 80053ec:	3301      	adds	r3, #1
 80053ee:	627b      	str	r3, [r7, #36]	@ 0x24
              }
  
              // Calculate the distance
              float pulse_us = (float)pulse_ticks * g_tick_us;
 80053f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053f2:	ee07 3a90 	vmov	s15, r3
 80053f6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80053fa:	4b16      	ldr	r3, [pc, #88]	@ (8005454 <HAL_TIM_IC_CaptureCallback+0x154>)
 80053fc:	edd3 7a00 	vldr	s15, [r3]
 8005400:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005404:	edc7 7a07 	vstr	s15, [r7, #28]
              g_distance_cm = (pulse_us * SPEED_OF_SOUND_CM_PER_US) / 2.0f;
 8005408:	edd7 7a07 	vldr	s15, [r7, #28]
 800540c:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8005458 <HAL_TIM_IC_CaptureCallback+0x158>
 8005410:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005414:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8005418:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800541c:	4b0f      	ldr	r3, [pc, #60]	@ (800545c <HAL_TIM_IC_CaptureCallback+0x15c>)
 800541e:	edc3 7a00 	vstr	s15, [r3]
  
              // --- Cleanup for next measurement ---
              g_is_first_capture = 1; // Reset flag for the next trigger
 8005422:	4b07      	ldr	r3, [pc, #28]	@ (8005440 <HAL_TIM_IC_CaptureCallback+0x140>)
 8005424:	2201      	movs	r2, #1
 8005426:	701a      	strb	r2, [r3, #0]
              g_capture_state = IDLE; // Ready for another trigger
 8005428:	4b08      	ldr	r3, [pc, #32]	@ (800544c <HAL_TIM_IC_CaptureCallback+0x14c>)
 800542a:	2200      	movs	r2, #0
 800542c:	701a      	strb	r2, [r3, #0]
 800542e:	e000      	b.n	8005432 <HAL_TIM_IC_CaptureCallback+0x132>
      if (g_disabled || gp_htim_echo == NULL) return;
 8005430:	bf00      	nop
            }
        }
 8005432:	3728      	adds	r7, #40	@ 0x28
 8005434:	46bd      	mov	sp, r7
 8005436:	bd80      	pop	{r7, pc}
 8005438:	20000bbc 	.word	0x20000bbc
 800543c:	20000bb4 	.word	0x20000bb4
 8005440:	20000078 	.word	0x20000078
 8005444:	20000bb8 	.word	0x20000bb8
 8005448:	20000bc8 	.word	0x20000bc8
 800544c:	20000bc6 	.word	0x20000bc6
 8005450:	20000bcc 	.word	0x20000bcc
 8005454:	20000074 	.word	0x20000074
 8005458:	3d0c7e28 	.word	0x3d0c7e28
 800545c:	20000bd0 	.word	0x20000bd0

08005460 <Servo_Center>:
 8005460:	b580      	push	{r7, lr}
 8005462:	b082      	sub	sp, #8
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	8a5b      	ldrh	r3, [r3, #18]
 800546c:	4619      	mov	r1, r3
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f000 f89f 	bl	80055b2 <Servo_WriteUS>
 8005474:	bf00      	nop
 8005476:	3708      	adds	r7, #8
 8005478:	46bd      	mov	sp, r7
 800547a:	bd80      	pop	{r7, pc}

0800547c <Servo_US2CCR>:
    if (ccr_counts > s->arr) ccr_counts = s->arr;
    __HAL_TIM_SET_COMPARE(s->htim, s->channel, ccr_counts);
}

/** Convert s  CCR counts */
static inline uint32_t Servo_US2CCR(const Servo *s, uint16_t us) {
 800547c:	b480      	push	{r7}
 800547e:	b085      	sub	sp, #20
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
 8005484:	460b      	mov	r3, r1
 8005486:	807b      	strh	r3, [r7, #2]
    float c = us / s->tick_us;
 8005488:	887b      	ldrh	r3, [r7, #2]
 800548a:	ee07 3a90 	vmov	s15, r3
 800548e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	ed93 7a02 	vldr	s14, [r3, #8]
 8005498:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800549c:	edc7 7a03 	vstr	s15, [r7, #12]
    if (c < 0) c = 0;
 80054a0:	edd7 7a03 	vldr	s15, [r7, #12]
 80054a4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80054a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054ac:	d502      	bpl.n	80054b4 <Servo_US2CCR+0x38>
 80054ae:	f04f 0300 	mov.w	r3, #0
 80054b2:	60fb      	str	r3, [r7, #12]
    if (c > (float)s->arr) c = (float)s->arr;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	68db      	ldr	r3, [r3, #12]
 80054b8:	ee07 3a90 	vmov	s15, r3
 80054bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054c0:	ed97 7a03 	vldr	s14, [r7, #12]
 80054c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80054c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054cc:	dd07      	ble.n	80054de <Servo_US2CCR+0x62>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	68db      	ldr	r3, [r3, #12]
 80054d2:	ee07 3a90 	vmov	s15, r3
 80054d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054da:	edc7 7a03 	vstr	s15, [r7, #12]
    return (uint32_t)(c + 0.5f);
 80054de:	edd7 7a03 	vldr	s15, [r7, #12]
 80054e2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80054e6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80054ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80054ee:	ee17 3a90 	vmov	r3, s15
}
 80054f2:	4618      	mov	r0, r3
 80054f4:	3714      	adds	r7, #20
 80054f6:	46bd      	mov	sp, r7
 80054f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fc:	4770      	bx	lr

080054fe <_get_arr>:
#include "servo.h"

static inline uint32_t _get_arr(TIM_HandleTypeDef *htim) {
 80054fe:	b480      	push	{r7}
 8005500:	b083      	sub	sp, #12
 8005502:	af00      	add	r7, sp, #0
 8005504:	6078      	str	r0, [r7, #4]
    return __HAL_TIM_GET_AUTORELOAD(htim);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
}
 800550c:	4618      	mov	r0, r3
 800550e:	370c      	adds	r7, #12
 8005510:	46bd      	mov	sp, r7
 8005512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005516:	4770      	bx	lr

08005518 <Servo_Attach>:
                  TIM_HandleTypeDef *htim,
                  uint32_t channel,
                  float tick_us,
                  uint16_t min_us,
                  uint16_t center_us,
                  uint16_t max_us) {
 8005518:	b580      	push	{r7, lr}
 800551a:	b086      	sub	sp, #24
 800551c:	af00      	add	r7, sp, #0
 800551e:	6178      	str	r0, [r7, #20]
 8005520:	6139      	str	r1, [r7, #16]
 8005522:	60fa      	str	r2, [r7, #12]
 8005524:	ed87 0a02 	vstr	s0, [r7, #8]
 8005528:	80fb      	strh	r3, [r7, #6]
    if (!s) return;
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d018      	beq.n	8005562 <Servo_Attach+0x4a>
    s->htim       = htim;
 8005530:	697b      	ldr	r3, [r7, #20]
 8005532:	693a      	ldr	r2, [r7, #16]
 8005534:	601a      	str	r2, [r3, #0]
    s->channel    = channel;
 8005536:	697b      	ldr	r3, [r7, #20]
 8005538:	68fa      	ldr	r2, [r7, #12]
 800553a:	605a      	str	r2, [r3, #4]
    s->tick_us    = tick_us;
 800553c:	697b      	ldr	r3, [r7, #20]
 800553e:	68ba      	ldr	r2, [r7, #8]
 8005540:	609a      	str	r2, [r3, #8]
    s->arr        = _get_arr(htim);
 8005542:	6938      	ldr	r0, [r7, #16]
 8005544:	f7ff ffdb 	bl	80054fe <_get_arr>
 8005548:	4602      	mov	r2, r0
 800554a:	697b      	ldr	r3, [r7, #20]
 800554c:	60da      	str	r2, [r3, #12]
    s->min_us     = min_us;
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	88fa      	ldrh	r2, [r7, #6]
 8005552:	821a      	strh	r2, [r3, #16]
    s->center_us  = center_us;
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	8c3a      	ldrh	r2, [r7, #32]
 8005558:	825a      	strh	r2, [r3, #18]
    s->max_us     = max_us;
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800555e:	829a      	strh	r2, [r3, #20]
 8005560:	e000      	b.n	8005564 <Servo_Attach+0x4c>
    if (!s) return;
 8005562:	bf00      	nop
}
 8005564:	3718      	adds	r7, #24
 8005566:	46bd      	mov	sp, r7
 8005568:	bd80      	pop	{r7, pc}

0800556a <Servo_Start>:

HAL_StatusTypeDef Servo_Start(Servo *s) {
 800556a:	b580      	push	{r7, lr}
 800556c:	b084      	sub	sp, #16
 800556e:	af00      	add	r7, sp, #0
 8005570:	6078      	str	r0, [r7, #4]
    if (!s || !s->htim) return HAL_ERROR;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d003      	beq.n	8005580 <Servo_Start+0x16>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d101      	bne.n	8005584 <Servo_Start+0x1a>
 8005580:	2301      	movs	r3, #1
 8005582:	e012      	b.n	80055aa <Servo_Start+0x40>
    HAL_StatusTypeDef st = HAL_TIM_PWM_Start(s->htim, s->channel);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	4619      	mov	r1, r3
 800558e:	4610      	mov	r0, r2
 8005590:	f002 ffb4 	bl	80084fc <HAL_TIM_PWM_Start>
 8005594:	4603      	mov	r3, r0
 8005596:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) return st;
 8005598:	7bfb      	ldrb	r3, [r7, #15]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d001      	beq.n	80055a2 <Servo_Start+0x38>
 800559e:	7bfb      	ldrb	r3, [r7, #15]
 80055a0:	e003      	b.n	80055aa <Servo_Start+0x40>
    Servo_Center(s); // snap to center on start
 80055a2:	6878      	ldr	r0, [r7, #4]
 80055a4:	f7ff ff5c 	bl	8005460 <Servo_Center>
    return HAL_OK;
 80055a8:	2300      	movs	r3, #0
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	3710      	adds	r7, #16
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}

080055b2 <Servo_WriteUS>:
HAL_StatusTypeDef Servo_Stop(Servo *s) {
    if (!s || !s->htim) return HAL_ERROR;
    return HAL_TIM_PWM_Stop(s->htim, s->channel);
}

void Servo_WriteUS(Servo *s, uint16_t pulse_us) {
 80055b2:	b580      	push	{r7, lr}
 80055b4:	b084      	sub	sp, #16
 80055b6:	af00      	add	r7, sp, #0
 80055b8:	6078      	str	r0, [r7, #4]
 80055ba:	460b      	mov	r3, r1
 80055bc:	807b      	strh	r3, [r7, #2]
    if (!s || !s->htim) return;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d03d      	beq.n	8005640 <Servo_WriteUS+0x8e>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d039      	beq.n	8005640 <Servo_WriteUS+0x8e>
    // clamp to limits
    if (pulse_us < s->min_us) pulse_us = s->min_us;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	8a1b      	ldrh	r3, [r3, #16]
 80055d0:	887a      	ldrh	r2, [r7, #2]
 80055d2:	429a      	cmp	r2, r3
 80055d4:	d202      	bcs.n	80055dc <Servo_WriteUS+0x2a>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	8a1b      	ldrh	r3, [r3, #16]
 80055da:	807b      	strh	r3, [r7, #2]
    if (pulse_us > s->max_us) pulse_us = s->max_us;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	8a9b      	ldrh	r3, [r3, #20]
 80055e0:	887a      	ldrh	r2, [r7, #2]
 80055e2:	429a      	cmp	r2, r3
 80055e4:	d902      	bls.n	80055ec <Servo_WriteUS+0x3a>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	8a9b      	ldrh	r3, [r3, #20]
 80055ea:	807b      	strh	r3, [r7, #2]
    uint32_t ccr = Servo_US2CCR(s, pulse_us);
 80055ec:	887b      	ldrh	r3, [r7, #2]
 80055ee:	4619      	mov	r1, r3
 80055f0:	6878      	ldr	r0, [r7, #4]
 80055f2:	f7ff ff43 	bl	800547c <Servo_US2CCR>
 80055f6:	60f8      	str	r0, [r7, #12]
    __HAL_TIM_SET_COMPARE(s->htim, s->channel, ccr);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d105      	bne.n	800560c <Servo_WriteUS+0x5a>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	68fa      	ldr	r2, [r7, #12]
 8005608:	635a      	str	r2, [r3, #52]	@ 0x34
 800560a:	e01a      	b.n	8005642 <Servo_WriteUS+0x90>
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	2b04      	cmp	r3, #4
 8005612:	d105      	bne.n	8005620 <Servo_WriteUS+0x6e>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	681a      	ldr	r2, [r3, #0]
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	6393      	str	r3, [r2, #56]	@ 0x38
 800561e:	e010      	b.n	8005642 <Servo_WriteUS+0x90>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	2b08      	cmp	r3, #8
 8005626:	d105      	bne.n	8005634 <Servo_WriteUS+0x82>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	681a      	ldr	r2, [r3, #0]
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8005632:	e006      	b.n	8005642 <Servo_WriteUS+0x90>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	681a      	ldr	r2, [r3, #0]
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	6413      	str	r3, [r2, #64]	@ 0x40
 800563e:	e000      	b.n	8005642 <Servo_WriteUS+0x90>
    if (!s || !s->htim) return;
 8005640:	bf00      	nop
}
 8005642:	3710      	adds	r7, #16
 8005644:	46bd      	mov	sp, r7
 8005646:	bd80      	pop	{r7, pc}

08005648 <Servo_WriteAngle>:

void Servo_WriteAngle(Servo *s, float deg) {
 8005648:	b580      	push	{r7, lr}
 800564a:	b086      	sub	sp, #24
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
 8005650:	ed87 0a00 	vstr	s0, [r7]
    if (!s) return;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d058      	beq.n	800570c <Servo_WriteAngle+0xc4>
    if (deg < 0) {
 800565a:	edd7 7a00 	vldr	s15, [r7]
 800565e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005662:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005666:	d528      	bpl.n	80056ba <Servo_WriteAngle+0x72>
        // map [100..0]  [min_us..center_us]
        float t = deg / -100.0f; // 0..1
 8005668:	ed97 7a00 	vldr	s14, [r7]
 800566c:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8005714 <Servo_WriteAngle+0xcc>
 8005670:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005674:	edc7 7a03 	vstr	s15, [r7, #12]
        uint16_t us = (uint16_t)((float)s->center_us - t * (s->center_us - s->min_us));
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	8a5b      	ldrh	r3, [r3, #18]
 800567c:	ee07 3a90 	vmov	s15, r3
 8005680:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	8a5b      	ldrh	r3, [r3, #18]
 8005688:	461a      	mov	r2, r3
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	8a1b      	ldrh	r3, [r3, #16]
 800568e:	1ad3      	subs	r3, r2, r3
 8005690:	ee07 3a90 	vmov	s15, r3
 8005694:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8005698:	edd7 7a03 	vldr	s15, [r7, #12]
 800569c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80056a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80056a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80056a8:	ee17 3a90 	vmov	r3, s15
 80056ac:	817b      	strh	r3, [r7, #10]
        Servo_WriteUS(s, us);
 80056ae:	897b      	ldrh	r3, [r7, #10]
 80056b0:	4619      	mov	r1, r3
 80056b2:	6878      	ldr	r0, [r7, #4]
 80056b4:	f7ff ff7d 	bl	80055b2 <Servo_WriteUS>
 80056b8:	e029      	b.n	800570e <Servo_WriteAngle+0xc6>
    } else {
        // map [0..+100]  [center_us..max_us]
        float t = deg / 100.0f; // 0..1
 80056ba:	ed97 7a00 	vldr	s14, [r7]
 80056be:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8005718 <Servo_WriteAngle+0xd0>
 80056c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80056c6:	edc7 7a05 	vstr	s15, [r7, #20]
        uint16_t us = (uint16_t)((float)s->center_us + t * (s->max_us - s->center_us));
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	8a5b      	ldrh	r3, [r3, #18]
 80056ce:	ee07 3a90 	vmov	s15, r3
 80056d2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	8a9b      	ldrh	r3, [r3, #20]
 80056da:	461a      	mov	r2, r3
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	8a5b      	ldrh	r3, [r3, #18]
 80056e0:	1ad3      	subs	r3, r2, r3
 80056e2:	ee07 3a90 	vmov	s15, r3
 80056e6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80056ea:	edd7 7a05 	vldr	s15, [r7, #20]
 80056ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80056f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80056f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80056fa:	ee17 3a90 	vmov	r3, s15
 80056fe:	827b      	strh	r3, [r7, #18]
        Servo_WriteUS(s, us);
 8005700:	8a7b      	ldrh	r3, [r7, #18]
 8005702:	4619      	mov	r1, r3
 8005704:	6878      	ldr	r0, [r7, #4]
 8005706:	f7ff ff54 	bl	80055b2 <Servo_WriteUS>
 800570a:	e000      	b.n	800570e <Servo_WriteAngle+0xc6>
    if (!s) return;
 800570c:	bf00      	nop
    }
}
 800570e:	3718      	adds	r7, #24
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}
 8005714:	c2c80000 	.word	0xc2c80000
 8005718:	42c80000 	.word	0x42c80000

0800571c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b082      	sub	sp, #8
 8005720:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005722:	2300      	movs	r3, #0
 8005724:	607b      	str	r3, [r7, #4]
 8005726:	4b12      	ldr	r3, [pc, #72]	@ (8005770 <HAL_MspInit+0x54>)
 8005728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800572a:	4a11      	ldr	r2, [pc, #68]	@ (8005770 <HAL_MspInit+0x54>)
 800572c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005730:	6453      	str	r3, [r2, #68]	@ 0x44
 8005732:	4b0f      	ldr	r3, [pc, #60]	@ (8005770 <HAL_MspInit+0x54>)
 8005734:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005736:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800573a:	607b      	str	r3, [r7, #4]
 800573c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800573e:	2300      	movs	r3, #0
 8005740:	603b      	str	r3, [r7, #0]
 8005742:	4b0b      	ldr	r3, [pc, #44]	@ (8005770 <HAL_MspInit+0x54>)
 8005744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005746:	4a0a      	ldr	r2, [pc, #40]	@ (8005770 <HAL_MspInit+0x54>)
 8005748:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800574c:	6413      	str	r3, [r2, #64]	@ 0x40
 800574e:	4b08      	ldr	r3, [pc, #32]	@ (8005770 <HAL_MspInit+0x54>)
 8005750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005752:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005756:	603b      	str	r3, [r7, #0]
 8005758:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800575a:	2200      	movs	r2, #0
 800575c:	210f      	movs	r1, #15
 800575e:	f06f 0001 	mvn.w	r0, #1
 8005762:	f000 fd48 	bl	80061f6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005766:	bf00      	nop
 8005768:	3708      	adds	r7, #8
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}
 800576e:	bf00      	nop
 8005770:	40023800 	.word	0x40023800

08005774 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b08a      	sub	sp, #40	@ 0x28
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800577c:	f107 0314 	add.w	r3, r7, #20
 8005780:	2200      	movs	r2, #0
 8005782:	601a      	str	r2, [r3, #0]
 8005784:	605a      	str	r2, [r3, #4]
 8005786:	609a      	str	r2, [r3, #8]
 8005788:	60da      	str	r2, [r3, #12]
 800578a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a19      	ldr	r2, [pc, #100]	@ (80057f8 <HAL_I2C_MspInit+0x84>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d12c      	bne.n	80057f0 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005796:	2300      	movs	r3, #0
 8005798:	613b      	str	r3, [r7, #16]
 800579a:	4b18      	ldr	r3, [pc, #96]	@ (80057fc <HAL_I2C_MspInit+0x88>)
 800579c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800579e:	4a17      	ldr	r2, [pc, #92]	@ (80057fc <HAL_I2C_MspInit+0x88>)
 80057a0:	f043 0302 	orr.w	r3, r3, #2
 80057a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80057a6:	4b15      	ldr	r3, [pc, #84]	@ (80057fc <HAL_I2C_MspInit+0x88>)
 80057a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057aa:	f003 0302 	and.w	r3, r3, #2
 80057ae:	613b      	str	r3, [r7, #16]
 80057b0:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = I2C2_SCL_Pin|GPIO_PIN_11;
 80057b2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80057b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80057b8:	2312      	movs	r3, #18
 80057ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057bc:	2300      	movs	r3, #0
 80057be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80057c0:	2303      	movs	r3, #3
 80057c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80057c4:	2304      	movs	r3, #4
 80057c6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80057c8:	f107 0314 	add.w	r3, r7, #20
 80057cc:	4619      	mov	r1, r3
 80057ce:	480c      	ldr	r0, [pc, #48]	@ (8005800 <HAL_I2C_MspInit+0x8c>)
 80057d0:	f000 fdda 	bl	8006388 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80057d4:	2300      	movs	r3, #0
 80057d6:	60fb      	str	r3, [r7, #12]
 80057d8:	4b08      	ldr	r3, [pc, #32]	@ (80057fc <HAL_I2C_MspInit+0x88>)
 80057da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057dc:	4a07      	ldr	r2, [pc, #28]	@ (80057fc <HAL_I2C_MspInit+0x88>)
 80057de:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80057e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80057e4:	4b05      	ldr	r3, [pc, #20]	@ (80057fc <HAL_I2C_MspInit+0x88>)
 80057e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80057ec:	60fb      	str	r3, [r7, #12]
 80057ee:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 80057f0:	bf00      	nop
 80057f2:	3728      	adds	r7, #40	@ 0x28
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bd80      	pop	{r7, pc}
 80057f8:	40005800 	.word	0x40005800
 80057fc:	40023800 	.word	0x40023800
 8005800:	40020400 	.word	0x40020400

08005804 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b08c      	sub	sp, #48	@ 0x30
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800580c:	f107 031c 	add.w	r3, r7, #28
 8005810:	2200      	movs	r2, #0
 8005812:	601a      	str	r2, [r3, #0]
 8005814:	605a      	str	r2, [r3, #4]
 8005816:	609a      	str	r2, [r3, #8]
 8005818:	60da      	str	r2, [r3, #12]
 800581a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005824:	d14b      	bne.n	80058be <HAL_TIM_Encoder_MspInit+0xba>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005826:	2300      	movs	r3, #0
 8005828:	61bb      	str	r3, [r7, #24]
 800582a:	4b3f      	ldr	r3, [pc, #252]	@ (8005928 <HAL_TIM_Encoder_MspInit+0x124>)
 800582c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800582e:	4a3e      	ldr	r2, [pc, #248]	@ (8005928 <HAL_TIM_Encoder_MspInit+0x124>)
 8005830:	f043 0301 	orr.w	r3, r3, #1
 8005834:	6413      	str	r3, [r2, #64]	@ 0x40
 8005836:	4b3c      	ldr	r3, [pc, #240]	@ (8005928 <HAL_TIM_Encoder_MspInit+0x124>)
 8005838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800583a:	f003 0301 	and.w	r3, r3, #1
 800583e:	61bb      	str	r3, [r7, #24]
 8005840:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005842:	2300      	movs	r3, #0
 8005844:	617b      	str	r3, [r7, #20]
 8005846:	4b38      	ldr	r3, [pc, #224]	@ (8005928 <HAL_TIM_Encoder_MspInit+0x124>)
 8005848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800584a:	4a37      	ldr	r2, [pc, #220]	@ (8005928 <HAL_TIM_Encoder_MspInit+0x124>)
 800584c:	f043 0301 	orr.w	r3, r3, #1
 8005850:	6313      	str	r3, [r2, #48]	@ 0x30
 8005852:	4b35      	ldr	r3, [pc, #212]	@ (8005928 <HAL_TIM_Encoder_MspInit+0x124>)
 8005854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005856:	f003 0301 	and.w	r3, r3, #1
 800585a:	617b      	str	r3, [r7, #20]
 800585c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800585e:	2300      	movs	r3, #0
 8005860:	613b      	str	r3, [r7, #16]
 8005862:	4b31      	ldr	r3, [pc, #196]	@ (8005928 <HAL_TIM_Encoder_MspInit+0x124>)
 8005864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005866:	4a30      	ldr	r2, [pc, #192]	@ (8005928 <HAL_TIM_Encoder_MspInit+0x124>)
 8005868:	f043 0302 	orr.w	r3, r3, #2
 800586c:	6313      	str	r3, [r2, #48]	@ 0x30
 800586e:	4b2e      	ldr	r3, [pc, #184]	@ (8005928 <HAL_TIM_Encoder_MspInit+0x124>)
 8005870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005872:	f003 0302 	and.w	r3, r3, #2
 8005876:	613b      	str	r3, [r7, #16]
 8005878:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_A1_Pin;
 800587a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800587e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005880:	2302      	movs	r3, #2
 8005882:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005884:	2300      	movs	r3, #0
 8005886:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005888:	2300      	movs	r3, #0
 800588a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800588c:	2301      	movs	r3, #1
 800588e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENCODER_A1_GPIO_Port, &GPIO_InitStruct);
 8005890:	f107 031c 	add.w	r3, r7, #28
 8005894:	4619      	mov	r1, r3
 8005896:	4825      	ldr	r0, [pc, #148]	@ (800592c <HAL_TIM_Encoder_MspInit+0x128>)
 8005898:	f000 fd76 	bl	8006388 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENCODER_A2_Pin;
 800589c:	2308      	movs	r3, #8
 800589e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80058a0:	2302      	movs	r3, #2
 80058a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058a4:	2300      	movs	r3, #0
 80058a6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058a8:	2300      	movs	r3, #0
 80058aa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80058ac:	2301      	movs	r3, #1
 80058ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENCODER_A2_GPIO_Port, &GPIO_InitStruct);
 80058b0:	f107 031c 	add.w	r3, r7, #28
 80058b4:	4619      	mov	r1, r3
 80058b6:	481e      	ldr	r0, [pc, #120]	@ (8005930 <HAL_TIM_Encoder_MspInit+0x12c>)
 80058b8:	f000 fd66 	bl	8006388 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 80058bc:	e030      	b.n	8005920 <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM3)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a1c      	ldr	r2, [pc, #112]	@ (8005934 <HAL_TIM_Encoder_MspInit+0x130>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d12b      	bne.n	8005920 <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80058c8:	2300      	movs	r3, #0
 80058ca:	60fb      	str	r3, [r7, #12]
 80058cc:	4b16      	ldr	r3, [pc, #88]	@ (8005928 <HAL_TIM_Encoder_MspInit+0x124>)
 80058ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058d0:	4a15      	ldr	r2, [pc, #84]	@ (8005928 <HAL_TIM_Encoder_MspInit+0x124>)
 80058d2:	f043 0302 	orr.w	r3, r3, #2
 80058d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80058d8:	4b13      	ldr	r3, [pc, #76]	@ (8005928 <HAL_TIM_Encoder_MspInit+0x124>)
 80058da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058dc:	f003 0302 	and.w	r3, r3, #2
 80058e0:	60fb      	str	r3, [r7, #12]
 80058e2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80058e4:	2300      	movs	r3, #0
 80058e6:	60bb      	str	r3, [r7, #8]
 80058e8:	4b0f      	ldr	r3, [pc, #60]	@ (8005928 <HAL_TIM_Encoder_MspInit+0x124>)
 80058ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058ec:	4a0e      	ldr	r2, [pc, #56]	@ (8005928 <HAL_TIM_Encoder_MspInit+0x124>)
 80058ee:	f043 0302 	orr.w	r3, r3, #2
 80058f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80058f4:	4b0c      	ldr	r3, [pc, #48]	@ (8005928 <HAL_TIM_Encoder_MspInit+0x124>)
 80058f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058f8:	f003 0302 	and.w	r3, r3, #2
 80058fc:	60bb      	str	r3, [r7, #8]
 80058fe:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCODER_B1_Pin|ENCODER_B2_Pin;
 8005900:	2330      	movs	r3, #48	@ 0x30
 8005902:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005904:	2302      	movs	r3, #2
 8005906:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005908:	2300      	movs	r3, #0
 800590a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800590c:	2300      	movs	r3, #0
 800590e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005910:	2302      	movs	r3, #2
 8005912:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005914:	f107 031c 	add.w	r3, r7, #28
 8005918:	4619      	mov	r1, r3
 800591a:	4805      	ldr	r0, [pc, #20]	@ (8005930 <HAL_TIM_Encoder_MspInit+0x12c>)
 800591c:	f000 fd34 	bl	8006388 <HAL_GPIO_Init>
}
 8005920:	bf00      	nop
 8005922:	3730      	adds	r7, #48	@ 0x30
 8005924:	46bd      	mov	sp, r7
 8005926:	bd80      	pop	{r7, pc}
 8005928:	40023800 	.word	0x40023800
 800592c:	40020000 	.word	0x40020000
 8005930:	40020400 	.word	0x40020400
 8005934:	40000400 	.word	0x40000400

08005938 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b08e      	sub	sp, #56	@ 0x38
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005940:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005944:	2200      	movs	r2, #0
 8005946:	601a      	str	r2, [r3, #0]
 8005948:	605a      	str	r2, [r3, #4]
 800594a:	609a      	str	r2, [r3, #8]
 800594c:	60da      	str	r2, [r3, #12]
 800594e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM4)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	4a4d      	ldr	r2, [pc, #308]	@ (8005a8c <HAL_TIM_Base_MspInit+0x154>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d10e      	bne.n	8005978 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800595a:	2300      	movs	r3, #0
 800595c:	623b      	str	r3, [r7, #32]
 800595e:	4b4c      	ldr	r3, [pc, #304]	@ (8005a90 <HAL_TIM_Base_MspInit+0x158>)
 8005960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005962:	4a4b      	ldr	r2, [pc, #300]	@ (8005a90 <HAL_TIM_Base_MspInit+0x158>)
 8005964:	f043 0304 	orr.w	r3, r3, #4
 8005968:	6413      	str	r3, [r2, #64]	@ 0x40
 800596a:	4b49      	ldr	r3, [pc, #292]	@ (8005a90 <HAL_TIM_Base_MspInit+0x158>)
 800596c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800596e:	f003 0304 	and.w	r3, r3, #4
 8005972:	623b      	str	r3, [r7, #32]
 8005974:	6a3b      	ldr	r3, [r7, #32]
    /* USER CODE BEGIN TIM12_MspInit 1 */

    /* USER CODE END TIM12_MspInit 1 */
  }

}
 8005976:	e085      	b.n	8005a84 <HAL_TIM_Base_MspInit+0x14c>
  else if(htim_base->Instance==TIM5)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4a45      	ldr	r2, [pc, #276]	@ (8005a94 <HAL_TIM_Base_MspInit+0x15c>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d116      	bne.n	80059b0 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005982:	2300      	movs	r3, #0
 8005984:	61fb      	str	r3, [r7, #28]
 8005986:	4b42      	ldr	r3, [pc, #264]	@ (8005a90 <HAL_TIM_Base_MspInit+0x158>)
 8005988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800598a:	4a41      	ldr	r2, [pc, #260]	@ (8005a90 <HAL_TIM_Base_MspInit+0x158>)
 800598c:	f043 0308 	orr.w	r3, r3, #8
 8005990:	6413      	str	r3, [r2, #64]	@ 0x40
 8005992:	4b3f      	ldr	r3, [pc, #252]	@ (8005a90 <HAL_TIM_Base_MspInit+0x158>)
 8005994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005996:	f003 0308 	and.w	r3, r3, #8
 800599a:	61fb      	str	r3, [r7, #28]
 800599c:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 800599e:	2200      	movs	r2, #0
 80059a0:	2105      	movs	r1, #5
 80059a2:	2032      	movs	r0, #50	@ 0x32
 80059a4:	f000 fc27 	bl	80061f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80059a8:	2032      	movs	r0, #50	@ 0x32
 80059aa:	f000 fc40 	bl	800622e <HAL_NVIC_EnableIRQ>
}
 80059ae:	e069      	b.n	8005a84 <HAL_TIM_Base_MspInit+0x14c>
  else if(htim_base->Instance==TIM8)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	4a38      	ldr	r2, [pc, #224]	@ (8005a98 <HAL_TIM_Base_MspInit+0x160>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d116      	bne.n	80059e8 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80059ba:	2300      	movs	r3, #0
 80059bc:	61bb      	str	r3, [r7, #24]
 80059be:	4b34      	ldr	r3, [pc, #208]	@ (8005a90 <HAL_TIM_Base_MspInit+0x158>)
 80059c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059c2:	4a33      	ldr	r2, [pc, #204]	@ (8005a90 <HAL_TIM_Base_MspInit+0x158>)
 80059c4:	f043 0302 	orr.w	r3, r3, #2
 80059c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80059ca:	4b31      	ldr	r3, [pc, #196]	@ (8005a90 <HAL_TIM_Base_MspInit+0x158>)
 80059cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059ce:	f003 0302 	and.w	r3, r3, #2
 80059d2:	61bb      	str	r3, [r7, #24]
 80059d4:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 5, 0);
 80059d6:	2200      	movs	r2, #0
 80059d8:	2105      	movs	r1, #5
 80059da:	202b      	movs	r0, #43	@ 0x2b
 80059dc:	f000 fc0b 	bl	80061f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 80059e0:	202b      	movs	r0, #43	@ 0x2b
 80059e2:	f000 fc24 	bl	800622e <HAL_NVIC_EnableIRQ>
}
 80059e6:	e04d      	b.n	8005a84 <HAL_TIM_Base_MspInit+0x14c>
  else if(htim_base->Instance==TIM9)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a2b      	ldr	r2, [pc, #172]	@ (8005a9c <HAL_TIM_Base_MspInit+0x164>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d10e      	bne.n	8005a10 <HAL_TIM_Base_MspInit+0xd8>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80059f2:	2300      	movs	r3, #0
 80059f4:	617b      	str	r3, [r7, #20]
 80059f6:	4b26      	ldr	r3, [pc, #152]	@ (8005a90 <HAL_TIM_Base_MspInit+0x158>)
 80059f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059fa:	4a25      	ldr	r2, [pc, #148]	@ (8005a90 <HAL_TIM_Base_MspInit+0x158>)
 80059fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a00:	6453      	str	r3, [r2, #68]	@ 0x44
 8005a02:	4b23      	ldr	r3, [pc, #140]	@ (8005a90 <HAL_TIM_Base_MspInit+0x158>)
 8005a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a06:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a0a:	617b      	str	r3, [r7, #20]
 8005a0c:	697b      	ldr	r3, [r7, #20]
}
 8005a0e:	e039      	b.n	8005a84 <HAL_TIM_Base_MspInit+0x14c>
  else if(htim_base->Instance==TIM12)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a22      	ldr	r2, [pc, #136]	@ (8005aa0 <HAL_TIM_Base_MspInit+0x168>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d134      	bne.n	8005a84 <HAL_TIM_Base_MspInit+0x14c>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	613b      	str	r3, [r7, #16]
 8005a1e:	4b1c      	ldr	r3, [pc, #112]	@ (8005a90 <HAL_TIM_Base_MspInit+0x158>)
 8005a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a22:	4a1b      	ldr	r2, [pc, #108]	@ (8005a90 <HAL_TIM_Base_MspInit+0x158>)
 8005a24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005a28:	6413      	str	r3, [r2, #64]	@ 0x40
 8005a2a:	4b19      	ldr	r3, [pc, #100]	@ (8005a90 <HAL_TIM_Base_MspInit+0x158>)
 8005a2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a32:	613b      	str	r3, [r7, #16]
 8005a34:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005a36:	2300      	movs	r3, #0
 8005a38:	60fb      	str	r3, [r7, #12]
 8005a3a:	4b15      	ldr	r3, [pc, #84]	@ (8005a90 <HAL_TIM_Base_MspInit+0x158>)
 8005a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a3e:	4a14      	ldr	r2, [pc, #80]	@ (8005a90 <HAL_TIM_Base_MspInit+0x158>)
 8005a40:	f043 0302 	orr.w	r3, r3, #2
 8005a44:	6313      	str	r3, [r2, #48]	@ 0x30
 8005a46:	4b12      	ldr	r3, [pc, #72]	@ (8005a90 <HAL_TIM_Base_MspInit+0x158>)
 8005a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a4a:	f003 0302 	and.w	r3, r3, #2
 8005a4e:	60fb      	str	r3, [r7, #12]
 8005a50:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8005a52:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005a56:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a58:	2302      	movs	r3, #2
 8005a5a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a60:	2300      	movs	r3, #0
 8005a62:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8005a64:	2309      	movs	r3, #9
 8005a66:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005a68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005a6c:	4619      	mov	r1, r3
 8005a6e:	480d      	ldr	r0, [pc, #52]	@ (8005aa4 <HAL_TIM_Base_MspInit+0x16c>)
 8005a70:	f000 fc8a 	bl	8006388 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 5, 0);
 8005a74:	2200      	movs	r2, #0
 8005a76:	2105      	movs	r1, #5
 8005a78:	202b      	movs	r0, #43	@ 0x2b
 8005a7a:	f000 fbbc 	bl	80061f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8005a7e:	202b      	movs	r0, #43	@ 0x2b
 8005a80:	f000 fbd5 	bl	800622e <HAL_NVIC_EnableIRQ>
}
 8005a84:	bf00      	nop
 8005a86:	3738      	adds	r7, #56	@ 0x38
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bd80      	pop	{r7, pc}
 8005a8c:	40000800 	.word	0x40000800
 8005a90:	40023800 	.word	0x40023800
 8005a94:	40000c00 	.word	0x40000c00
 8005a98:	40010400 	.word	0x40010400
 8005a9c:	40014000 	.word	0x40014000
 8005aa0:	40001800 	.word	0x40001800
 8005aa4:	40020400 	.word	0x40020400

08005aa8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b08a      	sub	sp, #40	@ 0x28
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ab0:	f107 0314 	add.w	r3, r7, #20
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	601a      	str	r2, [r3, #0]
 8005ab8:	605a      	str	r2, [r3, #4]
 8005aba:	609a      	str	r2, [r3, #8]
 8005abc:	60da      	str	r2, [r3, #12]
 8005abe:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	4a36      	ldr	r2, [pc, #216]	@ (8005ba0 <HAL_TIM_MspPostInit+0xf8>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d11f      	bne.n	8005b0a <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM4_MspPostInit 0 */

    /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005aca:	2300      	movs	r3, #0
 8005acc:	613b      	str	r3, [r7, #16]
 8005ace:	4b35      	ldr	r3, [pc, #212]	@ (8005ba4 <HAL_TIM_MspPostInit+0xfc>)
 8005ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ad2:	4a34      	ldr	r2, [pc, #208]	@ (8005ba4 <HAL_TIM_MspPostInit+0xfc>)
 8005ad4:	f043 0302 	orr.w	r3, r3, #2
 8005ad8:	6313      	str	r3, [r2, #48]	@ 0x30
 8005ada:	4b32      	ldr	r3, [pc, #200]	@ (8005ba4 <HAL_TIM_MspPostInit+0xfc>)
 8005adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ade:	f003 0302 	and.w	r3, r3, #2
 8005ae2:	613b      	str	r3, [r7, #16]
 8005ae4:	693b      	ldr	r3, [r7, #16]
    /**TIM4 GPIO Configuration
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = MOTOR_AIN2_Pin|MOTOR_AIN1_Pin;
 8005ae6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8005aea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005aec:	2302      	movs	r3, #2
 8005aee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005af0:	2300      	movs	r3, #0
 8005af2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005af4:	2300      	movs	r3, #0
 8005af6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005af8:	2302      	movs	r3, #2
 8005afa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005afc:	f107 0314 	add.w	r3, r7, #20
 8005b00:	4619      	mov	r1, r3
 8005b02:	4829      	ldr	r0, [pc, #164]	@ (8005ba8 <HAL_TIM_MspPostInit+0x100>)
 8005b04:	f000 fc40 	bl	8006388 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM9_MspPostInit 1 */

    /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 8005b08:	e046      	b.n	8005b98 <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM8)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	4a27      	ldr	r2, [pc, #156]	@ (8005bac <HAL_TIM_MspPostInit+0x104>)
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d11e      	bne.n	8005b52 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005b14:	2300      	movs	r3, #0
 8005b16:	60fb      	str	r3, [r7, #12]
 8005b18:	4b22      	ldr	r3, [pc, #136]	@ (8005ba4 <HAL_TIM_MspPostInit+0xfc>)
 8005b1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b1c:	4a21      	ldr	r2, [pc, #132]	@ (8005ba4 <HAL_TIM_MspPostInit+0xfc>)
 8005b1e:	f043 0304 	orr.w	r3, r3, #4
 8005b22:	6313      	str	r3, [r2, #48]	@ 0x30
 8005b24:	4b1f      	ldr	r3, [pc, #124]	@ (8005ba4 <HAL_TIM_MspPostInit+0xfc>)
 8005b26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b28:	f003 0304 	and.w	r3, r3, #4
 8005b2c:	60fb      	str	r3, [r7, #12]
 8005b2e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SERVO_Pin;
 8005b30:	2340      	movs	r3, #64	@ 0x40
 8005b32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b34:	2302      	movs	r3, #2
 8005b36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b38:	2300      	movs	r3, #0
 8005b3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005b3c:	2302      	movs	r3, #2
 8005b3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8005b40:	2303      	movs	r3, #3
 8005b42:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SERVO_GPIO_Port, &GPIO_InitStruct);
 8005b44:	f107 0314 	add.w	r3, r7, #20
 8005b48:	4619      	mov	r1, r3
 8005b4a:	4819      	ldr	r0, [pc, #100]	@ (8005bb0 <HAL_TIM_MspPostInit+0x108>)
 8005b4c:	f000 fc1c 	bl	8006388 <HAL_GPIO_Init>
}
 8005b50:	e022      	b.n	8005b98 <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM9)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a17      	ldr	r2, [pc, #92]	@ (8005bb4 <HAL_TIM_MspPostInit+0x10c>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d11d      	bne.n	8005b98 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	60bb      	str	r3, [r7, #8]
 8005b60:	4b10      	ldr	r3, [pc, #64]	@ (8005ba4 <HAL_TIM_MspPostInit+0xfc>)
 8005b62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b64:	4a0f      	ldr	r2, [pc, #60]	@ (8005ba4 <HAL_TIM_MspPostInit+0xfc>)
 8005b66:	f043 0310 	orr.w	r3, r3, #16
 8005b6a:	6313      	str	r3, [r2, #48]	@ 0x30
 8005b6c:	4b0d      	ldr	r3, [pc, #52]	@ (8005ba4 <HAL_TIM_MspPostInit+0xfc>)
 8005b6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b70:	f003 0310 	and.w	r3, r3, #16
 8005b74:	60bb      	str	r3, [r7, #8]
 8005b76:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = MOTOR_BIN1_Pin|MOTOR_BIN2_Pin;
 8005b78:	2360      	movs	r3, #96	@ 0x60
 8005b7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b7c:	2302      	movs	r3, #2
 8005b7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b80:	2300      	movs	r3, #0
 8005b82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b84:	2300      	movs	r3, #0
 8005b86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8005b88:	2303      	movs	r3, #3
 8005b8a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005b8c:	f107 0314 	add.w	r3, r7, #20
 8005b90:	4619      	mov	r1, r3
 8005b92:	4809      	ldr	r0, [pc, #36]	@ (8005bb8 <HAL_TIM_MspPostInit+0x110>)
 8005b94:	f000 fbf8 	bl	8006388 <HAL_GPIO_Init>
}
 8005b98:	bf00      	nop
 8005b9a:	3728      	adds	r7, #40	@ 0x28
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	bd80      	pop	{r7, pc}
 8005ba0:	40000800 	.word	0x40000800
 8005ba4:	40023800 	.word	0x40023800
 8005ba8:	40020400 	.word	0x40020400
 8005bac:	40010400 	.word	0x40010400
 8005bb0:	40020800 	.word	0x40020800
 8005bb4:	40014000 	.word	0x40014000
 8005bb8:	40021000 	.word	0x40021000

08005bbc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b08a      	sub	sp, #40	@ 0x28
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005bc4:	f107 0314 	add.w	r3, r7, #20
 8005bc8:	2200      	movs	r2, #0
 8005bca:	601a      	str	r2, [r3, #0]
 8005bcc:	605a      	str	r2, [r3, #4]
 8005bce:	609a      	str	r2, [r3, #8]
 8005bd0:	60da      	str	r2, [r3, #12]
 8005bd2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4a1d      	ldr	r2, [pc, #116]	@ (8005c50 <HAL_UART_MspInit+0x94>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d134      	bne.n	8005c48 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8005bde:	2300      	movs	r3, #0
 8005be0:	613b      	str	r3, [r7, #16]
 8005be2:	4b1c      	ldr	r3, [pc, #112]	@ (8005c54 <HAL_UART_MspInit+0x98>)
 8005be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005be6:	4a1b      	ldr	r2, [pc, #108]	@ (8005c54 <HAL_UART_MspInit+0x98>)
 8005be8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005bec:	6413      	str	r3, [r2, #64]	@ 0x40
 8005bee:	4b19      	ldr	r3, [pc, #100]	@ (8005c54 <HAL_UART_MspInit+0x98>)
 8005bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bf2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005bf6:	613b      	str	r3, [r7, #16]
 8005bf8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	60fb      	str	r3, [r7, #12]
 8005bfe:	4b15      	ldr	r3, [pc, #84]	@ (8005c54 <HAL_UART_MspInit+0x98>)
 8005c00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c02:	4a14      	ldr	r2, [pc, #80]	@ (8005c54 <HAL_UART_MspInit+0x98>)
 8005c04:	f043 0308 	orr.w	r3, r3, #8
 8005c08:	6313      	str	r3, [r2, #48]	@ 0x30
 8005c0a:	4b12      	ldr	r3, [pc, #72]	@ (8005c54 <HAL_UART_MspInit+0x98>)
 8005c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c0e:	f003 0308 	and.w	r3, r3, #8
 8005c12:	60fb      	str	r3, [r7, #12]
 8005c14:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005c16:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8005c1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c1c:	2302      	movs	r3, #2
 8005c1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c20:	2300      	movs	r3, #0
 8005c22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005c24:	2303      	movs	r3, #3
 8005c26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005c28:	2307      	movs	r3, #7
 8005c2a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005c2c:	f107 0314 	add.w	r3, r7, #20
 8005c30:	4619      	mov	r1, r3
 8005c32:	4809      	ldr	r0, [pc, #36]	@ (8005c58 <HAL_UART_MspInit+0x9c>)
 8005c34:	f000 fba8 	bl	8006388 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8005c38:	2200      	movs	r2, #0
 8005c3a:	2105      	movs	r1, #5
 8005c3c:	2027      	movs	r0, #39	@ 0x27
 8005c3e:	f000 fada 	bl	80061f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005c42:	2027      	movs	r0, #39	@ 0x27
 8005c44:	f000 faf3 	bl	800622e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8005c48:	bf00      	nop
 8005c4a:	3728      	adds	r7, #40	@ 0x28
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	bd80      	pop	{r7, pc}
 8005c50:	40004800 	.word	0x40004800
 8005c54:	40023800 	.word	0x40023800
 8005c58:	40020c00 	.word	0x40020c00

08005c5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005c60:	bf00      	nop
 8005c62:	e7fd      	b.n	8005c60 <NMI_Handler+0x4>

08005c64 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005c64:	b480      	push	{r7}
 8005c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005c68:	bf00      	nop
 8005c6a:	e7fd      	b.n	8005c68 <HardFault_Handler+0x4>

08005c6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005c70:	bf00      	nop
 8005c72:	e7fd      	b.n	8005c70 <MemManage_Handler+0x4>

08005c74 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005c74:	b480      	push	{r7}
 8005c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005c78:	bf00      	nop
 8005c7a:	e7fd      	b.n	8005c78 <BusFault_Handler+0x4>

08005c7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005c80:	bf00      	nop
 8005c82:	e7fd      	b.n	8005c80 <UsageFault_Handler+0x4>

08005c84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005c84:	b480      	push	{r7}
 8005c86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005c88:	bf00      	nop
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c90:	4770      	bx	lr

08005c92 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005c92:	b580      	push	{r7, lr}
 8005c94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005c96:	f000 f98f 	bl	8005fb8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8005c9a:	f006 fe8f 	bl	800c9bc <xTaskGetSchedulerState>
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	2b01      	cmp	r3, #1
 8005ca2:	d001      	beq.n	8005ca8 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8005ca4:	f007 fc88 	bl	800d5b8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005ca8:	bf00      	nop
 8005caa:	bd80      	pop	{r7, pc}

08005cac <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8005cb0:	4802      	ldr	r0, [pc, #8]	@ (8005cbc <USART3_IRQHandler+0x10>)
 8005cb2:	f004 f9e9 	bl	800a088 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8005cb6:	bf00      	nop
 8005cb8:	bd80      	pop	{r7, pc}
 8005cba:	bf00      	nop
 8005cbc:	200005ac 	.word	0x200005ac

08005cc0 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8005cc4:	4803      	ldr	r0, [pc, #12]	@ (8005cd4 <TIM8_BRK_TIM12_IRQHandler+0x14>)
 8005cc6:	f003 f845 	bl	8008d54 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 8005cca:	4803      	ldr	r0, [pc, #12]	@ (8005cd8 <TIM8_BRK_TIM12_IRQHandler+0x18>)
 8005ccc:	f003 f842 	bl	8008d54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8005cd0:	bf00      	nop
 8005cd2:	bd80      	pop	{r7, pc}
 8005cd4:	200004d4 	.word	0x200004d4
 8005cd8:	20000564 	.word	0x20000564

08005cdc <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
  // no-op
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8005ce0:	4802      	ldr	r0, [pc, #8]	@ (8005cec <TIM5_IRQHandler+0x10>)
 8005ce2:	f003 f837 	bl	8008d54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8005ce6:	bf00      	nop
 8005ce8:	bd80      	pop	{r7, pc}
 8005cea:	bf00      	nop
 8005cec:	2000048c 	.word	0x2000048c

08005cf0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	af00      	add	r7, sp, #0
  return 1;
 8005cf4:	2301      	movs	r3, #1
}
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfe:	4770      	bx	lr

08005d00 <_kill>:

int _kill(int pid, int sig)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b082      	sub	sp, #8
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
 8005d08:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005d0a:	f009 fc03 	bl	800f514 <__errno>
 8005d0e:	4603      	mov	r3, r0
 8005d10:	2216      	movs	r2, #22
 8005d12:	601a      	str	r2, [r3, #0]
  return -1;
 8005d14:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8005d18:	4618      	mov	r0, r3
 8005d1a:	3708      	adds	r7, #8
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	bd80      	pop	{r7, pc}

08005d20 <_exit>:

void _exit (int status)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b082      	sub	sp, #8
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005d28:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8005d2c:	6878      	ldr	r0, [r7, #4]
 8005d2e:	f7ff ffe7 	bl	8005d00 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005d32:	bf00      	nop
 8005d34:	e7fd      	b.n	8005d32 <_exit+0x12>

08005d36 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005d36:	b580      	push	{r7, lr}
 8005d38:	b086      	sub	sp, #24
 8005d3a:	af00      	add	r7, sp, #0
 8005d3c:	60f8      	str	r0, [r7, #12]
 8005d3e:	60b9      	str	r1, [r7, #8]
 8005d40:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d42:	2300      	movs	r3, #0
 8005d44:	617b      	str	r3, [r7, #20]
 8005d46:	e00a      	b.n	8005d5e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005d48:	f3af 8000 	nop.w
 8005d4c:	4601      	mov	r1, r0
 8005d4e:	68bb      	ldr	r3, [r7, #8]
 8005d50:	1c5a      	adds	r2, r3, #1
 8005d52:	60ba      	str	r2, [r7, #8]
 8005d54:	b2ca      	uxtb	r2, r1
 8005d56:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d58:	697b      	ldr	r3, [r7, #20]
 8005d5a:	3301      	adds	r3, #1
 8005d5c:	617b      	str	r3, [r7, #20]
 8005d5e:	697a      	ldr	r2, [r7, #20]
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	429a      	cmp	r2, r3
 8005d64:	dbf0      	blt.n	8005d48 <_read+0x12>
  }

  return len;
 8005d66:	687b      	ldr	r3, [r7, #4]
}
 8005d68:	4618      	mov	r0, r3
 8005d6a:	3718      	adds	r7, #24
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bd80      	pop	{r7, pc}

08005d70 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b086      	sub	sp, #24
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	60f8      	str	r0, [r7, #12]
 8005d78:	60b9      	str	r1, [r7, #8]
 8005d7a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	617b      	str	r3, [r7, #20]
 8005d80:	e009      	b.n	8005d96 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8005d82:	68bb      	ldr	r3, [r7, #8]
 8005d84:	1c5a      	adds	r2, r3, #1
 8005d86:	60ba      	str	r2, [r7, #8]
 8005d88:	781b      	ldrb	r3, [r3, #0]
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d90:	697b      	ldr	r3, [r7, #20]
 8005d92:	3301      	adds	r3, #1
 8005d94:	617b      	str	r3, [r7, #20]
 8005d96:	697a      	ldr	r2, [r7, #20]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	429a      	cmp	r2, r3
 8005d9c:	dbf1      	blt.n	8005d82 <_write+0x12>
  }
  return len;
 8005d9e:	687b      	ldr	r3, [r7, #4]
}
 8005da0:	4618      	mov	r0, r3
 8005da2:	3718      	adds	r7, #24
 8005da4:	46bd      	mov	sp, r7
 8005da6:	bd80      	pop	{r7, pc}

08005da8 <_close>:

int _close(int file)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b083      	sub	sp, #12
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005db0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8005db4:	4618      	mov	r0, r3
 8005db6:	370c      	adds	r7, #12
 8005db8:	46bd      	mov	sp, r7
 8005dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbe:	4770      	bx	lr

08005dc0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	b083      	sub	sp, #12
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
 8005dc8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005dd0:	605a      	str	r2, [r3, #4]
  return 0;
 8005dd2:	2300      	movs	r3, #0
}
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	370c      	adds	r7, #12
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dde:	4770      	bx	lr

08005de0 <_isatty>:

int _isatty(int file)
{
 8005de0:	b480      	push	{r7}
 8005de2:	b083      	sub	sp, #12
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005de8:	2301      	movs	r3, #1
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	370c      	adds	r7, #12
 8005dee:	46bd      	mov	sp, r7
 8005df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df4:	4770      	bx	lr

08005df6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005df6:	b480      	push	{r7}
 8005df8:	b085      	sub	sp, #20
 8005dfa:	af00      	add	r7, sp, #0
 8005dfc:	60f8      	str	r0, [r7, #12]
 8005dfe:	60b9      	str	r1, [r7, #8]
 8005e00:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005e02:	2300      	movs	r3, #0
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	3714      	adds	r7, #20
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0e:	4770      	bx	lr

08005e10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b086      	sub	sp, #24
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005e18:	4a14      	ldr	r2, [pc, #80]	@ (8005e6c <_sbrk+0x5c>)
 8005e1a:	4b15      	ldr	r3, [pc, #84]	@ (8005e70 <_sbrk+0x60>)
 8005e1c:	1ad3      	subs	r3, r2, r3
 8005e1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005e20:	697b      	ldr	r3, [r7, #20]
 8005e22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005e24:	4b13      	ldr	r3, [pc, #76]	@ (8005e74 <_sbrk+0x64>)
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d102      	bne.n	8005e32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005e2c:	4b11      	ldr	r3, [pc, #68]	@ (8005e74 <_sbrk+0x64>)
 8005e2e:	4a12      	ldr	r2, [pc, #72]	@ (8005e78 <_sbrk+0x68>)
 8005e30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005e32:	4b10      	ldr	r3, [pc, #64]	@ (8005e74 <_sbrk+0x64>)
 8005e34:	681a      	ldr	r2, [r3, #0]
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	4413      	add	r3, r2
 8005e3a:	693a      	ldr	r2, [r7, #16]
 8005e3c:	429a      	cmp	r2, r3
 8005e3e:	d207      	bcs.n	8005e50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005e40:	f009 fb68 	bl	800f514 <__errno>
 8005e44:	4603      	mov	r3, r0
 8005e46:	220c      	movs	r2, #12
 8005e48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005e4a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005e4e:	e009      	b.n	8005e64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005e50:	4b08      	ldr	r3, [pc, #32]	@ (8005e74 <_sbrk+0x64>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005e56:	4b07      	ldr	r3, [pc, #28]	@ (8005e74 <_sbrk+0x64>)
 8005e58:	681a      	ldr	r2, [r3, #0]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	4413      	add	r3, r2
 8005e5e:	4a05      	ldr	r2, [pc, #20]	@ (8005e74 <_sbrk+0x64>)
 8005e60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005e62:	68fb      	ldr	r3, [r7, #12]
}
 8005e64:	4618      	mov	r0, r3
 8005e66:	3718      	adds	r7, #24
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	bd80      	pop	{r7, pc}
 8005e6c:	20020000 	.word	0x20020000
 8005e70:	00000400 	.word	0x00000400
 8005e74:	20000bd4 	.word	0x20000bd4
 8005e78:	20005678 	.word	0x20005678

08005e7c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005e80:	4b06      	ldr	r3, [pc, #24]	@ (8005e9c <SystemInit+0x20>)
 8005e82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e86:	4a05      	ldr	r2, [pc, #20]	@ (8005e9c <SystemInit+0x20>)
 8005e88:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005e8c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005e90:	bf00      	nop
 8005e92:	46bd      	mov	sp, r7
 8005e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e98:	4770      	bx	lr
 8005e9a:	bf00      	nop
 8005e9c:	e000ed00 	.word	0xe000ed00

08005ea0 <user_is_pressed>:
#include "userButton.h"

uint8_t user_is_pressed() {
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(USER_BUTTON_GPIO_Port, USER_BUTTON_Pin) != GPIO_PIN_SET;
 8005ea4:	2101      	movs	r1, #1
 8005ea6:	4805      	ldr	r0, [pc, #20]	@ (8005ebc <user_is_pressed+0x1c>)
 8005ea8:	f000 fc0a 	bl	80066c0 <HAL_GPIO_ReadPin>
 8005eac:	4603      	mov	r3, r0
 8005eae:	2b01      	cmp	r3, #1
 8005eb0:	bf14      	ite	ne
 8005eb2:	2301      	movne	r3, #1
 8005eb4:	2300      	moveq	r3, #0
 8005eb6:	b2db      	uxtb	r3, r3
}
 8005eb8:	4618      	mov	r0, r3
 8005eba:	bd80      	pop	{r7, pc}
 8005ebc:	40021000 	.word	0x40021000

08005ec0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005ec0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005ef8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8005ec4:	f7ff ffda 	bl	8005e7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005ec8:	480c      	ldr	r0, [pc, #48]	@ (8005efc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005eca:	490d      	ldr	r1, [pc, #52]	@ (8005f00 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005ecc:	4a0d      	ldr	r2, [pc, #52]	@ (8005f04 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005ece:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005ed0:	e002      	b.n	8005ed8 <LoopCopyDataInit>

08005ed2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005ed2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005ed4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005ed6:	3304      	adds	r3, #4

08005ed8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005ed8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005eda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005edc:	d3f9      	bcc.n	8005ed2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005ede:	4a0a      	ldr	r2, [pc, #40]	@ (8005f08 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005ee0:	4c0a      	ldr	r4, [pc, #40]	@ (8005f0c <LoopFillZerobss+0x22>)
  movs r3, #0
 8005ee2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005ee4:	e001      	b.n	8005eea <LoopFillZerobss>

08005ee6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005ee6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005ee8:	3204      	adds	r2, #4

08005eea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005eea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005eec:	d3fb      	bcc.n	8005ee6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005eee:	f009 fb17 	bl	800f520 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005ef2:	f7fc fc7b 	bl	80027ec <main>
  bx  lr    
 8005ef6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005ef8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005efc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005f00:	20000254 	.word	0x20000254
  ldr r2, =_sidata
 8005f04:	08012fa0 	.word	0x08012fa0
  ldr r2, =_sbss
 8005f08:	20000254 	.word	0x20000254
  ldr r4, =_ebss
 8005f0c:	20005678 	.word	0x20005678

08005f10 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005f10:	e7fe      	b.n	8005f10 <ADC_IRQHandler>
	...

08005f14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005f18:	4b0e      	ldr	r3, [pc, #56]	@ (8005f54 <HAL_Init+0x40>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4a0d      	ldr	r2, [pc, #52]	@ (8005f54 <HAL_Init+0x40>)
 8005f1e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005f22:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005f24:	4b0b      	ldr	r3, [pc, #44]	@ (8005f54 <HAL_Init+0x40>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4a0a      	ldr	r2, [pc, #40]	@ (8005f54 <HAL_Init+0x40>)
 8005f2a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005f2e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005f30:	4b08      	ldr	r3, [pc, #32]	@ (8005f54 <HAL_Init+0x40>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a07      	ldr	r2, [pc, #28]	@ (8005f54 <HAL_Init+0x40>)
 8005f36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f3a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005f3c:	2003      	movs	r0, #3
 8005f3e:	f000 f94f 	bl	80061e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005f42:	200f      	movs	r0, #15
 8005f44:	f000 f808 	bl	8005f58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005f48:	f7ff fbe8 	bl	800571c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005f4c:	2300      	movs	r3, #0
}
 8005f4e:	4618      	mov	r0, r3
 8005f50:	bd80      	pop	{r7, pc}
 8005f52:	bf00      	nop
 8005f54:	40023c00 	.word	0x40023c00

08005f58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b082      	sub	sp, #8
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005f60:	4b12      	ldr	r3, [pc, #72]	@ (8005fac <HAL_InitTick+0x54>)
 8005f62:	681a      	ldr	r2, [r3, #0]
 8005f64:	4b12      	ldr	r3, [pc, #72]	@ (8005fb0 <HAL_InitTick+0x58>)
 8005f66:	781b      	ldrb	r3, [r3, #0]
 8005f68:	4619      	mov	r1, r3
 8005f6a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005f6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005f72:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f76:	4618      	mov	r0, r3
 8005f78:	f000 f967 	bl	800624a <HAL_SYSTICK_Config>
 8005f7c:	4603      	mov	r3, r0
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d001      	beq.n	8005f86 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005f82:	2301      	movs	r3, #1
 8005f84:	e00e      	b.n	8005fa4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2b0f      	cmp	r3, #15
 8005f8a:	d80a      	bhi.n	8005fa2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	6879      	ldr	r1, [r7, #4]
 8005f90:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005f94:	f000 f92f 	bl	80061f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005f98:	4a06      	ldr	r2, [pc, #24]	@ (8005fb4 <HAL_InitTick+0x5c>)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	e000      	b.n	8005fa4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005fa2:	2301      	movs	r3, #1
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	3708      	adds	r7, #8
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	bd80      	pop	{r7, pc}
 8005fac:	2000007c 	.word	0x2000007c
 8005fb0:	20000084 	.word	0x20000084
 8005fb4:	20000080 	.word	0x20000080

08005fb8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005fb8:	b480      	push	{r7}
 8005fba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005fbc:	4b06      	ldr	r3, [pc, #24]	@ (8005fd8 <HAL_IncTick+0x20>)
 8005fbe:	781b      	ldrb	r3, [r3, #0]
 8005fc0:	461a      	mov	r2, r3
 8005fc2:	4b06      	ldr	r3, [pc, #24]	@ (8005fdc <HAL_IncTick+0x24>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4413      	add	r3, r2
 8005fc8:	4a04      	ldr	r2, [pc, #16]	@ (8005fdc <HAL_IncTick+0x24>)
 8005fca:	6013      	str	r3, [r2, #0]
}
 8005fcc:	bf00      	nop
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd4:	4770      	bx	lr
 8005fd6:	bf00      	nop
 8005fd8:	20000084 	.word	0x20000084
 8005fdc:	20000bd8 	.word	0x20000bd8

08005fe0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	af00      	add	r7, sp, #0
  return uwTick;
 8005fe4:	4b03      	ldr	r3, [pc, #12]	@ (8005ff4 <HAL_GetTick+0x14>)
 8005fe6:	681b      	ldr	r3, [r3, #0]
}
 8005fe8:	4618      	mov	r0, r3
 8005fea:	46bd      	mov	sp, r7
 8005fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff0:	4770      	bx	lr
 8005ff2:	bf00      	nop
 8005ff4:	20000bd8 	.word	0x20000bd8

08005ff8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b084      	sub	sp, #16
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006000:	f7ff ffee 	bl	8005fe0 <HAL_GetTick>
 8006004:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006010:	d005      	beq.n	800601e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006012:	4b0a      	ldr	r3, [pc, #40]	@ (800603c <HAL_Delay+0x44>)
 8006014:	781b      	ldrb	r3, [r3, #0]
 8006016:	461a      	mov	r2, r3
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	4413      	add	r3, r2
 800601c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800601e:	bf00      	nop
 8006020:	f7ff ffde 	bl	8005fe0 <HAL_GetTick>
 8006024:	4602      	mov	r2, r0
 8006026:	68bb      	ldr	r3, [r7, #8]
 8006028:	1ad3      	subs	r3, r2, r3
 800602a:	68fa      	ldr	r2, [r7, #12]
 800602c:	429a      	cmp	r2, r3
 800602e:	d8f7      	bhi.n	8006020 <HAL_Delay+0x28>
  {
  }
}
 8006030:	bf00      	nop
 8006032:	bf00      	nop
 8006034:	3710      	adds	r7, #16
 8006036:	46bd      	mov	sp, r7
 8006038:	bd80      	pop	{r7, pc}
 800603a:	bf00      	nop
 800603c:	20000084 	.word	0x20000084

08006040 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006040:	b480      	push	{r7}
 8006042:	b085      	sub	sp, #20
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	f003 0307 	and.w	r3, r3, #7
 800604e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006050:	4b0c      	ldr	r3, [pc, #48]	@ (8006084 <__NVIC_SetPriorityGrouping+0x44>)
 8006052:	68db      	ldr	r3, [r3, #12]
 8006054:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006056:	68ba      	ldr	r2, [r7, #8]
 8006058:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800605c:	4013      	ands	r3, r2
 800605e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006064:	68bb      	ldr	r3, [r7, #8]
 8006066:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006068:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800606c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006070:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006072:	4a04      	ldr	r2, [pc, #16]	@ (8006084 <__NVIC_SetPriorityGrouping+0x44>)
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	60d3      	str	r3, [r2, #12]
}
 8006078:	bf00      	nop
 800607a:	3714      	adds	r7, #20
 800607c:	46bd      	mov	sp, r7
 800607e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006082:	4770      	bx	lr
 8006084:	e000ed00 	.word	0xe000ed00

08006088 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006088:	b480      	push	{r7}
 800608a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800608c:	4b04      	ldr	r3, [pc, #16]	@ (80060a0 <__NVIC_GetPriorityGrouping+0x18>)
 800608e:	68db      	ldr	r3, [r3, #12]
 8006090:	0a1b      	lsrs	r3, r3, #8
 8006092:	f003 0307 	and.w	r3, r3, #7
}
 8006096:	4618      	mov	r0, r3
 8006098:	46bd      	mov	sp, r7
 800609a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609e:	4770      	bx	lr
 80060a0:	e000ed00 	.word	0xe000ed00

080060a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80060a4:	b480      	push	{r7}
 80060a6:	b083      	sub	sp, #12
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	4603      	mov	r3, r0
 80060ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80060ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	db0b      	blt.n	80060ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80060b6:	79fb      	ldrb	r3, [r7, #7]
 80060b8:	f003 021f 	and.w	r2, r3, #31
 80060bc:	4907      	ldr	r1, [pc, #28]	@ (80060dc <__NVIC_EnableIRQ+0x38>)
 80060be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80060c2:	095b      	lsrs	r3, r3, #5
 80060c4:	2001      	movs	r0, #1
 80060c6:	fa00 f202 	lsl.w	r2, r0, r2
 80060ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80060ce:	bf00      	nop
 80060d0:	370c      	adds	r7, #12
 80060d2:	46bd      	mov	sp, r7
 80060d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d8:	4770      	bx	lr
 80060da:	bf00      	nop
 80060dc:	e000e100 	.word	0xe000e100

080060e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80060e0:	b480      	push	{r7}
 80060e2:	b083      	sub	sp, #12
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	4603      	mov	r3, r0
 80060e8:	6039      	str	r1, [r7, #0]
 80060ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80060ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	db0a      	blt.n	800610a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	b2da      	uxtb	r2, r3
 80060f8:	490c      	ldr	r1, [pc, #48]	@ (800612c <__NVIC_SetPriority+0x4c>)
 80060fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80060fe:	0112      	lsls	r2, r2, #4
 8006100:	b2d2      	uxtb	r2, r2
 8006102:	440b      	add	r3, r1
 8006104:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006108:	e00a      	b.n	8006120 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	b2da      	uxtb	r2, r3
 800610e:	4908      	ldr	r1, [pc, #32]	@ (8006130 <__NVIC_SetPriority+0x50>)
 8006110:	79fb      	ldrb	r3, [r7, #7]
 8006112:	f003 030f 	and.w	r3, r3, #15
 8006116:	3b04      	subs	r3, #4
 8006118:	0112      	lsls	r2, r2, #4
 800611a:	b2d2      	uxtb	r2, r2
 800611c:	440b      	add	r3, r1
 800611e:	761a      	strb	r2, [r3, #24]
}
 8006120:	bf00      	nop
 8006122:	370c      	adds	r7, #12
 8006124:	46bd      	mov	sp, r7
 8006126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612a:	4770      	bx	lr
 800612c:	e000e100 	.word	0xe000e100
 8006130:	e000ed00 	.word	0xe000ed00

08006134 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006134:	b480      	push	{r7}
 8006136:	b089      	sub	sp, #36	@ 0x24
 8006138:	af00      	add	r7, sp, #0
 800613a:	60f8      	str	r0, [r7, #12]
 800613c:	60b9      	str	r1, [r7, #8]
 800613e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	f003 0307 	and.w	r3, r3, #7
 8006146:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006148:	69fb      	ldr	r3, [r7, #28]
 800614a:	f1c3 0307 	rsb	r3, r3, #7
 800614e:	2b04      	cmp	r3, #4
 8006150:	bf28      	it	cs
 8006152:	2304      	movcs	r3, #4
 8006154:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006156:	69fb      	ldr	r3, [r7, #28]
 8006158:	3304      	adds	r3, #4
 800615a:	2b06      	cmp	r3, #6
 800615c:	d902      	bls.n	8006164 <NVIC_EncodePriority+0x30>
 800615e:	69fb      	ldr	r3, [r7, #28]
 8006160:	3b03      	subs	r3, #3
 8006162:	e000      	b.n	8006166 <NVIC_EncodePriority+0x32>
 8006164:	2300      	movs	r3, #0
 8006166:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006168:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800616c:	69bb      	ldr	r3, [r7, #24]
 800616e:	fa02 f303 	lsl.w	r3, r2, r3
 8006172:	43da      	mvns	r2, r3
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	401a      	ands	r2, r3
 8006178:	697b      	ldr	r3, [r7, #20]
 800617a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800617c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8006180:	697b      	ldr	r3, [r7, #20]
 8006182:	fa01 f303 	lsl.w	r3, r1, r3
 8006186:	43d9      	mvns	r1, r3
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800618c:	4313      	orrs	r3, r2
         );
}
 800618e:	4618      	mov	r0, r3
 8006190:	3724      	adds	r7, #36	@ 0x24
 8006192:	46bd      	mov	sp, r7
 8006194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006198:	4770      	bx	lr
	...

0800619c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b082      	sub	sp, #8
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	3b01      	subs	r3, #1
 80061a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80061ac:	d301      	bcc.n	80061b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80061ae:	2301      	movs	r3, #1
 80061b0:	e00f      	b.n	80061d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80061b2:	4a0a      	ldr	r2, [pc, #40]	@ (80061dc <SysTick_Config+0x40>)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	3b01      	subs	r3, #1
 80061b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80061ba:	210f      	movs	r1, #15
 80061bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80061c0:	f7ff ff8e 	bl	80060e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80061c4:	4b05      	ldr	r3, [pc, #20]	@ (80061dc <SysTick_Config+0x40>)
 80061c6:	2200      	movs	r2, #0
 80061c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80061ca:	4b04      	ldr	r3, [pc, #16]	@ (80061dc <SysTick_Config+0x40>)
 80061cc:	2207      	movs	r2, #7
 80061ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80061d0:	2300      	movs	r3, #0
}
 80061d2:	4618      	mov	r0, r3
 80061d4:	3708      	adds	r7, #8
 80061d6:	46bd      	mov	sp, r7
 80061d8:	bd80      	pop	{r7, pc}
 80061da:	bf00      	nop
 80061dc:	e000e010 	.word	0xe000e010

080061e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b082      	sub	sp, #8
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80061e8:	6878      	ldr	r0, [r7, #4]
 80061ea:	f7ff ff29 	bl	8006040 <__NVIC_SetPriorityGrouping>
}
 80061ee:	bf00      	nop
 80061f0:	3708      	adds	r7, #8
 80061f2:	46bd      	mov	sp, r7
 80061f4:	bd80      	pop	{r7, pc}

080061f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80061f6:	b580      	push	{r7, lr}
 80061f8:	b086      	sub	sp, #24
 80061fa:	af00      	add	r7, sp, #0
 80061fc:	4603      	mov	r3, r0
 80061fe:	60b9      	str	r1, [r7, #8]
 8006200:	607a      	str	r2, [r7, #4]
 8006202:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006204:	2300      	movs	r3, #0
 8006206:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006208:	f7ff ff3e 	bl	8006088 <__NVIC_GetPriorityGrouping>
 800620c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800620e:	687a      	ldr	r2, [r7, #4]
 8006210:	68b9      	ldr	r1, [r7, #8]
 8006212:	6978      	ldr	r0, [r7, #20]
 8006214:	f7ff ff8e 	bl	8006134 <NVIC_EncodePriority>
 8006218:	4602      	mov	r2, r0
 800621a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800621e:	4611      	mov	r1, r2
 8006220:	4618      	mov	r0, r3
 8006222:	f7ff ff5d 	bl	80060e0 <__NVIC_SetPriority>
}
 8006226:	bf00      	nop
 8006228:	3718      	adds	r7, #24
 800622a:	46bd      	mov	sp, r7
 800622c:	bd80      	pop	{r7, pc}

0800622e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800622e:	b580      	push	{r7, lr}
 8006230:	b082      	sub	sp, #8
 8006232:	af00      	add	r7, sp, #0
 8006234:	4603      	mov	r3, r0
 8006236:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006238:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800623c:	4618      	mov	r0, r3
 800623e:	f7ff ff31 	bl	80060a4 <__NVIC_EnableIRQ>
}
 8006242:	bf00      	nop
 8006244:	3708      	adds	r7, #8
 8006246:	46bd      	mov	sp, r7
 8006248:	bd80      	pop	{r7, pc}

0800624a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800624a:	b580      	push	{r7, lr}
 800624c:	b082      	sub	sp, #8
 800624e:	af00      	add	r7, sp, #0
 8006250:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006252:	6878      	ldr	r0, [r7, #4]
 8006254:	f7ff ffa2 	bl	800619c <SysTick_Config>
 8006258:	4603      	mov	r3, r0
}
 800625a:	4618      	mov	r0, r3
 800625c:	3708      	adds	r7, #8
 800625e:	46bd      	mov	sp, r7
 8006260:	bd80      	pop	{r7, pc}

08006262 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006262:	b580      	push	{r7, lr}
 8006264:	b084      	sub	sp, #16
 8006266:	af00      	add	r7, sp, #0
 8006268:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800626e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006270:	f7ff feb6 	bl	8005fe0 <HAL_GetTick>
 8006274:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800627c:	b2db      	uxtb	r3, r3
 800627e:	2b02      	cmp	r3, #2
 8006280:	d008      	beq.n	8006294 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2280      	movs	r2, #128	@ 0x80
 8006286:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2200      	movs	r2, #0
 800628c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8006290:	2301      	movs	r3, #1
 8006292:	e052      	b.n	800633a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	681a      	ldr	r2, [r3, #0]
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f022 0216 	bic.w	r2, r2, #22
 80062a2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	695a      	ldr	r2, [r3, #20]
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80062b2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d103      	bne.n	80062c4 <HAL_DMA_Abort+0x62>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d007      	beq.n	80062d4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	681a      	ldr	r2, [r3, #0]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f022 0208 	bic.w	r2, r2, #8
 80062d2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	681a      	ldr	r2, [r3, #0]
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f022 0201 	bic.w	r2, r2, #1
 80062e2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80062e4:	e013      	b.n	800630e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80062e6:	f7ff fe7b 	bl	8005fe0 <HAL_GetTick>
 80062ea:	4602      	mov	r2, r0
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	1ad3      	subs	r3, r2, r3
 80062f0:	2b05      	cmp	r3, #5
 80062f2:	d90c      	bls.n	800630e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2220      	movs	r2, #32
 80062f8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2203      	movs	r2, #3
 80062fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2200      	movs	r2, #0
 8006306:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800630a:	2303      	movs	r3, #3
 800630c:	e015      	b.n	800633a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f003 0301 	and.w	r3, r3, #1
 8006318:	2b00      	cmp	r3, #0
 800631a:	d1e4      	bne.n	80062e6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006320:	223f      	movs	r2, #63	@ 0x3f
 8006322:	409a      	lsls	r2, r3
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2201      	movs	r2, #1
 800632c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2200      	movs	r2, #0
 8006334:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8006338:	2300      	movs	r3, #0
}
 800633a:	4618      	mov	r0, r3
 800633c:	3710      	adds	r7, #16
 800633e:	46bd      	mov	sp, r7
 8006340:	bd80      	pop	{r7, pc}

08006342 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006342:	b480      	push	{r7}
 8006344:	b083      	sub	sp, #12
 8006346:	af00      	add	r7, sp, #0
 8006348:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006350:	b2db      	uxtb	r3, r3
 8006352:	2b02      	cmp	r3, #2
 8006354:	d004      	beq.n	8006360 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2280      	movs	r2, #128	@ 0x80
 800635a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800635c:	2301      	movs	r3, #1
 800635e:	e00c      	b.n	800637a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2205      	movs	r2, #5
 8006364:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	681a      	ldr	r2, [r3, #0]
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f022 0201 	bic.w	r2, r2, #1
 8006376:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006378:	2300      	movs	r3, #0
}
 800637a:	4618      	mov	r0, r3
 800637c:	370c      	adds	r7, #12
 800637e:	46bd      	mov	sp, r7
 8006380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006384:	4770      	bx	lr
	...

08006388 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006388:	b480      	push	{r7}
 800638a:	b089      	sub	sp, #36	@ 0x24
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
 8006390:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006392:	2300      	movs	r3, #0
 8006394:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006396:	2300      	movs	r3, #0
 8006398:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800639a:	2300      	movs	r3, #0
 800639c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800639e:	2300      	movs	r3, #0
 80063a0:	61fb      	str	r3, [r7, #28]
 80063a2:	e16b      	b.n	800667c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80063a4:	2201      	movs	r2, #1
 80063a6:	69fb      	ldr	r3, [r7, #28]
 80063a8:	fa02 f303 	lsl.w	r3, r2, r3
 80063ac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	697a      	ldr	r2, [r7, #20]
 80063b4:	4013      	ands	r3, r2
 80063b6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80063b8:	693a      	ldr	r2, [r7, #16]
 80063ba:	697b      	ldr	r3, [r7, #20]
 80063bc:	429a      	cmp	r2, r3
 80063be:	f040 815a 	bne.w	8006676 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	685b      	ldr	r3, [r3, #4]
 80063c6:	f003 0303 	and.w	r3, r3, #3
 80063ca:	2b01      	cmp	r3, #1
 80063cc:	d005      	beq.n	80063da <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	685b      	ldr	r3, [r3, #4]
 80063d2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80063d6:	2b02      	cmp	r3, #2
 80063d8:	d130      	bne.n	800643c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	689b      	ldr	r3, [r3, #8]
 80063de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80063e0:	69fb      	ldr	r3, [r7, #28]
 80063e2:	005b      	lsls	r3, r3, #1
 80063e4:	2203      	movs	r2, #3
 80063e6:	fa02 f303 	lsl.w	r3, r2, r3
 80063ea:	43db      	mvns	r3, r3
 80063ec:	69ba      	ldr	r2, [r7, #24]
 80063ee:	4013      	ands	r3, r2
 80063f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	68da      	ldr	r2, [r3, #12]
 80063f6:	69fb      	ldr	r3, [r7, #28]
 80063f8:	005b      	lsls	r3, r3, #1
 80063fa:	fa02 f303 	lsl.w	r3, r2, r3
 80063fe:	69ba      	ldr	r2, [r7, #24]
 8006400:	4313      	orrs	r3, r2
 8006402:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	69ba      	ldr	r2, [r7, #24]
 8006408:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	685b      	ldr	r3, [r3, #4]
 800640e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006410:	2201      	movs	r2, #1
 8006412:	69fb      	ldr	r3, [r7, #28]
 8006414:	fa02 f303 	lsl.w	r3, r2, r3
 8006418:	43db      	mvns	r3, r3
 800641a:	69ba      	ldr	r2, [r7, #24]
 800641c:	4013      	ands	r3, r2
 800641e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	685b      	ldr	r3, [r3, #4]
 8006424:	091b      	lsrs	r3, r3, #4
 8006426:	f003 0201 	and.w	r2, r3, #1
 800642a:	69fb      	ldr	r3, [r7, #28]
 800642c:	fa02 f303 	lsl.w	r3, r2, r3
 8006430:	69ba      	ldr	r2, [r7, #24]
 8006432:	4313      	orrs	r3, r2
 8006434:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	69ba      	ldr	r2, [r7, #24]
 800643a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	685b      	ldr	r3, [r3, #4]
 8006440:	f003 0303 	and.w	r3, r3, #3
 8006444:	2b03      	cmp	r3, #3
 8006446:	d017      	beq.n	8006478 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	68db      	ldr	r3, [r3, #12]
 800644c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800644e:	69fb      	ldr	r3, [r7, #28]
 8006450:	005b      	lsls	r3, r3, #1
 8006452:	2203      	movs	r2, #3
 8006454:	fa02 f303 	lsl.w	r3, r2, r3
 8006458:	43db      	mvns	r3, r3
 800645a:	69ba      	ldr	r2, [r7, #24]
 800645c:	4013      	ands	r3, r2
 800645e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	689a      	ldr	r2, [r3, #8]
 8006464:	69fb      	ldr	r3, [r7, #28]
 8006466:	005b      	lsls	r3, r3, #1
 8006468:	fa02 f303 	lsl.w	r3, r2, r3
 800646c:	69ba      	ldr	r2, [r7, #24]
 800646e:	4313      	orrs	r3, r2
 8006470:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	69ba      	ldr	r2, [r7, #24]
 8006476:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	f003 0303 	and.w	r3, r3, #3
 8006480:	2b02      	cmp	r3, #2
 8006482:	d123      	bne.n	80064cc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006484:	69fb      	ldr	r3, [r7, #28]
 8006486:	08da      	lsrs	r2, r3, #3
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	3208      	adds	r2, #8
 800648c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006490:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006492:	69fb      	ldr	r3, [r7, #28]
 8006494:	f003 0307 	and.w	r3, r3, #7
 8006498:	009b      	lsls	r3, r3, #2
 800649a:	220f      	movs	r2, #15
 800649c:	fa02 f303 	lsl.w	r3, r2, r3
 80064a0:	43db      	mvns	r3, r3
 80064a2:	69ba      	ldr	r2, [r7, #24]
 80064a4:	4013      	ands	r3, r2
 80064a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	691a      	ldr	r2, [r3, #16]
 80064ac:	69fb      	ldr	r3, [r7, #28]
 80064ae:	f003 0307 	and.w	r3, r3, #7
 80064b2:	009b      	lsls	r3, r3, #2
 80064b4:	fa02 f303 	lsl.w	r3, r2, r3
 80064b8:	69ba      	ldr	r2, [r7, #24]
 80064ba:	4313      	orrs	r3, r2
 80064bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80064be:	69fb      	ldr	r3, [r7, #28]
 80064c0:	08da      	lsrs	r2, r3, #3
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	3208      	adds	r2, #8
 80064c6:	69b9      	ldr	r1, [r7, #24]
 80064c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80064d2:	69fb      	ldr	r3, [r7, #28]
 80064d4:	005b      	lsls	r3, r3, #1
 80064d6:	2203      	movs	r2, #3
 80064d8:	fa02 f303 	lsl.w	r3, r2, r3
 80064dc:	43db      	mvns	r3, r3
 80064de:	69ba      	ldr	r2, [r7, #24]
 80064e0:	4013      	ands	r3, r2
 80064e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	685b      	ldr	r3, [r3, #4]
 80064e8:	f003 0203 	and.w	r2, r3, #3
 80064ec:	69fb      	ldr	r3, [r7, #28]
 80064ee:	005b      	lsls	r3, r3, #1
 80064f0:	fa02 f303 	lsl.w	r3, r2, r3
 80064f4:	69ba      	ldr	r2, [r7, #24]
 80064f6:	4313      	orrs	r3, r2
 80064f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	69ba      	ldr	r2, [r7, #24]
 80064fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006500:	683b      	ldr	r3, [r7, #0]
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006508:	2b00      	cmp	r3, #0
 800650a:	f000 80b4 	beq.w	8006676 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800650e:	2300      	movs	r3, #0
 8006510:	60fb      	str	r3, [r7, #12]
 8006512:	4b60      	ldr	r3, [pc, #384]	@ (8006694 <HAL_GPIO_Init+0x30c>)
 8006514:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006516:	4a5f      	ldr	r2, [pc, #380]	@ (8006694 <HAL_GPIO_Init+0x30c>)
 8006518:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800651c:	6453      	str	r3, [r2, #68]	@ 0x44
 800651e:	4b5d      	ldr	r3, [pc, #372]	@ (8006694 <HAL_GPIO_Init+0x30c>)
 8006520:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006522:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006526:	60fb      	str	r3, [r7, #12]
 8006528:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800652a:	4a5b      	ldr	r2, [pc, #364]	@ (8006698 <HAL_GPIO_Init+0x310>)
 800652c:	69fb      	ldr	r3, [r7, #28]
 800652e:	089b      	lsrs	r3, r3, #2
 8006530:	3302      	adds	r3, #2
 8006532:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006536:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006538:	69fb      	ldr	r3, [r7, #28]
 800653a:	f003 0303 	and.w	r3, r3, #3
 800653e:	009b      	lsls	r3, r3, #2
 8006540:	220f      	movs	r2, #15
 8006542:	fa02 f303 	lsl.w	r3, r2, r3
 8006546:	43db      	mvns	r3, r3
 8006548:	69ba      	ldr	r2, [r7, #24]
 800654a:	4013      	ands	r3, r2
 800654c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	4a52      	ldr	r2, [pc, #328]	@ (800669c <HAL_GPIO_Init+0x314>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d02b      	beq.n	80065ae <HAL_GPIO_Init+0x226>
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	4a51      	ldr	r2, [pc, #324]	@ (80066a0 <HAL_GPIO_Init+0x318>)
 800655a:	4293      	cmp	r3, r2
 800655c:	d025      	beq.n	80065aa <HAL_GPIO_Init+0x222>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	4a50      	ldr	r2, [pc, #320]	@ (80066a4 <HAL_GPIO_Init+0x31c>)
 8006562:	4293      	cmp	r3, r2
 8006564:	d01f      	beq.n	80065a6 <HAL_GPIO_Init+0x21e>
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	4a4f      	ldr	r2, [pc, #316]	@ (80066a8 <HAL_GPIO_Init+0x320>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d019      	beq.n	80065a2 <HAL_GPIO_Init+0x21a>
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	4a4e      	ldr	r2, [pc, #312]	@ (80066ac <HAL_GPIO_Init+0x324>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d013      	beq.n	800659e <HAL_GPIO_Init+0x216>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	4a4d      	ldr	r2, [pc, #308]	@ (80066b0 <HAL_GPIO_Init+0x328>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d00d      	beq.n	800659a <HAL_GPIO_Init+0x212>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	4a4c      	ldr	r2, [pc, #304]	@ (80066b4 <HAL_GPIO_Init+0x32c>)
 8006582:	4293      	cmp	r3, r2
 8006584:	d007      	beq.n	8006596 <HAL_GPIO_Init+0x20e>
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	4a4b      	ldr	r2, [pc, #300]	@ (80066b8 <HAL_GPIO_Init+0x330>)
 800658a:	4293      	cmp	r3, r2
 800658c:	d101      	bne.n	8006592 <HAL_GPIO_Init+0x20a>
 800658e:	2307      	movs	r3, #7
 8006590:	e00e      	b.n	80065b0 <HAL_GPIO_Init+0x228>
 8006592:	2308      	movs	r3, #8
 8006594:	e00c      	b.n	80065b0 <HAL_GPIO_Init+0x228>
 8006596:	2306      	movs	r3, #6
 8006598:	e00a      	b.n	80065b0 <HAL_GPIO_Init+0x228>
 800659a:	2305      	movs	r3, #5
 800659c:	e008      	b.n	80065b0 <HAL_GPIO_Init+0x228>
 800659e:	2304      	movs	r3, #4
 80065a0:	e006      	b.n	80065b0 <HAL_GPIO_Init+0x228>
 80065a2:	2303      	movs	r3, #3
 80065a4:	e004      	b.n	80065b0 <HAL_GPIO_Init+0x228>
 80065a6:	2302      	movs	r3, #2
 80065a8:	e002      	b.n	80065b0 <HAL_GPIO_Init+0x228>
 80065aa:	2301      	movs	r3, #1
 80065ac:	e000      	b.n	80065b0 <HAL_GPIO_Init+0x228>
 80065ae:	2300      	movs	r3, #0
 80065b0:	69fa      	ldr	r2, [r7, #28]
 80065b2:	f002 0203 	and.w	r2, r2, #3
 80065b6:	0092      	lsls	r2, r2, #2
 80065b8:	4093      	lsls	r3, r2
 80065ba:	69ba      	ldr	r2, [r7, #24]
 80065bc:	4313      	orrs	r3, r2
 80065be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80065c0:	4935      	ldr	r1, [pc, #212]	@ (8006698 <HAL_GPIO_Init+0x310>)
 80065c2:	69fb      	ldr	r3, [r7, #28]
 80065c4:	089b      	lsrs	r3, r3, #2
 80065c6:	3302      	adds	r3, #2
 80065c8:	69ba      	ldr	r2, [r7, #24]
 80065ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80065ce:	4b3b      	ldr	r3, [pc, #236]	@ (80066bc <HAL_GPIO_Init+0x334>)
 80065d0:	689b      	ldr	r3, [r3, #8]
 80065d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80065d4:	693b      	ldr	r3, [r7, #16]
 80065d6:	43db      	mvns	r3, r3
 80065d8:	69ba      	ldr	r2, [r7, #24]
 80065da:	4013      	ands	r3, r2
 80065dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	685b      	ldr	r3, [r3, #4]
 80065e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d003      	beq.n	80065f2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80065ea:	69ba      	ldr	r2, [r7, #24]
 80065ec:	693b      	ldr	r3, [r7, #16]
 80065ee:	4313      	orrs	r3, r2
 80065f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80065f2:	4a32      	ldr	r2, [pc, #200]	@ (80066bc <HAL_GPIO_Init+0x334>)
 80065f4:	69bb      	ldr	r3, [r7, #24]
 80065f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80065f8:	4b30      	ldr	r3, [pc, #192]	@ (80066bc <HAL_GPIO_Init+0x334>)
 80065fa:	68db      	ldr	r3, [r3, #12]
 80065fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80065fe:	693b      	ldr	r3, [r7, #16]
 8006600:	43db      	mvns	r3, r3
 8006602:	69ba      	ldr	r2, [r7, #24]
 8006604:	4013      	ands	r3, r2
 8006606:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	685b      	ldr	r3, [r3, #4]
 800660c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006610:	2b00      	cmp	r3, #0
 8006612:	d003      	beq.n	800661c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006614:	69ba      	ldr	r2, [r7, #24]
 8006616:	693b      	ldr	r3, [r7, #16]
 8006618:	4313      	orrs	r3, r2
 800661a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800661c:	4a27      	ldr	r2, [pc, #156]	@ (80066bc <HAL_GPIO_Init+0x334>)
 800661e:	69bb      	ldr	r3, [r7, #24]
 8006620:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006622:	4b26      	ldr	r3, [pc, #152]	@ (80066bc <HAL_GPIO_Init+0x334>)
 8006624:	685b      	ldr	r3, [r3, #4]
 8006626:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006628:	693b      	ldr	r3, [r7, #16]
 800662a:	43db      	mvns	r3, r3
 800662c:	69ba      	ldr	r2, [r7, #24]
 800662e:	4013      	ands	r3, r2
 8006630:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800663a:	2b00      	cmp	r3, #0
 800663c:	d003      	beq.n	8006646 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800663e:	69ba      	ldr	r2, [r7, #24]
 8006640:	693b      	ldr	r3, [r7, #16]
 8006642:	4313      	orrs	r3, r2
 8006644:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006646:	4a1d      	ldr	r2, [pc, #116]	@ (80066bc <HAL_GPIO_Init+0x334>)
 8006648:	69bb      	ldr	r3, [r7, #24]
 800664a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800664c:	4b1b      	ldr	r3, [pc, #108]	@ (80066bc <HAL_GPIO_Init+0x334>)
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006652:	693b      	ldr	r3, [r7, #16]
 8006654:	43db      	mvns	r3, r3
 8006656:	69ba      	ldr	r2, [r7, #24]
 8006658:	4013      	ands	r3, r2
 800665a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006664:	2b00      	cmp	r3, #0
 8006666:	d003      	beq.n	8006670 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006668:	69ba      	ldr	r2, [r7, #24]
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	4313      	orrs	r3, r2
 800666e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006670:	4a12      	ldr	r2, [pc, #72]	@ (80066bc <HAL_GPIO_Init+0x334>)
 8006672:	69bb      	ldr	r3, [r7, #24]
 8006674:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006676:	69fb      	ldr	r3, [r7, #28]
 8006678:	3301      	adds	r3, #1
 800667a:	61fb      	str	r3, [r7, #28]
 800667c:	69fb      	ldr	r3, [r7, #28]
 800667e:	2b0f      	cmp	r3, #15
 8006680:	f67f ae90 	bls.w	80063a4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006684:	bf00      	nop
 8006686:	bf00      	nop
 8006688:	3724      	adds	r7, #36	@ 0x24
 800668a:	46bd      	mov	sp, r7
 800668c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006690:	4770      	bx	lr
 8006692:	bf00      	nop
 8006694:	40023800 	.word	0x40023800
 8006698:	40013800 	.word	0x40013800
 800669c:	40020000 	.word	0x40020000
 80066a0:	40020400 	.word	0x40020400
 80066a4:	40020800 	.word	0x40020800
 80066a8:	40020c00 	.word	0x40020c00
 80066ac:	40021000 	.word	0x40021000
 80066b0:	40021400 	.word	0x40021400
 80066b4:	40021800 	.word	0x40021800
 80066b8:	40021c00 	.word	0x40021c00
 80066bc:	40013c00 	.word	0x40013c00

080066c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b085      	sub	sp, #20
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
 80066c8:	460b      	mov	r3, r1
 80066ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	691a      	ldr	r2, [r3, #16]
 80066d0:	887b      	ldrh	r3, [r7, #2]
 80066d2:	4013      	ands	r3, r2
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d002      	beq.n	80066de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80066d8:	2301      	movs	r3, #1
 80066da:	73fb      	strb	r3, [r7, #15]
 80066dc:	e001      	b.n	80066e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80066de:	2300      	movs	r3, #0
 80066e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80066e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80066e4:	4618      	mov	r0, r3
 80066e6:	3714      	adds	r7, #20
 80066e8:	46bd      	mov	sp, r7
 80066ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ee:	4770      	bx	lr

080066f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80066f0:	b480      	push	{r7}
 80066f2:	b083      	sub	sp, #12
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
 80066f8:	460b      	mov	r3, r1
 80066fa:	807b      	strh	r3, [r7, #2]
 80066fc:	4613      	mov	r3, r2
 80066fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006700:	787b      	ldrb	r3, [r7, #1]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d003      	beq.n	800670e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006706:	887a      	ldrh	r2, [r7, #2]
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800670c:	e003      	b.n	8006716 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800670e:	887b      	ldrh	r3, [r7, #2]
 8006710:	041a      	lsls	r2, r3, #16
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	619a      	str	r2, [r3, #24]
}
 8006716:	bf00      	nop
 8006718:	370c      	adds	r7, #12
 800671a:	46bd      	mov	sp, r7
 800671c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006720:	4770      	bx	lr
	...

08006724 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b084      	sub	sp, #16
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d101      	bne.n	8006736 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006732:	2301      	movs	r3, #1
 8006734:	e12b      	b.n	800698e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800673c:	b2db      	uxtb	r3, r3
 800673e:	2b00      	cmp	r3, #0
 8006740:	d106      	bne.n	8006750 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2200      	movs	r2, #0
 8006746:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800674a:	6878      	ldr	r0, [r7, #4]
 800674c:	f7ff f812 	bl	8005774 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2224      	movs	r2, #36	@ 0x24
 8006754:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	681a      	ldr	r2, [r3, #0]
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f022 0201 	bic.w	r2, r2, #1
 8006766:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	681a      	ldr	r2, [r3, #0]
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006776:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	681a      	ldr	r2, [r3, #0]
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006786:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006788:	f001 fd76 	bl	8008278 <HAL_RCC_GetPCLK1Freq>
 800678c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	685b      	ldr	r3, [r3, #4]
 8006792:	4a81      	ldr	r2, [pc, #516]	@ (8006998 <HAL_I2C_Init+0x274>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d807      	bhi.n	80067a8 <HAL_I2C_Init+0x84>
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	4a80      	ldr	r2, [pc, #512]	@ (800699c <HAL_I2C_Init+0x278>)
 800679c:	4293      	cmp	r3, r2
 800679e:	bf94      	ite	ls
 80067a0:	2301      	movls	r3, #1
 80067a2:	2300      	movhi	r3, #0
 80067a4:	b2db      	uxtb	r3, r3
 80067a6:	e006      	b.n	80067b6 <HAL_I2C_Init+0x92>
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	4a7d      	ldr	r2, [pc, #500]	@ (80069a0 <HAL_I2C_Init+0x27c>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	bf94      	ite	ls
 80067b0:	2301      	movls	r3, #1
 80067b2:	2300      	movhi	r3, #0
 80067b4:	b2db      	uxtb	r3, r3
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d001      	beq.n	80067be <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80067ba:	2301      	movs	r3, #1
 80067bc:	e0e7      	b.n	800698e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	4a78      	ldr	r2, [pc, #480]	@ (80069a4 <HAL_I2C_Init+0x280>)
 80067c2:	fba2 2303 	umull	r2, r3, r2, r3
 80067c6:	0c9b      	lsrs	r3, r3, #18
 80067c8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	68ba      	ldr	r2, [r7, #8]
 80067da:	430a      	orrs	r2, r1
 80067dc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	6a1b      	ldr	r3, [r3, #32]
 80067e4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	685b      	ldr	r3, [r3, #4]
 80067ec:	4a6a      	ldr	r2, [pc, #424]	@ (8006998 <HAL_I2C_Init+0x274>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d802      	bhi.n	80067f8 <HAL_I2C_Init+0xd4>
 80067f2:	68bb      	ldr	r3, [r7, #8]
 80067f4:	3301      	adds	r3, #1
 80067f6:	e009      	b.n	800680c <HAL_I2C_Init+0xe8>
 80067f8:	68bb      	ldr	r3, [r7, #8]
 80067fa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80067fe:	fb02 f303 	mul.w	r3, r2, r3
 8006802:	4a69      	ldr	r2, [pc, #420]	@ (80069a8 <HAL_I2C_Init+0x284>)
 8006804:	fba2 2303 	umull	r2, r3, r2, r3
 8006808:	099b      	lsrs	r3, r3, #6
 800680a:	3301      	adds	r3, #1
 800680c:	687a      	ldr	r2, [r7, #4]
 800680e:	6812      	ldr	r2, [r2, #0]
 8006810:	430b      	orrs	r3, r1
 8006812:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	69db      	ldr	r3, [r3, #28]
 800681a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800681e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	685b      	ldr	r3, [r3, #4]
 8006826:	495c      	ldr	r1, [pc, #368]	@ (8006998 <HAL_I2C_Init+0x274>)
 8006828:	428b      	cmp	r3, r1
 800682a:	d819      	bhi.n	8006860 <HAL_I2C_Init+0x13c>
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	1e59      	subs	r1, r3, #1
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	005b      	lsls	r3, r3, #1
 8006836:	fbb1 f3f3 	udiv	r3, r1, r3
 800683a:	1c59      	adds	r1, r3, #1
 800683c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8006840:	400b      	ands	r3, r1
 8006842:	2b00      	cmp	r3, #0
 8006844:	d00a      	beq.n	800685c <HAL_I2C_Init+0x138>
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	1e59      	subs	r1, r3, #1
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	685b      	ldr	r3, [r3, #4]
 800684e:	005b      	lsls	r3, r3, #1
 8006850:	fbb1 f3f3 	udiv	r3, r1, r3
 8006854:	3301      	adds	r3, #1
 8006856:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800685a:	e051      	b.n	8006900 <HAL_I2C_Init+0x1dc>
 800685c:	2304      	movs	r3, #4
 800685e:	e04f      	b.n	8006900 <HAL_I2C_Init+0x1dc>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	689b      	ldr	r3, [r3, #8]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d111      	bne.n	800688c <HAL_I2C_Init+0x168>
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	1e58      	subs	r0, r3, #1
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6859      	ldr	r1, [r3, #4]
 8006870:	460b      	mov	r3, r1
 8006872:	005b      	lsls	r3, r3, #1
 8006874:	440b      	add	r3, r1
 8006876:	fbb0 f3f3 	udiv	r3, r0, r3
 800687a:	3301      	adds	r3, #1
 800687c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006880:	2b00      	cmp	r3, #0
 8006882:	bf0c      	ite	eq
 8006884:	2301      	moveq	r3, #1
 8006886:	2300      	movne	r3, #0
 8006888:	b2db      	uxtb	r3, r3
 800688a:	e012      	b.n	80068b2 <HAL_I2C_Init+0x18e>
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	1e58      	subs	r0, r3, #1
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6859      	ldr	r1, [r3, #4]
 8006894:	460b      	mov	r3, r1
 8006896:	009b      	lsls	r3, r3, #2
 8006898:	440b      	add	r3, r1
 800689a:	0099      	lsls	r1, r3, #2
 800689c:	440b      	add	r3, r1
 800689e:	fbb0 f3f3 	udiv	r3, r0, r3
 80068a2:	3301      	adds	r3, #1
 80068a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	bf0c      	ite	eq
 80068ac:	2301      	moveq	r3, #1
 80068ae:	2300      	movne	r3, #0
 80068b0:	b2db      	uxtb	r3, r3
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d001      	beq.n	80068ba <HAL_I2C_Init+0x196>
 80068b6:	2301      	movs	r3, #1
 80068b8:	e022      	b.n	8006900 <HAL_I2C_Init+0x1dc>
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	689b      	ldr	r3, [r3, #8]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d10e      	bne.n	80068e0 <HAL_I2C_Init+0x1bc>
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	1e58      	subs	r0, r3, #1
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6859      	ldr	r1, [r3, #4]
 80068ca:	460b      	mov	r3, r1
 80068cc:	005b      	lsls	r3, r3, #1
 80068ce:	440b      	add	r3, r1
 80068d0:	fbb0 f3f3 	udiv	r3, r0, r3
 80068d4:	3301      	adds	r3, #1
 80068d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80068da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80068de:	e00f      	b.n	8006900 <HAL_I2C_Init+0x1dc>
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	1e58      	subs	r0, r3, #1
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	6859      	ldr	r1, [r3, #4]
 80068e8:	460b      	mov	r3, r1
 80068ea:	009b      	lsls	r3, r3, #2
 80068ec:	440b      	add	r3, r1
 80068ee:	0099      	lsls	r1, r3, #2
 80068f0:	440b      	add	r3, r1
 80068f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80068f6:	3301      	adds	r3, #1
 80068f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80068fc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006900:	6879      	ldr	r1, [r7, #4]
 8006902:	6809      	ldr	r1, [r1, #0]
 8006904:	4313      	orrs	r3, r2
 8006906:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	69da      	ldr	r2, [r3, #28]
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6a1b      	ldr	r3, [r3, #32]
 800691a:	431a      	orrs	r2, r3
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	430a      	orrs	r2, r1
 8006922:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	689b      	ldr	r3, [r3, #8]
 800692a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800692e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006932:	687a      	ldr	r2, [r7, #4]
 8006934:	6911      	ldr	r1, [r2, #16]
 8006936:	687a      	ldr	r2, [r7, #4]
 8006938:	68d2      	ldr	r2, [r2, #12]
 800693a:	4311      	orrs	r1, r2
 800693c:	687a      	ldr	r2, [r7, #4]
 800693e:	6812      	ldr	r2, [r2, #0]
 8006940:	430b      	orrs	r3, r1
 8006942:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	68db      	ldr	r3, [r3, #12]
 800694a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	695a      	ldr	r2, [r3, #20]
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	699b      	ldr	r3, [r3, #24]
 8006956:	431a      	orrs	r2, r3
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	430a      	orrs	r2, r1
 800695e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	681a      	ldr	r2, [r3, #0]
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f042 0201 	orr.w	r2, r2, #1
 800696e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2200      	movs	r2, #0
 8006974:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2220      	movs	r2, #32
 800697a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2200      	movs	r2, #0
 8006982:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2200      	movs	r2, #0
 8006988:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800698c:	2300      	movs	r3, #0
}
 800698e:	4618      	mov	r0, r3
 8006990:	3710      	adds	r7, #16
 8006992:	46bd      	mov	sp, r7
 8006994:	bd80      	pop	{r7, pc}
 8006996:	bf00      	nop
 8006998:	000186a0 	.word	0x000186a0
 800699c:	001e847f 	.word	0x001e847f
 80069a0:	003d08ff 	.word	0x003d08ff
 80069a4:	431bde83 	.word	0x431bde83
 80069a8:	10624dd3 	.word	0x10624dd3

080069ac <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b088      	sub	sp, #32
 80069b0:	af02      	add	r7, sp, #8
 80069b2:	60f8      	str	r0, [r7, #12]
 80069b4:	4608      	mov	r0, r1
 80069b6:	4611      	mov	r1, r2
 80069b8:	461a      	mov	r2, r3
 80069ba:	4603      	mov	r3, r0
 80069bc:	817b      	strh	r3, [r7, #10]
 80069be:	460b      	mov	r3, r1
 80069c0:	813b      	strh	r3, [r7, #8]
 80069c2:	4613      	mov	r3, r2
 80069c4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80069c6:	f7ff fb0b 	bl	8005fe0 <HAL_GetTick>
 80069ca:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80069d2:	b2db      	uxtb	r3, r3
 80069d4:	2b20      	cmp	r3, #32
 80069d6:	f040 80d9 	bne.w	8006b8c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80069da:	697b      	ldr	r3, [r7, #20]
 80069dc:	9300      	str	r3, [sp, #0]
 80069de:	2319      	movs	r3, #25
 80069e0:	2201      	movs	r2, #1
 80069e2:	496d      	ldr	r1, [pc, #436]	@ (8006b98 <HAL_I2C_Mem_Write+0x1ec>)
 80069e4:	68f8      	ldr	r0, [r7, #12]
 80069e6:	f000 fdb9 	bl	800755c <I2C_WaitOnFlagUntilTimeout>
 80069ea:	4603      	mov	r3, r0
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d001      	beq.n	80069f4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80069f0:	2302      	movs	r3, #2
 80069f2:	e0cc      	b.n	8006b8e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80069fa:	2b01      	cmp	r3, #1
 80069fc:	d101      	bne.n	8006a02 <HAL_I2C_Mem_Write+0x56>
 80069fe:	2302      	movs	r3, #2
 8006a00:	e0c5      	b.n	8006b8e <HAL_I2C_Mem_Write+0x1e2>
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	2201      	movs	r2, #1
 8006a06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f003 0301 	and.w	r3, r3, #1
 8006a14:	2b01      	cmp	r3, #1
 8006a16:	d007      	beq.n	8006a28 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	681a      	ldr	r2, [r3, #0]
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f042 0201 	orr.w	r2, r2, #1
 8006a26:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	681a      	ldr	r2, [r3, #0]
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006a36:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	2221      	movs	r2, #33	@ 0x21
 8006a3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	2240      	movs	r2, #64	@ 0x40
 8006a44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	6a3a      	ldr	r2, [r7, #32]
 8006a52:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006a58:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a5e:	b29a      	uxth	r2, r3
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	4a4d      	ldr	r2, [pc, #308]	@ (8006b9c <HAL_I2C_Mem_Write+0x1f0>)
 8006a68:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006a6a:	88f8      	ldrh	r0, [r7, #6]
 8006a6c:	893a      	ldrh	r2, [r7, #8]
 8006a6e:	8979      	ldrh	r1, [r7, #10]
 8006a70:	697b      	ldr	r3, [r7, #20]
 8006a72:	9301      	str	r3, [sp, #4]
 8006a74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a76:	9300      	str	r3, [sp, #0]
 8006a78:	4603      	mov	r3, r0
 8006a7a:	68f8      	ldr	r0, [r7, #12]
 8006a7c:	f000 fbf0 	bl	8007260 <I2C_RequestMemoryWrite>
 8006a80:	4603      	mov	r3, r0
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d052      	beq.n	8006b2c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006a86:	2301      	movs	r3, #1
 8006a88:	e081      	b.n	8006b8e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a8a:	697a      	ldr	r2, [r7, #20]
 8006a8c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a8e:	68f8      	ldr	r0, [r7, #12]
 8006a90:	f000 fe7e 	bl	8007790 <I2C_WaitOnTXEFlagUntilTimeout>
 8006a94:	4603      	mov	r3, r0
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d00d      	beq.n	8006ab6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a9e:	2b04      	cmp	r3, #4
 8006aa0:	d107      	bne.n	8006ab2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	681a      	ldr	r2, [r3, #0]
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006ab0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	e06b      	b.n	8006b8e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aba:	781a      	ldrb	r2, [r3, #0]
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ac6:	1c5a      	adds	r2, r3, #1
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ad0:	3b01      	subs	r3, #1
 8006ad2:	b29a      	uxth	r2, r3
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006adc:	b29b      	uxth	r3, r3
 8006ade:	3b01      	subs	r3, #1
 8006ae0:	b29a      	uxth	r2, r3
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	695b      	ldr	r3, [r3, #20]
 8006aec:	f003 0304 	and.w	r3, r3, #4
 8006af0:	2b04      	cmp	r3, #4
 8006af2:	d11b      	bne.n	8006b2c <HAL_I2C_Mem_Write+0x180>
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d017      	beq.n	8006b2c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b00:	781a      	ldrb	r2, [r3, #0]
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b0c:	1c5a      	adds	r2, r3, #1
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b16:	3b01      	subs	r3, #1
 8006b18:	b29a      	uxth	r2, r3
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b22:	b29b      	uxth	r3, r3
 8006b24:	3b01      	subs	r3, #1
 8006b26:	b29a      	uxth	r2, r3
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d1aa      	bne.n	8006a8a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006b34:	697a      	ldr	r2, [r7, #20]
 8006b36:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006b38:	68f8      	ldr	r0, [r7, #12]
 8006b3a:	f000 fe71 	bl	8007820 <I2C_WaitOnBTFFlagUntilTimeout>
 8006b3e:	4603      	mov	r3, r0
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d00d      	beq.n	8006b60 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b48:	2b04      	cmp	r3, #4
 8006b4a:	d107      	bne.n	8006b5c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	681a      	ldr	r2, [r3, #0]
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006b5a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006b5c:	2301      	movs	r3, #1
 8006b5e:	e016      	b.n	8006b8e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	681a      	ldr	r2, [r3, #0]
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006b6e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	2220      	movs	r2, #32
 8006b74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	2200      	movs	r2, #0
 8006b84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006b88:	2300      	movs	r3, #0
 8006b8a:	e000      	b.n	8006b8e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006b8c:	2302      	movs	r3, #2
  }
}
 8006b8e:	4618      	mov	r0, r3
 8006b90:	3718      	adds	r7, #24
 8006b92:	46bd      	mov	sp, r7
 8006b94:	bd80      	pop	{r7, pc}
 8006b96:	bf00      	nop
 8006b98:	00100002 	.word	0x00100002
 8006b9c:	ffff0000 	.word	0xffff0000

08006ba0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b08c      	sub	sp, #48	@ 0x30
 8006ba4:	af02      	add	r7, sp, #8
 8006ba6:	60f8      	str	r0, [r7, #12]
 8006ba8:	4608      	mov	r0, r1
 8006baa:	4611      	mov	r1, r2
 8006bac:	461a      	mov	r2, r3
 8006bae:	4603      	mov	r3, r0
 8006bb0:	817b      	strh	r3, [r7, #10]
 8006bb2:	460b      	mov	r3, r1
 8006bb4:	813b      	strh	r3, [r7, #8]
 8006bb6:	4613      	mov	r3, r2
 8006bb8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006bba:	f7ff fa11 	bl	8005fe0 <HAL_GetTick>
 8006bbe:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006bc6:	b2db      	uxtb	r3, r3
 8006bc8:	2b20      	cmp	r3, #32
 8006bca:	f040 8214 	bne.w	8006ff6 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bd0:	9300      	str	r3, [sp, #0]
 8006bd2:	2319      	movs	r3, #25
 8006bd4:	2201      	movs	r2, #1
 8006bd6:	497b      	ldr	r1, [pc, #492]	@ (8006dc4 <HAL_I2C_Mem_Read+0x224>)
 8006bd8:	68f8      	ldr	r0, [r7, #12]
 8006bda:	f000 fcbf 	bl	800755c <I2C_WaitOnFlagUntilTimeout>
 8006bde:	4603      	mov	r3, r0
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d001      	beq.n	8006be8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006be4:	2302      	movs	r3, #2
 8006be6:	e207      	b.n	8006ff8 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006bee:	2b01      	cmp	r3, #1
 8006bf0:	d101      	bne.n	8006bf6 <HAL_I2C_Mem_Read+0x56>
 8006bf2:	2302      	movs	r3, #2
 8006bf4:	e200      	b.n	8006ff8 <HAL_I2C_Mem_Read+0x458>
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	2201      	movs	r2, #1
 8006bfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f003 0301 	and.w	r3, r3, #1
 8006c08:	2b01      	cmp	r3, #1
 8006c0a:	d007      	beq.n	8006c1c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	681a      	ldr	r2, [r3, #0]
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f042 0201 	orr.w	r2, r2, #1
 8006c1a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	681a      	ldr	r2, [r3, #0]
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006c2a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	2222      	movs	r2, #34	@ 0x22
 8006c30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	2240      	movs	r2, #64	@ 0x40
 8006c38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	2200      	movs	r2, #0
 8006c40:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c46:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8006c4c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c52:	b29a      	uxth	r2, r3
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	4a5b      	ldr	r2, [pc, #364]	@ (8006dc8 <HAL_I2C_Mem_Read+0x228>)
 8006c5c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006c5e:	88f8      	ldrh	r0, [r7, #6]
 8006c60:	893a      	ldrh	r2, [r7, #8]
 8006c62:	8979      	ldrh	r1, [r7, #10]
 8006c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c66:	9301      	str	r3, [sp, #4]
 8006c68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c6a:	9300      	str	r3, [sp, #0]
 8006c6c:	4603      	mov	r3, r0
 8006c6e:	68f8      	ldr	r0, [r7, #12]
 8006c70:	f000 fb8c 	bl	800738c <I2C_RequestMemoryRead>
 8006c74:	4603      	mov	r3, r0
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d001      	beq.n	8006c7e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006c7a:	2301      	movs	r3, #1
 8006c7c:	e1bc      	b.n	8006ff8 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d113      	bne.n	8006cae <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c86:	2300      	movs	r3, #0
 8006c88:	623b      	str	r3, [r7, #32]
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	695b      	ldr	r3, [r3, #20]
 8006c90:	623b      	str	r3, [r7, #32]
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	699b      	ldr	r3, [r3, #24]
 8006c98:	623b      	str	r3, [r7, #32]
 8006c9a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	681a      	ldr	r2, [r3, #0]
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006caa:	601a      	str	r2, [r3, #0]
 8006cac:	e190      	b.n	8006fd0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006cb2:	2b01      	cmp	r3, #1
 8006cb4:	d11b      	bne.n	8006cee <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	681a      	ldr	r2, [r3, #0]
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006cc4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	61fb      	str	r3, [r7, #28]
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	695b      	ldr	r3, [r3, #20]
 8006cd0:	61fb      	str	r3, [r7, #28]
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	699b      	ldr	r3, [r3, #24]
 8006cd8:	61fb      	str	r3, [r7, #28]
 8006cda:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	681a      	ldr	r2, [r3, #0]
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006cea:	601a      	str	r2, [r3, #0]
 8006cec:	e170      	b.n	8006fd0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006cf2:	2b02      	cmp	r3, #2
 8006cf4:	d11b      	bne.n	8006d2e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	681a      	ldr	r2, [r3, #0]
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006d04:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	681a      	ldr	r2, [r3, #0]
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006d14:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d16:	2300      	movs	r3, #0
 8006d18:	61bb      	str	r3, [r7, #24]
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	695b      	ldr	r3, [r3, #20]
 8006d20:	61bb      	str	r3, [r7, #24]
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	699b      	ldr	r3, [r3, #24]
 8006d28:	61bb      	str	r3, [r7, #24]
 8006d2a:	69bb      	ldr	r3, [r7, #24]
 8006d2c:	e150      	b.n	8006fd0 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d2e:	2300      	movs	r3, #0
 8006d30:	617b      	str	r3, [r7, #20]
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	695b      	ldr	r3, [r3, #20]
 8006d38:	617b      	str	r3, [r7, #20]
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	699b      	ldr	r3, [r3, #24]
 8006d40:	617b      	str	r3, [r7, #20]
 8006d42:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006d44:	e144      	b.n	8006fd0 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d4a:	2b03      	cmp	r3, #3
 8006d4c:	f200 80f1 	bhi.w	8006f32 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d54:	2b01      	cmp	r3, #1
 8006d56:	d123      	bne.n	8006da0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d5a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006d5c:	68f8      	ldr	r0, [r7, #12]
 8006d5e:	f000 fda7 	bl	80078b0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006d62:	4603      	mov	r3, r0
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d001      	beq.n	8006d6c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006d68:	2301      	movs	r3, #1
 8006d6a:	e145      	b.n	8006ff8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	691a      	ldr	r2, [r3, #16]
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d76:	b2d2      	uxtb	r2, r2
 8006d78:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d7e:	1c5a      	adds	r2, r3, #1
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d88:	3b01      	subs	r3, #1
 8006d8a:	b29a      	uxth	r2, r3
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d94:	b29b      	uxth	r3, r3
 8006d96:	3b01      	subs	r3, #1
 8006d98:	b29a      	uxth	r2, r3
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006d9e:	e117      	b.n	8006fd0 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006da4:	2b02      	cmp	r3, #2
 8006da6:	d14e      	bne.n	8006e46 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006daa:	9300      	str	r3, [sp, #0]
 8006dac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dae:	2200      	movs	r2, #0
 8006db0:	4906      	ldr	r1, [pc, #24]	@ (8006dcc <HAL_I2C_Mem_Read+0x22c>)
 8006db2:	68f8      	ldr	r0, [r7, #12]
 8006db4:	f000 fbd2 	bl	800755c <I2C_WaitOnFlagUntilTimeout>
 8006db8:	4603      	mov	r3, r0
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d008      	beq.n	8006dd0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	e11a      	b.n	8006ff8 <HAL_I2C_Mem_Read+0x458>
 8006dc2:	bf00      	nop
 8006dc4:	00100002 	.word	0x00100002
 8006dc8:	ffff0000 	.word	0xffff0000
 8006dcc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	681a      	ldr	r2, [r3, #0]
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006dde:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	691a      	ldr	r2, [r3, #16]
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dea:	b2d2      	uxtb	r2, r2
 8006dec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006df2:	1c5a      	adds	r2, r3, #1
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006dfc:	3b01      	subs	r3, #1
 8006dfe:	b29a      	uxth	r2, r3
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e08:	b29b      	uxth	r3, r3
 8006e0a:	3b01      	subs	r3, #1
 8006e0c:	b29a      	uxth	r2, r3
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	691a      	ldr	r2, [r3, #16]
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e1c:	b2d2      	uxtb	r2, r2
 8006e1e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e24:	1c5a      	adds	r2, r3, #1
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e2e:	3b01      	subs	r3, #1
 8006e30:	b29a      	uxth	r2, r3
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e3a:	b29b      	uxth	r3, r3
 8006e3c:	3b01      	subs	r3, #1
 8006e3e:	b29a      	uxth	r2, r3
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006e44:	e0c4      	b.n	8006fd0 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e48:	9300      	str	r3, [sp, #0]
 8006e4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	496c      	ldr	r1, [pc, #432]	@ (8007000 <HAL_I2C_Mem_Read+0x460>)
 8006e50:	68f8      	ldr	r0, [r7, #12]
 8006e52:	f000 fb83 	bl	800755c <I2C_WaitOnFlagUntilTimeout>
 8006e56:	4603      	mov	r3, r0
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d001      	beq.n	8006e60 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	e0cb      	b.n	8006ff8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	681a      	ldr	r2, [r3, #0]
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006e6e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	691a      	ldr	r2, [r3, #16]
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e7a:	b2d2      	uxtb	r2, r2
 8006e7c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e82:	1c5a      	adds	r2, r3, #1
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e8c:	3b01      	subs	r3, #1
 8006e8e:	b29a      	uxth	r2, r3
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e98:	b29b      	uxth	r3, r3
 8006e9a:	3b01      	subs	r3, #1
 8006e9c:	b29a      	uxth	r2, r3
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ea4:	9300      	str	r3, [sp, #0]
 8006ea6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	4955      	ldr	r1, [pc, #340]	@ (8007000 <HAL_I2C_Mem_Read+0x460>)
 8006eac:	68f8      	ldr	r0, [r7, #12]
 8006eae:	f000 fb55 	bl	800755c <I2C_WaitOnFlagUntilTimeout>
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d001      	beq.n	8006ebc <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006eb8:	2301      	movs	r3, #1
 8006eba:	e09d      	b.n	8006ff8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	681a      	ldr	r2, [r3, #0]
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006eca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	691a      	ldr	r2, [r3, #16]
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ed6:	b2d2      	uxtb	r2, r2
 8006ed8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ede:	1c5a      	adds	r2, r3, #1
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ee8:	3b01      	subs	r3, #1
 8006eea:	b29a      	uxth	r2, r3
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ef4:	b29b      	uxth	r3, r3
 8006ef6:	3b01      	subs	r3, #1
 8006ef8:	b29a      	uxth	r2, r3
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	691a      	ldr	r2, [r3, #16]
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f08:	b2d2      	uxtb	r2, r2
 8006f0a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f10:	1c5a      	adds	r2, r3, #1
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f1a:	3b01      	subs	r3, #1
 8006f1c:	b29a      	uxth	r2, r3
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f26:	b29b      	uxth	r3, r3
 8006f28:	3b01      	subs	r3, #1
 8006f2a:	b29a      	uxth	r2, r3
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006f30:	e04e      	b.n	8006fd0 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006f32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f34:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006f36:	68f8      	ldr	r0, [r7, #12]
 8006f38:	f000 fcba 	bl	80078b0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006f3c:	4603      	mov	r3, r0
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d001      	beq.n	8006f46 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006f42:	2301      	movs	r3, #1
 8006f44:	e058      	b.n	8006ff8 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	691a      	ldr	r2, [r3, #16]
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f50:	b2d2      	uxtb	r2, r2
 8006f52:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f58:	1c5a      	adds	r2, r3, #1
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f62:	3b01      	subs	r3, #1
 8006f64:	b29a      	uxth	r2, r3
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f6e:	b29b      	uxth	r3, r3
 8006f70:	3b01      	subs	r3, #1
 8006f72:	b29a      	uxth	r2, r3
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	695b      	ldr	r3, [r3, #20]
 8006f7e:	f003 0304 	and.w	r3, r3, #4
 8006f82:	2b04      	cmp	r3, #4
 8006f84:	d124      	bne.n	8006fd0 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f8a:	2b03      	cmp	r3, #3
 8006f8c:	d107      	bne.n	8006f9e <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	681a      	ldr	r2, [r3, #0]
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006f9c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	691a      	ldr	r2, [r3, #16]
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fa8:	b2d2      	uxtb	r2, r2
 8006faa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fb0:	1c5a      	adds	r2, r3, #1
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006fba:	3b01      	subs	r3, #1
 8006fbc:	b29a      	uxth	r2, r3
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006fc6:	b29b      	uxth	r3, r3
 8006fc8:	3b01      	subs	r3, #1
 8006fca:	b29a      	uxth	r2, r3
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	f47f aeb6 	bne.w	8006d46 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	2220      	movs	r2, #32
 8006fde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	2200      	movs	r2, #0
 8006fee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	e000      	b.n	8006ff8 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8006ff6:	2302      	movs	r3, #2
  }
}
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	3728      	adds	r7, #40	@ 0x28
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	bd80      	pop	{r7, pc}
 8007000:	00010004 	.word	0x00010004

08007004 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8007004:	b580      	push	{r7, lr}
 8007006:	b08a      	sub	sp, #40	@ 0x28
 8007008:	af02      	add	r7, sp, #8
 800700a:	60f8      	str	r0, [r7, #12]
 800700c:	607a      	str	r2, [r7, #4]
 800700e:	603b      	str	r3, [r7, #0]
 8007010:	460b      	mov	r3, r1
 8007012:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8007014:	f7fe ffe4 	bl	8005fe0 <HAL_GetTick>
 8007018:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800701a:	2300      	movs	r3, #0
 800701c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007024:	b2db      	uxtb	r3, r3
 8007026:	2b20      	cmp	r3, #32
 8007028:	f040 8111 	bne.w	800724e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800702c:	69fb      	ldr	r3, [r7, #28]
 800702e:	9300      	str	r3, [sp, #0]
 8007030:	2319      	movs	r3, #25
 8007032:	2201      	movs	r2, #1
 8007034:	4988      	ldr	r1, [pc, #544]	@ (8007258 <HAL_I2C_IsDeviceReady+0x254>)
 8007036:	68f8      	ldr	r0, [r7, #12]
 8007038:	f000 fa90 	bl	800755c <I2C_WaitOnFlagUntilTimeout>
 800703c:	4603      	mov	r3, r0
 800703e:	2b00      	cmp	r3, #0
 8007040:	d001      	beq.n	8007046 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8007042:	2302      	movs	r3, #2
 8007044:	e104      	b.n	8007250 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800704c:	2b01      	cmp	r3, #1
 800704e:	d101      	bne.n	8007054 <HAL_I2C_IsDeviceReady+0x50>
 8007050:	2302      	movs	r3, #2
 8007052:	e0fd      	b.n	8007250 <HAL_I2C_IsDeviceReady+0x24c>
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	2201      	movs	r2, #1
 8007058:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f003 0301 	and.w	r3, r3, #1
 8007066:	2b01      	cmp	r3, #1
 8007068:	d007      	beq.n	800707a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	681a      	ldr	r2, [r3, #0]
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f042 0201 	orr.w	r2, r2, #1
 8007078:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	681a      	ldr	r2, [r3, #0]
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007088:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	2224      	movs	r2, #36	@ 0x24
 800708e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	2200      	movs	r2, #0
 8007096:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	4a70      	ldr	r2, [pc, #448]	@ (800725c <HAL_I2C_IsDeviceReady+0x258>)
 800709c:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	681a      	ldr	r2, [r3, #0]
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80070ac:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80070ae:	69fb      	ldr	r3, [r7, #28]
 80070b0:	9300      	str	r3, [sp, #0]
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	2200      	movs	r2, #0
 80070b6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80070ba:	68f8      	ldr	r0, [r7, #12]
 80070bc:	f000 fa4e 	bl	800755c <I2C_WaitOnFlagUntilTimeout>
 80070c0:	4603      	mov	r3, r0
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d00d      	beq.n	80070e2 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80070d4:	d103      	bne.n	80070de <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80070dc:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80070de:	2303      	movs	r3, #3
 80070e0:	e0b6      	b.n	8007250 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80070e2:	897b      	ldrh	r3, [r7, #10]
 80070e4:	b2db      	uxtb	r3, r3
 80070e6:	461a      	mov	r2, r3
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80070f0:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80070f2:	f7fe ff75 	bl	8005fe0 <HAL_GetTick>
 80070f6:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	695b      	ldr	r3, [r3, #20]
 80070fe:	f003 0302 	and.w	r3, r3, #2
 8007102:	2b02      	cmp	r3, #2
 8007104:	bf0c      	ite	eq
 8007106:	2301      	moveq	r3, #1
 8007108:	2300      	movne	r3, #0
 800710a:	b2db      	uxtb	r3, r3
 800710c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	695b      	ldr	r3, [r3, #20]
 8007114:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007118:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800711c:	bf0c      	ite	eq
 800711e:	2301      	moveq	r3, #1
 8007120:	2300      	movne	r3, #0
 8007122:	b2db      	uxtb	r3, r3
 8007124:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8007126:	e025      	b.n	8007174 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007128:	f7fe ff5a 	bl	8005fe0 <HAL_GetTick>
 800712c:	4602      	mov	r2, r0
 800712e:	69fb      	ldr	r3, [r7, #28]
 8007130:	1ad3      	subs	r3, r2, r3
 8007132:	683a      	ldr	r2, [r7, #0]
 8007134:	429a      	cmp	r2, r3
 8007136:	d302      	bcc.n	800713e <HAL_I2C_IsDeviceReady+0x13a>
 8007138:	683b      	ldr	r3, [r7, #0]
 800713a:	2b00      	cmp	r3, #0
 800713c:	d103      	bne.n	8007146 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	22a0      	movs	r2, #160	@ 0xa0
 8007142:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	695b      	ldr	r3, [r3, #20]
 800714c:	f003 0302 	and.w	r3, r3, #2
 8007150:	2b02      	cmp	r3, #2
 8007152:	bf0c      	ite	eq
 8007154:	2301      	moveq	r3, #1
 8007156:	2300      	movne	r3, #0
 8007158:	b2db      	uxtb	r3, r3
 800715a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	695b      	ldr	r3, [r3, #20]
 8007162:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007166:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800716a:	bf0c      	ite	eq
 800716c:	2301      	moveq	r3, #1
 800716e:	2300      	movne	r3, #0
 8007170:	b2db      	uxtb	r3, r3
 8007172:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800717a:	b2db      	uxtb	r3, r3
 800717c:	2ba0      	cmp	r3, #160	@ 0xa0
 800717e:	d005      	beq.n	800718c <HAL_I2C_IsDeviceReady+0x188>
 8007180:	7dfb      	ldrb	r3, [r7, #23]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d102      	bne.n	800718c <HAL_I2C_IsDeviceReady+0x188>
 8007186:	7dbb      	ldrb	r3, [r7, #22]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d0cd      	beq.n	8007128 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	2220      	movs	r2, #32
 8007190:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	695b      	ldr	r3, [r3, #20]
 800719a:	f003 0302 	and.w	r3, r3, #2
 800719e:	2b02      	cmp	r3, #2
 80071a0:	d129      	bne.n	80071f6 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	681a      	ldr	r2, [r3, #0]
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80071b0:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80071b2:	2300      	movs	r3, #0
 80071b4:	613b      	str	r3, [r7, #16]
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	695b      	ldr	r3, [r3, #20]
 80071bc:	613b      	str	r3, [r7, #16]
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	699b      	ldr	r3, [r3, #24]
 80071c4:	613b      	str	r3, [r7, #16]
 80071c6:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80071c8:	69fb      	ldr	r3, [r7, #28]
 80071ca:	9300      	str	r3, [sp, #0]
 80071cc:	2319      	movs	r3, #25
 80071ce:	2201      	movs	r2, #1
 80071d0:	4921      	ldr	r1, [pc, #132]	@ (8007258 <HAL_I2C_IsDeviceReady+0x254>)
 80071d2:	68f8      	ldr	r0, [r7, #12]
 80071d4:	f000 f9c2 	bl	800755c <I2C_WaitOnFlagUntilTimeout>
 80071d8:	4603      	mov	r3, r0
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d001      	beq.n	80071e2 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80071de:	2301      	movs	r3, #1
 80071e0:	e036      	b.n	8007250 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	2220      	movs	r2, #32
 80071e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	2200      	movs	r2, #0
 80071ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80071f2:	2300      	movs	r3, #0
 80071f4:	e02c      	b.n	8007250 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	681a      	ldr	r2, [r3, #0]
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007204:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800720e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007210:	69fb      	ldr	r3, [r7, #28]
 8007212:	9300      	str	r3, [sp, #0]
 8007214:	2319      	movs	r3, #25
 8007216:	2201      	movs	r2, #1
 8007218:	490f      	ldr	r1, [pc, #60]	@ (8007258 <HAL_I2C_IsDeviceReady+0x254>)
 800721a:	68f8      	ldr	r0, [r7, #12]
 800721c:	f000 f99e 	bl	800755c <I2C_WaitOnFlagUntilTimeout>
 8007220:	4603      	mov	r3, r0
 8007222:	2b00      	cmp	r3, #0
 8007224:	d001      	beq.n	800722a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8007226:	2301      	movs	r3, #1
 8007228:	e012      	b.n	8007250 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800722a:	69bb      	ldr	r3, [r7, #24]
 800722c:	3301      	adds	r3, #1
 800722e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8007230:	69ba      	ldr	r2, [r7, #24]
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	429a      	cmp	r2, r3
 8007236:	f4ff af32 	bcc.w	800709e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	2220      	movs	r2, #32
 800723e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	2200      	movs	r2, #0
 8007246:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800724a:	2301      	movs	r3, #1
 800724c:	e000      	b.n	8007250 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800724e:	2302      	movs	r3, #2
  }
}
 8007250:	4618      	mov	r0, r3
 8007252:	3720      	adds	r7, #32
 8007254:	46bd      	mov	sp, r7
 8007256:	bd80      	pop	{r7, pc}
 8007258:	00100002 	.word	0x00100002
 800725c:	ffff0000 	.word	0xffff0000

08007260 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b088      	sub	sp, #32
 8007264:	af02      	add	r7, sp, #8
 8007266:	60f8      	str	r0, [r7, #12]
 8007268:	4608      	mov	r0, r1
 800726a:	4611      	mov	r1, r2
 800726c:	461a      	mov	r2, r3
 800726e:	4603      	mov	r3, r0
 8007270:	817b      	strh	r3, [r7, #10]
 8007272:	460b      	mov	r3, r1
 8007274:	813b      	strh	r3, [r7, #8]
 8007276:	4613      	mov	r3, r2
 8007278:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	681a      	ldr	r2, [r3, #0]
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007288:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800728a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800728c:	9300      	str	r3, [sp, #0]
 800728e:	6a3b      	ldr	r3, [r7, #32]
 8007290:	2200      	movs	r2, #0
 8007292:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007296:	68f8      	ldr	r0, [r7, #12]
 8007298:	f000 f960 	bl	800755c <I2C_WaitOnFlagUntilTimeout>
 800729c:	4603      	mov	r3, r0
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d00d      	beq.n	80072be <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072b0:	d103      	bne.n	80072ba <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80072b8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80072ba:	2303      	movs	r3, #3
 80072bc:	e05f      	b.n	800737e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80072be:	897b      	ldrh	r3, [r7, #10]
 80072c0:	b2db      	uxtb	r3, r3
 80072c2:	461a      	mov	r2, r3
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80072cc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80072ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072d0:	6a3a      	ldr	r2, [r7, #32]
 80072d2:	492d      	ldr	r1, [pc, #180]	@ (8007388 <I2C_RequestMemoryWrite+0x128>)
 80072d4:	68f8      	ldr	r0, [r7, #12]
 80072d6:	f000 f9bb 	bl	8007650 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80072da:	4603      	mov	r3, r0
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d001      	beq.n	80072e4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80072e0:	2301      	movs	r3, #1
 80072e2:	e04c      	b.n	800737e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80072e4:	2300      	movs	r3, #0
 80072e6:	617b      	str	r3, [r7, #20]
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	695b      	ldr	r3, [r3, #20]
 80072ee:	617b      	str	r3, [r7, #20]
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	699b      	ldr	r3, [r3, #24]
 80072f6:	617b      	str	r3, [r7, #20]
 80072f8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80072fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80072fc:	6a39      	ldr	r1, [r7, #32]
 80072fe:	68f8      	ldr	r0, [r7, #12]
 8007300:	f000 fa46 	bl	8007790 <I2C_WaitOnTXEFlagUntilTimeout>
 8007304:	4603      	mov	r3, r0
 8007306:	2b00      	cmp	r3, #0
 8007308:	d00d      	beq.n	8007326 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800730e:	2b04      	cmp	r3, #4
 8007310:	d107      	bne.n	8007322 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	681a      	ldr	r2, [r3, #0]
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007320:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007322:	2301      	movs	r3, #1
 8007324:	e02b      	b.n	800737e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007326:	88fb      	ldrh	r3, [r7, #6]
 8007328:	2b01      	cmp	r3, #1
 800732a:	d105      	bne.n	8007338 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800732c:	893b      	ldrh	r3, [r7, #8]
 800732e:	b2da      	uxtb	r2, r3
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	611a      	str	r2, [r3, #16]
 8007336:	e021      	b.n	800737c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007338:	893b      	ldrh	r3, [r7, #8]
 800733a:	0a1b      	lsrs	r3, r3, #8
 800733c:	b29b      	uxth	r3, r3
 800733e:	b2da      	uxtb	r2, r3
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007346:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007348:	6a39      	ldr	r1, [r7, #32]
 800734a:	68f8      	ldr	r0, [r7, #12]
 800734c:	f000 fa20 	bl	8007790 <I2C_WaitOnTXEFlagUntilTimeout>
 8007350:	4603      	mov	r3, r0
 8007352:	2b00      	cmp	r3, #0
 8007354:	d00d      	beq.n	8007372 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800735a:	2b04      	cmp	r3, #4
 800735c:	d107      	bne.n	800736e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	681a      	ldr	r2, [r3, #0]
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800736c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800736e:	2301      	movs	r3, #1
 8007370:	e005      	b.n	800737e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007372:	893b      	ldrh	r3, [r7, #8]
 8007374:	b2da      	uxtb	r2, r3
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800737c:	2300      	movs	r3, #0
}
 800737e:	4618      	mov	r0, r3
 8007380:	3718      	adds	r7, #24
 8007382:	46bd      	mov	sp, r7
 8007384:	bd80      	pop	{r7, pc}
 8007386:	bf00      	nop
 8007388:	00010002 	.word	0x00010002

0800738c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800738c:	b580      	push	{r7, lr}
 800738e:	b088      	sub	sp, #32
 8007390:	af02      	add	r7, sp, #8
 8007392:	60f8      	str	r0, [r7, #12]
 8007394:	4608      	mov	r0, r1
 8007396:	4611      	mov	r1, r2
 8007398:	461a      	mov	r2, r3
 800739a:	4603      	mov	r3, r0
 800739c:	817b      	strh	r3, [r7, #10]
 800739e:	460b      	mov	r3, r1
 80073a0:	813b      	strh	r3, [r7, #8]
 80073a2:	4613      	mov	r3, r2
 80073a4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	681a      	ldr	r2, [r3, #0]
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80073b4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	681a      	ldr	r2, [r3, #0]
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80073c4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80073c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073c8:	9300      	str	r3, [sp, #0]
 80073ca:	6a3b      	ldr	r3, [r7, #32]
 80073cc:	2200      	movs	r2, #0
 80073ce:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80073d2:	68f8      	ldr	r0, [r7, #12]
 80073d4:	f000 f8c2 	bl	800755c <I2C_WaitOnFlagUntilTimeout>
 80073d8:	4603      	mov	r3, r0
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d00d      	beq.n	80073fa <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80073ec:	d103      	bne.n	80073f6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80073f4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80073f6:	2303      	movs	r3, #3
 80073f8:	e0aa      	b.n	8007550 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80073fa:	897b      	ldrh	r3, [r7, #10]
 80073fc:	b2db      	uxtb	r3, r3
 80073fe:	461a      	mov	r2, r3
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007408:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800740a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800740c:	6a3a      	ldr	r2, [r7, #32]
 800740e:	4952      	ldr	r1, [pc, #328]	@ (8007558 <I2C_RequestMemoryRead+0x1cc>)
 8007410:	68f8      	ldr	r0, [r7, #12]
 8007412:	f000 f91d 	bl	8007650 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007416:	4603      	mov	r3, r0
 8007418:	2b00      	cmp	r3, #0
 800741a:	d001      	beq.n	8007420 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800741c:	2301      	movs	r3, #1
 800741e:	e097      	b.n	8007550 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007420:	2300      	movs	r3, #0
 8007422:	617b      	str	r3, [r7, #20]
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	695b      	ldr	r3, [r3, #20]
 800742a:	617b      	str	r3, [r7, #20]
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	699b      	ldr	r3, [r3, #24]
 8007432:	617b      	str	r3, [r7, #20]
 8007434:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007436:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007438:	6a39      	ldr	r1, [r7, #32]
 800743a:	68f8      	ldr	r0, [r7, #12]
 800743c:	f000 f9a8 	bl	8007790 <I2C_WaitOnTXEFlagUntilTimeout>
 8007440:	4603      	mov	r3, r0
 8007442:	2b00      	cmp	r3, #0
 8007444:	d00d      	beq.n	8007462 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800744a:	2b04      	cmp	r3, #4
 800744c:	d107      	bne.n	800745e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	681a      	ldr	r2, [r3, #0]
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800745c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800745e:	2301      	movs	r3, #1
 8007460:	e076      	b.n	8007550 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007462:	88fb      	ldrh	r3, [r7, #6]
 8007464:	2b01      	cmp	r3, #1
 8007466:	d105      	bne.n	8007474 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007468:	893b      	ldrh	r3, [r7, #8]
 800746a:	b2da      	uxtb	r2, r3
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	611a      	str	r2, [r3, #16]
 8007472:	e021      	b.n	80074b8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007474:	893b      	ldrh	r3, [r7, #8]
 8007476:	0a1b      	lsrs	r3, r3, #8
 8007478:	b29b      	uxth	r3, r3
 800747a:	b2da      	uxtb	r2, r3
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007482:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007484:	6a39      	ldr	r1, [r7, #32]
 8007486:	68f8      	ldr	r0, [r7, #12]
 8007488:	f000 f982 	bl	8007790 <I2C_WaitOnTXEFlagUntilTimeout>
 800748c:	4603      	mov	r3, r0
 800748e:	2b00      	cmp	r3, #0
 8007490:	d00d      	beq.n	80074ae <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007496:	2b04      	cmp	r3, #4
 8007498:	d107      	bne.n	80074aa <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	681a      	ldr	r2, [r3, #0]
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80074a8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80074aa:	2301      	movs	r3, #1
 80074ac:	e050      	b.n	8007550 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80074ae:	893b      	ldrh	r3, [r7, #8]
 80074b0:	b2da      	uxtb	r2, r3
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80074b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80074ba:	6a39      	ldr	r1, [r7, #32]
 80074bc:	68f8      	ldr	r0, [r7, #12]
 80074be:	f000 f967 	bl	8007790 <I2C_WaitOnTXEFlagUntilTimeout>
 80074c2:	4603      	mov	r3, r0
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d00d      	beq.n	80074e4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074cc:	2b04      	cmp	r3, #4
 80074ce:	d107      	bne.n	80074e0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	681a      	ldr	r2, [r3, #0]
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80074de:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80074e0:	2301      	movs	r3, #1
 80074e2:	e035      	b.n	8007550 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	681a      	ldr	r2, [r3, #0]
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80074f2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80074f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074f6:	9300      	str	r3, [sp, #0]
 80074f8:	6a3b      	ldr	r3, [r7, #32]
 80074fa:	2200      	movs	r2, #0
 80074fc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007500:	68f8      	ldr	r0, [r7, #12]
 8007502:	f000 f82b 	bl	800755c <I2C_WaitOnFlagUntilTimeout>
 8007506:	4603      	mov	r3, r0
 8007508:	2b00      	cmp	r3, #0
 800750a:	d00d      	beq.n	8007528 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007516:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800751a:	d103      	bne.n	8007524 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007522:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007524:	2303      	movs	r3, #3
 8007526:	e013      	b.n	8007550 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007528:	897b      	ldrh	r3, [r7, #10]
 800752a:	b2db      	uxtb	r3, r3
 800752c:	f043 0301 	orr.w	r3, r3, #1
 8007530:	b2da      	uxtb	r2, r3
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800753a:	6a3a      	ldr	r2, [r7, #32]
 800753c:	4906      	ldr	r1, [pc, #24]	@ (8007558 <I2C_RequestMemoryRead+0x1cc>)
 800753e:	68f8      	ldr	r0, [r7, #12]
 8007540:	f000 f886 	bl	8007650 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007544:	4603      	mov	r3, r0
 8007546:	2b00      	cmp	r3, #0
 8007548:	d001      	beq.n	800754e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800754a:	2301      	movs	r3, #1
 800754c:	e000      	b.n	8007550 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800754e:	2300      	movs	r3, #0
}
 8007550:	4618      	mov	r0, r3
 8007552:	3718      	adds	r7, #24
 8007554:	46bd      	mov	sp, r7
 8007556:	bd80      	pop	{r7, pc}
 8007558:	00010002 	.word	0x00010002

0800755c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800755c:	b580      	push	{r7, lr}
 800755e:	b084      	sub	sp, #16
 8007560:	af00      	add	r7, sp, #0
 8007562:	60f8      	str	r0, [r7, #12]
 8007564:	60b9      	str	r1, [r7, #8]
 8007566:	603b      	str	r3, [r7, #0]
 8007568:	4613      	mov	r3, r2
 800756a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800756c:	e048      	b.n	8007600 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007574:	d044      	beq.n	8007600 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007576:	f7fe fd33 	bl	8005fe0 <HAL_GetTick>
 800757a:	4602      	mov	r2, r0
 800757c:	69bb      	ldr	r3, [r7, #24]
 800757e:	1ad3      	subs	r3, r2, r3
 8007580:	683a      	ldr	r2, [r7, #0]
 8007582:	429a      	cmp	r2, r3
 8007584:	d302      	bcc.n	800758c <I2C_WaitOnFlagUntilTimeout+0x30>
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d139      	bne.n	8007600 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800758c:	68bb      	ldr	r3, [r7, #8]
 800758e:	0c1b      	lsrs	r3, r3, #16
 8007590:	b2db      	uxtb	r3, r3
 8007592:	2b01      	cmp	r3, #1
 8007594:	d10d      	bne.n	80075b2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	695b      	ldr	r3, [r3, #20]
 800759c:	43da      	mvns	r2, r3
 800759e:	68bb      	ldr	r3, [r7, #8]
 80075a0:	4013      	ands	r3, r2
 80075a2:	b29b      	uxth	r3, r3
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	bf0c      	ite	eq
 80075a8:	2301      	moveq	r3, #1
 80075aa:	2300      	movne	r3, #0
 80075ac:	b2db      	uxtb	r3, r3
 80075ae:	461a      	mov	r2, r3
 80075b0:	e00c      	b.n	80075cc <I2C_WaitOnFlagUntilTimeout+0x70>
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	699b      	ldr	r3, [r3, #24]
 80075b8:	43da      	mvns	r2, r3
 80075ba:	68bb      	ldr	r3, [r7, #8]
 80075bc:	4013      	ands	r3, r2
 80075be:	b29b      	uxth	r3, r3
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	bf0c      	ite	eq
 80075c4:	2301      	moveq	r3, #1
 80075c6:	2300      	movne	r3, #0
 80075c8:	b2db      	uxtb	r3, r3
 80075ca:	461a      	mov	r2, r3
 80075cc:	79fb      	ldrb	r3, [r7, #7]
 80075ce:	429a      	cmp	r2, r3
 80075d0:	d116      	bne.n	8007600 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	2200      	movs	r2, #0
 80075d6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	2220      	movs	r2, #32
 80075dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	2200      	movs	r2, #0
 80075e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075ec:	f043 0220 	orr.w	r2, r3, #32
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	2200      	movs	r2, #0
 80075f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80075fc:	2301      	movs	r3, #1
 80075fe:	e023      	b.n	8007648 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007600:	68bb      	ldr	r3, [r7, #8]
 8007602:	0c1b      	lsrs	r3, r3, #16
 8007604:	b2db      	uxtb	r3, r3
 8007606:	2b01      	cmp	r3, #1
 8007608:	d10d      	bne.n	8007626 <I2C_WaitOnFlagUntilTimeout+0xca>
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	695b      	ldr	r3, [r3, #20]
 8007610:	43da      	mvns	r2, r3
 8007612:	68bb      	ldr	r3, [r7, #8]
 8007614:	4013      	ands	r3, r2
 8007616:	b29b      	uxth	r3, r3
 8007618:	2b00      	cmp	r3, #0
 800761a:	bf0c      	ite	eq
 800761c:	2301      	moveq	r3, #1
 800761e:	2300      	movne	r3, #0
 8007620:	b2db      	uxtb	r3, r3
 8007622:	461a      	mov	r2, r3
 8007624:	e00c      	b.n	8007640 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	699b      	ldr	r3, [r3, #24]
 800762c:	43da      	mvns	r2, r3
 800762e:	68bb      	ldr	r3, [r7, #8]
 8007630:	4013      	ands	r3, r2
 8007632:	b29b      	uxth	r3, r3
 8007634:	2b00      	cmp	r3, #0
 8007636:	bf0c      	ite	eq
 8007638:	2301      	moveq	r3, #1
 800763a:	2300      	movne	r3, #0
 800763c:	b2db      	uxtb	r3, r3
 800763e:	461a      	mov	r2, r3
 8007640:	79fb      	ldrb	r3, [r7, #7]
 8007642:	429a      	cmp	r2, r3
 8007644:	d093      	beq.n	800756e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007646:	2300      	movs	r3, #0
}
 8007648:	4618      	mov	r0, r3
 800764a:	3710      	adds	r7, #16
 800764c:	46bd      	mov	sp, r7
 800764e:	bd80      	pop	{r7, pc}

08007650 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b084      	sub	sp, #16
 8007654:	af00      	add	r7, sp, #0
 8007656:	60f8      	str	r0, [r7, #12]
 8007658:	60b9      	str	r1, [r7, #8]
 800765a:	607a      	str	r2, [r7, #4]
 800765c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800765e:	e071      	b.n	8007744 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	695b      	ldr	r3, [r3, #20]
 8007666:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800766a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800766e:	d123      	bne.n	80076b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	681a      	ldr	r2, [r3, #0]
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800767e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007688:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	2200      	movs	r2, #0
 800768e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	2220      	movs	r2, #32
 8007694:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	2200      	movs	r2, #0
 800769c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076a4:	f043 0204 	orr.w	r2, r3, #4
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	2200      	movs	r2, #0
 80076b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80076b4:	2301      	movs	r3, #1
 80076b6:	e067      	b.n	8007788 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80076be:	d041      	beq.n	8007744 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80076c0:	f7fe fc8e 	bl	8005fe0 <HAL_GetTick>
 80076c4:	4602      	mov	r2, r0
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	1ad3      	subs	r3, r2, r3
 80076ca:	687a      	ldr	r2, [r7, #4]
 80076cc:	429a      	cmp	r2, r3
 80076ce:	d302      	bcc.n	80076d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d136      	bne.n	8007744 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80076d6:	68bb      	ldr	r3, [r7, #8]
 80076d8:	0c1b      	lsrs	r3, r3, #16
 80076da:	b2db      	uxtb	r3, r3
 80076dc:	2b01      	cmp	r3, #1
 80076de:	d10c      	bne.n	80076fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	695b      	ldr	r3, [r3, #20]
 80076e6:	43da      	mvns	r2, r3
 80076e8:	68bb      	ldr	r3, [r7, #8]
 80076ea:	4013      	ands	r3, r2
 80076ec:	b29b      	uxth	r3, r3
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	bf14      	ite	ne
 80076f2:	2301      	movne	r3, #1
 80076f4:	2300      	moveq	r3, #0
 80076f6:	b2db      	uxtb	r3, r3
 80076f8:	e00b      	b.n	8007712 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	699b      	ldr	r3, [r3, #24]
 8007700:	43da      	mvns	r2, r3
 8007702:	68bb      	ldr	r3, [r7, #8]
 8007704:	4013      	ands	r3, r2
 8007706:	b29b      	uxth	r3, r3
 8007708:	2b00      	cmp	r3, #0
 800770a:	bf14      	ite	ne
 800770c:	2301      	movne	r3, #1
 800770e:	2300      	moveq	r3, #0
 8007710:	b2db      	uxtb	r3, r3
 8007712:	2b00      	cmp	r3, #0
 8007714:	d016      	beq.n	8007744 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	2200      	movs	r2, #0
 800771a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	2220      	movs	r2, #32
 8007720:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	2200      	movs	r2, #0
 8007728:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007730:	f043 0220 	orr.w	r2, r3, #32
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	2200      	movs	r2, #0
 800773c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007740:	2301      	movs	r3, #1
 8007742:	e021      	b.n	8007788 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	0c1b      	lsrs	r3, r3, #16
 8007748:	b2db      	uxtb	r3, r3
 800774a:	2b01      	cmp	r3, #1
 800774c:	d10c      	bne.n	8007768 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	695b      	ldr	r3, [r3, #20]
 8007754:	43da      	mvns	r2, r3
 8007756:	68bb      	ldr	r3, [r7, #8]
 8007758:	4013      	ands	r3, r2
 800775a:	b29b      	uxth	r3, r3
 800775c:	2b00      	cmp	r3, #0
 800775e:	bf14      	ite	ne
 8007760:	2301      	movne	r3, #1
 8007762:	2300      	moveq	r3, #0
 8007764:	b2db      	uxtb	r3, r3
 8007766:	e00b      	b.n	8007780 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	699b      	ldr	r3, [r3, #24]
 800776e:	43da      	mvns	r2, r3
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	4013      	ands	r3, r2
 8007774:	b29b      	uxth	r3, r3
 8007776:	2b00      	cmp	r3, #0
 8007778:	bf14      	ite	ne
 800777a:	2301      	movne	r3, #1
 800777c:	2300      	moveq	r3, #0
 800777e:	b2db      	uxtb	r3, r3
 8007780:	2b00      	cmp	r3, #0
 8007782:	f47f af6d 	bne.w	8007660 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8007786:	2300      	movs	r3, #0
}
 8007788:	4618      	mov	r0, r3
 800778a:	3710      	adds	r7, #16
 800778c:	46bd      	mov	sp, r7
 800778e:	bd80      	pop	{r7, pc}

08007790 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b084      	sub	sp, #16
 8007794:	af00      	add	r7, sp, #0
 8007796:	60f8      	str	r0, [r7, #12]
 8007798:	60b9      	str	r1, [r7, #8]
 800779a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800779c:	e034      	b.n	8007808 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800779e:	68f8      	ldr	r0, [r7, #12]
 80077a0:	f000 f8e3 	bl	800796a <I2C_IsAcknowledgeFailed>
 80077a4:	4603      	mov	r3, r0
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d001      	beq.n	80077ae <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80077aa:	2301      	movs	r3, #1
 80077ac:	e034      	b.n	8007818 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80077b4:	d028      	beq.n	8007808 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80077b6:	f7fe fc13 	bl	8005fe0 <HAL_GetTick>
 80077ba:	4602      	mov	r2, r0
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	1ad3      	subs	r3, r2, r3
 80077c0:	68ba      	ldr	r2, [r7, #8]
 80077c2:	429a      	cmp	r2, r3
 80077c4:	d302      	bcc.n	80077cc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80077c6:	68bb      	ldr	r3, [r7, #8]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d11d      	bne.n	8007808 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	695b      	ldr	r3, [r3, #20]
 80077d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077d6:	2b80      	cmp	r3, #128	@ 0x80
 80077d8:	d016      	beq.n	8007808 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	2200      	movs	r2, #0
 80077de:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	2220      	movs	r2, #32
 80077e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	2200      	movs	r2, #0
 80077ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077f4:	f043 0220 	orr.w	r2, r3, #32
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	2200      	movs	r2, #0
 8007800:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007804:	2301      	movs	r3, #1
 8007806:	e007      	b.n	8007818 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	695b      	ldr	r3, [r3, #20]
 800780e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007812:	2b80      	cmp	r3, #128	@ 0x80
 8007814:	d1c3      	bne.n	800779e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007816:	2300      	movs	r3, #0
}
 8007818:	4618      	mov	r0, r3
 800781a:	3710      	adds	r7, #16
 800781c:	46bd      	mov	sp, r7
 800781e:	bd80      	pop	{r7, pc}

08007820 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b084      	sub	sp, #16
 8007824:	af00      	add	r7, sp, #0
 8007826:	60f8      	str	r0, [r7, #12]
 8007828:	60b9      	str	r1, [r7, #8]
 800782a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800782c:	e034      	b.n	8007898 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800782e:	68f8      	ldr	r0, [r7, #12]
 8007830:	f000 f89b 	bl	800796a <I2C_IsAcknowledgeFailed>
 8007834:	4603      	mov	r3, r0
 8007836:	2b00      	cmp	r3, #0
 8007838:	d001      	beq.n	800783e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800783a:	2301      	movs	r3, #1
 800783c:	e034      	b.n	80078a8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007844:	d028      	beq.n	8007898 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007846:	f7fe fbcb 	bl	8005fe0 <HAL_GetTick>
 800784a:	4602      	mov	r2, r0
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	1ad3      	subs	r3, r2, r3
 8007850:	68ba      	ldr	r2, [r7, #8]
 8007852:	429a      	cmp	r2, r3
 8007854:	d302      	bcc.n	800785c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007856:	68bb      	ldr	r3, [r7, #8]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d11d      	bne.n	8007898 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	695b      	ldr	r3, [r3, #20]
 8007862:	f003 0304 	and.w	r3, r3, #4
 8007866:	2b04      	cmp	r3, #4
 8007868:	d016      	beq.n	8007898 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	2200      	movs	r2, #0
 800786e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	2220      	movs	r2, #32
 8007874:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	2200      	movs	r2, #0
 800787c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007884:	f043 0220 	orr.w	r2, r3, #32
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	2200      	movs	r2, #0
 8007890:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007894:	2301      	movs	r3, #1
 8007896:	e007      	b.n	80078a8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	695b      	ldr	r3, [r3, #20]
 800789e:	f003 0304 	and.w	r3, r3, #4
 80078a2:	2b04      	cmp	r3, #4
 80078a4:	d1c3      	bne.n	800782e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80078a6:	2300      	movs	r3, #0
}
 80078a8:	4618      	mov	r0, r3
 80078aa:	3710      	adds	r7, #16
 80078ac:	46bd      	mov	sp, r7
 80078ae:	bd80      	pop	{r7, pc}

080078b0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80078b0:	b580      	push	{r7, lr}
 80078b2:	b084      	sub	sp, #16
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	60f8      	str	r0, [r7, #12]
 80078b8:	60b9      	str	r1, [r7, #8]
 80078ba:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80078bc:	e049      	b.n	8007952 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	695b      	ldr	r3, [r3, #20]
 80078c4:	f003 0310 	and.w	r3, r3, #16
 80078c8:	2b10      	cmp	r3, #16
 80078ca:	d119      	bne.n	8007900 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	f06f 0210 	mvn.w	r2, #16
 80078d4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	2200      	movs	r2, #0
 80078da:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	2220      	movs	r2, #32
 80078e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	2200      	movs	r2, #0
 80078e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	2200      	movs	r2, #0
 80078f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80078fc:	2301      	movs	r3, #1
 80078fe:	e030      	b.n	8007962 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007900:	f7fe fb6e 	bl	8005fe0 <HAL_GetTick>
 8007904:	4602      	mov	r2, r0
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	1ad3      	subs	r3, r2, r3
 800790a:	68ba      	ldr	r2, [r7, #8]
 800790c:	429a      	cmp	r2, r3
 800790e:	d302      	bcc.n	8007916 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	2b00      	cmp	r3, #0
 8007914:	d11d      	bne.n	8007952 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	695b      	ldr	r3, [r3, #20]
 800791c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007920:	2b40      	cmp	r3, #64	@ 0x40
 8007922:	d016      	beq.n	8007952 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	2200      	movs	r2, #0
 8007928:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	2220      	movs	r2, #32
 800792e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	2200      	movs	r2, #0
 8007936:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800793e:	f043 0220 	orr.w	r2, r3, #32
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	2200      	movs	r2, #0
 800794a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800794e:	2301      	movs	r3, #1
 8007950:	e007      	b.n	8007962 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	695b      	ldr	r3, [r3, #20]
 8007958:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800795c:	2b40      	cmp	r3, #64	@ 0x40
 800795e:	d1ae      	bne.n	80078be <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007960:	2300      	movs	r3, #0
}
 8007962:	4618      	mov	r0, r3
 8007964:	3710      	adds	r7, #16
 8007966:	46bd      	mov	sp, r7
 8007968:	bd80      	pop	{r7, pc}

0800796a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800796a:	b480      	push	{r7}
 800796c:	b083      	sub	sp, #12
 800796e:	af00      	add	r7, sp, #0
 8007970:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	695b      	ldr	r3, [r3, #20]
 8007978:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800797c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007980:	d11b      	bne.n	80079ba <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800798a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	2200      	movs	r2, #0
 8007990:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2220      	movs	r2, #32
 8007996:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2200      	movs	r2, #0
 800799e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079a6:	f043 0204 	orr.w	r2, r3, #4
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2200      	movs	r2, #0
 80079b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80079b6:	2301      	movs	r3, #1
 80079b8:	e000      	b.n	80079bc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80079ba:	2300      	movs	r3, #0
}
 80079bc:	4618      	mov	r0, r3
 80079be:	370c      	adds	r7, #12
 80079c0:	46bd      	mov	sp, r7
 80079c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c6:	4770      	bx	lr

080079c8 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80079c8:	b480      	push	{r7}
 80079ca:	b083      	sub	sp, #12
 80079cc:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80079ce:	4b06      	ldr	r3, [pc, #24]	@ (80079e8 <HAL_PWR_EnableBkUpAccess+0x20>)
 80079d0:	2201      	movs	r2, #1
 80079d2:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 80079d4:	4b05      	ldr	r3, [pc, #20]	@ (80079ec <HAL_PWR_EnableBkUpAccess+0x24>)
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 80079da:	687b      	ldr	r3, [r7, #4]
}
 80079dc:	bf00      	nop
 80079de:	370c      	adds	r7, #12
 80079e0:	46bd      	mov	sp, r7
 80079e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e6:	4770      	bx	lr
 80079e8:	420e0020 	.word	0x420e0020
 80079ec:	40007000 	.word	0x40007000

080079f0 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 80079f0:	b480      	push	{r7}
 80079f2:	b083      	sub	sp, #12
 80079f4:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 80079f6:	4b06      	ldr	r3, [pc, #24]	@ (8007a10 <HAL_PWR_DisableBkUpAccess+0x20>)
 80079f8:	2200      	movs	r2, #0
 80079fa:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 80079fc:	4b05      	ldr	r3, [pc, #20]	@ (8007a14 <HAL_PWR_DisableBkUpAccess+0x24>)
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8007a02:	687b      	ldr	r3, [r7, #4]
}
 8007a04:	bf00      	nop
 8007a06:	370c      	adds	r7, #12
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0e:	4770      	bx	lr
 8007a10:	420e0020 	.word	0x420e0020
 8007a14:	40007000 	.word	0x40007000

08007a18 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b086      	sub	sp, #24
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d101      	bne.n	8007a2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007a26:	2301      	movs	r3, #1
 8007a28:	e267      	b.n	8007efa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	f003 0301 	and.w	r3, r3, #1
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d075      	beq.n	8007b22 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007a36:	4b88      	ldr	r3, [pc, #544]	@ (8007c58 <HAL_RCC_OscConfig+0x240>)
 8007a38:	689b      	ldr	r3, [r3, #8]
 8007a3a:	f003 030c 	and.w	r3, r3, #12
 8007a3e:	2b04      	cmp	r3, #4
 8007a40:	d00c      	beq.n	8007a5c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007a42:	4b85      	ldr	r3, [pc, #532]	@ (8007c58 <HAL_RCC_OscConfig+0x240>)
 8007a44:	689b      	ldr	r3, [r3, #8]
 8007a46:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007a4a:	2b08      	cmp	r3, #8
 8007a4c:	d112      	bne.n	8007a74 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007a4e:	4b82      	ldr	r3, [pc, #520]	@ (8007c58 <HAL_RCC_OscConfig+0x240>)
 8007a50:	685b      	ldr	r3, [r3, #4]
 8007a52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007a56:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007a5a:	d10b      	bne.n	8007a74 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007a5c:	4b7e      	ldr	r3, [pc, #504]	@ (8007c58 <HAL_RCC_OscConfig+0x240>)
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d05b      	beq.n	8007b20 <HAL_RCC_OscConfig+0x108>
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	685b      	ldr	r3, [r3, #4]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d157      	bne.n	8007b20 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007a70:	2301      	movs	r3, #1
 8007a72:	e242      	b.n	8007efa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	685b      	ldr	r3, [r3, #4]
 8007a78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a7c:	d106      	bne.n	8007a8c <HAL_RCC_OscConfig+0x74>
 8007a7e:	4b76      	ldr	r3, [pc, #472]	@ (8007c58 <HAL_RCC_OscConfig+0x240>)
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	4a75      	ldr	r2, [pc, #468]	@ (8007c58 <HAL_RCC_OscConfig+0x240>)
 8007a84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007a88:	6013      	str	r3, [r2, #0]
 8007a8a:	e01d      	b.n	8007ac8 <HAL_RCC_OscConfig+0xb0>
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	685b      	ldr	r3, [r3, #4]
 8007a90:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007a94:	d10c      	bne.n	8007ab0 <HAL_RCC_OscConfig+0x98>
 8007a96:	4b70      	ldr	r3, [pc, #448]	@ (8007c58 <HAL_RCC_OscConfig+0x240>)
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	4a6f      	ldr	r2, [pc, #444]	@ (8007c58 <HAL_RCC_OscConfig+0x240>)
 8007a9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007aa0:	6013      	str	r3, [r2, #0]
 8007aa2:	4b6d      	ldr	r3, [pc, #436]	@ (8007c58 <HAL_RCC_OscConfig+0x240>)
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	4a6c      	ldr	r2, [pc, #432]	@ (8007c58 <HAL_RCC_OscConfig+0x240>)
 8007aa8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007aac:	6013      	str	r3, [r2, #0]
 8007aae:	e00b      	b.n	8007ac8 <HAL_RCC_OscConfig+0xb0>
 8007ab0:	4b69      	ldr	r3, [pc, #420]	@ (8007c58 <HAL_RCC_OscConfig+0x240>)
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	4a68      	ldr	r2, [pc, #416]	@ (8007c58 <HAL_RCC_OscConfig+0x240>)
 8007ab6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007aba:	6013      	str	r3, [r2, #0]
 8007abc:	4b66      	ldr	r3, [pc, #408]	@ (8007c58 <HAL_RCC_OscConfig+0x240>)
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	4a65      	ldr	r2, [pc, #404]	@ (8007c58 <HAL_RCC_OscConfig+0x240>)
 8007ac2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007ac6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	685b      	ldr	r3, [r3, #4]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d013      	beq.n	8007af8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ad0:	f7fe fa86 	bl	8005fe0 <HAL_GetTick>
 8007ad4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007ad6:	e008      	b.n	8007aea <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007ad8:	f7fe fa82 	bl	8005fe0 <HAL_GetTick>
 8007adc:	4602      	mov	r2, r0
 8007ade:	693b      	ldr	r3, [r7, #16]
 8007ae0:	1ad3      	subs	r3, r2, r3
 8007ae2:	2b64      	cmp	r3, #100	@ 0x64
 8007ae4:	d901      	bls.n	8007aea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007ae6:	2303      	movs	r3, #3
 8007ae8:	e207      	b.n	8007efa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007aea:	4b5b      	ldr	r3, [pc, #364]	@ (8007c58 <HAL_RCC_OscConfig+0x240>)
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d0f0      	beq.n	8007ad8 <HAL_RCC_OscConfig+0xc0>
 8007af6:	e014      	b.n	8007b22 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007af8:	f7fe fa72 	bl	8005fe0 <HAL_GetTick>
 8007afc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007afe:	e008      	b.n	8007b12 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007b00:	f7fe fa6e 	bl	8005fe0 <HAL_GetTick>
 8007b04:	4602      	mov	r2, r0
 8007b06:	693b      	ldr	r3, [r7, #16]
 8007b08:	1ad3      	subs	r3, r2, r3
 8007b0a:	2b64      	cmp	r3, #100	@ 0x64
 8007b0c:	d901      	bls.n	8007b12 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007b0e:	2303      	movs	r3, #3
 8007b10:	e1f3      	b.n	8007efa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007b12:	4b51      	ldr	r3, [pc, #324]	@ (8007c58 <HAL_RCC_OscConfig+0x240>)
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d1f0      	bne.n	8007b00 <HAL_RCC_OscConfig+0xe8>
 8007b1e:	e000      	b.n	8007b22 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007b20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	f003 0302 	and.w	r3, r3, #2
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d063      	beq.n	8007bf6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007b2e:	4b4a      	ldr	r3, [pc, #296]	@ (8007c58 <HAL_RCC_OscConfig+0x240>)
 8007b30:	689b      	ldr	r3, [r3, #8]
 8007b32:	f003 030c 	and.w	r3, r3, #12
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d00b      	beq.n	8007b52 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007b3a:	4b47      	ldr	r3, [pc, #284]	@ (8007c58 <HAL_RCC_OscConfig+0x240>)
 8007b3c:	689b      	ldr	r3, [r3, #8]
 8007b3e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007b42:	2b08      	cmp	r3, #8
 8007b44:	d11c      	bne.n	8007b80 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007b46:	4b44      	ldr	r3, [pc, #272]	@ (8007c58 <HAL_RCC_OscConfig+0x240>)
 8007b48:	685b      	ldr	r3, [r3, #4]
 8007b4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d116      	bne.n	8007b80 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007b52:	4b41      	ldr	r3, [pc, #260]	@ (8007c58 <HAL_RCC_OscConfig+0x240>)
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f003 0302 	and.w	r3, r3, #2
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d005      	beq.n	8007b6a <HAL_RCC_OscConfig+0x152>
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	68db      	ldr	r3, [r3, #12]
 8007b62:	2b01      	cmp	r3, #1
 8007b64:	d001      	beq.n	8007b6a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007b66:	2301      	movs	r3, #1
 8007b68:	e1c7      	b.n	8007efa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007b6a:	4b3b      	ldr	r3, [pc, #236]	@ (8007c58 <HAL_RCC_OscConfig+0x240>)
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	691b      	ldr	r3, [r3, #16]
 8007b76:	00db      	lsls	r3, r3, #3
 8007b78:	4937      	ldr	r1, [pc, #220]	@ (8007c58 <HAL_RCC_OscConfig+0x240>)
 8007b7a:	4313      	orrs	r3, r2
 8007b7c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007b7e:	e03a      	b.n	8007bf6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	68db      	ldr	r3, [r3, #12]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d020      	beq.n	8007bca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007b88:	4b34      	ldr	r3, [pc, #208]	@ (8007c5c <HAL_RCC_OscConfig+0x244>)
 8007b8a:	2201      	movs	r2, #1
 8007b8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b8e:	f7fe fa27 	bl	8005fe0 <HAL_GetTick>
 8007b92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007b94:	e008      	b.n	8007ba8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007b96:	f7fe fa23 	bl	8005fe0 <HAL_GetTick>
 8007b9a:	4602      	mov	r2, r0
 8007b9c:	693b      	ldr	r3, [r7, #16]
 8007b9e:	1ad3      	subs	r3, r2, r3
 8007ba0:	2b02      	cmp	r3, #2
 8007ba2:	d901      	bls.n	8007ba8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007ba4:	2303      	movs	r3, #3
 8007ba6:	e1a8      	b.n	8007efa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007ba8:	4b2b      	ldr	r3, [pc, #172]	@ (8007c58 <HAL_RCC_OscConfig+0x240>)
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f003 0302 	and.w	r3, r3, #2
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d0f0      	beq.n	8007b96 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007bb4:	4b28      	ldr	r3, [pc, #160]	@ (8007c58 <HAL_RCC_OscConfig+0x240>)
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	691b      	ldr	r3, [r3, #16]
 8007bc0:	00db      	lsls	r3, r3, #3
 8007bc2:	4925      	ldr	r1, [pc, #148]	@ (8007c58 <HAL_RCC_OscConfig+0x240>)
 8007bc4:	4313      	orrs	r3, r2
 8007bc6:	600b      	str	r3, [r1, #0]
 8007bc8:	e015      	b.n	8007bf6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007bca:	4b24      	ldr	r3, [pc, #144]	@ (8007c5c <HAL_RCC_OscConfig+0x244>)
 8007bcc:	2200      	movs	r2, #0
 8007bce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bd0:	f7fe fa06 	bl	8005fe0 <HAL_GetTick>
 8007bd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007bd6:	e008      	b.n	8007bea <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007bd8:	f7fe fa02 	bl	8005fe0 <HAL_GetTick>
 8007bdc:	4602      	mov	r2, r0
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	1ad3      	subs	r3, r2, r3
 8007be2:	2b02      	cmp	r3, #2
 8007be4:	d901      	bls.n	8007bea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007be6:	2303      	movs	r3, #3
 8007be8:	e187      	b.n	8007efa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007bea:	4b1b      	ldr	r3, [pc, #108]	@ (8007c58 <HAL_RCC_OscConfig+0x240>)
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f003 0302 	and.w	r3, r3, #2
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d1f0      	bne.n	8007bd8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	f003 0308 	and.w	r3, r3, #8
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d036      	beq.n	8007c70 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	695b      	ldr	r3, [r3, #20]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d016      	beq.n	8007c38 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007c0a:	4b15      	ldr	r3, [pc, #84]	@ (8007c60 <HAL_RCC_OscConfig+0x248>)
 8007c0c:	2201      	movs	r2, #1
 8007c0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c10:	f7fe f9e6 	bl	8005fe0 <HAL_GetTick>
 8007c14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007c16:	e008      	b.n	8007c2a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007c18:	f7fe f9e2 	bl	8005fe0 <HAL_GetTick>
 8007c1c:	4602      	mov	r2, r0
 8007c1e:	693b      	ldr	r3, [r7, #16]
 8007c20:	1ad3      	subs	r3, r2, r3
 8007c22:	2b02      	cmp	r3, #2
 8007c24:	d901      	bls.n	8007c2a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007c26:	2303      	movs	r3, #3
 8007c28:	e167      	b.n	8007efa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007c2a:	4b0b      	ldr	r3, [pc, #44]	@ (8007c58 <HAL_RCC_OscConfig+0x240>)
 8007c2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c2e:	f003 0302 	and.w	r3, r3, #2
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d0f0      	beq.n	8007c18 <HAL_RCC_OscConfig+0x200>
 8007c36:	e01b      	b.n	8007c70 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007c38:	4b09      	ldr	r3, [pc, #36]	@ (8007c60 <HAL_RCC_OscConfig+0x248>)
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007c3e:	f7fe f9cf 	bl	8005fe0 <HAL_GetTick>
 8007c42:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007c44:	e00e      	b.n	8007c64 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007c46:	f7fe f9cb 	bl	8005fe0 <HAL_GetTick>
 8007c4a:	4602      	mov	r2, r0
 8007c4c:	693b      	ldr	r3, [r7, #16]
 8007c4e:	1ad3      	subs	r3, r2, r3
 8007c50:	2b02      	cmp	r3, #2
 8007c52:	d907      	bls.n	8007c64 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007c54:	2303      	movs	r3, #3
 8007c56:	e150      	b.n	8007efa <HAL_RCC_OscConfig+0x4e2>
 8007c58:	40023800 	.word	0x40023800
 8007c5c:	42470000 	.word	0x42470000
 8007c60:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007c64:	4b88      	ldr	r3, [pc, #544]	@ (8007e88 <HAL_RCC_OscConfig+0x470>)
 8007c66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c68:	f003 0302 	and.w	r3, r3, #2
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d1ea      	bne.n	8007c46 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f003 0304 	and.w	r3, r3, #4
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	f000 8097 	beq.w	8007dac <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007c7e:	2300      	movs	r3, #0
 8007c80:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007c82:	4b81      	ldr	r3, [pc, #516]	@ (8007e88 <HAL_RCC_OscConfig+0x470>)
 8007c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d10f      	bne.n	8007cae <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007c8e:	2300      	movs	r3, #0
 8007c90:	60bb      	str	r3, [r7, #8]
 8007c92:	4b7d      	ldr	r3, [pc, #500]	@ (8007e88 <HAL_RCC_OscConfig+0x470>)
 8007c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c96:	4a7c      	ldr	r2, [pc, #496]	@ (8007e88 <HAL_RCC_OscConfig+0x470>)
 8007c98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007c9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8007c9e:	4b7a      	ldr	r3, [pc, #488]	@ (8007e88 <HAL_RCC_OscConfig+0x470>)
 8007ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ca2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007ca6:	60bb      	str	r3, [r7, #8]
 8007ca8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007caa:	2301      	movs	r3, #1
 8007cac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007cae:	4b77      	ldr	r3, [pc, #476]	@ (8007e8c <HAL_RCC_OscConfig+0x474>)
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d118      	bne.n	8007cec <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007cba:	4b74      	ldr	r3, [pc, #464]	@ (8007e8c <HAL_RCC_OscConfig+0x474>)
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	4a73      	ldr	r2, [pc, #460]	@ (8007e8c <HAL_RCC_OscConfig+0x474>)
 8007cc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007cc4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007cc6:	f7fe f98b 	bl	8005fe0 <HAL_GetTick>
 8007cca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007ccc:	e008      	b.n	8007ce0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007cce:	f7fe f987 	bl	8005fe0 <HAL_GetTick>
 8007cd2:	4602      	mov	r2, r0
 8007cd4:	693b      	ldr	r3, [r7, #16]
 8007cd6:	1ad3      	subs	r3, r2, r3
 8007cd8:	2b02      	cmp	r3, #2
 8007cda:	d901      	bls.n	8007ce0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007cdc:	2303      	movs	r3, #3
 8007cde:	e10c      	b.n	8007efa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007ce0:	4b6a      	ldr	r3, [pc, #424]	@ (8007e8c <HAL_RCC_OscConfig+0x474>)
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d0f0      	beq.n	8007cce <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	689b      	ldr	r3, [r3, #8]
 8007cf0:	2b01      	cmp	r3, #1
 8007cf2:	d106      	bne.n	8007d02 <HAL_RCC_OscConfig+0x2ea>
 8007cf4:	4b64      	ldr	r3, [pc, #400]	@ (8007e88 <HAL_RCC_OscConfig+0x470>)
 8007cf6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007cf8:	4a63      	ldr	r2, [pc, #396]	@ (8007e88 <HAL_RCC_OscConfig+0x470>)
 8007cfa:	f043 0301 	orr.w	r3, r3, #1
 8007cfe:	6713      	str	r3, [r2, #112]	@ 0x70
 8007d00:	e01c      	b.n	8007d3c <HAL_RCC_OscConfig+0x324>
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	689b      	ldr	r3, [r3, #8]
 8007d06:	2b05      	cmp	r3, #5
 8007d08:	d10c      	bne.n	8007d24 <HAL_RCC_OscConfig+0x30c>
 8007d0a:	4b5f      	ldr	r3, [pc, #380]	@ (8007e88 <HAL_RCC_OscConfig+0x470>)
 8007d0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d0e:	4a5e      	ldr	r2, [pc, #376]	@ (8007e88 <HAL_RCC_OscConfig+0x470>)
 8007d10:	f043 0304 	orr.w	r3, r3, #4
 8007d14:	6713      	str	r3, [r2, #112]	@ 0x70
 8007d16:	4b5c      	ldr	r3, [pc, #368]	@ (8007e88 <HAL_RCC_OscConfig+0x470>)
 8007d18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d1a:	4a5b      	ldr	r2, [pc, #364]	@ (8007e88 <HAL_RCC_OscConfig+0x470>)
 8007d1c:	f043 0301 	orr.w	r3, r3, #1
 8007d20:	6713      	str	r3, [r2, #112]	@ 0x70
 8007d22:	e00b      	b.n	8007d3c <HAL_RCC_OscConfig+0x324>
 8007d24:	4b58      	ldr	r3, [pc, #352]	@ (8007e88 <HAL_RCC_OscConfig+0x470>)
 8007d26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d28:	4a57      	ldr	r2, [pc, #348]	@ (8007e88 <HAL_RCC_OscConfig+0x470>)
 8007d2a:	f023 0301 	bic.w	r3, r3, #1
 8007d2e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007d30:	4b55      	ldr	r3, [pc, #340]	@ (8007e88 <HAL_RCC_OscConfig+0x470>)
 8007d32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d34:	4a54      	ldr	r2, [pc, #336]	@ (8007e88 <HAL_RCC_OscConfig+0x470>)
 8007d36:	f023 0304 	bic.w	r3, r3, #4
 8007d3a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	689b      	ldr	r3, [r3, #8]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d015      	beq.n	8007d70 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d44:	f7fe f94c 	bl	8005fe0 <HAL_GetTick>
 8007d48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d4a:	e00a      	b.n	8007d62 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007d4c:	f7fe f948 	bl	8005fe0 <HAL_GetTick>
 8007d50:	4602      	mov	r2, r0
 8007d52:	693b      	ldr	r3, [r7, #16]
 8007d54:	1ad3      	subs	r3, r2, r3
 8007d56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007d5a:	4293      	cmp	r3, r2
 8007d5c:	d901      	bls.n	8007d62 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007d5e:	2303      	movs	r3, #3
 8007d60:	e0cb      	b.n	8007efa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d62:	4b49      	ldr	r3, [pc, #292]	@ (8007e88 <HAL_RCC_OscConfig+0x470>)
 8007d64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d66:	f003 0302 	and.w	r3, r3, #2
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d0ee      	beq.n	8007d4c <HAL_RCC_OscConfig+0x334>
 8007d6e:	e014      	b.n	8007d9a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007d70:	f7fe f936 	bl	8005fe0 <HAL_GetTick>
 8007d74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007d76:	e00a      	b.n	8007d8e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007d78:	f7fe f932 	bl	8005fe0 <HAL_GetTick>
 8007d7c:	4602      	mov	r2, r0
 8007d7e:	693b      	ldr	r3, [r7, #16]
 8007d80:	1ad3      	subs	r3, r2, r3
 8007d82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007d86:	4293      	cmp	r3, r2
 8007d88:	d901      	bls.n	8007d8e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007d8a:	2303      	movs	r3, #3
 8007d8c:	e0b5      	b.n	8007efa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007d8e:	4b3e      	ldr	r3, [pc, #248]	@ (8007e88 <HAL_RCC_OscConfig+0x470>)
 8007d90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d92:	f003 0302 	and.w	r3, r3, #2
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d1ee      	bne.n	8007d78 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007d9a:	7dfb      	ldrb	r3, [r7, #23]
 8007d9c:	2b01      	cmp	r3, #1
 8007d9e:	d105      	bne.n	8007dac <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007da0:	4b39      	ldr	r3, [pc, #228]	@ (8007e88 <HAL_RCC_OscConfig+0x470>)
 8007da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007da4:	4a38      	ldr	r2, [pc, #224]	@ (8007e88 <HAL_RCC_OscConfig+0x470>)
 8007da6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007daa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	699b      	ldr	r3, [r3, #24]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	f000 80a1 	beq.w	8007ef8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007db6:	4b34      	ldr	r3, [pc, #208]	@ (8007e88 <HAL_RCC_OscConfig+0x470>)
 8007db8:	689b      	ldr	r3, [r3, #8]
 8007dba:	f003 030c 	and.w	r3, r3, #12
 8007dbe:	2b08      	cmp	r3, #8
 8007dc0:	d05c      	beq.n	8007e7c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	699b      	ldr	r3, [r3, #24]
 8007dc6:	2b02      	cmp	r3, #2
 8007dc8:	d141      	bne.n	8007e4e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007dca:	4b31      	ldr	r3, [pc, #196]	@ (8007e90 <HAL_RCC_OscConfig+0x478>)
 8007dcc:	2200      	movs	r2, #0
 8007dce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007dd0:	f7fe f906 	bl	8005fe0 <HAL_GetTick>
 8007dd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007dd6:	e008      	b.n	8007dea <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007dd8:	f7fe f902 	bl	8005fe0 <HAL_GetTick>
 8007ddc:	4602      	mov	r2, r0
 8007dde:	693b      	ldr	r3, [r7, #16]
 8007de0:	1ad3      	subs	r3, r2, r3
 8007de2:	2b02      	cmp	r3, #2
 8007de4:	d901      	bls.n	8007dea <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007de6:	2303      	movs	r3, #3
 8007de8:	e087      	b.n	8007efa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007dea:	4b27      	ldr	r3, [pc, #156]	@ (8007e88 <HAL_RCC_OscConfig+0x470>)
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d1f0      	bne.n	8007dd8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	69da      	ldr	r2, [r3, #28]
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	6a1b      	ldr	r3, [r3, #32]
 8007dfe:	431a      	orrs	r2, r3
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e04:	019b      	lsls	r3, r3, #6
 8007e06:	431a      	orrs	r2, r3
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e0c:	085b      	lsrs	r3, r3, #1
 8007e0e:	3b01      	subs	r3, #1
 8007e10:	041b      	lsls	r3, r3, #16
 8007e12:	431a      	orrs	r2, r3
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e18:	061b      	lsls	r3, r3, #24
 8007e1a:	491b      	ldr	r1, [pc, #108]	@ (8007e88 <HAL_RCC_OscConfig+0x470>)
 8007e1c:	4313      	orrs	r3, r2
 8007e1e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007e20:	4b1b      	ldr	r3, [pc, #108]	@ (8007e90 <HAL_RCC_OscConfig+0x478>)
 8007e22:	2201      	movs	r2, #1
 8007e24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e26:	f7fe f8db 	bl	8005fe0 <HAL_GetTick>
 8007e2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007e2c:	e008      	b.n	8007e40 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007e2e:	f7fe f8d7 	bl	8005fe0 <HAL_GetTick>
 8007e32:	4602      	mov	r2, r0
 8007e34:	693b      	ldr	r3, [r7, #16]
 8007e36:	1ad3      	subs	r3, r2, r3
 8007e38:	2b02      	cmp	r3, #2
 8007e3a:	d901      	bls.n	8007e40 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007e3c:	2303      	movs	r3, #3
 8007e3e:	e05c      	b.n	8007efa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007e40:	4b11      	ldr	r3, [pc, #68]	@ (8007e88 <HAL_RCC_OscConfig+0x470>)
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d0f0      	beq.n	8007e2e <HAL_RCC_OscConfig+0x416>
 8007e4c:	e054      	b.n	8007ef8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007e4e:	4b10      	ldr	r3, [pc, #64]	@ (8007e90 <HAL_RCC_OscConfig+0x478>)
 8007e50:	2200      	movs	r2, #0
 8007e52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e54:	f7fe f8c4 	bl	8005fe0 <HAL_GetTick>
 8007e58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007e5a:	e008      	b.n	8007e6e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007e5c:	f7fe f8c0 	bl	8005fe0 <HAL_GetTick>
 8007e60:	4602      	mov	r2, r0
 8007e62:	693b      	ldr	r3, [r7, #16]
 8007e64:	1ad3      	subs	r3, r2, r3
 8007e66:	2b02      	cmp	r3, #2
 8007e68:	d901      	bls.n	8007e6e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007e6a:	2303      	movs	r3, #3
 8007e6c:	e045      	b.n	8007efa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007e6e:	4b06      	ldr	r3, [pc, #24]	@ (8007e88 <HAL_RCC_OscConfig+0x470>)
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d1f0      	bne.n	8007e5c <HAL_RCC_OscConfig+0x444>
 8007e7a:	e03d      	b.n	8007ef8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	699b      	ldr	r3, [r3, #24]
 8007e80:	2b01      	cmp	r3, #1
 8007e82:	d107      	bne.n	8007e94 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007e84:	2301      	movs	r3, #1
 8007e86:	e038      	b.n	8007efa <HAL_RCC_OscConfig+0x4e2>
 8007e88:	40023800 	.word	0x40023800
 8007e8c:	40007000 	.word	0x40007000
 8007e90:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007e94:	4b1b      	ldr	r3, [pc, #108]	@ (8007f04 <HAL_RCC_OscConfig+0x4ec>)
 8007e96:	685b      	ldr	r3, [r3, #4]
 8007e98:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	699b      	ldr	r3, [r3, #24]
 8007e9e:	2b01      	cmp	r3, #1
 8007ea0:	d028      	beq.n	8007ef4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007eac:	429a      	cmp	r2, r3
 8007eae:	d121      	bne.n	8007ef4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007eba:	429a      	cmp	r2, r3
 8007ebc:	d11a      	bne.n	8007ef4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007ebe:	68fa      	ldr	r2, [r7, #12]
 8007ec0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007ec4:	4013      	ands	r3, r2
 8007ec6:	687a      	ldr	r2, [r7, #4]
 8007ec8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007eca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d111      	bne.n	8007ef4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007eda:	085b      	lsrs	r3, r3, #1
 8007edc:	3b01      	subs	r3, #1
 8007ede:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007ee0:	429a      	cmp	r2, r3
 8007ee2:	d107      	bne.n	8007ef4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007eee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007ef0:	429a      	cmp	r2, r3
 8007ef2:	d001      	beq.n	8007ef8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007ef4:	2301      	movs	r3, #1
 8007ef6:	e000      	b.n	8007efa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007ef8:	2300      	movs	r3, #0
}
 8007efa:	4618      	mov	r0, r3
 8007efc:	3718      	adds	r7, #24
 8007efe:	46bd      	mov	sp, r7
 8007f00:	bd80      	pop	{r7, pc}
 8007f02:	bf00      	nop
 8007f04:	40023800 	.word	0x40023800

08007f08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b084      	sub	sp, #16
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
 8007f10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d101      	bne.n	8007f1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007f18:	2301      	movs	r3, #1
 8007f1a:	e0cc      	b.n	80080b6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007f1c:	4b68      	ldr	r3, [pc, #416]	@ (80080c0 <HAL_RCC_ClockConfig+0x1b8>)
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	f003 0307 	and.w	r3, r3, #7
 8007f24:	683a      	ldr	r2, [r7, #0]
 8007f26:	429a      	cmp	r2, r3
 8007f28:	d90c      	bls.n	8007f44 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007f2a:	4b65      	ldr	r3, [pc, #404]	@ (80080c0 <HAL_RCC_ClockConfig+0x1b8>)
 8007f2c:	683a      	ldr	r2, [r7, #0]
 8007f2e:	b2d2      	uxtb	r2, r2
 8007f30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007f32:	4b63      	ldr	r3, [pc, #396]	@ (80080c0 <HAL_RCC_ClockConfig+0x1b8>)
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	f003 0307 	and.w	r3, r3, #7
 8007f3a:	683a      	ldr	r2, [r7, #0]
 8007f3c:	429a      	cmp	r2, r3
 8007f3e:	d001      	beq.n	8007f44 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007f40:	2301      	movs	r3, #1
 8007f42:	e0b8      	b.n	80080b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	f003 0302 	and.w	r3, r3, #2
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d020      	beq.n	8007f92 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	f003 0304 	and.w	r3, r3, #4
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d005      	beq.n	8007f68 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007f5c:	4b59      	ldr	r3, [pc, #356]	@ (80080c4 <HAL_RCC_ClockConfig+0x1bc>)
 8007f5e:	689b      	ldr	r3, [r3, #8]
 8007f60:	4a58      	ldr	r2, [pc, #352]	@ (80080c4 <HAL_RCC_ClockConfig+0x1bc>)
 8007f62:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007f66:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	f003 0308 	and.w	r3, r3, #8
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d005      	beq.n	8007f80 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007f74:	4b53      	ldr	r3, [pc, #332]	@ (80080c4 <HAL_RCC_ClockConfig+0x1bc>)
 8007f76:	689b      	ldr	r3, [r3, #8]
 8007f78:	4a52      	ldr	r2, [pc, #328]	@ (80080c4 <HAL_RCC_ClockConfig+0x1bc>)
 8007f7a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007f7e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007f80:	4b50      	ldr	r3, [pc, #320]	@ (80080c4 <HAL_RCC_ClockConfig+0x1bc>)
 8007f82:	689b      	ldr	r3, [r3, #8]
 8007f84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	689b      	ldr	r3, [r3, #8]
 8007f8c:	494d      	ldr	r1, [pc, #308]	@ (80080c4 <HAL_RCC_ClockConfig+0x1bc>)
 8007f8e:	4313      	orrs	r3, r2
 8007f90:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	f003 0301 	and.w	r3, r3, #1
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d044      	beq.n	8008028 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	685b      	ldr	r3, [r3, #4]
 8007fa2:	2b01      	cmp	r3, #1
 8007fa4:	d107      	bne.n	8007fb6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007fa6:	4b47      	ldr	r3, [pc, #284]	@ (80080c4 <HAL_RCC_ClockConfig+0x1bc>)
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d119      	bne.n	8007fe6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007fb2:	2301      	movs	r3, #1
 8007fb4:	e07f      	b.n	80080b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	685b      	ldr	r3, [r3, #4]
 8007fba:	2b02      	cmp	r3, #2
 8007fbc:	d003      	beq.n	8007fc6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007fc2:	2b03      	cmp	r3, #3
 8007fc4:	d107      	bne.n	8007fd6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007fc6:	4b3f      	ldr	r3, [pc, #252]	@ (80080c4 <HAL_RCC_ClockConfig+0x1bc>)
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d109      	bne.n	8007fe6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007fd2:	2301      	movs	r3, #1
 8007fd4:	e06f      	b.n	80080b6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007fd6:	4b3b      	ldr	r3, [pc, #236]	@ (80080c4 <HAL_RCC_ClockConfig+0x1bc>)
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	f003 0302 	and.w	r3, r3, #2
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d101      	bne.n	8007fe6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	e067      	b.n	80080b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007fe6:	4b37      	ldr	r3, [pc, #220]	@ (80080c4 <HAL_RCC_ClockConfig+0x1bc>)
 8007fe8:	689b      	ldr	r3, [r3, #8]
 8007fea:	f023 0203 	bic.w	r2, r3, #3
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	685b      	ldr	r3, [r3, #4]
 8007ff2:	4934      	ldr	r1, [pc, #208]	@ (80080c4 <HAL_RCC_ClockConfig+0x1bc>)
 8007ff4:	4313      	orrs	r3, r2
 8007ff6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007ff8:	f7fd fff2 	bl	8005fe0 <HAL_GetTick>
 8007ffc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007ffe:	e00a      	b.n	8008016 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008000:	f7fd ffee 	bl	8005fe0 <HAL_GetTick>
 8008004:	4602      	mov	r2, r0
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	1ad3      	subs	r3, r2, r3
 800800a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800800e:	4293      	cmp	r3, r2
 8008010:	d901      	bls.n	8008016 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008012:	2303      	movs	r3, #3
 8008014:	e04f      	b.n	80080b6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008016:	4b2b      	ldr	r3, [pc, #172]	@ (80080c4 <HAL_RCC_ClockConfig+0x1bc>)
 8008018:	689b      	ldr	r3, [r3, #8]
 800801a:	f003 020c 	and.w	r2, r3, #12
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	685b      	ldr	r3, [r3, #4]
 8008022:	009b      	lsls	r3, r3, #2
 8008024:	429a      	cmp	r2, r3
 8008026:	d1eb      	bne.n	8008000 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008028:	4b25      	ldr	r3, [pc, #148]	@ (80080c0 <HAL_RCC_ClockConfig+0x1b8>)
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	f003 0307 	and.w	r3, r3, #7
 8008030:	683a      	ldr	r2, [r7, #0]
 8008032:	429a      	cmp	r2, r3
 8008034:	d20c      	bcs.n	8008050 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008036:	4b22      	ldr	r3, [pc, #136]	@ (80080c0 <HAL_RCC_ClockConfig+0x1b8>)
 8008038:	683a      	ldr	r2, [r7, #0]
 800803a:	b2d2      	uxtb	r2, r2
 800803c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800803e:	4b20      	ldr	r3, [pc, #128]	@ (80080c0 <HAL_RCC_ClockConfig+0x1b8>)
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f003 0307 	and.w	r3, r3, #7
 8008046:	683a      	ldr	r2, [r7, #0]
 8008048:	429a      	cmp	r2, r3
 800804a:	d001      	beq.n	8008050 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800804c:	2301      	movs	r3, #1
 800804e:	e032      	b.n	80080b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f003 0304 	and.w	r3, r3, #4
 8008058:	2b00      	cmp	r3, #0
 800805a:	d008      	beq.n	800806e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800805c:	4b19      	ldr	r3, [pc, #100]	@ (80080c4 <HAL_RCC_ClockConfig+0x1bc>)
 800805e:	689b      	ldr	r3, [r3, #8]
 8008060:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	68db      	ldr	r3, [r3, #12]
 8008068:	4916      	ldr	r1, [pc, #88]	@ (80080c4 <HAL_RCC_ClockConfig+0x1bc>)
 800806a:	4313      	orrs	r3, r2
 800806c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f003 0308 	and.w	r3, r3, #8
 8008076:	2b00      	cmp	r3, #0
 8008078:	d009      	beq.n	800808e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800807a:	4b12      	ldr	r3, [pc, #72]	@ (80080c4 <HAL_RCC_ClockConfig+0x1bc>)
 800807c:	689b      	ldr	r3, [r3, #8]
 800807e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	691b      	ldr	r3, [r3, #16]
 8008086:	00db      	lsls	r3, r3, #3
 8008088:	490e      	ldr	r1, [pc, #56]	@ (80080c4 <HAL_RCC_ClockConfig+0x1bc>)
 800808a:	4313      	orrs	r3, r2
 800808c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800808e:	f000 f821 	bl	80080d4 <HAL_RCC_GetSysClockFreq>
 8008092:	4602      	mov	r2, r0
 8008094:	4b0b      	ldr	r3, [pc, #44]	@ (80080c4 <HAL_RCC_ClockConfig+0x1bc>)
 8008096:	689b      	ldr	r3, [r3, #8]
 8008098:	091b      	lsrs	r3, r3, #4
 800809a:	f003 030f 	and.w	r3, r3, #15
 800809e:	490a      	ldr	r1, [pc, #40]	@ (80080c8 <HAL_RCC_ClockConfig+0x1c0>)
 80080a0:	5ccb      	ldrb	r3, [r1, r3]
 80080a2:	fa22 f303 	lsr.w	r3, r2, r3
 80080a6:	4a09      	ldr	r2, [pc, #36]	@ (80080cc <HAL_RCC_ClockConfig+0x1c4>)
 80080a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80080aa:	4b09      	ldr	r3, [pc, #36]	@ (80080d0 <HAL_RCC_ClockConfig+0x1c8>)
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	4618      	mov	r0, r3
 80080b0:	f7fd ff52 	bl	8005f58 <HAL_InitTick>

  return HAL_OK;
 80080b4:	2300      	movs	r3, #0
}
 80080b6:	4618      	mov	r0, r3
 80080b8:	3710      	adds	r7, #16
 80080ba:	46bd      	mov	sp, r7
 80080bc:	bd80      	pop	{r7, pc}
 80080be:	bf00      	nop
 80080c0:	40023c00 	.word	0x40023c00
 80080c4:	40023800 	.word	0x40023800
 80080c8:	08012b50 	.word	0x08012b50
 80080cc:	2000007c 	.word	0x2000007c
 80080d0:	20000080 	.word	0x20000080

080080d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80080d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80080d8:	b090      	sub	sp, #64	@ 0x40
 80080da:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80080dc:	2300      	movs	r3, #0
 80080de:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80080e0:	2300      	movs	r3, #0
 80080e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80080e4:	2300      	movs	r3, #0
 80080e6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80080e8:	2300      	movs	r3, #0
 80080ea:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80080ec:	4b59      	ldr	r3, [pc, #356]	@ (8008254 <HAL_RCC_GetSysClockFreq+0x180>)
 80080ee:	689b      	ldr	r3, [r3, #8]
 80080f0:	f003 030c 	and.w	r3, r3, #12
 80080f4:	2b08      	cmp	r3, #8
 80080f6:	d00d      	beq.n	8008114 <HAL_RCC_GetSysClockFreq+0x40>
 80080f8:	2b08      	cmp	r3, #8
 80080fa:	f200 80a1 	bhi.w	8008240 <HAL_RCC_GetSysClockFreq+0x16c>
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d002      	beq.n	8008108 <HAL_RCC_GetSysClockFreq+0x34>
 8008102:	2b04      	cmp	r3, #4
 8008104:	d003      	beq.n	800810e <HAL_RCC_GetSysClockFreq+0x3a>
 8008106:	e09b      	b.n	8008240 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008108:	4b53      	ldr	r3, [pc, #332]	@ (8008258 <HAL_RCC_GetSysClockFreq+0x184>)
 800810a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800810c:	e09b      	b.n	8008246 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800810e:	4b53      	ldr	r3, [pc, #332]	@ (800825c <HAL_RCC_GetSysClockFreq+0x188>)
 8008110:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008112:	e098      	b.n	8008246 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008114:	4b4f      	ldr	r3, [pc, #316]	@ (8008254 <HAL_RCC_GetSysClockFreq+0x180>)
 8008116:	685b      	ldr	r3, [r3, #4]
 8008118:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800811c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800811e:	4b4d      	ldr	r3, [pc, #308]	@ (8008254 <HAL_RCC_GetSysClockFreq+0x180>)
 8008120:	685b      	ldr	r3, [r3, #4]
 8008122:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008126:	2b00      	cmp	r3, #0
 8008128:	d028      	beq.n	800817c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800812a:	4b4a      	ldr	r3, [pc, #296]	@ (8008254 <HAL_RCC_GetSysClockFreq+0x180>)
 800812c:	685b      	ldr	r3, [r3, #4]
 800812e:	099b      	lsrs	r3, r3, #6
 8008130:	2200      	movs	r2, #0
 8008132:	623b      	str	r3, [r7, #32]
 8008134:	627a      	str	r2, [r7, #36]	@ 0x24
 8008136:	6a3b      	ldr	r3, [r7, #32]
 8008138:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800813c:	2100      	movs	r1, #0
 800813e:	4b47      	ldr	r3, [pc, #284]	@ (800825c <HAL_RCC_GetSysClockFreq+0x188>)
 8008140:	fb03 f201 	mul.w	r2, r3, r1
 8008144:	2300      	movs	r3, #0
 8008146:	fb00 f303 	mul.w	r3, r0, r3
 800814a:	4413      	add	r3, r2
 800814c:	4a43      	ldr	r2, [pc, #268]	@ (800825c <HAL_RCC_GetSysClockFreq+0x188>)
 800814e:	fba0 1202 	umull	r1, r2, r0, r2
 8008152:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008154:	460a      	mov	r2, r1
 8008156:	62ba      	str	r2, [r7, #40]	@ 0x28
 8008158:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800815a:	4413      	add	r3, r2
 800815c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800815e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008160:	2200      	movs	r2, #0
 8008162:	61bb      	str	r3, [r7, #24]
 8008164:	61fa      	str	r2, [r7, #28]
 8008166:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800816a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800816e:	f7f8 fd9b 	bl	8000ca8 <__aeabi_uldivmod>
 8008172:	4602      	mov	r2, r0
 8008174:	460b      	mov	r3, r1
 8008176:	4613      	mov	r3, r2
 8008178:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800817a:	e053      	b.n	8008224 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800817c:	4b35      	ldr	r3, [pc, #212]	@ (8008254 <HAL_RCC_GetSysClockFreq+0x180>)
 800817e:	685b      	ldr	r3, [r3, #4]
 8008180:	099b      	lsrs	r3, r3, #6
 8008182:	2200      	movs	r2, #0
 8008184:	613b      	str	r3, [r7, #16]
 8008186:	617a      	str	r2, [r7, #20]
 8008188:	693b      	ldr	r3, [r7, #16]
 800818a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800818e:	f04f 0b00 	mov.w	fp, #0
 8008192:	4652      	mov	r2, sl
 8008194:	465b      	mov	r3, fp
 8008196:	f04f 0000 	mov.w	r0, #0
 800819a:	f04f 0100 	mov.w	r1, #0
 800819e:	0159      	lsls	r1, r3, #5
 80081a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80081a4:	0150      	lsls	r0, r2, #5
 80081a6:	4602      	mov	r2, r0
 80081a8:	460b      	mov	r3, r1
 80081aa:	ebb2 080a 	subs.w	r8, r2, sl
 80081ae:	eb63 090b 	sbc.w	r9, r3, fp
 80081b2:	f04f 0200 	mov.w	r2, #0
 80081b6:	f04f 0300 	mov.w	r3, #0
 80081ba:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80081be:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80081c2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80081c6:	ebb2 0408 	subs.w	r4, r2, r8
 80081ca:	eb63 0509 	sbc.w	r5, r3, r9
 80081ce:	f04f 0200 	mov.w	r2, #0
 80081d2:	f04f 0300 	mov.w	r3, #0
 80081d6:	00eb      	lsls	r3, r5, #3
 80081d8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80081dc:	00e2      	lsls	r2, r4, #3
 80081de:	4614      	mov	r4, r2
 80081e0:	461d      	mov	r5, r3
 80081e2:	eb14 030a 	adds.w	r3, r4, sl
 80081e6:	603b      	str	r3, [r7, #0]
 80081e8:	eb45 030b 	adc.w	r3, r5, fp
 80081ec:	607b      	str	r3, [r7, #4]
 80081ee:	f04f 0200 	mov.w	r2, #0
 80081f2:	f04f 0300 	mov.w	r3, #0
 80081f6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80081fa:	4629      	mov	r1, r5
 80081fc:	028b      	lsls	r3, r1, #10
 80081fe:	4621      	mov	r1, r4
 8008200:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008204:	4621      	mov	r1, r4
 8008206:	028a      	lsls	r2, r1, #10
 8008208:	4610      	mov	r0, r2
 800820a:	4619      	mov	r1, r3
 800820c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800820e:	2200      	movs	r2, #0
 8008210:	60bb      	str	r3, [r7, #8]
 8008212:	60fa      	str	r2, [r7, #12]
 8008214:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008218:	f7f8 fd46 	bl	8000ca8 <__aeabi_uldivmod>
 800821c:	4602      	mov	r2, r0
 800821e:	460b      	mov	r3, r1
 8008220:	4613      	mov	r3, r2
 8008222:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8008224:	4b0b      	ldr	r3, [pc, #44]	@ (8008254 <HAL_RCC_GetSysClockFreq+0x180>)
 8008226:	685b      	ldr	r3, [r3, #4]
 8008228:	0c1b      	lsrs	r3, r3, #16
 800822a:	f003 0303 	and.w	r3, r3, #3
 800822e:	3301      	adds	r3, #1
 8008230:	005b      	lsls	r3, r3, #1
 8008232:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8008234:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008238:	fbb2 f3f3 	udiv	r3, r2, r3
 800823c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800823e:	e002      	b.n	8008246 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008240:	4b05      	ldr	r3, [pc, #20]	@ (8008258 <HAL_RCC_GetSysClockFreq+0x184>)
 8008242:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008244:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008246:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8008248:	4618      	mov	r0, r3
 800824a:	3740      	adds	r7, #64	@ 0x40
 800824c:	46bd      	mov	sp, r7
 800824e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008252:	bf00      	nop
 8008254:	40023800 	.word	0x40023800
 8008258:	00f42400 	.word	0x00f42400
 800825c:	017d7840 	.word	0x017d7840

08008260 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008260:	b480      	push	{r7}
 8008262:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008264:	4b03      	ldr	r3, [pc, #12]	@ (8008274 <HAL_RCC_GetHCLKFreq+0x14>)
 8008266:	681b      	ldr	r3, [r3, #0]
}
 8008268:	4618      	mov	r0, r3
 800826a:	46bd      	mov	sp, r7
 800826c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008270:	4770      	bx	lr
 8008272:	bf00      	nop
 8008274:	2000007c 	.word	0x2000007c

08008278 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008278:	b580      	push	{r7, lr}
 800827a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800827c:	f7ff fff0 	bl	8008260 <HAL_RCC_GetHCLKFreq>
 8008280:	4602      	mov	r2, r0
 8008282:	4b05      	ldr	r3, [pc, #20]	@ (8008298 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008284:	689b      	ldr	r3, [r3, #8]
 8008286:	0a9b      	lsrs	r3, r3, #10
 8008288:	f003 0307 	and.w	r3, r3, #7
 800828c:	4903      	ldr	r1, [pc, #12]	@ (800829c <HAL_RCC_GetPCLK1Freq+0x24>)
 800828e:	5ccb      	ldrb	r3, [r1, r3]
 8008290:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008294:	4618      	mov	r0, r3
 8008296:	bd80      	pop	{r7, pc}
 8008298:	40023800 	.word	0x40023800
 800829c:	08012b60 	.word	0x08012b60

080082a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80082a4:	f7ff ffdc 	bl	8008260 <HAL_RCC_GetHCLKFreq>
 80082a8:	4602      	mov	r2, r0
 80082aa:	4b05      	ldr	r3, [pc, #20]	@ (80082c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80082ac:	689b      	ldr	r3, [r3, #8]
 80082ae:	0b5b      	lsrs	r3, r3, #13
 80082b0:	f003 0307 	and.w	r3, r3, #7
 80082b4:	4903      	ldr	r1, [pc, #12]	@ (80082c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80082b6:	5ccb      	ldrb	r3, [r1, r3]
 80082b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80082bc:	4618      	mov	r0, r3
 80082be:	bd80      	pop	{r7, pc}
 80082c0:	40023800 	.word	0x40023800
 80082c4:	08012b60 	.word	0x08012b60

080082c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80082c8:	b580      	push	{r7, lr}
 80082ca:	b082      	sub	sp, #8
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d101      	bne.n	80082da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80082d6:	2301      	movs	r3, #1
 80082d8:	e041      	b.n	800835e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80082e0:	b2db      	uxtb	r3, r3
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d106      	bne.n	80082f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	2200      	movs	r2, #0
 80082ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80082ee:	6878      	ldr	r0, [r7, #4]
 80082f0:	f7fd fb22 	bl	8005938 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2202      	movs	r2, #2
 80082f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681a      	ldr	r2, [r3, #0]
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	3304      	adds	r3, #4
 8008304:	4619      	mov	r1, r3
 8008306:	4610      	mov	r0, r2
 8008308:	f001 f89c 	bl	8009444 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2201      	movs	r2, #1
 8008310:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	2201      	movs	r2, #1
 8008318:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	2201      	movs	r2, #1
 8008320:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	2201      	movs	r2, #1
 8008328:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2201      	movs	r2, #1
 8008330:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2201      	movs	r2, #1
 8008338:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	2201      	movs	r2, #1
 8008340:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	2201      	movs	r2, #1
 8008348:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2201      	movs	r2, #1
 8008350:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2201      	movs	r2, #1
 8008358:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800835c:	2300      	movs	r3, #0
}
 800835e:	4618      	mov	r0, r3
 8008360:	3708      	adds	r7, #8
 8008362:	46bd      	mov	sp, r7
 8008364:	bd80      	pop	{r7, pc}
	...

08008368 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008368:	b480      	push	{r7}
 800836a:	b085      	sub	sp, #20
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008376:	b2db      	uxtb	r3, r3
 8008378:	2b01      	cmp	r3, #1
 800837a:	d001      	beq.n	8008380 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800837c:	2301      	movs	r3, #1
 800837e:	e04e      	b.n	800841e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2202      	movs	r2, #2
 8008384:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	68da      	ldr	r2, [r3, #12]
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	f042 0201 	orr.w	r2, r2, #1
 8008396:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	4a23      	ldr	r2, [pc, #140]	@ (800842c <HAL_TIM_Base_Start_IT+0xc4>)
 800839e:	4293      	cmp	r3, r2
 80083a0:	d022      	beq.n	80083e8 <HAL_TIM_Base_Start_IT+0x80>
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083aa:	d01d      	beq.n	80083e8 <HAL_TIM_Base_Start_IT+0x80>
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	4a1f      	ldr	r2, [pc, #124]	@ (8008430 <HAL_TIM_Base_Start_IT+0xc8>)
 80083b2:	4293      	cmp	r3, r2
 80083b4:	d018      	beq.n	80083e8 <HAL_TIM_Base_Start_IT+0x80>
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	4a1e      	ldr	r2, [pc, #120]	@ (8008434 <HAL_TIM_Base_Start_IT+0xcc>)
 80083bc:	4293      	cmp	r3, r2
 80083be:	d013      	beq.n	80083e8 <HAL_TIM_Base_Start_IT+0x80>
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	4a1c      	ldr	r2, [pc, #112]	@ (8008438 <HAL_TIM_Base_Start_IT+0xd0>)
 80083c6:	4293      	cmp	r3, r2
 80083c8:	d00e      	beq.n	80083e8 <HAL_TIM_Base_Start_IT+0x80>
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	4a1b      	ldr	r2, [pc, #108]	@ (800843c <HAL_TIM_Base_Start_IT+0xd4>)
 80083d0:	4293      	cmp	r3, r2
 80083d2:	d009      	beq.n	80083e8 <HAL_TIM_Base_Start_IT+0x80>
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	4a19      	ldr	r2, [pc, #100]	@ (8008440 <HAL_TIM_Base_Start_IT+0xd8>)
 80083da:	4293      	cmp	r3, r2
 80083dc:	d004      	beq.n	80083e8 <HAL_TIM_Base_Start_IT+0x80>
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	4a18      	ldr	r2, [pc, #96]	@ (8008444 <HAL_TIM_Base_Start_IT+0xdc>)
 80083e4:	4293      	cmp	r3, r2
 80083e6:	d111      	bne.n	800840c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	689b      	ldr	r3, [r3, #8]
 80083ee:	f003 0307 	and.w	r3, r3, #7
 80083f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	2b06      	cmp	r3, #6
 80083f8:	d010      	beq.n	800841c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	681a      	ldr	r2, [r3, #0]
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f042 0201 	orr.w	r2, r2, #1
 8008408:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800840a:	e007      	b.n	800841c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	681a      	ldr	r2, [r3, #0]
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	f042 0201 	orr.w	r2, r2, #1
 800841a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800841c:	2300      	movs	r3, #0
}
 800841e:	4618      	mov	r0, r3
 8008420:	3714      	adds	r7, #20
 8008422:	46bd      	mov	sp, r7
 8008424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008428:	4770      	bx	lr
 800842a:	bf00      	nop
 800842c:	40010000 	.word	0x40010000
 8008430:	40000400 	.word	0x40000400
 8008434:	40000800 	.word	0x40000800
 8008438:	40000c00 	.word	0x40000c00
 800843c:	40010400 	.word	0x40010400
 8008440:	40014000 	.word	0x40014000
 8008444:	40001800 	.word	0x40001800

08008448 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008448:	b580      	push	{r7, lr}
 800844a:	b082      	sub	sp, #8
 800844c:	af00      	add	r7, sp, #0
 800844e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d101      	bne.n	800845a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008456:	2301      	movs	r3, #1
 8008458:	e041      	b.n	80084de <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008460:	b2db      	uxtb	r3, r3
 8008462:	2b00      	cmp	r3, #0
 8008464:	d106      	bne.n	8008474 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	2200      	movs	r2, #0
 800846a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800846e:	6878      	ldr	r0, [r7, #4]
 8008470:	f000 f839 	bl	80084e6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2202      	movs	r2, #2
 8008478:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681a      	ldr	r2, [r3, #0]
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	3304      	adds	r3, #4
 8008484:	4619      	mov	r1, r3
 8008486:	4610      	mov	r0, r2
 8008488:	f000 ffdc 	bl	8009444 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2201      	movs	r2, #1
 8008490:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2201      	movs	r2, #1
 8008498:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2201      	movs	r2, #1
 80084a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2201      	movs	r2, #1
 80084a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2201      	movs	r2, #1
 80084b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	2201      	movs	r2, #1
 80084b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2201      	movs	r2, #1
 80084c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	2201      	movs	r2, #1
 80084c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2201      	movs	r2, #1
 80084d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	2201      	movs	r2, #1
 80084d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80084dc:	2300      	movs	r3, #0
}
 80084de:	4618      	mov	r0, r3
 80084e0:	3708      	adds	r7, #8
 80084e2:	46bd      	mov	sp, r7
 80084e4:	bd80      	pop	{r7, pc}

080084e6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80084e6:	b480      	push	{r7}
 80084e8:	b083      	sub	sp, #12
 80084ea:	af00      	add	r7, sp, #0
 80084ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80084ee:	bf00      	nop
 80084f0:	370c      	adds	r7, #12
 80084f2:	46bd      	mov	sp, r7
 80084f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f8:	4770      	bx	lr
	...

080084fc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80084fc:	b580      	push	{r7, lr}
 80084fe:	b084      	sub	sp, #16
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
 8008504:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	2b00      	cmp	r3, #0
 800850a:	d109      	bne.n	8008520 <HAL_TIM_PWM_Start+0x24>
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008512:	b2db      	uxtb	r3, r3
 8008514:	2b01      	cmp	r3, #1
 8008516:	bf14      	ite	ne
 8008518:	2301      	movne	r3, #1
 800851a:	2300      	moveq	r3, #0
 800851c:	b2db      	uxtb	r3, r3
 800851e:	e022      	b.n	8008566 <HAL_TIM_PWM_Start+0x6a>
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	2b04      	cmp	r3, #4
 8008524:	d109      	bne.n	800853a <HAL_TIM_PWM_Start+0x3e>
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800852c:	b2db      	uxtb	r3, r3
 800852e:	2b01      	cmp	r3, #1
 8008530:	bf14      	ite	ne
 8008532:	2301      	movne	r3, #1
 8008534:	2300      	moveq	r3, #0
 8008536:	b2db      	uxtb	r3, r3
 8008538:	e015      	b.n	8008566 <HAL_TIM_PWM_Start+0x6a>
 800853a:	683b      	ldr	r3, [r7, #0]
 800853c:	2b08      	cmp	r3, #8
 800853e:	d109      	bne.n	8008554 <HAL_TIM_PWM_Start+0x58>
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008546:	b2db      	uxtb	r3, r3
 8008548:	2b01      	cmp	r3, #1
 800854a:	bf14      	ite	ne
 800854c:	2301      	movne	r3, #1
 800854e:	2300      	moveq	r3, #0
 8008550:	b2db      	uxtb	r3, r3
 8008552:	e008      	b.n	8008566 <HAL_TIM_PWM_Start+0x6a>
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800855a:	b2db      	uxtb	r3, r3
 800855c:	2b01      	cmp	r3, #1
 800855e:	bf14      	ite	ne
 8008560:	2301      	movne	r3, #1
 8008562:	2300      	moveq	r3, #0
 8008564:	b2db      	uxtb	r3, r3
 8008566:	2b00      	cmp	r3, #0
 8008568:	d001      	beq.n	800856e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800856a:	2301      	movs	r3, #1
 800856c:	e07c      	b.n	8008668 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800856e:	683b      	ldr	r3, [r7, #0]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d104      	bne.n	800857e <HAL_TIM_PWM_Start+0x82>
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2202      	movs	r2, #2
 8008578:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800857c:	e013      	b.n	80085a6 <HAL_TIM_PWM_Start+0xaa>
 800857e:	683b      	ldr	r3, [r7, #0]
 8008580:	2b04      	cmp	r3, #4
 8008582:	d104      	bne.n	800858e <HAL_TIM_PWM_Start+0x92>
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2202      	movs	r2, #2
 8008588:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800858c:	e00b      	b.n	80085a6 <HAL_TIM_PWM_Start+0xaa>
 800858e:	683b      	ldr	r3, [r7, #0]
 8008590:	2b08      	cmp	r3, #8
 8008592:	d104      	bne.n	800859e <HAL_TIM_PWM_Start+0xa2>
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2202      	movs	r2, #2
 8008598:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800859c:	e003      	b.n	80085a6 <HAL_TIM_PWM_Start+0xaa>
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	2202      	movs	r2, #2
 80085a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	2201      	movs	r2, #1
 80085ac:	6839      	ldr	r1, [r7, #0]
 80085ae:	4618      	mov	r0, r3
 80085b0:	f001 fb62 	bl	8009c78 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	4a2d      	ldr	r2, [pc, #180]	@ (8008670 <HAL_TIM_PWM_Start+0x174>)
 80085ba:	4293      	cmp	r3, r2
 80085bc:	d004      	beq.n	80085c8 <HAL_TIM_PWM_Start+0xcc>
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	4a2c      	ldr	r2, [pc, #176]	@ (8008674 <HAL_TIM_PWM_Start+0x178>)
 80085c4:	4293      	cmp	r3, r2
 80085c6:	d101      	bne.n	80085cc <HAL_TIM_PWM_Start+0xd0>
 80085c8:	2301      	movs	r3, #1
 80085ca:	e000      	b.n	80085ce <HAL_TIM_PWM_Start+0xd2>
 80085cc:	2300      	movs	r3, #0
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d007      	beq.n	80085e2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80085e0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	4a22      	ldr	r2, [pc, #136]	@ (8008670 <HAL_TIM_PWM_Start+0x174>)
 80085e8:	4293      	cmp	r3, r2
 80085ea:	d022      	beq.n	8008632 <HAL_TIM_PWM_Start+0x136>
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085f4:	d01d      	beq.n	8008632 <HAL_TIM_PWM_Start+0x136>
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	4a1f      	ldr	r2, [pc, #124]	@ (8008678 <HAL_TIM_PWM_Start+0x17c>)
 80085fc:	4293      	cmp	r3, r2
 80085fe:	d018      	beq.n	8008632 <HAL_TIM_PWM_Start+0x136>
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	4a1d      	ldr	r2, [pc, #116]	@ (800867c <HAL_TIM_PWM_Start+0x180>)
 8008606:	4293      	cmp	r3, r2
 8008608:	d013      	beq.n	8008632 <HAL_TIM_PWM_Start+0x136>
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	4a1c      	ldr	r2, [pc, #112]	@ (8008680 <HAL_TIM_PWM_Start+0x184>)
 8008610:	4293      	cmp	r3, r2
 8008612:	d00e      	beq.n	8008632 <HAL_TIM_PWM_Start+0x136>
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	4a16      	ldr	r2, [pc, #88]	@ (8008674 <HAL_TIM_PWM_Start+0x178>)
 800861a:	4293      	cmp	r3, r2
 800861c:	d009      	beq.n	8008632 <HAL_TIM_PWM_Start+0x136>
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	4a18      	ldr	r2, [pc, #96]	@ (8008684 <HAL_TIM_PWM_Start+0x188>)
 8008624:	4293      	cmp	r3, r2
 8008626:	d004      	beq.n	8008632 <HAL_TIM_PWM_Start+0x136>
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	4a16      	ldr	r2, [pc, #88]	@ (8008688 <HAL_TIM_PWM_Start+0x18c>)
 800862e:	4293      	cmp	r3, r2
 8008630:	d111      	bne.n	8008656 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	689b      	ldr	r3, [r3, #8]
 8008638:	f003 0307 	and.w	r3, r3, #7
 800863c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	2b06      	cmp	r3, #6
 8008642:	d010      	beq.n	8008666 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	681a      	ldr	r2, [r3, #0]
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	f042 0201 	orr.w	r2, r2, #1
 8008652:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008654:	e007      	b.n	8008666 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	681a      	ldr	r2, [r3, #0]
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f042 0201 	orr.w	r2, r2, #1
 8008664:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008666:	2300      	movs	r3, #0
}
 8008668:	4618      	mov	r0, r3
 800866a:	3710      	adds	r7, #16
 800866c:	46bd      	mov	sp, r7
 800866e:	bd80      	pop	{r7, pc}
 8008670:	40010000 	.word	0x40010000
 8008674:	40010400 	.word	0x40010400
 8008678:	40000400 	.word	0x40000400
 800867c:	40000800 	.word	0x40000800
 8008680:	40000c00 	.word	0x40000c00
 8008684:	40014000 	.word	0x40014000
 8008688:	40001800 	.word	0x40001800

0800868c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800868c:	b580      	push	{r7, lr}
 800868e:	b082      	sub	sp, #8
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	2b00      	cmp	r3, #0
 8008698:	d101      	bne.n	800869e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800869a:	2301      	movs	r3, #1
 800869c:	e041      	b.n	8008722 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80086a4:	b2db      	uxtb	r3, r3
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d106      	bne.n	80086b8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2200      	movs	r2, #0
 80086ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80086b2:	6878      	ldr	r0, [r7, #4]
 80086b4:	f000 f839 	bl	800872a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2202      	movs	r2, #2
 80086bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681a      	ldr	r2, [r3, #0]
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	3304      	adds	r3, #4
 80086c8:	4619      	mov	r1, r3
 80086ca:	4610      	mov	r0, r2
 80086cc:	f000 feba 	bl	8009444 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2201      	movs	r2, #1
 80086d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2201      	movs	r2, #1
 80086dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	2201      	movs	r2, #1
 80086e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	2201      	movs	r2, #1
 80086ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2201      	movs	r2, #1
 80086f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2201      	movs	r2, #1
 80086fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	2201      	movs	r2, #1
 8008704:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	2201      	movs	r2, #1
 800870c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2201      	movs	r2, #1
 8008714:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	2201      	movs	r2, #1
 800871c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008720:	2300      	movs	r3, #0
}
 8008722:	4618      	mov	r0, r3
 8008724:	3708      	adds	r7, #8
 8008726:	46bd      	mov	sp, r7
 8008728:	bd80      	pop	{r7, pc}

0800872a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800872a:	b480      	push	{r7}
 800872c:	b083      	sub	sp, #12
 800872e:	af00      	add	r7, sp, #0
 8008730:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8008732:	bf00      	nop
 8008734:	370c      	adds	r7, #12
 8008736:	46bd      	mov	sp, r7
 8008738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873c:	4770      	bx	lr
	...

08008740 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008740:	b580      	push	{r7, lr}
 8008742:	b084      	sub	sp, #16
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]
 8008748:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800874a:	2300      	movs	r3, #0
 800874c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800874e:	683b      	ldr	r3, [r7, #0]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d104      	bne.n	800875e <HAL_TIM_IC_Start_IT+0x1e>
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800875a:	b2db      	uxtb	r3, r3
 800875c:	e013      	b.n	8008786 <HAL_TIM_IC_Start_IT+0x46>
 800875e:	683b      	ldr	r3, [r7, #0]
 8008760:	2b04      	cmp	r3, #4
 8008762:	d104      	bne.n	800876e <HAL_TIM_IC_Start_IT+0x2e>
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800876a:	b2db      	uxtb	r3, r3
 800876c:	e00b      	b.n	8008786 <HAL_TIM_IC_Start_IT+0x46>
 800876e:	683b      	ldr	r3, [r7, #0]
 8008770:	2b08      	cmp	r3, #8
 8008772:	d104      	bne.n	800877e <HAL_TIM_IC_Start_IT+0x3e>
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800877a:	b2db      	uxtb	r3, r3
 800877c:	e003      	b.n	8008786 <HAL_TIM_IC_Start_IT+0x46>
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008784:	b2db      	uxtb	r3, r3
 8008786:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8008788:	683b      	ldr	r3, [r7, #0]
 800878a:	2b00      	cmp	r3, #0
 800878c:	d104      	bne.n	8008798 <HAL_TIM_IC_Start_IT+0x58>
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008794:	b2db      	uxtb	r3, r3
 8008796:	e013      	b.n	80087c0 <HAL_TIM_IC_Start_IT+0x80>
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	2b04      	cmp	r3, #4
 800879c:	d104      	bne.n	80087a8 <HAL_TIM_IC_Start_IT+0x68>
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80087a4:	b2db      	uxtb	r3, r3
 80087a6:	e00b      	b.n	80087c0 <HAL_TIM_IC_Start_IT+0x80>
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	2b08      	cmp	r3, #8
 80087ac:	d104      	bne.n	80087b8 <HAL_TIM_IC_Start_IT+0x78>
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80087b4:	b2db      	uxtb	r3, r3
 80087b6:	e003      	b.n	80087c0 <HAL_TIM_IC_Start_IT+0x80>
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80087be:	b2db      	uxtb	r3, r3
 80087c0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80087c2:	7bbb      	ldrb	r3, [r7, #14]
 80087c4:	2b01      	cmp	r3, #1
 80087c6:	d102      	bne.n	80087ce <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80087c8:	7b7b      	ldrb	r3, [r7, #13]
 80087ca:	2b01      	cmp	r3, #1
 80087cc:	d001      	beq.n	80087d2 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80087ce:	2301      	movs	r3, #1
 80087d0:	e0cc      	b.n	800896c <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d104      	bne.n	80087e2 <HAL_TIM_IC_Start_IT+0xa2>
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2202      	movs	r2, #2
 80087dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80087e0:	e013      	b.n	800880a <HAL_TIM_IC_Start_IT+0xca>
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	2b04      	cmp	r3, #4
 80087e6:	d104      	bne.n	80087f2 <HAL_TIM_IC_Start_IT+0xb2>
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2202      	movs	r2, #2
 80087ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80087f0:	e00b      	b.n	800880a <HAL_TIM_IC_Start_IT+0xca>
 80087f2:	683b      	ldr	r3, [r7, #0]
 80087f4:	2b08      	cmp	r3, #8
 80087f6:	d104      	bne.n	8008802 <HAL_TIM_IC_Start_IT+0xc2>
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	2202      	movs	r2, #2
 80087fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008800:	e003      	b.n	800880a <HAL_TIM_IC_Start_IT+0xca>
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	2202      	movs	r2, #2
 8008806:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800880a:	683b      	ldr	r3, [r7, #0]
 800880c:	2b00      	cmp	r3, #0
 800880e:	d104      	bne.n	800881a <HAL_TIM_IC_Start_IT+0xda>
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	2202      	movs	r2, #2
 8008814:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008818:	e013      	b.n	8008842 <HAL_TIM_IC_Start_IT+0x102>
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	2b04      	cmp	r3, #4
 800881e:	d104      	bne.n	800882a <HAL_TIM_IC_Start_IT+0xea>
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2202      	movs	r2, #2
 8008824:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008828:	e00b      	b.n	8008842 <HAL_TIM_IC_Start_IT+0x102>
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	2b08      	cmp	r3, #8
 800882e:	d104      	bne.n	800883a <HAL_TIM_IC_Start_IT+0xfa>
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2202      	movs	r2, #2
 8008834:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008838:	e003      	b.n	8008842 <HAL_TIM_IC_Start_IT+0x102>
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	2202      	movs	r2, #2
 800883e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8008842:	683b      	ldr	r3, [r7, #0]
 8008844:	2b0c      	cmp	r3, #12
 8008846:	d841      	bhi.n	80088cc <HAL_TIM_IC_Start_IT+0x18c>
 8008848:	a201      	add	r2, pc, #4	@ (adr r2, 8008850 <HAL_TIM_IC_Start_IT+0x110>)
 800884a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800884e:	bf00      	nop
 8008850:	08008885 	.word	0x08008885
 8008854:	080088cd 	.word	0x080088cd
 8008858:	080088cd 	.word	0x080088cd
 800885c:	080088cd 	.word	0x080088cd
 8008860:	08008897 	.word	0x08008897
 8008864:	080088cd 	.word	0x080088cd
 8008868:	080088cd 	.word	0x080088cd
 800886c:	080088cd 	.word	0x080088cd
 8008870:	080088a9 	.word	0x080088a9
 8008874:	080088cd 	.word	0x080088cd
 8008878:	080088cd 	.word	0x080088cd
 800887c:	080088cd 	.word	0x080088cd
 8008880:	080088bb 	.word	0x080088bb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	68da      	ldr	r2, [r3, #12]
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	f042 0202 	orr.w	r2, r2, #2
 8008892:	60da      	str	r2, [r3, #12]
      break;
 8008894:	e01d      	b.n	80088d2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	68da      	ldr	r2, [r3, #12]
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	f042 0204 	orr.w	r2, r2, #4
 80088a4:	60da      	str	r2, [r3, #12]
      break;
 80088a6:	e014      	b.n	80088d2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	68da      	ldr	r2, [r3, #12]
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	f042 0208 	orr.w	r2, r2, #8
 80088b6:	60da      	str	r2, [r3, #12]
      break;
 80088b8:	e00b      	b.n	80088d2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	68da      	ldr	r2, [r3, #12]
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	f042 0210 	orr.w	r2, r2, #16
 80088c8:	60da      	str	r2, [r3, #12]
      break;
 80088ca:	e002      	b.n	80088d2 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80088cc:	2301      	movs	r3, #1
 80088ce:	73fb      	strb	r3, [r7, #15]
      break;
 80088d0:	bf00      	nop
  }

  if (status == HAL_OK)
 80088d2:	7bfb      	ldrb	r3, [r7, #15]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d148      	bne.n	800896a <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	2201      	movs	r2, #1
 80088de:	6839      	ldr	r1, [r7, #0]
 80088e0:	4618      	mov	r0, r3
 80088e2:	f001 f9c9 	bl	8009c78 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	4a22      	ldr	r2, [pc, #136]	@ (8008974 <HAL_TIM_IC_Start_IT+0x234>)
 80088ec:	4293      	cmp	r3, r2
 80088ee:	d022      	beq.n	8008936 <HAL_TIM_IC_Start_IT+0x1f6>
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80088f8:	d01d      	beq.n	8008936 <HAL_TIM_IC_Start_IT+0x1f6>
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	4a1e      	ldr	r2, [pc, #120]	@ (8008978 <HAL_TIM_IC_Start_IT+0x238>)
 8008900:	4293      	cmp	r3, r2
 8008902:	d018      	beq.n	8008936 <HAL_TIM_IC_Start_IT+0x1f6>
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	4a1c      	ldr	r2, [pc, #112]	@ (800897c <HAL_TIM_IC_Start_IT+0x23c>)
 800890a:	4293      	cmp	r3, r2
 800890c:	d013      	beq.n	8008936 <HAL_TIM_IC_Start_IT+0x1f6>
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	4a1b      	ldr	r2, [pc, #108]	@ (8008980 <HAL_TIM_IC_Start_IT+0x240>)
 8008914:	4293      	cmp	r3, r2
 8008916:	d00e      	beq.n	8008936 <HAL_TIM_IC_Start_IT+0x1f6>
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	4a19      	ldr	r2, [pc, #100]	@ (8008984 <HAL_TIM_IC_Start_IT+0x244>)
 800891e:	4293      	cmp	r3, r2
 8008920:	d009      	beq.n	8008936 <HAL_TIM_IC_Start_IT+0x1f6>
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	4a18      	ldr	r2, [pc, #96]	@ (8008988 <HAL_TIM_IC_Start_IT+0x248>)
 8008928:	4293      	cmp	r3, r2
 800892a:	d004      	beq.n	8008936 <HAL_TIM_IC_Start_IT+0x1f6>
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	4a16      	ldr	r2, [pc, #88]	@ (800898c <HAL_TIM_IC_Start_IT+0x24c>)
 8008932:	4293      	cmp	r3, r2
 8008934:	d111      	bne.n	800895a <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	689b      	ldr	r3, [r3, #8]
 800893c:	f003 0307 	and.w	r3, r3, #7
 8008940:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008942:	68bb      	ldr	r3, [r7, #8]
 8008944:	2b06      	cmp	r3, #6
 8008946:	d010      	beq.n	800896a <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	681a      	ldr	r2, [r3, #0]
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	f042 0201 	orr.w	r2, r2, #1
 8008956:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008958:	e007      	b.n	800896a <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	681a      	ldr	r2, [r3, #0]
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	f042 0201 	orr.w	r2, r2, #1
 8008968:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800896a:	7bfb      	ldrb	r3, [r7, #15]
}
 800896c:	4618      	mov	r0, r3
 800896e:	3710      	adds	r7, #16
 8008970:	46bd      	mov	sp, r7
 8008972:	bd80      	pop	{r7, pc}
 8008974:	40010000 	.word	0x40010000
 8008978:	40000400 	.word	0x40000400
 800897c:	40000800 	.word	0x40000800
 8008980:	40000c00 	.word	0x40000c00
 8008984:	40010400 	.word	0x40010400
 8008988:	40014000 	.word	0x40014000
 800898c:	40001800 	.word	0x40001800

08008990 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008990:	b580      	push	{r7, lr}
 8008992:	b084      	sub	sp, #16
 8008994:	af00      	add	r7, sp, #0
 8008996:	6078      	str	r0, [r7, #4]
 8008998:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800899a:	2300      	movs	r3, #0
 800899c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800899e:	683b      	ldr	r3, [r7, #0]
 80089a0:	2b0c      	cmp	r3, #12
 80089a2:	d841      	bhi.n	8008a28 <HAL_TIM_IC_Stop_IT+0x98>
 80089a4:	a201      	add	r2, pc, #4	@ (adr r2, 80089ac <HAL_TIM_IC_Stop_IT+0x1c>)
 80089a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089aa:	bf00      	nop
 80089ac:	080089e1 	.word	0x080089e1
 80089b0:	08008a29 	.word	0x08008a29
 80089b4:	08008a29 	.word	0x08008a29
 80089b8:	08008a29 	.word	0x08008a29
 80089bc:	080089f3 	.word	0x080089f3
 80089c0:	08008a29 	.word	0x08008a29
 80089c4:	08008a29 	.word	0x08008a29
 80089c8:	08008a29 	.word	0x08008a29
 80089cc:	08008a05 	.word	0x08008a05
 80089d0:	08008a29 	.word	0x08008a29
 80089d4:	08008a29 	.word	0x08008a29
 80089d8:	08008a29 	.word	0x08008a29
 80089dc:	08008a17 	.word	0x08008a17
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	68da      	ldr	r2, [r3, #12]
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	f022 0202 	bic.w	r2, r2, #2
 80089ee:	60da      	str	r2, [r3, #12]
      break;
 80089f0:	e01d      	b.n	8008a2e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	68da      	ldr	r2, [r3, #12]
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	f022 0204 	bic.w	r2, r2, #4
 8008a00:	60da      	str	r2, [r3, #12]
      break;
 8008a02:	e014      	b.n	8008a2e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	68da      	ldr	r2, [r3, #12]
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	f022 0208 	bic.w	r2, r2, #8
 8008a12:	60da      	str	r2, [r3, #12]
      break;
 8008a14:	e00b      	b.n	8008a2e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	68da      	ldr	r2, [r3, #12]
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	f022 0210 	bic.w	r2, r2, #16
 8008a24:	60da      	str	r2, [r3, #12]
      break;
 8008a26:	e002      	b.n	8008a2e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8008a28:	2301      	movs	r3, #1
 8008a2a:	73fb      	strb	r3, [r7, #15]
      break;
 8008a2c:	bf00      	nop
  }

  if (status == HAL_OK)
 8008a2e:	7bfb      	ldrb	r3, [r7, #15]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d156      	bne.n	8008ae2 <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	2200      	movs	r2, #0
 8008a3a:	6839      	ldr	r1, [r7, #0]
 8008a3c:	4618      	mov	r0, r3
 8008a3e:	f001 f91b 	bl	8009c78 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	6a1a      	ldr	r2, [r3, #32]
 8008a48:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008a4c:	4013      	ands	r3, r2
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d10f      	bne.n	8008a72 <HAL_TIM_IC_Stop_IT+0xe2>
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	6a1a      	ldr	r2, [r3, #32]
 8008a58:	f240 4344 	movw	r3, #1092	@ 0x444
 8008a5c:	4013      	ands	r3, r2
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d107      	bne.n	8008a72 <HAL_TIM_IC_Stop_IT+0xe2>
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	681a      	ldr	r2, [r3, #0]
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	f022 0201 	bic.w	r2, r2, #1
 8008a70:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d104      	bne.n	8008a82 <HAL_TIM_IC_Stop_IT+0xf2>
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2201      	movs	r2, #1
 8008a7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008a80:	e013      	b.n	8008aaa <HAL_TIM_IC_Stop_IT+0x11a>
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	2b04      	cmp	r3, #4
 8008a86:	d104      	bne.n	8008a92 <HAL_TIM_IC_Stop_IT+0x102>
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	2201      	movs	r2, #1
 8008a8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008a90:	e00b      	b.n	8008aaa <HAL_TIM_IC_Stop_IT+0x11a>
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	2b08      	cmp	r3, #8
 8008a96:	d104      	bne.n	8008aa2 <HAL_TIM_IC_Stop_IT+0x112>
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	2201      	movs	r2, #1
 8008a9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008aa0:	e003      	b.n	8008aaa <HAL_TIM_IC_Stop_IT+0x11a>
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	2201      	movs	r2, #1
 8008aa6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d104      	bne.n	8008aba <HAL_TIM_IC_Stop_IT+0x12a>
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2201      	movs	r2, #1
 8008ab4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008ab8:	e013      	b.n	8008ae2 <HAL_TIM_IC_Stop_IT+0x152>
 8008aba:	683b      	ldr	r3, [r7, #0]
 8008abc:	2b04      	cmp	r3, #4
 8008abe:	d104      	bne.n	8008aca <HAL_TIM_IC_Stop_IT+0x13a>
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	2201      	movs	r2, #1
 8008ac4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008ac8:	e00b      	b.n	8008ae2 <HAL_TIM_IC_Stop_IT+0x152>
 8008aca:	683b      	ldr	r3, [r7, #0]
 8008acc:	2b08      	cmp	r3, #8
 8008ace:	d104      	bne.n	8008ada <HAL_TIM_IC_Stop_IT+0x14a>
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	2201      	movs	r2, #1
 8008ad4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008ad8:	e003      	b.n	8008ae2 <HAL_TIM_IC_Stop_IT+0x152>
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	2201      	movs	r2, #1
 8008ade:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 8008ae2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	3710      	adds	r7, #16
 8008ae8:	46bd      	mov	sp, r7
 8008aea:	bd80      	pop	{r7, pc}

08008aec <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8008aec:	b580      	push	{r7, lr}
 8008aee:	b086      	sub	sp, #24
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
 8008af4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d101      	bne.n	8008b00 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008afc:	2301      	movs	r3, #1
 8008afe:	e097      	b.n	8008c30 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008b06:	b2db      	uxtb	r3, r3
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d106      	bne.n	8008b1a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2200      	movs	r2, #0
 8008b10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008b14:	6878      	ldr	r0, [r7, #4]
 8008b16:	f7fc fe75 	bl	8005804 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	2202      	movs	r2, #2
 8008b1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	689b      	ldr	r3, [r3, #8]
 8008b28:	687a      	ldr	r2, [r7, #4]
 8008b2a:	6812      	ldr	r2, [r2, #0]
 8008b2c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008b30:	f023 0307 	bic.w	r3, r3, #7
 8008b34:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681a      	ldr	r2, [r3, #0]
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	3304      	adds	r3, #4
 8008b3e:	4619      	mov	r1, r3
 8008b40:	4610      	mov	r0, r2
 8008b42:	f000 fc7f 	bl	8009444 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	689b      	ldr	r3, [r3, #8]
 8008b4c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	699b      	ldr	r3, [r3, #24]
 8008b54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	6a1b      	ldr	r3, [r3, #32]
 8008b5c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	697a      	ldr	r2, [r7, #20]
 8008b64:	4313      	orrs	r3, r2
 8008b66:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008b68:	693b      	ldr	r3, [r7, #16]
 8008b6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008b6e:	f023 0303 	bic.w	r3, r3, #3
 8008b72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008b74:	683b      	ldr	r3, [r7, #0]
 8008b76:	689a      	ldr	r2, [r3, #8]
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	699b      	ldr	r3, [r3, #24]
 8008b7c:	021b      	lsls	r3, r3, #8
 8008b7e:	4313      	orrs	r3, r2
 8008b80:	693a      	ldr	r2, [r7, #16]
 8008b82:	4313      	orrs	r3, r2
 8008b84:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008b86:	693b      	ldr	r3, [r7, #16]
 8008b88:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8008b8c:	f023 030c 	bic.w	r3, r3, #12
 8008b90:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008b92:	693b      	ldr	r3, [r7, #16]
 8008b94:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008b98:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008b9c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008b9e:	683b      	ldr	r3, [r7, #0]
 8008ba0:	68da      	ldr	r2, [r3, #12]
 8008ba2:	683b      	ldr	r3, [r7, #0]
 8008ba4:	69db      	ldr	r3, [r3, #28]
 8008ba6:	021b      	lsls	r3, r3, #8
 8008ba8:	4313      	orrs	r3, r2
 8008baa:	693a      	ldr	r2, [r7, #16]
 8008bac:	4313      	orrs	r3, r2
 8008bae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008bb0:	683b      	ldr	r3, [r7, #0]
 8008bb2:	691b      	ldr	r3, [r3, #16]
 8008bb4:	011a      	lsls	r2, r3, #4
 8008bb6:	683b      	ldr	r3, [r7, #0]
 8008bb8:	6a1b      	ldr	r3, [r3, #32]
 8008bba:	031b      	lsls	r3, r3, #12
 8008bbc:	4313      	orrs	r3, r2
 8008bbe:	693a      	ldr	r2, [r7, #16]
 8008bc0:	4313      	orrs	r3, r2
 8008bc2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8008bca:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8008bd2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	685a      	ldr	r2, [r3, #4]
 8008bd8:	683b      	ldr	r3, [r7, #0]
 8008bda:	695b      	ldr	r3, [r3, #20]
 8008bdc:	011b      	lsls	r3, r3, #4
 8008bde:	4313      	orrs	r3, r2
 8008be0:	68fa      	ldr	r2, [r7, #12]
 8008be2:	4313      	orrs	r3, r2
 8008be4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	697a      	ldr	r2, [r7, #20]
 8008bec:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	693a      	ldr	r2, [r7, #16]
 8008bf4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	68fa      	ldr	r2, [r7, #12]
 8008bfc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	2201      	movs	r2, #1
 8008c02:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2201      	movs	r2, #1
 8008c0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	2201      	movs	r2, #1
 8008c12:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	2201      	movs	r2, #1
 8008c1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	2201      	movs	r2, #1
 8008c22:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	2201      	movs	r2, #1
 8008c2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008c2e:	2300      	movs	r3, #0
}
 8008c30:	4618      	mov	r0, r3
 8008c32:	3718      	adds	r7, #24
 8008c34:	46bd      	mov	sp, r7
 8008c36:	bd80      	pop	{r7, pc}

08008c38 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008c38:	b580      	push	{r7, lr}
 8008c3a:	b084      	sub	sp, #16
 8008c3c:	af00      	add	r7, sp, #0
 8008c3e:	6078      	str	r0, [r7, #4]
 8008c40:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008c48:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008c50:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008c58:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008c60:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8008c62:	683b      	ldr	r3, [r7, #0]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d110      	bne.n	8008c8a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008c68:	7bfb      	ldrb	r3, [r7, #15]
 8008c6a:	2b01      	cmp	r3, #1
 8008c6c:	d102      	bne.n	8008c74 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008c6e:	7b7b      	ldrb	r3, [r7, #13]
 8008c70:	2b01      	cmp	r3, #1
 8008c72:	d001      	beq.n	8008c78 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008c74:	2301      	movs	r3, #1
 8008c76:	e069      	b.n	8008d4c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2202      	movs	r2, #2
 8008c7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	2202      	movs	r2, #2
 8008c84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008c88:	e031      	b.n	8008cee <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008c8a:	683b      	ldr	r3, [r7, #0]
 8008c8c:	2b04      	cmp	r3, #4
 8008c8e:	d110      	bne.n	8008cb2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008c90:	7bbb      	ldrb	r3, [r7, #14]
 8008c92:	2b01      	cmp	r3, #1
 8008c94:	d102      	bne.n	8008c9c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008c96:	7b3b      	ldrb	r3, [r7, #12]
 8008c98:	2b01      	cmp	r3, #1
 8008c9a:	d001      	beq.n	8008ca0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008c9c:	2301      	movs	r3, #1
 8008c9e:	e055      	b.n	8008d4c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	2202      	movs	r2, #2
 8008ca4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	2202      	movs	r2, #2
 8008cac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008cb0:	e01d      	b.n	8008cee <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008cb2:	7bfb      	ldrb	r3, [r7, #15]
 8008cb4:	2b01      	cmp	r3, #1
 8008cb6:	d108      	bne.n	8008cca <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008cb8:	7bbb      	ldrb	r3, [r7, #14]
 8008cba:	2b01      	cmp	r3, #1
 8008cbc:	d105      	bne.n	8008cca <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008cbe:	7b7b      	ldrb	r3, [r7, #13]
 8008cc0:	2b01      	cmp	r3, #1
 8008cc2:	d102      	bne.n	8008cca <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008cc4:	7b3b      	ldrb	r3, [r7, #12]
 8008cc6:	2b01      	cmp	r3, #1
 8008cc8:	d001      	beq.n	8008cce <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8008cca:	2301      	movs	r3, #1
 8008ccc:	e03e      	b.n	8008d4c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	2202      	movs	r2, #2
 8008cd2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2202      	movs	r2, #2
 8008cda:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	2202      	movs	r2, #2
 8008ce2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	2202      	movs	r2, #2
 8008cea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d003      	beq.n	8008cfc <HAL_TIM_Encoder_Start+0xc4>
 8008cf4:	683b      	ldr	r3, [r7, #0]
 8008cf6:	2b04      	cmp	r3, #4
 8008cf8:	d008      	beq.n	8008d0c <HAL_TIM_Encoder_Start+0xd4>
 8008cfa:	e00f      	b.n	8008d1c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	2201      	movs	r2, #1
 8008d02:	2100      	movs	r1, #0
 8008d04:	4618      	mov	r0, r3
 8008d06:	f000 ffb7 	bl	8009c78 <TIM_CCxChannelCmd>
      break;
 8008d0a:	e016      	b.n	8008d3a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	2201      	movs	r2, #1
 8008d12:	2104      	movs	r1, #4
 8008d14:	4618      	mov	r0, r3
 8008d16:	f000 ffaf 	bl	8009c78 <TIM_CCxChannelCmd>
      break;
 8008d1a:	e00e      	b.n	8008d3a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	2201      	movs	r2, #1
 8008d22:	2100      	movs	r1, #0
 8008d24:	4618      	mov	r0, r3
 8008d26:	f000 ffa7 	bl	8009c78 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	2201      	movs	r2, #1
 8008d30:	2104      	movs	r1, #4
 8008d32:	4618      	mov	r0, r3
 8008d34:	f000 ffa0 	bl	8009c78 <TIM_CCxChannelCmd>
      break;
 8008d38:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	681a      	ldr	r2, [r3, #0]
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	f042 0201 	orr.w	r2, r2, #1
 8008d48:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008d4a:	2300      	movs	r3, #0
}
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	3710      	adds	r7, #16
 8008d50:	46bd      	mov	sp, r7
 8008d52:	bd80      	pop	{r7, pc}

08008d54 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b084      	sub	sp, #16
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	68db      	ldr	r3, [r3, #12]
 8008d62:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	691b      	ldr	r3, [r3, #16]
 8008d6a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008d6c:	68bb      	ldr	r3, [r7, #8]
 8008d6e:	f003 0302 	and.w	r3, r3, #2
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d020      	beq.n	8008db8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	f003 0302 	and.w	r3, r3, #2
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d01b      	beq.n	8008db8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	f06f 0202 	mvn.w	r2, #2
 8008d88:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	2201      	movs	r2, #1
 8008d8e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	699b      	ldr	r3, [r3, #24]
 8008d96:	f003 0303 	and.w	r3, r3, #3
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d003      	beq.n	8008da6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008d9e:	6878      	ldr	r0, [r7, #4]
 8008da0:	f7fc faae 	bl	8005300 <HAL_TIM_IC_CaptureCallback>
 8008da4:	e005      	b.n	8008db2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008da6:	6878      	ldr	r0, [r7, #4]
 8008da8:	f000 fb2e 	bl	8009408 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008dac:	6878      	ldr	r0, [r7, #4]
 8008dae:	f000 fb35 	bl	800941c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2200      	movs	r2, #0
 8008db6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008db8:	68bb      	ldr	r3, [r7, #8]
 8008dba:	f003 0304 	and.w	r3, r3, #4
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d020      	beq.n	8008e04 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	f003 0304 	and.w	r3, r3, #4
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d01b      	beq.n	8008e04 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	f06f 0204 	mvn.w	r2, #4
 8008dd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	2202      	movs	r2, #2
 8008dda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	699b      	ldr	r3, [r3, #24]
 8008de2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d003      	beq.n	8008df2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008dea:	6878      	ldr	r0, [r7, #4]
 8008dec:	f7fc fa88 	bl	8005300 <HAL_TIM_IC_CaptureCallback>
 8008df0:	e005      	b.n	8008dfe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008df2:	6878      	ldr	r0, [r7, #4]
 8008df4:	f000 fb08 	bl	8009408 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008df8:	6878      	ldr	r0, [r7, #4]
 8008dfa:	f000 fb0f 	bl	800941c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	2200      	movs	r2, #0
 8008e02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008e04:	68bb      	ldr	r3, [r7, #8]
 8008e06:	f003 0308 	and.w	r3, r3, #8
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d020      	beq.n	8008e50 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	f003 0308 	and.w	r3, r3, #8
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d01b      	beq.n	8008e50 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	f06f 0208 	mvn.w	r2, #8
 8008e20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	2204      	movs	r2, #4
 8008e26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	69db      	ldr	r3, [r3, #28]
 8008e2e:	f003 0303 	and.w	r3, r3, #3
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d003      	beq.n	8008e3e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e36:	6878      	ldr	r0, [r7, #4]
 8008e38:	f7fc fa62 	bl	8005300 <HAL_TIM_IC_CaptureCallback>
 8008e3c:	e005      	b.n	8008e4a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e3e:	6878      	ldr	r0, [r7, #4]
 8008e40:	f000 fae2 	bl	8009408 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e44:	6878      	ldr	r0, [r7, #4]
 8008e46:	f000 fae9 	bl	800941c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	2200      	movs	r2, #0
 8008e4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008e50:	68bb      	ldr	r3, [r7, #8]
 8008e52:	f003 0310 	and.w	r3, r3, #16
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d020      	beq.n	8008e9c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	f003 0310 	and.w	r3, r3, #16
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d01b      	beq.n	8008e9c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	f06f 0210 	mvn.w	r2, #16
 8008e6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	2208      	movs	r2, #8
 8008e72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	69db      	ldr	r3, [r3, #28]
 8008e7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d003      	beq.n	8008e8a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e82:	6878      	ldr	r0, [r7, #4]
 8008e84:	f7fc fa3c 	bl	8005300 <HAL_TIM_IC_CaptureCallback>
 8008e88:	e005      	b.n	8008e96 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e8a:	6878      	ldr	r0, [r7, #4]
 8008e8c:	f000 fabc 	bl	8009408 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e90:	6878      	ldr	r0, [r7, #4]
 8008e92:	f000 fac3 	bl	800941c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	2200      	movs	r2, #0
 8008e9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008e9c:	68bb      	ldr	r3, [r7, #8]
 8008e9e:	f003 0301 	and.w	r3, r3, #1
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d00c      	beq.n	8008ec0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	f003 0301 	and.w	r3, r3, #1
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d007      	beq.n	8008ec0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	f06f 0201 	mvn.w	r2, #1
 8008eb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008eba:	6878      	ldr	r0, [r7, #4]
 8008ebc:	f7f8 ffc4 	bl	8001e48 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008ec0:	68bb      	ldr	r3, [r7, #8]
 8008ec2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d00c      	beq.n	8008ee4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d007      	beq.n	8008ee4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008edc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008ede:	6878      	ldr	r0, [r7, #4]
 8008ee0:	f000 ffc8 	bl	8009e74 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008ee4:	68bb      	ldr	r3, [r7, #8]
 8008ee6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d00c      	beq.n	8008f08 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d007      	beq.n	8008f08 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008f00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008f02:	6878      	ldr	r0, [r7, #4]
 8008f04:	f000 fa94 	bl	8009430 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008f08:	68bb      	ldr	r3, [r7, #8]
 8008f0a:	f003 0320 	and.w	r3, r3, #32
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d00c      	beq.n	8008f2c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	f003 0320 	and.w	r3, r3, #32
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d007      	beq.n	8008f2c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f06f 0220 	mvn.w	r2, #32
 8008f24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008f26:	6878      	ldr	r0, [r7, #4]
 8008f28:	f000 ff9a 	bl	8009e60 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008f2c:	bf00      	nop
 8008f2e:	3710      	adds	r7, #16
 8008f30:	46bd      	mov	sp, r7
 8008f32:	bd80      	pop	{r7, pc}

08008f34 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b086      	sub	sp, #24
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	60f8      	str	r0, [r7, #12]
 8008f3c:	60b9      	str	r1, [r7, #8]
 8008f3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008f40:	2300      	movs	r3, #0
 8008f42:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008f4a:	2b01      	cmp	r3, #1
 8008f4c:	d101      	bne.n	8008f52 <HAL_TIM_IC_ConfigChannel+0x1e>
 8008f4e:	2302      	movs	r3, #2
 8008f50:	e088      	b.n	8009064 <HAL_TIM_IC_ConfigChannel+0x130>
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	2201      	movs	r2, #1
 8008f56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d11b      	bne.n	8008f98 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008f64:	68bb      	ldr	r3, [r7, #8]
 8008f66:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008f68:	68bb      	ldr	r3, [r7, #8]
 8008f6a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008f6c:	68bb      	ldr	r3, [r7, #8]
 8008f6e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8008f70:	f000 fcbe 	bl	80098f0 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	699a      	ldr	r2, [r3, #24]
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	f022 020c 	bic.w	r2, r2, #12
 8008f82:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	6999      	ldr	r1, [r3, #24]
 8008f8a:	68bb      	ldr	r3, [r7, #8]
 8008f8c:	689a      	ldr	r2, [r3, #8]
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	430a      	orrs	r2, r1
 8008f94:	619a      	str	r2, [r3, #24]
 8008f96:	e060      	b.n	800905a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	2b04      	cmp	r3, #4
 8008f9c:	d11c      	bne.n	8008fd8 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008fa2:	68bb      	ldr	r3, [r7, #8]
 8008fa4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008fa6:	68bb      	ldr	r3, [r7, #8]
 8008fa8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008faa:	68bb      	ldr	r3, [r7, #8]
 8008fac:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8008fae:	f000 fd42 	bl	8009a36 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	699a      	ldr	r2, [r3, #24]
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8008fc0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	6999      	ldr	r1, [r3, #24]
 8008fc8:	68bb      	ldr	r3, [r7, #8]
 8008fca:	689b      	ldr	r3, [r3, #8]
 8008fcc:	021a      	lsls	r2, r3, #8
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	430a      	orrs	r2, r1
 8008fd4:	619a      	str	r2, [r3, #24]
 8008fd6:	e040      	b.n	800905a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	2b08      	cmp	r3, #8
 8008fdc:	d11b      	bne.n	8009016 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008fe2:	68bb      	ldr	r3, [r7, #8]
 8008fe4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008fe6:	68bb      	ldr	r3, [r7, #8]
 8008fe8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008fea:	68bb      	ldr	r3, [r7, #8]
 8008fec:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8008fee:	f000 fd8f 	bl	8009b10 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	69da      	ldr	r2, [r3, #28]
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	f022 020c 	bic.w	r2, r2, #12
 8009000:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	69d9      	ldr	r1, [r3, #28]
 8009008:	68bb      	ldr	r3, [r7, #8]
 800900a:	689a      	ldr	r2, [r3, #8]
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	430a      	orrs	r2, r1
 8009012:	61da      	str	r2, [r3, #28]
 8009014:	e021      	b.n	800905a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	2b0c      	cmp	r3, #12
 800901a:	d11c      	bne.n	8009056 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8009020:	68bb      	ldr	r3, [r7, #8]
 8009022:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8009024:	68bb      	ldr	r3, [r7, #8]
 8009026:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8009028:	68bb      	ldr	r3, [r7, #8]
 800902a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800902c:	f000 fdac 	bl	8009b88 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	69da      	ldr	r2, [r3, #28]
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800903e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	69d9      	ldr	r1, [r3, #28]
 8009046:	68bb      	ldr	r3, [r7, #8]
 8009048:	689b      	ldr	r3, [r3, #8]
 800904a:	021a      	lsls	r2, r3, #8
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	430a      	orrs	r2, r1
 8009052:	61da      	str	r2, [r3, #28]
 8009054:	e001      	b.n	800905a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8009056:	2301      	movs	r3, #1
 8009058:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	2200      	movs	r2, #0
 800905e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009062:	7dfb      	ldrb	r3, [r7, #23]
}
 8009064:	4618      	mov	r0, r3
 8009066:	3718      	adds	r7, #24
 8009068:	46bd      	mov	sp, r7
 800906a:	bd80      	pop	{r7, pc}

0800906c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800906c:	b580      	push	{r7, lr}
 800906e:	b086      	sub	sp, #24
 8009070:	af00      	add	r7, sp, #0
 8009072:	60f8      	str	r0, [r7, #12]
 8009074:	60b9      	str	r1, [r7, #8]
 8009076:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009078:	2300      	movs	r3, #0
 800907a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009082:	2b01      	cmp	r3, #1
 8009084:	d101      	bne.n	800908a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009086:	2302      	movs	r3, #2
 8009088:	e0ae      	b.n	80091e8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	2201      	movs	r2, #1
 800908e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	2b0c      	cmp	r3, #12
 8009096:	f200 809f 	bhi.w	80091d8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800909a:	a201      	add	r2, pc, #4	@ (adr r2, 80090a0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800909c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090a0:	080090d5 	.word	0x080090d5
 80090a4:	080091d9 	.word	0x080091d9
 80090a8:	080091d9 	.word	0x080091d9
 80090ac:	080091d9 	.word	0x080091d9
 80090b0:	08009115 	.word	0x08009115
 80090b4:	080091d9 	.word	0x080091d9
 80090b8:	080091d9 	.word	0x080091d9
 80090bc:	080091d9 	.word	0x080091d9
 80090c0:	08009157 	.word	0x08009157
 80090c4:	080091d9 	.word	0x080091d9
 80090c8:	080091d9 	.word	0x080091d9
 80090cc:	080091d9 	.word	0x080091d9
 80090d0:	08009197 	.word	0x08009197
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	68b9      	ldr	r1, [r7, #8]
 80090da:	4618      	mov	r0, r3
 80090dc:	f000 fa58 	bl	8009590 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	699a      	ldr	r2, [r3, #24]
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	f042 0208 	orr.w	r2, r2, #8
 80090ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	699a      	ldr	r2, [r3, #24]
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	f022 0204 	bic.w	r2, r2, #4
 80090fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	6999      	ldr	r1, [r3, #24]
 8009106:	68bb      	ldr	r3, [r7, #8]
 8009108:	691a      	ldr	r2, [r3, #16]
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	430a      	orrs	r2, r1
 8009110:	619a      	str	r2, [r3, #24]
      break;
 8009112:	e064      	b.n	80091de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	68b9      	ldr	r1, [r7, #8]
 800911a:	4618      	mov	r0, r3
 800911c:	f000 faa8 	bl	8009670 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	699a      	ldr	r2, [r3, #24]
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800912e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	699a      	ldr	r2, [r3, #24]
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800913e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	6999      	ldr	r1, [r3, #24]
 8009146:	68bb      	ldr	r3, [r7, #8]
 8009148:	691b      	ldr	r3, [r3, #16]
 800914a:	021a      	lsls	r2, r3, #8
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	430a      	orrs	r2, r1
 8009152:	619a      	str	r2, [r3, #24]
      break;
 8009154:	e043      	b.n	80091de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	68b9      	ldr	r1, [r7, #8]
 800915c:	4618      	mov	r0, r3
 800915e:	f000 fafd 	bl	800975c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	69da      	ldr	r2, [r3, #28]
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f042 0208 	orr.w	r2, r2, #8
 8009170:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	69da      	ldr	r2, [r3, #28]
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	f022 0204 	bic.w	r2, r2, #4
 8009180:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	69d9      	ldr	r1, [r3, #28]
 8009188:	68bb      	ldr	r3, [r7, #8]
 800918a:	691a      	ldr	r2, [r3, #16]
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	430a      	orrs	r2, r1
 8009192:	61da      	str	r2, [r3, #28]
      break;
 8009194:	e023      	b.n	80091de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	68b9      	ldr	r1, [r7, #8]
 800919c:	4618      	mov	r0, r3
 800919e:	f000 fb51 	bl	8009844 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	69da      	ldr	r2, [r3, #28]
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80091b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	69da      	ldr	r2, [r3, #28]
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80091c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	69d9      	ldr	r1, [r3, #28]
 80091c8:	68bb      	ldr	r3, [r7, #8]
 80091ca:	691b      	ldr	r3, [r3, #16]
 80091cc:	021a      	lsls	r2, r3, #8
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	430a      	orrs	r2, r1
 80091d4:	61da      	str	r2, [r3, #28]
      break;
 80091d6:	e002      	b.n	80091de <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80091d8:	2301      	movs	r3, #1
 80091da:	75fb      	strb	r3, [r7, #23]
      break;
 80091dc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	2200      	movs	r2, #0
 80091e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80091e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80091e8:	4618      	mov	r0, r3
 80091ea:	3718      	adds	r7, #24
 80091ec:	46bd      	mov	sp, r7
 80091ee:	bd80      	pop	{r7, pc}

080091f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b084      	sub	sp, #16
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
 80091f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80091fa:	2300      	movs	r3, #0
 80091fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009204:	2b01      	cmp	r3, #1
 8009206:	d101      	bne.n	800920c <HAL_TIM_ConfigClockSource+0x1c>
 8009208:	2302      	movs	r3, #2
 800920a:	e0b4      	b.n	8009376 <HAL_TIM_ConfigClockSource+0x186>
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	2201      	movs	r2, #1
 8009210:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	2202      	movs	r2, #2
 8009218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	689b      	ldr	r3, [r3, #8]
 8009222:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009224:	68bb      	ldr	r3, [r7, #8]
 8009226:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800922a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800922c:	68bb      	ldr	r3, [r7, #8]
 800922e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009232:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	68ba      	ldr	r2, [r7, #8]
 800923a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800923c:	683b      	ldr	r3, [r7, #0]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009244:	d03e      	beq.n	80092c4 <HAL_TIM_ConfigClockSource+0xd4>
 8009246:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800924a:	f200 8087 	bhi.w	800935c <HAL_TIM_ConfigClockSource+0x16c>
 800924e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009252:	f000 8086 	beq.w	8009362 <HAL_TIM_ConfigClockSource+0x172>
 8009256:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800925a:	d87f      	bhi.n	800935c <HAL_TIM_ConfigClockSource+0x16c>
 800925c:	2b70      	cmp	r3, #112	@ 0x70
 800925e:	d01a      	beq.n	8009296 <HAL_TIM_ConfigClockSource+0xa6>
 8009260:	2b70      	cmp	r3, #112	@ 0x70
 8009262:	d87b      	bhi.n	800935c <HAL_TIM_ConfigClockSource+0x16c>
 8009264:	2b60      	cmp	r3, #96	@ 0x60
 8009266:	d050      	beq.n	800930a <HAL_TIM_ConfigClockSource+0x11a>
 8009268:	2b60      	cmp	r3, #96	@ 0x60
 800926a:	d877      	bhi.n	800935c <HAL_TIM_ConfigClockSource+0x16c>
 800926c:	2b50      	cmp	r3, #80	@ 0x50
 800926e:	d03c      	beq.n	80092ea <HAL_TIM_ConfigClockSource+0xfa>
 8009270:	2b50      	cmp	r3, #80	@ 0x50
 8009272:	d873      	bhi.n	800935c <HAL_TIM_ConfigClockSource+0x16c>
 8009274:	2b40      	cmp	r3, #64	@ 0x40
 8009276:	d058      	beq.n	800932a <HAL_TIM_ConfigClockSource+0x13a>
 8009278:	2b40      	cmp	r3, #64	@ 0x40
 800927a:	d86f      	bhi.n	800935c <HAL_TIM_ConfigClockSource+0x16c>
 800927c:	2b30      	cmp	r3, #48	@ 0x30
 800927e:	d064      	beq.n	800934a <HAL_TIM_ConfigClockSource+0x15a>
 8009280:	2b30      	cmp	r3, #48	@ 0x30
 8009282:	d86b      	bhi.n	800935c <HAL_TIM_ConfigClockSource+0x16c>
 8009284:	2b20      	cmp	r3, #32
 8009286:	d060      	beq.n	800934a <HAL_TIM_ConfigClockSource+0x15a>
 8009288:	2b20      	cmp	r3, #32
 800928a:	d867      	bhi.n	800935c <HAL_TIM_ConfigClockSource+0x16c>
 800928c:	2b00      	cmp	r3, #0
 800928e:	d05c      	beq.n	800934a <HAL_TIM_ConfigClockSource+0x15a>
 8009290:	2b10      	cmp	r3, #16
 8009292:	d05a      	beq.n	800934a <HAL_TIM_ConfigClockSource+0x15a>
 8009294:	e062      	b.n	800935c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800929a:	683b      	ldr	r3, [r7, #0]
 800929c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800929e:	683b      	ldr	r3, [r7, #0]
 80092a0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80092a6:	f000 fcc7 	bl	8009c38 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	689b      	ldr	r3, [r3, #8]
 80092b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80092b2:	68bb      	ldr	r3, [r7, #8]
 80092b4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80092b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	68ba      	ldr	r2, [r7, #8]
 80092c0:	609a      	str	r2, [r3, #8]
      break;
 80092c2:	e04f      	b.n	8009364 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80092c8:	683b      	ldr	r3, [r7, #0]
 80092ca:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80092cc:	683b      	ldr	r3, [r7, #0]
 80092ce:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80092d0:	683b      	ldr	r3, [r7, #0]
 80092d2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80092d4:	f000 fcb0 	bl	8009c38 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	689a      	ldr	r2, [r3, #8]
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80092e6:	609a      	str	r2, [r3, #8]
      break;
 80092e8:	e03c      	b.n	8009364 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80092ee:	683b      	ldr	r3, [r7, #0]
 80092f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80092f2:	683b      	ldr	r3, [r7, #0]
 80092f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80092f6:	461a      	mov	r2, r3
 80092f8:	f000 fb6e 	bl	80099d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	2150      	movs	r1, #80	@ 0x50
 8009302:	4618      	mov	r0, r3
 8009304:	f000 fc7d 	bl	8009c02 <TIM_ITRx_SetConfig>
      break;
 8009308:	e02c      	b.n	8009364 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800930e:	683b      	ldr	r3, [r7, #0]
 8009310:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009316:	461a      	mov	r2, r3
 8009318:	f000 fbca 	bl	8009ab0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	2160      	movs	r1, #96	@ 0x60
 8009322:	4618      	mov	r0, r3
 8009324:	f000 fc6d 	bl	8009c02 <TIM_ITRx_SetConfig>
      break;
 8009328:	e01c      	b.n	8009364 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800932e:	683b      	ldr	r3, [r7, #0]
 8009330:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009332:	683b      	ldr	r3, [r7, #0]
 8009334:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009336:	461a      	mov	r2, r3
 8009338:	f000 fb4e 	bl	80099d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	2140      	movs	r1, #64	@ 0x40
 8009342:	4618      	mov	r0, r3
 8009344:	f000 fc5d 	bl	8009c02 <TIM_ITRx_SetConfig>
      break;
 8009348:	e00c      	b.n	8009364 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681a      	ldr	r2, [r3, #0]
 800934e:	683b      	ldr	r3, [r7, #0]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	4619      	mov	r1, r3
 8009354:	4610      	mov	r0, r2
 8009356:	f000 fc54 	bl	8009c02 <TIM_ITRx_SetConfig>
      break;
 800935a:	e003      	b.n	8009364 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800935c:	2301      	movs	r3, #1
 800935e:	73fb      	strb	r3, [r7, #15]
      break;
 8009360:	e000      	b.n	8009364 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009362:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	2201      	movs	r2, #1
 8009368:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	2200      	movs	r2, #0
 8009370:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009374:	7bfb      	ldrb	r3, [r7, #15]
}
 8009376:	4618      	mov	r0, r3
 8009378:	3710      	adds	r7, #16
 800937a:	46bd      	mov	sp, r7
 800937c:	bd80      	pop	{r7, pc}
	...

08009380 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009380:	b480      	push	{r7}
 8009382:	b085      	sub	sp, #20
 8009384:	af00      	add	r7, sp, #0
 8009386:	6078      	str	r0, [r7, #4]
 8009388:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800938a:	2300      	movs	r3, #0
 800938c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800938e:	683b      	ldr	r3, [r7, #0]
 8009390:	2b0c      	cmp	r3, #12
 8009392:	d831      	bhi.n	80093f8 <HAL_TIM_ReadCapturedValue+0x78>
 8009394:	a201      	add	r2, pc, #4	@ (adr r2, 800939c <HAL_TIM_ReadCapturedValue+0x1c>)
 8009396:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800939a:	bf00      	nop
 800939c:	080093d1 	.word	0x080093d1
 80093a0:	080093f9 	.word	0x080093f9
 80093a4:	080093f9 	.word	0x080093f9
 80093a8:	080093f9 	.word	0x080093f9
 80093ac:	080093db 	.word	0x080093db
 80093b0:	080093f9 	.word	0x080093f9
 80093b4:	080093f9 	.word	0x080093f9
 80093b8:	080093f9 	.word	0x080093f9
 80093bc:	080093e5 	.word	0x080093e5
 80093c0:	080093f9 	.word	0x080093f9
 80093c4:	080093f9 	.word	0x080093f9
 80093c8:	080093f9 	.word	0x080093f9
 80093cc:	080093ef 	.word	0x080093ef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80093d6:	60fb      	str	r3, [r7, #12]

      break;
 80093d8:	e00f      	b.n	80093fa <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093e0:	60fb      	str	r3, [r7, #12]

      break;
 80093e2:	e00a      	b.n	80093fa <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093ea:	60fb      	str	r3, [r7, #12]

      break;
 80093ec:	e005      	b.n	80093fa <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093f4:	60fb      	str	r3, [r7, #12]

      break;
 80093f6:	e000      	b.n	80093fa <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80093f8:	bf00      	nop
  }

  return tmpreg;
 80093fa:	68fb      	ldr	r3, [r7, #12]
}
 80093fc:	4618      	mov	r0, r3
 80093fe:	3714      	adds	r7, #20
 8009400:	46bd      	mov	sp, r7
 8009402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009406:	4770      	bx	lr

08009408 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009408:	b480      	push	{r7}
 800940a:	b083      	sub	sp, #12
 800940c:	af00      	add	r7, sp, #0
 800940e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009410:	bf00      	nop
 8009412:	370c      	adds	r7, #12
 8009414:	46bd      	mov	sp, r7
 8009416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941a:	4770      	bx	lr

0800941c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800941c:	b480      	push	{r7}
 800941e:	b083      	sub	sp, #12
 8009420:	af00      	add	r7, sp, #0
 8009422:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009424:	bf00      	nop
 8009426:	370c      	adds	r7, #12
 8009428:	46bd      	mov	sp, r7
 800942a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942e:	4770      	bx	lr

08009430 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009430:	b480      	push	{r7}
 8009432:	b083      	sub	sp, #12
 8009434:	af00      	add	r7, sp, #0
 8009436:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009438:	bf00      	nop
 800943a:	370c      	adds	r7, #12
 800943c:	46bd      	mov	sp, r7
 800943e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009442:	4770      	bx	lr

08009444 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009444:	b480      	push	{r7}
 8009446:	b085      	sub	sp, #20
 8009448:	af00      	add	r7, sp, #0
 800944a:	6078      	str	r0, [r7, #4]
 800944c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	4a43      	ldr	r2, [pc, #268]	@ (8009564 <TIM_Base_SetConfig+0x120>)
 8009458:	4293      	cmp	r3, r2
 800945a:	d013      	beq.n	8009484 <TIM_Base_SetConfig+0x40>
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009462:	d00f      	beq.n	8009484 <TIM_Base_SetConfig+0x40>
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	4a40      	ldr	r2, [pc, #256]	@ (8009568 <TIM_Base_SetConfig+0x124>)
 8009468:	4293      	cmp	r3, r2
 800946a:	d00b      	beq.n	8009484 <TIM_Base_SetConfig+0x40>
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	4a3f      	ldr	r2, [pc, #252]	@ (800956c <TIM_Base_SetConfig+0x128>)
 8009470:	4293      	cmp	r3, r2
 8009472:	d007      	beq.n	8009484 <TIM_Base_SetConfig+0x40>
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	4a3e      	ldr	r2, [pc, #248]	@ (8009570 <TIM_Base_SetConfig+0x12c>)
 8009478:	4293      	cmp	r3, r2
 800947a:	d003      	beq.n	8009484 <TIM_Base_SetConfig+0x40>
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	4a3d      	ldr	r2, [pc, #244]	@ (8009574 <TIM_Base_SetConfig+0x130>)
 8009480:	4293      	cmp	r3, r2
 8009482:	d108      	bne.n	8009496 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800948a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	685b      	ldr	r3, [r3, #4]
 8009490:	68fa      	ldr	r2, [r7, #12]
 8009492:	4313      	orrs	r3, r2
 8009494:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	4a32      	ldr	r2, [pc, #200]	@ (8009564 <TIM_Base_SetConfig+0x120>)
 800949a:	4293      	cmp	r3, r2
 800949c:	d02b      	beq.n	80094f6 <TIM_Base_SetConfig+0xb2>
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80094a4:	d027      	beq.n	80094f6 <TIM_Base_SetConfig+0xb2>
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	4a2f      	ldr	r2, [pc, #188]	@ (8009568 <TIM_Base_SetConfig+0x124>)
 80094aa:	4293      	cmp	r3, r2
 80094ac:	d023      	beq.n	80094f6 <TIM_Base_SetConfig+0xb2>
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	4a2e      	ldr	r2, [pc, #184]	@ (800956c <TIM_Base_SetConfig+0x128>)
 80094b2:	4293      	cmp	r3, r2
 80094b4:	d01f      	beq.n	80094f6 <TIM_Base_SetConfig+0xb2>
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	4a2d      	ldr	r2, [pc, #180]	@ (8009570 <TIM_Base_SetConfig+0x12c>)
 80094ba:	4293      	cmp	r3, r2
 80094bc:	d01b      	beq.n	80094f6 <TIM_Base_SetConfig+0xb2>
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	4a2c      	ldr	r2, [pc, #176]	@ (8009574 <TIM_Base_SetConfig+0x130>)
 80094c2:	4293      	cmp	r3, r2
 80094c4:	d017      	beq.n	80094f6 <TIM_Base_SetConfig+0xb2>
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	4a2b      	ldr	r2, [pc, #172]	@ (8009578 <TIM_Base_SetConfig+0x134>)
 80094ca:	4293      	cmp	r3, r2
 80094cc:	d013      	beq.n	80094f6 <TIM_Base_SetConfig+0xb2>
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	4a2a      	ldr	r2, [pc, #168]	@ (800957c <TIM_Base_SetConfig+0x138>)
 80094d2:	4293      	cmp	r3, r2
 80094d4:	d00f      	beq.n	80094f6 <TIM_Base_SetConfig+0xb2>
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	4a29      	ldr	r2, [pc, #164]	@ (8009580 <TIM_Base_SetConfig+0x13c>)
 80094da:	4293      	cmp	r3, r2
 80094dc:	d00b      	beq.n	80094f6 <TIM_Base_SetConfig+0xb2>
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	4a28      	ldr	r2, [pc, #160]	@ (8009584 <TIM_Base_SetConfig+0x140>)
 80094e2:	4293      	cmp	r3, r2
 80094e4:	d007      	beq.n	80094f6 <TIM_Base_SetConfig+0xb2>
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	4a27      	ldr	r2, [pc, #156]	@ (8009588 <TIM_Base_SetConfig+0x144>)
 80094ea:	4293      	cmp	r3, r2
 80094ec:	d003      	beq.n	80094f6 <TIM_Base_SetConfig+0xb2>
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	4a26      	ldr	r2, [pc, #152]	@ (800958c <TIM_Base_SetConfig+0x148>)
 80094f2:	4293      	cmp	r3, r2
 80094f4:	d108      	bne.n	8009508 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80094fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80094fe:	683b      	ldr	r3, [r7, #0]
 8009500:	68db      	ldr	r3, [r3, #12]
 8009502:	68fa      	ldr	r2, [r7, #12]
 8009504:	4313      	orrs	r3, r2
 8009506:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800950e:	683b      	ldr	r3, [r7, #0]
 8009510:	695b      	ldr	r3, [r3, #20]
 8009512:	4313      	orrs	r3, r2
 8009514:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009516:	683b      	ldr	r3, [r7, #0]
 8009518:	689a      	ldr	r2, [r3, #8]
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800951e:	683b      	ldr	r3, [r7, #0]
 8009520:	681a      	ldr	r2, [r3, #0]
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	4a0e      	ldr	r2, [pc, #56]	@ (8009564 <TIM_Base_SetConfig+0x120>)
 800952a:	4293      	cmp	r3, r2
 800952c:	d003      	beq.n	8009536 <TIM_Base_SetConfig+0xf2>
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	4a10      	ldr	r2, [pc, #64]	@ (8009574 <TIM_Base_SetConfig+0x130>)
 8009532:	4293      	cmp	r3, r2
 8009534:	d103      	bne.n	800953e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009536:	683b      	ldr	r3, [r7, #0]
 8009538:	691a      	ldr	r2, [r3, #16]
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	f043 0204 	orr.w	r2, r3, #4
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	2201      	movs	r2, #1
 800954e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	68fa      	ldr	r2, [r7, #12]
 8009554:	601a      	str	r2, [r3, #0]
}
 8009556:	bf00      	nop
 8009558:	3714      	adds	r7, #20
 800955a:	46bd      	mov	sp, r7
 800955c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009560:	4770      	bx	lr
 8009562:	bf00      	nop
 8009564:	40010000 	.word	0x40010000
 8009568:	40000400 	.word	0x40000400
 800956c:	40000800 	.word	0x40000800
 8009570:	40000c00 	.word	0x40000c00
 8009574:	40010400 	.word	0x40010400
 8009578:	40014000 	.word	0x40014000
 800957c:	40014400 	.word	0x40014400
 8009580:	40014800 	.word	0x40014800
 8009584:	40001800 	.word	0x40001800
 8009588:	40001c00 	.word	0x40001c00
 800958c:	40002000 	.word	0x40002000

08009590 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009590:	b480      	push	{r7}
 8009592:	b087      	sub	sp, #28
 8009594:	af00      	add	r7, sp, #0
 8009596:	6078      	str	r0, [r7, #4]
 8009598:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	6a1b      	ldr	r3, [r3, #32]
 800959e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	6a1b      	ldr	r3, [r3, #32]
 80095a4:	f023 0201 	bic.w	r2, r3, #1
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	685b      	ldr	r3, [r3, #4]
 80095b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	699b      	ldr	r3, [r3, #24]
 80095b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80095be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	f023 0303 	bic.w	r3, r3, #3
 80095c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80095c8:	683b      	ldr	r3, [r7, #0]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	68fa      	ldr	r2, [r7, #12]
 80095ce:	4313      	orrs	r3, r2
 80095d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80095d2:	697b      	ldr	r3, [r7, #20]
 80095d4:	f023 0302 	bic.w	r3, r3, #2
 80095d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80095da:	683b      	ldr	r3, [r7, #0]
 80095dc:	689b      	ldr	r3, [r3, #8]
 80095de:	697a      	ldr	r2, [r7, #20]
 80095e0:	4313      	orrs	r3, r2
 80095e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	4a20      	ldr	r2, [pc, #128]	@ (8009668 <TIM_OC1_SetConfig+0xd8>)
 80095e8:	4293      	cmp	r3, r2
 80095ea:	d003      	beq.n	80095f4 <TIM_OC1_SetConfig+0x64>
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	4a1f      	ldr	r2, [pc, #124]	@ (800966c <TIM_OC1_SetConfig+0xdc>)
 80095f0:	4293      	cmp	r3, r2
 80095f2:	d10c      	bne.n	800960e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80095f4:	697b      	ldr	r3, [r7, #20]
 80095f6:	f023 0308 	bic.w	r3, r3, #8
 80095fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80095fc:	683b      	ldr	r3, [r7, #0]
 80095fe:	68db      	ldr	r3, [r3, #12]
 8009600:	697a      	ldr	r2, [r7, #20]
 8009602:	4313      	orrs	r3, r2
 8009604:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009606:	697b      	ldr	r3, [r7, #20]
 8009608:	f023 0304 	bic.w	r3, r3, #4
 800960c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	4a15      	ldr	r2, [pc, #84]	@ (8009668 <TIM_OC1_SetConfig+0xd8>)
 8009612:	4293      	cmp	r3, r2
 8009614:	d003      	beq.n	800961e <TIM_OC1_SetConfig+0x8e>
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	4a14      	ldr	r2, [pc, #80]	@ (800966c <TIM_OC1_SetConfig+0xdc>)
 800961a:	4293      	cmp	r3, r2
 800961c:	d111      	bne.n	8009642 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800961e:	693b      	ldr	r3, [r7, #16]
 8009620:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009624:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009626:	693b      	ldr	r3, [r7, #16]
 8009628:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800962c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800962e:	683b      	ldr	r3, [r7, #0]
 8009630:	695b      	ldr	r3, [r3, #20]
 8009632:	693a      	ldr	r2, [r7, #16]
 8009634:	4313      	orrs	r3, r2
 8009636:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009638:	683b      	ldr	r3, [r7, #0]
 800963a:	699b      	ldr	r3, [r3, #24]
 800963c:	693a      	ldr	r2, [r7, #16]
 800963e:	4313      	orrs	r3, r2
 8009640:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	693a      	ldr	r2, [r7, #16]
 8009646:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	68fa      	ldr	r2, [r7, #12]
 800964c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800964e:	683b      	ldr	r3, [r7, #0]
 8009650:	685a      	ldr	r2, [r3, #4]
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	697a      	ldr	r2, [r7, #20]
 800965a:	621a      	str	r2, [r3, #32]
}
 800965c:	bf00      	nop
 800965e:	371c      	adds	r7, #28
 8009660:	46bd      	mov	sp, r7
 8009662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009666:	4770      	bx	lr
 8009668:	40010000 	.word	0x40010000
 800966c:	40010400 	.word	0x40010400

08009670 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009670:	b480      	push	{r7}
 8009672:	b087      	sub	sp, #28
 8009674:	af00      	add	r7, sp, #0
 8009676:	6078      	str	r0, [r7, #4]
 8009678:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	6a1b      	ldr	r3, [r3, #32]
 800967e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	6a1b      	ldr	r3, [r3, #32]
 8009684:	f023 0210 	bic.w	r2, r3, #16
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	685b      	ldr	r3, [r3, #4]
 8009690:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	699b      	ldr	r3, [r3, #24]
 8009696:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800969e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80096a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80096a8:	683b      	ldr	r3, [r7, #0]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	021b      	lsls	r3, r3, #8
 80096ae:	68fa      	ldr	r2, [r7, #12]
 80096b0:	4313      	orrs	r3, r2
 80096b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80096b4:	697b      	ldr	r3, [r7, #20]
 80096b6:	f023 0320 	bic.w	r3, r3, #32
 80096ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80096bc:	683b      	ldr	r3, [r7, #0]
 80096be:	689b      	ldr	r3, [r3, #8]
 80096c0:	011b      	lsls	r3, r3, #4
 80096c2:	697a      	ldr	r2, [r7, #20]
 80096c4:	4313      	orrs	r3, r2
 80096c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	4a22      	ldr	r2, [pc, #136]	@ (8009754 <TIM_OC2_SetConfig+0xe4>)
 80096cc:	4293      	cmp	r3, r2
 80096ce:	d003      	beq.n	80096d8 <TIM_OC2_SetConfig+0x68>
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	4a21      	ldr	r2, [pc, #132]	@ (8009758 <TIM_OC2_SetConfig+0xe8>)
 80096d4:	4293      	cmp	r3, r2
 80096d6:	d10d      	bne.n	80096f4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80096d8:	697b      	ldr	r3, [r7, #20]
 80096da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80096de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80096e0:	683b      	ldr	r3, [r7, #0]
 80096e2:	68db      	ldr	r3, [r3, #12]
 80096e4:	011b      	lsls	r3, r3, #4
 80096e6:	697a      	ldr	r2, [r7, #20]
 80096e8:	4313      	orrs	r3, r2
 80096ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80096ec:	697b      	ldr	r3, [r7, #20]
 80096ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80096f2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	4a17      	ldr	r2, [pc, #92]	@ (8009754 <TIM_OC2_SetConfig+0xe4>)
 80096f8:	4293      	cmp	r3, r2
 80096fa:	d003      	beq.n	8009704 <TIM_OC2_SetConfig+0x94>
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	4a16      	ldr	r2, [pc, #88]	@ (8009758 <TIM_OC2_SetConfig+0xe8>)
 8009700:	4293      	cmp	r3, r2
 8009702:	d113      	bne.n	800972c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009704:	693b      	ldr	r3, [r7, #16]
 8009706:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800970a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800970c:	693b      	ldr	r3, [r7, #16]
 800970e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009712:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009714:	683b      	ldr	r3, [r7, #0]
 8009716:	695b      	ldr	r3, [r3, #20]
 8009718:	009b      	lsls	r3, r3, #2
 800971a:	693a      	ldr	r2, [r7, #16]
 800971c:	4313      	orrs	r3, r2
 800971e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009720:	683b      	ldr	r3, [r7, #0]
 8009722:	699b      	ldr	r3, [r3, #24]
 8009724:	009b      	lsls	r3, r3, #2
 8009726:	693a      	ldr	r2, [r7, #16]
 8009728:	4313      	orrs	r3, r2
 800972a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	693a      	ldr	r2, [r7, #16]
 8009730:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	68fa      	ldr	r2, [r7, #12]
 8009736:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009738:	683b      	ldr	r3, [r7, #0]
 800973a:	685a      	ldr	r2, [r3, #4]
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	697a      	ldr	r2, [r7, #20]
 8009744:	621a      	str	r2, [r3, #32]
}
 8009746:	bf00      	nop
 8009748:	371c      	adds	r7, #28
 800974a:	46bd      	mov	sp, r7
 800974c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009750:	4770      	bx	lr
 8009752:	bf00      	nop
 8009754:	40010000 	.word	0x40010000
 8009758:	40010400 	.word	0x40010400

0800975c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800975c:	b480      	push	{r7}
 800975e:	b087      	sub	sp, #28
 8009760:	af00      	add	r7, sp, #0
 8009762:	6078      	str	r0, [r7, #4]
 8009764:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	6a1b      	ldr	r3, [r3, #32]
 800976a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	6a1b      	ldr	r3, [r3, #32]
 8009770:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	685b      	ldr	r3, [r3, #4]
 800977c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	69db      	ldr	r3, [r3, #28]
 8009782:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800978a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	f023 0303 	bic.w	r3, r3, #3
 8009792:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	68fa      	ldr	r2, [r7, #12]
 800979a:	4313      	orrs	r3, r2
 800979c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800979e:	697b      	ldr	r3, [r7, #20]
 80097a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80097a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80097a6:	683b      	ldr	r3, [r7, #0]
 80097a8:	689b      	ldr	r3, [r3, #8]
 80097aa:	021b      	lsls	r3, r3, #8
 80097ac:	697a      	ldr	r2, [r7, #20]
 80097ae:	4313      	orrs	r3, r2
 80097b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	4a21      	ldr	r2, [pc, #132]	@ (800983c <TIM_OC3_SetConfig+0xe0>)
 80097b6:	4293      	cmp	r3, r2
 80097b8:	d003      	beq.n	80097c2 <TIM_OC3_SetConfig+0x66>
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	4a20      	ldr	r2, [pc, #128]	@ (8009840 <TIM_OC3_SetConfig+0xe4>)
 80097be:	4293      	cmp	r3, r2
 80097c0:	d10d      	bne.n	80097de <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80097c2:	697b      	ldr	r3, [r7, #20]
 80097c4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80097c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80097ca:	683b      	ldr	r3, [r7, #0]
 80097cc:	68db      	ldr	r3, [r3, #12]
 80097ce:	021b      	lsls	r3, r3, #8
 80097d0:	697a      	ldr	r2, [r7, #20]
 80097d2:	4313      	orrs	r3, r2
 80097d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80097d6:	697b      	ldr	r3, [r7, #20]
 80097d8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80097dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	4a16      	ldr	r2, [pc, #88]	@ (800983c <TIM_OC3_SetConfig+0xe0>)
 80097e2:	4293      	cmp	r3, r2
 80097e4:	d003      	beq.n	80097ee <TIM_OC3_SetConfig+0x92>
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	4a15      	ldr	r2, [pc, #84]	@ (8009840 <TIM_OC3_SetConfig+0xe4>)
 80097ea:	4293      	cmp	r3, r2
 80097ec:	d113      	bne.n	8009816 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80097ee:	693b      	ldr	r3, [r7, #16]
 80097f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80097f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80097f6:	693b      	ldr	r3, [r7, #16]
 80097f8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80097fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80097fe:	683b      	ldr	r3, [r7, #0]
 8009800:	695b      	ldr	r3, [r3, #20]
 8009802:	011b      	lsls	r3, r3, #4
 8009804:	693a      	ldr	r2, [r7, #16]
 8009806:	4313      	orrs	r3, r2
 8009808:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800980a:	683b      	ldr	r3, [r7, #0]
 800980c:	699b      	ldr	r3, [r3, #24]
 800980e:	011b      	lsls	r3, r3, #4
 8009810:	693a      	ldr	r2, [r7, #16]
 8009812:	4313      	orrs	r3, r2
 8009814:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	693a      	ldr	r2, [r7, #16]
 800981a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	68fa      	ldr	r2, [r7, #12]
 8009820:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009822:	683b      	ldr	r3, [r7, #0]
 8009824:	685a      	ldr	r2, [r3, #4]
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	697a      	ldr	r2, [r7, #20]
 800982e:	621a      	str	r2, [r3, #32]
}
 8009830:	bf00      	nop
 8009832:	371c      	adds	r7, #28
 8009834:	46bd      	mov	sp, r7
 8009836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800983a:	4770      	bx	lr
 800983c:	40010000 	.word	0x40010000
 8009840:	40010400 	.word	0x40010400

08009844 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009844:	b480      	push	{r7}
 8009846:	b087      	sub	sp, #28
 8009848:	af00      	add	r7, sp, #0
 800984a:	6078      	str	r0, [r7, #4]
 800984c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	6a1b      	ldr	r3, [r3, #32]
 8009852:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	6a1b      	ldr	r3, [r3, #32]
 8009858:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	685b      	ldr	r3, [r3, #4]
 8009864:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	69db      	ldr	r3, [r3, #28]
 800986a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009872:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800987a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800987c:	683b      	ldr	r3, [r7, #0]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	021b      	lsls	r3, r3, #8
 8009882:	68fa      	ldr	r2, [r7, #12]
 8009884:	4313      	orrs	r3, r2
 8009886:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009888:	693b      	ldr	r3, [r7, #16]
 800988a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800988e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009890:	683b      	ldr	r3, [r7, #0]
 8009892:	689b      	ldr	r3, [r3, #8]
 8009894:	031b      	lsls	r3, r3, #12
 8009896:	693a      	ldr	r2, [r7, #16]
 8009898:	4313      	orrs	r3, r2
 800989a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	4a12      	ldr	r2, [pc, #72]	@ (80098e8 <TIM_OC4_SetConfig+0xa4>)
 80098a0:	4293      	cmp	r3, r2
 80098a2:	d003      	beq.n	80098ac <TIM_OC4_SetConfig+0x68>
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	4a11      	ldr	r2, [pc, #68]	@ (80098ec <TIM_OC4_SetConfig+0xa8>)
 80098a8:	4293      	cmp	r3, r2
 80098aa:	d109      	bne.n	80098c0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80098ac:	697b      	ldr	r3, [r7, #20]
 80098ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80098b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80098b4:	683b      	ldr	r3, [r7, #0]
 80098b6:	695b      	ldr	r3, [r3, #20]
 80098b8:	019b      	lsls	r3, r3, #6
 80098ba:	697a      	ldr	r2, [r7, #20]
 80098bc:	4313      	orrs	r3, r2
 80098be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	697a      	ldr	r2, [r7, #20]
 80098c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	68fa      	ldr	r2, [r7, #12]
 80098ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80098cc:	683b      	ldr	r3, [r7, #0]
 80098ce:	685a      	ldr	r2, [r3, #4]
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	693a      	ldr	r2, [r7, #16]
 80098d8:	621a      	str	r2, [r3, #32]
}
 80098da:	bf00      	nop
 80098dc:	371c      	adds	r7, #28
 80098de:	46bd      	mov	sp, r7
 80098e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e4:	4770      	bx	lr
 80098e6:	bf00      	nop
 80098e8:	40010000 	.word	0x40010000
 80098ec:	40010400 	.word	0x40010400

080098f0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80098f0:	b480      	push	{r7}
 80098f2:	b087      	sub	sp, #28
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	60f8      	str	r0, [r7, #12]
 80098f8:	60b9      	str	r1, [r7, #8]
 80098fa:	607a      	str	r2, [r7, #4]
 80098fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	6a1b      	ldr	r3, [r3, #32]
 8009902:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	6a1b      	ldr	r3, [r3, #32]
 8009908:	f023 0201 	bic.w	r2, r3, #1
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	699b      	ldr	r3, [r3, #24]
 8009914:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	4a28      	ldr	r2, [pc, #160]	@ (80099bc <TIM_TI1_SetConfig+0xcc>)
 800991a:	4293      	cmp	r3, r2
 800991c:	d01b      	beq.n	8009956 <TIM_TI1_SetConfig+0x66>
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009924:	d017      	beq.n	8009956 <TIM_TI1_SetConfig+0x66>
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	4a25      	ldr	r2, [pc, #148]	@ (80099c0 <TIM_TI1_SetConfig+0xd0>)
 800992a:	4293      	cmp	r3, r2
 800992c:	d013      	beq.n	8009956 <TIM_TI1_SetConfig+0x66>
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	4a24      	ldr	r2, [pc, #144]	@ (80099c4 <TIM_TI1_SetConfig+0xd4>)
 8009932:	4293      	cmp	r3, r2
 8009934:	d00f      	beq.n	8009956 <TIM_TI1_SetConfig+0x66>
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	4a23      	ldr	r2, [pc, #140]	@ (80099c8 <TIM_TI1_SetConfig+0xd8>)
 800993a:	4293      	cmp	r3, r2
 800993c:	d00b      	beq.n	8009956 <TIM_TI1_SetConfig+0x66>
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	4a22      	ldr	r2, [pc, #136]	@ (80099cc <TIM_TI1_SetConfig+0xdc>)
 8009942:	4293      	cmp	r3, r2
 8009944:	d007      	beq.n	8009956 <TIM_TI1_SetConfig+0x66>
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	4a21      	ldr	r2, [pc, #132]	@ (80099d0 <TIM_TI1_SetConfig+0xe0>)
 800994a:	4293      	cmp	r3, r2
 800994c:	d003      	beq.n	8009956 <TIM_TI1_SetConfig+0x66>
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	4a20      	ldr	r2, [pc, #128]	@ (80099d4 <TIM_TI1_SetConfig+0xe4>)
 8009952:	4293      	cmp	r3, r2
 8009954:	d101      	bne.n	800995a <TIM_TI1_SetConfig+0x6a>
 8009956:	2301      	movs	r3, #1
 8009958:	e000      	b.n	800995c <TIM_TI1_SetConfig+0x6c>
 800995a:	2300      	movs	r3, #0
 800995c:	2b00      	cmp	r3, #0
 800995e:	d008      	beq.n	8009972 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8009960:	697b      	ldr	r3, [r7, #20]
 8009962:	f023 0303 	bic.w	r3, r3, #3
 8009966:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8009968:	697a      	ldr	r2, [r7, #20]
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	4313      	orrs	r3, r2
 800996e:	617b      	str	r3, [r7, #20]
 8009970:	e003      	b.n	800997a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8009972:	697b      	ldr	r3, [r7, #20]
 8009974:	f043 0301 	orr.w	r3, r3, #1
 8009978:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800997a:	697b      	ldr	r3, [r7, #20]
 800997c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009980:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8009982:	683b      	ldr	r3, [r7, #0]
 8009984:	011b      	lsls	r3, r3, #4
 8009986:	b2db      	uxtb	r3, r3
 8009988:	697a      	ldr	r2, [r7, #20]
 800998a:	4313      	orrs	r3, r2
 800998c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800998e:	693b      	ldr	r3, [r7, #16]
 8009990:	f023 030a 	bic.w	r3, r3, #10
 8009994:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8009996:	68bb      	ldr	r3, [r7, #8]
 8009998:	f003 030a 	and.w	r3, r3, #10
 800999c:	693a      	ldr	r2, [r7, #16]
 800999e:	4313      	orrs	r3, r2
 80099a0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	697a      	ldr	r2, [r7, #20]
 80099a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	693a      	ldr	r2, [r7, #16]
 80099ac:	621a      	str	r2, [r3, #32]
}
 80099ae:	bf00      	nop
 80099b0:	371c      	adds	r7, #28
 80099b2:	46bd      	mov	sp, r7
 80099b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b8:	4770      	bx	lr
 80099ba:	bf00      	nop
 80099bc:	40010000 	.word	0x40010000
 80099c0:	40000400 	.word	0x40000400
 80099c4:	40000800 	.word	0x40000800
 80099c8:	40000c00 	.word	0x40000c00
 80099cc:	40010400 	.word	0x40010400
 80099d0:	40014000 	.word	0x40014000
 80099d4:	40001800 	.word	0x40001800

080099d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80099d8:	b480      	push	{r7}
 80099da:	b087      	sub	sp, #28
 80099dc:	af00      	add	r7, sp, #0
 80099de:	60f8      	str	r0, [r7, #12]
 80099e0:	60b9      	str	r1, [r7, #8]
 80099e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	6a1b      	ldr	r3, [r3, #32]
 80099e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	6a1b      	ldr	r3, [r3, #32]
 80099ee:	f023 0201 	bic.w	r2, r3, #1
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	699b      	ldr	r3, [r3, #24]
 80099fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80099fc:	693b      	ldr	r3, [r7, #16]
 80099fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009a02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	011b      	lsls	r3, r3, #4
 8009a08:	693a      	ldr	r2, [r7, #16]
 8009a0a:	4313      	orrs	r3, r2
 8009a0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009a0e:	697b      	ldr	r3, [r7, #20]
 8009a10:	f023 030a 	bic.w	r3, r3, #10
 8009a14:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009a16:	697a      	ldr	r2, [r7, #20]
 8009a18:	68bb      	ldr	r3, [r7, #8]
 8009a1a:	4313      	orrs	r3, r2
 8009a1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	693a      	ldr	r2, [r7, #16]
 8009a22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	697a      	ldr	r2, [r7, #20]
 8009a28:	621a      	str	r2, [r3, #32]
}
 8009a2a:	bf00      	nop
 8009a2c:	371c      	adds	r7, #28
 8009a2e:	46bd      	mov	sp, r7
 8009a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a34:	4770      	bx	lr

08009a36 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009a36:	b480      	push	{r7}
 8009a38:	b087      	sub	sp, #28
 8009a3a:	af00      	add	r7, sp, #0
 8009a3c:	60f8      	str	r0, [r7, #12]
 8009a3e:	60b9      	str	r1, [r7, #8]
 8009a40:	607a      	str	r2, [r7, #4]
 8009a42:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	6a1b      	ldr	r3, [r3, #32]
 8009a48:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	6a1b      	ldr	r3, [r3, #32]
 8009a4e:	f023 0210 	bic.w	r2, r3, #16
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	699b      	ldr	r3, [r3, #24]
 8009a5a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8009a5c:	693b      	ldr	r3, [r7, #16]
 8009a5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009a62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	021b      	lsls	r3, r3, #8
 8009a68:	693a      	ldr	r2, [r7, #16]
 8009a6a:	4313      	orrs	r3, r2
 8009a6c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009a6e:	693b      	ldr	r3, [r7, #16]
 8009a70:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009a74:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8009a76:	683b      	ldr	r3, [r7, #0]
 8009a78:	031b      	lsls	r3, r3, #12
 8009a7a:	b29b      	uxth	r3, r3
 8009a7c:	693a      	ldr	r2, [r7, #16]
 8009a7e:	4313      	orrs	r3, r2
 8009a80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009a82:	697b      	ldr	r3, [r7, #20]
 8009a84:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009a88:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8009a8a:	68bb      	ldr	r3, [r7, #8]
 8009a8c:	011b      	lsls	r3, r3, #4
 8009a8e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8009a92:	697a      	ldr	r2, [r7, #20]
 8009a94:	4313      	orrs	r3, r2
 8009a96:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	693a      	ldr	r2, [r7, #16]
 8009a9c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	697a      	ldr	r2, [r7, #20]
 8009aa2:	621a      	str	r2, [r3, #32]
}
 8009aa4:	bf00      	nop
 8009aa6:	371c      	adds	r7, #28
 8009aa8:	46bd      	mov	sp, r7
 8009aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aae:	4770      	bx	lr

08009ab0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009ab0:	b480      	push	{r7}
 8009ab2:	b087      	sub	sp, #28
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	60f8      	str	r0, [r7, #12]
 8009ab8:	60b9      	str	r1, [r7, #8]
 8009aba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	6a1b      	ldr	r3, [r3, #32]
 8009ac0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	6a1b      	ldr	r3, [r3, #32]
 8009ac6:	f023 0210 	bic.w	r2, r3, #16
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	699b      	ldr	r3, [r3, #24]
 8009ad2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009ad4:	693b      	ldr	r3, [r7, #16]
 8009ad6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009ada:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	031b      	lsls	r3, r3, #12
 8009ae0:	693a      	ldr	r2, [r7, #16]
 8009ae2:	4313      	orrs	r3, r2
 8009ae4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009ae6:	697b      	ldr	r3, [r7, #20]
 8009ae8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009aec:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009aee:	68bb      	ldr	r3, [r7, #8]
 8009af0:	011b      	lsls	r3, r3, #4
 8009af2:	697a      	ldr	r2, [r7, #20]
 8009af4:	4313      	orrs	r3, r2
 8009af6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	693a      	ldr	r2, [r7, #16]
 8009afc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	697a      	ldr	r2, [r7, #20]
 8009b02:	621a      	str	r2, [r3, #32]
}
 8009b04:	bf00      	nop
 8009b06:	371c      	adds	r7, #28
 8009b08:	46bd      	mov	sp, r7
 8009b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b0e:	4770      	bx	lr

08009b10 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009b10:	b480      	push	{r7}
 8009b12:	b087      	sub	sp, #28
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	60f8      	str	r0, [r7, #12]
 8009b18:	60b9      	str	r1, [r7, #8]
 8009b1a:	607a      	str	r2, [r7, #4]
 8009b1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	6a1b      	ldr	r3, [r3, #32]
 8009b22:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	6a1b      	ldr	r3, [r3, #32]
 8009b28:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	69db      	ldr	r3, [r3, #28]
 8009b34:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8009b36:	693b      	ldr	r3, [r7, #16]
 8009b38:	f023 0303 	bic.w	r3, r3, #3
 8009b3c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8009b3e:	693a      	ldr	r2, [r7, #16]
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	4313      	orrs	r3, r2
 8009b44:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8009b46:	693b      	ldr	r3, [r7, #16]
 8009b48:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009b4c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8009b4e:	683b      	ldr	r3, [r7, #0]
 8009b50:	011b      	lsls	r3, r3, #4
 8009b52:	b2db      	uxtb	r3, r3
 8009b54:	693a      	ldr	r2, [r7, #16]
 8009b56:	4313      	orrs	r3, r2
 8009b58:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8009b5a:	697b      	ldr	r3, [r7, #20]
 8009b5c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8009b60:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8009b62:	68bb      	ldr	r3, [r7, #8]
 8009b64:	021b      	lsls	r3, r3, #8
 8009b66:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8009b6a:	697a      	ldr	r2, [r7, #20]
 8009b6c:	4313      	orrs	r3, r2
 8009b6e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	693a      	ldr	r2, [r7, #16]
 8009b74:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	697a      	ldr	r2, [r7, #20]
 8009b7a:	621a      	str	r2, [r3, #32]
}
 8009b7c:	bf00      	nop
 8009b7e:	371c      	adds	r7, #28
 8009b80:	46bd      	mov	sp, r7
 8009b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b86:	4770      	bx	lr

08009b88 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009b88:	b480      	push	{r7}
 8009b8a:	b087      	sub	sp, #28
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	60f8      	str	r0, [r7, #12]
 8009b90:	60b9      	str	r1, [r7, #8]
 8009b92:	607a      	str	r2, [r7, #4]
 8009b94:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	6a1b      	ldr	r3, [r3, #32]
 8009b9a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	6a1b      	ldr	r3, [r3, #32]
 8009ba0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	69db      	ldr	r3, [r3, #28]
 8009bac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8009bae:	693b      	ldr	r3, [r7, #16]
 8009bb0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009bb4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	021b      	lsls	r3, r3, #8
 8009bba:	693a      	ldr	r2, [r7, #16]
 8009bbc:	4313      	orrs	r3, r2
 8009bbe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8009bc0:	693b      	ldr	r3, [r7, #16]
 8009bc2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009bc6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8009bc8:	683b      	ldr	r3, [r7, #0]
 8009bca:	031b      	lsls	r3, r3, #12
 8009bcc:	b29b      	uxth	r3, r3
 8009bce:	693a      	ldr	r2, [r7, #16]
 8009bd0:	4313      	orrs	r3, r2
 8009bd2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8009bd4:	697b      	ldr	r3, [r7, #20]
 8009bd6:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8009bda:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8009bdc:	68bb      	ldr	r3, [r7, #8]
 8009bde:	031b      	lsls	r3, r3, #12
 8009be0:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8009be4:	697a      	ldr	r2, [r7, #20]
 8009be6:	4313      	orrs	r3, r2
 8009be8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	693a      	ldr	r2, [r7, #16]
 8009bee:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	697a      	ldr	r2, [r7, #20]
 8009bf4:	621a      	str	r2, [r3, #32]
}
 8009bf6:	bf00      	nop
 8009bf8:	371c      	adds	r7, #28
 8009bfa:	46bd      	mov	sp, r7
 8009bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c00:	4770      	bx	lr

08009c02 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009c02:	b480      	push	{r7}
 8009c04:	b085      	sub	sp, #20
 8009c06:	af00      	add	r7, sp, #0
 8009c08:	6078      	str	r0, [r7, #4]
 8009c0a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	689b      	ldr	r3, [r3, #8]
 8009c10:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009c18:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009c1a:	683a      	ldr	r2, [r7, #0]
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	4313      	orrs	r3, r2
 8009c20:	f043 0307 	orr.w	r3, r3, #7
 8009c24:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	68fa      	ldr	r2, [r7, #12]
 8009c2a:	609a      	str	r2, [r3, #8]
}
 8009c2c:	bf00      	nop
 8009c2e:	3714      	adds	r7, #20
 8009c30:	46bd      	mov	sp, r7
 8009c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c36:	4770      	bx	lr

08009c38 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009c38:	b480      	push	{r7}
 8009c3a:	b087      	sub	sp, #28
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	60f8      	str	r0, [r7, #12]
 8009c40:	60b9      	str	r1, [r7, #8]
 8009c42:	607a      	str	r2, [r7, #4]
 8009c44:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	689b      	ldr	r3, [r3, #8]
 8009c4a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009c4c:	697b      	ldr	r3, [r7, #20]
 8009c4e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009c52:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009c54:	683b      	ldr	r3, [r7, #0]
 8009c56:	021a      	lsls	r2, r3, #8
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	431a      	orrs	r2, r3
 8009c5c:	68bb      	ldr	r3, [r7, #8]
 8009c5e:	4313      	orrs	r3, r2
 8009c60:	697a      	ldr	r2, [r7, #20]
 8009c62:	4313      	orrs	r3, r2
 8009c64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	697a      	ldr	r2, [r7, #20]
 8009c6a:	609a      	str	r2, [r3, #8]
}
 8009c6c:	bf00      	nop
 8009c6e:	371c      	adds	r7, #28
 8009c70:	46bd      	mov	sp, r7
 8009c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c76:	4770      	bx	lr

08009c78 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009c78:	b480      	push	{r7}
 8009c7a:	b087      	sub	sp, #28
 8009c7c:	af00      	add	r7, sp, #0
 8009c7e:	60f8      	str	r0, [r7, #12]
 8009c80:	60b9      	str	r1, [r7, #8]
 8009c82:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009c84:	68bb      	ldr	r3, [r7, #8]
 8009c86:	f003 031f 	and.w	r3, r3, #31
 8009c8a:	2201      	movs	r2, #1
 8009c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8009c90:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	6a1a      	ldr	r2, [r3, #32]
 8009c96:	697b      	ldr	r3, [r7, #20]
 8009c98:	43db      	mvns	r3, r3
 8009c9a:	401a      	ands	r2, r3
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	6a1a      	ldr	r2, [r3, #32]
 8009ca4:	68bb      	ldr	r3, [r7, #8]
 8009ca6:	f003 031f 	and.w	r3, r3, #31
 8009caa:	6879      	ldr	r1, [r7, #4]
 8009cac:	fa01 f303 	lsl.w	r3, r1, r3
 8009cb0:	431a      	orrs	r2, r3
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	621a      	str	r2, [r3, #32]
}
 8009cb6:	bf00      	nop
 8009cb8:	371c      	adds	r7, #28
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc0:	4770      	bx	lr
	...

08009cc4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009cc4:	b480      	push	{r7}
 8009cc6:	b085      	sub	sp, #20
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
 8009ccc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009cd4:	2b01      	cmp	r3, #1
 8009cd6:	d101      	bne.n	8009cdc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009cd8:	2302      	movs	r3, #2
 8009cda:	e05a      	b.n	8009d92 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	2201      	movs	r2, #1
 8009ce0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	2202      	movs	r2, #2
 8009ce8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	685b      	ldr	r3, [r3, #4]
 8009cf2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	689b      	ldr	r3, [r3, #8]
 8009cfa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d02:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009d04:	683b      	ldr	r3, [r7, #0]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	68fa      	ldr	r2, [r7, #12]
 8009d0a:	4313      	orrs	r3, r2
 8009d0c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	68fa      	ldr	r2, [r7, #12]
 8009d14:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	4a21      	ldr	r2, [pc, #132]	@ (8009da0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009d1c:	4293      	cmp	r3, r2
 8009d1e:	d022      	beq.n	8009d66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d28:	d01d      	beq.n	8009d66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	4a1d      	ldr	r2, [pc, #116]	@ (8009da4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009d30:	4293      	cmp	r3, r2
 8009d32:	d018      	beq.n	8009d66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	4a1b      	ldr	r2, [pc, #108]	@ (8009da8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009d3a:	4293      	cmp	r3, r2
 8009d3c:	d013      	beq.n	8009d66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	4a1a      	ldr	r2, [pc, #104]	@ (8009dac <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009d44:	4293      	cmp	r3, r2
 8009d46:	d00e      	beq.n	8009d66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	4a18      	ldr	r2, [pc, #96]	@ (8009db0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009d4e:	4293      	cmp	r3, r2
 8009d50:	d009      	beq.n	8009d66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	4a17      	ldr	r2, [pc, #92]	@ (8009db4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009d58:	4293      	cmp	r3, r2
 8009d5a:	d004      	beq.n	8009d66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	4a15      	ldr	r2, [pc, #84]	@ (8009db8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009d62:	4293      	cmp	r3, r2
 8009d64:	d10c      	bne.n	8009d80 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009d66:	68bb      	ldr	r3, [r7, #8]
 8009d68:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009d6c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009d6e:	683b      	ldr	r3, [r7, #0]
 8009d70:	685b      	ldr	r3, [r3, #4]
 8009d72:	68ba      	ldr	r2, [r7, #8]
 8009d74:	4313      	orrs	r3, r2
 8009d76:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	68ba      	ldr	r2, [r7, #8]
 8009d7e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	2201      	movs	r2, #1
 8009d84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	2200      	movs	r2, #0
 8009d8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009d90:	2300      	movs	r3, #0
}
 8009d92:	4618      	mov	r0, r3
 8009d94:	3714      	adds	r7, #20
 8009d96:	46bd      	mov	sp, r7
 8009d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9c:	4770      	bx	lr
 8009d9e:	bf00      	nop
 8009da0:	40010000 	.word	0x40010000
 8009da4:	40000400 	.word	0x40000400
 8009da8:	40000800 	.word	0x40000800
 8009dac:	40000c00 	.word	0x40000c00
 8009db0:	40010400 	.word	0x40010400
 8009db4:	40014000 	.word	0x40014000
 8009db8:	40001800 	.word	0x40001800

08009dbc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009dbc:	b480      	push	{r7}
 8009dbe:	b085      	sub	sp, #20
 8009dc0:	af00      	add	r7, sp, #0
 8009dc2:	6078      	str	r0, [r7, #4]
 8009dc4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009dd0:	2b01      	cmp	r3, #1
 8009dd2:	d101      	bne.n	8009dd8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009dd4:	2302      	movs	r3, #2
 8009dd6:	e03d      	b.n	8009e54 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	2201      	movs	r2, #1
 8009ddc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009de6:	683b      	ldr	r3, [r7, #0]
 8009de8:	68db      	ldr	r3, [r3, #12]
 8009dea:	4313      	orrs	r3, r2
 8009dec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009df4:	683b      	ldr	r3, [r7, #0]
 8009df6:	689b      	ldr	r3, [r3, #8]
 8009df8:	4313      	orrs	r3, r2
 8009dfa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8009e02:	683b      	ldr	r3, [r7, #0]
 8009e04:	685b      	ldr	r3, [r3, #4]
 8009e06:	4313      	orrs	r3, r2
 8009e08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009e10:	683b      	ldr	r3, [r7, #0]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	4313      	orrs	r3, r2
 8009e16:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009e1e:	683b      	ldr	r3, [r7, #0]
 8009e20:	691b      	ldr	r3, [r3, #16]
 8009e22:	4313      	orrs	r3, r2
 8009e24:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8009e2c:	683b      	ldr	r3, [r7, #0]
 8009e2e:	695b      	ldr	r3, [r3, #20]
 8009e30:	4313      	orrs	r3, r2
 8009e32:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8009e3a:	683b      	ldr	r3, [r7, #0]
 8009e3c:	69db      	ldr	r3, [r3, #28]
 8009e3e:	4313      	orrs	r3, r2
 8009e40:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	68fa      	ldr	r2, [r7, #12]
 8009e48:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	2200      	movs	r2, #0
 8009e4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009e52:	2300      	movs	r3, #0
}
 8009e54:	4618      	mov	r0, r3
 8009e56:	3714      	adds	r7, #20
 8009e58:	46bd      	mov	sp, r7
 8009e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5e:	4770      	bx	lr

08009e60 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009e60:	b480      	push	{r7}
 8009e62:	b083      	sub	sp, #12
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009e68:	bf00      	nop
 8009e6a:	370c      	adds	r7, #12
 8009e6c:	46bd      	mov	sp, r7
 8009e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e72:	4770      	bx	lr

08009e74 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009e74:	b480      	push	{r7}
 8009e76:	b083      	sub	sp, #12
 8009e78:	af00      	add	r7, sp, #0
 8009e7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009e7c:	bf00      	nop
 8009e7e:	370c      	adds	r7, #12
 8009e80:	46bd      	mov	sp, r7
 8009e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e86:	4770      	bx	lr

08009e88 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009e88:	b580      	push	{r7, lr}
 8009e8a:	b082      	sub	sp, #8
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d101      	bne.n	8009e9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009e96:	2301      	movs	r3, #1
 8009e98:	e042      	b.n	8009f20 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009ea0:	b2db      	uxtb	r3, r3
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d106      	bne.n	8009eb4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	2200      	movs	r2, #0
 8009eaa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009eae:	6878      	ldr	r0, [r7, #4]
 8009eb0:	f7fb fe84 	bl	8005bbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	2224      	movs	r2, #36	@ 0x24
 8009eb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	68da      	ldr	r2, [r3, #12]
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009eca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009ecc:	6878      	ldr	r0, [r7, #4]
 8009ece:	f000 fdc9 	bl	800aa64 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	691a      	ldr	r2, [r3, #16]
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009ee0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	695a      	ldr	r2, [r3, #20]
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009ef0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	68da      	ldr	r2, [r3, #12]
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009f00:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	2200      	movs	r2, #0
 8009f06:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	2220      	movs	r2, #32
 8009f0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	2220      	movs	r2, #32
 8009f14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	2200      	movs	r2, #0
 8009f1c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8009f1e:	2300      	movs	r3, #0
}
 8009f20:	4618      	mov	r0, r3
 8009f22:	3708      	adds	r7, #8
 8009f24:	46bd      	mov	sp, r7
 8009f26:	bd80      	pop	{r7, pc}

08009f28 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009f28:	b580      	push	{r7, lr}
 8009f2a:	b08a      	sub	sp, #40	@ 0x28
 8009f2c:	af02      	add	r7, sp, #8
 8009f2e:	60f8      	str	r0, [r7, #12]
 8009f30:	60b9      	str	r1, [r7, #8]
 8009f32:	603b      	str	r3, [r7, #0]
 8009f34:	4613      	mov	r3, r2
 8009f36:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009f38:	2300      	movs	r3, #0
 8009f3a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009f42:	b2db      	uxtb	r3, r3
 8009f44:	2b20      	cmp	r3, #32
 8009f46:	d175      	bne.n	800a034 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009f48:	68bb      	ldr	r3, [r7, #8]
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d002      	beq.n	8009f54 <HAL_UART_Transmit+0x2c>
 8009f4e:	88fb      	ldrh	r3, [r7, #6]
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d101      	bne.n	8009f58 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009f54:	2301      	movs	r3, #1
 8009f56:	e06e      	b.n	800a036 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	2200      	movs	r2, #0
 8009f5c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	2221      	movs	r2, #33	@ 0x21
 8009f62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009f66:	f7fc f83b 	bl	8005fe0 <HAL_GetTick>
 8009f6a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	88fa      	ldrh	r2, [r7, #6]
 8009f70:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	88fa      	ldrh	r2, [r7, #6]
 8009f76:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	689b      	ldr	r3, [r3, #8]
 8009f7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009f80:	d108      	bne.n	8009f94 <HAL_UART_Transmit+0x6c>
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	691b      	ldr	r3, [r3, #16]
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d104      	bne.n	8009f94 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009f8e:	68bb      	ldr	r3, [r7, #8]
 8009f90:	61bb      	str	r3, [r7, #24]
 8009f92:	e003      	b.n	8009f9c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009f94:	68bb      	ldr	r3, [r7, #8]
 8009f96:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009f98:	2300      	movs	r3, #0
 8009f9a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009f9c:	e02e      	b.n	8009ffc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009f9e:	683b      	ldr	r3, [r7, #0]
 8009fa0:	9300      	str	r3, [sp, #0]
 8009fa2:	697b      	ldr	r3, [r7, #20]
 8009fa4:	2200      	movs	r2, #0
 8009fa6:	2180      	movs	r1, #128	@ 0x80
 8009fa8:	68f8      	ldr	r0, [r7, #12]
 8009faa:	f000 fb2d 	bl	800a608 <UART_WaitOnFlagUntilTimeout>
 8009fae:	4603      	mov	r3, r0
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d005      	beq.n	8009fc0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	2220      	movs	r2, #32
 8009fb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8009fbc:	2303      	movs	r3, #3
 8009fbe:	e03a      	b.n	800a036 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8009fc0:	69fb      	ldr	r3, [r7, #28]
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d10b      	bne.n	8009fde <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009fc6:	69bb      	ldr	r3, [r7, #24]
 8009fc8:	881b      	ldrh	r3, [r3, #0]
 8009fca:	461a      	mov	r2, r3
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009fd4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009fd6:	69bb      	ldr	r3, [r7, #24]
 8009fd8:	3302      	adds	r3, #2
 8009fda:	61bb      	str	r3, [r7, #24]
 8009fdc:	e007      	b.n	8009fee <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009fde:	69fb      	ldr	r3, [r7, #28]
 8009fe0:	781a      	ldrb	r2, [r3, #0]
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009fe8:	69fb      	ldr	r3, [r7, #28]
 8009fea:	3301      	adds	r3, #1
 8009fec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009ff2:	b29b      	uxth	r3, r3
 8009ff4:	3b01      	subs	r3, #1
 8009ff6:	b29a      	uxth	r2, r3
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a000:	b29b      	uxth	r3, r3
 800a002:	2b00      	cmp	r3, #0
 800a004:	d1cb      	bne.n	8009f9e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a006:	683b      	ldr	r3, [r7, #0]
 800a008:	9300      	str	r3, [sp, #0]
 800a00a:	697b      	ldr	r3, [r7, #20]
 800a00c:	2200      	movs	r2, #0
 800a00e:	2140      	movs	r1, #64	@ 0x40
 800a010:	68f8      	ldr	r0, [r7, #12]
 800a012:	f000 faf9 	bl	800a608 <UART_WaitOnFlagUntilTimeout>
 800a016:	4603      	mov	r3, r0
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d005      	beq.n	800a028 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	2220      	movs	r2, #32
 800a020:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800a024:	2303      	movs	r3, #3
 800a026:	e006      	b.n	800a036 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	2220      	movs	r2, #32
 800a02c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800a030:	2300      	movs	r3, #0
 800a032:	e000      	b.n	800a036 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800a034:	2302      	movs	r3, #2
  }
}
 800a036:	4618      	mov	r0, r3
 800a038:	3720      	adds	r7, #32
 800a03a:	46bd      	mov	sp, r7
 800a03c:	bd80      	pop	{r7, pc}

0800a03e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a03e:	b580      	push	{r7, lr}
 800a040:	b084      	sub	sp, #16
 800a042:	af00      	add	r7, sp, #0
 800a044:	60f8      	str	r0, [r7, #12]
 800a046:	60b9      	str	r1, [r7, #8]
 800a048:	4613      	mov	r3, r2
 800a04a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a052:	b2db      	uxtb	r3, r3
 800a054:	2b20      	cmp	r3, #32
 800a056:	d112      	bne.n	800a07e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800a058:	68bb      	ldr	r3, [r7, #8]
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d002      	beq.n	800a064 <HAL_UART_Receive_IT+0x26>
 800a05e:	88fb      	ldrh	r3, [r7, #6]
 800a060:	2b00      	cmp	r3, #0
 800a062:	d101      	bne.n	800a068 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800a064:	2301      	movs	r3, #1
 800a066:	e00b      	b.n	800a080 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	2200      	movs	r2, #0
 800a06c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800a06e:	88fb      	ldrh	r3, [r7, #6]
 800a070:	461a      	mov	r2, r3
 800a072:	68b9      	ldr	r1, [r7, #8]
 800a074:	68f8      	ldr	r0, [r7, #12]
 800a076:	f000 fb20 	bl	800a6ba <UART_Start_Receive_IT>
 800a07a:	4603      	mov	r3, r0
 800a07c:	e000      	b.n	800a080 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800a07e:	2302      	movs	r3, #2
  }
}
 800a080:	4618      	mov	r0, r3
 800a082:	3710      	adds	r7, #16
 800a084:	46bd      	mov	sp, r7
 800a086:	bd80      	pop	{r7, pc}

0800a088 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a088:	b580      	push	{r7, lr}
 800a08a:	b0ba      	sub	sp, #232	@ 0xe8
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	68db      	ldr	r3, [r3, #12]
 800a0a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	695b      	ldr	r3, [r3, #20]
 800a0aa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800a0ae:	2300      	movs	r3, #0
 800a0b0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800a0b4:	2300      	movs	r3, #0
 800a0b6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a0ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a0be:	f003 030f 	and.w	r3, r3, #15
 800a0c2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800a0c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d10f      	bne.n	800a0ee <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a0ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a0d2:	f003 0320 	and.w	r3, r3, #32
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d009      	beq.n	800a0ee <HAL_UART_IRQHandler+0x66>
 800a0da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a0de:	f003 0320 	and.w	r3, r3, #32
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d003      	beq.n	800a0ee <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a0e6:	6878      	ldr	r0, [r7, #4]
 800a0e8:	f000 fbfd 	bl	800a8e6 <UART_Receive_IT>
      return;
 800a0ec:	e273      	b.n	800a5d6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a0ee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	f000 80de 	beq.w	800a2b4 <HAL_UART_IRQHandler+0x22c>
 800a0f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a0fc:	f003 0301 	and.w	r3, r3, #1
 800a100:	2b00      	cmp	r3, #0
 800a102:	d106      	bne.n	800a112 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a104:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a108:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	f000 80d1 	beq.w	800a2b4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a112:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a116:	f003 0301 	and.w	r3, r3, #1
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d00b      	beq.n	800a136 <HAL_UART_IRQHandler+0xae>
 800a11e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a122:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a126:	2b00      	cmp	r3, #0
 800a128:	d005      	beq.n	800a136 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a12e:	f043 0201 	orr.w	r2, r3, #1
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a136:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a13a:	f003 0304 	and.w	r3, r3, #4
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d00b      	beq.n	800a15a <HAL_UART_IRQHandler+0xd2>
 800a142:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a146:	f003 0301 	and.w	r3, r3, #1
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d005      	beq.n	800a15a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a152:	f043 0202 	orr.w	r2, r3, #2
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a15a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a15e:	f003 0302 	and.w	r3, r3, #2
 800a162:	2b00      	cmp	r3, #0
 800a164:	d00b      	beq.n	800a17e <HAL_UART_IRQHandler+0xf6>
 800a166:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a16a:	f003 0301 	and.w	r3, r3, #1
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d005      	beq.n	800a17e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a176:	f043 0204 	orr.w	r2, r3, #4
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a17e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a182:	f003 0308 	and.w	r3, r3, #8
 800a186:	2b00      	cmp	r3, #0
 800a188:	d011      	beq.n	800a1ae <HAL_UART_IRQHandler+0x126>
 800a18a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a18e:	f003 0320 	and.w	r3, r3, #32
 800a192:	2b00      	cmp	r3, #0
 800a194:	d105      	bne.n	800a1a2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a196:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a19a:	f003 0301 	and.w	r3, r3, #1
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d005      	beq.n	800a1ae <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a1a6:	f043 0208 	orr.w	r2, r3, #8
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	f000 820a 	beq.w	800a5cc <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a1b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a1bc:	f003 0320 	and.w	r3, r3, #32
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d008      	beq.n	800a1d6 <HAL_UART_IRQHandler+0x14e>
 800a1c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a1c8:	f003 0320 	and.w	r3, r3, #32
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d002      	beq.n	800a1d6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800a1d0:	6878      	ldr	r0, [r7, #4]
 800a1d2:	f000 fb88 	bl	800a8e6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	695b      	ldr	r3, [r3, #20]
 800a1dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a1e0:	2b40      	cmp	r3, #64	@ 0x40
 800a1e2:	bf0c      	ite	eq
 800a1e4:	2301      	moveq	r3, #1
 800a1e6:	2300      	movne	r3, #0
 800a1e8:	b2db      	uxtb	r3, r3
 800a1ea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a1f2:	f003 0308 	and.w	r3, r3, #8
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d103      	bne.n	800a202 <HAL_UART_IRQHandler+0x17a>
 800a1fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d04f      	beq.n	800a2a2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a202:	6878      	ldr	r0, [r7, #4]
 800a204:	f000 fa93 	bl	800a72e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	695b      	ldr	r3, [r3, #20]
 800a20e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a212:	2b40      	cmp	r3, #64	@ 0x40
 800a214:	d141      	bne.n	800a29a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	3314      	adds	r3, #20
 800a21c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a220:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a224:	e853 3f00 	ldrex	r3, [r3]
 800a228:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a22c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a230:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a234:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	3314      	adds	r3, #20
 800a23e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a242:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a246:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a24a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a24e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a252:	e841 2300 	strex	r3, r2, [r1]
 800a256:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a25a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d1d9      	bne.n	800a216 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a266:	2b00      	cmp	r3, #0
 800a268:	d013      	beq.n	800a292 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a26e:	4a8a      	ldr	r2, [pc, #552]	@ (800a498 <HAL_UART_IRQHandler+0x410>)
 800a270:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a276:	4618      	mov	r0, r3
 800a278:	f7fc f863 	bl	8006342 <HAL_DMA_Abort_IT>
 800a27c:	4603      	mov	r3, r0
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d016      	beq.n	800a2b0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a286:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a288:	687a      	ldr	r2, [r7, #4]
 800a28a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800a28c:	4610      	mov	r0, r2
 800a28e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a290:	e00e      	b.n	800a2b0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a292:	6878      	ldr	r0, [r7, #4]
 800a294:	f7f8 f830 	bl	80022f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a298:	e00a      	b.n	800a2b0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a29a:	6878      	ldr	r0, [r7, #4]
 800a29c:	f7f8 f82c 	bl	80022f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a2a0:	e006      	b.n	800a2b0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a2a2:	6878      	ldr	r0, [r7, #4]
 800a2a4:	f7f8 f828 	bl	80022f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	2200      	movs	r2, #0
 800a2ac:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800a2ae:	e18d      	b.n	800a5cc <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a2b0:	bf00      	nop
    return;
 800a2b2:	e18b      	b.n	800a5cc <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2b8:	2b01      	cmp	r3, #1
 800a2ba:	f040 8167 	bne.w	800a58c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800a2be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a2c2:	f003 0310 	and.w	r3, r3, #16
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	f000 8160 	beq.w	800a58c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800a2cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a2d0:	f003 0310 	and.w	r3, r3, #16
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	f000 8159 	beq.w	800a58c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a2da:	2300      	movs	r3, #0
 800a2dc:	60bb      	str	r3, [r7, #8]
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	60bb      	str	r3, [r7, #8]
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	685b      	ldr	r3, [r3, #4]
 800a2ec:	60bb      	str	r3, [r7, #8]
 800a2ee:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	695b      	ldr	r3, [r3, #20]
 800a2f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a2fa:	2b40      	cmp	r3, #64	@ 0x40
 800a2fc:	f040 80ce 	bne.w	800a49c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	685b      	ldr	r3, [r3, #4]
 800a308:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a30c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a310:	2b00      	cmp	r3, #0
 800a312:	f000 80a9 	beq.w	800a468 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a31a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a31e:	429a      	cmp	r2, r3
 800a320:	f080 80a2 	bcs.w	800a468 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a32a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a330:	69db      	ldr	r3, [r3, #28]
 800a332:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a336:	f000 8088 	beq.w	800a44a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	330c      	adds	r3, #12
 800a340:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a344:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a348:	e853 3f00 	ldrex	r3, [r3]
 800a34c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a350:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a354:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a358:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	330c      	adds	r3, #12
 800a362:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800a366:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a36a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a36e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a372:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a376:	e841 2300 	strex	r3, r2, [r1]
 800a37a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a37e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a382:	2b00      	cmp	r3, #0
 800a384:	d1d9      	bne.n	800a33a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	3314      	adds	r3, #20
 800a38c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a38e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a390:	e853 3f00 	ldrex	r3, [r3]
 800a394:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a396:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a398:	f023 0301 	bic.w	r3, r3, #1
 800a39c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	3314      	adds	r3, #20
 800a3a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a3aa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a3ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3b0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a3b2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a3b6:	e841 2300 	strex	r3, r2, [r1]
 800a3ba:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a3bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d1e1      	bne.n	800a386 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	3314      	adds	r3, #20
 800a3c8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3ca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a3cc:	e853 3f00 	ldrex	r3, [r3]
 800a3d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a3d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a3d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a3d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	3314      	adds	r3, #20
 800a3e2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a3e6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a3e8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3ea:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a3ec:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a3ee:	e841 2300 	strex	r3, r2, [r1]
 800a3f2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a3f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d1e3      	bne.n	800a3c2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	2220      	movs	r2, #32
 800a3fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	2200      	movs	r2, #0
 800a406:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	330c      	adds	r3, #12
 800a40e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a410:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a412:	e853 3f00 	ldrex	r3, [r3]
 800a416:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a418:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a41a:	f023 0310 	bic.w	r3, r3, #16
 800a41e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	330c      	adds	r3, #12
 800a428:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800a42c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800a42e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a430:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a432:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a434:	e841 2300 	strex	r3, r2, [r1]
 800a438:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a43a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d1e3      	bne.n	800a408 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a444:	4618      	mov	r0, r3
 800a446:	f7fb ff0c 	bl	8006262 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	2202      	movs	r2, #2
 800a44e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a458:	b29b      	uxth	r3, r3
 800a45a:	1ad3      	subs	r3, r2, r3
 800a45c:	b29b      	uxth	r3, r3
 800a45e:	4619      	mov	r1, r3
 800a460:	6878      	ldr	r0, [r7, #4]
 800a462:	f000 f8c5 	bl	800a5f0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800a466:	e0b3      	b.n	800a5d0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a46c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a470:	429a      	cmp	r2, r3
 800a472:	f040 80ad 	bne.w	800a5d0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a47a:	69db      	ldr	r3, [r3, #28]
 800a47c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a480:	f040 80a6 	bne.w	800a5d0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	2202      	movs	r2, #2
 800a488:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a48e:	4619      	mov	r1, r3
 800a490:	6878      	ldr	r0, [r7, #4]
 800a492:	f000 f8ad 	bl	800a5f0 <HAL_UARTEx_RxEventCallback>
      return;
 800a496:	e09b      	b.n	800a5d0 <HAL_UART_IRQHandler+0x548>
 800a498:	0800a7f5 	.word	0x0800a7f5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a4a4:	b29b      	uxth	r3, r3
 800a4a6:	1ad3      	subs	r3, r2, r3
 800a4a8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a4b0:	b29b      	uxth	r3, r3
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	f000 808e 	beq.w	800a5d4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800a4b8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	f000 8089 	beq.w	800a5d4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	330c      	adds	r3, #12
 800a4c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4cc:	e853 3f00 	ldrex	r3, [r3]
 800a4d0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a4d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a4d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a4d8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	330c      	adds	r3, #12
 800a4e2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800a4e6:	647a      	str	r2, [r7, #68]	@ 0x44
 800a4e8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4ea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a4ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a4ee:	e841 2300 	strex	r3, r2, [r1]
 800a4f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a4f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d1e3      	bne.n	800a4c2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	3314      	adds	r3, #20
 800a500:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a504:	e853 3f00 	ldrex	r3, [r3]
 800a508:	623b      	str	r3, [r7, #32]
   return(result);
 800a50a:	6a3b      	ldr	r3, [r7, #32]
 800a50c:	f023 0301 	bic.w	r3, r3, #1
 800a510:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	3314      	adds	r3, #20
 800a51a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a51e:	633a      	str	r2, [r7, #48]	@ 0x30
 800a520:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a522:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a524:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a526:	e841 2300 	strex	r3, r2, [r1]
 800a52a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a52c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d1e3      	bne.n	800a4fa <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	2220      	movs	r2, #32
 800a536:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	2200      	movs	r2, #0
 800a53e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	330c      	adds	r3, #12
 800a546:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a548:	693b      	ldr	r3, [r7, #16]
 800a54a:	e853 3f00 	ldrex	r3, [r3]
 800a54e:	60fb      	str	r3, [r7, #12]
   return(result);
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	f023 0310 	bic.w	r3, r3, #16
 800a556:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	330c      	adds	r3, #12
 800a560:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800a564:	61fa      	str	r2, [r7, #28]
 800a566:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a568:	69b9      	ldr	r1, [r7, #24]
 800a56a:	69fa      	ldr	r2, [r7, #28]
 800a56c:	e841 2300 	strex	r3, r2, [r1]
 800a570:	617b      	str	r3, [r7, #20]
   return(result);
 800a572:	697b      	ldr	r3, [r7, #20]
 800a574:	2b00      	cmp	r3, #0
 800a576:	d1e3      	bne.n	800a540 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	2202      	movs	r2, #2
 800a57c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a57e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a582:	4619      	mov	r1, r3
 800a584:	6878      	ldr	r0, [r7, #4]
 800a586:	f000 f833 	bl	800a5f0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a58a:	e023      	b.n	800a5d4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a58c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a590:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a594:	2b00      	cmp	r3, #0
 800a596:	d009      	beq.n	800a5ac <HAL_UART_IRQHandler+0x524>
 800a598:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a59c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d003      	beq.n	800a5ac <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800a5a4:	6878      	ldr	r0, [r7, #4]
 800a5a6:	f000 f936 	bl	800a816 <UART_Transmit_IT>
    return;
 800a5aa:	e014      	b.n	800a5d6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a5ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a5b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d00e      	beq.n	800a5d6 <HAL_UART_IRQHandler+0x54e>
 800a5b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a5bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d008      	beq.n	800a5d6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800a5c4:	6878      	ldr	r0, [r7, #4]
 800a5c6:	f000 f976 	bl	800a8b6 <UART_EndTransmit_IT>
    return;
 800a5ca:	e004      	b.n	800a5d6 <HAL_UART_IRQHandler+0x54e>
    return;
 800a5cc:	bf00      	nop
 800a5ce:	e002      	b.n	800a5d6 <HAL_UART_IRQHandler+0x54e>
      return;
 800a5d0:	bf00      	nop
 800a5d2:	e000      	b.n	800a5d6 <HAL_UART_IRQHandler+0x54e>
      return;
 800a5d4:	bf00      	nop
  }
}
 800a5d6:	37e8      	adds	r7, #232	@ 0xe8
 800a5d8:	46bd      	mov	sp, r7
 800a5da:	bd80      	pop	{r7, pc}

0800a5dc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a5dc:	b480      	push	{r7}
 800a5de:	b083      	sub	sp, #12
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a5e4:	bf00      	nop
 800a5e6:	370c      	adds	r7, #12
 800a5e8:	46bd      	mov	sp, r7
 800a5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ee:	4770      	bx	lr

0800a5f0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a5f0:	b480      	push	{r7}
 800a5f2:	b083      	sub	sp, #12
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	6078      	str	r0, [r7, #4]
 800a5f8:	460b      	mov	r3, r1
 800a5fa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a5fc:	bf00      	nop
 800a5fe:	370c      	adds	r7, #12
 800a600:	46bd      	mov	sp, r7
 800a602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a606:	4770      	bx	lr

0800a608 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a608:	b580      	push	{r7, lr}
 800a60a:	b086      	sub	sp, #24
 800a60c:	af00      	add	r7, sp, #0
 800a60e:	60f8      	str	r0, [r7, #12]
 800a610:	60b9      	str	r1, [r7, #8]
 800a612:	603b      	str	r3, [r7, #0]
 800a614:	4613      	mov	r3, r2
 800a616:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a618:	e03b      	b.n	800a692 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a61a:	6a3b      	ldr	r3, [r7, #32]
 800a61c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a620:	d037      	beq.n	800a692 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a622:	f7fb fcdd 	bl	8005fe0 <HAL_GetTick>
 800a626:	4602      	mov	r2, r0
 800a628:	683b      	ldr	r3, [r7, #0]
 800a62a:	1ad3      	subs	r3, r2, r3
 800a62c:	6a3a      	ldr	r2, [r7, #32]
 800a62e:	429a      	cmp	r2, r3
 800a630:	d302      	bcc.n	800a638 <UART_WaitOnFlagUntilTimeout+0x30>
 800a632:	6a3b      	ldr	r3, [r7, #32]
 800a634:	2b00      	cmp	r3, #0
 800a636:	d101      	bne.n	800a63c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a638:	2303      	movs	r3, #3
 800a63a:	e03a      	b.n	800a6b2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	68db      	ldr	r3, [r3, #12]
 800a642:	f003 0304 	and.w	r3, r3, #4
 800a646:	2b00      	cmp	r3, #0
 800a648:	d023      	beq.n	800a692 <UART_WaitOnFlagUntilTimeout+0x8a>
 800a64a:	68bb      	ldr	r3, [r7, #8]
 800a64c:	2b80      	cmp	r3, #128	@ 0x80
 800a64e:	d020      	beq.n	800a692 <UART_WaitOnFlagUntilTimeout+0x8a>
 800a650:	68bb      	ldr	r3, [r7, #8]
 800a652:	2b40      	cmp	r3, #64	@ 0x40
 800a654:	d01d      	beq.n	800a692 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	f003 0308 	and.w	r3, r3, #8
 800a660:	2b08      	cmp	r3, #8
 800a662:	d116      	bne.n	800a692 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800a664:	2300      	movs	r3, #0
 800a666:	617b      	str	r3, [r7, #20]
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	617b      	str	r3, [r7, #20]
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	685b      	ldr	r3, [r3, #4]
 800a676:	617b      	str	r3, [r7, #20]
 800a678:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a67a:	68f8      	ldr	r0, [r7, #12]
 800a67c:	f000 f857 	bl	800a72e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	2208      	movs	r2, #8
 800a684:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	2200      	movs	r2, #0
 800a68a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800a68e:	2301      	movs	r3, #1
 800a690:	e00f      	b.n	800a6b2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	681a      	ldr	r2, [r3, #0]
 800a698:	68bb      	ldr	r3, [r7, #8]
 800a69a:	4013      	ands	r3, r2
 800a69c:	68ba      	ldr	r2, [r7, #8]
 800a69e:	429a      	cmp	r2, r3
 800a6a0:	bf0c      	ite	eq
 800a6a2:	2301      	moveq	r3, #1
 800a6a4:	2300      	movne	r3, #0
 800a6a6:	b2db      	uxtb	r3, r3
 800a6a8:	461a      	mov	r2, r3
 800a6aa:	79fb      	ldrb	r3, [r7, #7]
 800a6ac:	429a      	cmp	r2, r3
 800a6ae:	d0b4      	beq.n	800a61a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a6b0:	2300      	movs	r3, #0
}
 800a6b2:	4618      	mov	r0, r3
 800a6b4:	3718      	adds	r7, #24
 800a6b6:	46bd      	mov	sp, r7
 800a6b8:	bd80      	pop	{r7, pc}

0800a6ba <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a6ba:	b480      	push	{r7}
 800a6bc:	b085      	sub	sp, #20
 800a6be:	af00      	add	r7, sp, #0
 800a6c0:	60f8      	str	r0, [r7, #12]
 800a6c2:	60b9      	str	r1, [r7, #8]
 800a6c4:	4613      	mov	r3, r2
 800a6c6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	68ba      	ldr	r2, [r7, #8]
 800a6cc:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	88fa      	ldrh	r2, [r7, #6]
 800a6d2:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	88fa      	ldrh	r2, [r7, #6]
 800a6d8:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	2200      	movs	r2, #0
 800a6de:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	2222      	movs	r2, #34	@ 0x22
 800a6e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	691b      	ldr	r3, [r3, #16]
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d007      	beq.n	800a700 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	68da      	ldr	r2, [r3, #12]
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a6fe:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	695a      	ldr	r2, [r3, #20]
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	f042 0201 	orr.w	r2, r2, #1
 800a70e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	68da      	ldr	r2, [r3, #12]
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	f042 0220 	orr.w	r2, r2, #32
 800a71e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a720:	2300      	movs	r3, #0
}
 800a722:	4618      	mov	r0, r3
 800a724:	3714      	adds	r7, #20
 800a726:	46bd      	mov	sp, r7
 800a728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a72c:	4770      	bx	lr

0800a72e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a72e:	b480      	push	{r7}
 800a730:	b095      	sub	sp, #84	@ 0x54
 800a732:	af00      	add	r7, sp, #0
 800a734:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	330c      	adds	r3, #12
 800a73c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a73e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a740:	e853 3f00 	ldrex	r3, [r3]
 800a744:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a748:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a74c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	330c      	adds	r3, #12
 800a754:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a756:	643a      	str	r2, [r7, #64]	@ 0x40
 800a758:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a75a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a75c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a75e:	e841 2300 	strex	r3, r2, [r1]
 800a762:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a766:	2b00      	cmp	r3, #0
 800a768:	d1e5      	bne.n	800a736 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	3314      	adds	r3, #20
 800a770:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a772:	6a3b      	ldr	r3, [r7, #32]
 800a774:	e853 3f00 	ldrex	r3, [r3]
 800a778:	61fb      	str	r3, [r7, #28]
   return(result);
 800a77a:	69fb      	ldr	r3, [r7, #28]
 800a77c:	f023 0301 	bic.w	r3, r3, #1
 800a780:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	3314      	adds	r3, #20
 800a788:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a78a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a78c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a78e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a790:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a792:	e841 2300 	strex	r3, r2, [r1]
 800a796:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d1e5      	bne.n	800a76a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a7a2:	2b01      	cmp	r3, #1
 800a7a4:	d119      	bne.n	800a7da <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	330c      	adds	r3, #12
 800a7ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	e853 3f00 	ldrex	r3, [r3]
 800a7b4:	60bb      	str	r3, [r7, #8]
   return(result);
 800a7b6:	68bb      	ldr	r3, [r7, #8]
 800a7b8:	f023 0310 	bic.w	r3, r3, #16
 800a7bc:	647b      	str	r3, [r7, #68]	@ 0x44
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	330c      	adds	r3, #12
 800a7c4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a7c6:	61ba      	str	r2, [r7, #24]
 800a7c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7ca:	6979      	ldr	r1, [r7, #20]
 800a7cc:	69ba      	ldr	r2, [r7, #24]
 800a7ce:	e841 2300 	strex	r3, r2, [r1]
 800a7d2:	613b      	str	r3, [r7, #16]
   return(result);
 800a7d4:	693b      	ldr	r3, [r7, #16]
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d1e5      	bne.n	800a7a6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	2220      	movs	r2, #32
 800a7de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	2200      	movs	r2, #0
 800a7e6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800a7e8:	bf00      	nop
 800a7ea:	3754      	adds	r7, #84	@ 0x54
 800a7ec:	46bd      	mov	sp, r7
 800a7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f2:	4770      	bx	lr

0800a7f4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a7f4:	b580      	push	{r7, lr}
 800a7f6:	b084      	sub	sp, #16
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a800:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	2200      	movs	r2, #0
 800a806:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a808:	68f8      	ldr	r0, [r7, #12]
 800a80a:	f7f7 fd75 	bl	80022f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a80e:	bf00      	nop
 800a810:	3710      	adds	r7, #16
 800a812:	46bd      	mov	sp, r7
 800a814:	bd80      	pop	{r7, pc}

0800a816 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a816:	b480      	push	{r7}
 800a818:	b085      	sub	sp, #20
 800a81a:	af00      	add	r7, sp, #0
 800a81c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a824:	b2db      	uxtb	r3, r3
 800a826:	2b21      	cmp	r3, #33	@ 0x21
 800a828:	d13e      	bne.n	800a8a8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	689b      	ldr	r3, [r3, #8]
 800a82e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a832:	d114      	bne.n	800a85e <UART_Transmit_IT+0x48>
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	691b      	ldr	r3, [r3, #16]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d110      	bne.n	800a85e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	6a1b      	ldr	r3, [r3, #32]
 800a840:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	881b      	ldrh	r3, [r3, #0]
 800a846:	461a      	mov	r2, r3
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a850:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	6a1b      	ldr	r3, [r3, #32]
 800a856:	1c9a      	adds	r2, r3, #2
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	621a      	str	r2, [r3, #32]
 800a85c:	e008      	b.n	800a870 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	6a1b      	ldr	r3, [r3, #32]
 800a862:	1c59      	adds	r1, r3, #1
 800a864:	687a      	ldr	r2, [r7, #4]
 800a866:	6211      	str	r1, [r2, #32]
 800a868:	781a      	ldrb	r2, [r3, #0]
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a874:	b29b      	uxth	r3, r3
 800a876:	3b01      	subs	r3, #1
 800a878:	b29b      	uxth	r3, r3
 800a87a:	687a      	ldr	r2, [r7, #4]
 800a87c:	4619      	mov	r1, r3
 800a87e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800a880:	2b00      	cmp	r3, #0
 800a882:	d10f      	bne.n	800a8a4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	68da      	ldr	r2, [r3, #12]
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a892:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	68da      	ldr	r2, [r3, #12]
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a8a2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	e000      	b.n	800a8aa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a8a8:	2302      	movs	r3, #2
  }
}
 800a8aa:	4618      	mov	r0, r3
 800a8ac:	3714      	adds	r7, #20
 800a8ae:	46bd      	mov	sp, r7
 800a8b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b4:	4770      	bx	lr

0800a8b6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a8b6:	b580      	push	{r7, lr}
 800a8b8:	b082      	sub	sp, #8
 800a8ba:	af00      	add	r7, sp, #0
 800a8bc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	68da      	ldr	r2, [r3, #12]
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a8cc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	2220      	movs	r2, #32
 800a8d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a8d6:	6878      	ldr	r0, [r7, #4]
 800a8d8:	f7ff fe80 	bl	800a5dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a8dc:	2300      	movs	r3, #0
}
 800a8de:	4618      	mov	r0, r3
 800a8e0:	3708      	adds	r7, #8
 800a8e2:	46bd      	mov	sp, r7
 800a8e4:	bd80      	pop	{r7, pc}

0800a8e6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a8e6:	b580      	push	{r7, lr}
 800a8e8:	b08c      	sub	sp, #48	@ 0x30
 800a8ea:	af00      	add	r7, sp, #0
 800a8ec:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800a8ee:	2300      	movs	r3, #0
 800a8f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800a8f2:	2300      	movs	r3, #0
 800a8f4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a8fc:	b2db      	uxtb	r3, r3
 800a8fe:	2b22      	cmp	r3, #34	@ 0x22
 800a900:	f040 80aa 	bne.w	800aa58 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	689b      	ldr	r3, [r3, #8]
 800a908:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a90c:	d115      	bne.n	800a93a <UART_Receive_IT+0x54>
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	691b      	ldr	r3, [r3, #16]
 800a912:	2b00      	cmp	r3, #0
 800a914:	d111      	bne.n	800a93a <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a91a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	685b      	ldr	r3, [r3, #4]
 800a922:	b29b      	uxth	r3, r3
 800a924:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a928:	b29a      	uxth	r2, r3
 800a92a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a92c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a932:	1c9a      	adds	r2, r3, #2
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	629a      	str	r2, [r3, #40]	@ 0x28
 800a938:	e024      	b.n	800a984 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a93e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	689b      	ldr	r3, [r3, #8]
 800a944:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a948:	d007      	beq.n	800a95a <UART_Receive_IT+0x74>
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	689b      	ldr	r3, [r3, #8]
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d10a      	bne.n	800a968 <UART_Receive_IT+0x82>
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	691b      	ldr	r3, [r3, #16]
 800a956:	2b00      	cmp	r3, #0
 800a958:	d106      	bne.n	800a968 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	685b      	ldr	r3, [r3, #4]
 800a960:	b2da      	uxtb	r2, r3
 800a962:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a964:	701a      	strb	r2, [r3, #0]
 800a966:	e008      	b.n	800a97a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	685b      	ldr	r3, [r3, #4]
 800a96e:	b2db      	uxtb	r3, r3
 800a970:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a974:	b2da      	uxtb	r2, r3
 800a976:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a978:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a97e:	1c5a      	adds	r2, r3, #1
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a988:	b29b      	uxth	r3, r3
 800a98a:	3b01      	subs	r3, #1
 800a98c:	b29b      	uxth	r3, r3
 800a98e:	687a      	ldr	r2, [r7, #4]
 800a990:	4619      	mov	r1, r3
 800a992:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800a994:	2b00      	cmp	r3, #0
 800a996:	d15d      	bne.n	800aa54 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	68da      	ldr	r2, [r3, #12]
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	f022 0220 	bic.w	r2, r2, #32
 800a9a6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	68da      	ldr	r2, [r3, #12]
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a9b6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	695a      	ldr	r2, [r3, #20]
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	f022 0201 	bic.w	r2, r2, #1
 800a9c6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	2220      	movs	r2, #32
 800a9cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	2200      	movs	r2, #0
 800a9d4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9da:	2b01      	cmp	r3, #1
 800a9dc:	d135      	bne.n	800aa4a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	2200      	movs	r2, #0
 800a9e2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	330c      	adds	r3, #12
 800a9ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9ec:	697b      	ldr	r3, [r7, #20]
 800a9ee:	e853 3f00 	ldrex	r3, [r3]
 800a9f2:	613b      	str	r3, [r7, #16]
   return(result);
 800a9f4:	693b      	ldr	r3, [r7, #16]
 800a9f6:	f023 0310 	bic.w	r3, r3, #16
 800a9fa:	627b      	str	r3, [r7, #36]	@ 0x24
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	330c      	adds	r3, #12
 800aa02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aa04:	623a      	str	r2, [r7, #32]
 800aa06:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa08:	69f9      	ldr	r1, [r7, #28]
 800aa0a:	6a3a      	ldr	r2, [r7, #32]
 800aa0c:	e841 2300 	strex	r3, r2, [r1]
 800aa10:	61bb      	str	r3, [r7, #24]
   return(result);
 800aa12:	69bb      	ldr	r3, [r7, #24]
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d1e5      	bne.n	800a9e4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	f003 0310 	and.w	r3, r3, #16
 800aa22:	2b10      	cmp	r3, #16
 800aa24:	d10a      	bne.n	800aa3c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800aa26:	2300      	movs	r3, #0
 800aa28:	60fb      	str	r3, [r7, #12]
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	60fb      	str	r3, [r7, #12]
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	685b      	ldr	r3, [r3, #4]
 800aa38:	60fb      	str	r3, [r7, #12]
 800aa3a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800aa40:	4619      	mov	r1, r3
 800aa42:	6878      	ldr	r0, [r7, #4]
 800aa44:	f7ff fdd4 	bl	800a5f0 <HAL_UARTEx_RxEventCallback>
 800aa48:	e002      	b.n	800aa50 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800aa4a:	6878      	ldr	r0, [r7, #4]
 800aa4c:	f7f7 fbfc 	bl	8002248 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800aa50:	2300      	movs	r3, #0
 800aa52:	e002      	b.n	800aa5a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800aa54:	2300      	movs	r3, #0
 800aa56:	e000      	b.n	800aa5a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800aa58:	2302      	movs	r3, #2
  }
}
 800aa5a:	4618      	mov	r0, r3
 800aa5c:	3730      	adds	r7, #48	@ 0x30
 800aa5e:	46bd      	mov	sp, r7
 800aa60:	bd80      	pop	{r7, pc}
	...

0800aa64 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800aa64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800aa68:	b0c0      	sub	sp, #256	@ 0x100
 800aa6a:	af00      	add	r7, sp, #0
 800aa6c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800aa70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	691b      	ldr	r3, [r3, #16]
 800aa78:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800aa7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aa80:	68d9      	ldr	r1, [r3, #12]
 800aa82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aa86:	681a      	ldr	r2, [r3, #0]
 800aa88:	ea40 0301 	orr.w	r3, r0, r1
 800aa8c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800aa8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aa92:	689a      	ldr	r2, [r3, #8]
 800aa94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aa98:	691b      	ldr	r3, [r3, #16]
 800aa9a:	431a      	orrs	r2, r3
 800aa9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aaa0:	695b      	ldr	r3, [r3, #20]
 800aaa2:	431a      	orrs	r2, r3
 800aaa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aaa8:	69db      	ldr	r3, [r3, #28]
 800aaaa:	4313      	orrs	r3, r2
 800aaac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800aab0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	68db      	ldr	r3, [r3, #12]
 800aab8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800aabc:	f021 010c 	bic.w	r1, r1, #12
 800aac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aac4:	681a      	ldr	r2, [r3, #0]
 800aac6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800aaca:	430b      	orrs	r3, r1
 800aacc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800aace:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	695b      	ldr	r3, [r3, #20]
 800aad6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800aada:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aade:	6999      	ldr	r1, [r3, #24]
 800aae0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aae4:	681a      	ldr	r2, [r3, #0]
 800aae6:	ea40 0301 	orr.w	r3, r0, r1
 800aaea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800aaec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aaf0:	681a      	ldr	r2, [r3, #0]
 800aaf2:	4b8f      	ldr	r3, [pc, #572]	@ (800ad30 <UART_SetConfig+0x2cc>)
 800aaf4:	429a      	cmp	r2, r3
 800aaf6:	d005      	beq.n	800ab04 <UART_SetConfig+0xa0>
 800aaf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aafc:	681a      	ldr	r2, [r3, #0]
 800aafe:	4b8d      	ldr	r3, [pc, #564]	@ (800ad34 <UART_SetConfig+0x2d0>)
 800ab00:	429a      	cmp	r2, r3
 800ab02:	d104      	bne.n	800ab0e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800ab04:	f7fd fbcc 	bl	80082a0 <HAL_RCC_GetPCLK2Freq>
 800ab08:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800ab0c:	e003      	b.n	800ab16 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800ab0e:	f7fd fbb3 	bl	8008278 <HAL_RCC_GetPCLK1Freq>
 800ab12:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ab16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ab1a:	69db      	ldr	r3, [r3, #28]
 800ab1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ab20:	f040 810c 	bne.w	800ad3c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800ab24:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ab28:	2200      	movs	r2, #0
 800ab2a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800ab2e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800ab32:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800ab36:	4622      	mov	r2, r4
 800ab38:	462b      	mov	r3, r5
 800ab3a:	1891      	adds	r1, r2, r2
 800ab3c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800ab3e:	415b      	adcs	r3, r3
 800ab40:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ab42:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800ab46:	4621      	mov	r1, r4
 800ab48:	eb12 0801 	adds.w	r8, r2, r1
 800ab4c:	4629      	mov	r1, r5
 800ab4e:	eb43 0901 	adc.w	r9, r3, r1
 800ab52:	f04f 0200 	mov.w	r2, #0
 800ab56:	f04f 0300 	mov.w	r3, #0
 800ab5a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800ab5e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800ab62:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800ab66:	4690      	mov	r8, r2
 800ab68:	4699      	mov	r9, r3
 800ab6a:	4623      	mov	r3, r4
 800ab6c:	eb18 0303 	adds.w	r3, r8, r3
 800ab70:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800ab74:	462b      	mov	r3, r5
 800ab76:	eb49 0303 	adc.w	r3, r9, r3
 800ab7a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800ab7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ab82:	685b      	ldr	r3, [r3, #4]
 800ab84:	2200      	movs	r2, #0
 800ab86:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800ab8a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800ab8e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800ab92:	460b      	mov	r3, r1
 800ab94:	18db      	adds	r3, r3, r3
 800ab96:	653b      	str	r3, [r7, #80]	@ 0x50
 800ab98:	4613      	mov	r3, r2
 800ab9a:	eb42 0303 	adc.w	r3, r2, r3
 800ab9e:	657b      	str	r3, [r7, #84]	@ 0x54
 800aba0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800aba4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800aba8:	f7f6 f87e 	bl	8000ca8 <__aeabi_uldivmod>
 800abac:	4602      	mov	r2, r0
 800abae:	460b      	mov	r3, r1
 800abb0:	4b61      	ldr	r3, [pc, #388]	@ (800ad38 <UART_SetConfig+0x2d4>)
 800abb2:	fba3 2302 	umull	r2, r3, r3, r2
 800abb6:	095b      	lsrs	r3, r3, #5
 800abb8:	011c      	lsls	r4, r3, #4
 800abba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800abbe:	2200      	movs	r2, #0
 800abc0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800abc4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800abc8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800abcc:	4642      	mov	r2, r8
 800abce:	464b      	mov	r3, r9
 800abd0:	1891      	adds	r1, r2, r2
 800abd2:	64b9      	str	r1, [r7, #72]	@ 0x48
 800abd4:	415b      	adcs	r3, r3
 800abd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800abd8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800abdc:	4641      	mov	r1, r8
 800abde:	eb12 0a01 	adds.w	sl, r2, r1
 800abe2:	4649      	mov	r1, r9
 800abe4:	eb43 0b01 	adc.w	fp, r3, r1
 800abe8:	f04f 0200 	mov.w	r2, #0
 800abec:	f04f 0300 	mov.w	r3, #0
 800abf0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800abf4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800abf8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800abfc:	4692      	mov	sl, r2
 800abfe:	469b      	mov	fp, r3
 800ac00:	4643      	mov	r3, r8
 800ac02:	eb1a 0303 	adds.w	r3, sl, r3
 800ac06:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ac0a:	464b      	mov	r3, r9
 800ac0c:	eb4b 0303 	adc.w	r3, fp, r3
 800ac10:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800ac14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ac18:	685b      	ldr	r3, [r3, #4]
 800ac1a:	2200      	movs	r2, #0
 800ac1c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ac20:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800ac24:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800ac28:	460b      	mov	r3, r1
 800ac2a:	18db      	adds	r3, r3, r3
 800ac2c:	643b      	str	r3, [r7, #64]	@ 0x40
 800ac2e:	4613      	mov	r3, r2
 800ac30:	eb42 0303 	adc.w	r3, r2, r3
 800ac34:	647b      	str	r3, [r7, #68]	@ 0x44
 800ac36:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800ac3a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800ac3e:	f7f6 f833 	bl	8000ca8 <__aeabi_uldivmod>
 800ac42:	4602      	mov	r2, r0
 800ac44:	460b      	mov	r3, r1
 800ac46:	4611      	mov	r1, r2
 800ac48:	4b3b      	ldr	r3, [pc, #236]	@ (800ad38 <UART_SetConfig+0x2d4>)
 800ac4a:	fba3 2301 	umull	r2, r3, r3, r1
 800ac4e:	095b      	lsrs	r3, r3, #5
 800ac50:	2264      	movs	r2, #100	@ 0x64
 800ac52:	fb02 f303 	mul.w	r3, r2, r3
 800ac56:	1acb      	subs	r3, r1, r3
 800ac58:	00db      	lsls	r3, r3, #3
 800ac5a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800ac5e:	4b36      	ldr	r3, [pc, #216]	@ (800ad38 <UART_SetConfig+0x2d4>)
 800ac60:	fba3 2302 	umull	r2, r3, r3, r2
 800ac64:	095b      	lsrs	r3, r3, #5
 800ac66:	005b      	lsls	r3, r3, #1
 800ac68:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800ac6c:	441c      	add	r4, r3
 800ac6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ac72:	2200      	movs	r2, #0
 800ac74:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ac78:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800ac7c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800ac80:	4642      	mov	r2, r8
 800ac82:	464b      	mov	r3, r9
 800ac84:	1891      	adds	r1, r2, r2
 800ac86:	63b9      	str	r1, [r7, #56]	@ 0x38
 800ac88:	415b      	adcs	r3, r3
 800ac8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ac8c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800ac90:	4641      	mov	r1, r8
 800ac92:	1851      	adds	r1, r2, r1
 800ac94:	6339      	str	r1, [r7, #48]	@ 0x30
 800ac96:	4649      	mov	r1, r9
 800ac98:	414b      	adcs	r3, r1
 800ac9a:	637b      	str	r3, [r7, #52]	@ 0x34
 800ac9c:	f04f 0200 	mov.w	r2, #0
 800aca0:	f04f 0300 	mov.w	r3, #0
 800aca4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800aca8:	4659      	mov	r1, fp
 800acaa:	00cb      	lsls	r3, r1, #3
 800acac:	4651      	mov	r1, sl
 800acae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800acb2:	4651      	mov	r1, sl
 800acb4:	00ca      	lsls	r2, r1, #3
 800acb6:	4610      	mov	r0, r2
 800acb8:	4619      	mov	r1, r3
 800acba:	4603      	mov	r3, r0
 800acbc:	4642      	mov	r2, r8
 800acbe:	189b      	adds	r3, r3, r2
 800acc0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800acc4:	464b      	mov	r3, r9
 800acc6:	460a      	mov	r2, r1
 800acc8:	eb42 0303 	adc.w	r3, r2, r3
 800accc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800acd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800acd4:	685b      	ldr	r3, [r3, #4]
 800acd6:	2200      	movs	r2, #0
 800acd8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800acdc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800ace0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800ace4:	460b      	mov	r3, r1
 800ace6:	18db      	adds	r3, r3, r3
 800ace8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800acea:	4613      	mov	r3, r2
 800acec:	eb42 0303 	adc.w	r3, r2, r3
 800acf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800acf2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800acf6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800acfa:	f7f5 ffd5 	bl	8000ca8 <__aeabi_uldivmod>
 800acfe:	4602      	mov	r2, r0
 800ad00:	460b      	mov	r3, r1
 800ad02:	4b0d      	ldr	r3, [pc, #52]	@ (800ad38 <UART_SetConfig+0x2d4>)
 800ad04:	fba3 1302 	umull	r1, r3, r3, r2
 800ad08:	095b      	lsrs	r3, r3, #5
 800ad0a:	2164      	movs	r1, #100	@ 0x64
 800ad0c:	fb01 f303 	mul.w	r3, r1, r3
 800ad10:	1ad3      	subs	r3, r2, r3
 800ad12:	00db      	lsls	r3, r3, #3
 800ad14:	3332      	adds	r3, #50	@ 0x32
 800ad16:	4a08      	ldr	r2, [pc, #32]	@ (800ad38 <UART_SetConfig+0x2d4>)
 800ad18:	fba2 2303 	umull	r2, r3, r2, r3
 800ad1c:	095b      	lsrs	r3, r3, #5
 800ad1e:	f003 0207 	and.w	r2, r3, #7
 800ad22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	4422      	add	r2, r4
 800ad2a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800ad2c:	e106      	b.n	800af3c <UART_SetConfig+0x4d8>
 800ad2e:	bf00      	nop
 800ad30:	40011000 	.word	0x40011000
 800ad34:	40011400 	.word	0x40011400
 800ad38:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ad3c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ad40:	2200      	movs	r2, #0
 800ad42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ad46:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800ad4a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800ad4e:	4642      	mov	r2, r8
 800ad50:	464b      	mov	r3, r9
 800ad52:	1891      	adds	r1, r2, r2
 800ad54:	6239      	str	r1, [r7, #32]
 800ad56:	415b      	adcs	r3, r3
 800ad58:	627b      	str	r3, [r7, #36]	@ 0x24
 800ad5a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ad5e:	4641      	mov	r1, r8
 800ad60:	1854      	adds	r4, r2, r1
 800ad62:	4649      	mov	r1, r9
 800ad64:	eb43 0501 	adc.w	r5, r3, r1
 800ad68:	f04f 0200 	mov.w	r2, #0
 800ad6c:	f04f 0300 	mov.w	r3, #0
 800ad70:	00eb      	lsls	r3, r5, #3
 800ad72:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800ad76:	00e2      	lsls	r2, r4, #3
 800ad78:	4614      	mov	r4, r2
 800ad7a:	461d      	mov	r5, r3
 800ad7c:	4643      	mov	r3, r8
 800ad7e:	18e3      	adds	r3, r4, r3
 800ad80:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ad84:	464b      	mov	r3, r9
 800ad86:	eb45 0303 	adc.w	r3, r5, r3
 800ad8a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ad8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ad92:	685b      	ldr	r3, [r3, #4]
 800ad94:	2200      	movs	r2, #0
 800ad96:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ad9a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800ad9e:	f04f 0200 	mov.w	r2, #0
 800ada2:	f04f 0300 	mov.w	r3, #0
 800ada6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800adaa:	4629      	mov	r1, r5
 800adac:	008b      	lsls	r3, r1, #2
 800adae:	4621      	mov	r1, r4
 800adb0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800adb4:	4621      	mov	r1, r4
 800adb6:	008a      	lsls	r2, r1, #2
 800adb8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800adbc:	f7f5 ff74 	bl	8000ca8 <__aeabi_uldivmod>
 800adc0:	4602      	mov	r2, r0
 800adc2:	460b      	mov	r3, r1
 800adc4:	4b60      	ldr	r3, [pc, #384]	@ (800af48 <UART_SetConfig+0x4e4>)
 800adc6:	fba3 2302 	umull	r2, r3, r3, r2
 800adca:	095b      	lsrs	r3, r3, #5
 800adcc:	011c      	lsls	r4, r3, #4
 800adce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800add2:	2200      	movs	r2, #0
 800add4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800add8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800addc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800ade0:	4642      	mov	r2, r8
 800ade2:	464b      	mov	r3, r9
 800ade4:	1891      	adds	r1, r2, r2
 800ade6:	61b9      	str	r1, [r7, #24]
 800ade8:	415b      	adcs	r3, r3
 800adea:	61fb      	str	r3, [r7, #28]
 800adec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800adf0:	4641      	mov	r1, r8
 800adf2:	1851      	adds	r1, r2, r1
 800adf4:	6139      	str	r1, [r7, #16]
 800adf6:	4649      	mov	r1, r9
 800adf8:	414b      	adcs	r3, r1
 800adfa:	617b      	str	r3, [r7, #20]
 800adfc:	f04f 0200 	mov.w	r2, #0
 800ae00:	f04f 0300 	mov.w	r3, #0
 800ae04:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ae08:	4659      	mov	r1, fp
 800ae0a:	00cb      	lsls	r3, r1, #3
 800ae0c:	4651      	mov	r1, sl
 800ae0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ae12:	4651      	mov	r1, sl
 800ae14:	00ca      	lsls	r2, r1, #3
 800ae16:	4610      	mov	r0, r2
 800ae18:	4619      	mov	r1, r3
 800ae1a:	4603      	mov	r3, r0
 800ae1c:	4642      	mov	r2, r8
 800ae1e:	189b      	adds	r3, r3, r2
 800ae20:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ae24:	464b      	mov	r3, r9
 800ae26:	460a      	mov	r2, r1
 800ae28:	eb42 0303 	adc.w	r3, r2, r3
 800ae2c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ae30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ae34:	685b      	ldr	r3, [r3, #4]
 800ae36:	2200      	movs	r2, #0
 800ae38:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ae3a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800ae3c:	f04f 0200 	mov.w	r2, #0
 800ae40:	f04f 0300 	mov.w	r3, #0
 800ae44:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800ae48:	4649      	mov	r1, r9
 800ae4a:	008b      	lsls	r3, r1, #2
 800ae4c:	4641      	mov	r1, r8
 800ae4e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ae52:	4641      	mov	r1, r8
 800ae54:	008a      	lsls	r2, r1, #2
 800ae56:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800ae5a:	f7f5 ff25 	bl	8000ca8 <__aeabi_uldivmod>
 800ae5e:	4602      	mov	r2, r0
 800ae60:	460b      	mov	r3, r1
 800ae62:	4611      	mov	r1, r2
 800ae64:	4b38      	ldr	r3, [pc, #224]	@ (800af48 <UART_SetConfig+0x4e4>)
 800ae66:	fba3 2301 	umull	r2, r3, r3, r1
 800ae6a:	095b      	lsrs	r3, r3, #5
 800ae6c:	2264      	movs	r2, #100	@ 0x64
 800ae6e:	fb02 f303 	mul.w	r3, r2, r3
 800ae72:	1acb      	subs	r3, r1, r3
 800ae74:	011b      	lsls	r3, r3, #4
 800ae76:	3332      	adds	r3, #50	@ 0x32
 800ae78:	4a33      	ldr	r2, [pc, #204]	@ (800af48 <UART_SetConfig+0x4e4>)
 800ae7a:	fba2 2303 	umull	r2, r3, r2, r3
 800ae7e:	095b      	lsrs	r3, r3, #5
 800ae80:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ae84:	441c      	add	r4, r3
 800ae86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ae8a:	2200      	movs	r2, #0
 800ae8c:	673b      	str	r3, [r7, #112]	@ 0x70
 800ae8e:	677a      	str	r2, [r7, #116]	@ 0x74
 800ae90:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800ae94:	4642      	mov	r2, r8
 800ae96:	464b      	mov	r3, r9
 800ae98:	1891      	adds	r1, r2, r2
 800ae9a:	60b9      	str	r1, [r7, #8]
 800ae9c:	415b      	adcs	r3, r3
 800ae9e:	60fb      	str	r3, [r7, #12]
 800aea0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800aea4:	4641      	mov	r1, r8
 800aea6:	1851      	adds	r1, r2, r1
 800aea8:	6039      	str	r1, [r7, #0]
 800aeaa:	4649      	mov	r1, r9
 800aeac:	414b      	adcs	r3, r1
 800aeae:	607b      	str	r3, [r7, #4]
 800aeb0:	f04f 0200 	mov.w	r2, #0
 800aeb4:	f04f 0300 	mov.w	r3, #0
 800aeb8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800aebc:	4659      	mov	r1, fp
 800aebe:	00cb      	lsls	r3, r1, #3
 800aec0:	4651      	mov	r1, sl
 800aec2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800aec6:	4651      	mov	r1, sl
 800aec8:	00ca      	lsls	r2, r1, #3
 800aeca:	4610      	mov	r0, r2
 800aecc:	4619      	mov	r1, r3
 800aece:	4603      	mov	r3, r0
 800aed0:	4642      	mov	r2, r8
 800aed2:	189b      	adds	r3, r3, r2
 800aed4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800aed6:	464b      	mov	r3, r9
 800aed8:	460a      	mov	r2, r1
 800aeda:	eb42 0303 	adc.w	r3, r2, r3
 800aede:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800aee0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aee4:	685b      	ldr	r3, [r3, #4]
 800aee6:	2200      	movs	r2, #0
 800aee8:	663b      	str	r3, [r7, #96]	@ 0x60
 800aeea:	667a      	str	r2, [r7, #100]	@ 0x64
 800aeec:	f04f 0200 	mov.w	r2, #0
 800aef0:	f04f 0300 	mov.w	r3, #0
 800aef4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800aef8:	4649      	mov	r1, r9
 800aefa:	008b      	lsls	r3, r1, #2
 800aefc:	4641      	mov	r1, r8
 800aefe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800af02:	4641      	mov	r1, r8
 800af04:	008a      	lsls	r2, r1, #2
 800af06:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800af0a:	f7f5 fecd 	bl	8000ca8 <__aeabi_uldivmod>
 800af0e:	4602      	mov	r2, r0
 800af10:	460b      	mov	r3, r1
 800af12:	4b0d      	ldr	r3, [pc, #52]	@ (800af48 <UART_SetConfig+0x4e4>)
 800af14:	fba3 1302 	umull	r1, r3, r3, r2
 800af18:	095b      	lsrs	r3, r3, #5
 800af1a:	2164      	movs	r1, #100	@ 0x64
 800af1c:	fb01 f303 	mul.w	r3, r1, r3
 800af20:	1ad3      	subs	r3, r2, r3
 800af22:	011b      	lsls	r3, r3, #4
 800af24:	3332      	adds	r3, #50	@ 0x32
 800af26:	4a08      	ldr	r2, [pc, #32]	@ (800af48 <UART_SetConfig+0x4e4>)
 800af28:	fba2 2303 	umull	r2, r3, r2, r3
 800af2c:	095b      	lsrs	r3, r3, #5
 800af2e:	f003 020f 	and.w	r2, r3, #15
 800af32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	4422      	add	r2, r4
 800af3a:	609a      	str	r2, [r3, #8]
}
 800af3c:	bf00      	nop
 800af3e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800af42:	46bd      	mov	sp, r7
 800af44:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800af48:	51eb851f 	.word	0x51eb851f

0800af4c <__NVIC_SetPriority>:
{
 800af4c:	b480      	push	{r7}
 800af4e:	b083      	sub	sp, #12
 800af50:	af00      	add	r7, sp, #0
 800af52:	4603      	mov	r3, r0
 800af54:	6039      	str	r1, [r7, #0]
 800af56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800af58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	db0a      	blt.n	800af76 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800af60:	683b      	ldr	r3, [r7, #0]
 800af62:	b2da      	uxtb	r2, r3
 800af64:	490c      	ldr	r1, [pc, #48]	@ (800af98 <__NVIC_SetPriority+0x4c>)
 800af66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800af6a:	0112      	lsls	r2, r2, #4
 800af6c:	b2d2      	uxtb	r2, r2
 800af6e:	440b      	add	r3, r1
 800af70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800af74:	e00a      	b.n	800af8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800af76:	683b      	ldr	r3, [r7, #0]
 800af78:	b2da      	uxtb	r2, r3
 800af7a:	4908      	ldr	r1, [pc, #32]	@ (800af9c <__NVIC_SetPriority+0x50>)
 800af7c:	79fb      	ldrb	r3, [r7, #7]
 800af7e:	f003 030f 	and.w	r3, r3, #15
 800af82:	3b04      	subs	r3, #4
 800af84:	0112      	lsls	r2, r2, #4
 800af86:	b2d2      	uxtb	r2, r2
 800af88:	440b      	add	r3, r1
 800af8a:	761a      	strb	r2, [r3, #24]
}
 800af8c:	bf00      	nop
 800af8e:	370c      	adds	r7, #12
 800af90:	46bd      	mov	sp, r7
 800af92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af96:	4770      	bx	lr
 800af98:	e000e100 	.word	0xe000e100
 800af9c:	e000ed00 	.word	0xe000ed00

0800afa0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800afa0:	b580      	push	{r7, lr}
 800afa2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800afa4:	2100      	movs	r1, #0
 800afa6:	f06f 0004 	mvn.w	r0, #4
 800afaa:	f7ff ffcf 	bl	800af4c <__NVIC_SetPriority>
#endif
}
 800afae:	bf00      	nop
 800afb0:	bd80      	pop	{r7, pc}
	...

0800afb4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800afb4:	b480      	push	{r7}
 800afb6:	b083      	sub	sp, #12
 800afb8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800afba:	f3ef 8305 	mrs	r3, IPSR
 800afbe:	603b      	str	r3, [r7, #0]
  return(result);
 800afc0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d003      	beq.n	800afce <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800afc6:	f06f 0305 	mvn.w	r3, #5
 800afca:	607b      	str	r3, [r7, #4]
 800afcc:	e00c      	b.n	800afe8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800afce:	4b0a      	ldr	r3, [pc, #40]	@ (800aff8 <osKernelInitialize+0x44>)
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d105      	bne.n	800afe2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800afd6:	4b08      	ldr	r3, [pc, #32]	@ (800aff8 <osKernelInitialize+0x44>)
 800afd8:	2201      	movs	r2, #1
 800afda:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800afdc:	2300      	movs	r3, #0
 800afde:	607b      	str	r3, [r7, #4]
 800afe0:	e002      	b.n	800afe8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800afe2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800afe6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800afe8:	687b      	ldr	r3, [r7, #4]
}
 800afea:	4618      	mov	r0, r3
 800afec:	370c      	adds	r7, #12
 800afee:	46bd      	mov	sp, r7
 800aff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff4:	4770      	bx	lr
 800aff6:	bf00      	nop
 800aff8:	20000bdc 	.word	0x20000bdc

0800affc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800affc:	b580      	push	{r7, lr}
 800affe:	b082      	sub	sp, #8
 800b000:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b002:	f3ef 8305 	mrs	r3, IPSR
 800b006:	603b      	str	r3, [r7, #0]
  return(result);
 800b008:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d003      	beq.n	800b016 <osKernelStart+0x1a>
    stat = osErrorISR;
 800b00e:	f06f 0305 	mvn.w	r3, #5
 800b012:	607b      	str	r3, [r7, #4]
 800b014:	e010      	b.n	800b038 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800b016:	4b0b      	ldr	r3, [pc, #44]	@ (800b044 <osKernelStart+0x48>)
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	2b01      	cmp	r3, #1
 800b01c:	d109      	bne.n	800b032 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800b01e:	f7ff ffbf 	bl	800afa0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800b022:	4b08      	ldr	r3, [pc, #32]	@ (800b044 <osKernelStart+0x48>)
 800b024:	2202      	movs	r2, #2
 800b026:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800b028:	f001 f87a 	bl	800c120 <vTaskStartScheduler>
      stat = osOK;
 800b02c:	2300      	movs	r3, #0
 800b02e:	607b      	str	r3, [r7, #4]
 800b030:	e002      	b.n	800b038 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800b032:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b036:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b038:	687b      	ldr	r3, [r7, #4]
}
 800b03a:	4618      	mov	r0, r3
 800b03c:	3708      	adds	r7, #8
 800b03e:	46bd      	mov	sp, r7
 800b040:	bd80      	pop	{r7, pc}
 800b042:	bf00      	nop
 800b044:	20000bdc 	.word	0x20000bdc

0800b048 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800b048:	b580      	push	{r7, lr}
 800b04a:	b08e      	sub	sp, #56	@ 0x38
 800b04c:	af04      	add	r7, sp, #16
 800b04e:	60f8      	str	r0, [r7, #12]
 800b050:	60b9      	str	r1, [r7, #8]
 800b052:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800b054:	2300      	movs	r3, #0
 800b056:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b058:	f3ef 8305 	mrs	r3, IPSR
 800b05c:	617b      	str	r3, [r7, #20]
  return(result);
 800b05e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800b060:	2b00      	cmp	r3, #0
 800b062:	d17e      	bne.n	800b162 <osThreadNew+0x11a>
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	2b00      	cmp	r3, #0
 800b068:	d07b      	beq.n	800b162 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800b06a:	2380      	movs	r3, #128	@ 0x80
 800b06c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800b06e:	2318      	movs	r3, #24
 800b070:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800b072:	2300      	movs	r3, #0
 800b074:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800b076:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b07a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d045      	beq.n	800b10e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	2b00      	cmp	r3, #0
 800b088:	d002      	beq.n	800b090 <osThreadNew+0x48>
        name = attr->name;
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	699b      	ldr	r3, [r3, #24]
 800b094:	2b00      	cmp	r3, #0
 800b096:	d002      	beq.n	800b09e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	699b      	ldr	r3, [r3, #24]
 800b09c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800b09e:	69fb      	ldr	r3, [r7, #28]
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d008      	beq.n	800b0b6 <osThreadNew+0x6e>
 800b0a4:	69fb      	ldr	r3, [r7, #28]
 800b0a6:	2b38      	cmp	r3, #56	@ 0x38
 800b0a8:	d805      	bhi.n	800b0b6 <osThreadNew+0x6e>
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	685b      	ldr	r3, [r3, #4]
 800b0ae:	f003 0301 	and.w	r3, r3, #1
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d001      	beq.n	800b0ba <osThreadNew+0x72>
        return (NULL);
 800b0b6:	2300      	movs	r3, #0
 800b0b8:	e054      	b.n	800b164 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	695b      	ldr	r3, [r3, #20]
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d003      	beq.n	800b0ca <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	695b      	ldr	r3, [r3, #20]
 800b0c6:	089b      	lsrs	r3, r3, #2
 800b0c8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	689b      	ldr	r3, [r3, #8]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d00e      	beq.n	800b0f0 <osThreadNew+0xa8>
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	68db      	ldr	r3, [r3, #12]
 800b0d6:	2b5b      	cmp	r3, #91	@ 0x5b
 800b0d8:	d90a      	bls.n	800b0f0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d006      	beq.n	800b0f0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	695b      	ldr	r3, [r3, #20]
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d002      	beq.n	800b0f0 <osThreadNew+0xa8>
        mem = 1;
 800b0ea:	2301      	movs	r3, #1
 800b0ec:	61bb      	str	r3, [r7, #24]
 800b0ee:	e010      	b.n	800b112 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	689b      	ldr	r3, [r3, #8]
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d10c      	bne.n	800b112 <osThreadNew+0xca>
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	68db      	ldr	r3, [r3, #12]
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d108      	bne.n	800b112 <osThreadNew+0xca>
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	691b      	ldr	r3, [r3, #16]
 800b104:	2b00      	cmp	r3, #0
 800b106:	d104      	bne.n	800b112 <osThreadNew+0xca>
          mem = 0;
 800b108:	2300      	movs	r3, #0
 800b10a:	61bb      	str	r3, [r7, #24]
 800b10c:	e001      	b.n	800b112 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800b10e:	2300      	movs	r3, #0
 800b110:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b112:	69bb      	ldr	r3, [r7, #24]
 800b114:	2b01      	cmp	r3, #1
 800b116:	d110      	bne.n	800b13a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800b11c:	687a      	ldr	r2, [r7, #4]
 800b11e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b120:	9202      	str	r2, [sp, #8]
 800b122:	9301      	str	r3, [sp, #4]
 800b124:	69fb      	ldr	r3, [r7, #28]
 800b126:	9300      	str	r3, [sp, #0]
 800b128:	68bb      	ldr	r3, [r7, #8]
 800b12a:	6a3a      	ldr	r2, [r7, #32]
 800b12c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b12e:	68f8      	ldr	r0, [r7, #12]
 800b130:	f000 fe1a 	bl	800bd68 <xTaskCreateStatic>
 800b134:	4603      	mov	r3, r0
 800b136:	613b      	str	r3, [r7, #16]
 800b138:	e013      	b.n	800b162 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800b13a:	69bb      	ldr	r3, [r7, #24]
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d110      	bne.n	800b162 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b140:	6a3b      	ldr	r3, [r7, #32]
 800b142:	b29a      	uxth	r2, r3
 800b144:	f107 0310 	add.w	r3, r7, #16
 800b148:	9301      	str	r3, [sp, #4]
 800b14a:	69fb      	ldr	r3, [r7, #28]
 800b14c:	9300      	str	r3, [sp, #0]
 800b14e:	68bb      	ldr	r3, [r7, #8]
 800b150:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b152:	68f8      	ldr	r0, [r7, #12]
 800b154:	f000 fe68 	bl	800be28 <xTaskCreate>
 800b158:	4603      	mov	r3, r0
 800b15a:	2b01      	cmp	r3, #1
 800b15c:	d001      	beq.n	800b162 <osThreadNew+0x11a>
            hTask = NULL;
 800b15e:	2300      	movs	r3, #0
 800b160:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b162:	693b      	ldr	r3, [r7, #16]
}
 800b164:	4618      	mov	r0, r3
 800b166:	3728      	adds	r7, #40	@ 0x28
 800b168:	46bd      	mov	sp, r7
 800b16a:	bd80      	pop	{r7, pc}

0800b16c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800b16c:	b580      	push	{r7, lr}
 800b16e:	b084      	sub	sp, #16
 800b170:	af00      	add	r7, sp, #0
 800b172:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b174:	f3ef 8305 	mrs	r3, IPSR
 800b178:	60bb      	str	r3, [r7, #8]
  return(result);
 800b17a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d003      	beq.n	800b188 <osDelay+0x1c>
    stat = osErrorISR;
 800b180:	f06f 0305 	mvn.w	r3, #5
 800b184:	60fb      	str	r3, [r7, #12]
 800b186:	e007      	b.n	800b198 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800b188:	2300      	movs	r3, #0
 800b18a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d002      	beq.n	800b198 <osDelay+0x2c>
      vTaskDelay(ticks);
 800b192:	6878      	ldr	r0, [r7, #4]
 800b194:	f000 ff8e 	bl	800c0b4 <vTaskDelay>
    }
  }

  return (stat);
 800b198:	68fb      	ldr	r3, [r7, #12]
}
 800b19a:	4618      	mov	r0, r3
 800b19c:	3710      	adds	r7, #16
 800b19e:	46bd      	mov	sp, r7
 800b1a0:	bd80      	pop	{r7, pc}
	...

0800b1a4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b1a4:	b480      	push	{r7}
 800b1a6:	b085      	sub	sp, #20
 800b1a8:	af00      	add	r7, sp, #0
 800b1aa:	60f8      	str	r0, [r7, #12]
 800b1ac:	60b9      	str	r1, [r7, #8]
 800b1ae:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	4a07      	ldr	r2, [pc, #28]	@ (800b1d0 <vApplicationGetIdleTaskMemory+0x2c>)
 800b1b4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b1b6:	68bb      	ldr	r3, [r7, #8]
 800b1b8:	4a06      	ldr	r2, [pc, #24]	@ (800b1d4 <vApplicationGetIdleTaskMemory+0x30>)
 800b1ba:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	2280      	movs	r2, #128	@ 0x80
 800b1c0:	601a      	str	r2, [r3, #0]
}
 800b1c2:	bf00      	nop
 800b1c4:	3714      	adds	r7, #20
 800b1c6:	46bd      	mov	sp, r7
 800b1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1cc:	4770      	bx	lr
 800b1ce:	bf00      	nop
 800b1d0:	20000be0 	.word	0x20000be0
 800b1d4:	20000c3c 	.word	0x20000c3c

0800b1d8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b1d8:	b480      	push	{r7}
 800b1da:	b085      	sub	sp, #20
 800b1dc:	af00      	add	r7, sp, #0
 800b1de:	60f8      	str	r0, [r7, #12]
 800b1e0:	60b9      	str	r1, [r7, #8]
 800b1e2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	4a07      	ldr	r2, [pc, #28]	@ (800b204 <vApplicationGetTimerTaskMemory+0x2c>)
 800b1e8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b1ea:	68bb      	ldr	r3, [r7, #8]
 800b1ec:	4a06      	ldr	r2, [pc, #24]	@ (800b208 <vApplicationGetTimerTaskMemory+0x30>)
 800b1ee:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b1f6:	601a      	str	r2, [r3, #0]
}
 800b1f8:	bf00      	nop
 800b1fa:	3714      	adds	r7, #20
 800b1fc:	46bd      	mov	sp, r7
 800b1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b202:	4770      	bx	lr
 800b204:	20000e3c 	.word	0x20000e3c
 800b208:	20000e98 	.word	0x20000e98

0800b20c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b20c:	b480      	push	{r7}
 800b20e:	b083      	sub	sp, #12
 800b210:	af00      	add	r7, sp, #0
 800b212:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	f103 0208 	add.w	r2, r3, #8
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b224:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	f103 0208 	add.w	r2, r3, #8
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	f103 0208 	add.w	r2, r3, #8
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	2200      	movs	r2, #0
 800b23e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b240:	bf00      	nop
 800b242:	370c      	adds	r7, #12
 800b244:	46bd      	mov	sp, r7
 800b246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b24a:	4770      	bx	lr

0800b24c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b24c:	b480      	push	{r7}
 800b24e:	b083      	sub	sp, #12
 800b250:	af00      	add	r7, sp, #0
 800b252:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	2200      	movs	r2, #0
 800b258:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b25a:	bf00      	nop
 800b25c:	370c      	adds	r7, #12
 800b25e:	46bd      	mov	sp, r7
 800b260:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b264:	4770      	bx	lr

0800b266 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b266:	b480      	push	{r7}
 800b268:	b085      	sub	sp, #20
 800b26a:	af00      	add	r7, sp, #0
 800b26c:	6078      	str	r0, [r7, #4]
 800b26e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	685b      	ldr	r3, [r3, #4]
 800b274:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b276:	683b      	ldr	r3, [r7, #0]
 800b278:	68fa      	ldr	r2, [r7, #12]
 800b27a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	689a      	ldr	r2, [r3, #8]
 800b280:	683b      	ldr	r3, [r7, #0]
 800b282:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	689b      	ldr	r3, [r3, #8]
 800b288:	683a      	ldr	r2, [r7, #0]
 800b28a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	683a      	ldr	r2, [r7, #0]
 800b290:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b292:	683b      	ldr	r3, [r7, #0]
 800b294:	687a      	ldr	r2, [r7, #4]
 800b296:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	1c5a      	adds	r2, r3, #1
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	601a      	str	r2, [r3, #0]
}
 800b2a2:	bf00      	nop
 800b2a4:	3714      	adds	r7, #20
 800b2a6:	46bd      	mov	sp, r7
 800b2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ac:	4770      	bx	lr

0800b2ae <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b2ae:	b480      	push	{r7}
 800b2b0:	b085      	sub	sp, #20
 800b2b2:	af00      	add	r7, sp, #0
 800b2b4:	6078      	str	r0, [r7, #4]
 800b2b6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b2b8:	683b      	ldr	r3, [r7, #0]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b2be:	68bb      	ldr	r3, [r7, #8]
 800b2c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b2c4:	d103      	bne.n	800b2ce <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	691b      	ldr	r3, [r3, #16]
 800b2ca:	60fb      	str	r3, [r7, #12]
 800b2cc:	e00c      	b.n	800b2e8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	3308      	adds	r3, #8
 800b2d2:	60fb      	str	r3, [r7, #12]
 800b2d4:	e002      	b.n	800b2dc <vListInsert+0x2e>
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	685b      	ldr	r3, [r3, #4]
 800b2da:	60fb      	str	r3, [r7, #12]
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	685b      	ldr	r3, [r3, #4]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	68ba      	ldr	r2, [r7, #8]
 800b2e4:	429a      	cmp	r2, r3
 800b2e6:	d2f6      	bcs.n	800b2d6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	685a      	ldr	r2, [r3, #4]
 800b2ec:	683b      	ldr	r3, [r7, #0]
 800b2ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b2f0:	683b      	ldr	r3, [r7, #0]
 800b2f2:	685b      	ldr	r3, [r3, #4]
 800b2f4:	683a      	ldr	r2, [r7, #0]
 800b2f6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b2f8:	683b      	ldr	r3, [r7, #0]
 800b2fa:	68fa      	ldr	r2, [r7, #12]
 800b2fc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	683a      	ldr	r2, [r7, #0]
 800b302:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b304:	683b      	ldr	r3, [r7, #0]
 800b306:	687a      	ldr	r2, [r7, #4]
 800b308:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	1c5a      	adds	r2, r3, #1
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	601a      	str	r2, [r3, #0]
}
 800b314:	bf00      	nop
 800b316:	3714      	adds	r7, #20
 800b318:	46bd      	mov	sp, r7
 800b31a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b31e:	4770      	bx	lr

0800b320 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b320:	b480      	push	{r7}
 800b322:	b085      	sub	sp, #20
 800b324:	af00      	add	r7, sp, #0
 800b326:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	691b      	ldr	r3, [r3, #16]
 800b32c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	685b      	ldr	r3, [r3, #4]
 800b332:	687a      	ldr	r2, [r7, #4]
 800b334:	6892      	ldr	r2, [r2, #8]
 800b336:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	689b      	ldr	r3, [r3, #8]
 800b33c:	687a      	ldr	r2, [r7, #4]
 800b33e:	6852      	ldr	r2, [r2, #4]
 800b340:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	685b      	ldr	r3, [r3, #4]
 800b346:	687a      	ldr	r2, [r7, #4]
 800b348:	429a      	cmp	r2, r3
 800b34a:	d103      	bne.n	800b354 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	689a      	ldr	r2, [r3, #8]
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	2200      	movs	r2, #0
 800b358:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	1e5a      	subs	r2, r3, #1
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	681b      	ldr	r3, [r3, #0]
}
 800b368:	4618      	mov	r0, r3
 800b36a:	3714      	adds	r7, #20
 800b36c:	46bd      	mov	sp, r7
 800b36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b372:	4770      	bx	lr

0800b374 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b374:	b580      	push	{r7, lr}
 800b376:	b084      	sub	sp, #16
 800b378:	af00      	add	r7, sp, #0
 800b37a:	6078      	str	r0, [r7, #4]
 800b37c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	2b00      	cmp	r3, #0
 800b386:	d10b      	bne.n	800b3a0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b388:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b38c:	f383 8811 	msr	BASEPRI, r3
 800b390:	f3bf 8f6f 	isb	sy
 800b394:	f3bf 8f4f 	dsb	sy
 800b398:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b39a:	bf00      	nop
 800b39c:	bf00      	nop
 800b39e:	e7fd      	b.n	800b39c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b3a0:	f002 f87a 	bl	800d498 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	681a      	ldr	r2, [r3, #0]
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b3ac:	68f9      	ldr	r1, [r7, #12]
 800b3ae:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800b3b0:	fb01 f303 	mul.w	r3, r1, r3
 800b3b4:	441a      	add	r2, r3
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	2200      	movs	r2, #0
 800b3be:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	681a      	ldr	r2, [r3, #0]
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	681a      	ldr	r2, [r3, #0]
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b3d0:	3b01      	subs	r3, #1
 800b3d2:	68f9      	ldr	r1, [r7, #12]
 800b3d4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800b3d6:	fb01 f303 	mul.w	r3, r1, r3
 800b3da:	441a      	add	r2, r3
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	22ff      	movs	r2, #255	@ 0xff
 800b3e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	22ff      	movs	r2, #255	@ 0xff
 800b3ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800b3f0:	683b      	ldr	r3, [r7, #0]
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d114      	bne.n	800b420 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	691b      	ldr	r3, [r3, #16]
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d01a      	beq.n	800b434 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	3310      	adds	r3, #16
 800b402:	4618      	mov	r0, r3
 800b404:	f001 f91a 	bl	800c63c <xTaskRemoveFromEventList>
 800b408:	4603      	mov	r3, r0
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d012      	beq.n	800b434 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b40e:	4b0d      	ldr	r3, [pc, #52]	@ (800b444 <xQueueGenericReset+0xd0>)
 800b410:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b414:	601a      	str	r2, [r3, #0]
 800b416:	f3bf 8f4f 	dsb	sy
 800b41a:	f3bf 8f6f 	isb	sy
 800b41e:	e009      	b.n	800b434 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	3310      	adds	r3, #16
 800b424:	4618      	mov	r0, r3
 800b426:	f7ff fef1 	bl	800b20c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	3324      	adds	r3, #36	@ 0x24
 800b42e:	4618      	mov	r0, r3
 800b430:	f7ff feec 	bl	800b20c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b434:	f002 f862 	bl	800d4fc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b438:	2301      	movs	r3, #1
}
 800b43a:	4618      	mov	r0, r3
 800b43c:	3710      	adds	r7, #16
 800b43e:	46bd      	mov	sp, r7
 800b440:	bd80      	pop	{r7, pc}
 800b442:	bf00      	nop
 800b444:	e000ed04 	.word	0xe000ed04

0800b448 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b448:	b580      	push	{r7, lr}
 800b44a:	b08e      	sub	sp, #56	@ 0x38
 800b44c:	af02      	add	r7, sp, #8
 800b44e:	60f8      	str	r0, [r7, #12]
 800b450:	60b9      	str	r1, [r7, #8]
 800b452:	607a      	str	r2, [r7, #4]
 800b454:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d10b      	bne.n	800b474 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800b45c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b460:	f383 8811 	msr	BASEPRI, r3
 800b464:	f3bf 8f6f 	isb	sy
 800b468:	f3bf 8f4f 	dsb	sy
 800b46c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b46e:	bf00      	nop
 800b470:	bf00      	nop
 800b472:	e7fd      	b.n	800b470 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b474:	683b      	ldr	r3, [r7, #0]
 800b476:	2b00      	cmp	r3, #0
 800b478:	d10b      	bne.n	800b492 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800b47a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b47e:	f383 8811 	msr	BASEPRI, r3
 800b482:	f3bf 8f6f 	isb	sy
 800b486:	f3bf 8f4f 	dsb	sy
 800b48a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b48c:	bf00      	nop
 800b48e:	bf00      	nop
 800b490:	e7fd      	b.n	800b48e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	2b00      	cmp	r3, #0
 800b496:	d002      	beq.n	800b49e <xQueueGenericCreateStatic+0x56>
 800b498:	68bb      	ldr	r3, [r7, #8]
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d001      	beq.n	800b4a2 <xQueueGenericCreateStatic+0x5a>
 800b49e:	2301      	movs	r3, #1
 800b4a0:	e000      	b.n	800b4a4 <xQueueGenericCreateStatic+0x5c>
 800b4a2:	2300      	movs	r3, #0
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d10b      	bne.n	800b4c0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800b4a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4ac:	f383 8811 	msr	BASEPRI, r3
 800b4b0:	f3bf 8f6f 	isb	sy
 800b4b4:	f3bf 8f4f 	dsb	sy
 800b4b8:	623b      	str	r3, [r7, #32]
}
 800b4ba:	bf00      	nop
 800b4bc:	bf00      	nop
 800b4be:	e7fd      	b.n	800b4bc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d102      	bne.n	800b4cc <xQueueGenericCreateStatic+0x84>
 800b4c6:	68bb      	ldr	r3, [r7, #8]
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d101      	bne.n	800b4d0 <xQueueGenericCreateStatic+0x88>
 800b4cc:	2301      	movs	r3, #1
 800b4ce:	e000      	b.n	800b4d2 <xQueueGenericCreateStatic+0x8a>
 800b4d0:	2300      	movs	r3, #0
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d10b      	bne.n	800b4ee <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800b4d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4da:	f383 8811 	msr	BASEPRI, r3
 800b4de:	f3bf 8f6f 	isb	sy
 800b4e2:	f3bf 8f4f 	dsb	sy
 800b4e6:	61fb      	str	r3, [r7, #28]
}
 800b4e8:	bf00      	nop
 800b4ea:	bf00      	nop
 800b4ec:	e7fd      	b.n	800b4ea <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b4ee:	2350      	movs	r3, #80	@ 0x50
 800b4f0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b4f2:	697b      	ldr	r3, [r7, #20]
 800b4f4:	2b50      	cmp	r3, #80	@ 0x50
 800b4f6:	d00b      	beq.n	800b510 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800b4f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4fc:	f383 8811 	msr	BASEPRI, r3
 800b500:	f3bf 8f6f 	isb	sy
 800b504:	f3bf 8f4f 	dsb	sy
 800b508:	61bb      	str	r3, [r7, #24]
}
 800b50a:	bf00      	nop
 800b50c:	bf00      	nop
 800b50e:	e7fd      	b.n	800b50c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b510:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b512:	683b      	ldr	r3, [r7, #0]
 800b514:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800b516:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d00d      	beq.n	800b538 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b51c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b51e:	2201      	movs	r2, #1
 800b520:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b524:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800b528:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b52a:	9300      	str	r3, [sp, #0]
 800b52c:	4613      	mov	r3, r2
 800b52e:	687a      	ldr	r2, [r7, #4]
 800b530:	68b9      	ldr	r1, [r7, #8]
 800b532:	68f8      	ldr	r0, [r7, #12]
 800b534:	f000 f805 	bl	800b542 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b538:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800b53a:	4618      	mov	r0, r3
 800b53c:	3730      	adds	r7, #48	@ 0x30
 800b53e:	46bd      	mov	sp, r7
 800b540:	bd80      	pop	{r7, pc}

0800b542 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b542:	b580      	push	{r7, lr}
 800b544:	b084      	sub	sp, #16
 800b546:	af00      	add	r7, sp, #0
 800b548:	60f8      	str	r0, [r7, #12]
 800b54a:	60b9      	str	r1, [r7, #8]
 800b54c:	607a      	str	r2, [r7, #4]
 800b54e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b550:	68bb      	ldr	r3, [r7, #8]
 800b552:	2b00      	cmp	r3, #0
 800b554:	d103      	bne.n	800b55e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b556:	69bb      	ldr	r3, [r7, #24]
 800b558:	69ba      	ldr	r2, [r7, #24]
 800b55a:	601a      	str	r2, [r3, #0]
 800b55c:	e002      	b.n	800b564 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b55e:	69bb      	ldr	r3, [r7, #24]
 800b560:	687a      	ldr	r2, [r7, #4]
 800b562:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b564:	69bb      	ldr	r3, [r7, #24]
 800b566:	68fa      	ldr	r2, [r7, #12]
 800b568:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b56a:	69bb      	ldr	r3, [r7, #24]
 800b56c:	68ba      	ldr	r2, [r7, #8]
 800b56e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b570:	2101      	movs	r1, #1
 800b572:	69b8      	ldr	r0, [r7, #24]
 800b574:	f7ff fefe 	bl	800b374 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b578:	69bb      	ldr	r3, [r7, #24]
 800b57a:	78fa      	ldrb	r2, [r7, #3]
 800b57c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b580:	bf00      	nop
 800b582:	3710      	adds	r7, #16
 800b584:	46bd      	mov	sp, r7
 800b586:	bd80      	pop	{r7, pc}

0800b588 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b588:	b580      	push	{r7, lr}
 800b58a:	b08e      	sub	sp, #56	@ 0x38
 800b58c:	af00      	add	r7, sp, #0
 800b58e:	60f8      	str	r0, [r7, #12]
 800b590:	60b9      	str	r1, [r7, #8]
 800b592:	607a      	str	r2, [r7, #4]
 800b594:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b596:	2300      	movs	r3, #0
 800b598:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800b59e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d10b      	bne.n	800b5bc <xQueueGenericSend+0x34>
	__asm volatile
 800b5a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5a8:	f383 8811 	msr	BASEPRI, r3
 800b5ac:	f3bf 8f6f 	isb	sy
 800b5b0:	f3bf 8f4f 	dsb	sy
 800b5b4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b5b6:	bf00      	nop
 800b5b8:	bf00      	nop
 800b5ba:	e7fd      	b.n	800b5b8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b5bc:	68bb      	ldr	r3, [r7, #8]
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d103      	bne.n	800b5ca <xQueueGenericSend+0x42>
 800b5c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d101      	bne.n	800b5ce <xQueueGenericSend+0x46>
 800b5ca:	2301      	movs	r3, #1
 800b5cc:	e000      	b.n	800b5d0 <xQueueGenericSend+0x48>
 800b5ce:	2300      	movs	r3, #0
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d10b      	bne.n	800b5ec <xQueueGenericSend+0x64>
	__asm volatile
 800b5d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5d8:	f383 8811 	msr	BASEPRI, r3
 800b5dc:	f3bf 8f6f 	isb	sy
 800b5e0:	f3bf 8f4f 	dsb	sy
 800b5e4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b5e6:	bf00      	nop
 800b5e8:	bf00      	nop
 800b5ea:	e7fd      	b.n	800b5e8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b5ec:	683b      	ldr	r3, [r7, #0]
 800b5ee:	2b02      	cmp	r3, #2
 800b5f0:	d103      	bne.n	800b5fa <xQueueGenericSend+0x72>
 800b5f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b5f6:	2b01      	cmp	r3, #1
 800b5f8:	d101      	bne.n	800b5fe <xQueueGenericSend+0x76>
 800b5fa:	2301      	movs	r3, #1
 800b5fc:	e000      	b.n	800b600 <xQueueGenericSend+0x78>
 800b5fe:	2300      	movs	r3, #0
 800b600:	2b00      	cmp	r3, #0
 800b602:	d10b      	bne.n	800b61c <xQueueGenericSend+0x94>
	__asm volatile
 800b604:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b608:	f383 8811 	msr	BASEPRI, r3
 800b60c:	f3bf 8f6f 	isb	sy
 800b610:	f3bf 8f4f 	dsb	sy
 800b614:	623b      	str	r3, [r7, #32]
}
 800b616:	bf00      	nop
 800b618:	bf00      	nop
 800b61a:	e7fd      	b.n	800b618 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b61c:	f001 f9ce 	bl	800c9bc <xTaskGetSchedulerState>
 800b620:	4603      	mov	r3, r0
 800b622:	2b00      	cmp	r3, #0
 800b624:	d102      	bne.n	800b62c <xQueueGenericSend+0xa4>
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d101      	bne.n	800b630 <xQueueGenericSend+0xa8>
 800b62c:	2301      	movs	r3, #1
 800b62e:	e000      	b.n	800b632 <xQueueGenericSend+0xaa>
 800b630:	2300      	movs	r3, #0
 800b632:	2b00      	cmp	r3, #0
 800b634:	d10b      	bne.n	800b64e <xQueueGenericSend+0xc6>
	__asm volatile
 800b636:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b63a:	f383 8811 	msr	BASEPRI, r3
 800b63e:	f3bf 8f6f 	isb	sy
 800b642:	f3bf 8f4f 	dsb	sy
 800b646:	61fb      	str	r3, [r7, #28]
}
 800b648:	bf00      	nop
 800b64a:	bf00      	nop
 800b64c:	e7fd      	b.n	800b64a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b64e:	f001 ff23 	bl	800d498 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b654:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b658:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b65a:	429a      	cmp	r2, r3
 800b65c:	d302      	bcc.n	800b664 <xQueueGenericSend+0xdc>
 800b65e:	683b      	ldr	r3, [r7, #0]
 800b660:	2b02      	cmp	r3, #2
 800b662:	d129      	bne.n	800b6b8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b664:	683a      	ldr	r2, [r7, #0]
 800b666:	68b9      	ldr	r1, [r7, #8]
 800b668:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b66a:	f000 fa0f 	bl	800ba8c <prvCopyDataToQueue>
 800b66e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b670:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b674:	2b00      	cmp	r3, #0
 800b676:	d010      	beq.n	800b69a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b67a:	3324      	adds	r3, #36	@ 0x24
 800b67c:	4618      	mov	r0, r3
 800b67e:	f000 ffdd 	bl	800c63c <xTaskRemoveFromEventList>
 800b682:	4603      	mov	r3, r0
 800b684:	2b00      	cmp	r3, #0
 800b686:	d013      	beq.n	800b6b0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b688:	4b3f      	ldr	r3, [pc, #252]	@ (800b788 <xQueueGenericSend+0x200>)
 800b68a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b68e:	601a      	str	r2, [r3, #0]
 800b690:	f3bf 8f4f 	dsb	sy
 800b694:	f3bf 8f6f 	isb	sy
 800b698:	e00a      	b.n	800b6b0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b69a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d007      	beq.n	800b6b0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b6a0:	4b39      	ldr	r3, [pc, #228]	@ (800b788 <xQueueGenericSend+0x200>)
 800b6a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b6a6:	601a      	str	r2, [r3, #0]
 800b6a8:	f3bf 8f4f 	dsb	sy
 800b6ac:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b6b0:	f001 ff24 	bl	800d4fc <vPortExitCritical>
				return pdPASS;
 800b6b4:	2301      	movs	r3, #1
 800b6b6:	e063      	b.n	800b780 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d103      	bne.n	800b6c6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b6be:	f001 ff1d 	bl	800d4fc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b6c2:	2300      	movs	r3, #0
 800b6c4:	e05c      	b.n	800b780 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b6c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d106      	bne.n	800b6da <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b6cc:	f107 0314 	add.w	r3, r7, #20
 800b6d0:	4618      	mov	r0, r3
 800b6d2:	f001 f817 	bl	800c704 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b6d6:	2301      	movs	r3, #1
 800b6d8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b6da:	f001 ff0f 	bl	800d4fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b6de:	f000 fd87 	bl	800c1f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b6e2:	f001 fed9 	bl	800d498 <vPortEnterCritical>
 800b6e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b6ec:	b25b      	sxtb	r3, r3
 800b6ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b6f2:	d103      	bne.n	800b6fc <xQueueGenericSend+0x174>
 800b6f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6f6:	2200      	movs	r2, #0
 800b6f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b6fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b702:	b25b      	sxtb	r3, r3
 800b704:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b708:	d103      	bne.n	800b712 <xQueueGenericSend+0x18a>
 800b70a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b70c:	2200      	movs	r2, #0
 800b70e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b712:	f001 fef3 	bl	800d4fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b716:	1d3a      	adds	r2, r7, #4
 800b718:	f107 0314 	add.w	r3, r7, #20
 800b71c:	4611      	mov	r1, r2
 800b71e:	4618      	mov	r0, r3
 800b720:	f001 f806 	bl	800c730 <xTaskCheckForTimeOut>
 800b724:	4603      	mov	r3, r0
 800b726:	2b00      	cmp	r3, #0
 800b728:	d124      	bne.n	800b774 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b72a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b72c:	f000 faa6 	bl	800bc7c <prvIsQueueFull>
 800b730:	4603      	mov	r3, r0
 800b732:	2b00      	cmp	r3, #0
 800b734:	d018      	beq.n	800b768 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b738:	3310      	adds	r3, #16
 800b73a:	687a      	ldr	r2, [r7, #4]
 800b73c:	4611      	mov	r1, r2
 800b73e:	4618      	mov	r0, r3
 800b740:	f000 ff2a 	bl	800c598 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b744:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b746:	f000 fa31 	bl	800bbac <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b74a:	f000 fd5f 	bl	800c20c <xTaskResumeAll>
 800b74e:	4603      	mov	r3, r0
 800b750:	2b00      	cmp	r3, #0
 800b752:	f47f af7c 	bne.w	800b64e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800b756:	4b0c      	ldr	r3, [pc, #48]	@ (800b788 <xQueueGenericSend+0x200>)
 800b758:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b75c:	601a      	str	r2, [r3, #0]
 800b75e:	f3bf 8f4f 	dsb	sy
 800b762:	f3bf 8f6f 	isb	sy
 800b766:	e772      	b.n	800b64e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b768:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b76a:	f000 fa1f 	bl	800bbac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b76e:	f000 fd4d 	bl	800c20c <xTaskResumeAll>
 800b772:	e76c      	b.n	800b64e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b774:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b776:	f000 fa19 	bl	800bbac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b77a:	f000 fd47 	bl	800c20c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b77e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b780:	4618      	mov	r0, r3
 800b782:	3738      	adds	r7, #56	@ 0x38
 800b784:	46bd      	mov	sp, r7
 800b786:	bd80      	pop	{r7, pc}
 800b788:	e000ed04 	.word	0xe000ed04

0800b78c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b78c:	b580      	push	{r7, lr}
 800b78e:	b090      	sub	sp, #64	@ 0x40
 800b790:	af00      	add	r7, sp, #0
 800b792:	60f8      	str	r0, [r7, #12]
 800b794:	60b9      	str	r1, [r7, #8]
 800b796:	607a      	str	r2, [r7, #4]
 800b798:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800b79e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d10b      	bne.n	800b7bc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800b7a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7a8:	f383 8811 	msr	BASEPRI, r3
 800b7ac:	f3bf 8f6f 	isb	sy
 800b7b0:	f3bf 8f4f 	dsb	sy
 800b7b4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b7b6:	bf00      	nop
 800b7b8:	bf00      	nop
 800b7ba:	e7fd      	b.n	800b7b8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b7bc:	68bb      	ldr	r3, [r7, #8]
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d103      	bne.n	800b7ca <xQueueGenericSendFromISR+0x3e>
 800b7c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d101      	bne.n	800b7ce <xQueueGenericSendFromISR+0x42>
 800b7ca:	2301      	movs	r3, #1
 800b7cc:	e000      	b.n	800b7d0 <xQueueGenericSendFromISR+0x44>
 800b7ce:	2300      	movs	r3, #0
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d10b      	bne.n	800b7ec <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800b7d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7d8:	f383 8811 	msr	BASEPRI, r3
 800b7dc:	f3bf 8f6f 	isb	sy
 800b7e0:	f3bf 8f4f 	dsb	sy
 800b7e4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b7e6:	bf00      	nop
 800b7e8:	bf00      	nop
 800b7ea:	e7fd      	b.n	800b7e8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b7ec:	683b      	ldr	r3, [r7, #0]
 800b7ee:	2b02      	cmp	r3, #2
 800b7f0:	d103      	bne.n	800b7fa <xQueueGenericSendFromISR+0x6e>
 800b7f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b7f6:	2b01      	cmp	r3, #1
 800b7f8:	d101      	bne.n	800b7fe <xQueueGenericSendFromISR+0x72>
 800b7fa:	2301      	movs	r3, #1
 800b7fc:	e000      	b.n	800b800 <xQueueGenericSendFromISR+0x74>
 800b7fe:	2300      	movs	r3, #0
 800b800:	2b00      	cmp	r3, #0
 800b802:	d10b      	bne.n	800b81c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800b804:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b808:	f383 8811 	msr	BASEPRI, r3
 800b80c:	f3bf 8f6f 	isb	sy
 800b810:	f3bf 8f4f 	dsb	sy
 800b814:	623b      	str	r3, [r7, #32]
}
 800b816:	bf00      	nop
 800b818:	bf00      	nop
 800b81a:	e7fd      	b.n	800b818 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b81c:	f001 ff1c 	bl	800d658 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b820:	f3ef 8211 	mrs	r2, BASEPRI
 800b824:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b828:	f383 8811 	msr	BASEPRI, r3
 800b82c:	f3bf 8f6f 	isb	sy
 800b830:	f3bf 8f4f 	dsb	sy
 800b834:	61fa      	str	r2, [r7, #28]
 800b836:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b838:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b83a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b83c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b83e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b840:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b842:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b844:	429a      	cmp	r2, r3
 800b846:	d302      	bcc.n	800b84e <xQueueGenericSendFromISR+0xc2>
 800b848:	683b      	ldr	r3, [r7, #0]
 800b84a:	2b02      	cmp	r3, #2
 800b84c:	d12f      	bne.n	800b8ae <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b84e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b850:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b854:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b858:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b85a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b85c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b85e:	683a      	ldr	r2, [r7, #0]
 800b860:	68b9      	ldr	r1, [r7, #8]
 800b862:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b864:	f000 f912 	bl	800ba8c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b868:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800b86c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b870:	d112      	bne.n	800b898 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b872:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b876:	2b00      	cmp	r3, #0
 800b878:	d016      	beq.n	800b8a8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b87a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b87c:	3324      	adds	r3, #36	@ 0x24
 800b87e:	4618      	mov	r0, r3
 800b880:	f000 fedc 	bl	800c63c <xTaskRemoveFromEventList>
 800b884:	4603      	mov	r3, r0
 800b886:	2b00      	cmp	r3, #0
 800b888:	d00e      	beq.n	800b8a8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d00b      	beq.n	800b8a8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	2201      	movs	r2, #1
 800b894:	601a      	str	r2, [r3, #0]
 800b896:	e007      	b.n	800b8a8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b898:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b89c:	3301      	adds	r3, #1
 800b89e:	b2db      	uxtb	r3, r3
 800b8a0:	b25a      	sxtb	r2, r3
 800b8a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800b8a8:	2301      	movs	r3, #1
 800b8aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800b8ac:	e001      	b.n	800b8b2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b8ae:	2300      	movs	r3, #0
 800b8b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b8b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8b4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b8b6:	697b      	ldr	r3, [r7, #20]
 800b8b8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b8bc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b8be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800b8c0:	4618      	mov	r0, r3
 800b8c2:	3740      	adds	r7, #64	@ 0x40
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	bd80      	pop	{r7, pc}

0800b8c8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b8c8:	b580      	push	{r7, lr}
 800b8ca:	b08c      	sub	sp, #48	@ 0x30
 800b8cc:	af00      	add	r7, sp, #0
 800b8ce:	60f8      	str	r0, [r7, #12]
 800b8d0:	60b9      	str	r1, [r7, #8]
 800b8d2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b8d4:	2300      	movs	r3, #0
 800b8d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b8dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d10b      	bne.n	800b8fa <xQueueReceive+0x32>
	__asm volatile
 800b8e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8e6:	f383 8811 	msr	BASEPRI, r3
 800b8ea:	f3bf 8f6f 	isb	sy
 800b8ee:	f3bf 8f4f 	dsb	sy
 800b8f2:	623b      	str	r3, [r7, #32]
}
 800b8f4:	bf00      	nop
 800b8f6:	bf00      	nop
 800b8f8:	e7fd      	b.n	800b8f6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b8fa:	68bb      	ldr	r3, [r7, #8]
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d103      	bne.n	800b908 <xQueueReceive+0x40>
 800b900:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b904:	2b00      	cmp	r3, #0
 800b906:	d101      	bne.n	800b90c <xQueueReceive+0x44>
 800b908:	2301      	movs	r3, #1
 800b90a:	e000      	b.n	800b90e <xQueueReceive+0x46>
 800b90c:	2300      	movs	r3, #0
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d10b      	bne.n	800b92a <xQueueReceive+0x62>
	__asm volatile
 800b912:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b916:	f383 8811 	msr	BASEPRI, r3
 800b91a:	f3bf 8f6f 	isb	sy
 800b91e:	f3bf 8f4f 	dsb	sy
 800b922:	61fb      	str	r3, [r7, #28]
}
 800b924:	bf00      	nop
 800b926:	bf00      	nop
 800b928:	e7fd      	b.n	800b926 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b92a:	f001 f847 	bl	800c9bc <xTaskGetSchedulerState>
 800b92e:	4603      	mov	r3, r0
 800b930:	2b00      	cmp	r3, #0
 800b932:	d102      	bne.n	800b93a <xQueueReceive+0x72>
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	2b00      	cmp	r3, #0
 800b938:	d101      	bne.n	800b93e <xQueueReceive+0x76>
 800b93a:	2301      	movs	r3, #1
 800b93c:	e000      	b.n	800b940 <xQueueReceive+0x78>
 800b93e:	2300      	movs	r3, #0
 800b940:	2b00      	cmp	r3, #0
 800b942:	d10b      	bne.n	800b95c <xQueueReceive+0x94>
	__asm volatile
 800b944:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b948:	f383 8811 	msr	BASEPRI, r3
 800b94c:	f3bf 8f6f 	isb	sy
 800b950:	f3bf 8f4f 	dsb	sy
 800b954:	61bb      	str	r3, [r7, #24]
}
 800b956:	bf00      	nop
 800b958:	bf00      	nop
 800b95a:	e7fd      	b.n	800b958 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b95c:	f001 fd9c 	bl	800d498 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b962:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b964:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d01f      	beq.n	800b9ac <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b96c:	68b9      	ldr	r1, [r7, #8]
 800b96e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b970:	f000 f8f6 	bl	800bb60 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b976:	1e5a      	subs	r2, r3, #1
 800b978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b97a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b97c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b97e:	691b      	ldr	r3, [r3, #16]
 800b980:	2b00      	cmp	r3, #0
 800b982:	d00f      	beq.n	800b9a4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b986:	3310      	adds	r3, #16
 800b988:	4618      	mov	r0, r3
 800b98a:	f000 fe57 	bl	800c63c <xTaskRemoveFromEventList>
 800b98e:	4603      	mov	r3, r0
 800b990:	2b00      	cmp	r3, #0
 800b992:	d007      	beq.n	800b9a4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b994:	4b3c      	ldr	r3, [pc, #240]	@ (800ba88 <xQueueReceive+0x1c0>)
 800b996:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b99a:	601a      	str	r2, [r3, #0]
 800b99c:	f3bf 8f4f 	dsb	sy
 800b9a0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b9a4:	f001 fdaa 	bl	800d4fc <vPortExitCritical>
				return pdPASS;
 800b9a8:	2301      	movs	r3, #1
 800b9aa:	e069      	b.n	800ba80 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d103      	bne.n	800b9ba <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b9b2:	f001 fda3 	bl	800d4fc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b9b6:	2300      	movs	r3, #0
 800b9b8:	e062      	b.n	800ba80 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b9ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d106      	bne.n	800b9ce <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b9c0:	f107 0310 	add.w	r3, r7, #16
 800b9c4:	4618      	mov	r0, r3
 800b9c6:	f000 fe9d 	bl	800c704 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b9ca:	2301      	movs	r3, #1
 800b9cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b9ce:	f001 fd95 	bl	800d4fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b9d2:	f000 fc0d 	bl	800c1f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b9d6:	f001 fd5f 	bl	800d498 <vPortEnterCritical>
 800b9da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b9e0:	b25b      	sxtb	r3, r3
 800b9e2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b9e6:	d103      	bne.n	800b9f0 <xQueueReceive+0x128>
 800b9e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9ea:	2200      	movs	r2, #0
 800b9ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b9f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9f2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b9f6:	b25b      	sxtb	r3, r3
 800b9f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b9fc:	d103      	bne.n	800ba06 <xQueueReceive+0x13e>
 800b9fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba00:	2200      	movs	r2, #0
 800ba02:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ba06:	f001 fd79 	bl	800d4fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ba0a:	1d3a      	adds	r2, r7, #4
 800ba0c:	f107 0310 	add.w	r3, r7, #16
 800ba10:	4611      	mov	r1, r2
 800ba12:	4618      	mov	r0, r3
 800ba14:	f000 fe8c 	bl	800c730 <xTaskCheckForTimeOut>
 800ba18:	4603      	mov	r3, r0
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d123      	bne.n	800ba66 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ba1e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ba20:	f000 f916 	bl	800bc50 <prvIsQueueEmpty>
 800ba24:	4603      	mov	r3, r0
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d017      	beq.n	800ba5a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ba2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba2c:	3324      	adds	r3, #36	@ 0x24
 800ba2e:	687a      	ldr	r2, [r7, #4]
 800ba30:	4611      	mov	r1, r2
 800ba32:	4618      	mov	r0, r3
 800ba34:	f000 fdb0 	bl	800c598 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ba38:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ba3a:	f000 f8b7 	bl	800bbac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ba3e:	f000 fbe5 	bl	800c20c <xTaskResumeAll>
 800ba42:	4603      	mov	r3, r0
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d189      	bne.n	800b95c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800ba48:	4b0f      	ldr	r3, [pc, #60]	@ (800ba88 <xQueueReceive+0x1c0>)
 800ba4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ba4e:	601a      	str	r2, [r3, #0]
 800ba50:	f3bf 8f4f 	dsb	sy
 800ba54:	f3bf 8f6f 	isb	sy
 800ba58:	e780      	b.n	800b95c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800ba5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ba5c:	f000 f8a6 	bl	800bbac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ba60:	f000 fbd4 	bl	800c20c <xTaskResumeAll>
 800ba64:	e77a      	b.n	800b95c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ba66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ba68:	f000 f8a0 	bl	800bbac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ba6c:	f000 fbce 	bl	800c20c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ba70:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ba72:	f000 f8ed 	bl	800bc50 <prvIsQueueEmpty>
 800ba76:	4603      	mov	r3, r0
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	f43f af6f 	beq.w	800b95c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ba7e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ba80:	4618      	mov	r0, r3
 800ba82:	3730      	adds	r7, #48	@ 0x30
 800ba84:	46bd      	mov	sp, r7
 800ba86:	bd80      	pop	{r7, pc}
 800ba88:	e000ed04 	.word	0xe000ed04

0800ba8c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ba8c:	b580      	push	{r7, lr}
 800ba8e:	b086      	sub	sp, #24
 800ba90:	af00      	add	r7, sp, #0
 800ba92:	60f8      	str	r0, [r7, #12]
 800ba94:	60b9      	str	r1, [r7, #8]
 800ba96:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ba98:	2300      	movs	r3, #0
 800ba9a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800baa0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d10d      	bne.n	800bac6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d14d      	bne.n	800bb4e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	689b      	ldr	r3, [r3, #8]
 800bab6:	4618      	mov	r0, r3
 800bab8:	f000 ff9e 	bl	800c9f8 <xTaskPriorityDisinherit>
 800babc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	2200      	movs	r2, #0
 800bac2:	609a      	str	r2, [r3, #8]
 800bac4:	e043      	b.n	800bb4e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d119      	bne.n	800bb00 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	6858      	ldr	r0, [r3, #4]
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bad4:	461a      	mov	r2, r3
 800bad6:	68b9      	ldr	r1, [r7, #8]
 800bad8:	f003 fd4e 	bl	800f578 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	685a      	ldr	r2, [r3, #4]
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bae4:	441a      	add	r2, r3
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	685a      	ldr	r2, [r3, #4]
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	689b      	ldr	r3, [r3, #8]
 800baf2:	429a      	cmp	r2, r3
 800baf4:	d32b      	bcc.n	800bb4e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	681a      	ldr	r2, [r3, #0]
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	605a      	str	r2, [r3, #4]
 800bafe:	e026      	b.n	800bb4e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	68d8      	ldr	r0, [r3, #12]
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb08:	461a      	mov	r2, r3
 800bb0a:	68b9      	ldr	r1, [r7, #8]
 800bb0c:	f003 fd34 	bl	800f578 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	68da      	ldr	r2, [r3, #12]
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb18:	425b      	negs	r3, r3
 800bb1a:	441a      	add	r2, r3
 800bb1c:	68fb      	ldr	r3, [r7, #12]
 800bb1e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	68da      	ldr	r2, [r3, #12]
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	429a      	cmp	r2, r3
 800bb2a:	d207      	bcs.n	800bb3c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	689a      	ldr	r2, [r3, #8]
 800bb30:	68fb      	ldr	r3, [r7, #12]
 800bb32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb34:	425b      	negs	r3, r3
 800bb36:	441a      	add	r2, r3
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	2b02      	cmp	r3, #2
 800bb40:	d105      	bne.n	800bb4e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bb42:	693b      	ldr	r3, [r7, #16]
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d002      	beq.n	800bb4e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800bb48:	693b      	ldr	r3, [r7, #16]
 800bb4a:	3b01      	subs	r3, #1
 800bb4c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800bb4e:	693b      	ldr	r3, [r7, #16]
 800bb50:	1c5a      	adds	r2, r3, #1
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800bb56:	697b      	ldr	r3, [r7, #20]
}
 800bb58:	4618      	mov	r0, r3
 800bb5a:	3718      	adds	r7, #24
 800bb5c:	46bd      	mov	sp, r7
 800bb5e:	bd80      	pop	{r7, pc}

0800bb60 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800bb60:	b580      	push	{r7, lr}
 800bb62:	b082      	sub	sp, #8
 800bb64:	af00      	add	r7, sp, #0
 800bb66:	6078      	str	r0, [r7, #4]
 800bb68:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d018      	beq.n	800bba4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	68da      	ldr	r2, [r3, #12]
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb7a:	441a      	add	r2, r3
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	68da      	ldr	r2, [r3, #12]
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	689b      	ldr	r3, [r3, #8]
 800bb88:	429a      	cmp	r2, r3
 800bb8a:	d303      	bcc.n	800bb94 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	681a      	ldr	r2, [r3, #0]
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	68d9      	ldr	r1, [r3, #12]
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb9c:	461a      	mov	r2, r3
 800bb9e:	6838      	ldr	r0, [r7, #0]
 800bba0:	f003 fcea 	bl	800f578 <memcpy>
	}
}
 800bba4:	bf00      	nop
 800bba6:	3708      	adds	r7, #8
 800bba8:	46bd      	mov	sp, r7
 800bbaa:	bd80      	pop	{r7, pc}

0800bbac <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800bbac:	b580      	push	{r7, lr}
 800bbae:	b084      	sub	sp, #16
 800bbb0:	af00      	add	r7, sp, #0
 800bbb2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800bbb4:	f001 fc70 	bl	800d498 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bbbe:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bbc0:	e011      	b.n	800bbe6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d012      	beq.n	800bbf0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	3324      	adds	r3, #36	@ 0x24
 800bbce:	4618      	mov	r0, r3
 800bbd0:	f000 fd34 	bl	800c63c <xTaskRemoveFromEventList>
 800bbd4:	4603      	mov	r3, r0
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d001      	beq.n	800bbde <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800bbda:	f000 fe0d 	bl	800c7f8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800bbde:	7bfb      	ldrb	r3, [r7, #15]
 800bbe0:	3b01      	subs	r3, #1
 800bbe2:	b2db      	uxtb	r3, r3
 800bbe4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bbe6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	dce9      	bgt.n	800bbc2 <prvUnlockQueue+0x16>
 800bbee:	e000      	b.n	800bbf2 <prvUnlockQueue+0x46>
					break;
 800bbf0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	22ff      	movs	r2, #255	@ 0xff
 800bbf6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800bbfa:	f001 fc7f 	bl	800d4fc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800bbfe:	f001 fc4b 	bl	800d498 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bc08:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bc0a:	e011      	b.n	800bc30 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	691b      	ldr	r3, [r3, #16]
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d012      	beq.n	800bc3a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	3310      	adds	r3, #16
 800bc18:	4618      	mov	r0, r3
 800bc1a:	f000 fd0f 	bl	800c63c <xTaskRemoveFromEventList>
 800bc1e:	4603      	mov	r3, r0
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d001      	beq.n	800bc28 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800bc24:	f000 fde8 	bl	800c7f8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800bc28:	7bbb      	ldrb	r3, [r7, #14]
 800bc2a:	3b01      	subs	r3, #1
 800bc2c:	b2db      	uxtb	r3, r3
 800bc2e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bc30:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	dce9      	bgt.n	800bc0c <prvUnlockQueue+0x60>
 800bc38:	e000      	b.n	800bc3c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800bc3a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	22ff      	movs	r2, #255	@ 0xff
 800bc40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800bc44:	f001 fc5a 	bl	800d4fc <vPortExitCritical>
}
 800bc48:	bf00      	nop
 800bc4a:	3710      	adds	r7, #16
 800bc4c:	46bd      	mov	sp, r7
 800bc4e:	bd80      	pop	{r7, pc}

0800bc50 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800bc50:	b580      	push	{r7, lr}
 800bc52:	b084      	sub	sp, #16
 800bc54:	af00      	add	r7, sp, #0
 800bc56:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bc58:	f001 fc1e 	bl	800d498 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d102      	bne.n	800bc6a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800bc64:	2301      	movs	r3, #1
 800bc66:	60fb      	str	r3, [r7, #12]
 800bc68:	e001      	b.n	800bc6e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800bc6a:	2300      	movs	r3, #0
 800bc6c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bc6e:	f001 fc45 	bl	800d4fc <vPortExitCritical>

	return xReturn;
 800bc72:	68fb      	ldr	r3, [r7, #12]
}
 800bc74:	4618      	mov	r0, r3
 800bc76:	3710      	adds	r7, #16
 800bc78:	46bd      	mov	sp, r7
 800bc7a:	bd80      	pop	{r7, pc}

0800bc7c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800bc7c:	b580      	push	{r7, lr}
 800bc7e:	b084      	sub	sp, #16
 800bc80:	af00      	add	r7, sp, #0
 800bc82:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bc84:	f001 fc08 	bl	800d498 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc90:	429a      	cmp	r2, r3
 800bc92:	d102      	bne.n	800bc9a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800bc94:	2301      	movs	r3, #1
 800bc96:	60fb      	str	r3, [r7, #12]
 800bc98:	e001      	b.n	800bc9e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800bc9a:	2300      	movs	r3, #0
 800bc9c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bc9e:	f001 fc2d 	bl	800d4fc <vPortExitCritical>

	return xReturn;
 800bca2:	68fb      	ldr	r3, [r7, #12]
}
 800bca4:	4618      	mov	r0, r3
 800bca6:	3710      	adds	r7, #16
 800bca8:	46bd      	mov	sp, r7
 800bcaa:	bd80      	pop	{r7, pc}

0800bcac <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800bcac:	b480      	push	{r7}
 800bcae:	b085      	sub	sp, #20
 800bcb0:	af00      	add	r7, sp, #0
 800bcb2:	6078      	str	r0, [r7, #4]
 800bcb4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bcb6:	2300      	movs	r3, #0
 800bcb8:	60fb      	str	r3, [r7, #12]
 800bcba:	e014      	b.n	800bce6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800bcbc:	4a0f      	ldr	r2, [pc, #60]	@ (800bcfc <vQueueAddToRegistry+0x50>)
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d10b      	bne.n	800bce0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800bcc8:	490c      	ldr	r1, [pc, #48]	@ (800bcfc <vQueueAddToRegistry+0x50>)
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	683a      	ldr	r2, [r7, #0]
 800bcce:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800bcd2:	4a0a      	ldr	r2, [pc, #40]	@ (800bcfc <vQueueAddToRegistry+0x50>)
 800bcd4:	68fb      	ldr	r3, [r7, #12]
 800bcd6:	00db      	lsls	r3, r3, #3
 800bcd8:	4413      	add	r3, r2
 800bcda:	687a      	ldr	r2, [r7, #4]
 800bcdc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800bcde:	e006      	b.n	800bcee <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bce0:	68fb      	ldr	r3, [r7, #12]
 800bce2:	3301      	adds	r3, #1
 800bce4:	60fb      	str	r3, [r7, #12]
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	2b07      	cmp	r3, #7
 800bcea:	d9e7      	bls.n	800bcbc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800bcec:	bf00      	nop
 800bcee:	bf00      	nop
 800bcf0:	3714      	adds	r7, #20
 800bcf2:	46bd      	mov	sp, r7
 800bcf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcf8:	4770      	bx	lr
 800bcfa:	bf00      	nop
 800bcfc:	20001298 	.word	0x20001298

0800bd00 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bd00:	b580      	push	{r7, lr}
 800bd02:	b086      	sub	sp, #24
 800bd04:	af00      	add	r7, sp, #0
 800bd06:	60f8      	str	r0, [r7, #12]
 800bd08:	60b9      	str	r1, [r7, #8]
 800bd0a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800bd10:	f001 fbc2 	bl	800d498 <vPortEnterCritical>
 800bd14:	697b      	ldr	r3, [r7, #20]
 800bd16:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bd1a:	b25b      	sxtb	r3, r3
 800bd1c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800bd20:	d103      	bne.n	800bd2a <vQueueWaitForMessageRestricted+0x2a>
 800bd22:	697b      	ldr	r3, [r7, #20]
 800bd24:	2200      	movs	r2, #0
 800bd26:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bd2a:	697b      	ldr	r3, [r7, #20]
 800bd2c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bd30:	b25b      	sxtb	r3, r3
 800bd32:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800bd36:	d103      	bne.n	800bd40 <vQueueWaitForMessageRestricted+0x40>
 800bd38:	697b      	ldr	r3, [r7, #20]
 800bd3a:	2200      	movs	r2, #0
 800bd3c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bd40:	f001 fbdc 	bl	800d4fc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800bd44:	697b      	ldr	r3, [r7, #20]
 800bd46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d106      	bne.n	800bd5a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800bd4c:	697b      	ldr	r3, [r7, #20]
 800bd4e:	3324      	adds	r3, #36	@ 0x24
 800bd50:	687a      	ldr	r2, [r7, #4]
 800bd52:	68b9      	ldr	r1, [r7, #8]
 800bd54:	4618      	mov	r0, r3
 800bd56:	f000 fc45 	bl	800c5e4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800bd5a:	6978      	ldr	r0, [r7, #20]
 800bd5c:	f7ff ff26 	bl	800bbac <prvUnlockQueue>
	}
 800bd60:	bf00      	nop
 800bd62:	3718      	adds	r7, #24
 800bd64:	46bd      	mov	sp, r7
 800bd66:	bd80      	pop	{r7, pc}

0800bd68 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800bd68:	b580      	push	{r7, lr}
 800bd6a:	b08e      	sub	sp, #56	@ 0x38
 800bd6c:	af04      	add	r7, sp, #16
 800bd6e:	60f8      	str	r0, [r7, #12]
 800bd70:	60b9      	str	r1, [r7, #8]
 800bd72:	607a      	str	r2, [r7, #4]
 800bd74:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800bd76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d10b      	bne.n	800bd94 <xTaskCreateStatic+0x2c>
	__asm volatile
 800bd7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd80:	f383 8811 	msr	BASEPRI, r3
 800bd84:	f3bf 8f6f 	isb	sy
 800bd88:	f3bf 8f4f 	dsb	sy
 800bd8c:	623b      	str	r3, [r7, #32]
}
 800bd8e:	bf00      	nop
 800bd90:	bf00      	nop
 800bd92:	e7fd      	b.n	800bd90 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800bd94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d10b      	bne.n	800bdb2 <xTaskCreateStatic+0x4a>
	__asm volatile
 800bd9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd9e:	f383 8811 	msr	BASEPRI, r3
 800bda2:	f3bf 8f6f 	isb	sy
 800bda6:	f3bf 8f4f 	dsb	sy
 800bdaa:	61fb      	str	r3, [r7, #28]
}
 800bdac:	bf00      	nop
 800bdae:	bf00      	nop
 800bdb0:	e7fd      	b.n	800bdae <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800bdb2:	235c      	movs	r3, #92	@ 0x5c
 800bdb4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800bdb6:	693b      	ldr	r3, [r7, #16]
 800bdb8:	2b5c      	cmp	r3, #92	@ 0x5c
 800bdba:	d00b      	beq.n	800bdd4 <xTaskCreateStatic+0x6c>
	__asm volatile
 800bdbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdc0:	f383 8811 	msr	BASEPRI, r3
 800bdc4:	f3bf 8f6f 	isb	sy
 800bdc8:	f3bf 8f4f 	dsb	sy
 800bdcc:	61bb      	str	r3, [r7, #24]
}
 800bdce:	bf00      	nop
 800bdd0:	bf00      	nop
 800bdd2:	e7fd      	b.n	800bdd0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800bdd4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800bdd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d01e      	beq.n	800be1a <xTaskCreateStatic+0xb2>
 800bddc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d01b      	beq.n	800be1a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bde2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bde4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800bde6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bde8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bdea:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800bdec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdee:	2202      	movs	r2, #2
 800bdf0:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800bdf4:	2300      	movs	r3, #0
 800bdf6:	9303      	str	r3, [sp, #12]
 800bdf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdfa:	9302      	str	r3, [sp, #8]
 800bdfc:	f107 0314 	add.w	r3, r7, #20
 800be00:	9301      	str	r3, [sp, #4]
 800be02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be04:	9300      	str	r3, [sp, #0]
 800be06:	683b      	ldr	r3, [r7, #0]
 800be08:	687a      	ldr	r2, [r7, #4]
 800be0a:	68b9      	ldr	r1, [r7, #8]
 800be0c:	68f8      	ldr	r0, [r7, #12]
 800be0e:	f000 f850 	bl	800beb2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800be12:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800be14:	f000 f8de 	bl	800bfd4 <prvAddNewTaskToReadyList>
 800be18:	e001      	b.n	800be1e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800be1a:	2300      	movs	r3, #0
 800be1c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800be1e:	697b      	ldr	r3, [r7, #20]
	}
 800be20:	4618      	mov	r0, r3
 800be22:	3728      	adds	r7, #40	@ 0x28
 800be24:	46bd      	mov	sp, r7
 800be26:	bd80      	pop	{r7, pc}

0800be28 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800be28:	b580      	push	{r7, lr}
 800be2a:	b08c      	sub	sp, #48	@ 0x30
 800be2c:	af04      	add	r7, sp, #16
 800be2e:	60f8      	str	r0, [r7, #12]
 800be30:	60b9      	str	r1, [r7, #8]
 800be32:	603b      	str	r3, [r7, #0]
 800be34:	4613      	mov	r3, r2
 800be36:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800be38:	88fb      	ldrh	r3, [r7, #6]
 800be3a:	009b      	lsls	r3, r3, #2
 800be3c:	4618      	mov	r0, r3
 800be3e:	f001 fc4d 	bl	800d6dc <pvPortMalloc>
 800be42:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800be44:	697b      	ldr	r3, [r7, #20]
 800be46:	2b00      	cmp	r3, #0
 800be48:	d00e      	beq.n	800be68 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800be4a:	205c      	movs	r0, #92	@ 0x5c
 800be4c:	f001 fc46 	bl	800d6dc <pvPortMalloc>
 800be50:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800be52:	69fb      	ldr	r3, [r7, #28]
 800be54:	2b00      	cmp	r3, #0
 800be56:	d003      	beq.n	800be60 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800be58:	69fb      	ldr	r3, [r7, #28]
 800be5a:	697a      	ldr	r2, [r7, #20]
 800be5c:	631a      	str	r2, [r3, #48]	@ 0x30
 800be5e:	e005      	b.n	800be6c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800be60:	6978      	ldr	r0, [r7, #20]
 800be62:	f001 fd09 	bl	800d878 <vPortFree>
 800be66:	e001      	b.n	800be6c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800be68:	2300      	movs	r3, #0
 800be6a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800be6c:	69fb      	ldr	r3, [r7, #28]
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d017      	beq.n	800bea2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800be72:	69fb      	ldr	r3, [r7, #28]
 800be74:	2200      	movs	r2, #0
 800be76:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800be7a:	88fa      	ldrh	r2, [r7, #6]
 800be7c:	2300      	movs	r3, #0
 800be7e:	9303      	str	r3, [sp, #12]
 800be80:	69fb      	ldr	r3, [r7, #28]
 800be82:	9302      	str	r3, [sp, #8]
 800be84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be86:	9301      	str	r3, [sp, #4]
 800be88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be8a:	9300      	str	r3, [sp, #0]
 800be8c:	683b      	ldr	r3, [r7, #0]
 800be8e:	68b9      	ldr	r1, [r7, #8]
 800be90:	68f8      	ldr	r0, [r7, #12]
 800be92:	f000 f80e 	bl	800beb2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800be96:	69f8      	ldr	r0, [r7, #28]
 800be98:	f000 f89c 	bl	800bfd4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800be9c:	2301      	movs	r3, #1
 800be9e:	61bb      	str	r3, [r7, #24]
 800bea0:	e002      	b.n	800bea8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800bea2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800bea6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800bea8:	69bb      	ldr	r3, [r7, #24]
	}
 800beaa:	4618      	mov	r0, r3
 800beac:	3720      	adds	r7, #32
 800beae:	46bd      	mov	sp, r7
 800beb0:	bd80      	pop	{r7, pc}

0800beb2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800beb2:	b580      	push	{r7, lr}
 800beb4:	b088      	sub	sp, #32
 800beb6:	af00      	add	r7, sp, #0
 800beb8:	60f8      	str	r0, [r7, #12]
 800beba:	60b9      	str	r1, [r7, #8]
 800bebc:	607a      	str	r2, [r7, #4]
 800bebe:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800bec0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bec2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	009b      	lsls	r3, r3, #2
 800bec8:	461a      	mov	r2, r3
 800beca:	21a5      	movs	r1, #165	@ 0xa5
 800becc:	f003 faea 	bl	800f4a4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800bed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bed2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800beda:	3b01      	subs	r3, #1
 800bedc:	009b      	lsls	r3, r3, #2
 800bede:	4413      	add	r3, r2
 800bee0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800bee2:	69bb      	ldr	r3, [r7, #24]
 800bee4:	f023 0307 	bic.w	r3, r3, #7
 800bee8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800beea:	69bb      	ldr	r3, [r7, #24]
 800beec:	f003 0307 	and.w	r3, r3, #7
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d00b      	beq.n	800bf0c <prvInitialiseNewTask+0x5a>
	__asm volatile
 800bef4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bef8:	f383 8811 	msr	BASEPRI, r3
 800befc:	f3bf 8f6f 	isb	sy
 800bf00:	f3bf 8f4f 	dsb	sy
 800bf04:	617b      	str	r3, [r7, #20]
}
 800bf06:	bf00      	nop
 800bf08:	bf00      	nop
 800bf0a:	e7fd      	b.n	800bf08 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800bf0c:	68bb      	ldr	r3, [r7, #8]
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d01f      	beq.n	800bf52 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bf12:	2300      	movs	r3, #0
 800bf14:	61fb      	str	r3, [r7, #28]
 800bf16:	e012      	b.n	800bf3e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800bf18:	68ba      	ldr	r2, [r7, #8]
 800bf1a:	69fb      	ldr	r3, [r7, #28]
 800bf1c:	4413      	add	r3, r2
 800bf1e:	7819      	ldrb	r1, [r3, #0]
 800bf20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bf22:	69fb      	ldr	r3, [r7, #28]
 800bf24:	4413      	add	r3, r2
 800bf26:	3334      	adds	r3, #52	@ 0x34
 800bf28:	460a      	mov	r2, r1
 800bf2a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800bf2c:	68ba      	ldr	r2, [r7, #8]
 800bf2e:	69fb      	ldr	r3, [r7, #28]
 800bf30:	4413      	add	r3, r2
 800bf32:	781b      	ldrb	r3, [r3, #0]
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d006      	beq.n	800bf46 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bf38:	69fb      	ldr	r3, [r7, #28]
 800bf3a:	3301      	adds	r3, #1
 800bf3c:	61fb      	str	r3, [r7, #28]
 800bf3e:	69fb      	ldr	r3, [r7, #28]
 800bf40:	2b0f      	cmp	r3, #15
 800bf42:	d9e9      	bls.n	800bf18 <prvInitialiseNewTask+0x66>
 800bf44:	e000      	b.n	800bf48 <prvInitialiseNewTask+0x96>
			{
				break;
 800bf46:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800bf48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf4a:	2200      	movs	r2, #0
 800bf4c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800bf50:	e003      	b.n	800bf5a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800bf52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf54:	2200      	movs	r2, #0
 800bf56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800bf5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf5c:	2b37      	cmp	r3, #55	@ 0x37
 800bf5e:	d901      	bls.n	800bf64 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800bf60:	2337      	movs	r3, #55	@ 0x37
 800bf62:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800bf64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bf68:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800bf6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bf6e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800bf70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf72:	2200      	movs	r2, #0
 800bf74:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800bf76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf78:	3304      	adds	r3, #4
 800bf7a:	4618      	mov	r0, r3
 800bf7c:	f7ff f966 	bl	800b24c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800bf80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf82:	3318      	adds	r3, #24
 800bf84:	4618      	mov	r0, r3
 800bf86:	f7ff f961 	bl	800b24c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800bf8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bf8e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bf90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf92:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800bf96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf98:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800bf9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bf9e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800bfa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfa2:	2200      	movs	r2, #0
 800bfa4:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800bfa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfa8:	2200      	movs	r2, #0
 800bfaa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800bfae:	683a      	ldr	r2, [r7, #0]
 800bfb0:	68f9      	ldr	r1, [r7, #12]
 800bfb2:	69b8      	ldr	r0, [r7, #24]
 800bfb4:	f001 f93e 	bl	800d234 <pxPortInitialiseStack>
 800bfb8:	4602      	mov	r2, r0
 800bfba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfbc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800bfbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d002      	beq.n	800bfca <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800bfc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bfc8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bfca:	bf00      	nop
 800bfcc:	3720      	adds	r7, #32
 800bfce:	46bd      	mov	sp, r7
 800bfd0:	bd80      	pop	{r7, pc}
	...

0800bfd4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800bfd4:	b580      	push	{r7, lr}
 800bfd6:	b082      	sub	sp, #8
 800bfd8:	af00      	add	r7, sp, #0
 800bfda:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800bfdc:	f001 fa5c 	bl	800d498 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800bfe0:	4b2d      	ldr	r3, [pc, #180]	@ (800c098 <prvAddNewTaskToReadyList+0xc4>)
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	3301      	adds	r3, #1
 800bfe6:	4a2c      	ldr	r2, [pc, #176]	@ (800c098 <prvAddNewTaskToReadyList+0xc4>)
 800bfe8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800bfea:	4b2c      	ldr	r3, [pc, #176]	@ (800c09c <prvAddNewTaskToReadyList+0xc8>)
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d109      	bne.n	800c006 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800bff2:	4a2a      	ldr	r2, [pc, #168]	@ (800c09c <prvAddNewTaskToReadyList+0xc8>)
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800bff8:	4b27      	ldr	r3, [pc, #156]	@ (800c098 <prvAddNewTaskToReadyList+0xc4>)
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	2b01      	cmp	r3, #1
 800bffe:	d110      	bne.n	800c022 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c000:	f000 fc1e 	bl	800c840 <prvInitialiseTaskLists>
 800c004:	e00d      	b.n	800c022 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c006:	4b26      	ldr	r3, [pc, #152]	@ (800c0a0 <prvAddNewTaskToReadyList+0xcc>)
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d109      	bne.n	800c022 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c00e:	4b23      	ldr	r3, [pc, #140]	@ (800c09c <prvAddNewTaskToReadyList+0xc8>)
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c018:	429a      	cmp	r2, r3
 800c01a:	d802      	bhi.n	800c022 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c01c:	4a1f      	ldr	r2, [pc, #124]	@ (800c09c <prvAddNewTaskToReadyList+0xc8>)
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c022:	4b20      	ldr	r3, [pc, #128]	@ (800c0a4 <prvAddNewTaskToReadyList+0xd0>)
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	3301      	adds	r3, #1
 800c028:	4a1e      	ldr	r2, [pc, #120]	@ (800c0a4 <prvAddNewTaskToReadyList+0xd0>)
 800c02a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c02c:	4b1d      	ldr	r3, [pc, #116]	@ (800c0a4 <prvAddNewTaskToReadyList+0xd0>)
 800c02e:	681a      	ldr	r2, [r3, #0]
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c038:	4b1b      	ldr	r3, [pc, #108]	@ (800c0a8 <prvAddNewTaskToReadyList+0xd4>)
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	429a      	cmp	r2, r3
 800c03e:	d903      	bls.n	800c048 <prvAddNewTaskToReadyList+0x74>
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c044:	4a18      	ldr	r2, [pc, #96]	@ (800c0a8 <prvAddNewTaskToReadyList+0xd4>)
 800c046:	6013      	str	r3, [r2, #0]
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c04c:	4613      	mov	r3, r2
 800c04e:	009b      	lsls	r3, r3, #2
 800c050:	4413      	add	r3, r2
 800c052:	009b      	lsls	r3, r3, #2
 800c054:	4a15      	ldr	r2, [pc, #84]	@ (800c0ac <prvAddNewTaskToReadyList+0xd8>)
 800c056:	441a      	add	r2, r3
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	3304      	adds	r3, #4
 800c05c:	4619      	mov	r1, r3
 800c05e:	4610      	mov	r0, r2
 800c060:	f7ff f901 	bl	800b266 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c064:	f001 fa4a 	bl	800d4fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c068:	4b0d      	ldr	r3, [pc, #52]	@ (800c0a0 <prvAddNewTaskToReadyList+0xcc>)
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d00e      	beq.n	800c08e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c070:	4b0a      	ldr	r3, [pc, #40]	@ (800c09c <prvAddNewTaskToReadyList+0xc8>)
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c07a:	429a      	cmp	r2, r3
 800c07c:	d207      	bcs.n	800c08e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c07e:	4b0c      	ldr	r3, [pc, #48]	@ (800c0b0 <prvAddNewTaskToReadyList+0xdc>)
 800c080:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c084:	601a      	str	r2, [r3, #0]
 800c086:	f3bf 8f4f 	dsb	sy
 800c08a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c08e:	bf00      	nop
 800c090:	3708      	adds	r7, #8
 800c092:	46bd      	mov	sp, r7
 800c094:	bd80      	pop	{r7, pc}
 800c096:	bf00      	nop
 800c098:	200017ac 	.word	0x200017ac
 800c09c:	200012d8 	.word	0x200012d8
 800c0a0:	200017b8 	.word	0x200017b8
 800c0a4:	200017c8 	.word	0x200017c8
 800c0a8:	200017b4 	.word	0x200017b4
 800c0ac:	200012dc 	.word	0x200012dc
 800c0b0:	e000ed04 	.word	0xe000ed04

0800c0b4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c0b4:	b580      	push	{r7, lr}
 800c0b6:	b084      	sub	sp, #16
 800c0b8:	af00      	add	r7, sp, #0
 800c0ba:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c0bc:	2300      	movs	r3, #0
 800c0be:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d018      	beq.n	800c0f8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c0c6:	4b14      	ldr	r3, [pc, #80]	@ (800c118 <vTaskDelay+0x64>)
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d00b      	beq.n	800c0e6 <vTaskDelay+0x32>
	__asm volatile
 800c0ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0d2:	f383 8811 	msr	BASEPRI, r3
 800c0d6:	f3bf 8f6f 	isb	sy
 800c0da:	f3bf 8f4f 	dsb	sy
 800c0de:	60bb      	str	r3, [r7, #8]
}
 800c0e0:	bf00      	nop
 800c0e2:	bf00      	nop
 800c0e4:	e7fd      	b.n	800c0e2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c0e6:	f000 f883 	bl	800c1f0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c0ea:	2100      	movs	r1, #0
 800c0ec:	6878      	ldr	r0, [r7, #4]
 800c0ee:	f000 fcf3 	bl	800cad8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c0f2:	f000 f88b 	bl	800c20c <xTaskResumeAll>
 800c0f6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d107      	bne.n	800c10e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800c0fe:	4b07      	ldr	r3, [pc, #28]	@ (800c11c <vTaskDelay+0x68>)
 800c100:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c104:	601a      	str	r2, [r3, #0]
 800c106:	f3bf 8f4f 	dsb	sy
 800c10a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c10e:	bf00      	nop
 800c110:	3710      	adds	r7, #16
 800c112:	46bd      	mov	sp, r7
 800c114:	bd80      	pop	{r7, pc}
 800c116:	bf00      	nop
 800c118:	200017d4 	.word	0x200017d4
 800c11c:	e000ed04 	.word	0xe000ed04

0800c120 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c120:	b580      	push	{r7, lr}
 800c122:	b08a      	sub	sp, #40	@ 0x28
 800c124:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c126:	2300      	movs	r3, #0
 800c128:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c12a:	2300      	movs	r3, #0
 800c12c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c12e:	463a      	mov	r2, r7
 800c130:	1d39      	adds	r1, r7, #4
 800c132:	f107 0308 	add.w	r3, r7, #8
 800c136:	4618      	mov	r0, r3
 800c138:	f7ff f834 	bl	800b1a4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c13c:	6839      	ldr	r1, [r7, #0]
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	68ba      	ldr	r2, [r7, #8]
 800c142:	9202      	str	r2, [sp, #8]
 800c144:	9301      	str	r3, [sp, #4]
 800c146:	2300      	movs	r3, #0
 800c148:	9300      	str	r3, [sp, #0]
 800c14a:	2300      	movs	r3, #0
 800c14c:	460a      	mov	r2, r1
 800c14e:	4922      	ldr	r1, [pc, #136]	@ (800c1d8 <vTaskStartScheduler+0xb8>)
 800c150:	4822      	ldr	r0, [pc, #136]	@ (800c1dc <vTaskStartScheduler+0xbc>)
 800c152:	f7ff fe09 	bl	800bd68 <xTaskCreateStatic>
 800c156:	4603      	mov	r3, r0
 800c158:	4a21      	ldr	r2, [pc, #132]	@ (800c1e0 <vTaskStartScheduler+0xc0>)
 800c15a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c15c:	4b20      	ldr	r3, [pc, #128]	@ (800c1e0 <vTaskStartScheduler+0xc0>)
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	2b00      	cmp	r3, #0
 800c162:	d002      	beq.n	800c16a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c164:	2301      	movs	r3, #1
 800c166:	617b      	str	r3, [r7, #20]
 800c168:	e001      	b.n	800c16e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c16a:	2300      	movs	r3, #0
 800c16c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c16e:	697b      	ldr	r3, [r7, #20]
 800c170:	2b01      	cmp	r3, #1
 800c172:	d102      	bne.n	800c17a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c174:	f000 fd04 	bl	800cb80 <xTimerCreateTimerTask>
 800c178:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c17a:	697b      	ldr	r3, [r7, #20]
 800c17c:	2b01      	cmp	r3, #1
 800c17e:	d116      	bne.n	800c1ae <vTaskStartScheduler+0x8e>
	__asm volatile
 800c180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c184:	f383 8811 	msr	BASEPRI, r3
 800c188:	f3bf 8f6f 	isb	sy
 800c18c:	f3bf 8f4f 	dsb	sy
 800c190:	613b      	str	r3, [r7, #16]
}
 800c192:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c194:	4b13      	ldr	r3, [pc, #76]	@ (800c1e4 <vTaskStartScheduler+0xc4>)
 800c196:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c19a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c19c:	4b12      	ldr	r3, [pc, #72]	@ (800c1e8 <vTaskStartScheduler+0xc8>)
 800c19e:	2201      	movs	r2, #1
 800c1a0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c1a2:	4b12      	ldr	r3, [pc, #72]	@ (800c1ec <vTaskStartScheduler+0xcc>)
 800c1a4:	2200      	movs	r2, #0
 800c1a6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c1a8:	f001 f8d2 	bl	800d350 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c1ac:	e00f      	b.n	800c1ce <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c1ae:	697b      	ldr	r3, [r7, #20]
 800c1b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c1b4:	d10b      	bne.n	800c1ce <vTaskStartScheduler+0xae>
	__asm volatile
 800c1b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1ba:	f383 8811 	msr	BASEPRI, r3
 800c1be:	f3bf 8f6f 	isb	sy
 800c1c2:	f3bf 8f4f 	dsb	sy
 800c1c6:	60fb      	str	r3, [r7, #12]
}
 800c1c8:	bf00      	nop
 800c1ca:	bf00      	nop
 800c1cc:	e7fd      	b.n	800c1ca <vTaskStartScheduler+0xaa>
}
 800c1ce:	bf00      	nop
 800c1d0:	3718      	adds	r7, #24
 800c1d2:	46bd      	mov	sp, r7
 800c1d4:	bd80      	pop	{r7, pc}
 800c1d6:	bf00      	nop
 800c1d8:	08012044 	.word	0x08012044
 800c1dc:	0800c811 	.word	0x0800c811
 800c1e0:	200017d0 	.word	0x200017d0
 800c1e4:	200017cc 	.word	0x200017cc
 800c1e8:	200017b8 	.word	0x200017b8
 800c1ec:	200017b0 	.word	0x200017b0

0800c1f0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c1f0:	b480      	push	{r7}
 800c1f2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c1f4:	4b04      	ldr	r3, [pc, #16]	@ (800c208 <vTaskSuspendAll+0x18>)
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	3301      	adds	r3, #1
 800c1fa:	4a03      	ldr	r2, [pc, #12]	@ (800c208 <vTaskSuspendAll+0x18>)
 800c1fc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c1fe:	bf00      	nop
 800c200:	46bd      	mov	sp, r7
 800c202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c206:	4770      	bx	lr
 800c208:	200017d4 	.word	0x200017d4

0800c20c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c20c:	b580      	push	{r7, lr}
 800c20e:	b084      	sub	sp, #16
 800c210:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c212:	2300      	movs	r3, #0
 800c214:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c216:	2300      	movs	r3, #0
 800c218:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c21a:	4b42      	ldr	r3, [pc, #264]	@ (800c324 <xTaskResumeAll+0x118>)
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d10b      	bne.n	800c23a <xTaskResumeAll+0x2e>
	__asm volatile
 800c222:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c226:	f383 8811 	msr	BASEPRI, r3
 800c22a:	f3bf 8f6f 	isb	sy
 800c22e:	f3bf 8f4f 	dsb	sy
 800c232:	603b      	str	r3, [r7, #0]
}
 800c234:	bf00      	nop
 800c236:	bf00      	nop
 800c238:	e7fd      	b.n	800c236 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c23a:	f001 f92d 	bl	800d498 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c23e:	4b39      	ldr	r3, [pc, #228]	@ (800c324 <xTaskResumeAll+0x118>)
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	3b01      	subs	r3, #1
 800c244:	4a37      	ldr	r2, [pc, #220]	@ (800c324 <xTaskResumeAll+0x118>)
 800c246:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c248:	4b36      	ldr	r3, [pc, #216]	@ (800c324 <xTaskResumeAll+0x118>)
 800c24a:	681b      	ldr	r3, [r3, #0]
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d162      	bne.n	800c316 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c250:	4b35      	ldr	r3, [pc, #212]	@ (800c328 <xTaskResumeAll+0x11c>)
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	2b00      	cmp	r3, #0
 800c256:	d05e      	beq.n	800c316 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c258:	e02f      	b.n	800c2ba <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c25a:	4b34      	ldr	r3, [pc, #208]	@ (800c32c <xTaskResumeAll+0x120>)
 800c25c:	68db      	ldr	r3, [r3, #12]
 800c25e:	68db      	ldr	r3, [r3, #12]
 800c260:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	3318      	adds	r3, #24
 800c266:	4618      	mov	r0, r3
 800c268:	f7ff f85a 	bl	800b320 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	3304      	adds	r3, #4
 800c270:	4618      	mov	r0, r3
 800c272:	f7ff f855 	bl	800b320 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c27a:	4b2d      	ldr	r3, [pc, #180]	@ (800c330 <xTaskResumeAll+0x124>)
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	429a      	cmp	r2, r3
 800c280:	d903      	bls.n	800c28a <xTaskResumeAll+0x7e>
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c286:	4a2a      	ldr	r2, [pc, #168]	@ (800c330 <xTaskResumeAll+0x124>)
 800c288:	6013      	str	r3, [r2, #0]
 800c28a:	68fb      	ldr	r3, [r7, #12]
 800c28c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c28e:	4613      	mov	r3, r2
 800c290:	009b      	lsls	r3, r3, #2
 800c292:	4413      	add	r3, r2
 800c294:	009b      	lsls	r3, r3, #2
 800c296:	4a27      	ldr	r2, [pc, #156]	@ (800c334 <xTaskResumeAll+0x128>)
 800c298:	441a      	add	r2, r3
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	3304      	adds	r3, #4
 800c29e:	4619      	mov	r1, r3
 800c2a0:	4610      	mov	r0, r2
 800c2a2:	f7fe ffe0 	bl	800b266 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c2aa:	4b23      	ldr	r3, [pc, #140]	@ (800c338 <xTaskResumeAll+0x12c>)
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c2b0:	429a      	cmp	r2, r3
 800c2b2:	d302      	bcc.n	800c2ba <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800c2b4:	4b21      	ldr	r3, [pc, #132]	@ (800c33c <xTaskResumeAll+0x130>)
 800c2b6:	2201      	movs	r2, #1
 800c2b8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c2ba:	4b1c      	ldr	r3, [pc, #112]	@ (800c32c <xTaskResumeAll+0x120>)
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	d1cb      	bne.n	800c25a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d001      	beq.n	800c2cc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c2c8:	f000 fb58 	bl	800c97c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c2cc:	4b1c      	ldr	r3, [pc, #112]	@ (800c340 <xTaskResumeAll+0x134>)
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d010      	beq.n	800c2fa <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c2d8:	f000 f846 	bl	800c368 <xTaskIncrementTick>
 800c2dc:	4603      	mov	r3, r0
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d002      	beq.n	800c2e8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800c2e2:	4b16      	ldr	r3, [pc, #88]	@ (800c33c <xTaskResumeAll+0x130>)
 800c2e4:	2201      	movs	r2, #1
 800c2e6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	3b01      	subs	r3, #1
 800c2ec:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	d1f1      	bne.n	800c2d8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800c2f4:	4b12      	ldr	r3, [pc, #72]	@ (800c340 <xTaskResumeAll+0x134>)
 800c2f6:	2200      	movs	r2, #0
 800c2f8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c2fa:	4b10      	ldr	r3, [pc, #64]	@ (800c33c <xTaskResumeAll+0x130>)
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d009      	beq.n	800c316 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c302:	2301      	movs	r3, #1
 800c304:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c306:	4b0f      	ldr	r3, [pc, #60]	@ (800c344 <xTaskResumeAll+0x138>)
 800c308:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c30c:	601a      	str	r2, [r3, #0]
 800c30e:	f3bf 8f4f 	dsb	sy
 800c312:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c316:	f001 f8f1 	bl	800d4fc <vPortExitCritical>

	return xAlreadyYielded;
 800c31a:	68bb      	ldr	r3, [r7, #8]
}
 800c31c:	4618      	mov	r0, r3
 800c31e:	3710      	adds	r7, #16
 800c320:	46bd      	mov	sp, r7
 800c322:	bd80      	pop	{r7, pc}
 800c324:	200017d4 	.word	0x200017d4
 800c328:	200017ac 	.word	0x200017ac
 800c32c:	2000176c 	.word	0x2000176c
 800c330:	200017b4 	.word	0x200017b4
 800c334:	200012dc 	.word	0x200012dc
 800c338:	200012d8 	.word	0x200012d8
 800c33c:	200017c0 	.word	0x200017c0
 800c340:	200017bc 	.word	0x200017bc
 800c344:	e000ed04 	.word	0xe000ed04

0800c348 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c348:	b480      	push	{r7}
 800c34a:	b083      	sub	sp, #12
 800c34c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c34e:	4b05      	ldr	r3, [pc, #20]	@ (800c364 <xTaskGetTickCount+0x1c>)
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c354:	687b      	ldr	r3, [r7, #4]
}
 800c356:	4618      	mov	r0, r3
 800c358:	370c      	adds	r7, #12
 800c35a:	46bd      	mov	sp, r7
 800c35c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c360:	4770      	bx	lr
 800c362:	bf00      	nop
 800c364:	200017b0 	.word	0x200017b0

0800c368 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c368:	b580      	push	{r7, lr}
 800c36a:	b086      	sub	sp, #24
 800c36c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c36e:	2300      	movs	r3, #0
 800c370:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c372:	4b4f      	ldr	r3, [pc, #316]	@ (800c4b0 <xTaskIncrementTick+0x148>)
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	2b00      	cmp	r3, #0
 800c378:	f040 8090 	bne.w	800c49c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c37c:	4b4d      	ldr	r3, [pc, #308]	@ (800c4b4 <xTaskIncrementTick+0x14c>)
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	3301      	adds	r3, #1
 800c382:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c384:	4a4b      	ldr	r2, [pc, #300]	@ (800c4b4 <xTaskIncrementTick+0x14c>)
 800c386:	693b      	ldr	r3, [r7, #16]
 800c388:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c38a:	693b      	ldr	r3, [r7, #16]
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d121      	bne.n	800c3d4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800c390:	4b49      	ldr	r3, [pc, #292]	@ (800c4b8 <xTaskIncrementTick+0x150>)
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	2b00      	cmp	r3, #0
 800c398:	d00b      	beq.n	800c3b2 <xTaskIncrementTick+0x4a>
	__asm volatile
 800c39a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c39e:	f383 8811 	msr	BASEPRI, r3
 800c3a2:	f3bf 8f6f 	isb	sy
 800c3a6:	f3bf 8f4f 	dsb	sy
 800c3aa:	603b      	str	r3, [r7, #0]
}
 800c3ac:	bf00      	nop
 800c3ae:	bf00      	nop
 800c3b0:	e7fd      	b.n	800c3ae <xTaskIncrementTick+0x46>
 800c3b2:	4b41      	ldr	r3, [pc, #260]	@ (800c4b8 <xTaskIncrementTick+0x150>)
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	60fb      	str	r3, [r7, #12]
 800c3b8:	4b40      	ldr	r3, [pc, #256]	@ (800c4bc <xTaskIncrementTick+0x154>)
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	4a3e      	ldr	r2, [pc, #248]	@ (800c4b8 <xTaskIncrementTick+0x150>)
 800c3be:	6013      	str	r3, [r2, #0]
 800c3c0:	4a3e      	ldr	r2, [pc, #248]	@ (800c4bc <xTaskIncrementTick+0x154>)
 800c3c2:	68fb      	ldr	r3, [r7, #12]
 800c3c4:	6013      	str	r3, [r2, #0]
 800c3c6:	4b3e      	ldr	r3, [pc, #248]	@ (800c4c0 <xTaskIncrementTick+0x158>)
 800c3c8:	681b      	ldr	r3, [r3, #0]
 800c3ca:	3301      	adds	r3, #1
 800c3cc:	4a3c      	ldr	r2, [pc, #240]	@ (800c4c0 <xTaskIncrementTick+0x158>)
 800c3ce:	6013      	str	r3, [r2, #0]
 800c3d0:	f000 fad4 	bl	800c97c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c3d4:	4b3b      	ldr	r3, [pc, #236]	@ (800c4c4 <xTaskIncrementTick+0x15c>)
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	693a      	ldr	r2, [r7, #16]
 800c3da:	429a      	cmp	r2, r3
 800c3dc:	d349      	bcc.n	800c472 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c3de:	4b36      	ldr	r3, [pc, #216]	@ (800c4b8 <xTaskIncrementTick+0x150>)
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d104      	bne.n	800c3f2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c3e8:	4b36      	ldr	r3, [pc, #216]	@ (800c4c4 <xTaskIncrementTick+0x15c>)
 800c3ea:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c3ee:	601a      	str	r2, [r3, #0]
					break;
 800c3f0:	e03f      	b.n	800c472 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c3f2:	4b31      	ldr	r3, [pc, #196]	@ (800c4b8 <xTaskIncrementTick+0x150>)
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	68db      	ldr	r3, [r3, #12]
 800c3f8:	68db      	ldr	r3, [r3, #12]
 800c3fa:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c3fc:	68bb      	ldr	r3, [r7, #8]
 800c3fe:	685b      	ldr	r3, [r3, #4]
 800c400:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c402:	693a      	ldr	r2, [r7, #16]
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	429a      	cmp	r2, r3
 800c408:	d203      	bcs.n	800c412 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c40a:	4a2e      	ldr	r2, [pc, #184]	@ (800c4c4 <xTaskIncrementTick+0x15c>)
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c410:	e02f      	b.n	800c472 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c412:	68bb      	ldr	r3, [r7, #8]
 800c414:	3304      	adds	r3, #4
 800c416:	4618      	mov	r0, r3
 800c418:	f7fe ff82 	bl	800b320 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c41c:	68bb      	ldr	r3, [r7, #8]
 800c41e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c420:	2b00      	cmp	r3, #0
 800c422:	d004      	beq.n	800c42e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c424:	68bb      	ldr	r3, [r7, #8]
 800c426:	3318      	adds	r3, #24
 800c428:	4618      	mov	r0, r3
 800c42a:	f7fe ff79 	bl	800b320 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c42e:	68bb      	ldr	r3, [r7, #8]
 800c430:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c432:	4b25      	ldr	r3, [pc, #148]	@ (800c4c8 <xTaskIncrementTick+0x160>)
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	429a      	cmp	r2, r3
 800c438:	d903      	bls.n	800c442 <xTaskIncrementTick+0xda>
 800c43a:	68bb      	ldr	r3, [r7, #8]
 800c43c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c43e:	4a22      	ldr	r2, [pc, #136]	@ (800c4c8 <xTaskIncrementTick+0x160>)
 800c440:	6013      	str	r3, [r2, #0]
 800c442:	68bb      	ldr	r3, [r7, #8]
 800c444:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c446:	4613      	mov	r3, r2
 800c448:	009b      	lsls	r3, r3, #2
 800c44a:	4413      	add	r3, r2
 800c44c:	009b      	lsls	r3, r3, #2
 800c44e:	4a1f      	ldr	r2, [pc, #124]	@ (800c4cc <xTaskIncrementTick+0x164>)
 800c450:	441a      	add	r2, r3
 800c452:	68bb      	ldr	r3, [r7, #8]
 800c454:	3304      	adds	r3, #4
 800c456:	4619      	mov	r1, r3
 800c458:	4610      	mov	r0, r2
 800c45a:	f7fe ff04 	bl	800b266 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c45e:	68bb      	ldr	r3, [r7, #8]
 800c460:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c462:	4b1b      	ldr	r3, [pc, #108]	@ (800c4d0 <xTaskIncrementTick+0x168>)
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c468:	429a      	cmp	r2, r3
 800c46a:	d3b8      	bcc.n	800c3de <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800c46c:	2301      	movs	r3, #1
 800c46e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c470:	e7b5      	b.n	800c3de <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c472:	4b17      	ldr	r3, [pc, #92]	@ (800c4d0 <xTaskIncrementTick+0x168>)
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c478:	4914      	ldr	r1, [pc, #80]	@ (800c4cc <xTaskIncrementTick+0x164>)
 800c47a:	4613      	mov	r3, r2
 800c47c:	009b      	lsls	r3, r3, #2
 800c47e:	4413      	add	r3, r2
 800c480:	009b      	lsls	r3, r3, #2
 800c482:	440b      	add	r3, r1
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	2b01      	cmp	r3, #1
 800c488:	d901      	bls.n	800c48e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800c48a:	2301      	movs	r3, #1
 800c48c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c48e:	4b11      	ldr	r3, [pc, #68]	@ (800c4d4 <xTaskIncrementTick+0x16c>)
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	2b00      	cmp	r3, #0
 800c494:	d007      	beq.n	800c4a6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800c496:	2301      	movs	r3, #1
 800c498:	617b      	str	r3, [r7, #20]
 800c49a:	e004      	b.n	800c4a6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c49c:	4b0e      	ldr	r3, [pc, #56]	@ (800c4d8 <xTaskIncrementTick+0x170>)
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	3301      	adds	r3, #1
 800c4a2:	4a0d      	ldr	r2, [pc, #52]	@ (800c4d8 <xTaskIncrementTick+0x170>)
 800c4a4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c4a6:	697b      	ldr	r3, [r7, #20]
}
 800c4a8:	4618      	mov	r0, r3
 800c4aa:	3718      	adds	r7, #24
 800c4ac:	46bd      	mov	sp, r7
 800c4ae:	bd80      	pop	{r7, pc}
 800c4b0:	200017d4 	.word	0x200017d4
 800c4b4:	200017b0 	.word	0x200017b0
 800c4b8:	20001764 	.word	0x20001764
 800c4bc:	20001768 	.word	0x20001768
 800c4c0:	200017c4 	.word	0x200017c4
 800c4c4:	200017cc 	.word	0x200017cc
 800c4c8:	200017b4 	.word	0x200017b4
 800c4cc:	200012dc 	.word	0x200012dc
 800c4d0:	200012d8 	.word	0x200012d8
 800c4d4:	200017c0 	.word	0x200017c0
 800c4d8:	200017bc 	.word	0x200017bc

0800c4dc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c4dc:	b480      	push	{r7}
 800c4de:	b085      	sub	sp, #20
 800c4e0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c4e2:	4b28      	ldr	r3, [pc, #160]	@ (800c584 <vTaskSwitchContext+0xa8>)
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d003      	beq.n	800c4f2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c4ea:	4b27      	ldr	r3, [pc, #156]	@ (800c588 <vTaskSwitchContext+0xac>)
 800c4ec:	2201      	movs	r2, #1
 800c4ee:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c4f0:	e042      	b.n	800c578 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800c4f2:	4b25      	ldr	r3, [pc, #148]	@ (800c588 <vTaskSwitchContext+0xac>)
 800c4f4:	2200      	movs	r2, #0
 800c4f6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c4f8:	4b24      	ldr	r3, [pc, #144]	@ (800c58c <vTaskSwitchContext+0xb0>)
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	60fb      	str	r3, [r7, #12]
 800c4fe:	e011      	b.n	800c524 <vTaskSwitchContext+0x48>
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	2b00      	cmp	r3, #0
 800c504:	d10b      	bne.n	800c51e <vTaskSwitchContext+0x42>
	__asm volatile
 800c506:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c50a:	f383 8811 	msr	BASEPRI, r3
 800c50e:	f3bf 8f6f 	isb	sy
 800c512:	f3bf 8f4f 	dsb	sy
 800c516:	607b      	str	r3, [r7, #4]
}
 800c518:	bf00      	nop
 800c51a:	bf00      	nop
 800c51c:	e7fd      	b.n	800c51a <vTaskSwitchContext+0x3e>
 800c51e:	68fb      	ldr	r3, [r7, #12]
 800c520:	3b01      	subs	r3, #1
 800c522:	60fb      	str	r3, [r7, #12]
 800c524:	491a      	ldr	r1, [pc, #104]	@ (800c590 <vTaskSwitchContext+0xb4>)
 800c526:	68fa      	ldr	r2, [r7, #12]
 800c528:	4613      	mov	r3, r2
 800c52a:	009b      	lsls	r3, r3, #2
 800c52c:	4413      	add	r3, r2
 800c52e:	009b      	lsls	r3, r3, #2
 800c530:	440b      	add	r3, r1
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	2b00      	cmp	r3, #0
 800c536:	d0e3      	beq.n	800c500 <vTaskSwitchContext+0x24>
 800c538:	68fa      	ldr	r2, [r7, #12]
 800c53a:	4613      	mov	r3, r2
 800c53c:	009b      	lsls	r3, r3, #2
 800c53e:	4413      	add	r3, r2
 800c540:	009b      	lsls	r3, r3, #2
 800c542:	4a13      	ldr	r2, [pc, #76]	@ (800c590 <vTaskSwitchContext+0xb4>)
 800c544:	4413      	add	r3, r2
 800c546:	60bb      	str	r3, [r7, #8]
 800c548:	68bb      	ldr	r3, [r7, #8]
 800c54a:	685b      	ldr	r3, [r3, #4]
 800c54c:	685a      	ldr	r2, [r3, #4]
 800c54e:	68bb      	ldr	r3, [r7, #8]
 800c550:	605a      	str	r2, [r3, #4]
 800c552:	68bb      	ldr	r3, [r7, #8]
 800c554:	685a      	ldr	r2, [r3, #4]
 800c556:	68bb      	ldr	r3, [r7, #8]
 800c558:	3308      	adds	r3, #8
 800c55a:	429a      	cmp	r2, r3
 800c55c:	d104      	bne.n	800c568 <vTaskSwitchContext+0x8c>
 800c55e:	68bb      	ldr	r3, [r7, #8]
 800c560:	685b      	ldr	r3, [r3, #4]
 800c562:	685a      	ldr	r2, [r3, #4]
 800c564:	68bb      	ldr	r3, [r7, #8]
 800c566:	605a      	str	r2, [r3, #4]
 800c568:	68bb      	ldr	r3, [r7, #8]
 800c56a:	685b      	ldr	r3, [r3, #4]
 800c56c:	68db      	ldr	r3, [r3, #12]
 800c56e:	4a09      	ldr	r2, [pc, #36]	@ (800c594 <vTaskSwitchContext+0xb8>)
 800c570:	6013      	str	r3, [r2, #0]
 800c572:	4a06      	ldr	r2, [pc, #24]	@ (800c58c <vTaskSwitchContext+0xb0>)
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	6013      	str	r3, [r2, #0]
}
 800c578:	bf00      	nop
 800c57a:	3714      	adds	r7, #20
 800c57c:	46bd      	mov	sp, r7
 800c57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c582:	4770      	bx	lr
 800c584:	200017d4 	.word	0x200017d4
 800c588:	200017c0 	.word	0x200017c0
 800c58c:	200017b4 	.word	0x200017b4
 800c590:	200012dc 	.word	0x200012dc
 800c594:	200012d8 	.word	0x200012d8

0800c598 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c598:	b580      	push	{r7, lr}
 800c59a:	b084      	sub	sp, #16
 800c59c:	af00      	add	r7, sp, #0
 800c59e:	6078      	str	r0, [r7, #4]
 800c5a0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d10b      	bne.n	800c5c0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800c5a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5ac:	f383 8811 	msr	BASEPRI, r3
 800c5b0:	f3bf 8f6f 	isb	sy
 800c5b4:	f3bf 8f4f 	dsb	sy
 800c5b8:	60fb      	str	r3, [r7, #12]
}
 800c5ba:	bf00      	nop
 800c5bc:	bf00      	nop
 800c5be:	e7fd      	b.n	800c5bc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c5c0:	4b07      	ldr	r3, [pc, #28]	@ (800c5e0 <vTaskPlaceOnEventList+0x48>)
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	3318      	adds	r3, #24
 800c5c6:	4619      	mov	r1, r3
 800c5c8:	6878      	ldr	r0, [r7, #4]
 800c5ca:	f7fe fe70 	bl	800b2ae <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c5ce:	2101      	movs	r1, #1
 800c5d0:	6838      	ldr	r0, [r7, #0]
 800c5d2:	f000 fa81 	bl	800cad8 <prvAddCurrentTaskToDelayedList>
}
 800c5d6:	bf00      	nop
 800c5d8:	3710      	adds	r7, #16
 800c5da:	46bd      	mov	sp, r7
 800c5dc:	bd80      	pop	{r7, pc}
 800c5de:	bf00      	nop
 800c5e0:	200012d8 	.word	0x200012d8

0800c5e4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c5e4:	b580      	push	{r7, lr}
 800c5e6:	b086      	sub	sp, #24
 800c5e8:	af00      	add	r7, sp, #0
 800c5ea:	60f8      	str	r0, [r7, #12]
 800c5ec:	60b9      	str	r1, [r7, #8]
 800c5ee:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c5f0:	68fb      	ldr	r3, [r7, #12]
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d10b      	bne.n	800c60e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800c5f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5fa:	f383 8811 	msr	BASEPRI, r3
 800c5fe:	f3bf 8f6f 	isb	sy
 800c602:	f3bf 8f4f 	dsb	sy
 800c606:	617b      	str	r3, [r7, #20]
}
 800c608:	bf00      	nop
 800c60a:	bf00      	nop
 800c60c:	e7fd      	b.n	800c60a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c60e:	4b0a      	ldr	r3, [pc, #40]	@ (800c638 <vTaskPlaceOnEventListRestricted+0x54>)
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	3318      	adds	r3, #24
 800c614:	4619      	mov	r1, r3
 800c616:	68f8      	ldr	r0, [r7, #12]
 800c618:	f7fe fe25 	bl	800b266 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d002      	beq.n	800c628 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800c622:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c626:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c628:	6879      	ldr	r1, [r7, #4]
 800c62a:	68b8      	ldr	r0, [r7, #8]
 800c62c:	f000 fa54 	bl	800cad8 <prvAddCurrentTaskToDelayedList>
	}
 800c630:	bf00      	nop
 800c632:	3718      	adds	r7, #24
 800c634:	46bd      	mov	sp, r7
 800c636:	bd80      	pop	{r7, pc}
 800c638:	200012d8 	.word	0x200012d8

0800c63c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c63c:	b580      	push	{r7, lr}
 800c63e:	b086      	sub	sp, #24
 800c640:	af00      	add	r7, sp, #0
 800c642:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	68db      	ldr	r3, [r3, #12]
 800c648:	68db      	ldr	r3, [r3, #12]
 800c64a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c64c:	693b      	ldr	r3, [r7, #16]
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d10b      	bne.n	800c66a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800c652:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c656:	f383 8811 	msr	BASEPRI, r3
 800c65a:	f3bf 8f6f 	isb	sy
 800c65e:	f3bf 8f4f 	dsb	sy
 800c662:	60fb      	str	r3, [r7, #12]
}
 800c664:	bf00      	nop
 800c666:	bf00      	nop
 800c668:	e7fd      	b.n	800c666 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c66a:	693b      	ldr	r3, [r7, #16]
 800c66c:	3318      	adds	r3, #24
 800c66e:	4618      	mov	r0, r3
 800c670:	f7fe fe56 	bl	800b320 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c674:	4b1d      	ldr	r3, [pc, #116]	@ (800c6ec <xTaskRemoveFromEventList+0xb0>)
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d11d      	bne.n	800c6b8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c67c:	693b      	ldr	r3, [r7, #16]
 800c67e:	3304      	adds	r3, #4
 800c680:	4618      	mov	r0, r3
 800c682:	f7fe fe4d 	bl	800b320 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c686:	693b      	ldr	r3, [r7, #16]
 800c688:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c68a:	4b19      	ldr	r3, [pc, #100]	@ (800c6f0 <xTaskRemoveFromEventList+0xb4>)
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	429a      	cmp	r2, r3
 800c690:	d903      	bls.n	800c69a <xTaskRemoveFromEventList+0x5e>
 800c692:	693b      	ldr	r3, [r7, #16]
 800c694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c696:	4a16      	ldr	r2, [pc, #88]	@ (800c6f0 <xTaskRemoveFromEventList+0xb4>)
 800c698:	6013      	str	r3, [r2, #0]
 800c69a:	693b      	ldr	r3, [r7, #16]
 800c69c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c69e:	4613      	mov	r3, r2
 800c6a0:	009b      	lsls	r3, r3, #2
 800c6a2:	4413      	add	r3, r2
 800c6a4:	009b      	lsls	r3, r3, #2
 800c6a6:	4a13      	ldr	r2, [pc, #76]	@ (800c6f4 <xTaskRemoveFromEventList+0xb8>)
 800c6a8:	441a      	add	r2, r3
 800c6aa:	693b      	ldr	r3, [r7, #16]
 800c6ac:	3304      	adds	r3, #4
 800c6ae:	4619      	mov	r1, r3
 800c6b0:	4610      	mov	r0, r2
 800c6b2:	f7fe fdd8 	bl	800b266 <vListInsertEnd>
 800c6b6:	e005      	b.n	800c6c4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c6b8:	693b      	ldr	r3, [r7, #16]
 800c6ba:	3318      	adds	r3, #24
 800c6bc:	4619      	mov	r1, r3
 800c6be:	480e      	ldr	r0, [pc, #56]	@ (800c6f8 <xTaskRemoveFromEventList+0xbc>)
 800c6c0:	f7fe fdd1 	bl	800b266 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c6c4:	693b      	ldr	r3, [r7, #16]
 800c6c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c6c8:	4b0c      	ldr	r3, [pc, #48]	@ (800c6fc <xTaskRemoveFromEventList+0xc0>)
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c6ce:	429a      	cmp	r2, r3
 800c6d0:	d905      	bls.n	800c6de <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c6d2:	2301      	movs	r3, #1
 800c6d4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c6d6:	4b0a      	ldr	r3, [pc, #40]	@ (800c700 <xTaskRemoveFromEventList+0xc4>)
 800c6d8:	2201      	movs	r2, #1
 800c6da:	601a      	str	r2, [r3, #0]
 800c6dc:	e001      	b.n	800c6e2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800c6de:	2300      	movs	r3, #0
 800c6e0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c6e2:	697b      	ldr	r3, [r7, #20]
}
 800c6e4:	4618      	mov	r0, r3
 800c6e6:	3718      	adds	r7, #24
 800c6e8:	46bd      	mov	sp, r7
 800c6ea:	bd80      	pop	{r7, pc}
 800c6ec:	200017d4 	.word	0x200017d4
 800c6f0:	200017b4 	.word	0x200017b4
 800c6f4:	200012dc 	.word	0x200012dc
 800c6f8:	2000176c 	.word	0x2000176c
 800c6fc:	200012d8 	.word	0x200012d8
 800c700:	200017c0 	.word	0x200017c0

0800c704 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c704:	b480      	push	{r7}
 800c706:	b083      	sub	sp, #12
 800c708:	af00      	add	r7, sp, #0
 800c70a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c70c:	4b06      	ldr	r3, [pc, #24]	@ (800c728 <vTaskInternalSetTimeOutState+0x24>)
 800c70e:	681a      	ldr	r2, [r3, #0]
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c714:	4b05      	ldr	r3, [pc, #20]	@ (800c72c <vTaskInternalSetTimeOutState+0x28>)
 800c716:	681a      	ldr	r2, [r3, #0]
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	605a      	str	r2, [r3, #4]
}
 800c71c:	bf00      	nop
 800c71e:	370c      	adds	r7, #12
 800c720:	46bd      	mov	sp, r7
 800c722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c726:	4770      	bx	lr
 800c728:	200017c4 	.word	0x200017c4
 800c72c:	200017b0 	.word	0x200017b0

0800c730 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c730:	b580      	push	{r7, lr}
 800c732:	b088      	sub	sp, #32
 800c734:	af00      	add	r7, sp, #0
 800c736:	6078      	str	r0, [r7, #4]
 800c738:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d10b      	bne.n	800c758 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800c740:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c744:	f383 8811 	msr	BASEPRI, r3
 800c748:	f3bf 8f6f 	isb	sy
 800c74c:	f3bf 8f4f 	dsb	sy
 800c750:	613b      	str	r3, [r7, #16]
}
 800c752:	bf00      	nop
 800c754:	bf00      	nop
 800c756:	e7fd      	b.n	800c754 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c758:	683b      	ldr	r3, [r7, #0]
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	d10b      	bne.n	800c776 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800c75e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c762:	f383 8811 	msr	BASEPRI, r3
 800c766:	f3bf 8f6f 	isb	sy
 800c76a:	f3bf 8f4f 	dsb	sy
 800c76e:	60fb      	str	r3, [r7, #12]
}
 800c770:	bf00      	nop
 800c772:	bf00      	nop
 800c774:	e7fd      	b.n	800c772 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800c776:	f000 fe8f 	bl	800d498 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c77a:	4b1d      	ldr	r3, [pc, #116]	@ (800c7f0 <xTaskCheckForTimeOut+0xc0>)
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	685b      	ldr	r3, [r3, #4]
 800c784:	69ba      	ldr	r2, [r7, #24]
 800c786:	1ad3      	subs	r3, r2, r3
 800c788:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c78a:	683b      	ldr	r3, [r7, #0]
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c792:	d102      	bne.n	800c79a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c794:	2300      	movs	r3, #0
 800c796:	61fb      	str	r3, [r7, #28]
 800c798:	e023      	b.n	800c7e2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	681a      	ldr	r2, [r3, #0]
 800c79e:	4b15      	ldr	r3, [pc, #84]	@ (800c7f4 <xTaskCheckForTimeOut+0xc4>)
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	429a      	cmp	r2, r3
 800c7a4:	d007      	beq.n	800c7b6 <xTaskCheckForTimeOut+0x86>
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	685b      	ldr	r3, [r3, #4]
 800c7aa:	69ba      	ldr	r2, [r7, #24]
 800c7ac:	429a      	cmp	r2, r3
 800c7ae:	d302      	bcc.n	800c7b6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c7b0:	2301      	movs	r3, #1
 800c7b2:	61fb      	str	r3, [r7, #28]
 800c7b4:	e015      	b.n	800c7e2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c7b6:	683b      	ldr	r3, [r7, #0]
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	697a      	ldr	r2, [r7, #20]
 800c7bc:	429a      	cmp	r2, r3
 800c7be:	d20b      	bcs.n	800c7d8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c7c0:	683b      	ldr	r3, [r7, #0]
 800c7c2:	681a      	ldr	r2, [r3, #0]
 800c7c4:	697b      	ldr	r3, [r7, #20]
 800c7c6:	1ad2      	subs	r2, r2, r3
 800c7c8:	683b      	ldr	r3, [r7, #0]
 800c7ca:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c7cc:	6878      	ldr	r0, [r7, #4]
 800c7ce:	f7ff ff99 	bl	800c704 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c7d2:	2300      	movs	r3, #0
 800c7d4:	61fb      	str	r3, [r7, #28]
 800c7d6:	e004      	b.n	800c7e2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800c7d8:	683b      	ldr	r3, [r7, #0]
 800c7da:	2200      	movs	r2, #0
 800c7dc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c7de:	2301      	movs	r3, #1
 800c7e0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c7e2:	f000 fe8b 	bl	800d4fc <vPortExitCritical>

	return xReturn;
 800c7e6:	69fb      	ldr	r3, [r7, #28]
}
 800c7e8:	4618      	mov	r0, r3
 800c7ea:	3720      	adds	r7, #32
 800c7ec:	46bd      	mov	sp, r7
 800c7ee:	bd80      	pop	{r7, pc}
 800c7f0:	200017b0 	.word	0x200017b0
 800c7f4:	200017c4 	.word	0x200017c4

0800c7f8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c7f8:	b480      	push	{r7}
 800c7fa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c7fc:	4b03      	ldr	r3, [pc, #12]	@ (800c80c <vTaskMissedYield+0x14>)
 800c7fe:	2201      	movs	r2, #1
 800c800:	601a      	str	r2, [r3, #0]
}
 800c802:	bf00      	nop
 800c804:	46bd      	mov	sp, r7
 800c806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c80a:	4770      	bx	lr
 800c80c:	200017c0 	.word	0x200017c0

0800c810 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c810:	b580      	push	{r7, lr}
 800c812:	b082      	sub	sp, #8
 800c814:	af00      	add	r7, sp, #0
 800c816:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c818:	f000 f852 	bl	800c8c0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c81c:	4b06      	ldr	r3, [pc, #24]	@ (800c838 <prvIdleTask+0x28>)
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	2b01      	cmp	r3, #1
 800c822:	d9f9      	bls.n	800c818 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c824:	4b05      	ldr	r3, [pc, #20]	@ (800c83c <prvIdleTask+0x2c>)
 800c826:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c82a:	601a      	str	r2, [r3, #0]
 800c82c:	f3bf 8f4f 	dsb	sy
 800c830:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c834:	e7f0      	b.n	800c818 <prvIdleTask+0x8>
 800c836:	bf00      	nop
 800c838:	200012dc 	.word	0x200012dc
 800c83c:	e000ed04 	.word	0xe000ed04

0800c840 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c840:	b580      	push	{r7, lr}
 800c842:	b082      	sub	sp, #8
 800c844:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c846:	2300      	movs	r3, #0
 800c848:	607b      	str	r3, [r7, #4]
 800c84a:	e00c      	b.n	800c866 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c84c:	687a      	ldr	r2, [r7, #4]
 800c84e:	4613      	mov	r3, r2
 800c850:	009b      	lsls	r3, r3, #2
 800c852:	4413      	add	r3, r2
 800c854:	009b      	lsls	r3, r3, #2
 800c856:	4a12      	ldr	r2, [pc, #72]	@ (800c8a0 <prvInitialiseTaskLists+0x60>)
 800c858:	4413      	add	r3, r2
 800c85a:	4618      	mov	r0, r3
 800c85c:	f7fe fcd6 	bl	800b20c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	3301      	adds	r3, #1
 800c864:	607b      	str	r3, [r7, #4]
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	2b37      	cmp	r3, #55	@ 0x37
 800c86a:	d9ef      	bls.n	800c84c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c86c:	480d      	ldr	r0, [pc, #52]	@ (800c8a4 <prvInitialiseTaskLists+0x64>)
 800c86e:	f7fe fccd 	bl	800b20c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c872:	480d      	ldr	r0, [pc, #52]	@ (800c8a8 <prvInitialiseTaskLists+0x68>)
 800c874:	f7fe fcca 	bl	800b20c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c878:	480c      	ldr	r0, [pc, #48]	@ (800c8ac <prvInitialiseTaskLists+0x6c>)
 800c87a:	f7fe fcc7 	bl	800b20c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c87e:	480c      	ldr	r0, [pc, #48]	@ (800c8b0 <prvInitialiseTaskLists+0x70>)
 800c880:	f7fe fcc4 	bl	800b20c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c884:	480b      	ldr	r0, [pc, #44]	@ (800c8b4 <prvInitialiseTaskLists+0x74>)
 800c886:	f7fe fcc1 	bl	800b20c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c88a:	4b0b      	ldr	r3, [pc, #44]	@ (800c8b8 <prvInitialiseTaskLists+0x78>)
 800c88c:	4a05      	ldr	r2, [pc, #20]	@ (800c8a4 <prvInitialiseTaskLists+0x64>)
 800c88e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c890:	4b0a      	ldr	r3, [pc, #40]	@ (800c8bc <prvInitialiseTaskLists+0x7c>)
 800c892:	4a05      	ldr	r2, [pc, #20]	@ (800c8a8 <prvInitialiseTaskLists+0x68>)
 800c894:	601a      	str	r2, [r3, #0]
}
 800c896:	bf00      	nop
 800c898:	3708      	adds	r7, #8
 800c89a:	46bd      	mov	sp, r7
 800c89c:	bd80      	pop	{r7, pc}
 800c89e:	bf00      	nop
 800c8a0:	200012dc 	.word	0x200012dc
 800c8a4:	2000173c 	.word	0x2000173c
 800c8a8:	20001750 	.word	0x20001750
 800c8ac:	2000176c 	.word	0x2000176c
 800c8b0:	20001780 	.word	0x20001780
 800c8b4:	20001798 	.word	0x20001798
 800c8b8:	20001764 	.word	0x20001764
 800c8bc:	20001768 	.word	0x20001768

0800c8c0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c8c0:	b580      	push	{r7, lr}
 800c8c2:	b082      	sub	sp, #8
 800c8c4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c8c6:	e019      	b.n	800c8fc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c8c8:	f000 fde6 	bl	800d498 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c8cc:	4b10      	ldr	r3, [pc, #64]	@ (800c910 <prvCheckTasksWaitingTermination+0x50>)
 800c8ce:	68db      	ldr	r3, [r3, #12]
 800c8d0:	68db      	ldr	r3, [r3, #12]
 800c8d2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	3304      	adds	r3, #4
 800c8d8:	4618      	mov	r0, r3
 800c8da:	f7fe fd21 	bl	800b320 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c8de:	4b0d      	ldr	r3, [pc, #52]	@ (800c914 <prvCheckTasksWaitingTermination+0x54>)
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	3b01      	subs	r3, #1
 800c8e4:	4a0b      	ldr	r2, [pc, #44]	@ (800c914 <prvCheckTasksWaitingTermination+0x54>)
 800c8e6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c8e8:	4b0b      	ldr	r3, [pc, #44]	@ (800c918 <prvCheckTasksWaitingTermination+0x58>)
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	3b01      	subs	r3, #1
 800c8ee:	4a0a      	ldr	r2, [pc, #40]	@ (800c918 <prvCheckTasksWaitingTermination+0x58>)
 800c8f0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c8f2:	f000 fe03 	bl	800d4fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c8f6:	6878      	ldr	r0, [r7, #4]
 800c8f8:	f000 f810 	bl	800c91c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c8fc:	4b06      	ldr	r3, [pc, #24]	@ (800c918 <prvCheckTasksWaitingTermination+0x58>)
 800c8fe:	681b      	ldr	r3, [r3, #0]
 800c900:	2b00      	cmp	r3, #0
 800c902:	d1e1      	bne.n	800c8c8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c904:	bf00      	nop
 800c906:	bf00      	nop
 800c908:	3708      	adds	r7, #8
 800c90a:	46bd      	mov	sp, r7
 800c90c:	bd80      	pop	{r7, pc}
 800c90e:	bf00      	nop
 800c910:	20001780 	.word	0x20001780
 800c914:	200017ac 	.word	0x200017ac
 800c918:	20001794 	.word	0x20001794

0800c91c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c91c:	b580      	push	{r7, lr}
 800c91e:	b084      	sub	sp, #16
 800c920:	af00      	add	r7, sp, #0
 800c922:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d108      	bne.n	800c940 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c932:	4618      	mov	r0, r3
 800c934:	f000 ffa0 	bl	800d878 <vPortFree>
				vPortFree( pxTCB );
 800c938:	6878      	ldr	r0, [r7, #4]
 800c93a:	f000 ff9d 	bl	800d878 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c93e:	e019      	b.n	800c974 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800c946:	2b01      	cmp	r3, #1
 800c948:	d103      	bne.n	800c952 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800c94a:	6878      	ldr	r0, [r7, #4]
 800c94c:	f000 ff94 	bl	800d878 <vPortFree>
	}
 800c950:	e010      	b.n	800c974 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800c958:	2b02      	cmp	r3, #2
 800c95a:	d00b      	beq.n	800c974 <prvDeleteTCB+0x58>
	__asm volatile
 800c95c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c960:	f383 8811 	msr	BASEPRI, r3
 800c964:	f3bf 8f6f 	isb	sy
 800c968:	f3bf 8f4f 	dsb	sy
 800c96c:	60fb      	str	r3, [r7, #12]
}
 800c96e:	bf00      	nop
 800c970:	bf00      	nop
 800c972:	e7fd      	b.n	800c970 <prvDeleteTCB+0x54>
	}
 800c974:	bf00      	nop
 800c976:	3710      	adds	r7, #16
 800c978:	46bd      	mov	sp, r7
 800c97a:	bd80      	pop	{r7, pc}

0800c97c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c97c:	b480      	push	{r7}
 800c97e:	b083      	sub	sp, #12
 800c980:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c982:	4b0c      	ldr	r3, [pc, #48]	@ (800c9b4 <prvResetNextTaskUnblockTime+0x38>)
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	681b      	ldr	r3, [r3, #0]
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d104      	bne.n	800c996 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c98c:	4b0a      	ldr	r3, [pc, #40]	@ (800c9b8 <prvResetNextTaskUnblockTime+0x3c>)
 800c98e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c992:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c994:	e008      	b.n	800c9a8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c996:	4b07      	ldr	r3, [pc, #28]	@ (800c9b4 <prvResetNextTaskUnblockTime+0x38>)
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	68db      	ldr	r3, [r3, #12]
 800c99c:	68db      	ldr	r3, [r3, #12]
 800c99e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	685b      	ldr	r3, [r3, #4]
 800c9a4:	4a04      	ldr	r2, [pc, #16]	@ (800c9b8 <prvResetNextTaskUnblockTime+0x3c>)
 800c9a6:	6013      	str	r3, [r2, #0]
}
 800c9a8:	bf00      	nop
 800c9aa:	370c      	adds	r7, #12
 800c9ac:	46bd      	mov	sp, r7
 800c9ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9b2:	4770      	bx	lr
 800c9b4:	20001764 	.word	0x20001764
 800c9b8:	200017cc 	.word	0x200017cc

0800c9bc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c9bc:	b480      	push	{r7}
 800c9be:	b083      	sub	sp, #12
 800c9c0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c9c2:	4b0b      	ldr	r3, [pc, #44]	@ (800c9f0 <xTaskGetSchedulerState+0x34>)
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d102      	bne.n	800c9d0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c9ca:	2301      	movs	r3, #1
 800c9cc:	607b      	str	r3, [r7, #4]
 800c9ce:	e008      	b.n	800c9e2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c9d0:	4b08      	ldr	r3, [pc, #32]	@ (800c9f4 <xTaskGetSchedulerState+0x38>)
 800c9d2:	681b      	ldr	r3, [r3, #0]
 800c9d4:	2b00      	cmp	r3, #0
 800c9d6:	d102      	bne.n	800c9de <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c9d8:	2302      	movs	r3, #2
 800c9da:	607b      	str	r3, [r7, #4]
 800c9dc:	e001      	b.n	800c9e2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c9de:	2300      	movs	r3, #0
 800c9e0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c9e2:	687b      	ldr	r3, [r7, #4]
	}
 800c9e4:	4618      	mov	r0, r3
 800c9e6:	370c      	adds	r7, #12
 800c9e8:	46bd      	mov	sp, r7
 800c9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9ee:	4770      	bx	lr
 800c9f0:	200017b8 	.word	0x200017b8
 800c9f4:	200017d4 	.word	0x200017d4

0800c9f8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c9f8:	b580      	push	{r7, lr}
 800c9fa:	b086      	sub	sp, #24
 800c9fc:	af00      	add	r7, sp, #0
 800c9fe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ca04:	2300      	movs	r3, #0
 800ca06:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d058      	beq.n	800cac0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ca0e:	4b2f      	ldr	r3, [pc, #188]	@ (800cacc <xTaskPriorityDisinherit+0xd4>)
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	693a      	ldr	r2, [r7, #16]
 800ca14:	429a      	cmp	r2, r3
 800ca16:	d00b      	beq.n	800ca30 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800ca18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca1c:	f383 8811 	msr	BASEPRI, r3
 800ca20:	f3bf 8f6f 	isb	sy
 800ca24:	f3bf 8f4f 	dsb	sy
 800ca28:	60fb      	str	r3, [r7, #12]
}
 800ca2a:	bf00      	nop
 800ca2c:	bf00      	nop
 800ca2e:	e7fd      	b.n	800ca2c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800ca30:	693b      	ldr	r3, [r7, #16]
 800ca32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d10b      	bne.n	800ca50 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800ca38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca3c:	f383 8811 	msr	BASEPRI, r3
 800ca40:	f3bf 8f6f 	isb	sy
 800ca44:	f3bf 8f4f 	dsb	sy
 800ca48:	60bb      	str	r3, [r7, #8]
}
 800ca4a:	bf00      	nop
 800ca4c:	bf00      	nop
 800ca4e:	e7fd      	b.n	800ca4c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800ca50:	693b      	ldr	r3, [r7, #16]
 800ca52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ca54:	1e5a      	subs	r2, r3, #1
 800ca56:	693b      	ldr	r3, [r7, #16]
 800ca58:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ca5a:	693b      	ldr	r3, [r7, #16]
 800ca5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ca5e:	693b      	ldr	r3, [r7, #16]
 800ca60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ca62:	429a      	cmp	r2, r3
 800ca64:	d02c      	beq.n	800cac0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ca66:	693b      	ldr	r3, [r7, #16]
 800ca68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	d128      	bne.n	800cac0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ca6e:	693b      	ldr	r3, [r7, #16]
 800ca70:	3304      	adds	r3, #4
 800ca72:	4618      	mov	r0, r3
 800ca74:	f7fe fc54 	bl	800b320 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ca78:	693b      	ldr	r3, [r7, #16]
 800ca7a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ca7c:	693b      	ldr	r3, [r7, #16]
 800ca7e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ca80:	693b      	ldr	r3, [r7, #16]
 800ca82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca84:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ca88:	693b      	ldr	r3, [r7, #16]
 800ca8a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ca8c:	693b      	ldr	r3, [r7, #16]
 800ca8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ca90:	4b0f      	ldr	r3, [pc, #60]	@ (800cad0 <xTaskPriorityDisinherit+0xd8>)
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	429a      	cmp	r2, r3
 800ca96:	d903      	bls.n	800caa0 <xTaskPriorityDisinherit+0xa8>
 800ca98:	693b      	ldr	r3, [r7, #16]
 800ca9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca9c:	4a0c      	ldr	r2, [pc, #48]	@ (800cad0 <xTaskPriorityDisinherit+0xd8>)
 800ca9e:	6013      	str	r3, [r2, #0]
 800caa0:	693b      	ldr	r3, [r7, #16]
 800caa2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800caa4:	4613      	mov	r3, r2
 800caa6:	009b      	lsls	r3, r3, #2
 800caa8:	4413      	add	r3, r2
 800caaa:	009b      	lsls	r3, r3, #2
 800caac:	4a09      	ldr	r2, [pc, #36]	@ (800cad4 <xTaskPriorityDisinherit+0xdc>)
 800caae:	441a      	add	r2, r3
 800cab0:	693b      	ldr	r3, [r7, #16]
 800cab2:	3304      	adds	r3, #4
 800cab4:	4619      	mov	r1, r3
 800cab6:	4610      	mov	r0, r2
 800cab8:	f7fe fbd5 	bl	800b266 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800cabc:	2301      	movs	r3, #1
 800cabe:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800cac0:	697b      	ldr	r3, [r7, #20]
	}
 800cac2:	4618      	mov	r0, r3
 800cac4:	3718      	adds	r7, #24
 800cac6:	46bd      	mov	sp, r7
 800cac8:	bd80      	pop	{r7, pc}
 800caca:	bf00      	nop
 800cacc:	200012d8 	.word	0x200012d8
 800cad0:	200017b4 	.word	0x200017b4
 800cad4:	200012dc 	.word	0x200012dc

0800cad8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800cad8:	b580      	push	{r7, lr}
 800cada:	b084      	sub	sp, #16
 800cadc:	af00      	add	r7, sp, #0
 800cade:	6078      	str	r0, [r7, #4]
 800cae0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800cae2:	4b21      	ldr	r3, [pc, #132]	@ (800cb68 <prvAddCurrentTaskToDelayedList+0x90>)
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cae8:	4b20      	ldr	r3, [pc, #128]	@ (800cb6c <prvAddCurrentTaskToDelayedList+0x94>)
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	3304      	adds	r3, #4
 800caee:	4618      	mov	r0, r3
 800caf0:	f7fe fc16 	bl	800b320 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800cafa:	d10a      	bne.n	800cb12 <prvAddCurrentTaskToDelayedList+0x3a>
 800cafc:	683b      	ldr	r3, [r7, #0]
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	d007      	beq.n	800cb12 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cb02:	4b1a      	ldr	r3, [pc, #104]	@ (800cb6c <prvAddCurrentTaskToDelayedList+0x94>)
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	3304      	adds	r3, #4
 800cb08:	4619      	mov	r1, r3
 800cb0a:	4819      	ldr	r0, [pc, #100]	@ (800cb70 <prvAddCurrentTaskToDelayedList+0x98>)
 800cb0c:	f7fe fbab 	bl	800b266 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800cb10:	e026      	b.n	800cb60 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800cb12:	68fa      	ldr	r2, [r7, #12]
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	4413      	add	r3, r2
 800cb18:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800cb1a:	4b14      	ldr	r3, [pc, #80]	@ (800cb6c <prvAddCurrentTaskToDelayedList+0x94>)
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	68ba      	ldr	r2, [r7, #8]
 800cb20:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800cb22:	68ba      	ldr	r2, [r7, #8]
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	429a      	cmp	r2, r3
 800cb28:	d209      	bcs.n	800cb3e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cb2a:	4b12      	ldr	r3, [pc, #72]	@ (800cb74 <prvAddCurrentTaskToDelayedList+0x9c>)
 800cb2c:	681a      	ldr	r2, [r3, #0]
 800cb2e:	4b0f      	ldr	r3, [pc, #60]	@ (800cb6c <prvAddCurrentTaskToDelayedList+0x94>)
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	3304      	adds	r3, #4
 800cb34:	4619      	mov	r1, r3
 800cb36:	4610      	mov	r0, r2
 800cb38:	f7fe fbb9 	bl	800b2ae <vListInsert>
}
 800cb3c:	e010      	b.n	800cb60 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cb3e:	4b0e      	ldr	r3, [pc, #56]	@ (800cb78 <prvAddCurrentTaskToDelayedList+0xa0>)
 800cb40:	681a      	ldr	r2, [r3, #0]
 800cb42:	4b0a      	ldr	r3, [pc, #40]	@ (800cb6c <prvAddCurrentTaskToDelayedList+0x94>)
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	3304      	adds	r3, #4
 800cb48:	4619      	mov	r1, r3
 800cb4a:	4610      	mov	r0, r2
 800cb4c:	f7fe fbaf 	bl	800b2ae <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800cb50:	4b0a      	ldr	r3, [pc, #40]	@ (800cb7c <prvAddCurrentTaskToDelayedList+0xa4>)
 800cb52:	681b      	ldr	r3, [r3, #0]
 800cb54:	68ba      	ldr	r2, [r7, #8]
 800cb56:	429a      	cmp	r2, r3
 800cb58:	d202      	bcs.n	800cb60 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800cb5a:	4a08      	ldr	r2, [pc, #32]	@ (800cb7c <prvAddCurrentTaskToDelayedList+0xa4>)
 800cb5c:	68bb      	ldr	r3, [r7, #8]
 800cb5e:	6013      	str	r3, [r2, #0]
}
 800cb60:	bf00      	nop
 800cb62:	3710      	adds	r7, #16
 800cb64:	46bd      	mov	sp, r7
 800cb66:	bd80      	pop	{r7, pc}
 800cb68:	200017b0 	.word	0x200017b0
 800cb6c:	200012d8 	.word	0x200012d8
 800cb70:	20001798 	.word	0x20001798
 800cb74:	20001768 	.word	0x20001768
 800cb78:	20001764 	.word	0x20001764
 800cb7c:	200017cc 	.word	0x200017cc

0800cb80 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800cb80:	b580      	push	{r7, lr}
 800cb82:	b08a      	sub	sp, #40	@ 0x28
 800cb84:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800cb86:	2300      	movs	r3, #0
 800cb88:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800cb8a:	f000 fb13 	bl	800d1b4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800cb8e:	4b1d      	ldr	r3, [pc, #116]	@ (800cc04 <xTimerCreateTimerTask+0x84>)
 800cb90:	681b      	ldr	r3, [r3, #0]
 800cb92:	2b00      	cmp	r3, #0
 800cb94:	d021      	beq.n	800cbda <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800cb96:	2300      	movs	r3, #0
 800cb98:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800cb9a:	2300      	movs	r3, #0
 800cb9c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800cb9e:	1d3a      	adds	r2, r7, #4
 800cba0:	f107 0108 	add.w	r1, r7, #8
 800cba4:	f107 030c 	add.w	r3, r7, #12
 800cba8:	4618      	mov	r0, r3
 800cbaa:	f7fe fb15 	bl	800b1d8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800cbae:	6879      	ldr	r1, [r7, #4]
 800cbb0:	68bb      	ldr	r3, [r7, #8]
 800cbb2:	68fa      	ldr	r2, [r7, #12]
 800cbb4:	9202      	str	r2, [sp, #8]
 800cbb6:	9301      	str	r3, [sp, #4]
 800cbb8:	2302      	movs	r3, #2
 800cbba:	9300      	str	r3, [sp, #0]
 800cbbc:	2300      	movs	r3, #0
 800cbbe:	460a      	mov	r2, r1
 800cbc0:	4911      	ldr	r1, [pc, #68]	@ (800cc08 <xTimerCreateTimerTask+0x88>)
 800cbc2:	4812      	ldr	r0, [pc, #72]	@ (800cc0c <xTimerCreateTimerTask+0x8c>)
 800cbc4:	f7ff f8d0 	bl	800bd68 <xTaskCreateStatic>
 800cbc8:	4603      	mov	r3, r0
 800cbca:	4a11      	ldr	r2, [pc, #68]	@ (800cc10 <xTimerCreateTimerTask+0x90>)
 800cbcc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800cbce:	4b10      	ldr	r3, [pc, #64]	@ (800cc10 <xTimerCreateTimerTask+0x90>)
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	d001      	beq.n	800cbda <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800cbd6:	2301      	movs	r3, #1
 800cbd8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800cbda:	697b      	ldr	r3, [r7, #20]
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	d10b      	bne.n	800cbf8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800cbe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cbe4:	f383 8811 	msr	BASEPRI, r3
 800cbe8:	f3bf 8f6f 	isb	sy
 800cbec:	f3bf 8f4f 	dsb	sy
 800cbf0:	613b      	str	r3, [r7, #16]
}
 800cbf2:	bf00      	nop
 800cbf4:	bf00      	nop
 800cbf6:	e7fd      	b.n	800cbf4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800cbf8:	697b      	ldr	r3, [r7, #20]
}
 800cbfa:	4618      	mov	r0, r3
 800cbfc:	3718      	adds	r7, #24
 800cbfe:	46bd      	mov	sp, r7
 800cc00:	bd80      	pop	{r7, pc}
 800cc02:	bf00      	nop
 800cc04:	20001808 	.word	0x20001808
 800cc08:	0801204c 	.word	0x0801204c
 800cc0c:	0800cd4d 	.word	0x0800cd4d
 800cc10:	2000180c 	.word	0x2000180c

0800cc14 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800cc14:	b580      	push	{r7, lr}
 800cc16:	b08a      	sub	sp, #40	@ 0x28
 800cc18:	af00      	add	r7, sp, #0
 800cc1a:	60f8      	str	r0, [r7, #12]
 800cc1c:	60b9      	str	r1, [r7, #8]
 800cc1e:	607a      	str	r2, [r7, #4]
 800cc20:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800cc22:	2300      	movs	r3, #0
 800cc24:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	d10b      	bne.n	800cc44 <xTimerGenericCommand+0x30>
	__asm volatile
 800cc2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc30:	f383 8811 	msr	BASEPRI, r3
 800cc34:	f3bf 8f6f 	isb	sy
 800cc38:	f3bf 8f4f 	dsb	sy
 800cc3c:	623b      	str	r3, [r7, #32]
}
 800cc3e:	bf00      	nop
 800cc40:	bf00      	nop
 800cc42:	e7fd      	b.n	800cc40 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800cc44:	4b19      	ldr	r3, [pc, #100]	@ (800ccac <xTimerGenericCommand+0x98>)
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d02a      	beq.n	800cca2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800cc4c:	68bb      	ldr	r3, [r7, #8]
 800cc4e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800cc58:	68bb      	ldr	r3, [r7, #8]
 800cc5a:	2b05      	cmp	r3, #5
 800cc5c:	dc18      	bgt.n	800cc90 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800cc5e:	f7ff fead 	bl	800c9bc <xTaskGetSchedulerState>
 800cc62:	4603      	mov	r3, r0
 800cc64:	2b02      	cmp	r3, #2
 800cc66:	d109      	bne.n	800cc7c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800cc68:	4b10      	ldr	r3, [pc, #64]	@ (800ccac <xTimerGenericCommand+0x98>)
 800cc6a:	6818      	ldr	r0, [r3, #0]
 800cc6c:	f107 0110 	add.w	r1, r7, #16
 800cc70:	2300      	movs	r3, #0
 800cc72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cc74:	f7fe fc88 	bl	800b588 <xQueueGenericSend>
 800cc78:	6278      	str	r0, [r7, #36]	@ 0x24
 800cc7a:	e012      	b.n	800cca2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800cc7c:	4b0b      	ldr	r3, [pc, #44]	@ (800ccac <xTimerGenericCommand+0x98>)
 800cc7e:	6818      	ldr	r0, [r3, #0]
 800cc80:	f107 0110 	add.w	r1, r7, #16
 800cc84:	2300      	movs	r3, #0
 800cc86:	2200      	movs	r2, #0
 800cc88:	f7fe fc7e 	bl	800b588 <xQueueGenericSend>
 800cc8c:	6278      	str	r0, [r7, #36]	@ 0x24
 800cc8e:	e008      	b.n	800cca2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800cc90:	4b06      	ldr	r3, [pc, #24]	@ (800ccac <xTimerGenericCommand+0x98>)
 800cc92:	6818      	ldr	r0, [r3, #0]
 800cc94:	f107 0110 	add.w	r1, r7, #16
 800cc98:	2300      	movs	r3, #0
 800cc9a:	683a      	ldr	r2, [r7, #0]
 800cc9c:	f7fe fd76 	bl	800b78c <xQueueGenericSendFromISR>
 800cca0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800cca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800cca4:	4618      	mov	r0, r3
 800cca6:	3728      	adds	r7, #40	@ 0x28
 800cca8:	46bd      	mov	sp, r7
 800ccaa:	bd80      	pop	{r7, pc}
 800ccac:	20001808 	.word	0x20001808

0800ccb0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ccb0:	b580      	push	{r7, lr}
 800ccb2:	b088      	sub	sp, #32
 800ccb4:	af02      	add	r7, sp, #8
 800ccb6:	6078      	str	r0, [r7, #4]
 800ccb8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ccba:	4b23      	ldr	r3, [pc, #140]	@ (800cd48 <prvProcessExpiredTimer+0x98>)
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	68db      	ldr	r3, [r3, #12]
 800ccc0:	68db      	ldr	r3, [r3, #12]
 800ccc2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ccc4:	697b      	ldr	r3, [r7, #20]
 800ccc6:	3304      	adds	r3, #4
 800ccc8:	4618      	mov	r0, r3
 800ccca:	f7fe fb29 	bl	800b320 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ccce:	697b      	ldr	r3, [r7, #20]
 800ccd0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ccd4:	f003 0304 	and.w	r3, r3, #4
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d023      	beq.n	800cd24 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ccdc:	697b      	ldr	r3, [r7, #20]
 800ccde:	699a      	ldr	r2, [r3, #24]
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	18d1      	adds	r1, r2, r3
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	683a      	ldr	r2, [r7, #0]
 800cce8:	6978      	ldr	r0, [r7, #20]
 800ccea:	f000 f8d5 	bl	800ce98 <prvInsertTimerInActiveList>
 800ccee:	4603      	mov	r3, r0
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	d020      	beq.n	800cd36 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ccf4:	2300      	movs	r3, #0
 800ccf6:	9300      	str	r3, [sp, #0]
 800ccf8:	2300      	movs	r3, #0
 800ccfa:	687a      	ldr	r2, [r7, #4]
 800ccfc:	2100      	movs	r1, #0
 800ccfe:	6978      	ldr	r0, [r7, #20]
 800cd00:	f7ff ff88 	bl	800cc14 <xTimerGenericCommand>
 800cd04:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800cd06:	693b      	ldr	r3, [r7, #16]
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	d114      	bne.n	800cd36 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800cd0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd10:	f383 8811 	msr	BASEPRI, r3
 800cd14:	f3bf 8f6f 	isb	sy
 800cd18:	f3bf 8f4f 	dsb	sy
 800cd1c:	60fb      	str	r3, [r7, #12]
}
 800cd1e:	bf00      	nop
 800cd20:	bf00      	nop
 800cd22:	e7fd      	b.n	800cd20 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cd24:	697b      	ldr	r3, [r7, #20]
 800cd26:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cd2a:	f023 0301 	bic.w	r3, r3, #1
 800cd2e:	b2da      	uxtb	r2, r3
 800cd30:	697b      	ldr	r3, [r7, #20]
 800cd32:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cd36:	697b      	ldr	r3, [r7, #20]
 800cd38:	6a1b      	ldr	r3, [r3, #32]
 800cd3a:	6978      	ldr	r0, [r7, #20]
 800cd3c:	4798      	blx	r3
}
 800cd3e:	bf00      	nop
 800cd40:	3718      	adds	r7, #24
 800cd42:	46bd      	mov	sp, r7
 800cd44:	bd80      	pop	{r7, pc}
 800cd46:	bf00      	nop
 800cd48:	20001800 	.word	0x20001800

0800cd4c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800cd4c:	b580      	push	{r7, lr}
 800cd4e:	b084      	sub	sp, #16
 800cd50:	af00      	add	r7, sp, #0
 800cd52:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cd54:	f107 0308 	add.w	r3, r7, #8
 800cd58:	4618      	mov	r0, r3
 800cd5a:	f000 f859 	bl	800ce10 <prvGetNextExpireTime>
 800cd5e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800cd60:	68bb      	ldr	r3, [r7, #8]
 800cd62:	4619      	mov	r1, r3
 800cd64:	68f8      	ldr	r0, [r7, #12]
 800cd66:	f000 f805 	bl	800cd74 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800cd6a:	f000 f8d7 	bl	800cf1c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cd6e:	bf00      	nop
 800cd70:	e7f0      	b.n	800cd54 <prvTimerTask+0x8>
	...

0800cd74 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800cd74:	b580      	push	{r7, lr}
 800cd76:	b084      	sub	sp, #16
 800cd78:	af00      	add	r7, sp, #0
 800cd7a:	6078      	str	r0, [r7, #4]
 800cd7c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800cd7e:	f7ff fa37 	bl	800c1f0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800cd82:	f107 0308 	add.w	r3, r7, #8
 800cd86:	4618      	mov	r0, r3
 800cd88:	f000 f866 	bl	800ce58 <prvSampleTimeNow>
 800cd8c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800cd8e:	68bb      	ldr	r3, [r7, #8]
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	d130      	bne.n	800cdf6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800cd94:	683b      	ldr	r3, [r7, #0]
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d10a      	bne.n	800cdb0 <prvProcessTimerOrBlockTask+0x3c>
 800cd9a:	687a      	ldr	r2, [r7, #4]
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	429a      	cmp	r2, r3
 800cda0:	d806      	bhi.n	800cdb0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800cda2:	f7ff fa33 	bl	800c20c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800cda6:	68f9      	ldr	r1, [r7, #12]
 800cda8:	6878      	ldr	r0, [r7, #4]
 800cdaa:	f7ff ff81 	bl	800ccb0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800cdae:	e024      	b.n	800cdfa <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800cdb0:	683b      	ldr	r3, [r7, #0]
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	d008      	beq.n	800cdc8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800cdb6:	4b13      	ldr	r3, [pc, #76]	@ (800ce04 <prvProcessTimerOrBlockTask+0x90>)
 800cdb8:	681b      	ldr	r3, [r3, #0]
 800cdba:	681b      	ldr	r3, [r3, #0]
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d101      	bne.n	800cdc4 <prvProcessTimerOrBlockTask+0x50>
 800cdc0:	2301      	movs	r3, #1
 800cdc2:	e000      	b.n	800cdc6 <prvProcessTimerOrBlockTask+0x52>
 800cdc4:	2300      	movs	r3, #0
 800cdc6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800cdc8:	4b0f      	ldr	r3, [pc, #60]	@ (800ce08 <prvProcessTimerOrBlockTask+0x94>)
 800cdca:	6818      	ldr	r0, [r3, #0]
 800cdcc:	687a      	ldr	r2, [r7, #4]
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	1ad3      	subs	r3, r2, r3
 800cdd2:	683a      	ldr	r2, [r7, #0]
 800cdd4:	4619      	mov	r1, r3
 800cdd6:	f7fe ff93 	bl	800bd00 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800cdda:	f7ff fa17 	bl	800c20c <xTaskResumeAll>
 800cdde:	4603      	mov	r3, r0
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d10a      	bne.n	800cdfa <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800cde4:	4b09      	ldr	r3, [pc, #36]	@ (800ce0c <prvProcessTimerOrBlockTask+0x98>)
 800cde6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cdea:	601a      	str	r2, [r3, #0]
 800cdec:	f3bf 8f4f 	dsb	sy
 800cdf0:	f3bf 8f6f 	isb	sy
}
 800cdf4:	e001      	b.n	800cdfa <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800cdf6:	f7ff fa09 	bl	800c20c <xTaskResumeAll>
}
 800cdfa:	bf00      	nop
 800cdfc:	3710      	adds	r7, #16
 800cdfe:	46bd      	mov	sp, r7
 800ce00:	bd80      	pop	{r7, pc}
 800ce02:	bf00      	nop
 800ce04:	20001804 	.word	0x20001804
 800ce08:	20001808 	.word	0x20001808
 800ce0c:	e000ed04 	.word	0xe000ed04

0800ce10 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ce10:	b480      	push	{r7}
 800ce12:	b085      	sub	sp, #20
 800ce14:	af00      	add	r7, sp, #0
 800ce16:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ce18:	4b0e      	ldr	r3, [pc, #56]	@ (800ce54 <prvGetNextExpireTime+0x44>)
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d101      	bne.n	800ce26 <prvGetNextExpireTime+0x16>
 800ce22:	2201      	movs	r2, #1
 800ce24:	e000      	b.n	800ce28 <prvGetNextExpireTime+0x18>
 800ce26:	2200      	movs	r2, #0
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d105      	bne.n	800ce40 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ce34:	4b07      	ldr	r3, [pc, #28]	@ (800ce54 <prvGetNextExpireTime+0x44>)
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	68db      	ldr	r3, [r3, #12]
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	60fb      	str	r3, [r7, #12]
 800ce3e:	e001      	b.n	800ce44 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800ce40:	2300      	movs	r3, #0
 800ce42:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800ce44:	68fb      	ldr	r3, [r7, #12]
}
 800ce46:	4618      	mov	r0, r3
 800ce48:	3714      	adds	r7, #20
 800ce4a:	46bd      	mov	sp, r7
 800ce4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce50:	4770      	bx	lr
 800ce52:	bf00      	nop
 800ce54:	20001800 	.word	0x20001800

0800ce58 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800ce58:	b580      	push	{r7, lr}
 800ce5a:	b084      	sub	sp, #16
 800ce5c:	af00      	add	r7, sp, #0
 800ce5e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800ce60:	f7ff fa72 	bl	800c348 <xTaskGetTickCount>
 800ce64:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800ce66:	4b0b      	ldr	r3, [pc, #44]	@ (800ce94 <prvSampleTimeNow+0x3c>)
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	68fa      	ldr	r2, [r7, #12]
 800ce6c:	429a      	cmp	r2, r3
 800ce6e:	d205      	bcs.n	800ce7c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800ce70:	f000 f93a 	bl	800d0e8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	2201      	movs	r2, #1
 800ce78:	601a      	str	r2, [r3, #0]
 800ce7a:	e002      	b.n	800ce82 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	2200      	movs	r2, #0
 800ce80:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800ce82:	4a04      	ldr	r2, [pc, #16]	@ (800ce94 <prvSampleTimeNow+0x3c>)
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800ce88:	68fb      	ldr	r3, [r7, #12]
}
 800ce8a:	4618      	mov	r0, r3
 800ce8c:	3710      	adds	r7, #16
 800ce8e:	46bd      	mov	sp, r7
 800ce90:	bd80      	pop	{r7, pc}
 800ce92:	bf00      	nop
 800ce94:	20001810 	.word	0x20001810

0800ce98 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ce98:	b580      	push	{r7, lr}
 800ce9a:	b086      	sub	sp, #24
 800ce9c:	af00      	add	r7, sp, #0
 800ce9e:	60f8      	str	r0, [r7, #12]
 800cea0:	60b9      	str	r1, [r7, #8]
 800cea2:	607a      	str	r2, [r7, #4]
 800cea4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800cea6:	2300      	movs	r3, #0
 800cea8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800ceaa:	68fb      	ldr	r3, [r7, #12]
 800ceac:	68ba      	ldr	r2, [r7, #8]
 800ceae:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ceb0:	68fb      	ldr	r3, [r7, #12]
 800ceb2:	68fa      	ldr	r2, [r7, #12]
 800ceb4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800ceb6:	68ba      	ldr	r2, [r7, #8]
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	429a      	cmp	r2, r3
 800cebc:	d812      	bhi.n	800cee4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cebe:	687a      	ldr	r2, [r7, #4]
 800cec0:	683b      	ldr	r3, [r7, #0]
 800cec2:	1ad2      	subs	r2, r2, r3
 800cec4:	68fb      	ldr	r3, [r7, #12]
 800cec6:	699b      	ldr	r3, [r3, #24]
 800cec8:	429a      	cmp	r2, r3
 800ceca:	d302      	bcc.n	800ced2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800cecc:	2301      	movs	r3, #1
 800cece:	617b      	str	r3, [r7, #20]
 800ced0:	e01b      	b.n	800cf0a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800ced2:	4b10      	ldr	r3, [pc, #64]	@ (800cf14 <prvInsertTimerInActiveList+0x7c>)
 800ced4:	681a      	ldr	r2, [r3, #0]
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	3304      	adds	r3, #4
 800ceda:	4619      	mov	r1, r3
 800cedc:	4610      	mov	r0, r2
 800cede:	f7fe f9e6 	bl	800b2ae <vListInsert>
 800cee2:	e012      	b.n	800cf0a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800cee4:	687a      	ldr	r2, [r7, #4]
 800cee6:	683b      	ldr	r3, [r7, #0]
 800cee8:	429a      	cmp	r2, r3
 800ceea:	d206      	bcs.n	800cefa <prvInsertTimerInActiveList+0x62>
 800ceec:	68ba      	ldr	r2, [r7, #8]
 800ceee:	683b      	ldr	r3, [r7, #0]
 800cef0:	429a      	cmp	r2, r3
 800cef2:	d302      	bcc.n	800cefa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800cef4:	2301      	movs	r3, #1
 800cef6:	617b      	str	r3, [r7, #20]
 800cef8:	e007      	b.n	800cf0a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cefa:	4b07      	ldr	r3, [pc, #28]	@ (800cf18 <prvInsertTimerInActiveList+0x80>)
 800cefc:	681a      	ldr	r2, [r3, #0]
 800cefe:	68fb      	ldr	r3, [r7, #12]
 800cf00:	3304      	adds	r3, #4
 800cf02:	4619      	mov	r1, r3
 800cf04:	4610      	mov	r0, r2
 800cf06:	f7fe f9d2 	bl	800b2ae <vListInsert>
		}
	}

	return xProcessTimerNow;
 800cf0a:	697b      	ldr	r3, [r7, #20]
}
 800cf0c:	4618      	mov	r0, r3
 800cf0e:	3718      	adds	r7, #24
 800cf10:	46bd      	mov	sp, r7
 800cf12:	bd80      	pop	{r7, pc}
 800cf14:	20001804 	.word	0x20001804
 800cf18:	20001800 	.word	0x20001800

0800cf1c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800cf1c:	b580      	push	{r7, lr}
 800cf1e:	b08e      	sub	sp, #56	@ 0x38
 800cf20:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cf22:	e0ce      	b.n	800d0c2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	da19      	bge.n	800cf5e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800cf2a:	1d3b      	adds	r3, r7, #4
 800cf2c:	3304      	adds	r3, #4
 800cf2e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800cf30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d10b      	bne.n	800cf4e <prvProcessReceivedCommands+0x32>
	__asm volatile
 800cf36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf3a:	f383 8811 	msr	BASEPRI, r3
 800cf3e:	f3bf 8f6f 	isb	sy
 800cf42:	f3bf 8f4f 	dsb	sy
 800cf46:	61fb      	str	r3, [r7, #28]
}
 800cf48:	bf00      	nop
 800cf4a:	bf00      	nop
 800cf4c:	e7fd      	b.n	800cf4a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800cf4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf50:	681b      	ldr	r3, [r3, #0]
 800cf52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cf54:	6850      	ldr	r0, [r2, #4]
 800cf56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cf58:	6892      	ldr	r2, [r2, #8]
 800cf5a:	4611      	mov	r1, r2
 800cf5c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	f2c0 80ae 	blt.w	800d0c2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800cf6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf6c:	695b      	ldr	r3, [r3, #20]
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	d004      	beq.n	800cf7c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cf72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf74:	3304      	adds	r3, #4
 800cf76:	4618      	mov	r0, r3
 800cf78:	f7fe f9d2 	bl	800b320 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800cf7c:	463b      	mov	r3, r7
 800cf7e:	4618      	mov	r0, r3
 800cf80:	f7ff ff6a 	bl	800ce58 <prvSampleTimeNow>
 800cf84:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	2b09      	cmp	r3, #9
 800cf8a:	f200 8097 	bhi.w	800d0bc <prvProcessReceivedCommands+0x1a0>
 800cf8e:	a201      	add	r2, pc, #4	@ (adr r2, 800cf94 <prvProcessReceivedCommands+0x78>)
 800cf90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf94:	0800cfbd 	.word	0x0800cfbd
 800cf98:	0800cfbd 	.word	0x0800cfbd
 800cf9c:	0800cfbd 	.word	0x0800cfbd
 800cfa0:	0800d033 	.word	0x0800d033
 800cfa4:	0800d047 	.word	0x0800d047
 800cfa8:	0800d093 	.word	0x0800d093
 800cfac:	0800cfbd 	.word	0x0800cfbd
 800cfb0:	0800cfbd 	.word	0x0800cfbd
 800cfb4:	0800d033 	.word	0x0800d033
 800cfb8:	0800d047 	.word	0x0800d047
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800cfbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfbe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cfc2:	f043 0301 	orr.w	r3, r3, #1
 800cfc6:	b2da      	uxtb	r2, r3
 800cfc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800cfce:	68ba      	ldr	r2, [r7, #8]
 800cfd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfd2:	699b      	ldr	r3, [r3, #24]
 800cfd4:	18d1      	adds	r1, r2, r3
 800cfd6:	68bb      	ldr	r3, [r7, #8]
 800cfd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cfda:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cfdc:	f7ff ff5c 	bl	800ce98 <prvInsertTimerInActiveList>
 800cfe0:	4603      	mov	r3, r0
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	d06c      	beq.n	800d0c0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cfe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfe8:	6a1b      	ldr	r3, [r3, #32]
 800cfea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cfec:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cfee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cff0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cff4:	f003 0304 	and.w	r3, r3, #4
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d061      	beq.n	800d0c0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800cffc:	68ba      	ldr	r2, [r7, #8]
 800cffe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d000:	699b      	ldr	r3, [r3, #24]
 800d002:	441a      	add	r2, r3
 800d004:	2300      	movs	r3, #0
 800d006:	9300      	str	r3, [sp, #0]
 800d008:	2300      	movs	r3, #0
 800d00a:	2100      	movs	r1, #0
 800d00c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d00e:	f7ff fe01 	bl	800cc14 <xTimerGenericCommand>
 800d012:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800d014:	6a3b      	ldr	r3, [r7, #32]
 800d016:	2b00      	cmp	r3, #0
 800d018:	d152      	bne.n	800d0c0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800d01a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d01e:	f383 8811 	msr	BASEPRI, r3
 800d022:	f3bf 8f6f 	isb	sy
 800d026:	f3bf 8f4f 	dsb	sy
 800d02a:	61bb      	str	r3, [r7, #24]
}
 800d02c:	bf00      	nop
 800d02e:	bf00      	nop
 800d030:	e7fd      	b.n	800d02e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d034:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d038:	f023 0301 	bic.w	r3, r3, #1
 800d03c:	b2da      	uxtb	r2, r3
 800d03e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d040:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800d044:	e03d      	b.n	800d0c2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d048:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d04c:	f043 0301 	orr.w	r3, r3, #1
 800d050:	b2da      	uxtb	r2, r3
 800d052:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d054:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d058:	68ba      	ldr	r2, [r7, #8]
 800d05a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d05c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d05e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d060:	699b      	ldr	r3, [r3, #24]
 800d062:	2b00      	cmp	r3, #0
 800d064:	d10b      	bne.n	800d07e <prvProcessReceivedCommands+0x162>
	__asm volatile
 800d066:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d06a:	f383 8811 	msr	BASEPRI, r3
 800d06e:	f3bf 8f6f 	isb	sy
 800d072:	f3bf 8f4f 	dsb	sy
 800d076:	617b      	str	r3, [r7, #20]
}
 800d078:	bf00      	nop
 800d07a:	bf00      	nop
 800d07c:	e7fd      	b.n	800d07a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d07e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d080:	699a      	ldr	r2, [r3, #24]
 800d082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d084:	18d1      	adds	r1, r2, r3
 800d086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d088:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d08a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d08c:	f7ff ff04 	bl	800ce98 <prvInsertTimerInActiveList>
					break;
 800d090:	e017      	b.n	800d0c2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d092:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d094:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d098:	f003 0302 	and.w	r3, r3, #2
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	d103      	bne.n	800d0a8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800d0a0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d0a2:	f000 fbe9 	bl	800d878 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800d0a6:	e00c      	b.n	800d0c2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d0a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0aa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d0ae:	f023 0301 	bic.w	r3, r3, #1
 800d0b2:	b2da      	uxtb	r2, r3
 800d0b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0b6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800d0ba:	e002      	b.n	800d0c2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800d0bc:	bf00      	nop
 800d0be:	e000      	b.n	800d0c2 <prvProcessReceivedCommands+0x1a6>
					break;
 800d0c0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d0c2:	4b08      	ldr	r3, [pc, #32]	@ (800d0e4 <prvProcessReceivedCommands+0x1c8>)
 800d0c4:	681b      	ldr	r3, [r3, #0]
 800d0c6:	1d39      	adds	r1, r7, #4
 800d0c8:	2200      	movs	r2, #0
 800d0ca:	4618      	mov	r0, r3
 800d0cc:	f7fe fbfc 	bl	800b8c8 <xQueueReceive>
 800d0d0:	4603      	mov	r3, r0
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	f47f af26 	bne.w	800cf24 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800d0d8:	bf00      	nop
 800d0da:	bf00      	nop
 800d0dc:	3730      	adds	r7, #48	@ 0x30
 800d0de:	46bd      	mov	sp, r7
 800d0e0:	bd80      	pop	{r7, pc}
 800d0e2:	bf00      	nop
 800d0e4:	20001808 	.word	0x20001808

0800d0e8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d0e8:	b580      	push	{r7, lr}
 800d0ea:	b088      	sub	sp, #32
 800d0ec:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d0ee:	e049      	b.n	800d184 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d0f0:	4b2e      	ldr	r3, [pc, #184]	@ (800d1ac <prvSwitchTimerLists+0xc4>)
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	68db      	ldr	r3, [r3, #12]
 800d0f6:	681b      	ldr	r3, [r3, #0]
 800d0f8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d0fa:	4b2c      	ldr	r3, [pc, #176]	@ (800d1ac <prvSwitchTimerLists+0xc4>)
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	68db      	ldr	r3, [r3, #12]
 800d100:	68db      	ldr	r3, [r3, #12]
 800d102:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	3304      	adds	r3, #4
 800d108:	4618      	mov	r0, r3
 800d10a:	f7fe f909 	bl	800b320 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d10e:	68fb      	ldr	r3, [r7, #12]
 800d110:	6a1b      	ldr	r3, [r3, #32]
 800d112:	68f8      	ldr	r0, [r7, #12]
 800d114:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d116:	68fb      	ldr	r3, [r7, #12]
 800d118:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d11c:	f003 0304 	and.w	r3, r3, #4
 800d120:	2b00      	cmp	r3, #0
 800d122:	d02f      	beq.n	800d184 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d124:	68fb      	ldr	r3, [r7, #12]
 800d126:	699b      	ldr	r3, [r3, #24]
 800d128:	693a      	ldr	r2, [r7, #16]
 800d12a:	4413      	add	r3, r2
 800d12c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d12e:	68ba      	ldr	r2, [r7, #8]
 800d130:	693b      	ldr	r3, [r7, #16]
 800d132:	429a      	cmp	r2, r3
 800d134:	d90e      	bls.n	800d154 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d136:	68fb      	ldr	r3, [r7, #12]
 800d138:	68ba      	ldr	r2, [r7, #8]
 800d13a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	68fa      	ldr	r2, [r7, #12]
 800d140:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d142:	4b1a      	ldr	r3, [pc, #104]	@ (800d1ac <prvSwitchTimerLists+0xc4>)
 800d144:	681a      	ldr	r2, [r3, #0]
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	3304      	adds	r3, #4
 800d14a:	4619      	mov	r1, r3
 800d14c:	4610      	mov	r0, r2
 800d14e:	f7fe f8ae 	bl	800b2ae <vListInsert>
 800d152:	e017      	b.n	800d184 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d154:	2300      	movs	r3, #0
 800d156:	9300      	str	r3, [sp, #0]
 800d158:	2300      	movs	r3, #0
 800d15a:	693a      	ldr	r2, [r7, #16]
 800d15c:	2100      	movs	r1, #0
 800d15e:	68f8      	ldr	r0, [r7, #12]
 800d160:	f7ff fd58 	bl	800cc14 <xTimerGenericCommand>
 800d164:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	2b00      	cmp	r3, #0
 800d16a:	d10b      	bne.n	800d184 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800d16c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d170:	f383 8811 	msr	BASEPRI, r3
 800d174:	f3bf 8f6f 	isb	sy
 800d178:	f3bf 8f4f 	dsb	sy
 800d17c:	603b      	str	r3, [r7, #0]
}
 800d17e:	bf00      	nop
 800d180:	bf00      	nop
 800d182:	e7fd      	b.n	800d180 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d184:	4b09      	ldr	r3, [pc, #36]	@ (800d1ac <prvSwitchTimerLists+0xc4>)
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	681b      	ldr	r3, [r3, #0]
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d1b0      	bne.n	800d0f0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d18e:	4b07      	ldr	r3, [pc, #28]	@ (800d1ac <prvSwitchTimerLists+0xc4>)
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d194:	4b06      	ldr	r3, [pc, #24]	@ (800d1b0 <prvSwitchTimerLists+0xc8>)
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	4a04      	ldr	r2, [pc, #16]	@ (800d1ac <prvSwitchTimerLists+0xc4>)
 800d19a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d19c:	4a04      	ldr	r2, [pc, #16]	@ (800d1b0 <prvSwitchTimerLists+0xc8>)
 800d19e:	697b      	ldr	r3, [r7, #20]
 800d1a0:	6013      	str	r3, [r2, #0]
}
 800d1a2:	bf00      	nop
 800d1a4:	3718      	adds	r7, #24
 800d1a6:	46bd      	mov	sp, r7
 800d1a8:	bd80      	pop	{r7, pc}
 800d1aa:	bf00      	nop
 800d1ac:	20001800 	.word	0x20001800
 800d1b0:	20001804 	.word	0x20001804

0800d1b4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d1b4:	b580      	push	{r7, lr}
 800d1b6:	b082      	sub	sp, #8
 800d1b8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d1ba:	f000 f96d 	bl	800d498 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d1be:	4b15      	ldr	r3, [pc, #84]	@ (800d214 <prvCheckForValidListAndQueue+0x60>)
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d120      	bne.n	800d208 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d1c6:	4814      	ldr	r0, [pc, #80]	@ (800d218 <prvCheckForValidListAndQueue+0x64>)
 800d1c8:	f7fe f820 	bl	800b20c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d1cc:	4813      	ldr	r0, [pc, #76]	@ (800d21c <prvCheckForValidListAndQueue+0x68>)
 800d1ce:	f7fe f81d 	bl	800b20c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d1d2:	4b13      	ldr	r3, [pc, #76]	@ (800d220 <prvCheckForValidListAndQueue+0x6c>)
 800d1d4:	4a10      	ldr	r2, [pc, #64]	@ (800d218 <prvCheckForValidListAndQueue+0x64>)
 800d1d6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d1d8:	4b12      	ldr	r3, [pc, #72]	@ (800d224 <prvCheckForValidListAndQueue+0x70>)
 800d1da:	4a10      	ldr	r2, [pc, #64]	@ (800d21c <prvCheckForValidListAndQueue+0x68>)
 800d1dc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d1de:	2300      	movs	r3, #0
 800d1e0:	9300      	str	r3, [sp, #0]
 800d1e2:	4b11      	ldr	r3, [pc, #68]	@ (800d228 <prvCheckForValidListAndQueue+0x74>)
 800d1e4:	4a11      	ldr	r2, [pc, #68]	@ (800d22c <prvCheckForValidListAndQueue+0x78>)
 800d1e6:	2110      	movs	r1, #16
 800d1e8:	200a      	movs	r0, #10
 800d1ea:	f7fe f92d 	bl	800b448 <xQueueGenericCreateStatic>
 800d1ee:	4603      	mov	r3, r0
 800d1f0:	4a08      	ldr	r2, [pc, #32]	@ (800d214 <prvCheckForValidListAndQueue+0x60>)
 800d1f2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d1f4:	4b07      	ldr	r3, [pc, #28]	@ (800d214 <prvCheckForValidListAndQueue+0x60>)
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	2b00      	cmp	r3, #0
 800d1fa:	d005      	beq.n	800d208 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d1fc:	4b05      	ldr	r3, [pc, #20]	@ (800d214 <prvCheckForValidListAndQueue+0x60>)
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	490b      	ldr	r1, [pc, #44]	@ (800d230 <prvCheckForValidListAndQueue+0x7c>)
 800d202:	4618      	mov	r0, r3
 800d204:	f7fe fd52 	bl	800bcac <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d208:	f000 f978 	bl	800d4fc <vPortExitCritical>
}
 800d20c:	bf00      	nop
 800d20e:	46bd      	mov	sp, r7
 800d210:	bd80      	pop	{r7, pc}
 800d212:	bf00      	nop
 800d214:	20001808 	.word	0x20001808
 800d218:	200017d8 	.word	0x200017d8
 800d21c:	200017ec 	.word	0x200017ec
 800d220:	20001800 	.word	0x20001800
 800d224:	20001804 	.word	0x20001804
 800d228:	200018b4 	.word	0x200018b4
 800d22c:	20001814 	.word	0x20001814
 800d230:	08012054 	.word	0x08012054

0800d234 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d234:	b480      	push	{r7}
 800d236:	b085      	sub	sp, #20
 800d238:	af00      	add	r7, sp, #0
 800d23a:	60f8      	str	r0, [r7, #12]
 800d23c:	60b9      	str	r1, [r7, #8]
 800d23e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	3b04      	subs	r3, #4
 800d244:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d246:	68fb      	ldr	r3, [r7, #12]
 800d248:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800d24c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d24e:	68fb      	ldr	r3, [r7, #12]
 800d250:	3b04      	subs	r3, #4
 800d252:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d254:	68bb      	ldr	r3, [r7, #8]
 800d256:	f023 0201 	bic.w	r2, r3, #1
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d25e:	68fb      	ldr	r3, [r7, #12]
 800d260:	3b04      	subs	r3, #4
 800d262:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d264:	4a0c      	ldr	r2, [pc, #48]	@ (800d298 <pxPortInitialiseStack+0x64>)
 800d266:	68fb      	ldr	r3, [r7, #12]
 800d268:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	3b14      	subs	r3, #20
 800d26e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d270:	687a      	ldr	r2, [r7, #4]
 800d272:	68fb      	ldr	r3, [r7, #12]
 800d274:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	3b04      	subs	r3, #4
 800d27a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	f06f 0202 	mvn.w	r2, #2
 800d282:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d284:	68fb      	ldr	r3, [r7, #12]
 800d286:	3b20      	subs	r3, #32
 800d288:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d28a:	68fb      	ldr	r3, [r7, #12]
}
 800d28c:	4618      	mov	r0, r3
 800d28e:	3714      	adds	r7, #20
 800d290:	46bd      	mov	sp, r7
 800d292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d296:	4770      	bx	lr
 800d298:	0800d29d 	.word	0x0800d29d

0800d29c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d29c:	b480      	push	{r7}
 800d29e:	b085      	sub	sp, #20
 800d2a0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d2a2:	2300      	movs	r3, #0
 800d2a4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d2a6:	4b13      	ldr	r3, [pc, #76]	@ (800d2f4 <prvTaskExitError+0x58>)
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d2ae:	d00b      	beq.n	800d2c8 <prvTaskExitError+0x2c>
	__asm volatile
 800d2b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2b4:	f383 8811 	msr	BASEPRI, r3
 800d2b8:	f3bf 8f6f 	isb	sy
 800d2bc:	f3bf 8f4f 	dsb	sy
 800d2c0:	60fb      	str	r3, [r7, #12]
}
 800d2c2:	bf00      	nop
 800d2c4:	bf00      	nop
 800d2c6:	e7fd      	b.n	800d2c4 <prvTaskExitError+0x28>
	__asm volatile
 800d2c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2cc:	f383 8811 	msr	BASEPRI, r3
 800d2d0:	f3bf 8f6f 	isb	sy
 800d2d4:	f3bf 8f4f 	dsb	sy
 800d2d8:	60bb      	str	r3, [r7, #8]
}
 800d2da:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d2dc:	bf00      	nop
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d0fc      	beq.n	800d2de <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d2e4:	bf00      	nop
 800d2e6:	bf00      	nop
 800d2e8:	3714      	adds	r7, #20
 800d2ea:	46bd      	mov	sp, r7
 800d2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2f0:	4770      	bx	lr
 800d2f2:	bf00      	nop
 800d2f4:	20000088 	.word	0x20000088
	...

0800d300 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d300:	4b07      	ldr	r3, [pc, #28]	@ (800d320 <pxCurrentTCBConst2>)
 800d302:	6819      	ldr	r1, [r3, #0]
 800d304:	6808      	ldr	r0, [r1, #0]
 800d306:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d30a:	f380 8809 	msr	PSP, r0
 800d30e:	f3bf 8f6f 	isb	sy
 800d312:	f04f 0000 	mov.w	r0, #0
 800d316:	f380 8811 	msr	BASEPRI, r0
 800d31a:	4770      	bx	lr
 800d31c:	f3af 8000 	nop.w

0800d320 <pxCurrentTCBConst2>:
 800d320:	200012d8 	.word	0x200012d8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d324:	bf00      	nop
 800d326:	bf00      	nop

0800d328 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d328:	4808      	ldr	r0, [pc, #32]	@ (800d34c <prvPortStartFirstTask+0x24>)
 800d32a:	6800      	ldr	r0, [r0, #0]
 800d32c:	6800      	ldr	r0, [r0, #0]
 800d32e:	f380 8808 	msr	MSP, r0
 800d332:	f04f 0000 	mov.w	r0, #0
 800d336:	f380 8814 	msr	CONTROL, r0
 800d33a:	b662      	cpsie	i
 800d33c:	b661      	cpsie	f
 800d33e:	f3bf 8f4f 	dsb	sy
 800d342:	f3bf 8f6f 	isb	sy
 800d346:	df00      	svc	0
 800d348:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d34a:	bf00      	nop
 800d34c:	e000ed08 	.word	0xe000ed08

0800d350 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d350:	b580      	push	{r7, lr}
 800d352:	b086      	sub	sp, #24
 800d354:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d356:	4b47      	ldr	r3, [pc, #284]	@ (800d474 <xPortStartScheduler+0x124>)
 800d358:	681b      	ldr	r3, [r3, #0]
 800d35a:	4a47      	ldr	r2, [pc, #284]	@ (800d478 <xPortStartScheduler+0x128>)
 800d35c:	4293      	cmp	r3, r2
 800d35e:	d10b      	bne.n	800d378 <xPortStartScheduler+0x28>
	__asm volatile
 800d360:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d364:	f383 8811 	msr	BASEPRI, r3
 800d368:	f3bf 8f6f 	isb	sy
 800d36c:	f3bf 8f4f 	dsb	sy
 800d370:	60fb      	str	r3, [r7, #12]
}
 800d372:	bf00      	nop
 800d374:	bf00      	nop
 800d376:	e7fd      	b.n	800d374 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d378:	4b3e      	ldr	r3, [pc, #248]	@ (800d474 <xPortStartScheduler+0x124>)
 800d37a:	681b      	ldr	r3, [r3, #0]
 800d37c:	4a3f      	ldr	r2, [pc, #252]	@ (800d47c <xPortStartScheduler+0x12c>)
 800d37e:	4293      	cmp	r3, r2
 800d380:	d10b      	bne.n	800d39a <xPortStartScheduler+0x4a>
	__asm volatile
 800d382:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d386:	f383 8811 	msr	BASEPRI, r3
 800d38a:	f3bf 8f6f 	isb	sy
 800d38e:	f3bf 8f4f 	dsb	sy
 800d392:	613b      	str	r3, [r7, #16]
}
 800d394:	bf00      	nop
 800d396:	bf00      	nop
 800d398:	e7fd      	b.n	800d396 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d39a:	4b39      	ldr	r3, [pc, #228]	@ (800d480 <xPortStartScheduler+0x130>)
 800d39c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d39e:	697b      	ldr	r3, [r7, #20]
 800d3a0:	781b      	ldrb	r3, [r3, #0]
 800d3a2:	b2db      	uxtb	r3, r3
 800d3a4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d3a6:	697b      	ldr	r3, [r7, #20]
 800d3a8:	22ff      	movs	r2, #255	@ 0xff
 800d3aa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d3ac:	697b      	ldr	r3, [r7, #20]
 800d3ae:	781b      	ldrb	r3, [r3, #0]
 800d3b0:	b2db      	uxtb	r3, r3
 800d3b2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d3b4:	78fb      	ldrb	r3, [r7, #3]
 800d3b6:	b2db      	uxtb	r3, r3
 800d3b8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800d3bc:	b2da      	uxtb	r2, r3
 800d3be:	4b31      	ldr	r3, [pc, #196]	@ (800d484 <xPortStartScheduler+0x134>)
 800d3c0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d3c2:	4b31      	ldr	r3, [pc, #196]	@ (800d488 <xPortStartScheduler+0x138>)
 800d3c4:	2207      	movs	r2, #7
 800d3c6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d3c8:	e009      	b.n	800d3de <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800d3ca:	4b2f      	ldr	r3, [pc, #188]	@ (800d488 <xPortStartScheduler+0x138>)
 800d3cc:	681b      	ldr	r3, [r3, #0]
 800d3ce:	3b01      	subs	r3, #1
 800d3d0:	4a2d      	ldr	r2, [pc, #180]	@ (800d488 <xPortStartScheduler+0x138>)
 800d3d2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d3d4:	78fb      	ldrb	r3, [r7, #3]
 800d3d6:	b2db      	uxtb	r3, r3
 800d3d8:	005b      	lsls	r3, r3, #1
 800d3da:	b2db      	uxtb	r3, r3
 800d3dc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d3de:	78fb      	ldrb	r3, [r7, #3]
 800d3e0:	b2db      	uxtb	r3, r3
 800d3e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d3e6:	2b80      	cmp	r3, #128	@ 0x80
 800d3e8:	d0ef      	beq.n	800d3ca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d3ea:	4b27      	ldr	r3, [pc, #156]	@ (800d488 <xPortStartScheduler+0x138>)
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	f1c3 0307 	rsb	r3, r3, #7
 800d3f2:	2b04      	cmp	r3, #4
 800d3f4:	d00b      	beq.n	800d40e <xPortStartScheduler+0xbe>
	__asm volatile
 800d3f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3fa:	f383 8811 	msr	BASEPRI, r3
 800d3fe:	f3bf 8f6f 	isb	sy
 800d402:	f3bf 8f4f 	dsb	sy
 800d406:	60bb      	str	r3, [r7, #8]
}
 800d408:	bf00      	nop
 800d40a:	bf00      	nop
 800d40c:	e7fd      	b.n	800d40a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d40e:	4b1e      	ldr	r3, [pc, #120]	@ (800d488 <xPortStartScheduler+0x138>)
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	021b      	lsls	r3, r3, #8
 800d414:	4a1c      	ldr	r2, [pc, #112]	@ (800d488 <xPortStartScheduler+0x138>)
 800d416:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d418:	4b1b      	ldr	r3, [pc, #108]	@ (800d488 <xPortStartScheduler+0x138>)
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800d420:	4a19      	ldr	r2, [pc, #100]	@ (800d488 <xPortStartScheduler+0x138>)
 800d422:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	b2da      	uxtb	r2, r3
 800d428:	697b      	ldr	r3, [r7, #20]
 800d42a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d42c:	4b17      	ldr	r3, [pc, #92]	@ (800d48c <xPortStartScheduler+0x13c>)
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	4a16      	ldr	r2, [pc, #88]	@ (800d48c <xPortStartScheduler+0x13c>)
 800d432:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800d436:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d438:	4b14      	ldr	r3, [pc, #80]	@ (800d48c <xPortStartScheduler+0x13c>)
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	4a13      	ldr	r2, [pc, #76]	@ (800d48c <xPortStartScheduler+0x13c>)
 800d43e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800d442:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d444:	f000 f8da 	bl	800d5fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d448:	4b11      	ldr	r3, [pc, #68]	@ (800d490 <xPortStartScheduler+0x140>)
 800d44a:	2200      	movs	r2, #0
 800d44c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d44e:	f000 f8f9 	bl	800d644 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d452:	4b10      	ldr	r3, [pc, #64]	@ (800d494 <xPortStartScheduler+0x144>)
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	4a0f      	ldr	r2, [pc, #60]	@ (800d494 <xPortStartScheduler+0x144>)
 800d458:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800d45c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d45e:	f7ff ff63 	bl	800d328 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d462:	f7ff f83b 	bl	800c4dc <vTaskSwitchContext>
	prvTaskExitError();
 800d466:	f7ff ff19 	bl	800d29c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d46a:	2300      	movs	r3, #0
}
 800d46c:	4618      	mov	r0, r3
 800d46e:	3718      	adds	r7, #24
 800d470:	46bd      	mov	sp, r7
 800d472:	bd80      	pop	{r7, pc}
 800d474:	e000ed00 	.word	0xe000ed00
 800d478:	410fc271 	.word	0x410fc271
 800d47c:	410fc270 	.word	0x410fc270
 800d480:	e000e400 	.word	0xe000e400
 800d484:	20001904 	.word	0x20001904
 800d488:	20001908 	.word	0x20001908
 800d48c:	e000ed20 	.word	0xe000ed20
 800d490:	20000088 	.word	0x20000088
 800d494:	e000ef34 	.word	0xe000ef34

0800d498 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d498:	b480      	push	{r7}
 800d49a:	b083      	sub	sp, #12
 800d49c:	af00      	add	r7, sp, #0
	__asm volatile
 800d49e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4a2:	f383 8811 	msr	BASEPRI, r3
 800d4a6:	f3bf 8f6f 	isb	sy
 800d4aa:	f3bf 8f4f 	dsb	sy
 800d4ae:	607b      	str	r3, [r7, #4]
}
 800d4b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d4b2:	4b10      	ldr	r3, [pc, #64]	@ (800d4f4 <vPortEnterCritical+0x5c>)
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	3301      	adds	r3, #1
 800d4b8:	4a0e      	ldr	r2, [pc, #56]	@ (800d4f4 <vPortEnterCritical+0x5c>)
 800d4ba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d4bc:	4b0d      	ldr	r3, [pc, #52]	@ (800d4f4 <vPortEnterCritical+0x5c>)
 800d4be:	681b      	ldr	r3, [r3, #0]
 800d4c0:	2b01      	cmp	r3, #1
 800d4c2:	d110      	bne.n	800d4e6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d4c4:	4b0c      	ldr	r3, [pc, #48]	@ (800d4f8 <vPortEnterCritical+0x60>)
 800d4c6:	681b      	ldr	r3, [r3, #0]
 800d4c8:	b2db      	uxtb	r3, r3
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	d00b      	beq.n	800d4e6 <vPortEnterCritical+0x4e>
	__asm volatile
 800d4ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4d2:	f383 8811 	msr	BASEPRI, r3
 800d4d6:	f3bf 8f6f 	isb	sy
 800d4da:	f3bf 8f4f 	dsb	sy
 800d4de:	603b      	str	r3, [r7, #0]
}
 800d4e0:	bf00      	nop
 800d4e2:	bf00      	nop
 800d4e4:	e7fd      	b.n	800d4e2 <vPortEnterCritical+0x4a>
	}
}
 800d4e6:	bf00      	nop
 800d4e8:	370c      	adds	r7, #12
 800d4ea:	46bd      	mov	sp, r7
 800d4ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4f0:	4770      	bx	lr
 800d4f2:	bf00      	nop
 800d4f4:	20000088 	.word	0x20000088
 800d4f8:	e000ed04 	.word	0xe000ed04

0800d4fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d4fc:	b480      	push	{r7}
 800d4fe:	b083      	sub	sp, #12
 800d500:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d502:	4b12      	ldr	r3, [pc, #72]	@ (800d54c <vPortExitCritical+0x50>)
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	2b00      	cmp	r3, #0
 800d508:	d10b      	bne.n	800d522 <vPortExitCritical+0x26>
	__asm volatile
 800d50a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d50e:	f383 8811 	msr	BASEPRI, r3
 800d512:	f3bf 8f6f 	isb	sy
 800d516:	f3bf 8f4f 	dsb	sy
 800d51a:	607b      	str	r3, [r7, #4]
}
 800d51c:	bf00      	nop
 800d51e:	bf00      	nop
 800d520:	e7fd      	b.n	800d51e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d522:	4b0a      	ldr	r3, [pc, #40]	@ (800d54c <vPortExitCritical+0x50>)
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	3b01      	subs	r3, #1
 800d528:	4a08      	ldr	r2, [pc, #32]	@ (800d54c <vPortExitCritical+0x50>)
 800d52a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d52c:	4b07      	ldr	r3, [pc, #28]	@ (800d54c <vPortExitCritical+0x50>)
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	2b00      	cmp	r3, #0
 800d532:	d105      	bne.n	800d540 <vPortExitCritical+0x44>
 800d534:	2300      	movs	r3, #0
 800d536:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d538:	683b      	ldr	r3, [r7, #0]
 800d53a:	f383 8811 	msr	BASEPRI, r3
}
 800d53e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d540:	bf00      	nop
 800d542:	370c      	adds	r7, #12
 800d544:	46bd      	mov	sp, r7
 800d546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d54a:	4770      	bx	lr
 800d54c:	20000088 	.word	0x20000088

0800d550 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d550:	f3ef 8009 	mrs	r0, PSP
 800d554:	f3bf 8f6f 	isb	sy
 800d558:	4b15      	ldr	r3, [pc, #84]	@ (800d5b0 <pxCurrentTCBConst>)
 800d55a:	681a      	ldr	r2, [r3, #0]
 800d55c:	f01e 0f10 	tst.w	lr, #16
 800d560:	bf08      	it	eq
 800d562:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d566:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d56a:	6010      	str	r0, [r2, #0]
 800d56c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d570:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800d574:	f380 8811 	msr	BASEPRI, r0
 800d578:	f3bf 8f4f 	dsb	sy
 800d57c:	f3bf 8f6f 	isb	sy
 800d580:	f7fe ffac 	bl	800c4dc <vTaskSwitchContext>
 800d584:	f04f 0000 	mov.w	r0, #0
 800d588:	f380 8811 	msr	BASEPRI, r0
 800d58c:	bc09      	pop	{r0, r3}
 800d58e:	6819      	ldr	r1, [r3, #0]
 800d590:	6808      	ldr	r0, [r1, #0]
 800d592:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d596:	f01e 0f10 	tst.w	lr, #16
 800d59a:	bf08      	it	eq
 800d59c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d5a0:	f380 8809 	msr	PSP, r0
 800d5a4:	f3bf 8f6f 	isb	sy
 800d5a8:	4770      	bx	lr
 800d5aa:	bf00      	nop
 800d5ac:	f3af 8000 	nop.w

0800d5b0 <pxCurrentTCBConst>:
 800d5b0:	200012d8 	.word	0x200012d8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d5b4:	bf00      	nop
 800d5b6:	bf00      	nop

0800d5b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d5b8:	b580      	push	{r7, lr}
 800d5ba:	b082      	sub	sp, #8
 800d5bc:	af00      	add	r7, sp, #0
	__asm volatile
 800d5be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5c2:	f383 8811 	msr	BASEPRI, r3
 800d5c6:	f3bf 8f6f 	isb	sy
 800d5ca:	f3bf 8f4f 	dsb	sy
 800d5ce:	607b      	str	r3, [r7, #4]
}
 800d5d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d5d2:	f7fe fec9 	bl	800c368 <xTaskIncrementTick>
 800d5d6:	4603      	mov	r3, r0
 800d5d8:	2b00      	cmp	r3, #0
 800d5da:	d003      	beq.n	800d5e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d5dc:	4b06      	ldr	r3, [pc, #24]	@ (800d5f8 <xPortSysTickHandler+0x40>)
 800d5de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d5e2:	601a      	str	r2, [r3, #0]
 800d5e4:	2300      	movs	r3, #0
 800d5e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d5e8:	683b      	ldr	r3, [r7, #0]
 800d5ea:	f383 8811 	msr	BASEPRI, r3
}
 800d5ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d5f0:	bf00      	nop
 800d5f2:	3708      	adds	r7, #8
 800d5f4:	46bd      	mov	sp, r7
 800d5f6:	bd80      	pop	{r7, pc}
 800d5f8:	e000ed04 	.word	0xe000ed04

0800d5fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d5fc:	b480      	push	{r7}
 800d5fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d600:	4b0b      	ldr	r3, [pc, #44]	@ (800d630 <vPortSetupTimerInterrupt+0x34>)
 800d602:	2200      	movs	r2, #0
 800d604:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d606:	4b0b      	ldr	r3, [pc, #44]	@ (800d634 <vPortSetupTimerInterrupt+0x38>)
 800d608:	2200      	movs	r2, #0
 800d60a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d60c:	4b0a      	ldr	r3, [pc, #40]	@ (800d638 <vPortSetupTimerInterrupt+0x3c>)
 800d60e:	681b      	ldr	r3, [r3, #0]
 800d610:	4a0a      	ldr	r2, [pc, #40]	@ (800d63c <vPortSetupTimerInterrupt+0x40>)
 800d612:	fba2 2303 	umull	r2, r3, r2, r3
 800d616:	099b      	lsrs	r3, r3, #6
 800d618:	4a09      	ldr	r2, [pc, #36]	@ (800d640 <vPortSetupTimerInterrupt+0x44>)
 800d61a:	3b01      	subs	r3, #1
 800d61c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d61e:	4b04      	ldr	r3, [pc, #16]	@ (800d630 <vPortSetupTimerInterrupt+0x34>)
 800d620:	2207      	movs	r2, #7
 800d622:	601a      	str	r2, [r3, #0]
}
 800d624:	bf00      	nop
 800d626:	46bd      	mov	sp, r7
 800d628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d62c:	4770      	bx	lr
 800d62e:	bf00      	nop
 800d630:	e000e010 	.word	0xe000e010
 800d634:	e000e018 	.word	0xe000e018
 800d638:	2000007c 	.word	0x2000007c
 800d63c:	10624dd3 	.word	0x10624dd3
 800d640:	e000e014 	.word	0xe000e014

0800d644 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d644:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800d654 <vPortEnableVFP+0x10>
 800d648:	6801      	ldr	r1, [r0, #0]
 800d64a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800d64e:	6001      	str	r1, [r0, #0]
 800d650:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d652:	bf00      	nop
 800d654:	e000ed88 	.word	0xe000ed88

0800d658 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d658:	b480      	push	{r7}
 800d65a:	b085      	sub	sp, #20
 800d65c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d65e:	f3ef 8305 	mrs	r3, IPSR
 800d662:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d664:	68fb      	ldr	r3, [r7, #12]
 800d666:	2b0f      	cmp	r3, #15
 800d668:	d915      	bls.n	800d696 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d66a:	4a18      	ldr	r2, [pc, #96]	@ (800d6cc <vPortValidateInterruptPriority+0x74>)
 800d66c:	68fb      	ldr	r3, [r7, #12]
 800d66e:	4413      	add	r3, r2
 800d670:	781b      	ldrb	r3, [r3, #0]
 800d672:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d674:	4b16      	ldr	r3, [pc, #88]	@ (800d6d0 <vPortValidateInterruptPriority+0x78>)
 800d676:	781b      	ldrb	r3, [r3, #0]
 800d678:	7afa      	ldrb	r2, [r7, #11]
 800d67a:	429a      	cmp	r2, r3
 800d67c:	d20b      	bcs.n	800d696 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800d67e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d682:	f383 8811 	msr	BASEPRI, r3
 800d686:	f3bf 8f6f 	isb	sy
 800d68a:	f3bf 8f4f 	dsb	sy
 800d68e:	607b      	str	r3, [r7, #4]
}
 800d690:	bf00      	nop
 800d692:	bf00      	nop
 800d694:	e7fd      	b.n	800d692 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d696:	4b0f      	ldr	r3, [pc, #60]	@ (800d6d4 <vPortValidateInterruptPriority+0x7c>)
 800d698:	681b      	ldr	r3, [r3, #0]
 800d69a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800d69e:	4b0e      	ldr	r3, [pc, #56]	@ (800d6d8 <vPortValidateInterruptPriority+0x80>)
 800d6a0:	681b      	ldr	r3, [r3, #0]
 800d6a2:	429a      	cmp	r2, r3
 800d6a4:	d90b      	bls.n	800d6be <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800d6a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6aa:	f383 8811 	msr	BASEPRI, r3
 800d6ae:	f3bf 8f6f 	isb	sy
 800d6b2:	f3bf 8f4f 	dsb	sy
 800d6b6:	603b      	str	r3, [r7, #0]
}
 800d6b8:	bf00      	nop
 800d6ba:	bf00      	nop
 800d6bc:	e7fd      	b.n	800d6ba <vPortValidateInterruptPriority+0x62>
	}
 800d6be:	bf00      	nop
 800d6c0:	3714      	adds	r7, #20
 800d6c2:	46bd      	mov	sp, r7
 800d6c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6c8:	4770      	bx	lr
 800d6ca:	bf00      	nop
 800d6cc:	e000e3f0 	.word	0xe000e3f0
 800d6d0:	20001904 	.word	0x20001904
 800d6d4:	e000ed0c 	.word	0xe000ed0c
 800d6d8:	20001908 	.word	0x20001908

0800d6dc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d6dc:	b580      	push	{r7, lr}
 800d6de:	b08a      	sub	sp, #40	@ 0x28
 800d6e0:	af00      	add	r7, sp, #0
 800d6e2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d6e4:	2300      	movs	r3, #0
 800d6e6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d6e8:	f7fe fd82 	bl	800c1f0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d6ec:	4b5c      	ldr	r3, [pc, #368]	@ (800d860 <pvPortMalloc+0x184>)
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	d101      	bne.n	800d6f8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d6f4:	f000 f924 	bl	800d940 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d6f8:	4b5a      	ldr	r3, [pc, #360]	@ (800d864 <pvPortMalloc+0x188>)
 800d6fa:	681a      	ldr	r2, [r3, #0]
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	4013      	ands	r3, r2
 800d700:	2b00      	cmp	r3, #0
 800d702:	f040 8095 	bne.w	800d830 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	2b00      	cmp	r3, #0
 800d70a:	d01e      	beq.n	800d74a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800d70c:	2208      	movs	r2, #8
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	4413      	add	r3, r2
 800d712:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	f003 0307 	and.w	r3, r3, #7
 800d71a:	2b00      	cmp	r3, #0
 800d71c:	d015      	beq.n	800d74a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	f023 0307 	bic.w	r3, r3, #7
 800d724:	3308      	adds	r3, #8
 800d726:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	f003 0307 	and.w	r3, r3, #7
 800d72e:	2b00      	cmp	r3, #0
 800d730:	d00b      	beq.n	800d74a <pvPortMalloc+0x6e>
	__asm volatile
 800d732:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d736:	f383 8811 	msr	BASEPRI, r3
 800d73a:	f3bf 8f6f 	isb	sy
 800d73e:	f3bf 8f4f 	dsb	sy
 800d742:	617b      	str	r3, [r7, #20]
}
 800d744:	bf00      	nop
 800d746:	bf00      	nop
 800d748:	e7fd      	b.n	800d746 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d06f      	beq.n	800d830 <pvPortMalloc+0x154>
 800d750:	4b45      	ldr	r3, [pc, #276]	@ (800d868 <pvPortMalloc+0x18c>)
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	687a      	ldr	r2, [r7, #4]
 800d756:	429a      	cmp	r2, r3
 800d758:	d86a      	bhi.n	800d830 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d75a:	4b44      	ldr	r3, [pc, #272]	@ (800d86c <pvPortMalloc+0x190>)
 800d75c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d75e:	4b43      	ldr	r3, [pc, #268]	@ (800d86c <pvPortMalloc+0x190>)
 800d760:	681b      	ldr	r3, [r3, #0]
 800d762:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d764:	e004      	b.n	800d770 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800d766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d768:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d76a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d76c:	681b      	ldr	r3, [r3, #0]
 800d76e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d772:	685b      	ldr	r3, [r3, #4]
 800d774:	687a      	ldr	r2, [r7, #4]
 800d776:	429a      	cmp	r2, r3
 800d778:	d903      	bls.n	800d782 <pvPortMalloc+0xa6>
 800d77a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d77c:	681b      	ldr	r3, [r3, #0]
 800d77e:	2b00      	cmp	r3, #0
 800d780:	d1f1      	bne.n	800d766 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d782:	4b37      	ldr	r3, [pc, #220]	@ (800d860 <pvPortMalloc+0x184>)
 800d784:	681b      	ldr	r3, [r3, #0]
 800d786:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d788:	429a      	cmp	r2, r3
 800d78a:	d051      	beq.n	800d830 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d78c:	6a3b      	ldr	r3, [r7, #32]
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	2208      	movs	r2, #8
 800d792:	4413      	add	r3, r2
 800d794:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d798:	681a      	ldr	r2, [r3, #0]
 800d79a:	6a3b      	ldr	r3, [r7, #32]
 800d79c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d79e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7a0:	685a      	ldr	r2, [r3, #4]
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	1ad2      	subs	r2, r2, r3
 800d7a6:	2308      	movs	r3, #8
 800d7a8:	005b      	lsls	r3, r3, #1
 800d7aa:	429a      	cmp	r2, r3
 800d7ac:	d920      	bls.n	800d7f0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d7ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	4413      	add	r3, r2
 800d7b4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d7b6:	69bb      	ldr	r3, [r7, #24]
 800d7b8:	f003 0307 	and.w	r3, r3, #7
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	d00b      	beq.n	800d7d8 <pvPortMalloc+0xfc>
	__asm volatile
 800d7c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d7c4:	f383 8811 	msr	BASEPRI, r3
 800d7c8:	f3bf 8f6f 	isb	sy
 800d7cc:	f3bf 8f4f 	dsb	sy
 800d7d0:	613b      	str	r3, [r7, #16]
}
 800d7d2:	bf00      	nop
 800d7d4:	bf00      	nop
 800d7d6:	e7fd      	b.n	800d7d4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d7d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7da:	685a      	ldr	r2, [r3, #4]
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	1ad2      	subs	r2, r2, r3
 800d7e0:	69bb      	ldr	r3, [r7, #24]
 800d7e2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d7e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7e6:	687a      	ldr	r2, [r7, #4]
 800d7e8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d7ea:	69b8      	ldr	r0, [r7, #24]
 800d7ec:	f000 f90a 	bl	800da04 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d7f0:	4b1d      	ldr	r3, [pc, #116]	@ (800d868 <pvPortMalloc+0x18c>)
 800d7f2:	681a      	ldr	r2, [r3, #0]
 800d7f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7f6:	685b      	ldr	r3, [r3, #4]
 800d7f8:	1ad3      	subs	r3, r2, r3
 800d7fa:	4a1b      	ldr	r2, [pc, #108]	@ (800d868 <pvPortMalloc+0x18c>)
 800d7fc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d7fe:	4b1a      	ldr	r3, [pc, #104]	@ (800d868 <pvPortMalloc+0x18c>)
 800d800:	681a      	ldr	r2, [r3, #0]
 800d802:	4b1b      	ldr	r3, [pc, #108]	@ (800d870 <pvPortMalloc+0x194>)
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	429a      	cmp	r2, r3
 800d808:	d203      	bcs.n	800d812 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d80a:	4b17      	ldr	r3, [pc, #92]	@ (800d868 <pvPortMalloc+0x18c>)
 800d80c:	681b      	ldr	r3, [r3, #0]
 800d80e:	4a18      	ldr	r2, [pc, #96]	@ (800d870 <pvPortMalloc+0x194>)
 800d810:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d814:	685a      	ldr	r2, [r3, #4]
 800d816:	4b13      	ldr	r3, [pc, #76]	@ (800d864 <pvPortMalloc+0x188>)
 800d818:	681b      	ldr	r3, [r3, #0]
 800d81a:	431a      	orrs	r2, r3
 800d81c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d81e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d822:	2200      	movs	r2, #0
 800d824:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d826:	4b13      	ldr	r3, [pc, #76]	@ (800d874 <pvPortMalloc+0x198>)
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	3301      	adds	r3, #1
 800d82c:	4a11      	ldr	r2, [pc, #68]	@ (800d874 <pvPortMalloc+0x198>)
 800d82e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d830:	f7fe fcec 	bl	800c20c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d834:	69fb      	ldr	r3, [r7, #28]
 800d836:	f003 0307 	and.w	r3, r3, #7
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d00b      	beq.n	800d856 <pvPortMalloc+0x17a>
	__asm volatile
 800d83e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d842:	f383 8811 	msr	BASEPRI, r3
 800d846:	f3bf 8f6f 	isb	sy
 800d84a:	f3bf 8f4f 	dsb	sy
 800d84e:	60fb      	str	r3, [r7, #12]
}
 800d850:	bf00      	nop
 800d852:	bf00      	nop
 800d854:	e7fd      	b.n	800d852 <pvPortMalloc+0x176>
	return pvReturn;
 800d856:	69fb      	ldr	r3, [r7, #28]
}
 800d858:	4618      	mov	r0, r3
 800d85a:	3728      	adds	r7, #40	@ 0x28
 800d85c:	46bd      	mov	sp, r7
 800d85e:	bd80      	pop	{r7, pc}
 800d860:	20005514 	.word	0x20005514
 800d864:	20005528 	.word	0x20005528
 800d868:	20005518 	.word	0x20005518
 800d86c:	2000550c 	.word	0x2000550c
 800d870:	2000551c 	.word	0x2000551c
 800d874:	20005520 	.word	0x20005520

0800d878 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d878:	b580      	push	{r7, lr}
 800d87a:	b086      	sub	sp, #24
 800d87c:	af00      	add	r7, sp, #0
 800d87e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	2b00      	cmp	r3, #0
 800d888:	d04f      	beq.n	800d92a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d88a:	2308      	movs	r3, #8
 800d88c:	425b      	negs	r3, r3
 800d88e:	697a      	ldr	r2, [r7, #20]
 800d890:	4413      	add	r3, r2
 800d892:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d894:	697b      	ldr	r3, [r7, #20]
 800d896:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d898:	693b      	ldr	r3, [r7, #16]
 800d89a:	685a      	ldr	r2, [r3, #4]
 800d89c:	4b25      	ldr	r3, [pc, #148]	@ (800d934 <vPortFree+0xbc>)
 800d89e:	681b      	ldr	r3, [r3, #0]
 800d8a0:	4013      	ands	r3, r2
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d10b      	bne.n	800d8be <vPortFree+0x46>
	__asm volatile
 800d8a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8aa:	f383 8811 	msr	BASEPRI, r3
 800d8ae:	f3bf 8f6f 	isb	sy
 800d8b2:	f3bf 8f4f 	dsb	sy
 800d8b6:	60fb      	str	r3, [r7, #12]
}
 800d8b8:	bf00      	nop
 800d8ba:	bf00      	nop
 800d8bc:	e7fd      	b.n	800d8ba <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d8be:	693b      	ldr	r3, [r7, #16]
 800d8c0:	681b      	ldr	r3, [r3, #0]
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	d00b      	beq.n	800d8de <vPortFree+0x66>
	__asm volatile
 800d8c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8ca:	f383 8811 	msr	BASEPRI, r3
 800d8ce:	f3bf 8f6f 	isb	sy
 800d8d2:	f3bf 8f4f 	dsb	sy
 800d8d6:	60bb      	str	r3, [r7, #8]
}
 800d8d8:	bf00      	nop
 800d8da:	bf00      	nop
 800d8dc:	e7fd      	b.n	800d8da <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d8de:	693b      	ldr	r3, [r7, #16]
 800d8e0:	685a      	ldr	r2, [r3, #4]
 800d8e2:	4b14      	ldr	r3, [pc, #80]	@ (800d934 <vPortFree+0xbc>)
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	4013      	ands	r3, r2
 800d8e8:	2b00      	cmp	r3, #0
 800d8ea:	d01e      	beq.n	800d92a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d8ec:	693b      	ldr	r3, [r7, #16]
 800d8ee:	681b      	ldr	r3, [r3, #0]
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	d11a      	bne.n	800d92a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d8f4:	693b      	ldr	r3, [r7, #16]
 800d8f6:	685a      	ldr	r2, [r3, #4]
 800d8f8:	4b0e      	ldr	r3, [pc, #56]	@ (800d934 <vPortFree+0xbc>)
 800d8fa:	681b      	ldr	r3, [r3, #0]
 800d8fc:	43db      	mvns	r3, r3
 800d8fe:	401a      	ands	r2, r3
 800d900:	693b      	ldr	r3, [r7, #16]
 800d902:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d904:	f7fe fc74 	bl	800c1f0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d908:	693b      	ldr	r3, [r7, #16]
 800d90a:	685a      	ldr	r2, [r3, #4]
 800d90c:	4b0a      	ldr	r3, [pc, #40]	@ (800d938 <vPortFree+0xc0>)
 800d90e:	681b      	ldr	r3, [r3, #0]
 800d910:	4413      	add	r3, r2
 800d912:	4a09      	ldr	r2, [pc, #36]	@ (800d938 <vPortFree+0xc0>)
 800d914:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d916:	6938      	ldr	r0, [r7, #16]
 800d918:	f000 f874 	bl	800da04 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d91c:	4b07      	ldr	r3, [pc, #28]	@ (800d93c <vPortFree+0xc4>)
 800d91e:	681b      	ldr	r3, [r3, #0]
 800d920:	3301      	adds	r3, #1
 800d922:	4a06      	ldr	r2, [pc, #24]	@ (800d93c <vPortFree+0xc4>)
 800d924:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d926:	f7fe fc71 	bl	800c20c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d92a:	bf00      	nop
 800d92c:	3718      	adds	r7, #24
 800d92e:	46bd      	mov	sp, r7
 800d930:	bd80      	pop	{r7, pc}
 800d932:	bf00      	nop
 800d934:	20005528 	.word	0x20005528
 800d938:	20005518 	.word	0x20005518
 800d93c:	20005524 	.word	0x20005524

0800d940 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d940:	b480      	push	{r7}
 800d942:	b085      	sub	sp, #20
 800d944:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d946:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800d94a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d94c:	4b27      	ldr	r3, [pc, #156]	@ (800d9ec <prvHeapInit+0xac>)
 800d94e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d950:	68fb      	ldr	r3, [r7, #12]
 800d952:	f003 0307 	and.w	r3, r3, #7
 800d956:	2b00      	cmp	r3, #0
 800d958:	d00c      	beq.n	800d974 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	3307      	adds	r3, #7
 800d95e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d960:	68fb      	ldr	r3, [r7, #12]
 800d962:	f023 0307 	bic.w	r3, r3, #7
 800d966:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d968:	68ba      	ldr	r2, [r7, #8]
 800d96a:	68fb      	ldr	r3, [r7, #12]
 800d96c:	1ad3      	subs	r3, r2, r3
 800d96e:	4a1f      	ldr	r2, [pc, #124]	@ (800d9ec <prvHeapInit+0xac>)
 800d970:	4413      	add	r3, r2
 800d972:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d974:	68fb      	ldr	r3, [r7, #12]
 800d976:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d978:	4a1d      	ldr	r2, [pc, #116]	@ (800d9f0 <prvHeapInit+0xb0>)
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d97e:	4b1c      	ldr	r3, [pc, #112]	@ (800d9f0 <prvHeapInit+0xb0>)
 800d980:	2200      	movs	r2, #0
 800d982:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	68ba      	ldr	r2, [r7, #8]
 800d988:	4413      	add	r3, r2
 800d98a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d98c:	2208      	movs	r2, #8
 800d98e:	68fb      	ldr	r3, [r7, #12]
 800d990:	1a9b      	subs	r3, r3, r2
 800d992:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	f023 0307 	bic.w	r3, r3, #7
 800d99a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d99c:	68fb      	ldr	r3, [r7, #12]
 800d99e:	4a15      	ldr	r2, [pc, #84]	@ (800d9f4 <prvHeapInit+0xb4>)
 800d9a0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d9a2:	4b14      	ldr	r3, [pc, #80]	@ (800d9f4 <prvHeapInit+0xb4>)
 800d9a4:	681b      	ldr	r3, [r3, #0]
 800d9a6:	2200      	movs	r2, #0
 800d9a8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d9aa:	4b12      	ldr	r3, [pc, #72]	@ (800d9f4 <prvHeapInit+0xb4>)
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	2200      	movs	r2, #0
 800d9b0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d9b6:	683b      	ldr	r3, [r7, #0]
 800d9b8:	68fa      	ldr	r2, [r7, #12]
 800d9ba:	1ad2      	subs	r2, r2, r3
 800d9bc:	683b      	ldr	r3, [r7, #0]
 800d9be:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d9c0:	4b0c      	ldr	r3, [pc, #48]	@ (800d9f4 <prvHeapInit+0xb4>)
 800d9c2:	681a      	ldr	r2, [r3, #0]
 800d9c4:	683b      	ldr	r3, [r7, #0]
 800d9c6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d9c8:	683b      	ldr	r3, [r7, #0]
 800d9ca:	685b      	ldr	r3, [r3, #4]
 800d9cc:	4a0a      	ldr	r2, [pc, #40]	@ (800d9f8 <prvHeapInit+0xb8>)
 800d9ce:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d9d0:	683b      	ldr	r3, [r7, #0]
 800d9d2:	685b      	ldr	r3, [r3, #4]
 800d9d4:	4a09      	ldr	r2, [pc, #36]	@ (800d9fc <prvHeapInit+0xbc>)
 800d9d6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d9d8:	4b09      	ldr	r3, [pc, #36]	@ (800da00 <prvHeapInit+0xc0>)
 800d9da:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800d9de:	601a      	str	r2, [r3, #0]
}
 800d9e0:	bf00      	nop
 800d9e2:	3714      	adds	r7, #20
 800d9e4:	46bd      	mov	sp, r7
 800d9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ea:	4770      	bx	lr
 800d9ec:	2000190c 	.word	0x2000190c
 800d9f0:	2000550c 	.word	0x2000550c
 800d9f4:	20005514 	.word	0x20005514
 800d9f8:	2000551c 	.word	0x2000551c
 800d9fc:	20005518 	.word	0x20005518
 800da00:	20005528 	.word	0x20005528

0800da04 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800da04:	b480      	push	{r7}
 800da06:	b085      	sub	sp, #20
 800da08:	af00      	add	r7, sp, #0
 800da0a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800da0c:	4b28      	ldr	r3, [pc, #160]	@ (800dab0 <prvInsertBlockIntoFreeList+0xac>)
 800da0e:	60fb      	str	r3, [r7, #12]
 800da10:	e002      	b.n	800da18 <prvInsertBlockIntoFreeList+0x14>
 800da12:	68fb      	ldr	r3, [r7, #12]
 800da14:	681b      	ldr	r3, [r3, #0]
 800da16:	60fb      	str	r3, [r7, #12]
 800da18:	68fb      	ldr	r3, [r7, #12]
 800da1a:	681b      	ldr	r3, [r3, #0]
 800da1c:	687a      	ldr	r2, [r7, #4]
 800da1e:	429a      	cmp	r2, r3
 800da20:	d8f7      	bhi.n	800da12 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800da26:	68fb      	ldr	r3, [r7, #12]
 800da28:	685b      	ldr	r3, [r3, #4]
 800da2a:	68ba      	ldr	r2, [r7, #8]
 800da2c:	4413      	add	r3, r2
 800da2e:	687a      	ldr	r2, [r7, #4]
 800da30:	429a      	cmp	r2, r3
 800da32:	d108      	bne.n	800da46 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800da34:	68fb      	ldr	r3, [r7, #12]
 800da36:	685a      	ldr	r2, [r3, #4]
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	685b      	ldr	r3, [r3, #4]
 800da3c:	441a      	add	r2, r3
 800da3e:	68fb      	ldr	r3, [r7, #12]
 800da40:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800da42:	68fb      	ldr	r3, [r7, #12]
 800da44:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	685b      	ldr	r3, [r3, #4]
 800da4e:	68ba      	ldr	r2, [r7, #8]
 800da50:	441a      	add	r2, r3
 800da52:	68fb      	ldr	r3, [r7, #12]
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	429a      	cmp	r2, r3
 800da58:	d118      	bne.n	800da8c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800da5a:	68fb      	ldr	r3, [r7, #12]
 800da5c:	681a      	ldr	r2, [r3, #0]
 800da5e:	4b15      	ldr	r3, [pc, #84]	@ (800dab4 <prvInsertBlockIntoFreeList+0xb0>)
 800da60:	681b      	ldr	r3, [r3, #0]
 800da62:	429a      	cmp	r2, r3
 800da64:	d00d      	beq.n	800da82 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	685a      	ldr	r2, [r3, #4]
 800da6a:	68fb      	ldr	r3, [r7, #12]
 800da6c:	681b      	ldr	r3, [r3, #0]
 800da6e:	685b      	ldr	r3, [r3, #4]
 800da70:	441a      	add	r2, r3
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800da76:	68fb      	ldr	r3, [r7, #12]
 800da78:	681b      	ldr	r3, [r3, #0]
 800da7a:	681a      	ldr	r2, [r3, #0]
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	601a      	str	r2, [r3, #0]
 800da80:	e008      	b.n	800da94 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800da82:	4b0c      	ldr	r3, [pc, #48]	@ (800dab4 <prvInsertBlockIntoFreeList+0xb0>)
 800da84:	681a      	ldr	r2, [r3, #0]
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	601a      	str	r2, [r3, #0]
 800da8a:	e003      	b.n	800da94 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800da8c:	68fb      	ldr	r3, [r7, #12]
 800da8e:	681a      	ldr	r2, [r3, #0]
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800da94:	68fa      	ldr	r2, [r7, #12]
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	429a      	cmp	r2, r3
 800da9a:	d002      	beq.n	800daa2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800da9c:	68fb      	ldr	r3, [r7, #12]
 800da9e:	687a      	ldr	r2, [r7, #4]
 800daa0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800daa2:	bf00      	nop
 800daa4:	3714      	adds	r7, #20
 800daa6:	46bd      	mov	sp, r7
 800daa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daac:	4770      	bx	lr
 800daae:	bf00      	nop
 800dab0:	2000550c 	.word	0x2000550c
 800dab4:	20005514 	.word	0x20005514

0800dab8 <__cvt>:
 800dab8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dabc:	ec57 6b10 	vmov	r6, r7, d0
 800dac0:	2f00      	cmp	r7, #0
 800dac2:	460c      	mov	r4, r1
 800dac4:	4619      	mov	r1, r3
 800dac6:	463b      	mov	r3, r7
 800dac8:	bfbb      	ittet	lt
 800daca:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800dace:	461f      	movlt	r7, r3
 800dad0:	2300      	movge	r3, #0
 800dad2:	232d      	movlt	r3, #45	@ 0x2d
 800dad4:	700b      	strb	r3, [r1, #0]
 800dad6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800dad8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800dadc:	4691      	mov	r9, r2
 800dade:	f023 0820 	bic.w	r8, r3, #32
 800dae2:	bfbc      	itt	lt
 800dae4:	4632      	movlt	r2, r6
 800dae6:	4616      	movlt	r6, r2
 800dae8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800daec:	d005      	beq.n	800dafa <__cvt+0x42>
 800daee:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800daf2:	d100      	bne.n	800daf6 <__cvt+0x3e>
 800daf4:	3401      	adds	r4, #1
 800daf6:	2102      	movs	r1, #2
 800daf8:	e000      	b.n	800dafc <__cvt+0x44>
 800dafa:	2103      	movs	r1, #3
 800dafc:	ab03      	add	r3, sp, #12
 800dafe:	9301      	str	r3, [sp, #4]
 800db00:	ab02      	add	r3, sp, #8
 800db02:	9300      	str	r3, [sp, #0]
 800db04:	ec47 6b10 	vmov	d0, r6, r7
 800db08:	4653      	mov	r3, sl
 800db0a:	4622      	mov	r2, r4
 800db0c:	f001 fddc 	bl	800f6c8 <_dtoa_r>
 800db10:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800db14:	4605      	mov	r5, r0
 800db16:	d119      	bne.n	800db4c <__cvt+0x94>
 800db18:	f019 0f01 	tst.w	r9, #1
 800db1c:	d00e      	beq.n	800db3c <__cvt+0x84>
 800db1e:	eb00 0904 	add.w	r9, r0, r4
 800db22:	2200      	movs	r2, #0
 800db24:	2300      	movs	r3, #0
 800db26:	4630      	mov	r0, r6
 800db28:	4639      	mov	r1, r7
 800db2a:	f7f2 ffdd 	bl	8000ae8 <__aeabi_dcmpeq>
 800db2e:	b108      	cbz	r0, 800db34 <__cvt+0x7c>
 800db30:	f8cd 900c 	str.w	r9, [sp, #12]
 800db34:	2230      	movs	r2, #48	@ 0x30
 800db36:	9b03      	ldr	r3, [sp, #12]
 800db38:	454b      	cmp	r3, r9
 800db3a:	d31e      	bcc.n	800db7a <__cvt+0xc2>
 800db3c:	9b03      	ldr	r3, [sp, #12]
 800db3e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800db40:	1b5b      	subs	r3, r3, r5
 800db42:	4628      	mov	r0, r5
 800db44:	6013      	str	r3, [r2, #0]
 800db46:	b004      	add	sp, #16
 800db48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db4c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800db50:	eb00 0904 	add.w	r9, r0, r4
 800db54:	d1e5      	bne.n	800db22 <__cvt+0x6a>
 800db56:	7803      	ldrb	r3, [r0, #0]
 800db58:	2b30      	cmp	r3, #48	@ 0x30
 800db5a:	d10a      	bne.n	800db72 <__cvt+0xba>
 800db5c:	2200      	movs	r2, #0
 800db5e:	2300      	movs	r3, #0
 800db60:	4630      	mov	r0, r6
 800db62:	4639      	mov	r1, r7
 800db64:	f7f2 ffc0 	bl	8000ae8 <__aeabi_dcmpeq>
 800db68:	b918      	cbnz	r0, 800db72 <__cvt+0xba>
 800db6a:	f1c4 0401 	rsb	r4, r4, #1
 800db6e:	f8ca 4000 	str.w	r4, [sl]
 800db72:	f8da 3000 	ldr.w	r3, [sl]
 800db76:	4499      	add	r9, r3
 800db78:	e7d3      	b.n	800db22 <__cvt+0x6a>
 800db7a:	1c59      	adds	r1, r3, #1
 800db7c:	9103      	str	r1, [sp, #12]
 800db7e:	701a      	strb	r2, [r3, #0]
 800db80:	e7d9      	b.n	800db36 <__cvt+0x7e>

0800db82 <__exponent>:
 800db82:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800db84:	2900      	cmp	r1, #0
 800db86:	bfba      	itte	lt
 800db88:	4249      	neglt	r1, r1
 800db8a:	232d      	movlt	r3, #45	@ 0x2d
 800db8c:	232b      	movge	r3, #43	@ 0x2b
 800db8e:	2909      	cmp	r1, #9
 800db90:	7002      	strb	r2, [r0, #0]
 800db92:	7043      	strb	r3, [r0, #1]
 800db94:	dd29      	ble.n	800dbea <__exponent+0x68>
 800db96:	f10d 0307 	add.w	r3, sp, #7
 800db9a:	461d      	mov	r5, r3
 800db9c:	270a      	movs	r7, #10
 800db9e:	461a      	mov	r2, r3
 800dba0:	fbb1 f6f7 	udiv	r6, r1, r7
 800dba4:	fb07 1416 	mls	r4, r7, r6, r1
 800dba8:	3430      	adds	r4, #48	@ 0x30
 800dbaa:	f802 4c01 	strb.w	r4, [r2, #-1]
 800dbae:	460c      	mov	r4, r1
 800dbb0:	2c63      	cmp	r4, #99	@ 0x63
 800dbb2:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800dbb6:	4631      	mov	r1, r6
 800dbb8:	dcf1      	bgt.n	800db9e <__exponent+0x1c>
 800dbba:	3130      	adds	r1, #48	@ 0x30
 800dbbc:	1e94      	subs	r4, r2, #2
 800dbbe:	f803 1c01 	strb.w	r1, [r3, #-1]
 800dbc2:	1c41      	adds	r1, r0, #1
 800dbc4:	4623      	mov	r3, r4
 800dbc6:	42ab      	cmp	r3, r5
 800dbc8:	d30a      	bcc.n	800dbe0 <__exponent+0x5e>
 800dbca:	f10d 0309 	add.w	r3, sp, #9
 800dbce:	1a9b      	subs	r3, r3, r2
 800dbd0:	42ac      	cmp	r4, r5
 800dbd2:	bf88      	it	hi
 800dbd4:	2300      	movhi	r3, #0
 800dbd6:	3302      	adds	r3, #2
 800dbd8:	4403      	add	r3, r0
 800dbda:	1a18      	subs	r0, r3, r0
 800dbdc:	b003      	add	sp, #12
 800dbde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dbe0:	f813 6b01 	ldrb.w	r6, [r3], #1
 800dbe4:	f801 6f01 	strb.w	r6, [r1, #1]!
 800dbe8:	e7ed      	b.n	800dbc6 <__exponent+0x44>
 800dbea:	2330      	movs	r3, #48	@ 0x30
 800dbec:	3130      	adds	r1, #48	@ 0x30
 800dbee:	7083      	strb	r3, [r0, #2]
 800dbf0:	70c1      	strb	r1, [r0, #3]
 800dbf2:	1d03      	adds	r3, r0, #4
 800dbf4:	e7f1      	b.n	800dbda <__exponent+0x58>
	...

0800dbf8 <_printf_float>:
 800dbf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbfc:	b08d      	sub	sp, #52	@ 0x34
 800dbfe:	460c      	mov	r4, r1
 800dc00:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800dc04:	4616      	mov	r6, r2
 800dc06:	461f      	mov	r7, r3
 800dc08:	4605      	mov	r5, r0
 800dc0a:	f001 fcb1 	bl	800f570 <_localeconv_r>
 800dc0e:	6803      	ldr	r3, [r0, #0]
 800dc10:	9304      	str	r3, [sp, #16]
 800dc12:	4618      	mov	r0, r3
 800dc14:	f7f2 fb3c 	bl	8000290 <strlen>
 800dc18:	2300      	movs	r3, #0
 800dc1a:	930a      	str	r3, [sp, #40]	@ 0x28
 800dc1c:	f8d8 3000 	ldr.w	r3, [r8]
 800dc20:	9005      	str	r0, [sp, #20]
 800dc22:	3307      	adds	r3, #7
 800dc24:	f023 0307 	bic.w	r3, r3, #7
 800dc28:	f103 0208 	add.w	r2, r3, #8
 800dc2c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800dc30:	f8d4 b000 	ldr.w	fp, [r4]
 800dc34:	f8c8 2000 	str.w	r2, [r8]
 800dc38:	e9d3 8900 	ldrd	r8, r9, [r3]
 800dc3c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800dc40:	9307      	str	r3, [sp, #28]
 800dc42:	f8cd 8018 	str.w	r8, [sp, #24]
 800dc46:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800dc4a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dc4e:	4b9c      	ldr	r3, [pc, #624]	@ (800dec0 <_printf_float+0x2c8>)
 800dc50:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800dc54:	f7f2 ff7a 	bl	8000b4c <__aeabi_dcmpun>
 800dc58:	bb70      	cbnz	r0, 800dcb8 <_printf_float+0xc0>
 800dc5a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dc5e:	4b98      	ldr	r3, [pc, #608]	@ (800dec0 <_printf_float+0x2c8>)
 800dc60:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800dc64:	f7f2 ff54 	bl	8000b10 <__aeabi_dcmple>
 800dc68:	bb30      	cbnz	r0, 800dcb8 <_printf_float+0xc0>
 800dc6a:	2200      	movs	r2, #0
 800dc6c:	2300      	movs	r3, #0
 800dc6e:	4640      	mov	r0, r8
 800dc70:	4649      	mov	r1, r9
 800dc72:	f7f2 ff43 	bl	8000afc <__aeabi_dcmplt>
 800dc76:	b110      	cbz	r0, 800dc7e <_printf_float+0x86>
 800dc78:	232d      	movs	r3, #45	@ 0x2d
 800dc7a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dc7e:	4a91      	ldr	r2, [pc, #580]	@ (800dec4 <_printf_float+0x2cc>)
 800dc80:	4b91      	ldr	r3, [pc, #580]	@ (800dec8 <_printf_float+0x2d0>)
 800dc82:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800dc86:	bf8c      	ite	hi
 800dc88:	4690      	movhi	r8, r2
 800dc8a:	4698      	movls	r8, r3
 800dc8c:	2303      	movs	r3, #3
 800dc8e:	6123      	str	r3, [r4, #16]
 800dc90:	f02b 0304 	bic.w	r3, fp, #4
 800dc94:	6023      	str	r3, [r4, #0]
 800dc96:	f04f 0900 	mov.w	r9, #0
 800dc9a:	9700      	str	r7, [sp, #0]
 800dc9c:	4633      	mov	r3, r6
 800dc9e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800dca0:	4621      	mov	r1, r4
 800dca2:	4628      	mov	r0, r5
 800dca4:	f000 fa84 	bl	800e1b0 <_printf_common>
 800dca8:	3001      	adds	r0, #1
 800dcaa:	f040 808d 	bne.w	800ddc8 <_printf_float+0x1d0>
 800dcae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dcb2:	b00d      	add	sp, #52	@ 0x34
 800dcb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dcb8:	4642      	mov	r2, r8
 800dcba:	464b      	mov	r3, r9
 800dcbc:	4640      	mov	r0, r8
 800dcbe:	4649      	mov	r1, r9
 800dcc0:	f7f2 ff44 	bl	8000b4c <__aeabi_dcmpun>
 800dcc4:	b140      	cbz	r0, 800dcd8 <_printf_float+0xe0>
 800dcc6:	464b      	mov	r3, r9
 800dcc8:	2b00      	cmp	r3, #0
 800dcca:	bfbc      	itt	lt
 800dccc:	232d      	movlt	r3, #45	@ 0x2d
 800dcce:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800dcd2:	4a7e      	ldr	r2, [pc, #504]	@ (800decc <_printf_float+0x2d4>)
 800dcd4:	4b7e      	ldr	r3, [pc, #504]	@ (800ded0 <_printf_float+0x2d8>)
 800dcd6:	e7d4      	b.n	800dc82 <_printf_float+0x8a>
 800dcd8:	6863      	ldr	r3, [r4, #4]
 800dcda:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800dcde:	9206      	str	r2, [sp, #24]
 800dce0:	1c5a      	adds	r2, r3, #1
 800dce2:	d13b      	bne.n	800dd5c <_printf_float+0x164>
 800dce4:	2306      	movs	r3, #6
 800dce6:	6063      	str	r3, [r4, #4]
 800dce8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800dcec:	2300      	movs	r3, #0
 800dcee:	6022      	str	r2, [r4, #0]
 800dcf0:	9303      	str	r3, [sp, #12]
 800dcf2:	ab0a      	add	r3, sp, #40	@ 0x28
 800dcf4:	e9cd a301 	strd	sl, r3, [sp, #4]
 800dcf8:	ab09      	add	r3, sp, #36	@ 0x24
 800dcfa:	9300      	str	r3, [sp, #0]
 800dcfc:	6861      	ldr	r1, [r4, #4]
 800dcfe:	ec49 8b10 	vmov	d0, r8, r9
 800dd02:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800dd06:	4628      	mov	r0, r5
 800dd08:	f7ff fed6 	bl	800dab8 <__cvt>
 800dd0c:	9b06      	ldr	r3, [sp, #24]
 800dd0e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800dd10:	2b47      	cmp	r3, #71	@ 0x47
 800dd12:	4680      	mov	r8, r0
 800dd14:	d129      	bne.n	800dd6a <_printf_float+0x172>
 800dd16:	1cc8      	adds	r0, r1, #3
 800dd18:	db02      	blt.n	800dd20 <_printf_float+0x128>
 800dd1a:	6863      	ldr	r3, [r4, #4]
 800dd1c:	4299      	cmp	r1, r3
 800dd1e:	dd41      	ble.n	800dda4 <_printf_float+0x1ac>
 800dd20:	f1aa 0a02 	sub.w	sl, sl, #2
 800dd24:	fa5f fa8a 	uxtb.w	sl, sl
 800dd28:	3901      	subs	r1, #1
 800dd2a:	4652      	mov	r2, sl
 800dd2c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800dd30:	9109      	str	r1, [sp, #36]	@ 0x24
 800dd32:	f7ff ff26 	bl	800db82 <__exponent>
 800dd36:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dd38:	1813      	adds	r3, r2, r0
 800dd3a:	2a01      	cmp	r2, #1
 800dd3c:	4681      	mov	r9, r0
 800dd3e:	6123      	str	r3, [r4, #16]
 800dd40:	dc02      	bgt.n	800dd48 <_printf_float+0x150>
 800dd42:	6822      	ldr	r2, [r4, #0]
 800dd44:	07d2      	lsls	r2, r2, #31
 800dd46:	d501      	bpl.n	800dd4c <_printf_float+0x154>
 800dd48:	3301      	adds	r3, #1
 800dd4a:	6123      	str	r3, [r4, #16]
 800dd4c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	d0a2      	beq.n	800dc9a <_printf_float+0xa2>
 800dd54:	232d      	movs	r3, #45	@ 0x2d
 800dd56:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dd5a:	e79e      	b.n	800dc9a <_printf_float+0xa2>
 800dd5c:	9a06      	ldr	r2, [sp, #24]
 800dd5e:	2a47      	cmp	r2, #71	@ 0x47
 800dd60:	d1c2      	bne.n	800dce8 <_printf_float+0xf0>
 800dd62:	2b00      	cmp	r3, #0
 800dd64:	d1c0      	bne.n	800dce8 <_printf_float+0xf0>
 800dd66:	2301      	movs	r3, #1
 800dd68:	e7bd      	b.n	800dce6 <_printf_float+0xee>
 800dd6a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800dd6e:	d9db      	bls.n	800dd28 <_printf_float+0x130>
 800dd70:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800dd74:	d118      	bne.n	800dda8 <_printf_float+0x1b0>
 800dd76:	2900      	cmp	r1, #0
 800dd78:	6863      	ldr	r3, [r4, #4]
 800dd7a:	dd0b      	ble.n	800dd94 <_printf_float+0x19c>
 800dd7c:	6121      	str	r1, [r4, #16]
 800dd7e:	b913      	cbnz	r3, 800dd86 <_printf_float+0x18e>
 800dd80:	6822      	ldr	r2, [r4, #0]
 800dd82:	07d0      	lsls	r0, r2, #31
 800dd84:	d502      	bpl.n	800dd8c <_printf_float+0x194>
 800dd86:	3301      	adds	r3, #1
 800dd88:	440b      	add	r3, r1
 800dd8a:	6123      	str	r3, [r4, #16]
 800dd8c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800dd8e:	f04f 0900 	mov.w	r9, #0
 800dd92:	e7db      	b.n	800dd4c <_printf_float+0x154>
 800dd94:	b913      	cbnz	r3, 800dd9c <_printf_float+0x1a4>
 800dd96:	6822      	ldr	r2, [r4, #0]
 800dd98:	07d2      	lsls	r2, r2, #31
 800dd9a:	d501      	bpl.n	800dda0 <_printf_float+0x1a8>
 800dd9c:	3302      	adds	r3, #2
 800dd9e:	e7f4      	b.n	800dd8a <_printf_float+0x192>
 800dda0:	2301      	movs	r3, #1
 800dda2:	e7f2      	b.n	800dd8a <_printf_float+0x192>
 800dda4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800dda8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ddaa:	4299      	cmp	r1, r3
 800ddac:	db05      	blt.n	800ddba <_printf_float+0x1c2>
 800ddae:	6823      	ldr	r3, [r4, #0]
 800ddb0:	6121      	str	r1, [r4, #16]
 800ddb2:	07d8      	lsls	r0, r3, #31
 800ddb4:	d5ea      	bpl.n	800dd8c <_printf_float+0x194>
 800ddb6:	1c4b      	adds	r3, r1, #1
 800ddb8:	e7e7      	b.n	800dd8a <_printf_float+0x192>
 800ddba:	2900      	cmp	r1, #0
 800ddbc:	bfd4      	ite	le
 800ddbe:	f1c1 0202 	rsble	r2, r1, #2
 800ddc2:	2201      	movgt	r2, #1
 800ddc4:	4413      	add	r3, r2
 800ddc6:	e7e0      	b.n	800dd8a <_printf_float+0x192>
 800ddc8:	6823      	ldr	r3, [r4, #0]
 800ddca:	055a      	lsls	r2, r3, #21
 800ddcc:	d407      	bmi.n	800ddde <_printf_float+0x1e6>
 800ddce:	6923      	ldr	r3, [r4, #16]
 800ddd0:	4642      	mov	r2, r8
 800ddd2:	4631      	mov	r1, r6
 800ddd4:	4628      	mov	r0, r5
 800ddd6:	47b8      	blx	r7
 800ddd8:	3001      	adds	r0, #1
 800ddda:	d12b      	bne.n	800de34 <_printf_float+0x23c>
 800dddc:	e767      	b.n	800dcae <_printf_float+0xb6>
 800ddde:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800dde2:	f240 80dd 	bls.w	800dfa0 <_printf_float+0x3a8>
 800dde6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ddea:	2200      	movs	r2, #0
 800ddec:	2300      	movs	r3, #0
 800ddee:	f7f2 fe7b 	bl	8000ae8 <__aeabi_dcmpeq>
 800ddf2:	2800      	cmp	r0, #0
 800ddf4:	d033      	beq.n	800de5e <_printf_float+0x266>
 800ddf6:	4a37      	ldr	r2, [pc, #220]	@ (800ded4 <_printf_float+0x2dc>)
 800ddf8:	2301      	movs	r3, #1
 800ddfa:	4631      	mov	r1, r6
 800ddfc:	4628      	mov	r0, r5
 800ddfe:	47b8      	blx	r7
 800de00:	3001      	adds	r0, #1
 800de02:	f43f af54 	beq.w	800dcae <_printf_float+0xb6>
 800de06:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800de0a:	4543      	cmp	r3, r8
 800de0c:	db02      	blt.n	800de14 <_printf_float+0x21c>
 800de0e:	6823      	ldr	r3, [r4, #0]
 800de10:	07d8      	lsls	r0, r3, #31
 800de12:	d50f      	bpl.n	800de34 <_printf_float+0x23c>
 800de14:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800de18:	4631      	mov	r1, r6
 800de1a:	4628      	mov	r0, r5
 800de1c:	47b8      	blx	r7
 800de1e:	3001      	adds	r0, #1
 800de20:	f43f af45 	beq.w	800dcae <_printf_float+0xb6>
 800de24:	f04f 0900 	mov.w	r9, #0
 800de28:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800de2c:	f104 0a1a 	add.w	sl, r4, #26
 800de30:	45c8      	cmp	r8, r9
 800de32:	dc09      	bgt.n	800de48 <_printf_float+0x250>
 800de34:	6823      	ldr	r3, [r4, #0]
 800de36:	079b      	lsls	r3, r3, #30
 800de38:	f100 8103 	bmi.w	800e042 <_printf_float+0x44a>
 800de3c:	68e0      	ldr	r0, [r4, #12]
 800de3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800de40:	4298      	cmp	r0, r3
 800de42:	bfb8      	it	lt
 800de44:	4618      	movlt	r0, r3
 800de46:	e734      	b.n	800dcb2 <_printf_float+0xba>
 800de48:	2301      	movs	r3, #1
 800de4a:	4652      	mov	r2, sl
 800de4c:	4631      	mov	r1, r6
 800de4e:	4628      	mov	r0, r5
 800de50:	47b8      	blx	r7
 800de52:	3001      	adds	r0, #1
 800de54:	f43f af2b 	beq.w	800dcae <_printf_float+0xb6>
 800de58:	f109 0901 	add.w	r9, r9, #1
 800de5c:	e7e8      	b.n	800de30 <_printf_float+0x238>
 800de5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800de60:	2b00      	cmp	r3, #0
 800de62:	dc39      	bgt.n	800ded8 <_printf_float+0x2e0>
 800de64:	4a1b      	ldr	r2, [pc, #108]	@ (800ded4 <_printf_float+0x2dc>)
 800de66:	2301      	movs	r3, #1
 800de68:	4631      	mov	r1, r6
 800de6a:	4628      	mov	r0, r5
 800de6c:	47b8      	blx	r7
 800de6e:	3001      	adds	r0, #1
 800de70:	f43f af1d 	beq.w	800dcae <_printf_float+0xb6>
 800de74:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800de78:	ea59 0303 	orrs.w	r3, r9, r3
 800de7c:	d102      	bne.n	800de84 <_printf_float+0x28c>
 800de7e:	6823      	ldr	r3, [r4, #0]
 800de80:	07d9      	lsls	r1, r3, #31
 800de82:	d5d7      	bpl.n	800de34 <_printf_float+0x23c>
 800de84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800de88:	4631      	mov	r1, r6
 800de8a:	4628      	mov	r0, r5
 800de8c:	47b8      	blx	r7
 800de8e:	3001      	adds	r0, #1
 800de90:	f43f af0d 	beq.w	800dcae <_printf_float+0xb6>
 800de94:	f04f 0a00 	mov.w	sl, #0
 800de98:	f104 0b1a 	add.w	fp, r4, #26
 800de9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800de9e:	425b      	negs	r3, r3
 800dea0:	4553      	cmp	r3, sl
 800dea2:	dc01      	bgt.n	800dea8 <_printf_float+0x2b0>
 800dea4:	464b      	mov	r3, r9
 800dea6:	e793      	b.n	800ddd0 <_printf_float+0x1d8>
 800dea8:	2301      	movs	r3, #1
 800deaa:	465a      	mov	r2, fp
 800deac:	4631      	mov	r1, r6
 800deae:	4628      	mov	r0, r5
 800deb0:	47b8      	blx	r7
 800deb2:	3001      	adds	r0, #1
 800deb4:	f43f aefb 	beq.w	800dcae <_printf_float+0xb6>
 800deb8:	f10a 0a01 	add.w	sl, sl, #1
 800debc:	e7ee      	b.n	800de9c <_printf_float+0x2a4>
 800debe:	bf00      	nop
 800dec0:	7fefffff 	.word	0x7fefffff
 800dec4:	08012b6c 	.word	0x08012b6c
 800dec8:	08012b68 	.word	0x08012b68
 800decc:	08012b74 	.word	0x08012b74
 800ded0:	08012b70 	.word	0x08012b70
 800ded4:	08012b78 	.word	0x08012b78
 800ded8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800deda:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800dede:	4553      	cmp	r3, sl
 800dee0:	bfa8      	it	ge
 800dee2:	4653      	movge	r3, sl
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	4699      	mov	r9, r3
 800dee8:	dc36      	bgt.n	800df58 <_printf_float+0x360>
 800deea:	f04f 0b00 	mov.w	fp, #0
 800deee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800def2:	f104 021a 	add.w	r2, r4, #26
 800def6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800def8:	9306      	str	r3, [sp, #24]
 800defa:	eba3 0309 	sub.w	r3, r3, r9
 800defe:	455b      	cmp	r3, fp
 800df00:	dc31      	bgt.n	800df66 <_printf_float+0x36e>
 800df02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df04:	459a      	cmp	sl, r3
 800df06:	dc3a      	bgt.n	800df7e <_printf_float+0x386>
 800df08:	6823      	ldr	r3, [r4, #0]
 800df0a:	07da      	lsls	r2, r3, #31
 800df0c:	d437      	bmi.n	800df7e <_printf_float+0x386>
 800df0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df10:	ebaa 0903 	sub.w	r9, sl, r3
 800df14:	9b06      	ldr	r3, [sp, #24]
 800df16:	ebaa 0303 	sub.w	r3, sl, r3
 800df1a:	4599      	cmp	r9, r3
 800df1c:	bfa8      	it	ge
 800df1e:	4699      	movge	r9, r3
 800df20:	f1b9 0f00 	cmp.w	r9, #0
 800df24:	dc33      	bgt.n	800df8e <_printf_float+0x396>
 800df26:	f04f 0800 	mov.w	r8, #0
 800df2a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800df2e:	f104 0b1a 	add.w	fp, r4, #26
 800df32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df34:	ebaa 0303 	sub.w	r3, sl, r3
 800df38:	eba3 0309 	sub.w	r3, r3, r9
 800df3c:	4543      	cmp	r3, r8
 800df3e:	f77f af79 	ble.w	800de34 <_printf_float+0x23c>
 800df42:	2301      	movs	r3, #1
 800df44:	465a      	mov	r2, fp
 800df46:	4631      	mov	r1, r6
 800df48:	4628      	mov	r0, r5
 800df4a:	47b8      	blx	r7
 800df4c:	3001      	adds	r0, #1
 800df4e:	f43f aeae 	beq.w	800dcae <_printf_float+0xb6>
 800df52:	f108 0801 	add.w	r8, r8, #1
 800df56:	e7ec      	b.n	800df32 <_printf_float+0x33a>
 800df58:	4642      	mov	r2, r8
 800df5a:	4631      	mov	r1, r6
 800df5c:	4628      	mov	r0, r5
 800df5e:	47b8      	blx	r7
 800df60:	3001      	adds	r0, #1
 800df62:	d1c2      	bne.n	800deea <_printf_float+0x2f2>
 800df64:	e6a3      	b.n	800dcae <_printf_float+0xb6>
 800df66:	2301      	movs	r3, #1
 800df68:	4631      	mov	r1, r6
 800df6a:	4628      	mov	r0, r5
 800df6c:	9206      	str	r2, [sp, #24]
 800df6e:	47b8      	blx	r7
 800df70:	3001      	adds	r0, #1
 800df72:	f43f ae9c 	beq.w	800dcae <_printf_float+0xb6>
 800df76:	9a06      	ldr	r2, [sp, #24]
 800df78:	f10b 0b01 	add.w	fp, fp, #1
 800df7c:	e7bb      	b.n	800def6 <_printf_float+0x2fe>
 800df7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800df82:	4631      	mov	r1, r6
 800df84:	4628      	mov	r0, r5
 800df86:	47b8      	blx	r7
 800df88:	3001      	adds	r0, #1
 800df8a:	d1c0      	bne.n	800df0e <_printf_float+0x316>
 800df8c:	e68f      	b.n	800dcae <_printf_float+0xb6>
 800df8e:	9a06      	ldr	r2, [sp, #24]
 800df90:	464b      	mov	r3, r9
 800df92:	4442      	add	r2, r8
 800df94:	4631      	mov	r1, r6
 800df96:	4628      	mov	r0, r5
 800df98:	47b8      	blx	r7
 800df9a:	3001      	adds	r0, #1
 800df9c:	d1c3      	bne.n	800df26 <_printf_float+0x32e>
 800df9e:	e686      	b.n	800dcae <_printf_float+0xb6>
 800dfa0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800dfa4:	f1ba 0f01 	cmp.w	sl, #1
 800dfa8:	dc01      	bgt.n	800dfae <_printf_float+0x3b6>
 800dfaa:	07db      	lsls	r3, r3, #31
 800dfac:	d536      	bpl.n	800e01c <_printf_float+0x424>
 800dfae:	2301      	movs	r3, #1
 800dfb0:	4642      	mov	r2, r8
 800dfb2:	4631      	mov	r1, r6
 800dfb4:	4628      	mov	r0, r5
 800dfb6:	47b8      	blx	r7
 800dfb8:	3001      	adds	r0, #1
 800dfba:	f43f ae78 	beq.w	800dcae <_printf_float+0xb6>
 800dfbe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dfc2:	4631      	mov	r1, r6
 800dfc4:	4628      	mov	r0, r5
 800dfc6:	47b8      	blx	r7
 800dfc8:	3001      	adds	r0, #1
 800dfca:	f43f ae70 	beq.w	800dcae <_printf_float+0xb6>
 800dfce:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800dfd2:	2200      	movs	r2, #0
 800dfd4:	2300      	movs	r3, #0
 800dfd6:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800dfda:	f7f2 fd85 	bl	8000ae8 <__aeabi_dcmpeq>
 800dfde:	b9c0      	cbnz	r0, 800e012 <_printf_float+0x41a>
 800dfe0:	4653      	mov	r3, sl
 800dfe2:	f108 0201 	add.w	r2, r8, #1
 800dfe6:	4631      	mov	r1, r6
 800dfe8:	4628      	mov	r0, r5
 800dfea:	47b8      	blx	r7
 800dfec:	3001      	adds	r0, #1
 800dfee:	d10c      	bne.n	800e00a <_printf_float+0x412>
 800dff0:	e65d      	b.n	800dcae <_printf_float+0xb6>
 800dff2:	2301      	movs	r3, #1
 800dff4:	465a      	mov	r2, fp
 800dff6:	4631      	mov	r1, r6
 800dff8:	4628      	mov	r0, r5
 800dffa:	47b8      	blx	r7
 800dffc:	3001      	adds	r0, #1
 800dffe:	f43f ae56 	beq.w	800dcae <_printf_float+0xb6>
 800e002:	f108 0801 	add.w	r8, r8, #1
 800e006:	45d0      	cmp	r8, sl
 800e008:	dbf3      	blt.n	800dff2 <_printf_float+0x3fa>
 800e00a:	464b      	mov	r3, r9
 800e00c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800e010:	e6df      	b.n	800ddd2 <_printf_float+0x1da>
 800e012:	f04f 0800 	mov.w	r8, #0
 800e016:	f104 0b1a 	add.w	fp, r4, #26
 800e01a:	e7f4      	b.n	800e006 <_printf_float+0x40e>
 800e01c:	2301      	movs	r3, #1
 800e01e:	4642      	mov	r2, r8
 800e020:	e7e1      	b.n	800dfe6 <_printf_float+0x3ee>
 800e022:	2301      	movs	r3, #1
 800e024:	464a      	mov	r2, r9
 800e026:	4631      	mov	r1, r6
 800e028:	4628      	mov	r0, r5
 800e02a:	47b8      	blx	r7
 800e02c:	3001      	adds	r0, #1
 800e02e:	f43f ae3e 	beq.w	800dcae <_printf_float+0xb6>
 800e032:	f108 0801 	add.w	r8, r8, #1
 800e036:	68e3      	ldr	r3, [r4, #12]
 800e038:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e03a:	1a5b      	subs	r3, r3, r1
 800e03c:	4543      	cmp	r3, r8
 800e03e:	dcf0      	bgt.n	800e022 <_printf_float+0x42a>
 800e040:	e6fc      	b.n	800de3c <_printf_float+0x244>
 800e042:	f04f 0800 	mov.w	r8, #0
 800e046:	f104 0919 	add.w	r9, r4, #25
 800e04a:	e7f4      	b.n	800e036 <_printf_float+0x43e>

0800e04c <malloc>:
 800e04c:	4b02      	ldr	r3, [pc, #8]	@ (800e058 <malloc+0xc>)
 800e04e:	4601      	mov	r1, r0
 800e050:	6818      	ldr	r0, [r3, #0]
 800e052:	f000 b82d 	b.w	800e0b0 <_malloc_r>
 800e056:	bf00      	nop
 800e058:	20000204 	.word	0x20000204

0800e05c <free>:
 800e05c:	4b02      	ldr	r3, [pc, #8]	@ (800e068 <free+0xc>)
 800e05e:	4601      	mov	r1, r0
 800e060:	6818      	ldr	r0, [r3, #0]
 800e062:	f002 b901 	b.w	8010268 <_free_r>
 800e066:	bf00      	nop
 800e068:	20000204 	.word	0x20000204

0800e06c <sbrk_aligned>:
 800e06c:	b570      	push	{r4, r5, r6, lr}
 800e06e:	4e0f      	ldr	r6, [pc, #60]	@ (800e0ac <sbrk_aligned+0x40>)
 800e070:	460c      	mov	r4, r1
 800e072:	6831      	ldr	r1, [r6, #0]
 800e074:	4605      	mov	r5, r0
 800e076:	b911      	cbnz	r1, 800e07e <sbrk_aligned+0x12>
 800e078:	f001 fa3c 	bl	800f4f4 <_sbrk_r>
 800e07c:	6030      	str	r0, [r6, #0]
 800e07e:	4621      	mov	r1, r4
 800e080:	4628      	mov	r0, r5
 800e082:	f001 fa37 	bl	800f4f4 <_sbrk_r>
 800e086:	1c43      	adds	r3, r0, #1
 800e088:	d103      	bne.n	800e092 <sbrk_aligned+0x26>
 800e08a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800e08e:	4620      	mov	r0, r4
 800e090:	bd70      	pop	{r4, r5, r6, pc}
 800e092:	1cc4      	adds	r4, r0, #3
 800e094:	f024 0403 	bic.w	r4, r4, #3
 800e098:	42a0      	cmp	r0, r4
 800e09a:	d0f8      	beq.n	800e08e <sbrk_aligned+0x22>
 800e09c:	1a21      	subs	r1, r4, r0
 800e09e:	4628      	mov	r0, r5
 800e0a0:	f001 fa28 	bl	800f4f4 <_sbrk_r>
 800e0a4:	3001      	adds	r0, #1
 800e0a6:	d1f2      	bne.n	800e08e <sbrk_aligned+0x22>
 800e0a8:	e7ef      	b.n	800e08a <sbrk_aligned+0x1e>
 800e0aa:	bf00      	nop
 800e0ac:	2000552c 	.word	0x2000552c

0800e0b0 <_malloc_r>:
 800e0b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e0b4:	1ccd      	adds	r5, r1, #3
 800e0b6:	f025 0503 	bic.w	r5, r5, #3
 800e0ba:	3508      	adds	r5, #8
 800e0bc:	2d0c      	cmp	r5, #12
 800e0be:	bf38      	it	cc
 800e0c0:	250c      	movcc	r5, #12
 800e0c2:	2d00      	cmp	r5, #0
 800e0c4:	4606      	mov	r6, r0
 800e0c6:	db01      	blt.n	800e0cc <_malloc_r+0x1c>
 800e0c8:	42a9      	cmp	r1, r5
 800e0ca:	d904      	bls.n	800e0d6 <_malloc_r+0x26>
 800e0cc:	230c      	movs	r3, #12
 800e0ce:	6033      	str	r3, [r6, #0]
 800e0d0:	2000      	movs	r0, #0
 800e0d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e0d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e1ac <_malloc_r+0xfc>
 800e0da:	f000 fa2b 	bl	800e534 <__malloc_lock>
 800e0de:	f8d8 3000 	ldr.w	r3, [r8]
 800e0e2:	461c      	mov	r4, r3
 800e0e4:	bb44      	cbnz	r4, 800e138 <_malloc_r+0x88>
 800e0e6:	4629      	mov	r1, r5
 800e0e8:	4630      	mov	r0, r6
 800e0ea:	f7ff ffbf 	bl	800e06c <sbrk_aligned>
 800e0ee:	1c43      	adds	r3, r0, #1
 800e0f0:	4604      	mov	r4, r0
 800e0f2:	d158      	bne.n	800e1a6 <_malloc_r+0xf6>
 800e0f4:	f8d8 4000 	ldr.w	r4, [r8]
 800e0f8:	4627      	mov	r7, r4
 800e0fa:	2f00      	cmp	r7, #0
 800e0fc:	d143      	bne.n	800e186 <_malloc_r+0xd6>
 800e0fe:	2c00      	cmp	r4, #0
 800e100:	d04b      	beq.n	800e19a <_malloc_r+0xea>
 800e102:	6823      	ldr	r3, [r4, #0]
 800e104:	4639      	mov	r1, r7
 800e106:	4630      	mov	r0, r6
 800e108:	eb04 0903 	add.w	r9, r4, r3
 800e10c:	f001 f9f2 	bl	800f4f4 <_sbrk_r>
 800e110:	4581      	cmp	r9, r0
 800e112:	d142      	bne.n	800e19a <_malloc_r+0xea>
 800e114:	6821      	ldr	r1, [r4, #0]
 800e116:	1a6d      	subs	r5, r5, r1
 800e118:	4629      	mov	r1, r5
 800e11a:	4630      	mov	r0, r6
 800e11c:	f7ff ffa6 	bl	800e06c <sbrk_aligned>
 800e120:	3001      	adds	r0, #1
 800e122:	d03a      	beq.n	800e19a <_malloc_r+0xea>
 800e124:	6823      	ldr	r3, [r4, #0]
 800e126:	442b      	add	r3, r5
 800e128:	6023      	str	r3, [r4, #0]
 800e12a:	f8d8 3000 	ldr.w	r3, [r8]
 800e12e:	685a      	ldr	r2, [r3, #4]
 800e130:	bb62      	cbnz	r2, 800e18c <_malloc_r+0xdc>
 800e132:	f8c8 7000 	str.w	r7, [r8]
 800e136:	e00f      	b.n	800e158 <_malloc_r+0xa8>
 800e138:	6822      	ldr	r2, [r4, #0]
 800e13a:	1b52      	subs	r2, r2, r5
 800e13c:	d420      	bmi.n	800e180 <_malloc_r+0xd0>
 800e13e:	2a0b      	cmp	r2, #11
 800e140:	d917      	bls.n	800e172 <_malloc_r+0xc2>
 800e142:	1961      	adds	r1, r4, r5
 800e144:	42a3      	cmp	r3, r4
 800e146:	6025      	str	r5, [r4, #0]
 800e148:	bf18      	it	ne
 800e14a:	6059      	strne	r1, [r3, #4]
 800e14c:	6863      	ldr	r3, [r4, #4]
 800e14e:	bf08      	it	eq
 800e150:	f8c8 1000 	streq.w	r1, [r8]
 800e154:	5162      	str	r2, [r4, r5]
 800e156:	604b      	str	r3, [r1, #4]
 800e158:	4630      	mov	r0, r6
 800e15a:	f000 f9f1 	bl	800e540 <__malloc_unlock>
 800e15e:	f104 000b 	add.w	r0, r4, #11
 800e162:	1d23      	adds	r3, r4, #4
 800e164:	f020 0007 	bic.w	r0, r0, #7
 800e168:	1ac2      	subs	r2, r0, r3
 800e16a:	bf1c      	itt	ne
 800e16c:	1a1b      	subne	r3, r3, r0
 800e16e:	50a3      	strne	r3, [r4, r2]
 800e170:	e7af      	b.n	800e0d2 <_malloc_r+0x22>
 800e172:	6862      	ldr	r2, [r4, #4]
 800e174:	42a3      	cmp	r3, r4
 800e176:	bf0c      	ite	eq
 800e178:	f8c8 2000 	streq.w	r2, [r8]
 800e17c:	605a      	strne	r2, [r3, #4]
 800e17e:	e7eb      	b.n	800e158 <_malloc_r+0xa8>
 800e180:	4623      	mov	r3, r4
 800e182:	6864      	ldr	r4, [r4, #4]
 800e184:	e7ae      	b.n	800e0e4 <_malloc_r+0x34>
 800e186:	463c      	mov	r4, r7
 800e188:	687f      	ldr	r7, [r7, #4]
 800e18a:	e7b6      	b.n	800e0fa <_malloc_r+0x4a>
 800e18c:	461a      	mov	r2, r3
 800e18e:	685b      	ldr	r3, [r3, #4]
 800e190:	42a3      	cmp	r3, r4
 800e192:	d1fb      	bne.n	800e18c <_malloc_r+0xdc>
 800e194:	2300      	movs	r3, #0
 800e196:	6053      	str	r3, [r2, #4]
 800e198:	e7de      	b.n	800e158 <_malloc_r+0xa8>
 800e19a:	230c      	movs	r3, #12
 800e19c:	6033      	str	r3, [r6, #0]
 800e19e:	4630      	mov	r0, r6
 800e1a0:	f000 f9ce 	bl	800e540 <__malloc_unlock>
 800e1a4:	e794      	b.n	800e0d0 <_malloc_r+0x20>
 800e1a6:	6005      	str	r5, [r0, #0]
 800e1a8:	e7d6      	b.n	800e158 <_malloc_r+0xa8>
 800e1aa:	bf00      	nop
 800e1ac:	20005530 	.word	0x20005530

0800e1b0 <_printf_common>:
 800e1b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e1b4:	4616      	mov	r6, r2
 800e1b6:	4698      	mov	r8, r3
 800e1b8:	688a      	ldr	r2, [r1, #8]
 800e1ba:	690b      	ldr	r3, [r1, #16]
 800e1bc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e1c0:	4293      	cmp	r3, r2
 800e1c2:	bfb8      	it	lt
 800e1c4:	4613      	movlt	r3, r2
 800e1c6:	6033      	str	r3, [r6, #0]
 800e1c8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e1cc:	4607      	mov	r7, r0
 800e1ce:	460c      	mov	r4, r1
 800e1d0:	b10a      	cbz	r2, 800e1d6 <_printf_common+0x26>
 800e1d2:	3301      	adds	r3, #1
 800e1d4:	6033      	str	r3, [r6, #0]
 800e1d6:	6823      	ldr	r3, [r4, #0]
 800e1d8:	0699      	lsls	r1, r3, #26
 800e1da:	bf42      	ittt	mi
 800e1dc:	6833      	ldrmi	r3, [r6, #0]
 800e1de:	3302      	addmi	r3, #2
 800e1e0:	6033      	strmi	r3, [r6, #0]
 800e1e2:	6825      	ldr	r5, [r4, #0]
 800e1e4:	f015 0506 	ands.w	r5, r5, #6
 800e1e8:	d106      	bne.n	800e1f8 <_printf_common+0x48>
 800e1ea:	f104 0a19 	add.w	sl, r4, #25
 800e1ee:	68e3      	ldr	r3, [r4, #12]
 800e1f0:	6832      	ldr	r2, [r6, #0]
 800e1f2:	1a9b      	subs	r3, r3, r2
 800e1f4:	42ab      	cmp	r3, r5
 800e1f6:	dc26      	bgt.n	800e246 <_printf_common+0x96>
 800e1f8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e1fc:	6822      	ldr	r2, [r4, #0]
 800e1fe:	3b00      	subs	r3, #0
 800e200:	bf18      	it	ne
 800e202:	2301      	movne	r3, #1
 800e204:	0692      	lsls	r2, r2, #26
 800e206:	d42b      	bmi.n	800e260 <_printf_common+0xb0>
 800e208:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e20c:	4641      	mov	r1, r8
 800e20e:	4638      	mov	r0, r7
 800e210:	47c8      	blx	r9
 800e212:	3001      	adds	r0, #1
 800e214:	d01e      	beq.n	800e254 <_printf_common+0xa4>
 800e216:	6823      	ldr	r3, [r4, #0]
 800e218:	6922      	ldr	r2, [r4, #16]
 800e21a:	f003 0306 	and.w	r3, r3, #6
 800e21e:	2b04      	cmp	r3, #4
 800e220:	bf02      	ittt	eq
 800e222:	68e5      	ldreq	r5, [r4, #12]
 800e224:	6833      	ldreq	r3, [r6, #0]
 800e226:	1aed      	subeq	r5, r5, r3
 800e228:	68a3      	ldr	r3, [r4, #8]
 800e22a:	bf0c      	ite	eq
 800e22c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e230:	2500      	movne	r5, #0
 800e232:	4293      	cmp	r3, r2
 800e234:	bfc4      	itt	gt
 800e236:	1a9b      	subgt	r3, r3, r2
 800e238:	18ed      	addgt	r5, r5, r3
 800e23a:	2600      	movs	r6, #0
 800e23c:	341a      	adds	r4, #26
 800e23e:	42b5      	cmp	r5, r6
 800e240:	d11a      	bne.n	800e278 <_printf_common+0xc8>
 800e242:	2000      	movs	r0, #0
 800e244:	e008      	b.n	800e258 <_printf_common+0xa8>
 800e246:	2301      	movs	r3, #1
 800e248:	4652      	mov	r2, sl
 800e24a:	4641      	mov	r1, r8
 800e24c:	4638      	mov	r0, r7
 800e24e:	47c8      	blx	r9
 800e250:	3001      	adds	r0, #1
 800e252:	d103      	bne.n	800e25c <_printf_common+0xac>
 800e254:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e258:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e25c:	3501      	adds	r5, #1
 800e25e:	e7c6      	b.n	800e1ee <_printf_common+0x3e>
 800e260:	18e1      	adds	r1, r4, r3
 800e262:	1c5a      	adds	r2, r3, #1
 800e264:	2030      	movs	r0, #48	@ 0x30
 800e266:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e26a:	4422      	add	r2, r4
 800e26c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e270:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e274:	3302      	adds	r3, #2
 800e276:	e7c7      	b.n	800e208 <_printf_common+0x58>
 800e278:	2301      	movs	r3, #1
 800e27a:	4622      	mov	r2, r4
 800e27c:	4641      	mov	r1, r8
 800e27e:	4638      	mov	r0, r7
 800e280:	47c8      	blx	r9
 800e282:	3001      	adds	r0, #1
 800e284:	d0e6      	beq.n	800e254 <_printf_common+0xa4>
 800e286:	3601      	adds	r6, #1
 800e288:	e7d9      	b.n	800e23e <_printf_common+0x8e>
	...

0800e28c <_printf_i>:
 800e28c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e290:	7e0f      	ldrb	r7, [r1, #24]
 800e292:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e294:	2f78      	cmp	r7, #120	@ 0x78
 800e296:	4691      	mov	r9, r2
 800e298:	4680      	mov	r8, r0
 800e29a:	460c      	mov	r4, r1
 800e29c:	469a      	mov	sl, r3
 800e29e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e2a2:	d807      	bhi.n	800e2b4 <_printf_i+0x28>
 800e2a4:	2f62      	cmp	r7, #98	@ 0x62
 800e2a6:	d80a      	bhi.n	800e2be <_printf_i+0x32>
 800e2a8:	2f00      	cmp	r7, #0
 800e2aa:	f000 80d1 	beq.w	800e450 <_printf_i+0x1c4>
 800e2ae:	2f58      	cmp	r7, #88	@ 0x58
 800e2b0:	f000 80b8 	beq.w	800e424 <_printf_i+0x198>
 800e2b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e2b8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e2bc:	e03a      	b.n	800e334 <_printf_i+0xa8>
 800e2be:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e2c2:	2b15      	cmp	r3, #21
 800e2c4:	d8f6      	bhi.n	800e2b4 <_printf_i+0x28>
 800e2c6:	a101      	add	r1, pc, #4	@ (adr r1, 800e2cc <_printf_i+0x40>)
 800e2c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e2cc:	0800e325 	.word	0x0800e325
 800e2d0:	0800e339 	.word	0x0800e339
 800e2d4:	0800e2b5 	.word	0x0800e2b5
 800e2d8:	0800e2b5 	.word	0x0800e2b5
 800e2dc:	0800e2b5 	.word	0x0800e2b5
 800e2e0:	0800e2b5 	.word	0x0800e2b5
 800e2e4:	0800e339 	.word	0x0800e339
 800e2e8:	0800e2b5 	.word	0x0800e2b5
 800e2ec:	0800e2b5 	.word	0x0800e2b5
 800e2f0:	0800e2b5 	.word	0x0800e2b5
 800e2f4:	0800e2b5 	.word	0x0800e2b5
 800e2f8:	0800e437 	.word	0x0800e437
 800e2fc:	0800e363 	.word	0x0800e363
 800e300:	0800e3f1 	.word	0x0800e3f1
 800e304:	0800e2b5 	.word	0x0800e2b5
 800e308:	0800e2b5 	.word	0x0800e2b5
 800e30c:	0800e459 	.word	0x0800e459
 800e310:	0800e2b5 	.word	0x0800e2b5
 800e314:	0800e363 	.word	0x0800e363
 800e318:	0800e2b5 	.word	0x0800e2b5
 800e31c:	0800e2b5 	.word	0x0800e2b5
 800e320:	0800e3f9 	.word	0x0800e3f9
 800e324:	6833      	ldr	r3, [r6, #0]
 800e326:	1d1a      	adds	r2, r3, #4
 800e328:	681b      	ldr	r3, [r3, #0]
 800e32a:	6032      	str	r2, [r6, #0]
 800e32c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e330:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e334:	2301      	movs	r3, #1
 800e336:	e09c      	b.n	800e472 <_printf_i+0x1e6>
 800e338:	6833      	ldr	r3, [r6, #0]
 800e33a:	6820      	ldr	r0, [r4, #0]
 800e33c:	1d19      	adds	r1, r3, #4
 800e33e:	6031      	str	r1, [r6, #0]
 800e340:	0606      	lsls	r6, r0, #24
 800e342:	d501      	bpl.n	800e348 <_printf_i+0xbc>
 800e344:	681d      	ldr	r5, [r3, #0]
 800e346:	e003      	b.n	800e350 <_printf_i+0xc4>
 800e348:	0645      	lsls	r5, r0, #25
 800e34a:	d5fb      	bpl.n	800e344 <_printf_i+0xb8>
 800e34c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e350:	2d00      	cmp	r5, #0
 800e352:	da03      	bge.n	800e35c <_printf_i+0xd0>
 800e354:	232d      	movs	r3, #45	@ 0x2d
 800e356:	426d      	negs	r5, r5
 800e358:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e35c:	4858      	ldr	r0, [pc, #352]	@ (800e4c0 <_printf_i+0x234>)
 800e35e:	230a      	movs	r3, #10
 800e360:	e011      	b.n	800e386 <_printf_i+0xfa>
 800e362:	6821      	ldr	r1, [r4, #0]
 800e364:	6833      	ldr	r3, [r6, #0]
 800e366:	0608      	lsls	r0, r1, #24
 800e368:	f853 5b04 	ldr.w	r5, [r3], #4
 800e36c:	d402      	bmi.n	800e374 <_printf_i+0xe8>
 800e36e:	0649      	lsls	r1, r1, #25
 800e370:	bf48      	it	mi
 800e372:	b2ad      	uxthmi	r5, r5
 800e374:	2f6f      	cmp	r7, #111	@ 0x6f
 800e376:	4852      	ldr	r0, [pc, #328]	@ (800e4c0 <_printf_i+0x234>)
 800e378:	6033      	str	r3, [r6, #0]
 800e37a:	bf14      	ite	ne
 800e37c:	230a      	movne	r3, #10
 800e37e:	2308      	moveq	r3, #8
 800e380:	2100      	movs	r1, #0
 800e382:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e386:	6866      	ldr	r6, [r4, #4]
 800e388:	60a6      	str	r6, [r4, #8]
 800e38a:	2e00      	cmp	r6, #0
 800e38c:	db05      	blt.n	800e39a <_printf_i+0x10e>
 800e38e:	6821      	ldr	r1, [r4, #0]
 800e390:	432e      	orrs	r6, r5
 800e392:	f021 0104 	bic.w	r1, r1, #4
 800e396:	6021      	str	r1, [r4, #0]
 800e398:	d04b      	beq.n	800e432 <_printf_i+0x1a6>
 800e39a:	4616      	mov	r6, r2
 800e39c:	fbb5 f1f3 	udiv	r1, r5, r3
 800e3a0:	fb03 5711 	mls	r7, r3, r1, r5
 800e3a4:	5dc7      	ldrb	r7, [r0, r7]
 800e3a6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e3aa:	462f      	mov	r7, r5
 800e3ac:	42bb      	cmp	r3, r7
 800e3ae:	460d      	mov	r5, r1
 800e3b0:	d9f4      	bls.n	800e39c <_printf_i+0x110>
 800e3b2:	2b08      	cmp	r3, #8
 800e3b4:	d10b      	bne.n	800e3ce <_printf_i+0x142>
 800e3b6:	6823      	ldr	r3, [r4, #0]
 800e3b8:	07df      	lsls	r7, r3, #31
 800e3ba:	d508      	bpl.n	800e3ce <_printf_i+0x142>
 800e3bc:	6923      	ldr	r3, [r4, #16]
 800e3be:	6861      	ldr	r1, [r4, #4]
 800e3c0:	4299      	cmp	r1, r3
 800e3c2:	bfde      	ittt	le
 800e3c4:	2330      	movle	r3, #48	@ 0x30
 800e3c6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e3ca:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800e3ce:	1b92      	subs	r2, r2, r6
 800e3d0:	6122      	str	r2, [r4, #16]
 800e3d2:	f8cd a000 	str.w	sl, [sp]
 800e3d6:	464b      	mov	r3, r9
 800e3d8:	aa03      	add	r2, sp, #12
 800e3da:	4621      	mov	r1, r4
 800e3dc:	4640      	mov	r0, r8
 800e3de:	f7ff fee7 	bl	800e1b0 <_printf_common>
 800e3e2:	3001      	adds	r0, #1
 800e3e4:	d14a      	bne.n	800e47c <_printf_i+0x1f0>
 800e3e6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e3ea:	b004      	add	sp, #16
 800e3ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e3f0:	6823      	ldr	r3, [r4, #0]
 800e3f2:	f043 0320 	orr.w	r3, r3, #32
 800e3f6:	6023      	str	r3, [r4, #0]
 800e3f8:	4832      	ldr	r0, [pc, #200]	@ (800e4c4 <_printf_i+0x238>)
 800e3fa:	2778      	movs	r7, #120	@ 0x78
 800e3fc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e400:	6823      	ldr	r3, [r4, #0]
 800e402:	6831      	ldr	r1, [r6, #0]
 800e404:	061f      	lsls	r7, r3, #24
 800e406:	f851 5b04 	ldr.w	r5, [r1], #4
 800e40a:	d402      	bmi.n	800e412 <_printf_i+0x186>
 800e40c:	065f      	lsls	r7, r3, #25
 800e40e:	bf48      	it	mi
 800e410:	b2ad      	uxthmi	r5, r5
 800e412:	6031      	str	r1, [r6, #0]
 800e414:	07d9      	lsls	r1, r3, #31
 800e416:	bf44      	itt	mi
 800e418:	f043 0320 	orrmi.w	r3, r3, #32
 800e41c:	6023      	strmi	r3, [r4, #0]
 800e41e:	b11d      	cbz	r5, 800e428 <_printf_i+0x19c>
 800e420:	2310      	movs	r3, #16
 800e422:	e7ad      	b.n	800e380 <_printf_i+0xf4>
 800e424:	4826      	ldr	r0, [pc, #152]	@ (800e4c0 <_printf_i+0x234>)
 800e426:	e7e9      	b.n	800e3fc <_printf_i+0x170>
 800e428:	6823      	ldr	r3, [r4, #0]
 800e42a:	f023 0320 	bic.w	r3, r3, #32
 800e42e:	6023      	str	r3, [r4, #0]
 800e430:	e7f6      	b.n	800e420 <_printf_i+0x194>
 800e432:	4616      	mov	r6, r2
 800e434:	e7bd      	b.n	800e3b2 <_printf_i+0x126>
 800e436:	6833      	ldr	r3, [r6, #0]
 800e438:	6825      	ldr	r5, [r4, #0]
 800e43a:	6961      	ldr	r1, [r4, #20]
 800e43c:	1d18      	adds	r0, r3, #4
 800e43e:	6030      	str	r0, [r6, #0]
 800e440:	062e      	lsls	r6, r5, #24
 800e442:	681b      	ldr	r3, [r3, #0]
 800e444:	d501      	bpl.n	800e44a <_printf_i+0x1be>
 800e446:	6019      	str	r1, [r3, #0]
 800e448:	e002      	b.n	800e450 <_printf_i+0x1c4>
 800e44a:	0668      	lsls	r0, r5, #25
 800e44c:	d5fb      	bpl.n	800e446 <_printf_i+0x1ba>
 800e44e:	8019      	strh	r1, [r3, #0]
 800e450:	2300      	movs	r3, #0
 800e452:	6123      	str	r3, [r4, #16]
 800e454:	4616      	mov	r6, r2
 800e456:	e7bc      	b.n	800e3d2 <_printf_i+0x146>
 800e458:	6833      	ldr	r3, [r6, #0]
 800e45a:	1d1a      	adds	r2, r3, #4
 800e45c:	6032      	str	r2, [r6, #0]
 800e45e:	681e      	ldr	r6, [r3, #0]
 800e460:	6862      	ldr	r2, [r4, #4]
 800e462:	2100      	movs	r1, #0
 800e464:	4630      	mov	r0, r6
 800e466:	f7f1 fec3 	bl	80001f0 <memchr>
 800e46a:	b108      	cbz	r0, 800e470 <_printf_i+0x1e4>
 800e46c:	1b80      	subs	r0, r0, r6
 800e46e:	6060      	str	r0, [r4, #4]
 800e470:	6863      	ldr	r3, [r4, #4]
 800e472:	6123      	str	r3, [r4, #16]
 800e474:	2300      	movs	r3, #0
 800e476:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e47a:	e7aa      	b.n	800e3d2 <_printf_i+0x146>
 800e47c:	6923      	ldr	r3, [r4, #16]
 800e47e:	4632      	mov	r2, r6
 800e480:	4649      	mov	r1, r9
 800e482:	4640      	mov	r0, r8
 800e484:	47d0      	blx	sl
 800e486:	3001      	adds	r0, #1
 800e488:	d0ad      	beq.n	800e3e6 <_printf_i+0x15a>
 800e48a:	6823      	ldr	r3, [r4, #0]
 800e48c:	079b      	lsls	r3, r3, #30
 800e48e:	d413      	bmi.n	800e4b8 <_printf_i+0x22c>
 800e490:	68e0      	ldr	r0, [r4, #12]
 800e492:	9b03      	ldr	r3, [sp, #12]
 800e494:	4298      	cmp	r0, r3
 800e496:	bfb8      	it	lt
 800e498:	4618      	movlt	r0, r3
 800e49a:	e7a6      	b.n	800e3ea <_printf_i+0x15e>
 800e49c:	2301      	movs	r3, #1
 800e49e:	4632      	mov	r2, r6
 800e4a0:	4649      	mov	r1, r9
 800e4a2:	4640      	mov	r0, r8
 800e4a4:	47d0      	blx	sl
 800e4a6:	3001      	adds	r0, #1
 800e4a8:	d09d      	beq.n	800e3e6 <_printf_i+0x15a>
 800e4aa:	3501      	adds	r5, #1
 800e4ac:	68e3      	ldr	r3, [r4, #12]
 800e4ae:	9903      	ldr	r1, [sp, #12]
 800e4b0:	1a5b      	subs	r3, r3, r1
 800e4b2:	42ab      	cmp	r3, r5
 800e4b4:	dcf2      	bgt.n	800e49c <_printf_i+0x210>
 800e4b6:	e7eb      	b.n	800e490 <_printf_i+0x204>
 800e4b8:	2500      	movs	r5, #0
 800e4ba:	f104 0619 	add.w	r6, r4, #25
 800e4be:	e7f5      	b.n	800e4ac <_printf_i+0x220>
 800e4c0:	08012b7a 	.word	0x08012b7a
 800e4c4:	08012b8b 	.word	0x08012b8b

0800e4c8 <sniprintf>:
 800e4c8:	b40c      	push	{r2, r3}
 800e4ca:	b530      	push	{r4, r5, lr}
 800e4cc:	4b18      	ldr	r3, [pc, #96]	@ (800e530 <sniprintf+0x68>)
 800e4ce:	1e0c      	subs	r4, r1, #0
 800e4d0:	681d      	ldr	r5, [r3, #0]
 800e4d2:	b09d      	sub	sp, #116	@ 0x74
 800e4d4:	da08      	bge.n	800e4e8 <sniprintf+0x20>
 800e4d6:	238b      	movs	r3, #139	@ 0x8b
 800e4d8:	602b      	str	r3, [r5, #0]
 800e4da:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e4de:	b01d      	add	sp, #116	@ 0x74
 800e4e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e4e4:	b002      	add	sp, #8
 800e4e6:	4770      	bx	lr
 800e4e8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800e4ec:	f8ad 3014 	strh.w	r3, [sp, #20]
 800e4f0:	f04f 0300 	mov.w	r3, #0
 800e4f4:	931b      	str	r3, [sp, #108]	@ 0x6c
 800e4f6:	bf14      	ite	ne
 800e4f8:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800e4fc:	4623      	moveq	r3, r4
 800e4fe:	9304      	str	r3, [sp, #16]
 800e500:	9307      	str	r3, [sp, #28]
 800e502:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e506:	9002      	str	r0, [sp, #8]
 800e508:	9006      	str	r0, [sp, #24]
 800e50a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e50e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e510:	ab21      	add	r3, sp, #132	@ 0x84
 800e512:	a902      	add	r1, sp, #8
 800e514:	4628      	mov	r0, r5
 800e516:	9301      	str	r3, [sp, #4]
 800e518:	f002 fa84 	bl	8010a24 <_svfiprintf_r>
 800e51c:	1c43      	adds	r3, r0, #1
 800e51e:	bfbc      	itt	lt
 800e520:	238b      	movlt	r3, #139	@ 0x8b
 800e522:	602b      	strlt	r3, [r5, #0]
 800e524:	2c00      	cmp	r4, #0
 800e526:	d0da      	beq.n	800e4de <sniprintf+0x16>
 800e528:	9b02      	ldr	r3, [sp, #8]
 800e52a:	2200      	movs	r2, #0
 800e52c:	701a      	strb	r2, [r3, #0]
 800e52e:	e7d6      	b.n	800e4de <sniprintf+0x16>
 800e530:	20000204 	.word	0x20000204

0800e534 <__malloc_lock>:
 800e534:	4801      	ldr	r0, [pc, #4]	@ (800e53c <__malloc_lock+0x8>)
 800e536:	f001 b818 	b.w	800f56a <__retarget_lock_acquire_recursive>
 800e53a:	bf00      	nop
 800e53c:	20005670 	.word	0x20005670

0800e540 <__malloc_unlock>:
 800e540:	4801      	ldr	r0, [pc, #4]	@ (800e548 <__malloc_unlock+0x8>)
 800e542:	f001 b813 	b.w	800f56c <__retarget_lock_release_recursive>
 800e546:	bf00      	nop
 800e548:	20005670 	.word	0x20005670

0800e54c <std>:
 800e54c:	2300      	movs	r3, #0
 800e54e:	b510      	push	{r4, lr}
 800e550:	4604      	mov	r4, r0
 800e552:	e9c0 3300 	strd	r3, r3, [r0]
 800e556:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e55a:	6083      	str	r3, [r0, #8]
 800e55c:	8181      	strh	r1, [r0, #12]
 800e55e:	6643      	str	r3, [r0, #100]	@ 0x64
 800e560:	81c2      	strh	r2, [r0, #14]
 800e562:	6183      	str	r3, [r0, #24]
 800e564:	4619      	mov	r1, r3
 800e566:	2208      	movs	r2, #8
 800e568:	305c      	adds	r0, #92	@ 0x5c
 800e56a:	f000 ff9b 	bl	800f4a4 <memset>
 800e56e:	4b0d      	ldr	r3, [pc, #52]	@ (800e5a4 <std+0x58>)
 800e570:	6263      	str	r3, [r4, #36]	@ 0x24
 800e572:	4b0d      	ldr	r3, [pc, #52]	@ (800e5a8 <std+0x5c>)
 800e574:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e576:	4b0d      	ldr	r3, [pc, #52]	@ (800e5ac <std+0x60>)
 800e578:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e57a:	4b0d      	ldr	r3, [pc, #52]	@ (800e5b0 <std+0x64>)
 800e57c:	6323      	str	r3, [r4, #48]	@ 0x30
 800e57e:	4b0d      	ldr	r3, [pc, #52]	@ (800e5b4 <std+0x68>)
 800e580:	6224      	str	r4, [r4, #32]
 800e582:	429c      	cmp	r4, r3
 800e584:	d006      	beq.n	800e594 <std+0x48>
 800e586:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e58a:	4294      	cmp	r4, r2
 800e58c:	d002      	beq.n	800e594 <std+0x48>
 800e58e:	33d0      	adds	r3, #208	@ 0xd0
 800e590:	429c      	cmp	r4, r3
 800e592:	d105      	bne.n	800e5a0 <std+0x54>
 800e594:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e598:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e59c:	f000 bfe4 	b.w	800f568 <__retarget_lock_init_recursive>
 800e5a0:	bd10      	pop	{r4, pc}
 800e5a2:	bf00      	nop
 800e5a4:	080116ed 	.word	0x080116ed
 800e5a8:	0801170f 	.word	0x0801170f
 800e5ac:	08011747 	.word	0x08011747
 800e5b0:	0801176b 	.word	0x0801176b
 800e5b4:	20005534 	.word	0x20005534

0800e5b8 <stdio_exit_handler>:
 800e5b8:	4a02      	ldr	r2, [pc, #8]	@ (800e5c4 <stdio_exit_handler+0xc>)
 800e5ba:	4903      	ldr	r1, [pc, #12]	@ (800e5c8 <stdio_exit_handler+0x10>)
 800e5bc:	4803      	ldr	r0, [pc, #12]	@ (800e5cc <stdio_exit_handler+0x14>)
 800e5be:	f000 bf53 	b.w	800f468 <_fwalk_sglue>
 800e5c2:	bf00      	nop
 800e5c4:	2000008c 	.word	0x2000008c
 800e5c8:	08010d49 	.word	0x08010d49
 800e5cc:	20000208 	.word	0x20000208

0800e5d0 <cleanup_stdio>:
 800e5d0:	6841      	ldr	r1, [r0, #4]
 800e5d2:	4b0c      	ldr	r3, [pc, #48]	@ (800e604 <cleanup_stdio+0x34>)
 800e5d4:	4299      	cmp	r1, r3
 800e5d6:	b510      	push	{r4, lr}
 800e5d8:	4604      	mov	r4, r0
 800e5da:	d001      	beq.n	800e5e0 <cleanup_stdio+0x10>
 800e5dc:	f002 fbb4 	bl	8010d48 <_fflush_r>
 800e5e0:	68a1      	ldr	r1, [r4, #8]
 800e5e2:	4b09      	ldr	r3, [pc, #36]	@ (800e608 <cleanup_stdio+0x38>)
 800e5e4:	4299      	cmp	r1, r3
 800e5e6:	d002      	beq.n	800e5ee <cleanup_stdio+0x1e>
 800e5e8:	4620      	mov	r0, r4
 800e5ea:	f002 fbad 	bl	8010d48 <_fflush_r>
 800e5ee:	68e1      	ldr	r1, [r4, #12]
 800e5f0:	4b06      	ldr	r3, [pc, #24]	@ (800e60c <cleanup_stdio+0x3c>)
 800e5f2:	4299      	cmp	r1, r3
 800e5f4:	d004      	beq.n	800e600 <cleanup_stdio+0x30>
 800e5f6:	4620      	mov	r0, r4
 800e5f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e5fc:	f002 bba4 	b.w	8010d48 <_fflush_r>
 800e600:	bd10      	pop	{r4, pc}
 800e602:	bf00      	nop
 800e604:	20005534 	.word	0x20005534
 800e608:	2000559c 	.word	0x2000559c
 800e60c:	20005604 	.word	0x20005604

0800e610 <global_stdio_init.part.0>:
 800e610:	b510      	push	{r4, lr}
 800e612:	4b0b      	ldr	r3, [pc, #44]	@ (800e640 <global_stdio_init.part.0+0x30>)
 800e614:	4c0b      	ldr	r4, [pc, #44]	@ (800e644 <global_stdio_init.part.0+0x34>)
 800e616:	4a0c      	ldr	r2, [pc, #48]	@ (800e648 <global_stdio_init.part.0+0x38>)
 800e618:	601a      	str	r2, [r3, #0]
 800e61a:	4620      	mov	r0, r4
 800e61c:	2200      	movs	r2, #0
 800e61e:	2104      	movs	r1, #4
 800e620:	f7ff ff94 	bl	800e54c <std>
 800e624:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e628:	2201      	movs	r2, #1
 800e62a:	2109      	movs	r1, #9
 800e62c:	f7ff ff8e 	bl	800e54c <std>
 800e630:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e634:	2202      	movs	r2, #2
 800e636:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e63a:	2112      	movs	r1, #18
 800e63c:	f7ff bf86 	b.w	800e54c <std>
 800e640:	2000566c 	.word	0x2000566c
 800e644:	20005534 	.word	0x20005534
 800e648:	0800e5b9 	.word	0x0800e5b9

0800e64c <__sfp_lock_acquire>:
 800e64c:	4801      	ldr	r0, [pc, #4]	@ (800e654 <__sfp_lock_acquire+0x8>)
 800e64e:	f000 bf8c 	b.w	800f56a <__retarget_lock_acquire_recursive>
 800e652:	bf00      	nop
 800e654:	20005671 	.word	0x20005671

0800e658 <__sfp_lock_release>:
 800e658:	4801      	ldr	r0, [pc, #4]	@ (800e660 <__sfp_lock_release+0x8>)
 800e65a:	f000 bf87 	b.w	800f56c <__retarget_lock_release_recursive>
 800e65e:	bf00      	nop
 800e660:	20005671 	.word	0x20005671

0800e664 <__sinit>:
 800e664:	b510      	push	{r4, lr}
 800e666:	4604      	mov	r4, r0
 800e668:	f7ff fff0 	bl	800e64c <__sfp_lock_acquire>
 800e66c:	6a23      	ldr	r3, [r4, #32]
 800e66e:	b11b      	cbz	r3, 800e678 <__sinit+0x14>
 800e670:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e674:	f7ff bff0 	b.w	800e658 <__sfp_lock_release>
 800e678:	4b04      	ldr	r3, [pc, #16]	@ (800e68c <__sinit+0x28>)
 800e67a:	6223      	str	r3, [r4, #32]
 800e67c:	4b04      	ldr	r3, [pc, #16]	@ (800e690 <__sinit+0x2c>)
 800e67e:	681b      	ldr	r3, [r3, #0]
 800e680:	2b00      	cmp	r3, #0
 800e682:	d1f5      	bne.n	800e670 <__sinit+0xc>
 800e684:	f7ff ffc4 	bl	800e610 <global_stdio_init.part.0>
 800e688:	e7f2      	b.n	800e670 <__sinit+0xc>
 800e68a:	bf00      	nop
 800e68c:	0800e5d1 	.word	0x0800e5d1
 800e690:	2000566c 	.word	0x2000566c

0800e694 <sulp>:
 800e694:	b570      	push	{r4, r5, r6, lr}
 800e696:	4604      	mov	r4, r0
 800e698:	460d      	mov	r5, r1
 800e69a:	ec45 4b10 	vmov	d0, r4, r5
 800e69e:	4616      	mov	r6, r2
 800e6a0:	f002 fee6 	bl	8011470 <__ulp>
 800e6a4:	ec51 0b10 	vmov	r0, r1, d0
 800e6a8:	b17e      	cbz	r6, 800e6ca <sulp+0x36>
 800e6aa:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800e6ae:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	dd09      	ble.n	800e6ca <sulp+0x36>
 800e6b6:	051b      	lsls	r3, r3, #20
 800e6b8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800e6bc:	2400      	movs	r4, #0
 800e6be:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800e6c2:	4622      	mov	r2, r4
 800e6c4:	462b      	mov	r3, r5
 800e6c6:	f7f1 ffa7 	bl	8000618 <__aeabi_dmul>
 800e6ca:	ec41 0b10 	vmov	d0, r0, r1
 800e6ce:	bd70      	pop	{r4, r5, r6, pc}

0800e6d0 <_strtod_l>:
 800e6d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6d4:	b09f      	sub	sp, #124	@ 0x7c
 800e6d6:	460c      	mov	r4, r1
 800e6d8:	9217      	str	r2, [sp, #92]	@ 0x5c
 800e6da:	2200      	movs	r2, #0
 800e6dc:	921a      	str	r2, [sp, #104]	@ 0x68
 800e6de:	9005      	str	r0, [sp, #20]
 800e6e0:	f04f 0a00 	mov.w	sl, #0
 800e6e4:	f04f 0b00 	mov.w	fp, #0
 800e6e8:	460a      	mov	r2, r1
 800e6ea:	9219      	str	r2, [sp, #100]	@ 0x64
 800e6ec:	7811      	ldrb	r1, [r2, #0]
 800e6ee:	292b      	cmp	r1, #43	@ 0x2b
 800e6f0:	d04a      	beq.n	800e788 <_strtod_l+0xb8>
 800e6f2:	d838      	bhi.n	800e766 <_strtod_l+0x96>
 800e6f4:	290d      	cmp	r1, #13
 800e6f6:	d832      	bhi.n	800e75e <_strtod_l+0x8e>
 800e6f8:	2908      	cmp	r1, #8
 800e6fa:	d832      	bhi.n	800e762 <_strtod_l+0x92>
 800e6fc:	2900      	cmp	r1, #0
 800e6fe:	d03b      	beq.n	800e778 <_strtod_l+0xa8>
 800e700:	2200      	movs	r2, #0
 800e702:	920e      	str	r2, [sp, #56]	@ 0x38
 800e704:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800e706:	782a      	ldrb	r2, [r5, #0]
 800e708:	2a30      	cmp	r2, #48	@ 0x30
 800e70a:	f040 80b2 	bne.w	800e872 <_strtod_l+0x1a2>
 800e70e:	786a      	ldrb	r2, [r5, #1]
 800e710:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e714:	2a58      	cmp	r2, #88	@ 0x58
 800e716:	d16e      	bne.n	800e7f6 <_strtod_l+0x126>
 800e718:	9302      	str	r3, [sp, #8]
 800e71a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e71c:	9301      	str	r3, [sp, #4]
 800e71e:	ab1a      	add	r3, sp, #104	@ 0x68
 800e720:	9300      	str	r3, [sp, #0]
 800e722:	4a8f      	ldr	r2, [pc, #572]	@ (800e960 <_strtod_l+0x290>)
 800e724:	9805      	ldr	r0, [sp, #20]
 800e726:	ab1b      	add	r3, sp, #108	@ 0x6c
 800e728:	a919      	add	r1, sp, #100	@ 0x64
 800e72a:	f001 fe4f 	bl	80103cc <__gethex>
 800e72e:	f010 060f 	ands.w	r6, r0, #15
 800e732:	4604      	mov	r4, r0
 800e734:	d005      	beq.n	800e742 <_strtod_l+0x72>
 800e736:	2e06      	cmp	r6, #6
 800e738:	d128      	bne.n	800e78c <_strtod_l+0xbc>
 800e73a:	3501      	adds	r5, #1
 800e73c:	2300      	movs	r3, #0
 800e73e:	9519      	str	r5, [sp, #100]	@ 0x64
 800e740:	930e      	str	r3, [sp, #56]	@ 0x38
 800e742:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e744:	2b00      	cmp	r3, #0
 800e746:	f040 858e 	bne.w	800f266 <_strtod_l+0xb96>
 800e74a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e74c:	b1cb      	cbz	r3, 800e782 <_strtod_l+0xb2>
 800e74e:	4652      	mov	r2, sl
 800e750:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800e754:	ec43 2b10 	vmov	d0, r2, r3
 800e758:	b01f      	add	sp, #124	@ 0x7c
 800e75a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e75e:	2920      	cmp	r1, #32
 800e760:	d1ce      	bne.n	800e700 <_strtod_l+0x30>
 800e762:	3201      	adds	r2, #1
 800e764:	e7c1      	b.n	800e6ea <_strtod_l+0x1a>
 800e766:	292d      	cmp	r1, #45	@ 0x2d
 800e768:	d1ca      	bne.n	800e700 <_strtod_l+0x30>
 800e76a:	2101      	movs	r1, #1
 800e76c:	910e      	str	r1, [sp, #56]	@ 0x38
 800e76e:	1c51      	adds	r1, r2, #1
 800e770:	9119      	str	r1, [sp, #100]	@ 0x64
 800e772:	7852      	ldrb	r2, [r2, #1]
 800e774:	2a00      	cmp	r2, #0
 800e776:	d1c5      	bne.n	800e704 <_strtod_l+0x34>
 800e778:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e77a:	9419      	str	r4, [sp, #100]	@ 0x64
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	f040 8570 	bne.w	800f262 <_strtod_l+0xb92>
 800e782:	4652      	mov	r2, sl
 800e784:	465b      	mov	r3, fp
 800e786:	e7e5      	b.n	800e754 <_strtod_l+0x84>
 800e788:	2100      	movs	r1, #0
 800e78a:	e7ef      	b.n	800e76c <_strtod_l+0x9c>
 800e78c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e78e:	b13a      	cbz	r2, 800e7a0 <_strtod_l+0xd0>
 800e790:	2135      	movs	r1, #53	@ 0x35
 800e792:	a81c      	add	r0, sp, #112	@ 0x70
 800e794:	f002 ff66 	bl	8011664 <__copybits>
 800e798:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e79a:	9805      	ldr	r0, [sp, #20]
 800e79c:	f002 fb3c 	bl	8010e18 <_Bfree>
 800e7a0:	3e01      	subs	r6, #1
 800e7a2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800e7a4:	2e04      	cmp	r6, #4
 800e7a6:	d806      	bhi.n	800e7b6 <_strtod_l+0xe6>
 800e7a8:	e8df f006 	tbb	[pc, r6]
 800e7ac:	201d0314 	.word	0x201d0314
 800e7b0:	14          	.byte	0x14
 800e7b1:	00          	.byte	0x00
 800e7b2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800e7b6:	05e1      	lsls	r1, r4, #23
 800e7b8:	bf48      	it	mi
 800e7ba:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800e7be:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e7c2:	0d1b      	lsrs	r3, r3, #20
 800e7c4:	051b      	lsls	r3, r3, #20
 800e7c6:	2b00      	cmp	r3, #0
 800e7c8:	d1bb      	bne.n	800e742 <_strtod_l+0x72>
 800e7ca:	f000 fea3 	bl	800f514 <__errno>
 800e7ce:	2322      	movs	r3, #34	@ 0x22
 800e7d0:	6003      	str	r3, [r0, #0]
 800e7d2:	e7b6      	b.n	800e742 <_strtod_l+0x72>
 800e7d4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800e7d8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800e7dc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800e7e0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e7e4:	e7e7      	b.n	800e7b6 <_strtod_l+0xe6>
 800e7e6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800e968 <_strtod_l+0x298>
 800e7ea:	e7e4      	b.n	800e7b6 <_strtod_l+0xe6>
 800e7ec:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800e7f0:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800e7f4:	e7df      	b.n	800e7b6 <_strtod_l+0xe6>
 800e7f6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e7f8:	1c5a      	adds	r2, r3, #1
 800e7fa:	9219      	str	r2, [sp, #100]	@ 0x64
 800e7fc:	785b      	ldrb	r3, [r3, #1]
 800e7fe:	2b30      	cmp	r3, #48	@ 0x30
 800e800:	d0f9      	beq.n	800e7f6 <_strtod_l+0x126>
 800e802:	2b00      	cmp	r3, #0
 800e804:	d09d      	beq.n	800e742 <_strtod_l+0x72>
 800e806:	2301      	movs	r3, #1
 800e808:	2700      	movs	r7, #0
 800e80a:	9308      	str	r3, [sp, #32]
 800e80c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e80e:	930c      	str	r3, [sp, #48]	@ 0x30
 800e810:	970b      	str	r7, [sp, #44]	@ 0x2c
 800e812:	46b9      	mov	r9, r7
 800e814:	220a      	movs	r2, #10
 800e816:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800e818:	7805      	ldrb	r5, [r0, #0]
 800e81a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800e81e:	b2d9      	uxtb	r1, r3
 800e820:	2909      	cmp	r1, #9
 800e822:	d928      	bls.n	800e876 <_strtod_l+0x1a6>
 800e824:	494f      	ldr	r1, [pc, #316]	@ (800e964 <_strtod_l+0x294>)
 800e826:	2201      	movs	r2, #1
 800e828:	f000 fe51 	bl	800f4ce <strncmp>
 800e82c:	2800      	cmp	r0, #0
 800e82e:	d032      	beq.n	800e896 <_strtod_l+0x1c6>
 800e830:	2000      	movs	r0, #0
 800e832:	462a      	mov	r2, r5
 800e834:	900a      	str	r0, [sp, #40]	@ 0x28
 800e836:	464d      	mov	r5, r9
 800e838:	4603      	mov	r3, r0
 800e83a:	2a65      	cmp	r2, #101	@ 0x65
 800e83c:	d001      	beq.n	800e842 <_strtod_l+0x172>
 800e83e:	2a45      	cmp	r2, #69	@ 0x45
 800e840:	d114      	bne.n	800e86c <_strtod_l+0x19c>
 800e842:	b91d      	cbnz	r5, 800e84c <_strtod_l+0x17c>
 800e844:	9a08      	ldr	r2, [sp, #32]
 800e846:	4302      	orrs	r2, r0
 800e848:	d096      	beq.n	800e778 <_strtod_l+0xa8>
 800e84a:	2500      	movs	r5, #0
 800e84c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800e84e:	1c62      	adds	r2, r4, #1
 800e850:	9219      	str	r2, [sp, #100]	@ 0x64
 800e852:	7862      	ldrb	r2, [r4, #1]
 800e854:	2a2b      	cmp	r2, #43	@ 0x2b
 800e856:	d07a      	beq.n	800e94e <_strtod_l+0x27e>
 800e858:	2a2d      	cmp	r2, #45	@ 0x2d
 800e85a:	d07e      	beq.n	800e95a <_strtod_l+0x28a>
 800e85c:	f04f 0c00 	mov.w	ip, #0
 800e860:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800e864:	2909      	cmp	r1, #9
 800e866:	f240 8085 	bls.w	800e974 <_strtod_l+0x2a4>
 800e86a:	9419      	str	r4, [sp, #100]	@ 0x64
 800e86c:	f04f 0800 	mov.w	r8, #0
 800e870:	e0a5      	b.n	800e9be <_strtod_l+0x2ee>
 800e872:	2300      	movs	r3, #0
 800e874:	e7c8      	b.n	800e808 <_strtod_l+0x138>
 800e876:	f1b9 0f08 	cmp.w	r9, #8
 800e87a:	bfd8      	it	le
 800e87c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800e87e:	f100 0001 	add.w	r0, r0, #1
 800e882:	bfda      	itte	le
 800e884:	fb02 3301 	mlale	r3, r2, r1, r3
 800e888:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800e88a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800e88e:	f109 0901 	add.w	r9, r9, #1
 800e892:	9019      	str	r0, [sp, #100]	@ 0x64
 800e894:	e7bf      	b.n	800e816 <_strtod_l+0x146>
 800e896:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e898:	1c5a      	adds	r2, r3, #1
 800e89a:	9219      	str	r2, [sp, #100]	@ 0x64
 800e89c:	785a      	ldrb	r2, [r3, #1]
 800e89e:	f1b9 0f00 	cmp.w	r9, #0
 800e8a2:	d03b      	beq.n	800e91c <_strtod_l+0x24c>
 800e8a4:	900a      	str	r0, [sp, #40]	@ 0x28
 800e8a6:	464d      	mov	r5, r9
 800e8a8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800e8ac:	2b09      	cmp	r3, #9
 800e8ae:	d912      	bls.n	800e8d6 <_strtod_l+0x206>
 800e8b0:	2301      	movs	r3, #1
 800e8b2:	e7c2      	b.n	800e83a <_strtod_l+0x16a>
 800e8b4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e8b6:	1c5a      	adds	r2, r3, #1
 800e8b8:	9219      	str	r2, [sp, #100]	@ 0x64
 800e8ba:	785a      	ldrb	r2, [r3, #1]
 800e8bc:	3001      	adds	r0, #1
 800e8be:	2a30      	cmp	r2, #48	@ 0x30
 800e8c0:	d0f8      	beq.n	800e8b4 <_strtod_l+0x1e4>
 800e8c2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800e8c6:	2b08      	cmp	r3, #8
 800e8c8:	f200 84d2 	bhi.w	800f270 <_strtod_l+0xba0>
 800e8cc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e8ce:	900a      	str	r0, [sp, #40]	@ 0x28
 800e8d0:	2000      	movs	r0, #0
 800e8d2:	930c      	str	r3, [sp, #48]	@ 0x30
 800e8d4:	4605      	mov	r5, r0
 800e8d6:	3a30      	subs	r2, #48	@ 0x30
 800e8d8:	f100 0301 	add.w	r3, r0, #1
 800e8dc:	d018      	beq.n	800e910 <_strtod_l+0x240>
 800e8de:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e8e0:	4419      	add	r1, r3
 800e8e2:	910a      	str	r1, [sp, #40]	@ 0x28
 800e8e4:	462e      	mov	r6, r5
 800e8e6:	f04f 0e0a 	mov.w	lr, #10
 800e8ea:	1c71      	adds	r1, r6, #1
 800e8ec:	eba1 0c05 	sub.w	ip, r1, r5
 800e8f0:	4563      	cmp	r3, ip
 800e8f2:	dc15      	bgt.n	800e920 <_strtod_l+0x250>
 800e8f4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800e8f8:	182b      	adds	r3, r5, r0
 800e8fa:	2b08      	cmp	r3, #8
 800e8fc:	f105 0501 	add.w	r5, r5, #1
 800e900:	4405      	add	r5, r0
 800e902:	dc1a      	bgt.n	800e93a <_strtod_l+0x26a>
 800e904:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e906:	230a      	movs	r3, #10
 800e908:	fb03 2301 	mla	r3, r3, r1, r2
 800e90c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e90e:	2300      	movs	r3, #0
 800e910:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e912:	1c51      	adds	r1, r2, #1
 800e914:	9119      	str	r1, [sp, #100]	@ 0x64
 800e916:	7852      	ldrb	r2, [r2, #1]
 800e918:	4618      	mov	r0, r3
 800e91a:	e7c5      	b.n	800e8a8 <_strtod_l+0x1d8>
 800e91c:	4648      	mov	r0, r9
 800e91e:	e7ce      	b.n	800e8be <_strtod_l+0x1ee>
 800e920:	2e08      	cmp	r6, #8
 800e922:	dc05      	bgt.n	800e930 <_strtod_l+0x260>
 800e924:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800e926:	fb0e f606 	mul.w	r6, lr, r6
 800e92a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800e92c:	460e      	mov	r6, r1
 800e92e:	e7dc      	b.n	800e8ea <_strtod_l+0x21a>
 800e930:	2910      	cmp	r1, #16
 800e932:	bfd8      	it	le
 800e934:	fb0e f707 	mulle.w	r7, lr, r7
 800e938:	e7f8      	b.n	800e92c <_strtod_l+0x25c>
 800e93a:	2b0f      	cmp	r3, #15
 800e93c:	bfdc      	itt	le
 800e93e:	230a      	movle	r3, #10
 800e940:	fb03 2707 	mlale	r7, r3, r7, r2
 800e944:	e7e3      	b.n	800e90e <_strtod_l+0x23e>
 800e946:	2300      	movs	r3, #0
 800e948:	930a      	str	r3, [sp, #40]	@ 0x28
 800e94a:	2301      	movs	r3, #1
 800e94c:	e77a      	b.n	800e844 <_strtod_l+0x174>
 800e94e:	f04f 0c00 	mov.w	ip, #0
 800e952:	1ca2      	adds	r2, r4, #2
 800e954:	9219      	str	r2, [sp, #100]	@ 0x64
 800e956:	78a2      	ldrb	r2, [r4, #2]
 800e958:	e782      	b.n	800e860 <_strtod_l+0x190>
 800e95a:	f04f 0c01 	mov.w	ip, #1
 800e95e:	e7f8      	b.n	800e952 <_strtod_l+0x282>
 800e960:	08012d50 	.word	0x08012d50
 800e964:	08012b9c 	.word	0x08012b9c
 800e968:	7ff00000 	.word	0x7ff00000
 800e96c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e96e:	1c51      	adds	r1, r2, #1
 800e970:	9119      	str	r1, [sp, #100]	@ 0x64
 800e972:	7852      	ldrb	r2, [r2, #1]
 800e974:	2a30      	cmp	r2, #48	@ 0x30
 800e976:	d0f9      	beq.n	800e96c <_strtod_l+0x29c>
 800e978:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800e97c:	2908      	cmp	r1, #8
 800e97e:	f63f af75 	bhi.w	800e86c <_strtod_l+0x19c>
 800e982:	3a30      	subs	r2, #48	@ 0x30
 800e984:	9209      	str	r2, [sp, #36]	@ 0x24
 800e986:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e988:	920f      	str	r2, [sp, #60]	@ 0x3c
 800e98a:	f04f 080a 	mov.w	r8, #10
 800e98e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e990:	1c56      	adds	r6, r2, #1
 800e992:	9619      	str	r6, [sp, #100]	@ 0x64
 800e994:	7852      	ldrb	r2, [r2, #1]
 800e996:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800e99a:	f1be 0f09 	cmp.w	lr, #9
 800e99e:	d939      	bls.n	800ea14 <_strtod_l+0x344>
 800e9a0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e9a2:	1a76      	subs	r6, r6, r1
 800e9a4:	2e08      	cmp	r6, #8
 800e9a6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800e9aa:	dc03      	bgt.n	800e9b4 <_strtod_l+0x2e4>
 800e9ac:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e9ae:	4588      	cmp	r8, r1
 800e9b0:	bfa8      	it	ge
 800e9b2:	4688      	movge	r8, r1
 800e9b4:	f1bc 0f00 	cmp.w	ip, #0
 800e9b8:	d001      	beq.n	800e9be <_strtod_l+0x2ee>
 800e9ba:	f1c8 0800 	rsb	r8, r8, #0
 800e9be:	2d00      	cmp	r5, #0
 800e9c0:	d14e      	bne.n	800ea60 <_strtod_l+0x390>
 800e9c2:	9908      	ldr	r1, [sp, #32]
 800e9c4:	4308      	orrs	r0, r1
 800e9c6:	f47f aebc 	bne.w	800e742 <_strtod_l+0x72>
 800e9ca:	2b00      	cmp	r3, #0
 800e9cc:	f47f aed4 	bne.w	800e778 <_strtod_l+0xa8>
 800e9d0:	2a69      	cmp	r2, #105	@ 0x69
 800e9d2:	d028      	beq.n	800ea26 <_strtod_l+0x356>
 800e9d4:	dc25      	bgt.n	800ea22 <_strtod_l+0x352>
 800e9d6:	2a49      	cmp	r2, #73	@ 0x49
 800e9d8:	d025      	beq.n	800ea26 <_strtod_l+0x356>
 800e9da:	2a4e      	cmp	r2, #78	@ 0x4e
 800e9dc:	f47f aecc 	bne.w	800e778 <_strtod_l+0xa8>
 800e9e0:	499a      	ldr	r1, [pc, #616]	@ (800ec4c <_strtod_l+0x57c>)
 800e9e2:	a819      	add	r0, sp, #100	@ 0x64
 800e9e4:	f001 ff14 	bl	8010810 <__match>
 800e9e8:	2800      	cmp	r0, #0
 800e9ea:	f43f aec5 	beq.w	800e778 <_strtod_l+0xa8>
 800e9ee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e9f0:	781b      	ldrb	r3, [r3, #0]
 800e9f2:	2b28      	cmp	r3, #40	@ 0x28
 800e9f4:	d12e      	bne.n	800ea54 <_strtod_l+0x384>
 800e9f6:	4996      	ldr	r1, [pc, #600]	@ (800ec50 <_strtod_l+0x580>)
 800e9f8:	aa1c      	add	r2, sp, #112	@ 0x70
 800e9fa:	a819      	add	r0, sp, #100	@ 0x64
 800e9fc:	f001 ff1c 	bl	8010838 <__hexnan>
 800ea00:	2805      	cmp	r0, #5
 800ea02:	d127      	bne.n	800ea54 <_strtod_l+0x384>
 800ea04:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ea06:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800ea0a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800ea0e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800ea12:	e696      	b.n	800e742 <_strtod_l+0x72>
 800ea14:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ea16:	fb08 2101 	mla	r1, r8, r1, r2
 800ea1a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800ea1e:	9209      	str	r2, [sp, #36]	@ 0x24
 800ea20:	e7b5      	b.n	800e98e <_strtod_l+0x2be>
 800ea22:	2a6e      	cmp	r2, #110	@ 0x6e
 800ea24:	e7da      	b.n	800e9dc <_strtod_l+0x30c>
 800ea26:	498b      	ldr	r1, [pc, #556]	@ (800ec54 <_strtod_l+0x584>)
 800ea28:	a819      	add	r0, sp, #100	@ 0x64
 800ea2a:	f001 fef1 	bl	8010810 <__match>
 800ea2e:	2800      	cmp	r0, #0
 800ea30:	f43f aea2 	beq.w	800e778 <_strtod_l+0xa8>
 800ea34:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ea36:	4988      	ldr	r1, [pc, #544]	@ (800ec58 <_strtod_l+0x588>)
 800ea38:	3b01      	subs	r3, #1
 800ea3a:	a819      	add	r0, sp, #100	@ 0x64
 800ea3c:	9319      	str	r3, [sp, #100]	@ 0x64
 800ea3e:	f001 fee7 	bl	8010810 <__match>
 800ea42:	b910      	cbnz	r0, 800ea4a <_strtod_l+0x37a>
 800ea44:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ea46:	3301      	adds	r3, #1
 800ea48:	9319      	str	r3, [sp, #100]	@ 0x64
 800ea4a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800ec68 <_strtod_l+0x598>
 800ea4e:	f04f 0a00 	mov.w	sl, #0
 800ea52:	e676      	b.n	800e742 <_strtod_l+0x72>
 800ea54:	4881      	ldr	r0, [pc, #516]	@ (800ec5c <_strtod_l+0x58c>)
 800ea56:	f000 fd9f 	bl	800f598 <nan>
 800ea5a:	ec5b ab10 	vmov	sl, fp, d0
 800ea5e:	e670      	b.n	800e742 <_strtod_l+0x72>
 800ea60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ea62:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800ea64:	eba8 0303 	sub.w	r3, r8, r3
 800ea68:	f1b9 0f00 	cmp.w	r9, #0
 800ea6c:	bf08      	it	eq
 800ea6e:	46a9      	moveq	r9, r5
 800ea70:	2d10      	cmp	r5, #16
 800ea72:	9309      	str	r3, [sp, #36]	@ 0x24
 800ea74:	462c      	mov	r4, r5
 800ea76:	bfa8      	it	ge
 800ea78:	2410      	movge	r4, #16
 800ea7a:	f7f1 fd53 	bl	8000524 <__aeabi_ui2d>
 800ea7e:	2d09      	cmp	r5, #9
 800ea80:	4682      	mov	sl, r0
 800ea82:	468b      	mov	fp, r1
 800ea84:	dc13      	bgt.n	800eaae <_strtod_l+0x3de>
 800ea86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea88:	2b00      	cmp	r3, #0
 800ea8a:	f43f ae5a 	beq.w	800e742 <_strtod_l+0x72>
 800ea8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea90:	dd78      	ble.n	800eb84 <_strtod_l+0x4b4>
 800ea92:	2b16      	cmp	r3, #22
 800ea94:	dc5f      	bgt.n	800eb56 <_strtod_l+0x486>
 800ea96:	4972      	ldr	r1, [pc, #456]	@ (800ec60 <_strtod_l+0x590>)
 800ea98:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ea9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eaa0:	4652      	mov	r2, sl
 800eaa2:	465b      	mov	r3, fp
 800eaa4:	f7f1 fdb8 	bl	8000618 <__aeabi_dmul>
 800eaa8:	4682      	mov	sl, r0
 800eaaa:	468b      	mov	fp, r1
 800eaac:	e649      	b.n	800e742 <_strtod_l+0x72>
 800eaae:	4b6c      	ldr	r3, [pc, #432]	@ (800ec60 <_strtod_l+0x590>)
 800eab0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800eab4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800eab8:	f7f1 fdae 	bl	8000618 <__aeabi_dmul>
 800eabc:	4682      	mov	sl, r0
 800eabe:	4638      	mov	r0, r7
 800eac0:	468b      	mov	fp, r1
 800eac2:	f7f1 fd2f 	bl	8000524 <__aeabi_ui2d>
 800eac6:	4602      	mov	r2, r0
 800eac8:	460b      	mov	r3, r1
 800eaca:	4650      	mov	r0, sl
 800eacc:	4659      	mov	r1, fp
 800eace:	f7f1 fbed 	bl	80002ac <__adddf3>
 800ead2:	2d0f      	cmp	r5, #15
 800ead4:	4682      	mov	sl, r0
 800ead6:	468b      	mov	fp, r1
 800ead8:	ddd5      	ble.n	800ea86 <_strtod_l+0x3b6>
 800eada:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eadc:	1b2c      	subs	r4, r5, r4
 800eade:	441c      	add	r4, r3
 800eae0:	2c00      	cmp	r4, #0
 800eae2:	f340 8093 	ble.w	800ec0c <_strtod_l+0x53c>
 800eae6:	f014 030f 	ands.w	r3, r4, #15
 800eaea:	d00a      	beq.n	800eb02 <_strtod_l+0x432>
 800eaec:	495c      	ldr	r1, [pc, #368]	@ (800ec60 <_strtod_l+0x590>)
 800eaee:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800eaf2:	4652      	mov	r2, sl
 800eaf4:	465b      	mov	r3, fp
 800eaf6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eafa:	f7f1 fd8d 	bl	8000618 <__aeabi_dmul>
 800eafe:	4682      	mov	sl, r0
 800eb00:	468b      	mov	fp, r1
 800eb02:	f034 040f 	bics.w	r4, r4, #15
 800eb06:	d073      	beq.n	800ebf0 <_strtod_l+0x520>
 800eb08:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800eb0c:	dd49      	ble.n	800eba2 <_strtod_l+0x4d2>
 800eb0e:	2400      	movs	r4, #0
 800eb10:	46a0      	mov	r8, r4
 800eb12:	940b      	str	r4, [sp, #44]	@ 0x2c
 800eb14:	46a1      	mov	r9, r4
 800eb16:	9a05      	ldr	r2, [sp, #20]
 800eb18:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800ec68 <_strtod_l+0x598>
 800eb1c:	2322      	movs	r3, #34	@ 0x22
 800eb1e:	6013      	str	r3, [r2, #0]
 800eb20:	f04f 0a00 	mov.w	sl, #0
 800eb24:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	f43f ae0b 	beq.w	800e742 <_strtod_l+0x72>
 800eb2c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800eb2e:	9805      	ldr	r0, [sp, #20]
 800eb30:	f002 f972 	bl	8010e18 <_Bfree>
 800eb34:	9805      	ldr	r0, [sp, #20]
 800eb36:	4649      	mov	r1, r9
 800eb38:	f002 f96e 	bl	8010e18 <_Bfree>
 800eb3c:	9805      	ldr	r0, [sp, #20]
 800eb3e:	4641      	mov	r1, r8
 800eb40:	f002 f96a 	bl	8010e18 <_Bfree>
 800eb44:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800eb46:	9805      	ldr	r0, [sp, #20]
 800eb48:	f002 f966 	bl	8010e18 <_Bfree>
 800eb4c:	9805      	ldr	r0, [sp, #20]
 800eb4e:	4621      	mov	r1, r4
 800eb50:	f002 f962 	bl	8010e18 <_Bfree>
 800eb54:	e5f5      	b.n	800e742 <_strtod_l+0x72>
 800eb56:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eb58:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800eb5c:	4293      	cmp	r3, r2
 800eb5e:	dbbc      	blt.n	800eada <_strtod_l+0x40a>
 800eb60:	4c3f      	ldr	r4, [pc, #252]	@ (800ec60 <_strtod_l+0x590>)
 800eb62:	f1c5 050f 	rsb	r5, r5, #15
 800eb66:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800eb6a:	4652      	mov	r2, sl
 800eb6c:	465b      	mov	r3, fp
 800eb6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eb72:	f7f1 fd51 	bl	8000618 <__aeabi_dmul>
 800eb76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eb78:	1b5d      	subs	r5, r3, r5
 800eb7a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800eb7e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800eb82:	e78f      	b.n	800eaa4 <_strtod_l+0x3d4>
 800eb84:	3316      	adds	r3, #22
 800eb86:	dba8      	blt.n	800eada <_strtod_l+0x40a>
 800eb88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eb8a:	eba3 0808 	sub.w	r8, r3, r8
 800eb8e:	4b34      	ldr	r3, [pc, #208]	@ (800ec60 <_strtod_l+0x590>)
 800eb90:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800eb94:	e9d8 2300 	ldrd	r2, r3, [r8]
 800eb98:	4650      	mov	r0, sl
 800eb9a:	4659      	mov	r1, fp
 800eb9c:	f7f1 fe66 	bl	800086c <__aeabi_ddiv>
 800eba0:	e782      	b.n	800eaa8 <_strtod_l+0x3d8>
 800eba2:	2300      	movs	r3, #0
 800eba4:	4f2f      	ldr	r7, [pc, #188]	@ (800ec64 <_strtod_l+0x594>)
 800eba6:	1124      	asrs	r4, r4, #4
 800eba8:	4650      	mov	r0, sl
 800ebaa:	4659      	mov	r1, fp
 800ebac:	461e      	mov	r6, r3
 800ebae:	2c01      	cmp	r4, #1
 800ebb0:	dc21      	bgt.n	800ebf6 <_strtod_l+0x526>
 800ebb2:	b10b      	cbz	r3, 800ebb8 <_strtod_l+0x4e8>
 800ebb4:	4682      	mov	sl, r0
 800ebb6:	468b      	mov	fp, r1
 800ebb8:	492a      	ldr	r1, [pc, #168]	@ (800ec64 <_strtod_l+0x594>)
 800ebba:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800ebbe:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800ebc2:	4652      	mov	r2, sl
 800ebc4:	465b      	mov	r3, fp
 800ebc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ebca:	f7f1 fd25 	bl	8000618 <__aeabi_dmul>
 800ebce:	4b26      	ldr	r3, [pc, #152]	@ (800ec68 <_strtod_l+0x598>)
 800ebd0:	460a      	mov	r2, r1
 800ebd2:	400b      	ands	r3, r1
 800ebd4:	4925      	ldr	r1, [pc, #148]	@ (800ec6c <_strtod_l+0x59c>)
 800ebd6:	428b      	cmp	r3, r1
 800ebd8:	4682      	mov	sl, r0
 800ebda:	d898      	bhi.n	800eb0e <_strtod_l+0x43e>
 800ebdc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800ebe0:	428b      	cmp	r3, r1
 800ebe2:	bf86      	itte	hi
 800ebe4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800ec70 <_strtod_l+0x5a0>
 800ebe8:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 800ebec:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800ebf0:	2300      	movs	r3, #0
 800ebf2:	9308      	str	r3, [sp, #32]
 800ebf4:	e076      	b.n	800ece4 <_strtod_l+0x614>
 800ebf6:	07e2      	lsls	r2, r4, #31
 800ebf8:	d504      	bpl.n	800ec04 <_strtod_l+0x534>
 800ebfa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ebfe:	f7f1 fd0b 	bl	8000618 <__aeabi_dmul>
 800ec02:	2301      	movs	r3, #1
 800ec04:	3601      	adds	r6, #1
 800ec06:	1064      	asrs	r4, r4, #1
 800ec08:	3708      	adds	r7, #8
 800ec0a:	e7d0      	b.n	800ebae <_strtod_l+0x4de>
 800ec0c:	d0f0      	beq.n	800ebf0 <_strtod_l+0x520>
 800ec0e:	4264      	negs	r4, r4
 800ec10:	f014 020f 	ands.w	r2, r4, #15
 800ec14:	d00a      	beq.n	800ec2c <_strtod_l+0x55c>
 800ec16:	4b12      	ldr	r3, [pc, #72]	@ (800ec60 <_strtod_l+0x590>)
 800ec18:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ec1c:	4650      	mov	r0, sl
 800ec1e:	4659      	mov	r1, fp
 800ec20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec24:	f7f1 fe22 	bl	800086c <__aeabi_ddiv>
 800ec28:	4682      	mov	sl, r0
 800ec2a:	468b      	mov	fp, r1
 800ec2c:	1124      	asrs	r4, r4, #4
 800ec2e:	d0df      	beq.n	800ebf0 <_strtod_l+0x520>
 800ec30:	2c1f      	cmp	r4, #31
 800ec32:	dd1f      	ble.n	800ec74 <_strtod_l+0x5a4>
 800ec34:	2400      	movs	r4, #0
 800ec36:	46a0      	mov	r8, r4
 800ec38:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ec3a:	46a1      	mov	r9, r4
 800ec3c:	9a05      	ldr	r2, [sp, #20]
 800ec3e:	2322      	movs	r3, #34	@ 0x22
 800ec40:	f04f 0a00 	mov.w	sl, #0
 800ec44:	f04f 0b00 	mov.w	fp, #0
 800ec48:	6013      	str	r3, [r2, #0]
 800ec4a:	e76b      	b.n	800eb24 <_strtod_l+0x454>
 800ec4c:	08012b75 	.word	0x08012b75
 800ec50:	08012d3c 	.word	0x08012d3c
 800ec54:	08012b6d 	.word	0x08012b6d
 800ec58:	08012ba9 	.word	0x08012ba9
 800ec5c:	08012d38 	.word	0x08012d38
 800ec60:	08012ec8 	.word	0x08012ec8
 800ec64:	08012ea0 	.word	0x08012ea0
 800ec68:	7ff00000 	.word	0x7ff00000
 800ec6c:	7ca00000 	.word	0x7ca00000
 800ec70:	7fefffff 	.word	0x7fefffff
 800ec74:	f014 0310 	ands.w	r3, r4, #16
 800ec78:	bf18      	it	ne
 800ec7a:	236a      	movne	r3, #106	@ 0x6a
 800ec7c:	4ea9      	ldr	r6, [pc, #676]	@ (800ef24 <_strtod_l+0x854>)
 800ec7e:	9308      	str	r3, [sp, #32]
 800ec80:	4650      	mov	r0, sl
 800ec82:	4659      	mov	r1, fp
 800ec84:	2300      	movs	r3, #0
 800ec86:	07e7      	lsls	r7, r4, #31
 800ec88:	d504      	bpl.n	800ec94 <_strtod_l+0x5c4>
 800ec8a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ec8e:	f7f1 fcc3 	bl	8000618 <__aeabi_dmul>
 800ec92:	2301      	movs	r3, #1
 800ec94:	1064      	asrs	r4, r4, #1
 800ec96:	f106 0608 	add.w	r6, r6, #8
 800ec9a:	d1f4      	bne.n	800ec86 <_strtod_l+0x5b6>
 800ec9c:	b10b      	cbz	r3, 800eca2 <_strtod_l+0x5d2>
 800ec9e:	4682      	mov	sl, r0
 800eca0:	468b      	mov	fp, r1
 800eca2:	9b08      	ldr	r3, [sp, #32]
 800eca4:	b1b3      	cbz	r3, 800ecd4 <_strtod_l+0x604>
 800eca6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800ecaa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800ecae:	2b00      	cmp	r3, #0
 800ecb0:	4659      	mov	r1, fp
 800ecb2:	dd0f      	ble.n	800ecd4 <_strtod_l+0x604>
 800ecb4:	2b1f      	cmp	r3, #31
 800ecb6:	dd56      	ble.n	800ed66 <_strtod_l+0x696>
 800ecb8:	2b34      	cmp	r3, #52	@ 0x34
 800ecba:	bfde      	ittt	le
 800ecbc:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 800ecc0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800ecc4:	4093      	lslle	r3, r2
 800ecc6:	f04f 0a00 	mov.w	sl, #0
 800ecca:	bfcc      	ite	gt
 800eccc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800ecd0:	ea03 0b01 	andle.w	fp, r3, r1
 800ecd4:	2200      	movs	r2, #0
 800ecd6:	2300      	movs	r3, #0
 800ecd8:	4650      	mov	r0, sl
 800ecda:	4659      	mov	r1, fp
 800ecdc:	f7f1 ff04 	bl	8000ae8 <__aeabi_dcmpeq>
 800ece0:	2800      	cmp	r0, #0
 800ece2:	d1a7      	bne.n	800ec34 <_strtod_l+0x564>
 800ece4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ece6:	9300      	str	r3, [sp, #0]
 800ece8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800ecea:	9805      	ldr	r0, [sp, #20]
 800ecec:	462b      	mov	r3, r5
 800ecee:	464a      	mov	r2, r9
 800ecf0:	f002 f8fa 	bl	8010ee8 <__s2b>
 800ecf4:	900b      	str	r0, [sp, #44]	@ 0x2c
 800ecf6:	2800      	cmp	r0, #0
 800ecf8:	f43f af09 	beq.w	800eb0e <_strtod_l+0x43e>
 800ecfc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ecfe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ed00:	2a00      	cmp	r2, #0
 800ed02:	eba3 0308 	sub.w	r3, r3, r8
 800ed06:	bfa8      	it	ge
 800ed08:	2300      	movge	r3, #0
 800ed0a:	9312      	str	r3, [sp, #72]	@ 0x48
 800ed0c:	2400      	movs	r4, #0
 800ed0e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ed12:	9316      	str	r3, [sp, #88]	@ 0x58
 800ed14:	46a0      	mov	r8, r4
 800ed16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ed18:	9805      	ldr	r0, [sp, #20]
 800ed1a:	6859      	ldr	r1, [r3, #4]
 800ed1c:	f002 f83c 	bl	8010d98 <_Balloc>
 800ed20:	4681      	mov	r9, r0
 800ed22:	2800      	cmp	r0, #0
 800ed24:	f43f aef7 	beq.w	800eb16 <_strtod_l+0x446>
 800ed28:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ed2a:	691a      	ldr	r2, [r3, #16]
 800ed2c:	3202      	adds	r2, #2
 800ed2e:	f103 010c 	add.w	r1, r3, #12
 800ed32:	0092      	lsls	r2, r2, #2
 800ed34:	300c      	adds	r0, #12
 800ed36:	f000 fc1f 	bl	800f578 <memcpy>
 800ed3a:	ec4b ab10 	vmov	d0, sl, fp
 800ed3e:	9805      	ldr	r0, [sp, #20]
 800ed40:	aa1c      	add	r2, sp, #112	@ 0x70
 800ed42:	a91b      	add	r1, sp, #108	@ 0x6c
 800ed44:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800ed48:	f002 fc02 	bl	8011550 <__d2b>
 800ed4c:	901a      	str	r0, [sp, #104]	@ 0x68
 800ed4e:	2800      	cmp	r0, #0
 800ed50:	f43f aee1 	beq.w	800eb16 <_strtod_l+0x446>
 800ed54:	9805      	ldr	r0, [sp, #20]
 800ed56:	2101      	movs	r1, #1
 800ed58:	f002 f95c 	bl	8011014 <__i2b>
 800ed5c:	4680      	mov	r8, r0
 800ed5e:	b948      	cbnz	r0, 800ed74 <_strtod_l+0x6a4>
 800ed60:	f04f 0800 	mov.w	r8, #0
 800ed64:	e6d7      	b.n	800eb16 <_strtod_l+0x446>
 800ed66:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ed6a:	fa02 f303 	lsl.w	r3, r2, r3
 800ed6e:	ea03 0a0a 	and.w	sl, r3, sl
 800ed72:	e7af      	b.n	800ecd4 <_strtod_l+0x604>
 800ed74:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800ed76:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800ed78:	2d00      	cmp	r5, #0
 800ed7a:	bfab      	itete	ge
 800ed7c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800ed7e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800ed80:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800ed82:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800ed84:	bfac      	ite	ge
 800ed86:	18ef      	addge	r7, r5, r3
 800ed88:	1b5e      	sublt	r6, r3, r5
 800ed8a:	9b08      	ldr	r3, [sp, #32]
 800ed8c:	1aed      	subs	r5, r5, r3
 800ed8e:	4415      	add	r5, r2
 800ed90:	4b65      	ldr	r3, [pc, #404]	@ (800ef28 <_strtod_l+0x858>)
 800ed92:	3d01      	subs	r5, #1
 800ed94:	429d      	cmp	r5, r3
 800ed96:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800ed9a:	da50      	bge.n	800ee3e <_strtod_l+0x76e>
 800ed9c:	1b5b      	subs	r3, r3, r5
 800ed9e:	2b1f      	cmp	r3, #31
 800eda0:	eba2 0203 	sub.w	r2, r2, r3
 800eda4:	f04f 0101 	mov.w	r1, #1
 800eda8:	dc3d      	bgt.n	800ee26 <_strtod_l+0x756>
 800edaa:	fa01 f303 	lsl.w	r3, r1, r3
 800edae:	9313      	str	r3, [sp, #76]	@ 0x4c
 800edb0:	2300      	movs	r3, #0
 800edb2:	9310      	str	r3, [sp, #64]	@ 0x40
 800edb4:	18bd      	adds	r5, r7, r2
 800edb6:	9b08      	ldr	r3, [sp, #32]
 800edb8:	42af      	cmp	r7, r5
 800edba:	4416      	add	r6, r2
 800edbc:	441e      	add	r6, r3
 800edbe:	463b      	mov	r3, r7
 800edc0:	bfa8      	it	ge
 800edc2:	462b      	movge	r3, r5
 800edc4:	42b3      	cmp	r3, r6
 800edc6:	bfa8      	it	ge
 800edc8:	4633      	movge	r3, r6
 800edca:	2b00      	cmp	r3, #0
 800edcc:	bfc2      	ittt	gt
 800edce:	1aed      	subgt	r5, r5, r3
 800edd0:	1af6      	subgt	r6, r6, r3
 800edd2:	1aff      	subgt	r7, r7, r3
 800edd4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	dd16      	ble.n	800ee08 <_strtod_l+0x738>
 800edda:	4641      	mov	r1, r8
 800eddc:	9805      	ldr	r0, [sp, #20]
 800edde:	461a      	mov	r2, r3
 800ede0:	f002 f9d0 	bl	8011184 <__pow5mult>
 800ede4:	4680      	mov	r8, r0
 800ede6:	2800      	cmp	r0, #0
 800ede8:	d0ba      	beq.n	800ed60 <_strtod_l+0x690>
 800edea:	4601      	mov	r1, r0
 800edec:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800edee:	9805      	ldr	r0, [sp, #20]
 800edf0:	f002 f926 	bl	8011040 <__multiply>
 800edf4:	900a      	str	r0, [sp, #40]	@ 0x28
 800edf6:	2800      	cmp	r0, #0
 800edf8:	f43f ae8d 	beq.w	800eb16 <_strtod_l+0x446>
 800edfc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800edfe:	9805      	ldr	r0, [sp, #20]
 800ee00:	f002 f80a 	bl	8010e18 <_Bfree>
 800ee04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ee06:	931a      	str	r3, [sp, #104]	@ 0x68
 800ee08:	2d00      	cmp	r5, #0
 800ee0a:	dc1d      	bgt.n	800ee48 <_strtod_l+0x778>
 800ee0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee0e:	2b00      	cmp	r3, #0
 800ee10:	dd23      	ble.n	800ee5a <_strtod_l+0x78a>
 800ee12:	4649      	mov	r1, r9
 800ee14:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ee16:	9805      	ldr	r0, [sp, #20]
 800ee18:	f002 f9b4 	bl	8011184 <__pow5mult>
 800ee1c:	4681      	mov	r9, r0
 800ee1e:	b9e0      	cbnz	r0, 800ee5a <_strtod_l+0x78a>
 800ee20:	f04f 0900 	mov.w	r9, #0
 800ee24:	e677      	b.n	800eb16 <_strtod_l+0x446>
 800ee26:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800ee2a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800ee2e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800ee32:	35e2      	adds	r5, #226	@ 0xe2
 800ee34:	fa01 f305 	lsl.w	r3, r1, r5
 800ee38:	9310      	str	r3, [sp, #64]	@ 0x40
 800ee3a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800ee3c:	e7ba      	b.n	800edb4 <_strtod_l+0x6e4>
 800ee3e:	2300      	movs	r3, #0
 800ee40:	9310      	str	r3, [sp, #64]	@ 0x40
 800ee42:	2301      	movs	r3, #1
 800ee44:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ee46:	e7b5      	b.n	800edb4 <_strtod_l+0x6e4>
 800ee48:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ee4a:	9805      	ldr	r0, [sp, #20]
 800ee4c:	462a      	mov	r2, r5
 800ee4e:	f002 f9f3 	bl	8011238 <__lshift>
 800ee52:	901a      	str	r0, [sp, #104]	@ 0x68
 800ee54:	2800      	cmp	r0, #0
 800ee56:	d1d9      	bne.n	800ee0c <_strtod_l+0x73c>
 800ee58:	e65d      	b.n	800eb16 <_strtod_l+0x446>
 800ee5a:	2e00      	cmp	r6, #0
 800ee5c:	dd07      	ble.n	800ee6e <_strtod_l+0x79e>
 800ee5e:	4649      	mov	r1, r9
 800ee60:	9805      	ldr	r0, [sp, #20]
 800ee62:	4632      	mov	r2, r6
 800ee64:	f002 f9e8 	bl	8011238 <__lshift>
 800ee68:	4681      	mov	r9, r0
 800ee6a:	2800      	cmp	r0, #0
 800ee6c:	d0d8      	beq.n	800ee20 <_strtod_l+0x750>
 800ee6e:	2f00      	cmp	r7, #0
 800ee70:	dd08      	ble.n	800ee84 <_strtod_l+0x7b4>
 800ee72:	4641      	mov	r1, r8
 800ee74:	9805      	ldr	r0, [sp, #20]
 800ee76:	463a      	mov	r2, r7
 800ee78:	f002 f9de 	bl	8011238 <__lshift>
 800ee7c:	4680      	mov	r8, r0
 800ee7e:	2800      	cmp	r0, #0
 800ee80:	f43f ae49 	beq.w	800eb16 <_strtod_l+0x446>
 800ee84:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ee86:	9805      	ldr	r0, [sp, #20]
 800ee88:	464a      	mov	r2, r9
 800ee8a:	f002 fa5d 	bl	8011348 <__mdiff>
 800ee8e:	4604      	mov	r4, r0
 800ee90:	2800      	cmp	r0, #0
 800ee92:	f43f ae40 	beq.w	800eb16 <_strtod_l+0x446>
 800ee96:	68c3      	ldr	r3, [r0, #12]
 800ee98:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ee9a:	2300      	movs	r3, #0
 800ee9c:	60c3      	str	r3, [r0, #12]
 800ee9e:	4641      	mov	r1, r8
 800eea0:	f002 fa36 	bl	8011310 <__mcmp>
 800eea4:	2800      	cmp	r0, #0
 800eea6:	da45      	bge.n	800ef34 <_strtod_l+0x864>
 800eea8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eeaa:	ea53 030a 	orrs.w	r3, r3, sl
 800eeae:	d16b      	bne.n	800ef88 <_strtod_l+0x8b8>
 800eeb0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800eeb4:	2b00      	cmp	r3, #0
 800eeb6:	d167      	bne.n	800ef88 <_strtod_l+0x8b8>
 800eeb8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800eebc:	0d1b      	lsrs	r3, r3, #20
 800eebe:	051b      	lsls	r3, r3, #20
 800eec0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800eec4:	d960      	bls.n	800ef88 <_strtod_l+0x8b8>
 800eec6:	6963      	ldr	r3, [r4, #20]
 800eec8:	b913      	cbnz	r3, 800eed0 <_strtod_l+0x800>
 800eeca:	6923      	ldr	r3, [r4, #16]
 800eecc:	2b01      	cmp	r3, #1
 800eece:	dd5b      	ble.n	800ef88 <_strtod_l+0x8b8>
 800eed0:	4621      	mov	r1, r4
 800eed2:	2201      	movs	r2, #1
 800eed4:	9805      	ldr	r0, [sp, #20]
 800eed6:	f002 f9af 	bl	8011238 <__lshift>
 800eeda:	4641      	mov	r1, r8
 800eedc:	4604      	mov	r4, r0
 800eede:	f002 fa17 	bl	8011310 <__mcmp>
 800eee2:	2800      	cmp	r0, #0
 800eee4:	dd50      	ble.n	800ef88 <_strtod_l+0x8b8>
 800eee6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800eeea:	9a08      	ldr	r2, [sp, #32]
 800eeec:	0d1b      	lsrs	r3, r3, #20
 800eeee:	051b      	lsls	r3, r3, #20
 800eef0:	2a00      	cmp	r2, #0
 800eef2:	d06a      	beq.n	800efca <_strtod_l+0x8fa>
 800eef4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800eef8:	d867      	bhi.n	800efca <_strtod_l+0x8fa>
 800eefa:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800eefe:	f67f ae9d 	bls.w	800ec3c <_strtod_l+0x56c>
 800ef02:	4b0a      	ldr	r3, [pc, #40]	@ (800ef2c <_strtod_l+0x85c>)
 800ef04:	4650      	mov	r0, sl
 800ef06:	4659      	mov	r1, fp
 800ef08:	2200      	movs	r2, #0
 800ef0a:	f7f1 fb85 	bl	8000618 <__aeabi_dmul>
 800ef0e:	4b08      	ldr	r3, [pc, #32]	@ (800ef30 <_strtod_l+0x860>)
 800ef10:	400b      	ands	r3, r1
 800ef12:	4682      	mov	sl, r0
 800ef14:	468b      	mov	fp, r1
 800ef16:	2b00      	cmp	r3, #0
 800ef18:	f47f ae08 	bne.w	800eb2c <_strtod_l+0x45c>
 800ef1c:	9a05      	ldr	r2, [sp, #20]
 800ef1e:	2322      	movs	r3, #34	@ 0x22
 800ef20:	6013      	str	r3, [r2, #0]
 800ef22:	e603      	b.n	800eb2c <_strtod_l+0x45c>
 800ef24:	08012d68 	.word	0x08012d68
 800ef28:	fffffc02 	.word	0xfffffc02
 800ef2c:	39500000 	.word	0x39500000
 800ef30:	7ff00000 	.word	0x7ff00000
 800ef34:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800ef38:	d165      	bne.n	800f006 <_strtod_l+0x936>
 800ef3a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ef3c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ef40:	b35a      	cbz	r2, 800ef9a <_strtod_l+0x8ca>
 800ef42:	4a9f      	ldr	r2, [pc, #636]	@ (800f1c0 <_strtod_l+0xaf0>)
 800ef44:	4293      	cmp	r3, r2
 800ef46:	d12b      	bne.n	800efa0 <_strtod_l+0x8d0>
 800ef48:	9b08      	ldr	r3, [sp, #32]
 800ef4a:	4651      	mov	r1, sl
 800ef4c:	b303      	cbz	r3, 800ef90 <_strtod_l+0x8c0>
 800ef4e:	4b9d      	ldr	r3, [pc, #628]	@ (800f1c4 <_strtod_l+0xaf4>)
 800ef50:	465a      	mov	r2, fp
 800ef52:	4013      	ands	r3, r2
 800ef54:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800ef58:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ef5c:	d81b      	bhi.n	800ef96 <_strtod_l+0x8c6>
 800ef5e:	0d1b      	lsrs	r3, r3, #20
 800ef60:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ef64:	fa02 f303 	lsl.w	r3, r2, r3
 800ef68:	4299      	cmp	r1, r3
 800ef6a:	d119      	bne.n	800efa0 <_strtod_l+0x8d0>
 800ef6c:	4b96      	ldr	r3, [pc, #600]	@ (800f1c8 <_strtod_l+0xaf8>)
 800ef6e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ef70:	429a      	cmp	r2, r3
 800ef72:	d102      	bne.n	800ef7a <_strtod_l+0x8aa>
 800ef74:	3101      	adds	r1, #1
 800ef76:	f43f adce 	beq.w	800eb16 <_strtod_l+0x446>
 800ef7a:	4b92      	ldr	r3, [pc, #584]	@ (800f1c4 <_strtod_l+0xaf4>)
 800ef7c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ef7e:	401a      	ands	r2, r3
 800ef80:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800ef84:	f04f 0a00 	mov.w	sl, #0
 800ef88:	9b08      	ldr	r3, [sp, #32]
 800ef8a:	2b00      	cmp	r3, #0
 800ef8c:	d1b9      	bne.n	800ef02 <_strtod_l+0x832>
 800ef8e:	e5cd      	b.n	800eb2c <_strtod_l+0x45c>
 800ef90:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ef94:	e7e8      	b.n	800ef68 <_strtod_l+0x898>
 800ef96:	4613      	mov	r3, r2
 800ef98:	e7e6      	b.n	800ef68 <_strtod_l+0x898>
 800ef9a:	ea53 030a 	orrs.w	r3, r3, sl
 800ef9e:	d0a2      	beq.n	800eee6 <_strtod_l+0x816>
 800efa0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800efa2:	b1db      	cbz	r3, 800efdc <_strtod_l+0x90c>
 800efa4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800efa6:	4213      	tst	r3, r2
 800efa8:	d0ee      	beq.n	800ef88 <_strtod_l+0x8b8>
 800efaa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800efac:	9a08      	ldr	r2, [sp, #32]
 800efae:	4650      	mov	r0, sl
 800efb0:	4659      	mov	r1, fp
 800efb2:	b1bb      	cbz	r3, 800efe4 <_strtod_l+0x914>
 800efb4:	f7ff fb6e 	bl	800e694 <sulp>
 800efb8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800efbc:	ec53 2b10 	vmov	r2, r3, d0
 800efc0:	f7f1 f974 	bl	80002ac <__adddf3>
 800efc4:	4682      	mov	sl, r0
 800efc6:	468b      	mov	fp, r1
 800efc8:	e7de      	b.n	800ef88 <_strtod_l+0x8b8>
 800efca:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800efce:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800efd2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800efd6:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800efda:	e7d5      	b.n	800ef88 <_strtod_l+0x8b8>
 800efdc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800efde:	ea13 0f0a 	tst.w	r3, sl
 800efe2:	e7e1      	b.n	800efa8 <_strtod_l+0x8d8>
 800efe4:	f7ff fb56 	bl	800e694 <sulp>
 800efe8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800efec:	ec53 2b10 	vmov	r2, r3, d0
 800eff0:	f7f1 f95a 	bl	80002a8 <__aeabi_dsub>
 800eff4:	2200      	movs	r2, #0
 800eff6:	2300      	movs	r3, #0
 800eff8:	4682      	mov	sl, r0
 800effa:	468b      	mov	fp, r1
 800effc:	f7f1 fd74 	bl	8000ae8 <__aeabi_dcmpeq>
 800f000:	2800      	cmp	r0, #0
 800f002:	d0c1      	beq.n	800ef88 <_strtod_l+0x8b8>
 800f004:	e61a      	b.n	800ec3c <_strtod_l+0x56c>
 800f006:	4641      	mov	r1, r8
 800f008:	4620      	mov	r0, r4
 800f00a:	f002 faf9 	bl	8011600 <__ratio>
 800f00e:	ec57 6b10 	vmov	r6, r7, d0
 800f012:	2200      	movs	r2, #0
 800f014:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800f018:	4630      	mov	r0, r6
 800f01a:	4639      	mov	r1, r7
 800f01c:	f7f1 fd78 	bl	8000b10 <__aeabi_dcmple>
 800f020:	2800      	cmp	r0, #0
 800f022:	d06f      	beq.n	800f104 <_strtod_l+0xa34>
 800f024:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f026:	2b00      	cmp	r3, #0
 800f028:	d17a      	bne.n	800f120 <_strtod_l+0xa50>
 800f02a:	f1ba 0f00 	cmp.w	sl, #0
 800f02e:	d158      	bne.n	800f0e2 <_strtod_l+0xa12>
 800f030:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f032:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f036:	2b00      	cmp	r3, #0
 800f038:	d15a      	bne.n	800f0f0 <_strtod_l+0xa20>
 800f03a:	4b64      	ldr	r3, [pc, #400]	@ (800f1cc <_strtod_l+0xafc>)
 800f03c:	2200      	movs	r2, #0
 800f03e:	4630      	mov	r0, r6
 800f040:	4639      	mov	r1, r7
 800f042:	f7f1 fd5b 	bl	8000afc <__aeabi_dcmplt>
 800f046:	2800      	cmp	r0, #0
 800f048:	d159      	bne.n	800f0fe <_strtod_l+0xa2e>
 800f04a:	4630      	mov	r0, r6
 800f04c:	4639      	mov	r1, r7
 800f04e:	4b60      	ldr	r3, [pc, #384]	@ (800f1d0 <_strtod_l+0xb00>)
 800f050:	2200      	movs	r2, #0
 800f052:	f7f1 fae1 	bl	8000618 <__aeabi_dmul>
 800f056:	4606      	mov	r6, r0
 800f058:	460f      	mov	r7, r1
 800f05a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800f05e:	9606      	str	r6, [sp, #24]
 800f060:	9307      	str	r3, [sp, #28]
 800f062:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f066:	4d57      	ldr	r5, [pc, #348]	@ (800f1c4 <_strtod_l+0xaf4>)
 800f068:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f06c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f06e:	401d      	ands	r5, r3
 800f070:	4b58      	ldr	r3, [pc, #352]	@ (800f1d4 <_strtod_l+0xb04>)
 800f072:	429d      	cmp	r5, r3
 800f074:	f040 80b2 	bne.w	800f1dc <_strtod_l+0xb0c>
 800f078:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f07a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800f07e:	ec4b ab10 	vmov	d0, sl, fp
 800f082:	f002 f9f5 	bl	8011470 <__ulp>
 800f086:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f08a:	ec51 0b10 	vmov	r0, r1, d0
 800f08e:	f7f1 fac3 	bl	8000618 <__aeabi_dmul>
 800f092:	4652      	mov	r2, sl
 800f094:	465b      	mov	r3, fp
 800f096:	f7f1 f909 	bl	80002ac <__adddf3>
 800f09a:	460b      	mov	r3, r1
 800f09c:	4949      	ldr	r1, [pc, #292]	@ (800f1c4 <_strtod_l+0xaf4>)
 800f09e:	4a4e      	ldr	r2, [pc, #312]	@ (800f1d8 <_strtod_l+0xb08>)
 800f0a0:	4019      	ands	r1, r3
 800f0a2:	4291      	cmp	r1, r2
 800f0a4:	4682      	mov	sl, r0
 800f0a6:	d942      	bls.n	800f12e <_strtod_l+0xa5e>
 800f0a8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f0aa:	4b47      	ldr	r3, [pc, #284]	@ (800f1c8 <_strtod_l+0xaf8>)
 800f0ac:	429a      	cmp	r2, r3
 800f0ae:	d103      	bne.n	800f0b8 <_strtod_l+0x9e8>
 800f0b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f0b2:	3301      	adds	r3, #1
 800f0b4:	f43f ad2f 	beq.w	800eb16 <_strtod_l+0x446>
 800f0b8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800f1c8 <_strtod_l+0xaf8>
 800f0bc:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800f0c0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f0c2:	9805      	ldr	r0, [sp, #20]
 800f0c4:	f001 fea8 	bl	8010e18 <_Bfree>
 800f0c8:	9805      	ldr	r0, [sp, #20]
 800f0ca:	4649      	mov	r1, r9
 800f0cc:	f001 fea4 	bl	8010e18 <_Bfree>
 800f0d0:	9805      	ldr	r0, [sp, #20]
 800f0d2:	4641      	mov	r1, r8
 800f0d4:	f001 fea0 	bl	8010e18 <_Bfree>
 800f0d8:	9805      	ldr	r0, [sp, #20]
 800f0da:	4621      	mov	r1, r4
 800f0dc:	f001 fe9c 	bl	8010e18 <_Bfree>
 800f0e0:	e619      	b.n	800ed16 <_strtod_l+0x646>
 800f0e2:	f1ba 0f01 	cmp.w	sl, #1
 800f0e6:	d103      	bne.n	800f0f0 <_strtod_l+0xa20>
 800f0e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f0ea:	2b00      	cmp	r3, #0
 800f0ec:	f43f ada6 	beq.w	800ec3c <_strtod_l+0x56c>
 800f0f0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800f1a0 <_strtod_l+0xad0>
 800f0f4:	4f35      	ldr	r7, [pc, #212]	@ (800f1cc <_strtod_l+0xafc>)
 800f0f6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f0fa:	2600      	movs	r6, #0
 800f0fc:	e7b1      	b.n	800f062 <_strtod_l+0x992>
 800f0fe:	4f34      	ldr	r7, [pc, #208]	@ (800f1d0 <_strtod_l+0xb00>)
 800f100:	2600      	movs	r6, #0
 800f102:	e7aa      	b.n	800f05a <_strtod_l+0x98a>
 800f104:	4b32      	ldr	r3, [pc, #200]	@ (800f1d0 <_strtod_l+0xb00>)
 800f106:	4630      	mov	r0, r6
 800f108:	4639      	mov	r1, r7
 800f10a:	2200      	movs	r2, #0
 800f10c:	f7f1 fa84 	bl	8000618 <__aeabi_dmul>
 800f110:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f112:	4606      	mov	r6, r0
 800f114:	460f      	mov	r7, r1
 800f116:	2b00      	cmp	r3, #0
 800f118:	d09f      	beq.n	800f05a <_strtod_l+0x98a>
 800f11a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800f11e:	e7a0      	b.n	800f062 <_strtod_l+0x992>
 800f120:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800f1a8 <_strtod_l+0xad8>
 800f124:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f128:	ec57 6b17 	vmov	r6, r7, d7
 800f12c:	e799      	b.n	800f062 <_strtod_l+0x992>
 800f12e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800f132:	9b08      	ldr	r3, [sp, #32]
 800f134:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800f138:	2b00      	cmp	r3, #0
 800f13a:	d1c1      	bne.n	800f0c0 <_strtod_l+0x9f0>
 800f13c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f140:	0d1b      	lsrs	r3, r3, #20
 800f142:	051b      	lsls	r3, r3, #20
 800f144:	429d      	cmp	r5, r3
 800f146:	d1bb      	bne.n	800f0c0 <_strtod_l+0x9f0>
 800f148:	4630      	mov	r0, r6
 800f14a:	4639      	mov	r1, r7
 800f14c:	f7f1 fdc4 	bl	8000cd8 <__aeabi_d2lz>
 800f150:	f7f1 fa34 	bl	80005bc <__aeabi_l2d>
 800f154:	4602      	mov	r2, r0
 800f156:	460b      	mov	r3, r1
 800f158:	4630      	mov	r0, r6
 800f15a:	4639      	mov	r1, r7
 800f15c:	f7f1 f8a4 	bl	80002a8 <__aeabi_dsub>
 800f160:	460b      	mov	r3, r1
 800f162:	4602      	mov	r2, r0
 800f164:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800f168:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800f16c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f16e:	ea46 060a 	orr.w	r6, r6, sl
 800f172:	431e      	orrs	r6, r3
 800f174:	d06f      	beq.n	800f256 <_strtod_l+0xb86>
 800f176:	a30e      	add	r3, pc, #56	@ (adr r3, 800f1b0 <_strtod_l+0xae0>)
 800f178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f17c:	f7f1 fcbe 	bl	8000afc <__aeabi_dcmplt>
 800f180:	2800      	cmp	r0, #0
 800f182:	f47f acd3 	bne.w	800eb2c <_strtod_l+0x45c>
 800f186:	a30c      	add	r3, pc, #48	@ (adr r3, 800f1b8 <_strtod_l+0xae8>)
 800f188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f18c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f190:	f7f1 fcd2 	bl	8000b38 <__aeabi_dcmpgt>
 800f194:	2800      	cmp	r0, #0
 800f196:	d093      	beq.n	800f0c0 <_strtod_l+0x9f0>
 800f198:	e4c8      	b.n	800eb2c <_strtod_l+0x45c>
 800f19a:	bf00      	nop
 800f19c:	f3af 8000 	nop.w
 800f1a0:	00000000 	.word	0x00000000
 800f1a4:	bff00000 	.word	0xbff00000
 800f1a8:	00000000 	.word	0x00000000
 800f1ac:	3ff00000 	.word	0x3ff00000
 800f1b0:	94a03595 	.word	0x94a03595
 800f1b4:	3fdfffff 	.word	0x3fdfffff
 800f1b8:	35afe535 	.word	0x35afe535
 800f1bc:	3fe00000 	.word	0x3fe00000
 800f1c0:	000fffff 	.word	0x000fffff
 800f1c4:	7ff00000 	.word	0x7ff00000
 800f1c8:	7fefffff 	.word	0x7fefffff
 800f1cc:	3ff00000 	.word	0x3ff00000
 800f1d0:	3fe00000 	.word	0x3fe00000
 800f1d4:	7fe00000 	.word	0x7fe00000
 800f1d8:	7c9fffff 	.word	0x7c9fffff
 800f1dc:	9b08      	ldr	r3, [sp, #32]
 800f1de:	b323      	cbz	r3, 800f22a <_strtod_l+0xb5a>
 800f1e0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800f1e4:	d821      	bhi.n	800f22a <_strtod_l+0xb5a>
 800f1e6:	a328      	add	r3, pc, #160	@ (adr r3, 800f288 <_strtod_l+0xbb8>)
 800f1e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1ec:	4630      	mov	r0, r6
 800f1ee:	4639      	mov	r1, r7
 800f1f0:	f7f1 fc8e 	bl	8000b10 <__aeabi_dcmple>
 800f1f4:	b1a0      	cbz	r0, 800f220 <_strtod_l+0xb50>
 800f1f6:	4639      	mov	r1, r7
 800f1f8:	4630      	mov	r0, r6
 800f1fa:	f7f1 fce5 	bl	8000bc8 <__aeabi_d2uiz>
 800f1fe:	2801      	cmp	r0, #1
 800f200:	bf38      	it	cc
 800f202:	2001      	movcc	r0, #1
 800f204:	f7f1 f98e 	bl	8000524 <__aeabi_ui2d>
 800f208:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f20a:	4606      	mov	r6, r0
 800f20c:	460f      	mov	r7, r1
 800f20e:	b9fb      	cbnz	r3, 800f250 <_strtod_l+0xb80>
 800f210:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f214:	9014      	str	r0, [sp, #80]	@ 0x50
 800f216:	9315      	str	r3, [sp, #84]	@ 0x54
 800f218:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800f21c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f220:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f222:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800f226:	1b5b      	subs	r3, r3, r5
 800f228:	9311      	str	r3, [sp, #68]	@ 0x44
 800f22a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800f22e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800f232:	f002 f91d 	bl	8011470 <__ulp>
 800f236:	4650      	mov	r0, sl
 800f238:	ec53 2b10 	vmov	r2, r3, d0
 800f23c:	4659      	mov	r1, fp
 800f23e:	f7f1 f9eb 	bl	8000618 <__aeabi_dmul>
 800f242:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800f246:	f7f1 f831 	bl	80002ac <__adddf3>
 800f24a:	4682      	mov	sl, r0
 800f24c:	468b      	mov	fp, r1
 800f24e:	e770      	b.n	800f132 <_strtod_l+0xa62>
 800f250:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800f254:	e7e0      	b.n	800f218 <_strtod_l+0xb48>
 800f256:	a30e      	add	r3, pc, #56	@ (adr r3, 800f290 <_strtod_l+0xbc0>)
 800f258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f25c:	f7f1 fc4e 	bl	8000afc <__aeabi_dcmplt>
 800f260:	e798      	b.n	800f194 <_strtod_l+0xac4>
 800f262:	2300      	movs	r3, #0
 800f264:	930e      	str	r3, [sp, #56]	@ 0x38
 800f266:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800f268:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f26a:	6013      	str	r3, [r2, #0]
 800f26c:	f7ff ba6d 	b.w	800e74a <_strtod_l+0x7a>
 800f270:	2a65      	cmp	r2, #101	@ 0x65
 800f272:	f43f ab68 	beq.w	800e946 <_strtod_l+0x276>
 800f276:	2a45      	cmp	r2, #69	@ 0x45
 800f278:	f43f ab65 	beq.w	800e946 <_strtod_l+0x276>
 800f27c:	2301      	movs	r3, #1
 800f27e:	f7ff bba0 	b.w	800e9c2 <_strtod_l+0x2f2>
 800f282:	bf00      	nop
 800f284:	f3af 8000 	nop.w
 800f288:	ffc00000 	.word	0xffc00000
 800f28c:	41dfffff 	.word	0x41dfffff
 800f290:	94a03595 	.word	0x94a03595
 800f294:	3fcfffff 	.word	0x3fcfffff

0800f298 <strtof>:
 800f298:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f29c:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 800f35c <strtof+0xc4>
 800f2a0:	4b29      	ldr	r3, [pc, #164]	@ (800f348 <strtof+0xb0>)
 800f2a2:	460a      	mov	r2, r1
 800f2a4:	ed2d 8b02 	vpush	{d8}
 800f2a8:	4601      	mov	r1, r0
 800f2aa:	f8d8 0000 	ldr.w	r0, [r8]
 800f2ae:	f7ff fa0f 	bl	800e6d0 <_strtod_l>
 800f2b2:	ec55 4b10 	vmov	r4, r5, d0
 800f2b6:	4622      	mov	r2, r4
 800f2b8:	462b      	mov	r3, r5
 800f2ba:	4620      	mov	r0, r4
 800f2bc:	4629      	mov	r1, r5
 800f2be:	f7f1 fc45 	bl	8000b4c <__aeabi_dcmpun>
 800f2c2:	b190      	cbz	r0, 800f2ea <strtof+0x52>
 800f2c4:	2d00      	cmp	r5, #0
 800f2c6:	4821      	ldr	r0, [pc, #132]	@ (800f34c <strtof+0xb4>)
 800f2c8:	da09      	bge.n	800f2de <strtof+0x46>
 800f2ca:	f000 f96d 	bl	800f5a8 <nanf>
 800f2ce:	eeb1 8a40 	vneg.f32	s16, s0
 800f2d2:	eeb0 0a48 	vmov.f32	s0, s16
 800f2d6:	ecbd 8b02 	vpop	{d8}
 800f2da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f2de:	ecbd 8b02 	vpop	{d8}
 800f2e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f2e6:	f000 b95f 	b.w	800f5a8 <nanf>
 800f2ea:	4620      	mov	r0, r4
 800f2ec:	4629      	mov	r1, r5
 800f2ee:	f7f1 fc8b 	bl	8000c08 <__aeabi_d2f>
 800f2f2:	ee08 0a10 	vmov	s16, r0
 800f2f6:	eddf 7a16 	vldr	s15, [pc, #88]	@ 800f350 <strtof+0xb8>
 800f2fa:	eeb0 7ac8 	vabs.f32	s14, s16
 800f2fe:	eeb4 7a67 	vcmp.f32	s14, s15
 800f302:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f306:	dd11      	ble.n	800f32c <strtof+0x94>
 800f308:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 800f30c:	4b11      	ldr	r3, [pc, #68]	@ (800f354 <strtof+0xbc>)
 800f30e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f312:	4620      	mov	r0, r4
 800f314:	4639      	mov	r1, r7
 800f316:	f7f1 fc19 	bl	8000b4c <__aeabi_dcmpun>
 800f31a:	b980      	cbnz	r0, 800f33e <strtof+0xa6>
 800f31c:	4b0d      	ldr	r3, [pc, #52]	@ (800f354 <strtof+0xbc>)
 800f31e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f322:	4620      	mov	r0, r4
 800f324:	4639      	mov	r1, r7
 800f326:	f7f1 fbf3 	bl	8000b10 <__aeabi_dcmple>
 800f32a:	b940      	cbnz	r0, 800f33e <strtof+0xa6>
 800f32c:	ee18 3a10 	vmov	r3, s16
 800f330:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800f334:	d1cd      	bne.n	800f2d2 <strtof+0x3a>
 800f336:	4b08      	ldr	r3, [pc, #32]	@ (800f358 <strtof+0xc0>)
 800f338:	402b      	ands	r3, r5
 800f33a:	2b00      	cmp	r3, #0
 800f33c:	d0c9      	beq.n	800f2d2 <strtof+0x3a>
 800f33e:	f8d8 3000 	ldr.w	r3, [r8]
 800f342:	2222      	movs	r2, #34	@ 0x22
 800f344:	601a      	str	r2, [r3, #0]
 800f346:	e7c4      	b.n	800f2d2 <strtof+0x3a>
 800f348:	20000098 	.word	0x20000098
 800f34c:	08012d38 	.word	0x08012d38
 800f350:	7f7fffff 	.word	0x7f7fffff
 800f354:	7fefffff 	.word	0x7fefffff
 800f358:	7ff00000 	.word	0x7ff00000
 800f35c:	20000204 	.word	0x20000204

0800f360 <_strtol_l.isra.0>:
 800f360:	2b24      	cmp	r3, #36	@ 0x24
 800f362:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f366:	4686      	mov	lr, r0
 800f368:	4690      	mov	r8, r2
 800f36a:	d801      	bhi.n	800f370 <_strtol_l.isra.0+0x10>
 800f36c:	2b01      	cmp	r3, #1
 800f36e:	d106      	bne.n	800f37e <_strtol_l.isra.0+0x1e>
 800f370:	f000 f8d0 	bl	800f514 <__errno>
 800f374:	2316      	movs	r3, #22
 800f376:	6003      	str	r3, [r0, #0]
 800f378:	2000      	movs	r0, #0
 800f37a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f37e:	4834      	ldr	r0, [pc, #208]	@ (800f450 <_strtol_l.isra.0+0xf0>)
 800f380:	460d      	mov	r5, r1
 800f382:	462a      	mov	r2, r5
 800f384:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f388:	5d06      	ldrb	r6, [r0, r4]
 800f38a:	f016 0608 	ands.w	r6, r6, #8
 800f38e:	d1f8      	bne.n	800f382 <_strtol_l.isra.0+0x22>
 800f390:	2c2d      	cmp	r4, #45	@ 0x2d
 800f392:	d110      	bne.n	800f3b6 <_strtol_l.isra.0+0x56>
 800f394:	782c      	ldrb	r4, [r5, #0]
 800f396:	2601      	movs	r6, #1
 800f398:	1c95      	adds	r5, r2, #2
 800f39a:	f033 0210 	bics.w	r2, r3, #16
 800f39e:	d115      	bne.n	800f3cc <_strtol_l.isra.0+0x6c>
 800f3a0:	2c30      	cmp	r4, #48	@ 0x30
 800f3a2:	d10d      	bne.n	800f3c0 <_strtol_l.isra.0+0x60>
 800f3a4:	782a      	ldrb	r2, [r5, #0]
 800f3a6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f3aa:	2a58      	cmp	r2, #88	@ 0x58
 800f3ac:	d108      	bne.n	800f3c0 <_strtol_l.isra.0+0x60>
 800f3ae:	786c      	ldrb	r4, [r5, #1]
 800f3b0:	3502      	adds	r5, #2
 800f3b2:	2310      	movs	r3, #16
 800f3b4:	e00a      	b.n	800f3cc <_strtol_l.isra.0+0x6c>
 800f3b6:	2c2b      	cmp	r4, #43	@ 0x2b
 800f3b8:	bf04      	itt	eq
 800f3ba:	782c      	ldrbeq	r4, [r5, #0]
 800f3bc:	1c95      	addeq	r5, r2, #2
 800f3be:	e7ec      	b.n	800f39a <_strtol_l.isra.0+0x3a>
 800f3c0:	2b00      	cmp	r3, #0
 800f3c2:	d1f6      	bne.n	800f3b2 <_strtol_l.isra.0+0x52>
 800f3c4:	2c30      	cmp	r4, #48	@ 0x30
 800f3c6:	bf14      	ite	ne
 800f3c8:	230a      	movne	r3, #10
 800f3ca:	2308      	moveq	r3, #8
 800f3cc:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800f3d0:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800f3d4:	2200      	movs	r2, #0
 800f3d6:	fbbc f9f3 	udiv	r9, ip, r3
 800f3da:	4610      	mov	r0, r2
 800f3dc:	fb03 ca19 	mls	sl, r3, r9, ip
 800f3e0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800f3e4:	2f09      	cmp	r7, #9
 800f3e6:	d80f      	bhi.n	800f408 <_strtol_l.isra.0+0xa8>
 800f3e8:	463c      	mov	r4, r7
 800f3ea:	42a3      	cmp	r3, r4
 800f3ec:	dd1b      	ble.n	800f426 <_strtol_l.isra.0+0xc6>
 800f3ee:	1c57      	adds	r7, r2, #1
 800f3f0:	d007      	beq.n	800f402 <_strtol_l.isra.0+0xa2>
 800f3f2:	4581      	cmp	r9, r0
 800f3f4:	d314      	bcc.n	800f420 <_strtol_l.isra.0+0xc0>
 800f3f6:	d101      	bne.n	800f3fc <_strtol_l.isra.0+0x9c>
 800f3f8:	45a2      	cmp	sl, r4
 800f3fa:	db11      	blt.n	800f420 <_strtol_l.isra.0+0xc0>
 800f3fc:	fb00 4003 	mla	r0, r0, r3, r4
 800f400:	2201      	movs	r2, #1
 800f402:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f406:	e7eb      	b.n	800f3e0 <_strtol_l.isra.0+0x80>
 800f408:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800f40c:	2f19      	cmp	r7, #25
 800f40e:	d801      	bhi.n	800f414 <_strtol_l.isra.0+0xb4>
 800f410:	3c37      	subs	r4, #55	@ 0x37
 800f412:	e7ea      	b.n	800f3ea <_strtol_l.isra.0+0x8a>
 800f414:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800f418:	2f19      	cmp	r7, #25
 800f41a:	d804      	bhi.n	800f426 <_strtol_l.isra.0+0xc6>
 800f41c:	3c57      	subs	r4, #87	@ 0x57
 800f41e:	e7e4      	b.n	800f3ea <_strtol_l.isra.0+0x8a>
 800f420:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f424:	e7ed      	b.n	800f402 <_strtol_l.isra.0+0xa2>
 800f426:	1c53      	adds	r3, r2, #1
 800f428:	d108      	bne.n	800f43c <_strtol_l.isra.0+0xdc>
 800f42a:	2322      	movs	r3, #34	@ 0x22
 800f42c:	f8ce 3000 	str.w	r3, [lr]
 800f430:	4660      	mov	r0, ip
 800f432:	f1b8 0f00 	cmp.w	r8, #0
 800f436:	d0a0      	beq.n	800f37a <_strtol_l.isra.0+0x1a>
 800f438:	1e69      	subs	r1, r5, #1
 800f43a:	e006      	b.n	800f44a <_strtol_l.isra.0+0xea>
 800f43c:	b106      	cbz	r6, 800f440 <_strtol_l.isra.0+0xe0>
 800f43e:	4240      	negs	r0, r0
 800f440:	f1b8 0f00 	cmp.w	r8, #0
 800f444:	d099      	beq.n	800f37a <_strtol_l.isra.0+0x1a>
 800f446:	2a00      	cmp	r2, #0
 800f448:	d1f6      	bne.n	800f438 <_strtol_l.isra.0+0xd8>
 800f44a:	f8c8 1000 	str.w	r1, [r8]
 800f44e:	e794      	b.n	800f37a <_strtol_l.isra.0+0x1a>
 800f450:	08012d91 	.word	0x08012d91

0800f454 <strtol>:
 800f454:	4613      	mov	r3, r2
 800f456:	460a      	mov	r2, r1
 800f458:	4601      	mov	r1, r0
 800f45a:	4802      	ldr	r0, [pc, #8]	@ (800f464 <strtol+0x10>)
 800f45c:	6800      	ldr	r0, [r0, #0]
 800f45e:	f7ff bf7f 	b.w	800f360 <_strtol_l.isra.0>
 800f462:	bf00      	nop
 800f464:	20000204 	.word	0x20000204

0800f468 <_fwalk_sglue>:
 800f468:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f46c:	4607      	mov	r7, r0
 800f46e:	4688      	mov	r8, r1
 800f470:	4614      	mov	r4, r2
 800f472:	2600      	movs	r6, #0
 800f474:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f478:	f1b9 0901 	subs.w	r9, r9, #1
 800f47c:	d505      	bpl.n	800f48a <_fwalk_sglue+0x22>
 800f47e:	6824      	ldr	r4, [r4, #0]
 800f480:	2c00      	cmp	r4, #0
 800f482:	d1f7      	bne.n	800f474 <_fwalk_sglue+0xc>
 800f484:	4630      	mov	r0, r6
 800f486:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f48a:	89ab      	ldrh	r3, [r5, #12]
 800f48c:	2b01      	cmp	r3, #1
 800f48e:	d907      	bls.n	800f4a0 <_fwalk_sglue+0x38>
 800f490:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f494:	3301      	adds	r3, #1
 800f496:	d003      	beq.n	800f4a0 <_fwalk_sglue+0x38>
 800f498:	4629      	mov	r1, r5
 800f49a:	4638      	mov	r0, r7
 800f49c:	47c0      	blx	r8
 800f49e:	4306      	orrs	r6, r0
 800f4a0:	3568      	adds	r5, #104	@ 0x68
 800f4a2:	e7e9      	b.n	800f478 <_fwalk_sglue+0x10>

0800f4a4 <memset>:
 800f4a4:	4402      	add	r2, r0
 800f4a6:	4603      	mov	r3, r0
 800f4a8:	4293      	cmp	r3, r2
 800f4aa:	d100      	bne.n	800f4ae <memset+0xa>
 800f4ac:	4770      	bx	lr
 800f4ae:	f803 1b01 	strb.w	r1, [r3], #1
 800f4b2:	e7f9      	b.n	800f4a8 <memset+0x4>

0800f4b4 <strchr>:
 800f4b4:	b2c9      	uxtb	r1, r1
 800f4b6:	4603      	mov	r3, r0
 800f4b8:	4618      	mov	r0, r3
 800f4ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f4be:	b112      	cbz	r2, 800f4c6 <strchr+0x12>
 800f4c0:	428a      	cmp	r2, r1
 800f4c2:	d1f9      	bne.n	800f4b8 <strchr+0x4>
 800f4c4:	4770      	bx	lr
 800f4c6:	2900      	cmp	r1, #0
 800f4c8:	bf18      	it	ne
 800f4ca:	2000      	movne	r0, #0
 800f4cc:	4770      	bx	lr

0800f4ce <strncmp>:
 800f4ce:	b510      	push	{r4, lr}
 800f4d0:	b16a      	cbz	r2, 800f4ee <strncmp+0x20>
 800f4d2:	3901      	subs	r1, #1
 800f4d4:	1884      	adds	r4, r0, r2
 800f4d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f4da:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800f4de:	429a      	cmp	r2, r3
 800f4e0:	d103      	bne.n	800f4ea <strncmp+0x1c>
 800f4e2:	42a0      	cmp	r0, r4
 800f4e4:	d001      	beq.n	800f4ea <strncmp+0x1c>
 800f4e6:	2a00      	cmp	r2, #0
 800f4e8:	d1f5      	bne.n	800f4d6 <strncmp+0x8>
 800f4ea:	1ad0      	subs	r0, r2, r3
 800f4ec:	bd10      	pop	{r4, pc}
 800f4ee:	4610      	mov	r0, r2
 800f4f0:	e7fc      	b.n	800f4ec <strncmp+0x1e>
	...

0800f4f4 <_sbrk_r>:
 800f4f4:	b538      	push	{r3, r4, r5, lr}
 800f4f6:	4d06      	ldr	r5, [pc, #24]	@ (800f510 <_sbrk_r+0x1c>)
 800f4f8:	2300      	movs	r3, #0
 800f4fa:	4604      	mov	r4, r0
 800f4fc:	4608      	mov	r0, r1
 800f4fe:	602b      	str	r3, [r5, #0]
 800f500:	f7f6 fc86 	bl	8005e10 <_sbrk>
 800f504:	1c43      	adds	r3, r0, #1
 800f506:	d102      	bne.n	800f50e <_sbrk_r+0x1a>
 800f508:	682b      	ldr	r3, [r5, #0]
 800f50a:	b103      	cbz	r3, 800f50e <_sbrk_r+0x1a>
 800f50c:	6023      	str	r3, [r4, #0]
 800f50e:	bd38      	pop	{r3, r4, r5, pc}
 800f510:	20005674 	.word	0x20005674

0800f514 <__errno>:
 800f514:	4b01      	ldr	r3, [pc, #4]	@ (800f51c <__errno+0x8>)
 800f516:	6818      	ldr	r0, [r3, #0]
 800f518:	4770      	bx	lr
 800f51a:	bf00      	nop
 800f51c:	20000204 	.word	0x20000204

0800f520 <__libc_init_array>:
 800f520:	b570      	push	{r4, r5, r6, lr}
 800f522:	4d0d      	ldr	r5, [pc, #52]	@ (800f558 <__libc_init_array+0x38>)
 800f524:	4c0d      	ldr	r4, [pc, #52]	@ (800f55c <__libc_init_array+0x3c>)
 800f526:	1b64      	subs	r4, r4, r5
 800f528:	10a4      	asrs	r4, r4, #2
 800f52a:	2600      	movs	r6, #0
 800f52c:	42a6      	cmp	r6, r4
 800f52e:	d109      	bne.n	800f544 <__libc_init_array+0x24>
 800f530:	4d0b      	ldr	r5, [pc, #44]	@ (800f560 <__libc_init_array+0x40>)
 800f532:	4c0c      	ldr	r4, [pc, #48]	@ (800f564 <__libc_init_array+0x44>)
 800f534:	f002 fcd6 	bl	8011ee4 <_init>
 800f538:	1b64      	subs	r4, r4, r5
 800f53a:	10a4      	asrs	r4, r4, #2
 800f53c:	2600      	movs	r6, #0
 800f53e:	42a6      	cmp	r6, r4
 800f540:	d105      	bne.n	800f54e <__libc_init_array+0x2e>
 800f542:	bd70      	pop	{r4, r5, r6, pc}
 800f544:	f855 3b04 	ldr.w	r3, [r5], #4
 800f548:	4798      	blx	r3
 800f54a:	3601      	adds	r6, #1
 800f54c:	e7ee      	b.n	800f52c <__libc_init_array+0xc>
 800f54e:	f855 3b04 	ldr.w	r3, [r5], #4
 800f552:	4798      	blx	r3
 800f554:	3601      	adds	r6, #1
 800f556:	e7f2      	b.n	800f53e <__libc_init_array+0x1e>
 800f558:	08012f98 	.word	0x08012f98
 800f55c:	08012f98 	.word	0x08012f98
 800f560:	08012f98 	.word	0x08012f98
 800f564:	08012f9c 	.word	0x08012f9c

0800f568 <__retarget_lock_init_recursive>:
 800f568:	4770      	bx	lr

0800f56a <__retarget_lock_acquire_recursive>:
 800f56a:	4770      	bx	lr

0800f56c <__retarget_lock_release_recursive>:
 800f56c:	4770      	bx	lr
	...

0800f570 <_localeconv_r>:
 800f570:	4800      	ldr	r0, [pc, #0]	@ (800f574 <_localeconv_r+0x4>)
 800f572:	4770      	bx	lr
 800f574:	20000188 	.word	0x20000188

0800f578 <memcpy>:
 800f578:	440a      	add	r2, r1
 800f57a:	4291      	cmp	r1, r2
 800f57c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800f580:	d100      	bne.n	800f584 <memcpy+0xc>
 800f582:	4770      	bx	lr
 800f584:	b510      	push	{r4, lr}
 800f586:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f58a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f58e:	4291      	cmp	r1, r2
 800f590:	d1f9      	bne.n	800f586 <memcpy+0xe>
 800f592:	bd10      	pop	{r4, pc}
 800f594:	0000      	movs	r0, r0
	...

0800f598 <nan>:
 800f598:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800f5a0 <nan+0x8>
 800f59c:	4770      	bx	lr
 800f59e:	bf00      	nop
 800f5a0:	00000000 	.word	0x00000000
 800f5a4:	7ff80000 	.word	0x7ff80000

0800f5a8 <nanf>:
 800f5a8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800f5b0 <nanf+0x8>
 800f5ac:	4770      	bx	lr
 800f5ae:	bf00      	nop
 800f5b0:	7fc00000 	.word	0x7fc00000

0800f5b4 <quorem>:
 800f5b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f5b8:	6903      	ldr	r3, [r0, #16]
 800f5ba:	690c      	ldr	r4, [r1, #16]
 800f5bc:	42a3      	cmp	r3, r4
 800f5be:	4607      	mov	r7, r0
 800f5c0:	db7e      	blt.n	800f6c0 <quorem+0x10c>
 800f5c2:	3c01      	subs	r4, #1
 800f5c4:	f101 0814 	add.w	r8, r1, #20
 800f5c8:	00a3      	lsls	r3, r4, #2
 800f5ca:	f100 0514 	add.w	r5, r0, #20
 800f5ce:	9300      	str	r3, [sp, #0]
 800f5d0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f5d4:	9301      	str	r3, [sp, #4]
 800f5d6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f5da:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f5de:	3301      	adds	r3, #1
 800f5e0:	429a      	cmp	r2, r3
 800f5e2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f5e6:	fbb2 f6f3 	udiv	r6, r2, r3
 800f5ea:	d32e      	bcc.n	800f64a <quorem+0x96>
 800f5ec:	f04f 0a00 	mov.w	sl, #0
 800f5f0:	46c4      	mov	ip, r8
 800f5f2:	46ae      	mov	lr, r5
 800f5f4:	46d3      	mov	fp, sl
 800f5f6:	f85c 3b04 	ldr.w	r3, [ip], #4
 800f5fa:	b298      	uxth	r0, r3
 800f5fc:	fb06 a000 	mla	r0, r6, r0, sl
 800f600:	0c02      	lsrs	r2, r0, #16
 800f602:	0c1b      	lsrs	r3, r3, #16
 800f604:	fb06 2303 	mla	r3, r6, r3, r2
 800f608:	f8de 2000 	ldr.w	r2, [lr]
 800f60c:	b280      	uxth	r0, r0
 800f60e:	b292      	uxth	r2, r2
 800f610:	1a12      	subs	r2, r2, r0
 800f612:	445a      	add	r2, fp
 800f614:	f8de 0000 	ldr.w	r0, [lr]
 800f618:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f61c:	b29b      	uxth	r3, r3
 800f61e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800f622:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800f626:	b292      	uxth	r2, r2
 800f628:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800f62c:	45e1      	cmp	r9, ip
 800f62e:	f84e 2b04 	str.w	r2, [lr], #4
 800f632:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800f636:	d2de      	bcs.n	800f5f6 <quorem+0x42>
 800f638:	9b00      	ldr	r3, [sp, #0]
 800f63a:	58eb      	ldr	r3, [r5, r3]
 800f63c:	b92b      	cbnz	r3, 800f64a <quorem+0x96>
 800f63e:	9b01      	ldr	r3, [sp, #4]
 800f640:	3b04      	subs	r3, #4
 800f642:	429d      	cmp	r5, r3
 800f644:	461a      	mov	r2, r3
 800f646:	d32f      	bcc.n	800f6a8 <quorem+0xf4>
 800f648:	613c      	str	r4, [r7, #16]
 800f64a:	4638      	mov	r0, r7
 800f64c:	f001 fe60 	bl	8011310 <__mcmp>
 800f650:	2800      	cmp	r0, #0
 800f652:	db25      	blt.n	800f6a0 <quorem+0xec>
 800f654:	4629      	mov	r1, r5
 800f656:	2000      	movs	r0, #0
 800f658:	f858 2b04 	ldr.w	r2, [r8], #4
 800f65c:	f8d1 c000 	ldr.w	ip, [r1]
 800f660:	fa1f fe82 	uxth.w	lr, r2
 800f664:	fa1f f38c 	uxth.w	r3, ip
 800f668:	eba3 030e 	sub.w	r3, r3, lr
 800f66c:	4403      	add	r3, r0
 800f66e:	0c12      	lsrs	r2, r2, #16
 800f670:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800f674:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800f678:	b29b      	uxth	r3, r3
 800f67a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f67e:	45c1      	cmp	r9, r8
 800f680:	f841 3b04 	str.w	r3, [r1], #4
 800f684:	ea4f 4022 	mov.w	r0, r2, asr #16
 800f688:	d2e6      	bcs.n	800f658 <quorem+0xa4>
 800f68a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f68e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f692:	b922      	cbnz	r2, 800f69e <quorem+0xea>
 800f694:	3b04      	subs	r3, #4
 800f696:	429d      	cmp	r5, r3
 800f698:	461a      	mov	r2, r3
 800f69a:	d30b      	bcc.n	800f6b4 <quorem+0x100>
 800f69c:	613c      	str	r4, [r7, #16]
 800f69e:	3601      	adds	r6, #1
 800f6a0:	4630      	mov	r0, r6
 800f6a2:	b003      	add	sp, #12
 800f6a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f6a8:	6812      	ldr	r2, [r2, #0]
 800f6aa:	3b04      	subs	r3, #4
 800f6ac:	2a00      	cmp	r2, #0
 800f6ae:	d1cb      	bne.n	800f648 <quorem+0x94>
 800f6b0:	3c01      	subs	r4, #1
 800f6b2:	e7c6      	b.n	800f642 <quorem+0x8e>
 800f6b4:	6812      	ldr	r2, [r2, #0]
 800f6b6:	3b04      	subs	r3, #4
 800f6b8:	2a00      	cmp	r2, #0
 800f6ba:	d1ef      	bne.n	800f69c <quorem+0xe8>
 800f6bc:	3c01      	subs	r4, #1
 800f6be:	e7ea      	b.n	800f696 <quorem+0xe2>
 800f6c0:	2000      	movs	r0, #0
 800f6c2:	e7ee      	b.n	800f6a2 <quorem+0xee>
 800f6c4:	0000      	movs	r0, r0
	...

0800f6c8 <_dtoa_r>:
 800f6c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6cc:	69c7      	ldr	r7, [r0, #28]
 800f6ce:	b097      	sub	sp, #92	@ 0x5c
 800f6d0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800f6d4:	ec55 4b10 	vmov	r4, r5, d0
 800f6d8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800f6da:	9107      	str	r1, [sp, #28]
 800f6dc:	4681      	mov	r9, r0
 800f6de:	920c      	str	r2, [sp, #48]	@ 0x30
 800f6e0:	9311      	str	r3, [sp, #68]	@ 0x44
 800f6e2:	b97f      	cbnz	r7, 800f704 <_dtoa_r+0x3c>
 800f6e4:	2010      	movs	r0, #16
 800f6e6:	f7fe fcb1 	bl	800e04c <malloc>
 800f6ea:	4602      	mov	r2, r0
 800f6ec:	f8c9 001c 	str.w	r0, [r9, #28]
 800f6f0:	b920      	cbnz	r0, 800f6fc <_dtoa_r+0x34>
 800f6f2:	4ba9      	ldr	r3, [pc, #676]	@ (800f998 <_dtoa_r+0x2d0>)
 800f6f4:	21ef      	movs	r1, #239	@ 0xef
 800f6f6:	48a9      	ldr	r0, [pc, #676]	@ (800f99c <_dtoa_r+0x2d4>)
 800f6f8:	f002 f8d6 	bl	80118a8 <__assert_func>
 800f6fc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800f700:	6007      	str	r7, [r0, #0]
 800f702:	60c7      	str	r7, [r0, #12]
 800f704:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f708:	6819      	ldr	r1, [r3, #0]
 800f70a:	b159      	cbz	r1, 800f724 <_dtoa_r+0x5c>
 800f70c:	685a      	ldr	r2, [r3, #4]
 800f70e:	604a      	str	r2, [r1, #4]
 800f710:	2301      	movs	r3, #1
 800f712:	4093      	lsls	r3, r2
 800f714:	608b      	str	r3, [r1, #8]
 800f716:	4648      	mov	r0, r9
 800f718:	f001 fb7e 	bl	8010e18 <_Bfree>
 800f71c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f720:	2200      	movs	r2, #0
 800f722:	601a      	str	r2, [r3, #0]
 800f724:	1e2b      	subs	r3, r5, #0
 800f726:	bfb9      	ittee	lt
 800f728:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800f72c:	9305      	strlt	r3, [sp, #20]
 800f72e:	2300      	movge	r3, #0
 800f730:	6033      	strge	r3, [r6, #0]
 800f732:	9f05      	ldr	r7, [sp, #20]
 800f734:	4b9a      	ldr	r3, [pc, #616]	@ (800f9a0 <_dtoa_r+0x2d8>)
 800f736:	bfbc      	itt	lt
 800f738:	2201      	movlt	r2, #1
 800f73a:	6032      	strlt	r2, [r6, #0]
 800f73c:	43bb      	bics	r3, r7
 800f73e:	d112      	bne.n	800f766 <_dtoa_r+0x9e>
 800f740:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800f742:	f242 730f 	movw	r3, #9999	@ 0x270f
 800f746:	6013      	str	r3, [r2, #0]
 800f748:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f74c:	4323      	orrs	r3, r4
 800f74e:	f000 855a 	beq.w	8010206 <_dtoa_r+0xb3e>
 800f752:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f754:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800f9b4 <_dtoa_r+0x2ec>
 800f758:	2b00      	cmp	r3, #0
 800f75a:	f000 855c 	beq.w	8010216 <_dtoa_r+0xb4e>
 800f75e:	f10a 0303 	add.w	r3, sl, #3
 800f762:	f000 bd56 	b.w	8010212 <_dtoa_r+0xb4a>
 800f766:	ed9d 7b04 	vldr	d7, [sp, #16]
 800f76a:	2200      	movs	r2, #0
 800f76c:	ec51 0b17 	vmov	r0, r1, d7
 800f770:	2300      	movs	r3, #0
 800f772:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800f776:	f7f1 f9b7 	bl	8000ae8 <__aeabi_dcmpeq>
 800f77a:	4680      	mov	r8, r0
 800f77c:	b158      	cbz	r0, 800f796 <_dtoa_r+0xce>
 800f77e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800f780:	2301      	movs	r3, #1
 800f782:	6013      	str	r3, [r2, #0]
 800f784:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f786:	b113      	cbz	r3, 800f78e <_dtoa_r+0xc6>
 800f788:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800f78a:	4b86      	ldr	r3, [pc, #536]	@ (800f9a4 <_dtoa_r+0x2dc>)
 800f78c:	6013      	str	r3, [r2, #0]
 800f78e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800f9b8 <_dtoa_r+0x2f0>
 800f792:	f000 bd40 	b.w	8010216 <_dtoa_r+0xb4e>
 800f796:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800f79a:	aa14      	add	r2, sp, #80	@ 0x50
 800f79c:	a915      	add	r1, sp, #84	@ 0x54
 800f79e:	4648      	mov	r0, r9
 800f7a0:	f001 fed6 	bl	8011550 <__d2b>
 800f7a4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800f7a8:	9002      	str	r0, [sp, #8]
 800f7aa:	2e00      	cmp	r6, #0
 800f7ac:	d078      	beq.n	800f8a0 <_dtoa_r+0x1d8>
 800f7ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f7b0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800f7b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f7b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f7bc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800f7c0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800f7c4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800f7c8:	4619      	mov	r1, r3
 800f7ca:	2200      	movs	r2, #0
 800f7cc:	4b76      	ldr	r3, [pc, #472]	@ (800f9a8 <_dtoa_r+0x2e0>)
 800f7ce:	f7f0 fd6b 	bl	80002a8 <__aeabi_dsub>
 800f7d2:	a36b      	add	r3, pc, #428	@ (adr r3, 800f980 <_dtoa_r+0x2b8>)
 800f7d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7d8:	f7f0 ff1e 	bl	8000618 <__aeabi_dmul>
 800f7dc:	a36a      	add	r3, pc, #424	@ (adr r3, 800f988 <_dtoa_r+0x2c0>)
 800f7de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7e2:	f7f0 fd63 	bl	80002ac <__adddf3>
 800f7e6:	4604      	mov	r4, r0
 800f7e8:	4630      	mov	r0, r6
 800f7ea:	460d      	mov	r5, r1
 800f7ec:	f7f0 feaa 	bl	8000544 <__aeabi_i2d>
 800f7f0:	a367      	add	r3, pc, #412	@ (adr r3, 800f990 <_dtoa_r+0x2c8>)
 800f7f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7f6:	f7f0 ff0f 	bl	8000618 <__aeabi_dmul>
 800f7fa:	4602      	mov	r2, r0
 800f7fc:	460b      	mov	r3, r1
 800f7fe:	4620      	mov	r0, r4
 800f800:	4629      	mov	r1, r5
 800f802:	f7f0 fd53 	bl	80002ac <__adddf3>
 800f806:	4604      	mov	r4, r0
 800f808:	460d      	mov	r5, r1
 800f80a:	f7f1 f9b5 	bl	8000b78 <__aeabi_d2iz>
 800f80e:	2200      	movs	r2, #0
 800f810:	4607      	mov	r7, r0
 800f812:	2300      	movs	r3, #0
 800f814:	4620      	mov	r0, r4
 800f816:	4629      	mov	r1, r5
 800f818:	f7f1 f970 	bl	8000afc <__aeabi_dcmplt>
 800f81c:	b140      	cbz	r0, 800f830 <_dtoa_r+0x168>
 800f81e:	4638      	mov	r0, r7
 800f820:	f7f0 fe90 	bl	8000544 <__aeabi_i2d>
 800f824:	4622      	mov	r2, r4
 800f826:	462b      	mov	r3, r5
 800f828:	f7f1 f95e 	bl	8000ae8 <__aeabi_dcmpeq>
 800f82c:	b900      	cbnz	r0, 800f830 <_dtoa_r+0x168>
 800f82e:	3f01      	subs	r7, #1
 800f830:	2f16      	cmp	r7, #22
 800f832:	d852      	bhi.n	800f8da <_dtoa_r+0x212>
 800f834:	4b5d      	ldr	r3, [pc, #372]	@ (800f9ac <_dtoa_r+0x2e4>)
 800f836:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f83a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f83e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f842:	f7f1 f95b 	bl	8000afc <__aeabi_dcmplt>
 800f846:	2800      	cmp	r0, #0
 800f848:	d049      	beq.n	800f8de <_dtoa_r+0x216>
 800f84a:	3f01      	subs	r7, #1
 800f84c:	2300      	movs	r3, #0
 800f84e:	9310      	str	r3, [sp, #64]	@ 0x40
 800f850:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f852:	1b9b      	subs	r3, r3, r6
 800f854:	1e5a      	subs	r2, r3, #1
 800f856:	bf45      	ittet	mi
 800f858:	f1c3 0301 	rsbmi	r3, r3, #1
 800f85c:	9300      	strmi	r3, [sp, #0]
 800f85e:	2300      	movpl	r3, #0
 800f860:	2300      	movmi	r3, #0
 800f862:	9206      	str	r2, [sp, #24]
 800f864:	bf54      	ite	pl
 800f866:	9300      	strpl	r3, [sp, #0]
 800f868:	9306      	strmi	r3, [sp, #24]
 800f86a:	2f00      	cmp	r7, #0
 800f86c:	db39      	blt.n	800f8e2 <_dtoa_r+0x21a>
 800f86e:	9b06      	ldr	r3, [sp, #24]
 800f870:	970d      	str	r7, [sp, #52]	@ 0x34
 800f872:	443b      	add	r3, r7
 800f874:	9306      	str	r3, [sp, #24]
 800f876:	2300      	movs	r3, #0
 800f878:	9308      	str	r3, [sp, #32]
 800f87a:	9b07      	ldr	r3, [sp, #28]
 800f87c:	2b09      	cmp	r3, #9
 800f87e:	d863      	bhi.n	800f948 <_dtoa_r+0x280>
 800f880:	2b05      	cmp	r3, #5
 800f882:	bfc4      	itt	gt
 800f884:	3b04      	subgt	r3, #4
 800f886:	9307      	strgt	r3, [sp, #28]
 800f888:	9b07      	ldr	r3, [sp, #28]
 800f88a:	f1a3 0302 	sub.w	r3, r3, #2
 800f88e:	bfcc      	ite	gt
 800f890:	2400      	movgt	r4, #0
 800f892:	2401      	movle	r4, #1
 800f894:	2b03      	cmp	r3, #3
 800f896:	d863      	bhi.n	800f960 <_dtoa_r+0x298>
 800f898:	e8df f003 	tbb	[pc, r3]
 800f89c:	2b375452 	.word	0x2b375452
 800f8a0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800f8a4:	441e      	add	r6, r3
 800f8a6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800f8aa:	2b20      	cmp	r3, #32
 800f8ac:	bfc1      	itttt	gt
 800f8ae:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800f8b2:	409f      	lslgt	r7, r3
 800f8b4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800f8b8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800f8bc:	bfd6      	itet	le
 800f8be:	f1c3 0320 	rsble	r3, r3, #32
 800f8c2:	ea47 0003 	orrgt.w	r0, r7, r3
 800f8c6:	fa04 f003 	lslle.w	r0, r4, r3
 800f8ca:	f7f0 fe2b 	bl	8000524 <__aeabi_ui2d>
 800f8ce:	2201      	movs	r2, #1
 800f8d0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800f8d4:	3e01      	subs	r6, #1
 800f8d6:	9212      	str	r2, [sp, #72]	@ 0x48
 800f8d8:	e776      	b.n	800f7c8 <_dtoa_r+0x100>
 800f8da:	2301      	movs	r3, #1
 800f8dc:	e7b7      	b.n	800f84e <_dtoa_r+0x186>
 800f8de:	9010      	str	r0, [sp, #64]	@ 0x40
 800f8e0:	e7b6      	b.n	800f850 <_dtoa_r+0x188>
 800f8e2:	9b00      	ldr	r3, [sp, #0]
 800f8e4:	1bdb      	subs	r3, r3, r7
 800f8e6:	9300      	str	r3, [sp, #0]
 800f8e8:	427b      	negs	r3, r7
 800f8ea:	9308      	str	r3, [sp, #32]
 800f8ec:	2300      	movs	r3, #0
 800f8ee:	930d      	str	r3, [sp, #52]	@ 0x34
 800f8f0:	e7c3      	b.n	800f87a <_dtoa_r+0x1b2>
 800f8f2:	2301      	movs	r3, #1
 800f8f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800f8f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f8f8:	eb07 0b03 	add.w	fp, r7, r3
 800f8fc:	f10b 0301 	add.w	r3, fp, #1
 800f900:	2b01      	cmp	r3, #1
 800f902:	9303      	str	r3, [sp, #12]
 800f904:	bfb8      	it	lt
 800f906:	2301      	movlt	r3, #1
 800f908:	e006      	b.n	800f918 <_dtoa_r+0x250>
 800f90a:	2301      	movs	r3, #1
 800f90c:	9309      	str	r3, [sp, #36]	@ 0x24
 800f90e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f910:	2b00      	cmp	r3, #0
 800f912:	dd28      	ble.n	800f966 <_dtoa_r+0x29e>
 800f914:	469b      	mov	fp, r3
 800f916:	9303      	str	r3, [sp, #12]
 800f918:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800f91c:	2100      	movs	r1, #0
 800f91e:	2204      	movs	r2, #4
 800f920:	f102 0514 	add.w	r5, r2, #20
 800f924:	429d      	cmp	r5, r3
 800f926:	d926      	bls.n	800f976 <_dtoa_r+0x2ae>
 800f928:	6041      	str	r1, [r0, #4]
 800f92a:	4648      	mov	r0, r9
 800f92c:	f001 fa34 	bl	8010d98 <_Balloc>
 800f930:	4682      	mov	sl, r0
 800f932:	2800      	cmp	r0, #0
 800f934:	d142      	bne.n	800f9bc <_dtoa_r+0x2f4>
 800f936:	4b1e      	ldr	r3, [pc, #120]	@ (800f9b0 <_dtoa_r+0x2e8>)
 800f938:	4602      	mov	r2, r0
 800f93a:	f240 11af 	movw	r1, #431	@ 0x1af
 800f93e:	e6da      	b.n	800f6f6 <_dtoa_r+0x2e>
 800f940:	2300      	movs	r3, #0
 800f942:	e7e3      	b.n	800f90c <_dtoa_r+0x244>
 800f944:	2300      	movs	r3, #0
 800f946:	e7d5      	b.n	800f8f4 <_dtoa_r+0x22c>
 800f948:	2401      	movs	r4, #1
 800f94a:	2300      	movs	r3, #0
 800f94c:	9307      	str	r3, [sp, #28]
 800f94e:	9409      	str	r4, [sp, #36]	@ 0x24
 800f950:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800f954:	2200      	movs	r2, #0
 800f956:	f8cd b00c 	str.w	fp, [sp, #12]
 800f95a:	2312      	movs	r3, #18
 800f95c:	920c      	str	r2, [sp, #48]	@ 0x30
 800f95e:	e7db      	b.n	800f918 <_dtoa_r+0x250>
 800f960:	2301      	movs	r3, #1
 800f962:	9309      	str	r3, [sp, #36]	@ 0x24
 800f964:	e7f4      	b.n	800f950 <_dtoa_r+0x288>
 800f966:	f04f 0b01 	mov.w	fp, #1
 800f96a:	f8cd b00c 	str.w	fp, [sp, #12]
 800f96e:	465b      	mov	r3, fp
 800f970:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800f974:	e7d0      	b.n	800f918 <_dtoa_r+0x250>
 800f976:	3101      	adds	r1, #1
 800f978:	0052      	lsls	r2, r2, #1
 800f97a:	e7d1      	b.n	800f920 <_dtoa_r+0x258>
 800f97c:	f3af 8000 	nop.w
 800f980:	636f4361 	.word	0x636f4361
 800f984:	3fd287a7 	.word	0x3fd287a7
 800f988:	8b60c8b3 	.word	0x8b60c8b3
 800f98c:	3fc68a28 	.word	0x3fc68a28
 800f990:	509f79fb 	.word	0x509f79fb
 800f994:	3fd34413 	.word	0x3fd34413
 800f998:	08012bb3 	.word	0x08012bb3
 800f99c:	08012bca 	.word	0x08012bca
 800f9a0:	7ff00000 	.word	0x7ff00000
 800f9a4:	08012b79 	.word	0x08012b79
 800f9a8:	3ff80000 	.word	0x3ff80000
 800f9ac:	08012ec8 	.word	0x08012ec8
 800f9b0:	08012c22 	.word	0x08012c22
 800f9b4:	08012baf 	.word	0x08012baf
 800f9b8:	08012b78 	.word	0x08012b78
 800f9bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f9c0:	6018      	str	r0, [r3, #0]
 800f9c2:	9b03      	ldr	r3, [sp, #12]
 800f9c4:	2b0e      	cmp	r3, #14
 800f9c6:	f200 80a1 	bhi.w	800fb0c <_dtoa_r+0x444>
 800f9ca:	2c00      	cmp	r4, #0
 800f9cc:	f000 809e 	beq.w	800fb0c <_dtoa_r+0x444>
 800f9d0:	2f00      	cmp	r7, #0
 800f9d2:	dd33      	ble.n	800fa3c <_dtoa_r+0x374>
 800f9d4:	4b9c      	ldr	r3, [pc, #624]	@ (800fc48 <_dtoa_r+0x580>)
 800f9d6:	f007 020f 	and.w	r2, r7, #15
 800f9da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f9de:	ed93 7b00 	vldr	d7, [r3]
 800f9e2:	05f8      	lsls	r0, r7, #23
 800f9e4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800f9e8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800f9ec:	d516      	bpl.n	800fa1c <_dtoa_r+0x354>
 800f9ee:	4b97      	ldr	r3, [pc, #604]	@ (800fc4c <_dtoa_r+0x584>)
 800f9f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f9f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f9f8:	f7f0 ff38 	bl	800086c <__aeabi_ddiv>
 800f9fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fa00:	f004 040f 	and.w	r4, r4, #15
 800fa04:	2603      	movs	r6, #3
 800fa06:	4d91      	ldr	r5, [pc, #580]	@ (800fc4c <_dtoa_r+0x584>)
 800fa08:	b954      	cbnz	r4, 800fa20 <_dtoa_r+0x358>
 800fa0a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800fa0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fa12:	f7f0 ff2b 	bl	800086c <__aeabi_ddiv>
 800fa16:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fa1a:	e028      	b.n	800fa6e <_dtoa_r+0x3a6>
 800fa1c:	2602      	movs	r6, #2
 800fa1e:	e7f2      	b.n	800fa06 <_dtoa_r+0x33e>
 800fa20:	07e1      	lsls	r1, r4, #31
 800fa22:	d508      	bpl.n	800fa36 <_dtoa_r+0x36e>
 800fa24:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800fa28:	e9d5 2300 	ldrd	r2, r3, [r5]
 800fa2c:	f7f0 fdf4 	bl	8000618 <__aeabi_dmul>
 800fa30:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800fa34:	3601      	adds	r6, #1
 800fa36:	1064      	asrs	r4, r4, #1
 800fa38:	3508      	adds	r5, #8
 800fa3a:	e7e5      	b.n	800fa08 <_dtoa_r+0x340>
 800fa3c:	f000 80af 	beq.w	800fb9e <_dtoa_r+0x4d6>
 800fa40:	427c      	negs	r4, r7
 800fa42:	4b81      	ldr	r3, [pc, #516]	@ (800fc48 <_dtoa_r+0x580>)
 800fa44:	4d81      	ldr	r5, [pc, #516]	@ (800fc4c <_dtoa_r+0x584>)
 800fa46:	f004 020f 	and.w	r2, r4, #15
 800fa4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fa4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa52:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800fa56:	f7f0 fddf 	bl	8000618 <__aeabi_dmul>
 800fa5a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fa5e:	1124      	asrs	r4, r4, #4
 800fa60:	2300      	movs	r3, #0
 800fa62:	2602      	movs	r6, #2
 800fa64:	2c00      	cmp	r4, #0
 800fa66:	f040 808f 	bne.w	800fb88 <_dtoa_r+0x4c0>
 800fa6a:	2b00      	cmp	r3, #0
 800fa6c:	d1d3      	bne.n	800fa16 <_dtoa_r+0x34e>
 800fa6e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800fa70:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800fa74:	2b00      	cmp	r3, #0
 800fa76:	f000 8094 	beq.w	800fba2 <_dtoa_r+0x4da>
 800fa7a:	4b75      	ldr	r3, [pc, #468]	@ (800fc50 <_dtoa_r+0x588>)
 800fa7c:	2200      	movs	r2, #0
 800fa7e:	4620      	mov	r0, r4
 800fa80:	4629      	mov	r1, r5
 800fa82:	f7f1 f83b 	bl	8000afc <__aeabi_dcmplt>
 800fa86:	2800      	cmp	r0, #0
 800fa88:	f000 808b 	beq.w	800fba2 <_dtoa_r+0x4da>
 800fa8c:	9b03      	ldr	r3, [sp, #12]
 800fa8e:	2b00      	cmp	r3, #0
 800fa90:	f000 8087 	beq.w	800fba2 <_dtoa_r+0x4da>
 800fa94:	f1bb 0f00 	cmp.w	fp, #0
 800fa98:	dd34      	ble.n	800fb04 <_dtoa_r+0x43c>
 800fa9a:	4620      	mov	r0, r4
 800fa9c:	4b6d      	ldr	r3, [pc, #436]	@ (800fc54 <_dtoa_r+0x58c>)
 800fa9e:	2200      	movs	r2, #0
 800faa0:	4629      	mov	r1, r5
 800faa2:	f7f0 fdb9 	bl	8000618 <__aeabi_dmul>
 800faa6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800faaa:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800faae:	3601      	adds	r6, #1
 800fab0:	465c      	mov	r4, fp
 800fab2:	4630      	mov	r0, r6
 800fab4:	f7f0 fd46 	bl	8000544 <__aeabi_i2d>
 800fab8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fabc:	f7f0 fdac 	bl	8000618 <__aeabi_dmul>
 800fac0:	4b65      	ldr	r3, [pc, #404]	@ (800fc58 <_dtoa_r+0x590>)
 800fac2:	2200      	movs	r2, #0
 800fac4:	f7f0 fbf2 	bl	80002ac <__adddf3>
 800fac8:	4605      	mov	r5, r0
 800faca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800face:	2c00      	cmp	r4, #0
 800fad0:	d16a      	bne.n	800fba8 <_dtoa_r+0x4e0>
 800fad2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fad6:	4b61      	ldr	r3, [pc, #388]	@ (800fc5c <_dtoa_r+0x594>)
 800fad8:	2200      	movs	r2, #0
 800fada:	f7f0 fbe5 	bl	80002a8 <__aeabi_dsub>
 800fade:	4602      	mov	r2, r0
 800fae0:	460b      	mov	r3, r1
 800fae2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800fae6:	462a      	mov	r2, r5
 800fae8:	4633      	mov	r3, r6
 800faea:	f7f1 f825 	bl	8000b38 <__aeabi_dcmpgt>
 800faee:	2800      	cmp	r0, #0
 800faf0:	f040 8298 	bne.w	8010024 <_dtoa_r+0x95c>
 800faf4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800faf8:	462a      	mov	r2, r5
 800fafa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800fafe:	f7f0 fffd 	bl	8000afc <__aeabi_dcmplt>
 800fb02:	bb38      	cbnz	r0, 800fb54 <_dtoa_r+0x48c>
 800fb04:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800fb08:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800fb0c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	f2c0 8157 	blt.w	800fdc2 <_dtoa_r+0x6fa>
 800fb14:	2f0e      	cmp	r7, #14
 800fb16:	f300 8154 	bgt.w	800fdc2 <_dtoa_r+0x6fa>
 800fb1a:	4b4b      	ldr	r3, [pc, #300]	@ (800fc48 <_dtoa_r+0x580>)
 800fb1c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800fb20:	ed93 7b00 	vldr	d7, [r3]
 800fb24:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800fb26:	2b00      	cmp	r3, #0
 800fb28:	ed8d 7b00 	vstr	d7, [sp]
 800fb2c:	f280 80e5 	bge.w	800fcfa <_dtoa_r+0x632>
 800fb30:	9b03      	ldr	r3, [sp, #12]
 800fb32:	2b00      	cmp	r3, #0
 800fb34:	f300 80e1 	bgt.w	800fcfa <_dtoa_r+0x632>
 800fb38:	d10c      	bne.n	800fb54 <_dtoa_r+0x48c>
 800fb3a:	4b48      	ldr	r3, [pc, #288]	@ (800fc5c <_dtoa_r+0x594>)
 800fb3c:	2200      	movs	r2, #0
 800fb3e:	ec51 0b17 	vmov	r0, r1, d7
 800fb42:	f7f0 fd69 	bl	8000618 <__aeabi_dmul>
 800fb46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fb4a:	f7f0 ffeb 	bl	8000b24 <__aeabi_dcmpge>
 800fb4e:	2800      	cmp	r0, #0
 800fb50:	f000 8266 	beq.w	8010020 <_dtoa_r+0x958>
 800fb54:	2400      	movs	r4, #0
 800fb56:	4625      	mov	r5, r4
 800fb58:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800fb5a:	4656      	mov	r6, sl
 800fb5c:	ea6f 0803 	mvn.w	r8, r3
 800fb60:	2700      	movs	r7, #0
 800fb62:	4621      	mov	r1, r4
 800fb64:	4648      	mov	r0, r9
 800fb66:	f001 f957 	bl	8010e18 <_Bfree>
 800fb6a:	2d00      	cmp	r5, #0
 800fb6c:	f000 80bd 	beq.w	800fcea <_dtoa_r+0x622>
 800fb70:	b12f      	cbz	r7, 800fb7e <_dtoa_r+0x4b6>
 800fb72:	42af      	cmp	r7, r5
 800fb74:	d003      	beq.n	800fb7e <_dtoa_r+0x4b6>
 800fb76:	4639      	mov	r1, r7
 800fb78:	4648      	mov	r0, r9
 800fb7a:	f001 f94d 	bl	8010e18 <_Bfree>
 800fb7e:	4629      	mov	r1, r5
 800fb80:	4648      	mov	r0, r9
 800fb82:	f001 f949 	bl	8010e18 <_Bfree>
 800fb86:	e0b0      	b.n	800fcea <_dtoa_r+0x622>
 800fb88:	07e2      	lsls	r2, r4, #31
 800fb8a:	d505      	bpl.n	800fb98 <_dtoa_r+0x4d0>
 800fb8c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800fb90:	f7f0 fd42 	bl	8000618 <__aeabi_dmul>
 800fb94:	3601      	adds	r6, #1
 800fb96:	2301      	movs	r3, #1
 800fb98:	1064      	asrs	r4, r4, #1
 800fb9a:	3508      	adds	r5, #8
 800fb9c:	e762      	b.n	800fa64 <_dtoa_r+0x39c>
 800fb9e:	2602      	movs	r6, #2
 800fba0:	e765      	b.n	800fa6e <_dtoa_r+0x3a6>
 800fba2:	9c03      	ldr	r4, [sp, #12]
 800fba4:	46b8      	mov	r8, r7
 800fba6:	e784      	b.n	800fab2 <_dtoa_r+0x3ea>
 800fba8:	4b27      	ldr	r3, [pc, #156]	@ (800fc48 <_dtoa_r+0x580>)
 800fbaa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fbac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800fbb0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800fbb4:	4454      	add	r4, sl
 800fbb6:	2900      	cmp	r1, #0
 800fbb8:	d054      	beq.n	800fc64 <_dtoa_r+0x59c>
 800fbba:	4929      	ldr	r1, [pc, #164]	@ (800fc60 <_dtoa_r+0x598>)
 800fbbc:	2000      	movs	r0, #0
 800fbbe:	f7f0 fe55 	bl	800086c <__aeabi_ddiv>
 800fbc2:	4633      	mov	r3, r6
 800fbc4:	462a      	mov	r2, r5
 800fbc6:	f7f0 fb6f 	bl	80002a8 <__aeabi_dsub>
 800fbca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800fbce:	4656      	mov	r6, sl
 800fbd0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fbd4:	f7f0 ffd0 	bl	8000b78 <__aeabi_d2iz>
 800fbd8:	4605      	mov	r5, r0
 800fbda:	f7f0 fcb3 	bl	8000544 <__aeabi_i2d>
 800fbde:	4602      	mov	r2, r0
 800fbe0:	460b      	mov	r3, r1
 800fbe2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fbe6:	f7f0 fb5f 	bl	80002a8 <__aeabi_dsub>
 800fbea:	3530      	adds	r5, #48	@ 0x30
 800fbec:	4602      	mov	r2, r0
 800fbee:	460b      	mov	r3, r1
 800fbf0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800fbf4:	f806 5b01 	strb.w	r5, [r6], #1
 800fbf8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800fbfc:	f7f0 ff7e 	bl	8000afc <__aeabi_dcmplt>
 800fc00:	2800      	cmp	r0, #0
 800fc02:	d172      	bne.n	800fcea <_dtoa_r+0x622>
 800fc04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fc08:	4911      	ldr	r1, [pc, #68]	@ (800fc50 <_dtoa_r+0x588>)
 800fc0a:	2000      	movs	r0, #0
 800fc0c:	f7f0 fb4c 	bl	80002a8 <__aeabi_dsub>
 800fc10:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800fc14:	f7f0 ff72 	bl	8000afc <__aeabi_dcmplt>
 800fc18:	2800      	cmp	r0, #0
 800fc1a:	f040 80b4 	bne.w	800fd86 <_dtoa_r+0x6be>
 800fc1e:	42a6      	cmp	r6, r4
 800fc20:	f43f af70 	beq.w	800fb04 <_dtoa_r+0x43c>
 800fc24:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800fc28:	4b0a      	ldr	r3, [pc, #40]	@ (800fc54 <_dtoa_r+0x58c>)
 800fc2a:	2200      	movs	r2, #0
 800fc2c:	f7f0 fcf4 	bl	8000618 <__aeabi_dmul>
 800fc30:	4b08      	ldr	r3, [pc, #32]	@ (800fc54 <_dtoa_r+0x58c>)
 800fc32:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800fc36:	2200      	movs	r2, #0
 800fc38:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fc3c:	f7f0 fcec 	bl	8000618 <__aeabi_dmul>
 800fc40:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fc44:	e7c4      	b.n	800fbd0 <_dtoa_r+0x508>
 800fc46:	bf00      	nop
 800fc48:	08012ec8 	.word	0x08012ec8
 800fc4c:	08012ea0 	.word	0x08012ea0
 800fc50:	3ff00000 	.word	0x3ff00000
 800fc54:	40240000 	.word	0x40240000
 800fc58:	401c0000 	.word	0x401c0000
 800fc5c:	40140000 	.word	0x40140000
 800fc60:	3fe00000 	.word	0x3fe00000
 800fc64:	4631      	mov	r1, r6
 800fc66:	4628      	mov	r0, r5
 800fc68:	f7f0 fcd6 	bl	8000618 <__aeabi_dmul>
 800fc6c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800fc70:	9413      	str	r4, [sp, #76]	@ 0x4c
 800fc72:	4656      	mov	r6, sl
 800fc74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fc78:	f7f0 ff7e 	bl	8000b78 <__aeabi_d2iz>
 800fc7c:	4605      	mov	r5, r0
 800fc7e:	f7f0 fc61 	bl	8000544 <__aeabi_i2d>
 800fc82:	4602      	mov	r2, r0
 800fc84:	460b      	mov	r3, r1
 800fc86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fc8a:	f7f0 fb0d 	bl	80002a8 <__aeabi_dsub>
 800fc8e:	3530      	adds	r5, #48	@ 0x30
 800fc90:	f806 5b01 	strb.w	r5, [r6], #1
 800fc94:	4602      	mov	r2, r0
 800fc96:	460b      	mov	r3, r1
 800fc98:	42a6      	cmp	r6, r4
 800fc9a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800fc9e:	f04f 0200 	mov.w	r2, #0
 800fca2:	d124      	bne.n	800fcee <_dtoa_r+0x626>
 800fca4:	4baf      	ldr	r3, [pc, #700]	@ (800ff64 <_dtoa_r+0x89c>)
 800fca6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800fcaa:	f7f0 faff 	bl	80002ac <__adddf3>
 800fcae:	4602      	mov	r2, r0
 800fcb0:	460b      	mov	r3, r1
 800fcb2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fcb6:	f7f0 ff3f 	bl	8000b38 <__aeabi_dcmpgt>
 800fcba:	2800      	cmp	r0, #0
 800fcbc:	d163      	bne.n	800fd86 <_dtoa_r+0x6be>
 800fcbe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800fcc2:	49a8      	ldr	r1, [pc, #672]	@ (800ff64 <_dtoa_r+0x89c>)
 800fcc4:	2000      	movs	r0, #0
 800fcc6:	f7f0 faef 	bl	80002a8 <__aeabi_dsub>
 800fcca:	4602      	mov	r2, r0
 800fccc:	460b      	mov	r3, r1
 800fcce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fcd2:	f7f0 ff13 	bl	8000afc <__aeabi_dcmplt>
 800fcd6:	2800      	cmp	r0, #0
 800fcd8:	f43f af14 	beq.w	800fb04 <_dtoa_r+0x43c>
 800fcdc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800fcde:	1e73      	subs	r3, r6, #1
 800fce0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800fce2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800fce6:	2b30      	cmp	r3, #48	@ 0x30
 800fce8:	d0f8      	beq.n	800fcdc <_dtoa_r+0x614>
 800fcea:	4647      	mov	r7, r8
 800fcec:	e03b      	b.n	800fd66 <_dtoa_r+0x69e>
 800fcee:	4b9e      	ldr	r3, [pc, #632]	@ (800ff68 <_dtoa_r+0x8a0>)
 800fcf0:	f7f0 fc92 	bl	8000618 <__aeabi_dmul>
 800fcf4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fcf8:	e7bc      	b.n	800fc74 <_dtoa_r+0x5ac>
 800fcfa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800fcfe:	4656      	mov	r6, sl
 800fd00:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fd04:	4620      	mov	r0, r4
 800fd06:	4629      	mov	r1, r5
 800fd08:	f7f0 fdb0 	bl	800086c <__aeabi_ddiv>
 800fd0c:	f7f0 ff34 	bl	8000b78 <__aeabi_d2iz>
 800fd10:	4680      	mov	r8, r0
 800fd12:	f7f0 fc17 	bl	8000544 <__aeabi_i2d>
 800fd16:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fd1a:	f7f0 fc7d 	bl	8000618 <__aeabi_dmul>
 800fd1e:	4602      	mov	r2, r0
 800fd20:	460b      	mov	r3, r1
 800fd22:	4620      	mov	r0, r4
 800fd24:	4629      	mov	r1, r5
 800fd26:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800fd2a:	f7f0 fabd 	bl	80002a8 <__aeabi_dsub>
 800fd2e:	f806 4b01 	strb.w	r4, [r6], #1
 800fd32:	9d03      	ldr	r5, [sp, #12]
 800fd34:	eba6 040a 	sub.w	r4, r6, sl
 800fd38:	42a5      	cmp	r5, r4
 800fd3a:	4602      	mov	r2, r0
 800fd3c:	460b      	mov	r3, r1
 800fd3e:	d133      	bne.n	800fda8 <_dtoa_r+0x6e0>
 800fd40:	f7f0 fab4 	bl	80002ac <__adddf3>
 800fd44:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fd48:	4604      	mov	r4, r0
 800fd4a:	460d      	mov	r5, r1
 800fd4c:	f7f0 fef4 	bl	8000b38 <__aeabi_dcmpgt>
 800fd50:	b9c0      	cbnz	r0, 800fd84 <_dtoa_r+0x6bc>
 800fd52:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fd56:	4620      	mov	r0, r4
 800fd58:	4629      	mov	r1, r5
 800fd5a:	f7f0 fec5 	bl	8000ae8 <__aeabi_dcmpeq>
 800fd5e:	b110      	cbz	r0, 800fd66 <_dtoa_r+0x69e>
 800fd60:	f018 0f01 	tst.w	r8, #1
 800fd64:	d10e      	bne.n	800fd84 <_dtoa_r+0x6bc>
 800fd66:	9902      	ldr	r1, [sp, #8]
 800fd68:	4648      	mov	r0, r9
 800fd6a:	f001 f855 	bl	8010e18 <_Bfree>
 800fd6e:	2300      	movs	r3, #0
 800fd70:	7033      	strb	r3, [r6, #0]
 800fd72:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fd74:	3701      	adds	r7, #1
 800fd76:	601f      	str	r7, [r3, #0]
 800fd78:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800fd7a:	2b00      	cmp	r3, #0
 800fd7c:	f000 824b 	beq.w	8010216 <_dtoa_r+0xb4e>
 800fd80:	601e      	str	r6, [r3, #0]
 800fd82:	e248      	b.n	8010216 <_dtoa_r+0xb4e>
 800fd84:	46b8      	mov	r8, r7
 800fd86:	4633      	mov	r3, r6
 800fd88:	461e      	mov	r6, r3
 800fd8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fd8e:	2a39      	cmp	r2, #57	@ 0x39
 800fd90:	d106      	bne.n	800fda0 <_dtoa_r+0x6d8>
 800fd92:	459a      	cmp	sl, r3
 800fd94:	d1f8      	bne.n	800fd88 <_dtoa_r+0x6c0>
 800fd96:	2230      	movs	r2, #48	@ 0x30
 800fd98:	f108 0801 	add.w	r8, r8, #1
 800fd9c:	f88a 2000 	strb.w	r2, [sl]
 800fda0:	781a      	ldrb	r2, [r3, #0]
 800fda2:	3201      	adds	r2, #1
 800fda4:	701a      	strb	r2, [r3, #0]
 800fda6:	e7a0      	b.n	800fcea <_dtoa_r+0x622>
 800fda8:	4b6f      	ldr	r3, [pc, #444]	@ (800ff68 <_dtoa_r+0x8a0>)
 800fdaa:	2200      	movs	r2, #0
 800fdac:	f7f0 fc34 	bl	8000618 <__aeabi_dmul>
 800fdb0:	2200      	movs	r2, #0
 800fdb2:	2300      	movs	r3, #0
 800fdb4:	4604      	mov	r4, r0
 800fdb6:	460d      	mov	r5, r1
 800fdb8:	f7f0 fe96 	bl	8000ae8 <__aeabi_dcmpeq>
 800fdbc:	2800      	cmp	r0, #0
 800fdbe:	d09f      	beq.n	800fd00 <_dtoa_r+0x638>
 800fdc0:	e7d1      	b.n	800fd66 <_dtoa_r+0x69e>
 800fdc2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fdc4:	2a00      	cmp	r2, #0
 800fdc6:	f000 80ea 	beq.w	800ff9e <_dtoa_r+0x8d6>
 800fdca:	9a07      	ldr	r2, [sp, #28]
 800fdcc:	2a01      	cmp	r2, #1
 800fdce:	f300 80cd 	bgt.w	800ff6c <_dtoa_r+0x8a4>
 800fdd2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800fdd4:	2a00      	cmp	r2, #0
 800fdd6:	f000 80c1 	beq.w	800ff5c <_dtoa_r+0x894>
 800fdda:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800fdde:	9c08      	ldr	r4, [sp, #32]
 800fde0:	9e00      	ldr	r6, [sp, #0]
 800fde2:	9a00      	ldr	r2, [sp, #0]
 800fde4:	441a      	add	r2, r3
 800fde6:	9200      	str	r2, [sp, #0]
 800fde8:	9a06      	ldr	r2, [sp, #24]
 800fdea:	2101      	movs	r1, #1
 800fdec:	441a      	add	r2, r3
 800fdee:	4648      	mov	r0, r9
 800fdf0:	9206      	str	r2, [sp, #24]
 800fdf2:	f001 f90f 	bl	8011014 <__i2b>
 800fdf6:	4605      	mov	r5, r0
 800fdf8:	b166      	cbz	r6, 800fe14 <_dtoa_r+0x74c>
 800fdfa:	9b06      	ldr	r3, [sp, #24]
 800fdfc:	2b00      	cmp	r3, #0
 800fdfe:	dd09      	ble.n	800fe14 <_dtoa_r+0x74c>
 800fe00:	42b3      	cmp	r3, r6
 800fe02:	9a00      	ldr	r2, [sp, #0]
 800fe04:	bfa8      	it	ge
 800fe06:	4633      	movge	r3, r6
 800fe08:	1ad2      	subs	r2, r2, r3
 800fe0a:	9200      	str	r2, [sp, #0]
 800fe0c:	9a06      	ldr	r2, [sp, #24]
 800fe0e:	1af6      	subs	r6, r6, r3
 800fe10:	1ad3      	subs	r3, r2, r3
 800fe12:	9306      	str	r3, [sp, #24]
 800fe14:	9b08      	ldr	r3, [sp, #32]
 800fe16:	b30b      	cbz	r3, 800fe5c <_dtoa_r+0x794>
 800fe18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fe1a:	2b00      	cmp	r3, #0
 800fe1c:	f000 80c6 	beq.w	800ffac <_dtoa_r+0x8e4>
 800fe20:	2c00      	cmp	r4, #0
 800fe22:	f000 80c0 	beq.w	800ffa6 <_dtoa_r+0x8de>
 800fe26:	4629      	mov	r1, r5
 800fe28:	4622      	mov	r2, r4
 800fe2a:	4648      	mov	r0, r9
 800fe2c:	f001 f9aa 	bl	8011184 <__pow5mult>
 800fe30:	9a02      	ldr	r2, [sp, #8]
 800fe32:	4601      	mov	r1, r0
 800fe34:	4605      	mov	r5, r0
 800fe36:	4648      	mov	r0, r9
 800fe38:	f001 f902 	bl	8011040 <__multiply>
 800fe3c:	9902      	ldr	r1, [sp, #8]
 800fe3e:	4680      	mov	r8, r0
 800fe40:	4648      	mov	r0, r9
 800fe42:	f000 ffe9 	bl	8010e18 <_Bfree>
 800fe46:	9b08      	ldr	r3, [sp, #32]
 800fe48:	1b1b      	subs	r3, r3, r4
 800fe4a:	9308      	str	r3, [sp, #32]
 800fe4c:	f000 80b1 	beq.w	800ffb2 <_dtoa_r+0x8ea>
 800fe50:	9a08      	ldr	r2, [sp, #32]
 800fe52:	4641      	mov	r1, r8
 800fe54:	4648      	mov	r0, r9
 800fe56:	f001 f995 	bl	8011184 <__pow5mult>
 800fe5a:	9002      	str	r0, [sp, #8]
 800fe5c:	2101      	movs	r1, #1
 800fe5e:	4648      	mov	r0, r9
 800fe60:	f001 f8d8 	bl	8011014 <__i2b>
 800fe64:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800fe66:	4604      	mov	r4, r0
 800fe68:	2b00      	cmp	r3, #0
 800fe6a:	f000 81d8 	beq.w	801021e <_dtoa_r+0xb56>
 800fe6e:	461a      	mov	r2, r3
 800fe70:	4601      	mov	r1, r0
 800fe72:	4648      	mov	r0, r9
 800fe74:	f001 f986 	bl	8011184 <__pow5mult>
 800fe78:	9b07      	ldr	r3, [sp, #28]
 800fe7a:	2b01      	cmp	r3, #1
 800fe7c:	4604      	mov	r4, r0
 800fe7e:	f300 809f 	bgt.w	800ffc0 <_dtoa_r+0x8f8>
 800fe82:	9b04      	ldr	r3, [sp, #16]
 800fe84:	2b00      	cmp	r3, #0
 800fe86:	f040 8097 	bne.w	800ffb8 <_dtoa_r+0x8f0>
 800fe8a:	9b05      	ldr	r3, [sp, #20]
 800fe8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fe90:	2b00      	cmp	r3, #0
 800fe92:	f040 8093 	bne.w	800ffbc <_dtoa_r+0x8f4>
 800fe96:	9b05      	ldr	r3, [sp, #20]
 800fe98:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800fe9c:	0d1b      	lsrs	r3, r3, #20
 800fe9e:	051b      	lsls	r3, r3, #20
 800fea0:	b133      	cbz	r3, 800feb0 <_dtoa_r+0x7e8>
 800fea2:	9b00      	ldr	r3, [sp, #0]
 800fea4:	3301      	adds	r3, #1
 800fea6:	9300      	str	r3, [sp, #0]
 800fea8:	9b06      	ldr	r3, [sp, #24]
 800feaa:	3301      	adds	r3, #1
 800feac:	9306      	str	r3, [sp, #24]
 800feae:	2301      	movs	r3, #1
 800feb0:	9308      	str	r3, [sp, #32]
 800feb2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800feb4:	2b00      	cmp	r3, #0
 800feb6:	f000 81b8 	beq.w	801022a <_dtoa_r+0xb62>
 800feba:	6923      	ldr	r3, [r4, #16]
 800febc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800fec0:	6918      	ldr	r0, [r3, #16]
 800fec2:	f001 f85b 	bl	8010f7c <__hi0bits>
 800fec6:	f1c0 0020 	rsb	r0, r0, #32
 800feca:	9b06      	ldr	r3, [sp, #24]
 800fecc:	4418      	add	r0, r3
 800fece:	f010 001f 	ands.w	r0, r0, #31
 800fed2:	f000 8082 	beq.w	800ffda <_dtoa_r+0x912>
 800fed6:	f1c0 0320 	rsb	r3, r0, #32
 800feda:	2b04      	cmp	r3, #4
 800fedc:	dd73      	ble.n	800ffc6 <_dtoa_r+0x8fe>
 800fede:	9b00      	ldr	r3, [sp, #0]
 800fee0:	f1c0 001c 	rsb	r0, r0, #28
 800fee4:	4403      	add	r3, r0
 800fee6:	9300      	str	r3, [sp, #0]
 800fee8:	9b06      	ldr	r3, [sp, #24]
 800feea:	4403      	add	r3, r0
 800feec:	4406      	add	r6, r0
 800feee:	9306      	str	r3, [sp, #24]
 800fef0:	9b00      	ldr	r3, [sp, #0]
 800fef2:	2b00      	cmp	r3, #0
 800fef4:	dd05      	ble.n	800ff02 <_dtoa_r+0x83a>
 800fef6:	9902      	ldr	r1, [sp, #8]
 800fef8:	461a      	mov	r2, r3
 800fefa:	4648      	mov	r0, r9
 800fefc:	f001 f99c 	bl	8011238 <__lshift>
 800ff00:	9002      	str	r0, [sp, #8]
 800ff02:	9b06      	ldr	r3, [sp, #24]
 800ff04:	2b00      	cmp	r3, #0
 800ff06:	dd05      	ble.n	800ff14 <_dtoa_r+0x84c>
 800ff08:	4621      	mov	r1, r4
 800ff0a:	461a      	mov	r2, r3
 800ff0c:	4648      	mov	r0, r9
 800ff0e:	f001 f993 	bl	8011238 <__lshift>
 800ff12:	4604      	mov	r4, r0
 800ff14:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ff16:	2b00      	cmp	r3, #0
 800ff18:	d061      	beq.n	800ffde <_dtoa_r+0x916>
 800ff1a:	9802      	ldr	r0, [sp, #8]
 800ff1c:	4621      	mov	r1, r4
 800ff1e:	f001 f9f7 	bl	8011310 <__mcmp>
 800ff22:	2800      	cmp	r0, #0
 800ff24:	da5b      	bge.n	800ffde <_dtoa_r+0x916>
 800ff26:	2300      	movs	r3, #0
 800ff28:	9902      	ldr	r1, [sp, #8]
 800ff2a:	220a      	movs	r2, #10
 800ff2c:	4648      	mov	r0, r9
 800ff2e:	f000 ff95 	bl	8010e5c <__multadd>
 800ff32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ff34:	9002      	str	r0, [sp, #8]
 800ff36:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800ff3a:	2b00      	cmp	r3, #0
 800ff3c:	f000 8177 	beq.w	801022e <_dtoa_r+0xb66>
 800ff40:	4629      	mov	r1, r5
 800ff42:	2300      	movs	r3, #0
 800ff44:	220a      	movs	r2, #10
 800ff46:	4648      	mov	r0, r9
 800ff48:	f000 ff88 	bl	8010e5c <__multadd>
 800ff4c:	f1bb 0f00 	cmp.w	fp, #0
 800ff50:	4605      	mov	r5, r0
 800ff52:	dc6f      	bgt.n	8010034 <_dtoa_r+0x96c>
 800ff54:	9b07      	ldr	r3, [sp, #28]
 800ff56:	2b02      	cmp	r3, #2
 800ff58:	dc49      	bgt.n	800ffee <_dtoa_r+0x926>
 800ff5a:	e06b      	b.n	8010034 <_dtoa_r+0x96c>
 800ff5c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ff5e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ff62:	e73c      	b.n	800fdde <_dtoa_r+0x716>
 800ff64:	3fe00000 	.word	0x3fe00000
 800ff68:	40240000 	.word	0x40240000
 800ff6c:	9b03      	ldr	r3, [sp, #12]
 800ff6e:	1e5c      	subs	r4, r3, #1
 800ff70:	9b08      	ldr	r3, [sp, #32]
 800ff72:	42a3      	cmp	r3, r4
 800ff74:	db09      	blt.n	800ff8a <_dtoa_r+0x8c2>
 800ff76:	1b1c      	subs	r4, r3, r4
 800ff78:	9b03      	ldr	r3, [sp, #12]
 800ff7a:	2b00      	cmp	r3, #0
 800ff7c:	f6bf af30 	bge.w	800fde0 <_dtoa_r+0x718>
 800ff80:	9b00      	ldr	r3, [sp, #0]
 800ff82:	9a03      	ldr	r2, [sp, #12]
 800ff84:	1a9e      	subs	r6, r3, r2
 800ff86:	2300      	movs	r3, #0
 800ff88:	e72b      	b.n	800fde2 <_dtoa_r+0x71a>
 800ff8a:	9b08      	ldr	r3, [sp, #32]
 800ff8c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ff8e:	9408      	str	r4, [sp, #32]
 800ff90:	1ae3      	subs	r3, r4, r3
 800ff92:	441a      	add	r2, r3
 800ff94:	9e00      	ldr	r6, [sp, #0]
 800ff96:	9b03      	ldr	r3, [sp, #12]
 800ff98:	920d      	str	r2, [sp, #52]	@ 0x34
 800ff9a:	2400      	movs	r4, #0
 800ff9c:	e721      	b.n	800fde2 <_dtoa_r+0x71a>
 800ff9e:	9c08      	ldr	r4, [sp, #32]
 800ffa0:	9e00      	ldr	r6, [sp, #0]
 800ffa2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800ffa4:	e728      	b.n	800fdf8 <_dtoa_r+0x730>
 800ffa6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800ffaa:	e751      	b.n	800fe50 <_dtoa_r+0x788>
 800ffac:	9a08      	ldr	r2, [sp, #32]
 800ffae:	9902      	ldr	r1, [sp, #8]
 800ffb0:	e750      	b.n	800fe54 <_dtoa_r+0x78c>
 800ffb2:	f8cd 8008 	str.w	r8, [sp, #8]
 800ffb6:	e751      	b.n	800fe5c <_dtoa_r+0x794>
 800ffb8:	2300      	movs	r3, #0
 800ffba:	e779      	b.n	800feb0 <_dtoa_r+0x7e8>
 800ffbc:	9b04      	ldr	r3, [sp, #16]
 800ffbe:	e777      	b.n	800feb0 <_dtoa_r+0x7e8>
 800ffc0:	2300      	movs	r3, #0
 800ffc2:	9308      	str	r3, [sp, #32]
 800ffc4:	e779      	b.n	800feba <_dtoa_r+0x7f2>
 800ffc6:	d093      	beq.n	800fef0 <_dtoa_r+0x828>
 800ffc8:	9a00      	ldr	r2, [sp, #0]
 800ffca:	331c      	adds	r3, #28
 800ffcc:	441a      	add	r2, r3
 800ffce:	9200      	str	r2, [sp, #0]
 800ffd0:	9a06      	ldr	r2, [sp, #24]
 800ffd2:	441a      	add	r2, r3
 800ffd4:	441e      	add	r6, r3
 800ffd6:	9206      	str	r2, [sp, #24]
 800ffd8:	e78a      	b.n	800fef0 <_dtoa_r+0x828>
 800ffda:	4603      	mov	r3, r0
 800ffdc:	e7f4      	b.n	800ffc8 <_dtoa_r+0x900>
 800ffde:	9b03      	ldr	r3, [sp, #12]
 800ffe0:	2b00      	cmp	r3, #0
 800ffe2:	46b8      	mov	r8, r7
 800ffe4:	dc20      	bgt.n	8010028 <_dtoa_r+0x960>
 800ffe6:	469b      	mov	fp, r3
 800ffe8:	9b07      	ldr	r3, [sp, #28]
 800ffea:	2b02      	cmp	r3, #2
 800ffec:	dd1e      	ble.n	801002c <_dtoa_r+0x964>
 800ffee:	f1bb 0f00 	cmp.w	fp, #0
 800fff2:	f47f adb1 	bne.w	800fb58 <_dtoa_r+0x490>
 800fff6:	4621      	mov	r1, r4
 800fff8:	465b      	mov	r3, fp
 800fffa:	2205      	movs	r2, #5
 800fffc:	4648      	mov	r0, r9
 800fffe:	f000 ff2d 	bl	8010e5c <__multadd>
 8010002:	4601      	mov	r1, r0
 8010004:	4604      	mov	r4, r0
 8010006:	9802      	ldr	r0, [sp, #8]
 8010008:	f001 f982 	bl	8011310 <__mcmp>
 801000c:	2800      	cmp	r0, #0
 801000e:	f77f ada3 	ble.w	800fb58 <_dtoa_r+0x490>
 8010012:	4656      	mov	r6, sl
 8010014:	2331      	movs	r3, #49	@ 0x31
 8010016:	f806 3b01 	strb.w	r3, [r6], #1
 801001a:	f108 0801 	add.w	r8, r8, #1
 801001e:	e59f      	b.n	800fb60 <_dtoa_r+0x498>
 8010020:	9c03      	ldr	r4, [sp, #12]
 8010022:	46b8      	mov	r8, r7
 8010024:	4625      	mov	r5, r4
 8010026:	e7f4      	b.n	8010012 <_dtoa_r+0x94a>
 8010028:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801002c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801002e:	2b00      	cmp	r3, #0
 8010030:	f000 8101 	beq.w	8010236 <_dtoa_r+0xb6e>
 8010034:	2e00      	cmp	r6, #0
 8010036:	dd05      	ble.n	8010044 <_dtoa_r+0x97c>
 8010038:	4629      	mov	r1, r5
 801003a:	4632      	mov	r2, r6
 801003c:	4648      	mov	r0, r9
 801003e:	f001 f8fb 	bl	8011238 <__lshift>
 8010042:	4605      	mov	r5, r0
 8010044:	9b08      	ldr	r3, [sp, #32]
 8010046:	2b00      	cmp	r3, #0
 8010048:	d05c      	beq.n	8010104 <_dtoa_r+0xa3c>
 801004a:	6869      	ldr	r1, [r5, #4]
 801004c:	4648      	mov	r0, r9
 801004e:	f000 fea3 	bl	8010d98 <_Balloc>
 8010052:	4606      	mov	r6, r0
 8010054:	b928      	cbnz	r0, 8010062 <_dtoa_r+0x99a>
 8010056:	4b82      	ldr	r3, [pc, #520]	@ (8010260 <_dtoa_r+0xb98>)
 8010058:	4602      	mov	r2, r0
 801005a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801005e:	f7ff bb4a 	b.w	800f6f6 <_dtoa_r+0x2e>
 8010062:	692a      	ldr	r2, [r5, #16]
 8010064:	3202      	adds	r2, #2
 8010066:	0092      	lsls	r2, r2, #2
 8010068:	f105 010c 	add.w	r1, r5, #12
 801006c:	300c      	adds	r0, #12
 801006e:	f7ff fa83 	bl	800f578 <memcpy>
 8010072:	2201      	movs	r2, #1
 8010074:	4631      	mov	r1, r6
 8010076:	4648      	mov	r0, r9
 8010078:	f001 f8de 	bl	8011238 <__lshift>
 801007c:	f10a 0301 	add.w	r3, sl, #1
 8010080:	9300      	str	r3, [sp, #0]
 8010082:	eb0a 030b 	add.w	r3, sl, fp
 8010086:	9308      	str	r3, [sp, #32]
 8010088:	9b04      	ldr	r3, [sp, #16]
 801008a:	f003 0301 	and.w	r3, r3, #1
 801008e:	462f      	mov	r7, r5
 8010090:	9306      	str	r3, [sp, #24]
 8010092:	4605      	mov	r5, r0
 8010094:	9b00      	ldr	r3, [sp, #0]
 8010096:	9802      	ldr	r0, [sp, #8]
 8010098:	4621      	mov	r1, r4
 801009a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 801009e:	f7ff fa89 	bl	800f5b4 <quorem>
 80100a2:	4603      	mov	r3, r0
 80100a4:	3330      	adds	r3, #48	@ 0x30
 80100a6:	9003      	str	r0, [sp, #12]
 80100a8:	4639      	mov	r1, r7
 80100aa:	9802      	ldr	r0, [sp, #8]
 80100ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80100ae:	f001 f92f 	bl	8011310 <__mcmp>
 80100b2:	462a      	mov	r2, r5
 80100b4:	9004      	str	r0, [sp, #16]
 80100b6:	4621      	mov	r1, r4
 80100b8:	4648      	mov	r0, r9
 80100ba:	f001 f945 	bl	8011348 <__mdiff>
 80100be:	68c2      	ldr	r2, [r0, #12]
 80100c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80100c2:	4606      	mov	r6, r0
 80100c4:	bb02      	cbnz	r2, 8010108 <_dtoa_r+0xa40>
 80100c6:	4601      	mov	r1, r0
 80100c8:	9802      	ldr	r0, [sp, #8]
 80100ca:	f001 f921 	bl	8011310 <__mcmp>
 80100ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80100d0:	4602      	mov	r2, r0
 80100d2:	4631      	mov	r1, r6
 80100d4:	4648      	mov	r0, r9
 80100d6:	920c      	str	r2, [sp, #48]	@ 0x30
 80100d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80100da:	f000 fe9d 	bl	8010e18 <_Bfree>
 80100de:	9b07      	ldr	r3, [sp, #28]
 80100e0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80100e2:	9e00      	ldr	r6, [sp, #0]
 80100e4:	ea42 0103 	orr.w	r1, r2, r3
 80100e8:	9b06      	ldr	r3, [sp, #24]
 80100ea:	4319      	orrs	r1, r3
 80100ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80100ee:	d10d      	bne.n	801010c <_dtoa_r+0xa44>
 80100f0:	2b39      	cmp	r3, #57	@ 0x39
 80100f2:	d027      	beq.n	8010144 <_dtoa_r+0xa7c>
 80100f4:	9a04      	ldr	r2, [sp, #16]
 80100f6:	2a00      	cmp	r2, #0
 80100f8:	dd01      	ble.n	80100fe <_dtoa_r+0xa36>
 80100fa:	9b03      	ldr	r3, [sp, #12]
 80100fc:	3331      	adds	r3, #49	@ 0x31
 80100fe:	f88b 3000 	strb.w	r3, [fp]
 8010102:	e52e      	b.n	800fb62 <_dtoa_r+0x49a>
 8010104:	4628      	mov	r0, r5
 8010106:	e7b9      	b.n	801007c <_dtoa_r+0x9b4>
 8010108:	2201      	movs	r2, #1
 801010a:	e7e2      	b.n	80100d2 <_dtoa_r+0xa0a>
 801010c:	9904      	ldr	r1, [sp, #16]
 801010e:	2900      	cmp	r1, #0
 8010110:	db04      	blt.n	801011c <_dtoa_r+0xa54>
 8010112:	9807      	ldr	r0, [sp, #28]
 8010114:	4301      	orrs	r1, r0
 8010116:	9806      	ldr	r0, [sp, #24]
 8010118:	4301      	orrs	r1, r0
 801011a:	d120      	bne.n	801015e <_dtoa_r+0xa96>
 801011c:	2a00      	cmp	r2, #0
 801011e:	ddee      	ble.n	80100fe <_dtoa_r+0xa36>
 8010120:	9902      	ldr	r1, [sp, #8]
 8010122:	9300      	str	r3, [sp, #0]
 8010124:	2201      	movs	r2, #1
 8010126:	4648      	mov	r0, r9
 8010128:	f001 f886 	bl	8011238 <__lshift>
 801012c:	4621      	mov	r1, r4
 801012e:	9002      	str	r0, [sp, #8]
 8010130:	f001 f8ee 	bl	8011310 <__mcmp>
 8010134:	2800      	cmp	r0, #0
 8010136:	9b00      	ldr	r3, [sp, #0]
 8010138:	dc02      	bgt.n	8010140 <_dtoa_r+0xa78>
 801013a:	d1e0      	bne.n	80100fe <_dtoa_r+0xa36>
 801013c:	07da      	lsls	r2, r3, #31
 801013e:	d5de      	bpl.n	80100fe <_dtoa_r+0xa36>
 8010140:	2b39      	cmp	r3, #57	@ 0x39
 8010142:	d1da      	bne.n	80100fa <_dtoa_r+0xa32>
 8010144:	2339      	movs	r3, #57	@ 0x39
 8010146:	f88b 3000 	strb.w	r3, [fp]
 801014a:	4633      	mov	r3, r6
 801014c:	461e      	mov	r6, r3
 801014e:	3b01      	subs	r3, #1
 8010150:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8010154:	2a39      	cmp	r2, #57	@ 0x39
 8010156:	d04e      	beq.n	80101f6 <_dtoa_r+0xb2e>
 8010158:	3201      	adds	r2, #1
 801015a:	701a      	strb	r2, [r3, #0]
 801015c:	e501      	b.n	800fb62 <_dtoa_r+0x49a>
 801015e:	2a00      	cmp	r2, #0
 8010160:	dd03      	ble.n	801016a <_dtoa_r+0xaa2>
 8010162:	2b39      	cmp	r3, #57	@ 0x39
 8010164:	d0ee      	beq.n	8010144 <_dtoa_r+0xa7c>
 8010166:	3301      	adds	r3, #1
 8010168:	e7c9      	b.n	80100fe <_dtoa_r+0xa36>
 801016a:	9a00      	ldr	r2, [sp, #0]
 801016c:	9908      	ldr	r1, [sp, #32]
 801016e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8010172:	428a      	cmp	r2, r1
 8010174:	d028      	beq.n	80101c8 <_dtoa_r+0xb00>
 8010176:	9902      	ldr	r1, [sp, #8]
 8010178:	2300      	movs	r3, #0
 801017a:	220a      	movs	r2, #10
 801017c:	4648      	mov	r0, r9
 801017e:	f000 fe6d 	bl	8010e5c <__multadd>
 8010182:	42af      	cmp	r7, r5
 8010184:	9002      	str	r0, [sp, #8]
 8010186:	f04f 0300 	mov.w	r3, #0
 801018a:	f04f 020a 	mov.w	r2, #10
 801018e:	4639      	mov	r1, r7
 8010190:	4648      	mov	r0, r9
 8010192:	d107      	bne.n	80101a4 <_dtoa_r+0xadc>
 8010194:	f000 fe62 	bl	8010e5c <__multadd>
 8010198:	4607      	mov	r7, r0
 801019a:	4605      	mov	r5, r0
 801019c:	9b00      	ldr	r3, [sp, #0]
 801019e:	3301      	adds	r3, #1
 80101a0:	9300      	str	r3, [sp, #0]
 80101a2:	e777      	b.n	8010094 <_dtoa_r+0x9cc>
 80101a4:	f000 fe5a 	bl	8010e5c <__multadd>
 80101a8:	4629      	mov	r1, r5
 80101aa:	4607      	mov	r7, r0
 80101ac:	2300      	movs	r3, #0
 80101ae:	220a      	movs	r2, #10
 80101b0:	4648      	mov	r0, r9
 80101b2:	f000 fe53 	bl	8010e5c <__multadd>
 80101b6:	4605      	mov	r5, r0
 80101b8:	e7f0      	b.n	801019c <_dtoa_r+0xad4>
 80101ba:	f1bb 0f00 	cmp.w	fp, #0
 80101be:	bfcc      	ite	gt
 80101c0:	465e      	movgt	r6, fp
 80101c2:	2601      	movle	r6, #1
 80101c4:	4456      	add	r6, sl
 80101c6:	2700      	movs	r7, #0
 80101c8:	9902      	ldr	r1, [sp, #8]
 80101ca:	9300      	str	r3, [sp, #0]
 80101cc:	2201      	movs	r2, #1
 80101ce:	4648      	mov	r0, r9
 80101d0:	f001 f832 	bl	8011238 <__lshift>
 80101d4:	4621      	mov	r1, r4
 80101d6:	9002      	str	r0, [sp, #8]
 80101d8:	f001 f89a 	bl	8011310 <__mcmp>
 80101dc:	2800      	cmp	r0, #0
 80101de:	dcb4      	bgt.n	801014a <_dtoa_r+0xa82>
 80101e0:	d102      	bne.n	80101e8 <_dtoa_r+0xb20>
 80101e2:	9b00      	ldr	r3, [sp, #0]
 80101e4:	07db      	lsls	r3, r3, #31
 80101e6:	d4b0      	bmi.n	801014a <_dtoa_r+0xa82>
 80101e8:	4633      	mov	r3, r6
 80101ea:	461e      	mov	r6, r3
 80101ec:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80101f0:	2a30      	cmp	r2, #48	@ 0x30
 80101f2:	d0fa      	beq.n	80101ea <_dtoa_r+0xb22>
 80101f4:	e4b5      	b.n	800fb62 <_dtoa_r+0x49a>
 80101f6:	459a      	cmp	sl, r3
 80101f8:	d1a8      	bne.n	801014c <_dtoa_r+0xa84>
 80101fa:	2331      	movs	r3, #49	@ 0x31
 80101fc:	f108 0801 	add.w	r8, r8, #1
 8010200:	f88a 3000 	strb.w	r3, [sl]
 8010204:	e4ad      	b.n	800fb62 <_dtoa_r+0x49a>
 8010206:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010208:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8010264 <_dtoa_r+0xb9c>
 801020c:	b11b      	cbz	r3, 8010216 <_dtoa_r+0xb4e>
 801020e:	f10a 0308 	add.w	r3, sl, #8
 8010212:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8010214:	6013      	str	r3, [r2, #0]
 8010216:	4650      	mov	r0, sl
 8010218:	b017      	add	sp, #92	@ 0x5c
 801021a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801021e:	9b07      	ldr	r3, [sp, #28]
 8010220:	2b01      	cmp	r3, #1
 8010222:	f77f ae2e 	ble.w	800fe82 <_dtoa_r+0x7ba>
 8010226:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010228:	9308      	str	r3, [sp, #32]
 801022a:	2001      	movs	r0, #1
 801022c:	e64d      	b.n	800feca <_dtoa_r+0x802>
 801022e:	f1bb 0f00 	cmp.w	fp, #0
 8010232:	f77f aed9 	ble.w	800ffe8 <_dtoa_r+0x920>
 8010236:	4656      	mov	r6, sl
 8010238:	9802      	ldr	r0, [sp, #8]
 801023a:	4621      	mov	r1, r4
 801023c:	f7ff f9ba 	bl	800f5b4 <quorem>
 8010240:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8010244:	f806 3b01 	strb.w	r3, [r6], #1
 8010248:	eba6 020a 	sub.w	r2, r6, sl
 801024c:	4593      	cmp	fp, r2
 801024e:	ddb4      	ble.n	80101ba <_dtoa_r+0xaf2>
 8010250:	9902      	ldr	r1, [sp, #8]
 8010252:	2300      	movs	r3, #0
 8010254:	220a      	movs	r2, #10
 8010256:	4648      	mov	r0, r9
 8010258:	f000 fe00 	bl	8010e5c <__multadd>
 801025c:	9002      	str	r0, [sp, #8]
 801025e:	e7eb      	b.n	8010238 <_dtoa_r+0xb70>
 8010260:	08012c22 	.word	0x08012c22
 8010264:	08012ba6 	.word	0x08012ba6

08010268 <_free_r>:
 8010268:	b538      	push	{r3, r4, r5, lr}
 801026a:	4605      	mov	r5, r0
 801026c:	2900      	cmp	r1, #0
 801026e:	d041      	beq.n	80102f4 <_free_r+0x8c>
 8010270:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010274:	1f0c      	subs	r4, r1, #4
 8010276:	2b00      	cmp	r3, #0
 8010278:	bfb8      	it	lt
 801027a:	18e4      	addlt	r4, r4, r3
 801027c:	f7fe f95a 	bl	800e534 <__malloc_lock>
 8010280:	4a1d      	ldr	r2, [pc, #116]	@ (80102f8 <_free_r+0x90>)
 8010282:	6813      	ldr	r3, [r2, #0]
 8010284:	b933      	cbnz	r3, 8010294 <_free_r+0x2c>
 8010286:	6063      	str	r3, [r4, #4]
 8010288:	6014      	str	r4, [r2, #0]
 801028a:	4628      	mov	r0, r5
 801028c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010290:	f7fe b956 	b.w	800e540 <__malloc_unlock>
 8010294:	42a3      	cmp	r3, r4
 8010296:	d908      	bls.n	80102aa <_free_r+0x42>
 8010298:	6820      	ldr	r0, [r4, #0]
 801029a:	1821      	adds	r1, r4, r0
 801029c:	428b      	cmp	r3, r1
 801029e:	bf01      	itttt	eq
 80102a0:	6819      	ldreq	r1, [r3, #0]
 80102a2:	685b      	ldreq	r3, [r3, #4]
 80102a4:	1809      	addeq	r1, r1, r0
 80102a6:	6021      	streq	r1, [r4, #0]
 80102a8:	e7ed      	b.n	8010286 <_free_r+0x1e>
 80102aa:	461a      	mov	r2, r3
 80102ac:	685b      	ldr	r3, [r3, #4]
 80102ae:	b10b      	cbz	r3, 80102b4 <_free_r+0x4c>
 80102b0:	42a3      	cmp	r3, r4
 80102b2:	d9fa      	bls.n	80102aa <_free_r+0x42>
 80102b4:	6811      	ldr	r1, [r2, #0]
 80102b6:	1850      	adds	r0, r2, r1
 80102b8:	42a0      	cmp	r0, r4
 80102ba:	d10b      	bne.n	80102d4 <_free_r+0x6c>
 80102bc:	6820      	ldr	r0, [r4, #0]
 80102be:	4401      	add	r1, r0
 80102c0:	1850      	adds	r0, r2, r1
 80102c2:	4283      	cmp	r3, r0
 80102c4:	6011      	str	r1, [r2, #0]
 80102c6:	d1e0      	bne.n	801028a <_free_r+0x22>
 80102c8:	6818      	ldr	r0, [r3, #0]
 80102ca:	685b      	ldr	r3, [r3, #4]
 80102cc:	6053      	str	r3, [r2, #4]
 80102ce:	4408      	add	r0, r1
 80102d0:	6010      	str	r0, [r2, #0]
 80102d2:	e7da      	b.n	801028a <_free_r+0x22>
 80102d4:	d902      	bls.n	80102dc <_free_r+0x74>
 80102d6:	230c      	movs	r3, #12
 80102d8:	602b      	str	r3, [r5, #0]
 80102da:	e7d6      	b.n	801028a <_free_r+0x22>
 80102dc:	6820      	ldr	r0, [r4, #0]
 80102de:	1821      	adds	r1, r4, r0
 80102e0:	428b      	cmp	r3, r1
 80102e2:	bf04      	itt	eq
 80102e4:	6819      	ldreq	r1, [r3, #0]
 80102e6:	685b      	ldreq	r3, [r3, #4]
 80102e8:	6063      	str	r3, [r4, #4]
 80102ea:	bf04      	itt	eq
 80102ec:	1809      	addeq	r1, r1, r0
 80102ee:	6021      	streq	r1, [r4, #0]
 80102f0:	6054      	str	r4, [r2, #4]
 80102f2:	e7ca      	b.n	801028a <_free_r+0x22>
 80102f4:	bd38      	pop	{r3, r4, r5, pc}
 80102f6:	bf00      	nop
 80102f8:	20005530 	.word	0x20005530

080102fc <rshift>:
 80102fc:	6903      	ldr	r3, [r0, #16]
 80102fe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8010302:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010306:	ea4f 1261 	mov.w	r2, r1, asr #5
 801030a:	f100 0414 	add.w	r4, r0, #20
 801030e:	dd45      	ble.n	801039c <rshift+0xa0>
 8010310:	f011 011f 	ands.w	r1, r1, #31
 8010314:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8010318:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801031c:	d10c      	bne.n	8010338 <rshift+0x3c>
 801031e:	f100 0710 	add.w	r7, r0, #16
 8010322:	4629      	mov	r1, r5
 8010324:	42b1      	cmp	r1, r6
 8010326:	d334      	bcc.n	8010392 <rshift+0x96>
 8010328:	1a9b      	subs	r3, r3, r2
 801032a:	009b      	lsls	r3, r3, #2
 801032c:	1eea      	subs	r2, r5, #3
 801032e:	4296      	cmp	r6, r2
 8010330:	bf38      	it	cc
 8010332:	2300      	movcc	r3, #0
 8010334:	4423      	add	r3, r4
 8010336:	e015      	b.n	8010364 <rshift+0x68>
 8010338:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801033c:	f1c1 0820 	rsb	r8, r1, #32
 8010340:	40cf      	lsrs	r7, r1
 8010342:	f105 0e04 	add.w	lr, r5, #4
 8010346:	46a1      	mov	r9, r4
 8010348:	4576      	cmp	r6, lr
 801034a:	46f4      	mov	ip, lr
 801034c:	d815      	bhi.n	801037a <rshift+0x7e>
 801034e:	1a9a      	subs	r2, r3, r2
 8010350:	0092      	lsls	r2, r2, #2
 8010352:	3a04      	subs	r2, #4
 8010354:	3501      	adds	r5, #1
 8010356:	42ae      	cmp	r6, r5
 8010358:	bf38      	it	cc
 801035a:	2200      	movcc	r2, #0
 801035c:	18a3      	adds	r3, r4, r2
 801035e:	50a7      	str	r7, [r4, r2]
 8010360:	b107      	cbz	r7, 8010364 <rshift+0x68>
 8010362:	3304      	adds	r3, #4
 8010364:	1b1a      	subs	r2, r3, r4
 8010366:	42a3      	cmp	r3, r4
 8010368:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801036c:	bf08      	it	eq
 801036e:	2300      	moveq	r3, #0
 8010370:	6102      	str	r2, [r0, #16]
 8010372:	bf08      	it	eq
 8010374:	6143      	streq	r3, [r0, #20]
 8010376:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801037a:	f8dc c000 	ldr.w	ip, [ip]
 801037e:	fa0c fc08 	lsl.w	ip, ip, r8
 8010382:	ea4c 0707 	orr.w	r7, ip, r7
 8010386:	f849 7b04 	str.w	r7, [r9], #4
 801038a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801038e:	40cf      	lsrs	r7, r1
 8010390:	e7da      	b.n	8010348 <rshift+0x4c>
 8010392:	f851 cb04 	ldr.w	ip, [r1], #4
 8010396:	f847 cf04 	str.w	ip, [r7, #4]!
 801039a:	e7c3      	b.n	8010324 <rshift+0x28>
 801039c:	4623      	mov	r3, r4
 801039e:	e7e1      	b.n	8010364 <rshift+0x68>

080103a0 <__hexdig_fun>:
 80103a0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80103a4:	2b09      	cmp	r3, #9
 80103a6:	d802      	bhi.n	80103ae <__hexdig_fun+0xe>
 80103a8:	3820      	subs	r0, #32
 80103aa:	b2c0      	uxtb	r0, r0
 80103ac:	4770      	bx	lr
 80103ae:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80103b2:	2b05      	cmp	r3, #5
 80103b4:	d801      	bhi.n	80103ba <__hexdig_fun+0x1a>
 80103b6:	3847      	subs	r0, #71	@ 0x47
 80103b8:	e7f7      	b.n	80103aa <__hexdig_fun+0xa>
 80103ba:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80103be:	2b05      	cmp	r3, #5
 80103c0:	d801      	bhi.n	80103c6 <__hexdig_fun+0x26>
 80103c2:	3827      	subs	r0, #39	@ 0x27
 80103c4:	e7f1      	b.n	80103aa <__hexdig_fun+0xa>
 80103c6:	2000      	movs	r0, #0
 80103c8:	4770      	bx	lr
	...

080103cc <__gethex>:
 80103cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80103d0:	b085      	sub	sp, #20
 80103d2:	468a      	mov	sl, r1
 80103d4:	9302      	str	r3, [sp, #8]
 80103d6:	680b      	ldr	r3, [r1, #0]
 80103d8:	9001      	str	r0, [sp, #4]
 80103da:	4690      	mov	r8, r2
 80103dc:	1c9c      	adds	r4, r3, #2
 80103de:	46a1      	mov	r9, r4
 80103e0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80103e4:	2830      	cmp	r0, #48	@ 0x30
 80103e6:	d0fa      	beq.n	80103de <__gethex+0x12>
 80103e8:	eba9 0303 	sub.w	r3, r9, r3
 80103ec:	f1a3 0b02 	sub.w	fp, r3, #2
 80103f0:	f7ff ffd6 	bl	80103a0 <__hexdig_fun>
 80103f4:	4605      	mov	r5, r0
 80103f6:	2800      	cmp	r0, #0
 80103f8:	d168      	bne.n	80104cc <__gethex+0x100>
 80103fa:	49a0      	ldr	r1, [pc, #640]	@ (801067c <__gethex+0x2b0>)
 80103fc:	2201      	movs	r2, #1
 80103fe:	4648      	mov	r0, r9
 8010400:	f7ff f865 	bl	800f4ce <strncmp>
 8010404:	4607      	mov	r7, r0
 8010406:	2800      	cmp	r0, #0
 8010408:	d167      	bne.n	80104da <__gethex+0x10e>
 801040a:	f899 0001 	ldrb.w	r0, [r9, #1]
 801040e:	4626      	mov	r6, r4
 8010410:	f7ff ffc6 	bl	80103a0 <__hexdig_fun>
 8010414:	2800      	cmp	r0, #0
 8010416:	d062      	beq.n	80104de <__gethex+0x112>
 8010418:	4623      	mov	r3, r4
 801041a:	7818      	ldrb	r0, [r3, #0]
 801041c:	2830      	cmp	r0, #48	@ 0x30
 801041e:	4699      	mov	r9, r3
 8010420:	f103 0301 	add.w	r3, r3, #1
 8010424:	d0f9      	beq.n	801041a <__gethex+0x4e>
 8010426:	f7ff ffbb 	bl	80103a0 <__hexdig_fun>
 801042a:	fab0 f580 	clz	r5, r0
 801042e:	096d      	lsrs	r5, r5, #5
 8010430:	f04f 0b01 	mov.w	fp, #1
 8010434:	464a      	mov	r2, r9
 8010436:	4616      	mov	r6, r2
 8010438:	3201      	adds	r2, #1
 801043a:	7830      	ldrb	r0, [r6, #0]
 801043c:	f7ff ffb0 	bl	80103a0 <__hexdig_fun>
 8010440:	2800      	cmp	r0, #0
 8010442:	d1f8      	bne.n	8010436 <__gethex+0x6a>
 8010444:	498d      	ldr	r1, [pc, #564]	@ (801067c <__gethex+0x2b0>)
 8010446:	2201      	movs	r2, #1
 8010448:	4630      	mov	r0, r6
 801044a:	f7ff f840 	bl	800f4ce <strncmp>
 801044e:	2800      	cmp	r0, #0
 8010450:	d13f      	bne.n	80104d2 <__gethex+0x106>
 8010452:	b944      	cbnz	r4, 8010466 <__gethex+0x9a>
 8010454:	1c74      	adds	r4, r6, #1
 8010456:	4622      	mov	r2, r4
 8010458:	4616      	mov	r6, r2
 801045a:	3201      	adds	r2, #1
 801045c:	7830      	ldrb	r0, [r6, #0]
 801045e:	f7ff ff9f 	bl	80103a0 <__hexdig_fun>
 8010462:	2800      	cmp	r0, #0
 8010464:	d1f8      	bne.n	8010458 <__gethex+0x8c>
 8010466:	1ba4      	subs	r4, r4, r6
 8010468:	00a7      	lsls	r7, r4, #2
 801046a:	7833      	ldrb	r3, [r6, #0]
 801046c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8010470:	2b50      	cmp	r3, #80	@ 0x50
 8010472:	d13e      	bne.n	80104f2 <__gethex+0x126>
 8010474:	7873      	ldrb	r3, [r6, #1]
 8010476:	2b2b      	cmp	r3, #43	@ 0x2b
 8010478:	d033      	beq.n	80104e2 <__gethex+0x116>
 801047a:	2b2d      	cmp	r3, #45	@ 0x2d
 801047c:	d034      	beq.n	80104e8 <__gethex+0x11c>
 801047e:	1c71      	adds	r1, r6, #1
 8010480:	2400      	movs	r4, #0
 8010482:	7808      	ldrb	r0, [r1, #0]
 8010484:	f7ff ff8c 	bl	80103a0 <__hexdig_fun>
 8010488:	1e43      	subs	r3, r0, #1
 801048a:	b2db      	uxtb	r3, r3
 801048c:	2b18      	cmp	r3, #24
 801048e:	d830      	bhi.n	80104f2 <__gethex+0x126>
 8010490:	f1a0 0210 	sub.w	r2, r0, #16
 8010494:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010498:	f7ff ff82 	bl	80103a0 <__hexdig_fun>
 801049c:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 80104a0:	fa5f fc8c 	uxtb.w	ip, ip
 80104a4:	f1bc 0f18 	cmp.w	ip, #24
 80104a8:	f04f 030a 	mov.w	r3, #10
 80104ac:	d91e      	bls.n	80104ec <__gethex+0x120>
 80104ae:	b104      	cbz	r4, 80104b2 <__gethex+0xe6>
 80104b0:	4252      	negs	r2, r2
 80104b2:	4417      	add	r7, r2
 80104b4:	f8ca 1000 	str.w	r1, [sl]
 80104b8:	b1ed      	cbz	r5, 80104f6 <__gethex+0x12a>
 80104ba:	f1bb 0f00 	cmp.w	fp, #0
 80104be:	bf0c      	ite	eq
 80104c0:	2506      	moveq	r5, #6
 80104c2:	2500      	movne	r5, #0
 80104c4:	4628      	mov	r0, r5
 80104c6:	b005      	add	sp, #20
 80104c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80104cc:	2500      	movs	r5, #0
 80104ce:	462c      	mov	r4, r5
 80104d0:	e7b0      	b.n	8010434 <__gethex+0x68>
 80104d2:	2c00      	cmp	r4, #0
 80104d4:	d1c7      	bne.n	8010466 <__gethex+0x9a>
 80104d6:	4627      	mov	r7, r4
 80104d8:	e7c7      	b.n	801046a <__gethex+0x9e>
 80104da:	464e      	mov	r6, r9
 80104dc:	462f      	mov	r7, r5
 80104de:	2501      	movs	r5, #1
 80104e0:	e7c3      	b.n	801046a <__gethex+0x9e>
 80104e2:	2400      	movs	r4, #0
 80104e4:	1cb1      	adds	r1, r6, #2
 80104e6:	e7cc      	b.n	8010482 <__gethex+0xb6>
 80104e8:	2401      	movs	r4, #1
 80104ea:	e7fb      	b.n	80104e4 <__gethex+0x118>
 80104ec:	fb03 0002 	mla	r0, r3, r2, r0
 80104f0:	e7ce      	b.n	8010490 <__gethex+0xc4>
 80104f2:	4631      	mov	r1, r6
 80104f4:	e7de      	b.n	80104b4 <__gethex+0xe8>
 80104f6:	eba6 0309 	sub.w	r3, r6, r9
 80104fa:	3b01      	subs	r3, #1
 80104fc:	4629      	mov	r1, r5
 80104fe:	2b07      	cmp	r3, #7
 8010500:	dc0a      	bgt.n	8010518 <__gethex+0x14c>
 8010502:	9801      	ldr	r0, [sp, #4]
 8010504:	f000 fc48 	bl	8010d98 <_Balloc>
 8010508:	4604      	mov	r4, r0
 801050a:	b940      	cbnz	r0, 801051e <__gethex+0x152>
 801050c:	4b5c      	ldr	r3, [pc, #368]	@ (8010680 <__gethex+0x2b4>)
 801050e:	4602      	mov	r2, r0
 8010510:	21e4      	movs	r1, #228	@ 0xe4
 8010512:	485c      	ldr	r0, [pc, #368]	@ (8010684 <__gethex+0x2b8>)
 8010514:	f001 f9c8 	bl	80118a8 <__assert_func>
 8010518:	3101      	adds	r1, #1
 801051a:	105b      	asrs	r3, r3, #1
 801051c:	e7ef      	b.n	80104fe <__gethex+0x132>
 801051e:	f100 0a14 	add.w	sl, r0, #20
 8010522:	2300      	movs	r3, #0
 8010524:	4655      	mov	r5, sl
 8010526:	469b      	mov	fp, r3
 8010528:	45b1      	cmp	r9, r6
 801052a:	d337      	bcc.n	801059c <__gethex+0x1d0>
 801052c:	f845 bb04 	str.w	fp, [r5], #4
 8010530:	eba5 050a 	sub.w	r5, r5, sl
 8010534:	10ad      	asrs	r5, r5, #2
 8010536:	6125      	str	r5, [r4, #16]
 8010538:	4658      	mov	r0, fp
 801053a:	f000 fd1f 	bl	8010f7c <__hi0bits>
 801053e:	016d      	lsls	r5, r5, #5
 8010540:	f8d8 6000 	ldr.w	r6, [r8]
 8010544:	1a2d      	subs	r5, r5, r0
 8010546:	42b5      	cmp	r5, r6
 8010548:	dd54      	ble.n	80105f4 <__gethex+0x228>
 801054a:	1bad      	subs	r5, r5, r6
 801054c:	4629      	mov	r1, r5
 801054e:	4620      	mov	r0, r4
 8010550:	f001 f8ab 	bl	80116aa <__any_on>
 8010554:	4681      	mov	r9, r0
 8010556:	b178      	cbz	r0, 8010578 <__gethex+0x1ac>
 8010558:	1e6b      	subs	r3, r5, #1
 801055a:	1159      	asrs	r1, r3, #5
 801055c:	f003 021f 	and.w	r2, r3, #31
 8010560:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8010564:	f04f 0901 	mov.w	r9, #1
 8010568:	fa09 f202 	lsl.w	r2, r9, r2
 801056c:	420a      	tst	r2, r1
 801056e:	d003      	beq.n	8010578 <__gethex+0x1ac>
 8010570:	454b      	cmp	r3, r9
 8010572:	dc36      	bgt.n	80105e2 <__gethex+0x216>
 8010574:	f04f 0902 	mov.w	r9, #2
 8010578:	4629      	mov	r1, r5
 801057a:	4620      	mov	r0, r4
 801057c:	f7ff febe 	bl	80102fc <rshift>
 8010580:	442f      	add	r7, r5
 8010582:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010586:	42bb      	cmp	r3, r7
 8010588:	da42      	bge.n	8010610 <__gethex+0x244>
 801058a:	9801      	ldr	r0, [sp, #4]
 801058c:	4621      	mov	r1, r4
 801058e:	f000 fc43 	bl	8010e18 <_Bfree>
 8010592:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010594:	2300      	movs	r3, #0
 8010596:	6013      	str	r3, [r2, #0]
 8010598:	25a3      	movs	r5, #163	@ 0xa3
 801059a:	e793      	b.n	80104c4 <__gethex+0xf8>
 801059c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80105a0:	2a2e      	cmp	r2, #46	@ 0x2e
 80105a2:	d012      	beq.n	80105ca <__gethex+0x1fe>
 80105a4:	2b20      	cmp	r3, #32
 80105a6:	d104      	bne.n	80105b2 <__gethex+0x1e6>
 80105a8:	f845 bb04 	str.w	fp, [r5], #4
 80105ac:	f04f 0b00 	mov.w	fp, #0
 80105b0:	465b      	mov	r3, fp
 80105b2:	7830      	ldrb	r0, [r6, #0]
 80105b4:	9303      	str	r3, [sp, #12]
 80105b6:	f7ff fef3 	bl	80103a0 <__hexdig_fun>
 80105ba:	9b03      	ldr	r3, [sp, #12]
 80105bc:	f000 000f 	and.w	r0, r0, #15
 80105c0:	4098      	lsls	r0, r3
 80105c2:	ea4b 0b00 	orr.w	fp, fp, r0
 80105c6:	3304      	adds	r3, #4
 80105c8:	e7ae      	b.n	8010528 <__gethex+0x15c>
 80105ca:	45b1      	cmp	r9, r6
 80105cc:	d8ea      	bhi.n	80105a4 <__gethex+0x1d8>
 80105ce:	492b      	ldr	r1, [pc, #172]	@ (801067c <__gethex+0x2b0>)
 80105d0:	9303      	str	r3, [sp, #12]
 80105d2:	2201      	movs	r2, #1
 80105d4:	4630      	mov	r0, r6
 80105d6:	f7fe ff7a 	bl	800f4ce <strncmp>
 80105da:	9b03      	ldr	r3, [sp, #12]
 80105dc:	2800      	cmp	r0, #0
 80105de:	d1e1      	bne.n	80105a4 <__gethex+0x1d8>
 80105e0:	e7a2      	b.n	8010528 <__gethex+0x15c>
 80105e2:	1ea9      	subs	r1, r5, #2
 80105e4:	4620      	mov	r0, r4
 80105e6:	f001 f860 	bl	80116aa <__any_on>
 80105ea:	2800      	cmp	r0, #0
 80105ec:	d0c2      	beq.n	8010574 <__gethex+0x1a8>
 80105ee:	f04f 0903 	mov.w	r9, #3
 80105f2:	e7c1      	b.n	8010578 <__gethex+0x1ac>
 80105f4:	da09      	bge.n	801060a <__gethex+0x23e>
 80105f6:	1b75      	subs	r5, r6, r5
 80105f8:	4621      	mov	r1, r4
 80105fa:	9801      	ldr	r0, [sp, #4]
 80105fc:	462a      	mov	r2, r5
 80105fe:	f000 fe1b 	bl	8011238 <__lshift>
 8010602:	1b7f      	subs	r7, r7, r5
 8010604:	4604      	mov	r4, r0
 8010606:	f100 0a14 	add.w	sl, r0, #20
 801060a:	f04f 0900 	mov.w	r9, #0
 801060e:	e7b8      	b.n	8010582 <__gethex+0x1b6>
 8010610:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8010614:	42bd      	cmp	r5, r7
 8010616:	dd6f      	ble.n	80106f8 <__gethex+0x32c>
 8010618:	1bed      	subs	r5, r5, r7
 801061a:	42ae      	cmp	r6, r5
 801061c:	dc34      	bgt.n	8010688 <__gethex+0x2bc>
 801061e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010622:	2b02      	cmp	r3, #2
 8010624:	d022      	beq.n	801066c <__gethex+0x2a0>
 8010626:	2b03      	cmp	r3, #3
 8010628:	d024      	beq.n	8010674 <__gethex+0x2a8>
 801062a:	2b01      	cmp	r3, #1
 801062c:	d115      	bne.n	801065a <__gethex+0x28e>
 801062e:	42ae      	cmp	r6, r5
 8010630:	d113      	bne.n	801065a <__gethex+0x28e>
 8010632:	2e01      	cmp	r6, #1
 8010634:	d10b      	bne.n	801064e <__gethex+0x282>
 8010636:	9a02      	ldr	r2, [sp, #8]
 8010638:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801063c:	6013      	str	r3, [r2, #0]
 801063e:	2301      	movs	r3, #1
 8010640:	6123      	str	r3, [r4, #16]
 8010642:	f8ca 3000 	str.w	r3, [sl]
 8010646:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010648:	2562      	movs	r5, #98	@ 0x62
 801064a:	601c      	str	r4, [r3, #0]
 801064c:	e73a      	b.n	80104c4 <__gethex+0xf8>
 801064e:	1e71      	subs	r1, r6, #1
 8010650:	4620      	mov	r0, r4
 8010652:	f001 f82a 	bl	80116aa <__any_on>
 8010656:	2800      	cmp	r0, #0
 8010658:	d1ed      	bne.n	8010636 <__gethex+0x26a>
 801065a:	9801      	ldr	r0, [sp, #4]
 801065c:	4621      	mov	r1, r4
 801065e:	f000 fbdb 	bl	8010e18 <_Bfree>
 8010662:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010664:	2300      	movs	r3, #0
 8010666:	6013      	str	r3, [r2, #0]
 8010668:	2550      	movs	r5, #80	@ 0x50
 801066a:	e72b      	b.n	80104c4 <__gethex+0xf8>
 801066c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801066e:	2b00      	cmp	r3, #0
 8010670:	d1f3      	bne.n	801065a <__gethex+0x28e>
 8010672:	e7e0      	b.n	8010636 <__gethex+0x26a>
 8010674:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010676:	2b00      	cmp	r3, #0
 8010678:	d1dd      	bne.n	8010636 <__gethex+0x26a>
 801067a:	e7ee      	b.n	801065a <__gethex+0x28e>
 801067c:	08012b9c 	.word	0x08012b9c
 8010680:	08012c22 	.word	0x08012c22
 8010684:	08012c33 	.word	0x08012c33
 8010688:	1e6f      	subs	r7, r5, #1
 801068a:	f1b9 0f00 	cmp.w	r9, #0
 801068e:	d130      	bne.n	80106f2 <__gethex+0x326>
 8010690:	b127      	cbz	r7, 801069c <__gethex+0x2d0>
 8010692:	4639      	mov	r1, r7
 8010694:	4620      	mov	r0, r4
 8010696:	f001 f808 	bl	80116aa <__any_on>
 801069a:	4681      	mov	r9, r0
 801069c:	117a      	asrs	r2, r7, #5
 801069e:	2301      	movs	r3, #1
 80106a0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80106a4:	f007 071f 	and.w	r7, r7, #31
 80106a8:	40bb      	lsls	r3, r7
 80106aa:	4213      	tst	r3, r2
 80106ac:	4629      	mov	r1, r5
 80106ae:	4620      	mov	r0, r4
 80106b0:	bf18      	it	ne
 80106b2:	f049 0902 	orrne.w	r9, r9, #2
 80106b6:	f7ff fe21 	bl	80102fc <rshift>
 80106ba:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80106be:	1b76      	subs	r6, r6, r5
 80106c0:	2502      	movs	r5, #2
 80106c2:	f1b9 0f00 	cmp.w	r9, #0
 80106c6:	d047      	beq.n	8010758 <__gethex+0x38c>
 80106c8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80106cc:	2b02      	cmp	r3, #2
 80106ce:	d015      	beq.n	80106fc <__gethex+0x330>
 80106d0:	2b03      	cmp	r3, #3
 80106d2:	d017      	beq.n	8010704 <__gethex+0x338>
 80106d4:	2b01      	cmp	r3, #1
 80106d6:	d109      	bne.n	80106ec <__gethex+0x320>
 80106d8:	f019 0f02 	tst.w	r9, #2
 80106dc:	d006      	beq.n	80106ec <__gethex+0x320>
 80106de:	f8da 3000 	ldr.w	r3, [sl]
 80106e2:	ea49 0903 	orr.w	r9, r9, r3
 80106e6:	f019 0f01 	tst.w	r9, #1
 80106ea:	d10e      	bne.n	801070a <__gethex+0x33e>
 80106ec:	f045 0510 	orr.w	r5, r5, #16
 80106f0:	e032      	b.n	8010758 <__gethex+0x38c>
 80106f2:	f04f 0901 	mov.w	r9, #1
 80106f6:	e7d1      	b.n	801069c <__gethex+0x2d0>
 80106f8:	2501      	movs	r5, #1
 80106fa:	e7e2      	b.n	80106c2 <__gethex+0x2f6>
 80106fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80106fe:	f1c3 0301 	rsb	r3, r3, #1
 8010702:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010704:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010706:	2b00      	cmp	r3, #0
 8010708:	d0f0      	beq.n	80106ec <__gethex+0x320>
 801070a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801070e:	f104 0314 	add.w	r3, r4, #20
 8010712:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8010716:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801071a:	f04f 0c00 	mov.w	ip, #0
 801071e:	4618      	mov	r0, r3
 8010720:	f853 2b04 	ldr.w	r2, [r3], #4
 8010724:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8010728:	d01b      	beq.n	8010762 <__gethex+0x396>
 801072a:	3201      	adds	r2, #1
 801072c:	6002      	str	r2, [r0, #0]
 801072e:	2d02      	cmp	r5, #2
 8010730:	f104 0314 	add.w	r3, r4, #20
 8010734:	d13c      	bne.n	80107b0 <__gethex+0x3e4>
 8010736:	f8d8 2000 	ldr.w	r2, [r8]
 801073a:	3a01      	subs	r2, #1
 801073c:	42b2      	cmp	r2, r6
 801073e:	d109      	bne.n	8010754 <__gethex+0x388>
 8010740:	1171      	asrs	r1, r6, #5
 8010742:	2201      	movs	r2, #1
 8010744:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010748:	f006 061f 	and.w	r6, r6, #31
 801074c:	fa02 f606 	lsl.w	r6, r2, r6
 8010750:	421e      	tst	r6, r3
 8010752:	d13a      	bne.n	80107ca <__gethex+0x3fe>
 8010754:	f045 0520 	orr.w	r5, r5, #32
 8010758:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801075a:	601c      	str	r4, [r3, #0]
 801075c:	9b02      	ldr	r3, [sp, #8]
 801075e:	601f      	str	r7, [r3, #0]
 8010760:	e6b0      	b.n	80104c4 <__gethex+0xf8>
 8010762:	4299      	cmp	r1, r3
 8010764:	f843 cc04 	str.w	ip, [r3, #-4]
 8010768:	d8d9      	bhi.n	801071e <__gethex+0x352>
 801076a:	68a3      	ldr	r3, [r4, #8]
 801076c:	459b      	cmp	fp, r3
 801076e:	db17      	blt.n	80107a0 <__gethex+0x3d4>
 8010770:	6861      	ldr	r1, [r4, #4]
 8010772:	9801      	ldr	r0, [sp, #4]
 8010774:	3101      	adds	r1, #1
 8010776:	f000 fb0f 	bl	8010d98 <_Balloc>
 801077a:	4681      	mov	r9, r0
 801077c:	b918      	cbnz	r0, 8010786 <__gethex+0x3ba>
 801077e:	4b1a      	ldr	r3, [pc, #104]	@ (80107e8 <__gethex+0x41c>)
 8010780:	4602      	mov	r2, r0
 8010782:	2184      	movs	r1, #132	@ 0x84
 8010784:	e6c5      	b.n	8010512 <__gethex+0x146>
 8010786:	6922      	ldr	r2, [r4, #16]
 8010788:	3202      	adds	r2, #2
 801078a:	f104 010c 	add.w	r1, r4, #12
 801078e:	0092      	lsls	r2, r2, #2
 8010790:	300c      	adds	r0, #12
 8010792:	f7fe fef1 	bl	800f578 <memcpy>
 8010796:	4621      	mov	r1, r4
 8010798:	9801      	ldr	r0, [sp, #4]
 801079a:	f000 fb3d 	bl	8010e18 <_Bfree>
 801079e:	464c      	mov	r4, r9
 80107a0:	6923      	ldr	r3, [r4, #16]
 80107a2:	1c5a      	adds	r2, r3, #1
 80107a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80107a8:	6122      	str	r2, [r4, #16]
 80107aa:	2201      	movs	r2, #1
 80107ac:	615a      	str	r2, [r3, #20]
 80107ae:	e7be      	b.n	801072e <__gethex+0x362>
 80107b0:	6922      	ldr	r2, [r4, #16]
 80107b2:	455a      	cmp	r2, fp
 80107b4:	dd0b      	ble.n	80107ce <__gethex+0x402>
 80107b6:	2101      	movs	r1, #1
 80107b8:	4620      	mov	r0, r4
 80107ba:	f7ff fd9f 	bl	80102fc <rshift>
 80107be:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80107c2:	3701      	adds	r7, #1
 80107c4:	42bb      	cmp	r3, r7
 80107c6:	f6ff aee0 	blt.w	801058a <__gethex+0x1be>
 80107ca:	2501      	movs	r5, #1
 80107cc:	e7c2      	b.n	8010754 <__gethex+0x388>
 80107ce:	f016 061f 	ands.w	r6, r6, #31
 80107d2:	d0fa      	beq.n	80107ca <__gethex+0x3fe>
 80107d4:	4453      	add	r3, sl
 80107d6:	f1c6 0620 	rsb	r6, r6, #32
 80107da:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80107de:	f000 fbcd 	bl	8010f7c <__hi0bits>
 80107e2:	42b0      	cmp	r0, r6
 80107e4:	dbe7      	blt.n	80107b6 <__gethex+0x3ea>
 80107e6:	e7f0      	b.n	80107ca <__gethex+0x3fe>
 80107e8:	08012c22 	.word	0x08012c22

080107ec <L_shift>:
 80107ec:	f1c2 0208 	rsb	r2, r2, #8
 80107f0:	0092      	lsls	r2, r2, #2
 80107f2:	b570      	push	{r4, r5, r6, lr}
 80107f4:	f1c2 0620 	rsb	r6, r2, #32
 80107f8:	6843      	ldr	r3, [r0, #4]
 80107fa:	6804      	ldr	r4, [r0, #0]
 80107fc:	fa03 f506 	lsl.w	r5, r3, r6
 8010800:	432c      	orrs	r4, r5
 8010802:	40d3      	lsrs	r3, r2
 8010804:	6004      	str	r4, [r0, #0]
 8010806:	f840 3f04 	str.w	r3, [r0, #4]!
 801080a:	4288      	cmp	r0, r1
 801080c:	d3f4      	bcc.n	80107f8 <L_shift+0xc>
 801080e:	bd70      	pop	{r4, r5, r6, pc}

08010810 <__match>:
 8010810:	b530      	push	{r4, r5, lr}
 8010812:	6803      	ldr	r3, [r0, #0]
 8010814:	3301      	adds	r3, #1
 8010816:	f811 4b01 	ldrb.w	r4, [r1], #1
 801081a:	b914      	cbnz	r4, 8010822 <__match+0x12>
 801081c:	6003      	str	r3, [r0, #0]
 801081e:	2001      	movs	r0, #1
 8010820:	bd30      	pop	{r4, r5, pc}
 8010822:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010826:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801082a:	2d19      	cmp	r5, #25
 801082c:	bf98      	it	ls
 801082e:	3220      	addls	r2, #32
 8010830:	42a2      	cmp	r2, r4
 8010832:	d0f0      	beq.n	8010816 <__match+0x6>
 8010834:	2000      	movs	r0, #0
 8010836:	e7f3      	b.n	8010820 <__match+0x10>

08010838 <__hexnan>:
 8010838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801083c:	680b      	ldr	r3, [r1, #0]
 801083e:	6801      	ldr	r1, [r0, #0]
 8010840:	115e      	asrs	r6, r3, #5
 8010842:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010846:	f013 031f 	ands.w	r3, r3, #31
 801084a:	b087      	sub	sp, #28
 801084c:	bf18      	it	ne
 801084e:	3604      	addne	r6, #4
 8010850:	2500      	movs	r5, #0
 8010852:	1f37      	subs	r7, r6, #4
 8010854:	4682      	mov	sl, r0
 8010856:	4690      	mov	r8, r2
 8010858:	9301      	str	r3, [sp, #4]
 801085a:	f846 5c04 	str.w	r5, [r6, #-4]
 801085e:	46b9      	mov	r9, r7
 8010860:	463c      	mov	r4, r7
 8010862:	9502      	str	r5, [sp, #8]
 8010864:	46ab      	mov	fp, r5
 8010866:	784a      	ldrb	r2, [r1, #1]
 8010868:	1c4b      	adds	r3, r1, #1
 801086a:	9303      	str	r3, [sp, #12]
 801086c:	b342      	cbz	r2, 80108c0 <__hexnan+0x88>
 801086e:	4610      	mov	r0, r2
 8010870:	9105      	str	r1, [sp, #20]
 8010872:	9204      	str	r2, [sp, #16]
 8010874:	f7ff fd94 	bl	80103a0 <__hexdig_fun>
 8010878:	2800      	cmp	r0, #0
 801087a:	d151      	bne.n	8010920 <__hexnan+0xe8>
 801087c:	9a04      	ldr	r2, [sp, #16]
 801087e:	9905      	ldr	r1, [sp, #20]
 8010880:	2a20      	cmp	r2, #32
 8010882:	d818      	bhi.n	80108b6 <__hexnan+0x7e>
 8010884:	9b02      	ldr	r3, [sp, #8]
 8010886:	459b      	cmp	fp, r3
 8010888:	dd13      	ble.n	80108b2 <__hexnan+0x7a>
 801088a:	454c      	cmp	r4, r9
 801088c:	d206      	bcs.n	801089c <__hexnan+0x64>
 801088e:	2d07      	cmp	r5, #7
 8010890:	dc04      	bgt.n	801089c <__hexnan+0x64>
 8010892:	462a      	mov	r2, r5
 8010894:	4649      	mov	r1, r9
 8010896:	4620      	mov	r0, r4
 8010898:	f7ff ffa8 	bl	80107ec <L_shift>
 801089c:	4544      	cmp	r4, r8
 801089e:	d952      	bls.n	8010946 <__hexnan+0x10e>
 80108a0:	2300      	movs	r3, #0
 80108a2:	f1a4 0904 	sub.w	r9, r4, #4
 80108a6:	f844 3c04 	str.w	r3, [r4, #-4]
 80108aa:	f8cd b008 	str.w	fp, [sp, #8]
 80108ae:	464c      	mov	r4, r9
 80108b0:	461d      	mov	r5, r3
 80108b2:	9903      	ldr	r1, [sp, #12]
 80108b4:	e7d7      	b.n	8010866 <__hexnan+0x2e>
 80108b6:	2a29      	cmp	r2, #41	@ 0x29
 80108b8:	d157      	bne.n	801096a <__hexnan+0x132>
 80108ba:	3102      	adds	r1, #2
 80108bc:	f8ca 1000 	str.w	r1, [sl]
 80108c0:	f1bb 0f00 	cmp.w	fp, #0
 80108c4:	d051      	beq.n	801096a <__hexnan+0x132>
 80108c6:	454c      	cmp	r4, r9
 80108c8:	d206      	bcs.n	80108d8 <__hexnan+0xa0>
 80108ca:	2d07      	cmp	r5, #7
 80108cc:	dc04      	bgt.n	80108d8 <__hexnan+0xa0>
 80108ce:	462a      	mov	r2, r5
 80108d0:	4649      	mov	r1, r9
 80108d2:	4620      	mov	r0, r4
 80108d4:	f7ff ff8a 	bl	80107ec <L_shift>
 80108d8:	4544      	cmp	r4, r8
 80108da:	d936      	bls.n	801094a <__hexnan+0x112>
 80108dc:	f1a8 0204 	sub.w	r2, r8, #4
 80108e0:	4623      	mov	r3, r4
 80108e2:	f853 1b04 	ldr.w	r1, [r3], #4
 80108e6:	f842 1f04 	str.w	r1, [r2, #4]!
 80108ea:	429f      	cmp	r7, r3
 80108ec:	d2f9      	bcs.n	80108e2 <__hexnan+0xaa>
 80108ee:	1b3b      	subs	r3, r7, r4
 80108f0:	f023 0303 	bic.w	r3, r3, #3
 80108f4:	3304      	adds	r3, #4
 80108f6:	3401      	adds	r4, #1
 80108f8:	3e03      	subs	r6, #3
 80108fa:	42b4      	cmp	r4, r6
 80108fc:	bf88      	it	hi
 80108fe:	2304      	movhi	r3, #4
 8010900:	4443      	add	r3, r8
 8010902:	2200      	movs	r2, #0
 8010904:	f843 2b04 	str.w	r2, [r3], #4
 8010908:	429f      	cmp	r7, r3
 801090a:	d2fb      	bcs.n	8010904 <__hexnan+0xcc>
 801090c:	683b      	ldr	r3, [r7, #0]
 801090e:	b91b      	cbnz	r3, 8010918 <__hexnan+0xe0>
 8010910:	4547      	cmp	r7, r8
 8010912:	d128      	bne.n	8010966 <__hexnan+0x12e>
 8010914:	2301      	movs	r3, #1
 8010916:	603b      	str	r3, [r7, #0]
 8010918:	2005      	movs	r0, #5
 801091a:	b007      	add	sp, #28
 801091c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010920:	3501      	adds	r5, #1
 8010922:	2d08      	cmp	r5, #8
 8010924:	f10b 0b01 	add.w	fp, fp, #1
 8010928:	dd06      	ble.n	8010938 <__hexnan+0x100>
 801092a:	4544      	cmp	r4, r8
 801092c:	d9c1      	bls.n	80108b2 <__hexnan+0x7a>
 801092e:	2300      	movs	r3, #0
 8010930:	f844 3c04 	str.w	r3, [r4, #-4]
 8010934:	2501      	movs	r5, #1
 8010936:	3c04      	subs	r4, #4
 8010938:	6822      	ldr	r2, [r4, #0]
 801093a:	f000 000f 	and.w	r0, r0, #15
 801093e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8010942:	6020      	str	r0, [r4, #0]
 8010944:	e7b5      	b.n	80108b2 <__hexnan+0x7a>
 8010946:	2508      	movs	r5, #8
 8010948:	e7b3      	b.n	80108b2 <__hexnan+0x7a>
 801094a:	9b01      	ldr	r3, [sp, #4]
 801094c:	2b00      	cmp	r3, #0
 801094e:	d0dd      	beq.n	801090c <__hexnan+0xd4>
 8010950:	f1c3 0320 	rsb	r3, r3, #32
 8010954:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010958:	40da      	lsrs	r2, r3
 801095a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801095e:	4013      	ands	r3, r2
 8010960:	f846 3c04 	str.w	r3, [r6, #-4]
 8010964:	e7d2      	b.n	801090c <__hexnan+0xd4>
 8010966:	3f04      	subs	r7, #4
 8010968:	e7d0      	b.n	801090c <__hexnan+0xd4>
 801096a:	2004      	movs	r0, #4
 801096c:	e7d5      	b.n	801091a <__hexnan+0xe2>

0801096e <__ssputs_r>:
 801096e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010972:	688e      	ldr	r6, [r1, #8]
 8010974:	461f      	mov	r7, r3
 8010976:	42be      	cmp	r6, r7
 8010978:	680b      	ldr	r3, [r1, #0]
 801097a:	4682      	mov	sl, r0
 801097c:	460c      	mov	r4, r1
 801097e:	4690      	mov	r8, r2
 8010980:	d82d      	bhi.n	80109de <__ssputs_r+0x70>
 8010982:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010986:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801098a:	d026      	beq.n	80109da <__ssputs_r+0x6c>
 801098c:	6965      	ldr	r5, [r4, #20]
 801098e:	6909      	ldr	r1, [r1, #16]
 8010990:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010994:	eba3 0901 	sub.w	r9, r3, r1
 8010998:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801099c:	1c7b      	adds	r3, r7, #1
 801099e:	444b      	add	r3, r9
 80109a0:	106d      	asrs	r5, r5, #1
 80109a2:	429d      	cmp	r5, r3
 80109a4:	bf38      	it	cc
 80109a6:	461d      	movcc	r5, r3
 80109a8:	0553      	lsls	r3, r2, #21
 80109aa:	d527      	bpl.n	80109fc <__ssputs_r+0x8e>
 80109ac:	4629      	mov	r1, r5
 80109ae:	f7fd fb7f 	bl	800e0b0 <_malloc_r>
 80109b2:	4606      	mov	r6, r0
 80109b4:	b360      	cbz	r0, 8010a10 <__ssputs_r+0xa2>
 80109b6:	6921      	ldr	r1, [r4, #16]
 80109b8:	464a      	mov	r2, r9
 80109ba:	f7fe fddd 	bl	800f578 <memcpy>
 80109be:	89a3      	ldrh	r3, [r4, #12]
 80109c0:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80109c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80109c8:	81a3      	strh	r3, [r4, #12]
 80109ca:	6126      	str	r6, [r4, #16]
 80109cc:	6165      	str	r5, [r4, #20]
 80109ce:	444e      	add	r6, r9
 80109d0:	eba5 0509 	sub.w	r5, r5, r9
 80109d4:	6026      	str	r6, [r4, #0]
 80109d6:	60a5      	str	r5, [r4, #8]
 80109d8:	463e      	mov	r6, r7
 80109da:	42be      	cmp	r6, r7
 80109dc:	d900      	bls.n	80109e0 <__ssputs_r+0x72>
 80109de:	463e      	mov	r6, r7
 80109e0:	6820      	ldr	r0, [r4, #0]
 80109e2:	4632      	mov	r2, r6
 80109e4:	4641      	mov	r1, r8
 80109e6:	f000 feff 	bl	80117e8 <memmove>
 80109ea:	68a3      	ldr	r3, [r4, #8]
 80109ec:	1b9b      	subs	r3, r3, r6
 80109ee:	60a3      	str	r3, [r4, #8]
 80109f0:	6823      	ldr	r3, [r4, #0]
 80109f2:	4433      	add	r3, r6
 80109f4:	6023      	str	r3, [r4, #0]
 80109f6:	2000      	movs	r0, #0
 80109f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80109fc:	462a      	mov	r2, r5
 80109fe:	f000 feb8 	bl	8011772 <_realloc_r>
 8010a02:	4606      	mov	r6, r0
 8010a04:	2800      	cmp	r0, #0
 8010a06:	d1e0      	bne.n	80109ca <__ssputs_r+0x5c>
 8010a08:	6921      	ldr	r1, [r4, #16]
 8010a0a:	4650      	mov	r0, sl
 8010a0c:	f7ff fc2c 	bl	8010268 <_free_r>
 8010a10:	230c      	movs	r3, #12
 8010a12:	f8ca 3000 	str.w	r3, [sl]
 8010a16:	89a3      	ldrh	r3, [r4, #12]
 8010a18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010a1c:	81a3      	strh	r3, [r4, #12]
 8010a1e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010a22:	e7e9      	b.n	80109f8 <__ssputs_r+0x8a>

08010a24 <_svfiprintf_r>:
 8010a24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a28:	4698      	mov	r8, r3
 8010a2a:	898b      	ldrh	r3, [r1, #12]
 8010a2c:	061b      	lsls	r3, r3, #24
 8010a2e:	b09d      	sub	sp, #116	@ 0x74
 8010a30:	4607      	mov	r7, r0
 8010a32:	460d      	mov	r5, r1
 8010a34:	4614      	mov	r4, r2
 8010a36:	d510      	bpl.n	8010a5a <_svfiprintf_r+0x36>
 8010a38:	690b      	ldr	r3, [r1, #16]
 8010a3a:	b973      	cbnz	r3, 8010a5a <_svfiprintf_r+0x36>
 8010a3c:	2140      	movs	r1, #64	@ 0x40
 8010a3e:	f7fd fb37 	bl	800e0b0 <_malloc_r>
 8010a42:	6028      	str	r0, [r5, #0]
 8010a44:	6128      	str	r0, [r5, #16]
 8010a46:	b930      	cbnz	r0, 8010a56 <_svfiprintf_r+0x32>
 8010a48:	230c      	movs	r3, #12
 8010a4a:	603b      	str	r3, [r7, #0]
 8010a4c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010a50:	b01d      	add	sp, #116	@ 0x74
 8010a52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a56:	2340      	movs	r3, #64	@ 0x40
 8010a58:	616b      	str	r3, [r5, #20]
 8010a5a:	2300      	movs	r3, #0
 8010a5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8010a5e:	2320      	movs	r3, #32
 8010a60:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010a64:	f8cd 800c 	str.w	r8, [sp, #12]
 8010a68:	2330      	movs	r3, #48	@ 0x30
 8010a6a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8010c08 <_svfiprintf_r+0x1e4>
 8010a6e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010a72:	f04f 0901 	mov.w	r9, #1
 8010a76:	4623      	mov	r3, r4
 8010a78:	469a      	mov	sl, r3
 8010a7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010a7e:	b10a      	cbz	r2, 8010a84 <_svfiprintf_r+0x60>
 8010a80:	2a25      	cmp	r2, #37	@ 0x25
 8010a82:	d1f9      	bne.n	8010a78 <_svfiprintf_r+0x54>
 8010a84:	ebba 0b04 	subs.w	fp, sl, r4
 8010a88:	d00b      	beq.n	8010aa2 <_svfiprintf_r+0x7e>
 8010a8a:	465b      	mov	r3, fp
 8010a8c:	4622      	mov	r2, r4
 8010a8e:	4629      	mov	r1, r5
 8010a90:	4638      	mov	r0, r7
 8010a92:	f7ff ff6c 	bl	801096e <__ssputs_r>
 8010a96:	3001      	adds	r0, #1
 8010a98:	f000 80a7 	beq.w	8010bea <_svfiprintf_r+0x1c6>
 8010a9c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010a9e:	445a      	add	r2, fp
 8010aa0:	9209      	str	r2, [sp, #36]	@ 0x24
 8010aa2:	f89a 3000 	ldrb.w	r3, [sl]
 8010aa6:	2b00      	cmp	r3, #0
 8010aa8:	f000 809f 	beq.w	8010bea <_svfiprintf_r+0x1c6>
 8010aac:	2300      	movs	r3, #0
 8010aae:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010ab2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010ab6:	f10a 0a01 	add.w	sl, sl, #1
 8010aba:	9304      	str	r3, [sp, #16]
 8010abc:	9307      	str	r3, [sp, #28]
 8010abe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010ac2:	931a      	str	r3, [sp, #104]	@ 0x68
 8010ac4:	4654      	mov	r4, sl
 8010ac6:	2205      	movs	r2, #5
 8010ac8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010acc:	484e      	ldr	r0, [pc, #312]	@ (8010c08 <_svfiprintf_r+0x1e4>)
 8010ace:	f7ef fb8f 	bl	80001f0 <memchr>
 8010ad2:	9a04      	ldr	r2, [sp, #16]
 8010ad4:	b9d8      	cbnz	r0, 8010b0e <_svfiprintf_r+0xea>
 8010ad6:	06d0      	lsls	r0, r2, #27
 8010ad8:	bf44      	itt	mi
 8010ada:	2320      	movmi	r3, #32
 8010adc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010ae0:	0711      	lsls	r1, r2, #28
 8010ae2:	bf44      	itt	mi
 8010ae4:	232b      	movmi	r3, #43	@ 0x2b
 8010ae6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010aea:	f89a 3000 	ldrb.w	r3, [sl]
 8010aee:	2b2a      	cmp	r3, #42	@ 0x2a
 8010af0:	d015      	beq.n	8010b1e <_svfiprintf_r+0xfa>
 8010af2:	9a07      	ldr	r2, [sp, #28]
 8010af4:	4654      	mov	r4, sl
 8010af6:	2000      	movs	r0, #0
 8010af8:	f04f 0c0a 	mov.w	ip, #10
 8010afc:	4621      	mov	r1, r4
 8010afe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010b02:	3b30      	subs	r3, #48	@ 0x30
 8010b04:	2b09      	cmp	r3, #9
 8010b06:	d94b      	bls.n	8010ba0 <_svfiprintf_r+0x17c>
 8010b08:	b1b0      	cbz	r0, 8010b38 <_svfiprintf_r+0x114>
 8010b0a:	9207      	str	r2, [sp, #28]
 8010b0c:	e014      	b.n	8010b38 <_svfiprintf_r+0x114>
 8010b0e:	eba0 0308 	sub.w	r3, r0, r8
 8010b12:	fa09 f303 	lsl.w	r3, r9, r3
 8010b16:	4313      	orrs	r3, r2
 8010b18:	9304      	str	r3, [sp, #16]
 8010b1a:	46a2      	mov	sl, r4
 8010b1c:	e7d2      	b.n	8010ac4 <_svfiprintf_r+0xa0>
 8010b1e:	9b03      	ldr	r3, [sp, #12]
 8010b20:	1d19      	adds	r1, r3, #4
 8010b22:	681b      	ldr	r3, [r3, #0]
 8010b24:	9103      	str	r1, [sp, #12]
 8010b26:	2b00      	cmp	r3, #0
 8010b28:	bfbb      	ittet	lt
 8010b2a:	425b      	neglt	r3, r3
 8010b2c:	f042 0202 	orrlt.w	r2, r2, #2
 8010b30:	9307      	strge	r3, [sp, #28]
 8010b32:	9307      	strlt	r3, [sp, #28]
 8010b34:	bfb8      	it	lt
 8010b36:	9204      	strlt	r2, [sp, #16]
 8010b38:	7823      	ldrb	r3, [r4, #0]
 8010b3a:	2b2e      	cmp	r3, #46	@ 0x2e
 8010b3c:	d10a      	bne.n	8010b54 <_svfiprintf_r+0x130>
 8010b3e:	7863      	ldrb	r3, [r4, #1]
 8010b40:	2b2a      	cmp	r3, #42	@ 0x2a
 8010b42:	d132      	bne.n	8010baa <_svfiprintf_r+0x186>
 8010b44:	9b03      	ldr	r3, [sp, #12]
 8010b46:	1d1a      	adds	r2, r3, #4
 8010b48:	681b      	ldr	r3, [r3, #0]
 8010b4a:	9203      	str	r2, [sp, #12]
 8010b4c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010b50:	3402      	adds	r4, #2
 8010b52:	9305      	str	r3, [sp, #20]
 8010b54:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8010c18 <_svfiprintf_r+0x1f4>
 8010b58:	7821      	ldrb	r1, [r4, #0]
 8010b5a:	2203      	movs	r2, #3
 8010b5c:	4650      	mov	r0, sl
 8010b5e:	f7ef fb47 	bl	80001f0 <memchr>
 8010b62:	b138      	cbz	r0, 8010b74 <_svfiprintf_r+0x150>
 8010b64:	9b04      	ldr	r3, [sp, #16]
 8010b66:	eba0 000a 	sub.w	r0, r0, sl
 8010b6a:	2240      	movs	r2, #64	@ 0x40
 8010b6c:	4082      	lsls	r2, r0
 8010b6e:	4313      	orrs	r3, r2
 8010b70:	3401      	adds	r4, #1
 8010b72:	9304      	str	r3, [sp, #16]
 8010b74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010b78:	4824      	ldr	r0, [pc, #144]	@ (8010c0c <_svfiprintf_r+0x1e8>)
 8010b7a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010b7e:	2206      	movs	r2, #6
 8010b80:	f7ef fb36 	bl	80001f0 <memchr>
 8010b84:	2800      	cmp	r0, #0
 8010b86:	d036      	beq.n	8010bf6 <_svfiprintf_r+0x1d2>
 8010b88:	4b21      	ldr	r3, [pc, #132]	@ (8010c10 <_svfiprintf_r+0x1ec>)
 8010b8a:	bb1b      	cbnz	r3, 8010bd4 <_svfiprintf_r+0x1b0>
 8010b8c:	9b03      	ldr	r3, [sp, #12]
 8010b8e:	3307      	adds	r3, #7
 8010b90:	f023 0307 	bic.w	r3, r3, #7
 8010b94:	3308      	adds	r3, #8
 8010b96:	9303      	str	r3, [sp, #12]
 8010b98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010b9a:	4433      	add	r3, r6
 8010b9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8010b9e:	e76a      	b.n	8010a76 <_svfiprintf_r+0x52>
 8010ba0:	fb0c 3202 	mla	r2, ip, r2, r3
 8010ba4:	460c      	mov	r4, r1
 8010ba6:	2001      	movs	r0, #1
 8010ba8:	e7a8      	b.n	8010afc <_svfiprintf_r+0xd8>
 8010baa:	2300      	movs	r3, #0
 8010bac:	3401      	adds	r4, #1
 8010bae:	9305      	str	r3, [sp, #20]
 8010bb0:	4619      	mov	r1, r3
 8010bb2:	f04f 0c0a 	mov.w	ip, #10
 8010bb6:	4620      	mov	r0, r4
 8010bb8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010bbc:	3a30      	subs	r2, #48	@ 0x30
 8010bbe:	2a09      	cmp	r2, #9
 8010bc0:	d903      	bls.n	8010bca <_svfiprintf_r+0x1a6>
 8010bc2:	2b00      	cmp	r3, #0
 8010bc4:	d0c6      	beq.n	8010b54 <_svfiprintf_r+0x130>
 8010bc6:	9105      	str	r1, [sp, #20]
 8010bc8:	e7c4      	b.n	8010b54 <_svfiprintf_r+0x130>
 8010bca:	fb0c 2101 	mla	r1, ip, r1, r2
 8010bce:	4604      	mov	r4, r0
 8010bd0:	2301      	movs	r3, #1
 8010bd2:	e7f0      	b.n	8010bb6 <_svfiprintf_r+0x192>
 8010bd4:	ab03      	add	r3, sp, #12
 8010bd6:	9300      	str	r3, [sp, #0]
 8010bd8:	462a      	mov	r2, r5
 8010bda:	4b0e      	ldr	r3, [pc, #56]	@ (8010c14 <_svfiprintf_r+0x1f0>)
 8010bdc:	a904      	add	r1, sp, #16
 8010bde:	4638      	mov	r0, r7
 8010be0:	f7fd f80a 	bl	800dbf8 <_printf_float>
 8010be4:	1c42      	adds	r2, r0, #1
 8010be6:	4606      	mov	r6, r0
 8010be8:	d1d6      	bne.n	8010b98 <_svfiprintf_r+0x174>
 8010bea:	89ab      	ldrh	r3, [r5, #12]
 8010bec:	065b      	lsls	r3, r3, #25
 8010bee:	f53f af2d 	bmi.w	8010a4c <_svfiprintf_r+0x28>
 8010bf2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010bf4:	e72c      	b.n	8010a50 <_svfiprintf_r+0x2c>
 8010bf6:	ab03      	add	r3, sp, #12
 8010bf8:	9300      	str	r3, [sp, #0]
 8010bfa:	462a      	mov	r2, r5
 8010bfc:	4b05      	ldr	r3, [pc, #20]	@ (8010c14 <_svfiprintf_r+0x1f0>)
 8010bfe:	a904      	add	r1, sp, #16
 8010c00:	4638      	mov	r0, r7
 8010c02:	f7fd fb43 	bl	800e28c <_printf_i>
 8010c06:	e7ed      	b.n	8010be4 <_svfiprintf_r+0x1c0>
 8010c08:	08012c93 	.word	0x08012c93
 8010c0c:	08012c9d 	.word	0x08012c9d
 8010c10:	0800dbf9 	.word	0x0800dbf9
 8010c14:	0801096f 	.word	0x0801096f
 8010c18:	08012c99 	.word	0x08012c99

08010c1c <__ascii_mbtowc>:
 8010c1c:	b082      	sub	sp, #8
 8010c1e:	b901      	cbnz	r1, 8010c22 <__ascii_mbtowc+0x6>
 8010c20:	a901      	add	r1, sp, #4
 8010c22:	b142      	cbz	r2, 8010c36 <__ascii_mbtowc+0x1a>
 8010c24:	b14b      	cbz	r3, 8010c3a <__ascii_mbtowc+0x1e>
 8010c26:	7813      	ldrb	r3, [r2, #0]
 8010c28:	600b      	str	r3, [r1, #0]
 8010c2a:	7812      	ldrb	r2, [r2, #0]
 8010c2c:	1e10      	subs	r0, r2, #0
 8010c2e:	bf18      	it	ne
 8010c30:	2001      	movne	r0, #1
 8010c32:	b002      	add	sp, #8
 8010c34:	4770      	bx	lr
 8010c36:	4610      	mov	r0, r2
 8010c38:	e7fb      	b.n	8010c32 <__ascii_mbtowc+0x16>
 8010c3a:	f06f 0001 	mvn.w	r0, #1
 8010c3e:	e7f8      	b.n	8010c32 <__ascii_mbtowc+0x16>

08010c40 <__sflush_r>:
 8010c40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010c44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010c48:	0716      	lsls	r6, r2, #28
 8010c4a:	4605      	mov	r5, r0
 8010c4c:	460c      	mov	r4, r1
 8010c4e:	d454      	bmi.n	8010cfa <__sflush_r+0xba>
 8010c50:	684b      	ldr	r3, [r1, #4]
 8010c52:	2b00      	cmp	r3, #0
 8010c54:	dc02      	bgt.n	8010c5c <__sflush_r+0x1c>
 8010c56:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010c58:	2b00      	cmp	r3, #0
 8010c5a:	dd48      	ble.n	8010cee <__sflush_r+0xae>
 8010c5c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010c5e:	2e00      	cmp	r6, #0
 8010c60:	d045      	beq.n	8010cee <__sflush_r+0xae>
 8010c62:	2300      	movs	r3, #0
 8010c64:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010c68:	682f      	ldr	r7, [r5, #0]
 8010c6a:	6a21      	ldr	r1, [r4, #32]
 8010c6c:	602b      	str	r3, [r5, #0]
 8010c6e:	d030      	beq.n	8010cd2 <__sflush_r+0x92>
 8010c70:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010c72:	89a3      	ldrh	r3, [r4, #12]
 8010c74:	0759      	lsls	r1, r3, #29
 8010c76:	d505      	bpl.n	8010c84 <__sflush_r+0x44>
 8010c78:	6863      	ldr	r3, [r4, #4]
 8010c7a:	1ad2      	subs	r2, r2, r3
 8010c7c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010c7e:	b10b      	cbz	r3, 8010c84 <__sflush_r+0x44>
 8010c80:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010c82:	1ad2      	subs	r2, r2, r3
 8010c84:	2300      	movs	r3, #0
 8010c86:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010c88:	6a21      	ldr	r1, [r4, #32]
 8010c8a:	4628      	mov	r0, r5
 8010c8c:	47b0      	blx	r6
 8010c8e:	1c43      	adds	r3, r0, #1
 8010c90:	89a3      	ldrh	r3, [r4, #12]
 8010c92:	d106      	bne.n	8010ca2 <__sflush_r+0x62>
 8010c94:	6829      	ldr	r1, [r5, #0]
 8010c96:	291d      	cmp	r1, #29
 8010c98:	d82b      	bhi.n	8010cf2 <__sflush_r+0xb2>
 8010c9a:	4a2a      	ldr	r2, [pc, #168]	@ (8010d44 <__sflush_r+0x104>)
 8010c9c:	40ca      	lsrs	r2, r1
 8010c9e:	07d6      	lsls	r6, r2, #31
 8010ca0:	d527      	bpl.n	8010cf2 <__sflush_r+0xb2>
 8010ca2:	2200      	movs	r2, #0
 8010ca4:	6062      	str	r2, [r4, #4]
 8010ca6:	04d9      	lsls	r1, r3, #19
 8010ca8:	6922      	ldr	r2, [r4, #16]
 8010caa:	6022      	str	r2, [r4, #0]
 8010cac:	d504      	bpl.n	8010cb8 <__sflush_r+0x78>
 8010cae:	1c42      	adds	r2, r0, #1
 8010cb0:	d101      	bne.n	8010cb6 <__sflush_r+0x76>
 8010cb2:	682b      	ldr	r3, [r5, #0]
 8010cb4:	b903      	cbnz	r3, 8010cb8 <__sflush_r+0x78>
 8010cb6:	6560      	str	r0, [r4, #84]	@ 0x54
 8010cb8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010cba:	602f      	str	r7, [r5, #0]
 8010cbc:	b1b9      	cbz	r1, 8010cee <__sflush_r+0xae>
 8010cbe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010cc2:	4299      	cmp	r1, r3
 8010cc4:	d002      	beq.n	8010ccc <__sflush_r+0x8c>
 8010cc6:	4628      	mov	r0, r5
 8010cc8:	f7ff face 	bl	8010268 <_free_r>
 8010ccc:	2300      	movs	r3, #0
 8010cce:	6363      	str	r3, [r4, #52]	@ 0x34
 8010cd0:	e00d      	b.n	8010cee <__sflush_r+0xae>
 8010cd2:	2301      	movs	r3, #1
 8010cd4:	4628      	mov	r0, r5
 8010cd6:	47b0      	blx	r6
 8010cd8:	4602      	mov	r2, r0
 8010cda:	1c50      	adds	r0, r2, #1
 8010cdc:	d1c9      	bne.n	8010c72 <__sflush_r+0x32>
 8010cde:	682b      	ldr	r3, [r5, #0]
 8010ce0:	2b00      	cmp	r3, #0
 8010ce2:	d0c6      	beq.n	8010c72 <__sflush_r+0x32>
 8010ce4:	2b1d      	cmp	r3, #29
 8010ce6:	d001      	beq.n	8010cec <__sflush_r+0xac>
 8010ce8:	2b16      	cmp	r3, #22
 8010cea:	d11e      	bne.n	8010d2a <__sflush_r+0xea>
 8010cec:	602f      	str	r7, [r5, #0]
 8010cee:	2000      	movs	r0, #0
 8010cf0:	e022      	b.n	8010d38 <__sflush_r+0xf8>
 8010cf2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010cf6:	b21b      	sxth	r3, r3
 8010cf8:	e01b      	b.n	8010d32 <__sflush_r+0xf2>
 8010cfa:	690f      	ldr	r7, [r1, #16]
 8010cfc:	2f00      	cmp	r7, #0
 8010cfe:	d0f6      	beq.n	8010cee <__sflush_r+0xae>
 8010d00:	0793      	lsls	r3, r2, #30
 8010d02:	680e      	ldr	r6, [r1, #0]
 8010d04:	bf08      	it	eq
 8010d06:	694b      	ldreq	r3, [r1, #20]
 8010d08:	600f      	str	r7, [r1, #0]
 8010d0a:	bf18      	it	ne
 8010d0c:	2300      	movne	r3, #0
 8010d0e:	eba6 0807 	sub.w	r8, r6, r7
 8010d12:	608b      	str	r3, [r1, #8]
 8010d14:	f1b8 0f00 	cmp.w	r8, #0
 8010d18:	dde9      	ble.n	8010cee <__sflush_r+0xae>
 8010d1a:	6a21      	ldr	r1, [r4, #32]
 8010d1c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8010d1e:	4643      	mov	r3, r8
 8010d20:	463a      	mov	r2, r7
 8010d22:	4628      	mov	r0, r5
 8010d24:	47b0      	blx	r6
 8010d26:	2800      	cmp	r0, #0
 8010d28:	dc08      	bgt.n	8010d3c <__sflush_r+0xfc>
 8010d2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010d2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010d32:	81a3      	strh	r3, [r4, #12]
 8010d34:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010d38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010d3c:	4407      	add	r7, r0
 8010d3e:	eba8 0800 	sub.w	r8, r8, r0
 8010d42:	e7e7      	b.n	8010d14 <__sflush_r+0xd4>
 8010d44:	20400001 	.word	0x20400001

08010d48 <_fflush_r>:
 8010d48:	b538      	push	{r3, r4, r5, lr}
 8010d4a:	690b      	ldr	r3, [r1, #16]
 8010d4c:	4605      	mov	r5, r0
 8010d4e:	460c      	mov	r4, r1
 8010d50:	b913      	cbnz	r3, 8010d58 <_fflush_r+0x10>
 8010d52:	2500      	movs	r5, #0
 8010d54:	4628      	mov	r0, r5
 8010d56:	bd38      	pop	{r3, r4, r5, pc}
 8010d58:	b118      	cbz	r0, 8010d62 <_fflush_r+0x1a>
 8010d5a:	6a03      	ldr	r3, [r0, #32]
 8010d5c:	b90b      	cbnz	r3, 8010d62 <_fflush_r+0x1a>
 8010d5e:	f7fd fc81 	bl	800e664 <__sinit>
 8010d62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010d66:	2b00      	cmp	r3, #0
 8010d68:	d0f3      	beq.n	8010d52 <_fflush_r+0xa>
 8010d6a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010d6c:	07d0      	lsls	r0, r2, #31
 8010d6e:	d404      	bmi.n	8010d7a <_fflush_r+0x32>
 8010d70:	0599      	lsls	r1, r3, #22
 8010d72:	d402      	bmi.n	8010d7a <_fflush_r+0x32>
 8010d74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010d76:	f7fe fbf8 	bl	800f56a <__retarget_lock_acquire_recursive>
 8010d7a:	4628      	mov	r0, r5
 8010d7c:	4621      	mov	r1, r4
 8010d7e:	f7ff ff5f 	bl	8010c40 <__sflush_r>
 8010d82:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010d84:	07da      	lsls	r2, r3, #31
 8010d86:	4605      	mov	r5, r0
 8010d88:	d4e4      	bmi.n	8010d54 <_fflush_r+0xc>
 8010d8a:	89a3      	ldrh	r3, [r4, #12]
 8010d8c:	059b      	lsls	r3, r3, #22
 8010d8e:	d4e1      	bmi.n	8010d54 <_fflush_r+0xc>
 8010d90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010d92:	f7fe fbeb 	bl	800f56c <__retarget_lock_release_recursive>
 8010d96:	e7dd      	b.n	8010d54 <_fflush_r+0xc>

08010d98 <_Balloc>:
 8010d98:	b570      	push	{r4, r5, r6, lr}
 8010d9a:	69c6      	ldr	r6, [r0, #28]
 8010d9c:	4604      	mov	r4, r0
 8010d9e:	460d      	mov	r5, r1
 8010da0:	b976      	cbnz	r6, 8010dc0 <_Balloc+0x28>
 8010da2:	2010      	movs	r0, #16
 8010da4:	f7fd f952 	bl	800e04c <malloc>
 8010da8:	4602      	mov	r2, r0
 8010daa:	61e0      	str	r0, [r4, #28]
 8010dac:	b920      	cbnz	r0, 8010db8 <_Balloc+0x20>
 8010dae:	4b18      	ldr	r3, [pc, #96]	@ (8010e10 <_Balloc+0x78>)
 8010db0:	4818      	ldr	r0, [pc, #96]	@ (8010e14 <_Balloc+0x7c>)
 8010db2:	216b      	movs	r1, #107	@ 0x6b
 8010db4:	f000 fd78 	bl	80118a8 <__assert_func>
 8010db8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010dbc:	6006      	str	r6, [r0, #0]
 8010dbe:	60c6      	str	r6, [r0, #12]
 8010dc0:	69e6      	ldr	r6, [r4, #28]
 8010dc2:	68f3      	ldr	r3, [r6, #12]
 8010dc4:	b183      	cbz	r3, 8010de8 <_Balloc+0x50>
 8010dc6:	69e3      	ldr	r3, [r4, #28]
 8010dc8:	68db      	ldr	r3, [r3, #12]
 8010dca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010dce:	b9b8      	cbnz	r0, 8010e00 <_Balloc+0x68>
 8010dd0:	2101      	movs	r1, #1
 8010dd2:	fa01 f605 	lsl.w	r6, r1, r5
 8010dd6:	1d72      	adds	r2, r6, #5
 8010dd8:	0092      	lsls	r2, r2, #2
 8010dda:	4620      	mov	r0, r4
 8010ddc:	f000 fd82 	bl	80118e4 <_calloc_r>
 8010de0:	b160      	cbz	r0, 8010dfc <_Balloc+0x64>
 8010de2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010de6:	e00e      	b.n	8010e06 <_Balloc+0x6e>
 8010de8:	2221      	movs	r2, #33	@ 0x21
 8010dea:	2104      	movs	r1, #4
 8010dec:	4620      	mov	r0, r4
 8010dee:	f000 fd79 	bl	80118e4 <_calloc_r>
 8010df2:	69e3      	ldr	r3, [r4, #28]
 8010df4:	60f0      	str	r0, [r6, #12]
 8010df6:	68db      	ldr	r3, [r3, #12]
 8010df8:	2b00      	cmp	r3, #0
 8010dfa:	d1e4      	bne.n	8010dc6 <_Balloc+0x2e>
 8010dfc:	2000      	movs	r0, #0
 8010dfe:	bd70      	pop	{r4, r5, r6, pc}
 8010e00:	6802      	ldr	r2, [r0, #0]
 8010e02:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010e06:	2300      	movs	r3, #0
 8010e08:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010e0c:	e7f7      	b.n	8010dfe <_Balloc+0x66>
 8010e0e:	bf00      	nop
 8010e10:	08012bb3 	.word	0x08012bb3
 8010e14:	08012ca4 	.word	0x08012ca4

08010e18 <_Bfree>:
 8010e18:	b570      	push	{r4, r5, r6, lr}
 8010e1a:	69c6      	ldr	r6, [r0, #28]
 8010e1c:	4605      	mov	r5, r0
 8010e1e:	460c      	mov	r4, r1
 8010e20:	b976      	cbnz	r6, 8010e40 <_Bfree+0x28>
 8010e22:	2010      	movs	r0, #16
 8010e24:	f7fd f912 	bl	800e04c <malloc>
 8010e28:	4602      	mov	r2, r0
 8010e2a:	61e8      	str	r0, [r5, #28]
 8010e2c:	b920      	cbnz	r0, 8010e38 <_Bfree+0x20>
 8010e2e:	4b09      	ldr	r3, [pc, #36]	@ (8010e54 <_Bfree+0x3c>)
 8010e30:	4809      	ldr	r0, [pc, #36]	@ (8010e58 <_Bfree+0x40>)
 8010e32:	218f      	movs	r1, #143	@ 0x8f
 8010e34:	f000 fd38 	bl	80118a8 <__assert_func>
 8010e38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010e3c:	6006      	str	r6, [r0, #0]
 8010e3e:	60c6      	str	r6, [r0, #12]
 8010e40:	b13c      	cbz	r4, 8010e52 <_Bfree+0x3a>
 8010e42:	69eb      	ldr	r3, [r5, #28]
 8010e44:	6862      	ldr	r2, [r4, #4]
 8010e46:	68db      	ldr	r3, [r3, #12]
 8010e48:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010e4c:	6021      	str	r1, [r4, #0]
 8010e4e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010e52:	bd70      	pop	{r4, r5, r6, pc}
 8010e54:	08012bb3 	.word	0x08012bb3
 8010e58:	08012ca4 	.word	0x08012ca4

08010e5c <__multadd>:
 8010e5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e60:	690d      	ldr	r5, [r1, #16]
 8010e62:	4607      	mov	r7, r0
 8010e64:	460c      	mov	r4, r1
 8010e66:	461e      	mov	r6, r3
 8010e68:	f101 0c14 	add.w	ip, r1, #20
 8010e6c:	2000      	movs	r0, #0
 8010e6e:	f8dc 3000 	ldr.w	r3, [ip]
 8010e72:	b299      	uxth	r1, r3
 8010e74:	fb02 6101 	mla	r1, r2, r1, r6
 8010e78:	0c1e      	lsrs	r6, r3, #16
 8010e7a:	0c0b      	lsrs	r3, r1, #16
 8010e7c:	fb02 3306 	mla	r3, r2, r6, r3
 8010e80:	b289      	uxth	r1, r1
 8010e82:	3001      	adds	r0, #1
 8010e84:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010e88:	4285      	cmp	r5, r0
 8010e8a:	f84c 1b04 	str.w	r1, [ip], #4
 8010e8e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010e92:	dcec      	bgt.n	8010e6e <__multadd+0x12>
 8010e94:	b30e      	cbz	r6, 8010eda <__multadd+0x7e>
 8010e96:	68a3      	ldr	r3, [r4, #8]
 8010e98:	42ab      	cmp	r3, r5
 8010e9a:	dc19      	bgt.n	8010ed0 <__multadd+0x74>
 8010e9c:	6861      	ldr	r1, [r4, #4]
 8010e9e:	4638      	mov	r0, r7
 8010ea0:	3101      	adds	r1, #1
 8010ea2:	f7ff ff79 	bl	8010d98 <_Balloc>
 8010ea6:	4680      	mov	r8, r0
 8010ea8:	b928      	cbnz	r0, 8010eb6 <__multadd+0x5a>
 8010eaa:	4602      	mov	r2, r0
 8010eac:	4b0c      	ldr	r3, [pc, #48]	@ (8010ee0 <__multadd+0x84>)
 8010eae:	480d      	ldr	r0, [pc, #52]	@ (8010ee4 <__multadd+0x88>)
 8010eb0:	21ba      	movs	r1, #186	@ 0xba
 8010eb2:	f000 fcf9 	bl	80118a8 <__assert_func>
 8010eb6:	6922      	ldr	r2, [r4, #16]
 8010eb8:	3202      	adds	r2, #2
 8010eba:	f104 010c 	add.w	r1, r4, #12
 8010ebe:	0092      	lsls	r2, r2, #2
 8010ec0:	300c      	adds	r0, #12
 8010ec2:	f7fe fb59 	bl	800f578 <memcpy>
 8010ec6:	4621      	mov	r1, r4
 8010ec8:	4638      	mov	r0, r7
 8010eca:	f7ff ffa5 	bl	8010e18 <_Bfree>
 8010ece:	4644      	mov	r4, r8
 8010ed0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010ed4:	3501      	adds	r5, #1
 8010ed6:	615e      	str	r6, [r3, #20]
 8010ed8:	6125      	str	r5, [r4, #16]
 8010eda:	4620      	mov	r0, r4
 8010edc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010ee0:	08012c22 	.word	0x08012c22
 8010ee4:	08012ca4 	.word	0x08012ca4

08010ee8 <__s2b>:
 8010ee8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010eec:	460c      	mov	r4, r1
 8010eee:	4615      	mov	r5, r2
 8010ef0:	461f      	mov	r7, r3
 8010ef2:	2209      	movs	r2, #9
 8010ef4:	3308      	adds	r3, #8
 8010ef6:	4606      	mov	r6, r0
 8010ef8:	fb93 f3f2 	sdiv	r3, r3, r2
 8010efc:	2100      	movs	r1, #0
 8010efe:	2201      	movs	r2, #1
 8010f00:	429a      	cmp	r2, r3
 8010f02:	db09      	blt.n	8010f18 <__s2b+0x30>
 8010f04:	4630      	mov	r0, r6
 8010f06:	f7ff ff47 	bl	8010d98 <_Balloc>
 8010f0a:	b940      	cbnz	r0, 8010f1e <__s2b+0x36>
 8010f0c:	4602      	mov	r2, r0
 8010f0e:	4b19      	ldr	r3, [pc, #100]	@ (8010f74 <__s2b+0x8c>)
 8010f10:	4819      	ldr	r0, [pc, #100]	@ (8010f78 <__s2b+0x90>)
 8010f12:	21d3      	movs	r1, #211	@ 0xd3
 8010f14:	f000 fcc8 	bl	80118a8 <__assert_func>
 8010f18:	0052      	lsls	r2, r2, #1
 8010f1a:	3101      	adds	r1, #1
 8010f1c:	e7f0      	b.n	8010f00 <__s2b+0x18>
 8010f1e:	9b08      	ldr	r3, [sp, #32]
 8010f20:	6143      	str	r3, [r0, #20]
 8010f22:	2d09      	cmp	r5, #9
 8010f24:	f04f 0301 	mov.w	r3, #1
 8010f28:	6103      	str	r3, [r0, #16]
 8010f2a:	dd16      	ble.n	8010f5a <__s2b+0x72>
 8010f2c:	f104 0909 	add.w	r9, r4, #9
 8010f30:	46c8      	mov	r8, r9
 8010f32:	442c      	add	r4, r5
 8010f34:	f818 3b01 	ldrb.w	r3, [r8], #1
 8010f38:	4601      	mov	r1, r0
 8010f3a:	3b30      	subs	r3, #48	@ 0x30
 8010f3c:	220a      	movs	r2, #10
 8010f3e:	4630      	mov	r0, r6
 8010f40:	f7ff ff8c 	bl	8010e5c <__multadd>
 8010f44:	45a0      	cmp	r8, r4
 8010f46:	d1f5      	bne.n	8010f34 <__s2b+0x4c>
 8010f48:	f1a5 0408 	sub.w	r4, r5, #8
 8010f4c:	444c      	add	r4, r9
 8010f4e:	1b2d      	subs	r5, r5, r4
 8010f50:	1963      	adds	r3, r4, r5
 8010f52:	42bb      	cmp	r3, r7
 8010f54:	db04      	blt.n	8010f60 <__s2b+0x78>
 8010f56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010f5a:	340a      	adds	r4, #10
 8010f5c:	2509      	movs	r5, #9
 8010f5e:	e7f6      	b.n	8010f4e <__s2b+0x66>
 8010f60:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010f64:	4601      	mov	r1, r0
 8010f66:	3b30      	subs	r3, #48	@ 0x30
 8010f68:	220a      	movs	r2, #10
 8010f6a:	4630      	mov	r0, r6
 8010f6c:	f7ff ff76 	bl	8010e5c <__multadd>
 8010f70:	e7ee      	b.n	8010f50 <__s2b+0x68>
 8010f72:	bf00      	nop
 8010f74:	08012c22 	.word	0x08012c22
 8010f78:	08012ca4 	.word	0x08012ca4

08010f7c <__hi0bits>:
 8010f7c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8010f80:	4603      	mov	r3, r0
 8010f82:	bf36      	itet	cc
 8010f84:	0403      	lslcc	r3, r0, #16
 8010f86:	2000      	movcs	r0, #0
 8010f88:	2010      	movcc	r0, #16
 8010f8a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010f8e:	bf3c      	itt	cc
 8010f90:	021b      	lslcc	r3, r3, #8
 8010f92:	3008      	addcc	r0, #8
 8010f94:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010f98:	bf3c      	itt	cc
 8010f9a:	011b      	lslcc	r3, r3, #4
 8010f9c:	3004      	addcc	r0, #4
 8010f9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010fa2:	bf3c      	itt	cc
 8010fa4:	009b      	lslcc	r3, r3, #2
 8010fa6:	3002      	addcc	r0, #2
 8010fa8:	2b00      	cmp	r3, #0
 8010faa:	db05      	blt.n	8010fb8 <__hi0bits+0x3c>
 8010fac:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8010fb0:	f100 0001 	add.w	r0, r0, #1
 8010fb4:	bf08      	it	eq
 8010fb6:	2020      	moveq	r0, #32
 8010fb8:	4770      	bx	lr

08010fba <__lo0bits>:
 8010fba:	6803      	ldr	r3, [r0, #0]
 8010fbc:	4602      	mov	r2, r0
 8010fbe:	f013 0007 	ands.w	r0, r3, #7
 8010fc2:	d00b      	beq.n	8010fdc <__lo0bits+0x22>
 8010fc4:	07d9      	lsls	r1, r3, #31
 8010fc6:	d421      	bmi.n	801100c <__lo0bits+0x52>
 8010fc8:	0798      	lsls	r0, r3, #30
 8010fca:	bf49      	itett	mi
 8010fcc:	085b      	lsrmi	r3, r3, #1
 8010fce:	089b      	lsrpl	r3, r3, #2
 8010fd0:	2001      	movmi	r0, #1
 8010fd2:	6013      	strmi	r3, [r2, #0]
 8010fd4:	bf5c      	itt	pl
 8010fd6:	6013      	strpl	r3, [r2, #0]
 8010fd8:	2002      	movpl	r0, #2
 8010fda:	4770      	bx	lr
 8010fdc:	b299      	uxth	r1, r3
 8010fde:	b909      	cbnz	r1, 8010fe4 <__lo0bits+0x2a>
 8010fe0:	0c1b      	lsrs	r3, r3, #16
 8010fe2:	2010      	movs	r0, #16
 8010fe4:	b2d9      	uxtb	r1, r3
 8010fe6:	b909      	cbnz	r1, 8010fec <__lo0bits+0x32>
 8010fe8:	3008      	adds	r0, #8
 8010fea:	0a1b      	lsrs	r3, r3, #8
 8010fec:	0719      	lsls	r1, r3, #28
 8010fee:	bf04      	itt	eq
 8010ff0:	091b      	lsreq	r3, r3, #4
 8010ff2:	3004      	addeq	r0, #4
 8010ff4:	0799      	lsls	r1, r3, #30
 8010ff6:	bf04      	itt	eq
 8010ff8:	089b      	lsreq	r3, r3, #2
 8010ffa:	3002      	addeq	r0, #2
 8010ffc:	07d9      	lsls	r1, r3, #31
 8010ffe:	d403      	bmi.n	8011008 <__lo0bits+0x4e>
 8011000:	085b      	lsrs	r3, r3, #1
 8011002:	f100 0001 	add.w	r0, r0, #1
 8011006:	d003      	beq.n	8011010 <__lo0bits+0x56>
 8011008:	6013      	str	r3, [r2, #0]
 801100a:	4770      	bx	lr
 801100c:	2000      	movs	r0, #0
 801100e:	4770      	bx	lr
 8011010:	2020      	movs	r0, #32
 8011012:	4770      	bx	lr

08011014 <__i2b>:
 8011014:	b510      	push	{r4, lr}
 8011016:	460c      	mov	r4, r1
 8011018:	2101      	movs	r1, #1
 801101a:	f7ff febd 	bl	8010d98 <_Balloc>
 801101e:	4602      	mov	r2, r0
 8011020:	b928      	cbnz	r0, 801102e <__i2b+0x1a>
 8011022:	4b05      	ldr	r3, [pc, #20]	@ (8011038 <__i2b+0x24>)
 8011024:	4805      	ldr	r0, [pc, #20]	@ (801103c <__i2b+0x28>)
 8011026:	f240 1145 	movw	r1, #325	@ 0x145
 801102a:	f000 fc3d 	bl	80118a8 <__assert_func>
 801102e:	2301      	movs	r3, #1
 8011030:	6144      	str	r4, [r0, #20]
 8011032:	6103      	str	r3, [r0, #16]
 8011034:	bd10      	pop	{r4, pc}
 8011036:	bf00      	nop
 8011038:	08012c22 	.word	0x08012c22
 801103c:	08012ca4 	.word	0x08012ca4

08011040 <__multiply>:
 8011040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011044:	4617      	mov	r7, r2
 8011046:	690a      	ldr	r2, [r1, #16]
 8011048:	693b      	ldr	r3, [r7, #16]
 801104a:	429a      	cmp	r2, r3
 801104c:	bfa8      	it	ge
 801104e:	463b      	movge	r3, r7
 8011050:	4689      	mov	r9, r1
 8011052:	bfa4      	itt	ge
 8011054:	460f      	movge	r7, r1
 8011056:	4699      	movge	r9, r3
 8011058:	693d      	ldr	r5, [r7, #16]
 801105a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801105e:	68bb      	ldr	r3, [r7, #8]
 8011060:	6879      	ldr	r1, [r7, #4]
 8011062:	eb05 060a 	add.w	r6, r5, sl
 8011066:	42b3      	cmp	r3, r6
 8011068:	b085      	sub	sp, #20
 801106a:	bfb8      	it	lt
 801106c:	3101      	addlt	r1, #1
 801106e:	f7ff fe93 	bl	8010d98 <_Balloc>
 8011072:	b930      	cbnz	r0, 8011082 <__multiply+0x42>
 8011074:	4602      	mov	r2, r0
 8011076:	4b41      	ldr	r3, [pc, #260]	@ (801117c <__multiply+0x13c>)
 8011078:	4841      	ldr	r0, [pc, #260]	@ (8011180 <__multiply+0x140>)
 801107a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801107e:	f000 fc13 	bl	80118a8 <__assert_func>
 8011082:	f100 0414 	add.w	r4, r0, #20
 8011086:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801108a:	4623      	mov	r3, r4
 801108c:	2200      	movs	r2, #0
 801108e:	4573      	cmp	r3, lr
 8011090:	d320      	bcc.n	80110d4 <__multiply+0x94>
 8011092:	f107 0814 	add.w	r8, r7, #20
 8011096:	f109 0114 	add.w	r1, r9, #20
 801109a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801109e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80110a2:	9302      	str	r3, [sp, #8]
 80110a4:	1beb      	subs	r3, r5, r7
 80110a6:	3b15      	subs	r3, #21
 80110a8:	f023 0303 	bic.w	r3, r3, #3
 80110ac:	3304      	adds	r3, #4
 80110ae:	3715      	adds	r7, #21
 80110b0:	42bd      	cmp	r5, r7
 80110b2:	bf38      	it	cc
 80110b4:	2304      	movcc	r3, #4
 80110b6:	9301      	str	r3, [sp, #4]
 80110b8:	9b02      	ldr	r3, [sp, #8]
 80110ba:	9103      	str	r1, [sp, #12]
 80110bc:	428b      	cmp	r3, r1
 80110be:	d80c      	bhi.n	80110da <__multiply+0x9a>
 80110c0:	2e00      	cmp	r6, #0
 80110c2:	dd03      	ble.n	80110cc <__multiply+0x8c>
 80110c4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80110c8:	2b00      	cmp	r3, #0
 80110ca:	d055      	beq.n	8011178 <__multiply+0x138>
 80110cc:	6106      	str	r6, [r0, #16]
 80110ce:	b005      	add	sp, #20
 80110d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80110d4:	f843 2b04 	str.w	r2, [r3], #4
 80110d8:	e7d9      	b.n	801108e <__multiply+0x4e>
 80110da:	f8b1 a000 	ldrh.w	sl, [r1]
 80110de:	f1ba 0f00 	cmp.w	sl, #0
 80110e2:	d01f      	beq.n	8011124 <__multiply+0xe4>
 80110e4:	46c4      	mov	ip, r8
 80110e6:	46a1      	mov	r9, r4
 80110e8:	2700      	movs	r7, #0
 80110ea:	f85c 2b04 	ldr.w	r2, [ip], #4
 80110ee:	f8d9 3000 	ldr.w	r3, [r9]
 80110f2:	fa1f fb82 	uxth.w	fp, r2
 80110f6:	b29b      	uxth	r3, r3
 80110f8:	fb0a 330b 	mla	r3, sl, fp, r3
 80110fc:	443b      	add	r3, r7
 80110fe:	f8d9 7000 	ldr.w	r7, [r9]
 8011102:	0c12      	lsrs	r2, r2, #16
 8011104:	0c3f      	lsrs	r7, r7, #16
 8011106:	fb0a 7202 	mla	r2, sl, r2, r7
 801110a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801110e:	b29b      	uxth	r3, r3
 8011110:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011114:	4565      	cmp	r5, ip
 8011116:	f849 3b04 	str.w	r3, [r9], #4
 801111a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801111e:	d8e4      	bhi.n	80110ea <__multiply+0xaa>
 8011120:	9b01      	ldr	r3, [sp, #4]
 8011122:	50e7      	str	r7, [r4, r3]
 8011124:	9b03      	ldr	r3, [sp, #12]
 8011126:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801112a:	3104      	adds	r1, #4
 801112c:	f1b9 0f00 	cmp.w	r9, #0
 8011130:	d020      	beq.n	8011174 <__multiply+0x134>
 8011132:	6823      	ldr	r3, [r4, #0]
 8011134:	4647      	mov	r7, r8
 8011136:	46a4      	mov	ip, r4
 8011138:	f04f 0a00 	mov.w	sl, #0
 801113c:	f8b7 b000 	ldrh.w	fp, [r7]
 8011140:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8011144:	fb09 220b 	mla	r2, r9, fp, r2
 8011148:	4452      	add	r2, sl
 801114a:	b29b      	uxth	r3, r3
 801114c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011150:	f84c 3b04 	str.w	r3, [ip], #4
 8011154:	f857 3b04 	ldr.w	r3, [r7], #4
 8011158:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801115c:	f8bc 3000 	ldrh.w	r3, [ip]
 8011160:	fb09 330a 	mla	r3, r9, sl, r3
 8011164:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8011168:	42bd      	cmp	r5, r7
 801116a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801116e:	d8e5      	bhi.n	801113c <__multiply+0xfc>
 8011170:	9a01      	ldr	r2, [sp, #4]
 8011172:	50a3      	str	r3, [r4, r2]
 8011174:	3404      	adds	r4, #4
 8011176:	e79f      	b.n	80110b8 <__multiply+0x78>
 8011178:	3e01      	subs	r6, #1
 801117a:	e7a1      	b.n	80110c0 <__multiply+0x80>
 801117c:	08012c22 	.word	0x08012c22
 8011180:	08012ca4 	.word	0x08012ca4

08011184 <__pow5mult>:
 8011184:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011188:	4615      	mov	r5, r2
 801118a:	f012 0203 	ands.w	r2, r2, #3
 801118e:	4607      	mov	r7, r0
 8011190:	460e      	mov	r6, r1
 8011192:	d007      	beq.n	80111a4 <__pow5mult+0x20>
 8011194:	4c25      	ldr	r4, [pc, #148]	@ (801122c <__pow5mult+0xa8>)
 8011196:	3a01      	subs	r2, #1
 8011198:	2300      	movs	r3, #0
 801119a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801119e:	f7ff fe5d 	bl	8010e5c <__multadd>
 80111a2:	4606      	mov	r6, r0
 80111a4:	10ad      	asrs	r5, r5, #2
 80111a6:	d03d      	beq.n	8011224 <__pow5mult+0xa0>
 80111a8:	69fc      	ldr	r4, [r7, #28]
 80111aa:	b97c      	cbnz	r4, 80111cc <__pow5mult+0x48>
 80111ac:	2010      	movs	r0, #16
 80111ae:	f7fc ff4d 	bl	800e04c <malloc>
 80111b2:	4602      	mov	r2, r0
 80111b4:	61f8      	str	r0, [r7, #28]
 80111b6:	b928      	cbnz	r0, 80111c4 <__pow5mult+0x40>
 80111b8:	4b1d      	ldr	r3, [pc, #116]	@ (8011230 <__pow5mult+0xac>)
 80111ba:	481e      	ldr	r0, [pc, #120]	@ (8011234 <__pow5mult+0xb0>)
 80111bc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80111c0:	f000 fb72 	bl	80118a8 <__assert_func>
 80111c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80111c8:	6004      	str	r4, [r0, #0]
 80111ca:	60c4      	str	r4, [r0, #12]
 80111cc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80111d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80111d4:	b94c      	cbnz	r4, 80111ea <__pow5mult+0x66>
 80111d6:	f240 2171 	movw	r1, #625	@ 0x271
 80111da:	4638      	mov	r0, r7
 80111dc:	f7ff ff1a 	bl	8011014 <__i2b>
 80111e0:	2300      	movs	r3, #0
 80111e2:	f8c8 0008 	str.w	r0, [r8, #8]
 80111e6:	4604      	mov	r4, r0
 80111e8:	6003      	str	r3, [r0, #0]
 80111ea:	f04f 0900 	mov.w	r9, #0
 80111ee:	07eb      	lsls	r3, r5, #31
 80111f0:	d50a      	bpl.n	8011208 <__pow5mult+0x84>
 80111f2:	4631      	mov	r1, r6
 80111f4:	4622      	mov	r2, r4
 80111f6:	4638      	mov	r0, r7
 80111f8:	f7ff ff22 	bl	8011040 <__multiply>
 80111fc:	4631      	mov	r1, r6
 80111fe:	4680      	mov	r8, r0
 8011200:	4638      	mov	r0, r7
 8011202:	f7ff fe09 	bl	8010e18 <_Bfree>
 8011206:	4646      	mov	r6, r8
 8011208:	106d      	asrs	r5, r5, #1
 801120a:	d00b      	beq.n	8011224 <__pow5mult+0xa0>
 801120c:	6820      	ldr	r0, [r4, #0]
 801120e:	b938      	cbnz	r0, 8011220 <__pow5mult+0x9c>
 8011210:	4622      	mov	r2, r4
 8011212:	4621      	mov	r1, r4
 8011214:	4638      	mov	r0, r7
 8011216:	f7ff ff13 	bl	8011040 <__multiply>
 801121a:	6020      	str	r0, [r4, #0]
 801121c:	f8c0 9000 	str.w	r9, [r0]
 8011220:	4604      	mov	r4, r0
 8011222:	e7e4      	b.n	80111ee <__pow5mult+0x6a>
 8011224:	4630      	mov	r0, r6
 8011226:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801122a:	bf00      	nop
 801122c:	08012e94 	.word	0x08012e94
 8011230:	08012bb3 	.word	0x08012bb3
 8011234:	08012ca4 	.word	0x08012ca4

08011238 <__lshift>:
 8011238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801123c:	460c      	mov	r4, r1
 801123e:	6849      	ldr	r1, [r1, #4]
 8011240:	6923      	ldr	r3, [r4, #16]
 8011242:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011246:	68a3      	ldr	r3, [r4, #8]
 8011248:	4607      	mov	r7, r0
 801124a:	4691      	mov	r9, r2
 801124c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011250:	f108 0601 	add.w	r6, r8, #1
 8011254:	42b3      	cmp	r3, r6
 8011256:	db0b      	blt.n	8011270 <__lshift+0x38>
 8011258:	4638      	mov	r0, r7
 801125a:	f7ff fd9d 	bl	8010d98 <_Balloc>
 801125e:	4605      	mov	r5, r0
 8011260:	b948      	cbnz	r0, 8011276 <__lshift+0x3e>
 8011262:	4602      	mov	r2, r0
 8011264:	4b28      	ldr	r3, [pc, #160]	@ (8011308 <__lshift+0xd0>)
 8011266:	4829      	ldr	r0, [pc, #164]	@ (801130c <__lshift+0xd4>)
 8011268:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801126c:	f000 fb1c 	bl	80118a8 <__assert_func>
 8011270:	3101      	adds	r1, #1
 8011272:	005b      	lsls	r3, r3, #1
 8011274:	e7ee      	b.n	8011254 <__lshift+0x1c>
 8011276:	2300      	movs	r3, #0
 8011278:	f100 0114 	add.w	r1, r0, #20
 801127c:	f100 0210 	add.w	r2, r0, #16
 8011280:	4618      	mov	r0, r3
 8011282:	4553      	cmp	r3, sl
 8011284:	db33      	blt.n	80112ee <__lshift+0xb6>
 8011286:	6920      	ldr	r0, [r4, #16]
 8011288:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801128c:	f104 0314 	add.w	r3, r4, #20
 8011290:	f019 091f 	ands.w	r9, r9, #31
 8011294:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011298:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801129c:	d02b      	beq.n	80112f6 <__lshift+0xbe>
 801129e:	f1c9 0e20 	rsb	lr, r9, #32
 80112a2:	468a      	mov	sl, r1
 80112a4:	2200      	movs	r2, #0
 80112a6:	6818      	ldr	r0, [r3, #0]
 80112a8:	fa00 f009 	lsl.w	r0, r0, r9
 80112ac:	4310      	orrs	r0, r2
 80112ae:	f84a 0b04 	str.w	r0, [sl], #4
 80112b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80112b6:	459c      	cmp	ip, r3
 80112b8:	fa22 f20e 	lsr.w	r2, r2, lr
 80112bc:	d8f3      	bhi.n	80112a6 <__lshift+0x6e>
 80112be:	ebac 0304 	sub.w	r3, ip, r4
 80112c2:	3b15      	subs	r3, #21
 80112c4:	f023 0303 	bic.w	r3, r3, #3
 80112c8:	3304      	adds	r3, #4
 80112ca:	f104 0015 	add.w	r0, r4, #21
 80112ce:	4560      	cmp	r0, ip
 80112d0:	bf88      	it	hi
 80112d2:	2304      	movhi	r3, #4
 80112d4:	50ca      	str	r2, [r1, r3]
 80112d6:	b10a      	cbz	r2, 80112dc <__lshift+0xa4>
 80112d8:	f108 0602 	add.w	r6, r8, #2
 80112dc:	3e01      	subs	r6, #1
 80112de:	4638      	mov	r0, r7
 80112e0:	612e      	str	r6, [r5, #16]
 80112e2:	4621      	mov	r1, r4
 80112e4:	f7ff fd98 	bl	8010e18 <_Bfree>
 80112e8:	4628      	mov	r0, r5
 80112ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80112ee:	f842 0f04 	str.w	r0, [r2, #4]!
 80112f2:	3301      	adds	r3, #1
 80112f4:	e7c5      	b.n	8011282 <__lshift+0x4a>
 80112f6:	3904      	subs	r1, #4
 80112f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80112fc:	f841 2f04 	str.w	r2, [r1, #4]!
 8011300:	459c      	cmp	ip, r3
 8011302:	d8f9      	bhi.n	80112f8 <__lshift+0xc0>
 8011304:	e7ea      	b.n	80112dc <__lshift+0xa4>
 8011306:	bf00      	nop
 8011308:	08012c22 	.word	0x08012c22
 801130c:	08012ca4 	.word	0x08012ca4

08011310 <__mcmp>:
 8011310:	690a      	ldr	r2, [r1, #16]
 8011312:	4603      	mov	r3, r0
 8011314:	6900      	ldr	r0, [r0, #16]
 8011316:	1a80      	subs	r0, r0, r2
 8011318:	b530      	push	{r4, r5, lr}
 801131a:	d10e      	bne.n	801133a <__mcmp+0x2a>
 801131c:	3314      	adds	r3, #20
 801131e:	3114      	adds	r1, #20
 8011320:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8011324:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8011328:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801132c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8011330:	4295      	cmp	r5, r2
 8011332:	d003      	beq.n	801133c <__mcmp+0x2c>
 8011334:	d205      	bcs.n	8011342 <__mcmp+0x32>
 8011336:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801133a:	bd30      	pop	{r4, r5, pc}
 801133c:	42a3      	cmp	r3, r4
 801133e:	d3f3      	bcc.n	8011328 <__mcmp+0x18>
 8011340:	e7fb      	b.n	801133a <__mcmp+0x2a>
 8011342:	2001      	movs	r0, #1
 8011344:	e7f9      	b.n	801133a <__mcmp+0x2a>
	...

08011348 <__mdiff>:
 8011348:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801134c:	4689      	mov	r9, r1
 801134e:	4606      	mov	r6, r0
 8011350:	4611      	mov	r1, r2
 8011352:	4648      	mov	r0, r9
 8011354:	4614      	mov	r4, r2
 8011356:	f7ff ffdb 	bl	8011310 <__mcmp>
 801135a:	1e05      	subs	r5, r0, #0
 801135c:	d112      	bne.n	8011384 <__mdiff+0x3c>
 801135e:	4629      	mov	r1, r5
 8011360:	4630      	mov	r0, r6
 8011362:	f7ff fd19 	bl	8010d98 <_Balloc>
 8011366:	4602      	mov	r2, r0
 8011368:	b928      	cbnz	r0, 8011376 <__mdiff+0x2e>
 801136a:	4b3f      	ldr	r3, [pc, #252]	@ (8011468 <__mdiff+0x120>)
 801136c:	f240 2137 	movw	r1, #567	@ 0x237
 8011370:	483e      	ldr	r0, [pc, #248]	@ (801146c <__mdiff+0x124>)
 8011372:	f000 fa99 	bl	80118a8 <__assert_func>
 8011376:	2301      	movs	r3, #1
 8011378:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801137c:	4610      	mov	r0, r2
 801137e:	b003      	add	sp, #12
 8011380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011384:	bfbc      	itt	lt
 8011386:	464b      	movlt	r3, r9
 8011388:	46a1      	movlt	r9, r4
 801138a:	4630      	mov	r0, r6
 801138c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8011390:	bfba      	itte	lt
 8011392:	461c      	movlt	r4, r3
 8011394:	2501      	movlt	r5, #1
 8011396:	2500      	movge	r5, #0
 8011398:	f7ff fcfe 	bl	8010d98 <_Balloc>
 801139c:	4602      	mov	r2, r0
 801139e:	b918      	cbnz	r0, 80113a8 <__mdiff+0x60>
 80113a0:	4b31      	ldr	r3, [pc, #196]	@ (8011468 <__mdiff+0x120>)
 80113a2:	f240 2145 	movw	r1, #581	@ 0x245
 80113a6:	e7e3      	b.n	8011370 <__mdiff+0x28>
 80113a8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80113ac:	6926      	ldr	r6, [r4, #16]
 80113ae:	60c5      	str	r5, [r0, #12]
 80113b0:	f109 0310 	add.w	r3, r9, #16
 80113b4:	f109 0514 	add.w	r5, r9, #20
 80113b8:	f104 0e14 	add.w	lr, r4, #20
 80113bc:	f100 0b14 	add.w	fp, r0, #20
 80113c0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80113c4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80113c8:	9301      	str	r3, [sp, #4]
 80113ca:	46d9      	mov	r9, fp
 80113cc:	f04f 0c00 	mov.w	ip, #0
 80113d0:	9b01      	ldr	r3, [sp, #4]
 80113d2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80113d6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80113da:	9301      	str	r3, [sp, #4]
 80113dc:	fa1f f38a 	uxth.w	r3, sl
 80113e0:	4619      	mov	r1, r3
 80113e2:	b283      	uxth	r3, r0
 80113e4:	1acb      	subs	r3, r1, r3
 80113e6:	0c00      	lsrs	r0, r0, #16
 80113e8:	4463      	add	r3, ip
 80113ea:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80113ee:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80113f2:	b29b      	uxth	r3, r3
 80113f4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80113f8:	4576      	cmp	r6, lr
 80113fa:	f849 3b04 	str.w	r3, [r9], #4
 80113fe:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011402:	d8e5      	bhi.n	80113d0 <__mdiff+0x88>
 8011404:	1b33      	subs	r3, r6, r4
 8011406:	3b15      	subs	r3, #21
 8011408:	f023 0303 	bic.w	r3, r3, #3
 801140c:	3415      	adds	r4, #21
 801140e:	3304      	adds	r3, #4
 8011410:	42a6      	cmp	r6, r4
 8011412:	bf38      	it	cc
 8011414:	2304      	movcc	r3, #4
 8011416:	441d      	add	r5, r3
 8011418:	445b      	add	r3, fp
 801141a:	461e      	mov	r6, r3
 801141c:	462c      	mov	r4, r5
 801141e:	4544      	cmp	r4, r8
 8011420:	d30e      	bcc.n	8011440 <__mdiff+0xf8>
 8011422:	f108 0103 	add.w	r1, r8, #3
 8011426:	1b49      	subs	r1, r1, r5
 8011428:	f021 0103 	bic.w	r1, r1, #3
 801142c:	3d03      	subs	r5, #3
 801142e:	45a8      	cmp	r8, r5
 8011430:	bf38      	it	cc
 8011432:	2100      	movcc	r1, #0
 8011434:	440b      	add	r3, r1
 8011436:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801143a:	b191      	cbz	r1, 8011462 <__mdiff+0x11a>
 801143c:	6117      	str	r7, [r2, #16]
 801143e:	e79d      	b.n	801137c <__mdiff+0x34>
 8011440:	f854 1b04 	ldr.w	r1, [r4], #4
 8011444:	46e6      	mov	lr, ip
 8011446:	0c08      	lsrs	r0, r1, #16
 8011448:	fa1c fc81 	uxtah	ip, ip, r1
 801144c:	4471      	add	r1, lr
 801144e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8011452:	b289      	uxth	r1, r1
 8011454:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8011458:	f846 1b04 	str.w	r1, [r6], #4
 801145c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011460:	e7dd      	b.n	801141e <__mdiff+0xd6>
 8011462:	3f01      	subs	r7, #1
 8011464:	e7e7      	b.n	8011436 <__mdiff+0xee>
 8011466:	bf00      	nop
 8011468:	08012c22 	.word	0x08012c22
 801146c:	08012ca4 	.word	0x08012ca4

08011470 <__ulp>:
 8011470:	b082      	sub	sp, #8
 8011472:	ed8d 0b00 	vstr	d0, [sp]
 8011476:	9a01      	ldr	r2, [sp, #4]
 8011478:	4b0f      	ldr	r3, [pc, #60]	@ (80114b8 <__ulp+0x48>)
 801147a:	4013      	ands	r3, r2
 801147c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8011480:	2b00      	cmp	r3, #0
 8011482:	dc08      	bgt.n	8011496 <__ulp+0x26>
 8011484:	425b      	negs	r3, r3
 8011486:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801148a:	ea4f 5223 	mov.w	r2, r3, asr #20
 801148e:	da04      	bge.n	801149a <__ulp+0x2a>
 8011490:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8011494:	4113      	asrs	r3, r2
 8011496:	2200      	movs	r2, #0
 8011498:	e008      	b.n	80114ac <__ulp+0x3c>
 801149a:	f1a2 0314 	sub.w	r3, r2, #20
 801149e:	2b1e      	cmp	r3, #30
 80114a0:	bfda      	itte	le
 80114a2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80114a6:	40da      	lsrle	r2, r3
 80114a8:	2201      	movgt	r2, #1
 80114aa:	2300      	movs	r3, #0
 80114ac:	4619      	mov	r1, r3
 80114ae:	4610      	mov	r0, r2
 80114b0:	ec41 0b10 	vmov	d0, r0, r1
 80114b4:	b002      	add	sp, #8
 80114b6:	4770      	bx	lr
 80114b8:	7ff00000 	.word	0x7ff00000

080114bc <__b2d>:
 80114bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80114c0:	6906      	ldr	r6, [r0, #16]
 80114c2:	f100 0814 	add.w	r8, r0, #20
 80114c6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80114ca:	1f37      	subs	r7, r6, #4
 80114cc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80114d0:	4610      	mov	r0, r2
 80114d2:	f7ff fd53 	bl	8010f7c <__hi0bits>
 80114d6:	f1c0 0320 	rsb	r3, r0, #32
 80114da:	280a      	cmp	r0, #10
 80114dc:	600b      	str	r3, [r1, #0]
 80114de:	491b      	ldr	r1, [pc, #108]	@ (801154c <__b2d+0x90>)
 80114e0:	dc15      	bgt.n	801150e <__b2d+0x52>
 80114e2:	f1c0 0c0b 	rsb	ip, r0, #11
 80114e6:	fa22 f30c 	lsr.w	r3, r2, ip
 80114ea:	45b8      	cmp	r8, r7
 80114ec:	ea43 0501 	orr.w	r5, r3, r1
 80114f0:	bf34      	ite	cc
 80114f2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80114f6:	2300      	movcs	r3, #0
 80114f8:	3015      	adds	r0, #21
 80114fa:	fa02 f000 	lsl.w	r0, r2, r0
 80114fe:	fa23 f30c 	lsr.w	r3, r3, ip
 8011502:	4303      	orrs	r3, r0
 8011504:	461c      	mov	r4, r3
 8011506:	ec45 4b10 	vmov	d0, r4, r5
 801150a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801150e:	45b8      	cmp	r8, r7
 8011510:	bf3a      	itte	cc
 8011512:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8011516:	f1a6 0708 	subcc.w	r7, r6, #8
 801151a:	2300      	movcs	r3, #0
 801151c:	380b      	subs	r0, #11
 801151e:	d012      	beq.n	8011546 <__b2d+0x8a>
 8011520:	f1c0 0120 	rsb	r1, r0, #32
 8011524:	fa23 f401 	lsr.w	r4, r3, r1
 8011528:	4082      	lsls	r2, r0
 801152a:	4322      	orrs	r2, r4
 801152c:	4547      	cmp	r7, r8
 801152e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8011532:	bf8c      	ite	hi
 8011534:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8011538:	2200      	movls	r2, #0
 801153a:	4083      	lsls	r3, r0
 801153c:	40ca      	lsrs	r2, r1
 801153e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8011542:	4313      	orrs	r3, r2
 8011544:	e7de      	b.n	8011504 <__b2d+0x48>
 8011546:	ea42 0501 	orr.w	r5, r2, r1
 801154a:	e7db      	b.n	8011504 <__b2d+0x48>
 801154c:	3ff00000 	.word	0x3ff00000

08011550 <__d2b>:
 8011550:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011554:	460f      	mov	r7, r1
 8011556:	2101      	movs	r1, #1
 8011558:	ec59 8b10 	vmov	r8, r9, d0
 801155c:	4616      	mov	r6, r2
 801155e:	f7ff fc1b 	bl	8010d98 <_Balloc>
 8011562:	4604      	mov	r4, r0
 8011564:	b930      	cbnz	r0, 8011574 <__d2b+0x24>
 8011566:	4602      	mov	r2, r0
 8011568:	4b23      	ldr	r3, [pc, #140]	@ (80115f8 <__d2b+0xa8>)
 801156a:	4824      	ldr	r0, [pc, #144]	@ (80115fc <__d2b+0xac>)
 801156c:	f240 310f 	movw	r1, #783	@ 0x30f
 8011570:	f000 f99a 	bl	80118a8 <__assert_func>
 8011574:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011578:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801157c:	b10d      	cbz	r5, 8011582 <__d2b+0x32>
 801157e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011582:	9301      	str	r3, [sp, #4]
 8011584:	f1b8 0300 	subs.w	r3, r8, #0
 8011588:	d023      	beq.n	80115d2 <__d2b+0x82>
 801158a:	4668      	mov	r0, sp
 801158c:	9300      	str	r3, [sp, #0]
 801158e:	f7ff fd14 	bl	8010fba <__lo0bits>
 8011592:	e9dd 1200 	ldrd	r1, r2, [sp]
 8011596:	b1d0      	cbz	r0, 80115ce <__d2b+0x7e>
 8011598:	f1c0 0320 	rsb	r3, r0, #32
 801159c:	fa02 f303 	lsl.w	r3, r2, r3
 80115a0:	430b      	orrs	r3, r1
 80115a2:	40c2      	lsrs	r2, r0
 80115a4:	6163      	str	r3, [r4, #20]
 80115a6:	9201      	str	r2, [sp, #4]
 80115a8:	9b01      	ldr	r3, [sp, #4]
 80115aa:	61a3      	str	r3, [r4, #24]
 80115ac:	2b00      	cmp	r3, #0
 80115ae:	bf0c      	ite	eq
 80115b0:	2201      	moveq	r2, #1
 80115b2:	2202      	movne	r2, #2
 80115b4:	6122      	str	r2, [r4, #16]
 80115b6:	b1a5      	cbz	r5, 80115e2 <__d2b+0x92>
 80115b8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80115bc:	4405      	add	r5, r0
 80115be:	603d      	str	r5, [r7, #0]
 80115c0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80115c4:	6030      	str	r0, [r6, #0]
 80115c6:	4620      	mov	r0, r4
 80115c8:	b003      	add	sp, #12
 80115ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80115ce:	6161      	str	r1, [r4, #20]
 80115d0:	e7ea      	b.n	80115a8 <__d2b+0x58>
 80115d2:	a801      	add	r0, sp, #4
 80115d4:	f7ff fcf1 	bl	8010fba <__lo0bits>
 80115d8:	9b01      	ldr	r3, [sp, #4]
 80115da:	6163      	str	r3, [r4, #20]
 80115dc:	3020      	adds	r0, #32
 80115de:	2201      	movs	r2, #1
 80115e0:	e7e8      	b.n	80115b4 <__d2b+0x64>
 80115e2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80115e6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80115ea:	6038      	str	r0, [r7, #0]
 80115ec:	6918      	ldr	r0, [r3, #16]
 80115ee:	f7ff fcc5 	bl	8010f7c <__hi0bits>
 80115f2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80115f6:	e7e5      	b.n	80115c4 <__d2b+0x74>
 80115f8:	08012c22 	.word	0x08012c22
 80115fc:	08012ca4 	.word	0x08012ca4

08011600 <__ratio>:
 8011600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011604:	b085      	sub	sp, #20
 8011606:	e9cd 1000 	strd	r1, r0, [sp]
 801160a:	a902      	add	r1, sp, #8
 801160c:	f7ff ff56 	bl	80114bc <__b2d>
 8011610:	9800      	ldr	r0, [sp, #0]
 8011612:	a903      	add	r1, sp, #12
 8011614:	ec55 4b10 	vmov	r4, r5, d0
 8011618:	f7ff ff50 	bl	80114bc <__b2d>
 801161c:	9b01      	ldr	r3, [sp, #4]
 801161e:	6919      	ldr	r1, [r3, #16]
 8011620:	9b00      	ldr	r3, [sp, #0]
 8011622:	691b      	ldr	r3, [r3, #16]
 8011624:	1ac9      	subs	r1, r1, r3
 8011626:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801162a:	1a9b      	subs	r3, r3, r2
 801162c:	ec5b ab10 	vmov	sl, fp, d0
 8011630:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8011634:	2b00      	cmp	r3, #0
 8011636:	bfce      	itee	gt
 8011638:	462a      	movgt	r2, r5
 801163a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801163e:	465a      	movle	r2, fp
 8011640:	462f      	mov	r7, r5
 8011642:	46d9      	mov	r9, fp
 8011644:	bfcc      	ite	gt
 8011646:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801164a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801164e:	464b      	mov	r3, r9
 8011650:	4652      	mov	r2, sl
 8011652:	4620      	mov	r0, r4
 8011654:	4639      	mov	r1, r7
 8011656:	f7ef f909 	bl	800086c <__aeabi_ddiv>
 801165a:	ec41 0b10 	vmov	d0, r0, r1
 801165e:	b005      	add	sp, #20
 8011660:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011664 <__copybits>:
 8011664:	3901      	subs	r1, #1
 8011666:	b570      	push	{r4, r5, r6, lr}
 8011668:	1149      	asrs	r1, r1, #5
 801166a:	6914      	ldr	r4, [r2, #16]
 801166c:	3101      	adds	r1, #1
 801166e:	f102 0314 	add.w	r3, r2, #20
 8011672:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8011676:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801167a:	1f05      	subs	r5, r0, #4
 801167c:	42a3      	cmp	r3, r4
 801167e:	d30c      	bcc.n	801169a <__copybits+0x36>
 8011680:	1aa3      	subs	r3, r4, r2
 8011682:	3b11      	subs	r3, #17
 8011684:	f023 0303 	bic.w	r3, r3, #3
 8011688:	3211      	adds	r2, #17
 801168a:	42a2      	cmp	r2, r4
 801168c:	bf88      	it	hi
 801168e:	2300      	movhi	r3, #0
 8011690:	4418      	add	r0, r3
 8011692:	2300      	movs	r3, #0
 8011694:	4288      	cmp	r0, r1
 8011696:	d305      	bcc.n	80116a4 <__copybits+0x40>
 8011698:	bd70      	pop	{r4, r5, r6, pc}
 801169a:	f853 6b04 	ldr.w	r6, [r3], #4
 801169e:	f845 6f04 	str.w	r6, [r5, #4]!
 80116a2:	e7eb      	b.n	801167c <__copybits+0x18>
 80116a4:	f840 3b04 	str.w	r3, [r0], #4
 80116a8:	e7f4      	b.n	8011694 <__copybits+0x30>

080116aa <__any_on>:
 80116aa:	f100 0214 	add.w	r2, r0, #20
 80116ae:	6900      	ldr	r0, [r0, #16]
 80116b0:	114b      	asrs	r3, r1, #5
 80116b2:	4298      	cmp	r0, r3
 80116b4:	b510      	push	{r4, lr}
 80116b6:	db11      	blt.n	80116dc <__any_on+0x32>
 80116b8:	dd0a      	ble.n	80116d0 <__any_on+0x26>
 80116ba:	f011 011f 	ands.w	r1, r1, #31
 80116be:	d007      	beq.n	80116d0 <__any_on+0x26>
 80116c0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80116c4:	fa24 f001 	lsr.w	r0, r4, r1
 80116c8:	fa00 f101 	lsl.w	r1, r0, r1
 80116cc:	428c      	cmp	r4, r1
 80116ce:	d10b      	bne.n	80116e8 <__any_on+0x3e>
 80116d0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80116d4:	4293      	cmp	r3, r2
 80116d6:	d803      	bhi.n	80116e0 <__any_on+0x36>
 80116d8:	2000      	movs	r0, #0
 80116da:	bd10      	pop	{r4, pc}
 80116dc:	4603      	mov	r3, r0
 80116de:	e7f7      	b.n	80116d0 <__any_on+0x26>
 80116e0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80116e4:	2900      	cmp	r1, #0
 80116e6:	d0f5      	beq.n	80116d4 <__any_on+0x2a>
 80116e8:	2001      	movs	r0, #1
 80116ea:	e7f6      	b.n	80116da <__any_on+0x30>

080116ec <__sread>:
 80116ec:	b510      	push	{r4, lr}
 80116ee:	460c      	mov	r4, r1
 80116f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80116f4:	f000 f8a4 	bl	8011840 <_read_r>
 80116f8:	2800      	cmp	r0, #0
 80116fa:	bfab      	itete	ge
 80116fc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80116fe:	89a3      	ldrhlt	r3, [r4, #12]
 8011700:	181b      	addge	r3, r3, r0
 8011702:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8011706:	bfac      	ite	ge
 8011708:	6563      	strge	r3, [r4, #84]	@ 0x54
 801170a:	81a3      	strhlt	r3, [r4, #12]
 801170c:	bd10      	pop	{r4, pc}

0801170e <__swrite>:
 801170e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011712:	461f      	mov	r7, r3
 8011714:	898b      	ldrh	r3, [r1, #12]
 8011716:	05db      	lsls	r3, r3, #23
 8011718:	4605      	mov	r5, r0
 801171a:	460c      	mov	r4, r1
 801171c:	4616      	mov	r6, r2
 801171e:	d505      	bpl.n	801172c <__swrite+0x1e>
 8011720:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011724:	2302      	movs	r3, #2
 8011726:	2200      	movs	r2, #0
 8011728:	f000 f878 	bl	801181c <_lseek_r>
 801172c:	89a3      	ldrh	r3, [r4, #12]
 801172e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011732:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8011736:	81a3      	strh	r3, [r4, #12]
 8011738:	4632      	mov	r2, r6
 801173a:	463b      	mov	r3, r7
 801173c:	4628      	mov	r0, r5
 801173e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011742:	f000 b88f 	b.w	8011864 <_write_r>

08011746 <__sseek>:
 8011746:	b510      	push	{r4, lr}
 8011748:	460c      	mov	r4, r1
 801174a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801174e:	f000 f865 	bl	801181c <_lseek_r>
 8011752:	1c43      	adds	r3, r0, #1
 8011754:	89a3      	ldrh	r3, [r4, #12]
 8011756:	bf15      	itete	ne
 8011758:	6560      	strne	r0, [r4, #84]	@ 0x54
 801175a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801175e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8011762:	81a3      	strheq	r3, [r4, #12]
 8011764:	bf18      	it	ne
 8011766:	81a3      	strhne	r3, [r4, #12]
 8011768:	bd10      	pop	{r4, pc}

0801176a <__sclose>:
 801176a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801176e:	f000 b88b 	b.w	8011888 <_close_r>

08011772 <_realloc_r>:
 8011772:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011776:	4607      	mov	r7, r0
 8011778:	4614      	mov	r4, r2
 801177a:	460d      	mov	r5, r1
 801177c:	b921      	cbnz	r1, 8011788 <_realloc_r+0x16>
 801177e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011782:	4611      	mov	r1, r2
 8011784:	f7fc bc94 	b.w	800e0b0 <_malloc_r>
 8011788:	b92a      	cbnz	r2, 8011796 <_realloc_r+0x24>
 801178a:	f7fe fd6d 	bl	8010268 <_free_r>
 801178e:	4625      	mov	r5, r4
 8011790:	4628      	mov	r0, r5
 8011792:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011796:	f000 f8b9 	bl	801190c <_malloc_usable_size_r>
 801179a:	4284      	cmp	r4, r0
 801179c:	4606      	mov	r6, r0
 801179e:	d802      	bhi.n	80117a6 <_realloc_r+0x34>
 80117a0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80117a4:	d8f4      	bhi.n	8011790 <_realloc_r+0x1e>
 80117a6:	4621      	mov	r1, r4
 80117a8:	4638      	mov	r0, r7
 80117aa:	f7fc fc81 	bl	800e0b0 <_malloc_r>
 80117ae:	4680      	mov	r8, r0
 80117b0:	b908      	cbnz	r0, 80117b6 <_realloc_r+0x44>
 80117b2:	4645      	mov	r5, r8
 80117b4:	e7ec      	b.n	8011790 <_realloc_r+0x1e>
 80117b6:	42b4      	cmp	r4, r6
 80117b8:	4622      	mov	r2, r4
 80117ba:	4629      	mov	r1, r5
 80117bc:	bf28      	it	cs
 80117be:	4632      	movcs	r2, r6
 80117c0:	f7fd feda 	bl	800f578 <memcpy>
 80117c4:	4629      	mov	r1, r5
 80117c6:	4638      	mov	r0, r7
 80117c8:	f7fe fd4e 	bl	8010268 <_free_r>
 80117cc:	e7f1      	b.n	80117b2 <_realloc_r+0x40>

080117ce <__ascii_wctomb>:
 80117ce:	4603      	mov	r3, r0
 80117d0:	4608      	mov	r0, r1
 80117d2:	b141      	cbz	r1, 80117e6 <__ascii_wctomb+0x18>
 80117d4:	2aff      	cmp	r2, #255	@ 0xff
 80117d6:	d904      	bls.n	80117e2 <__ascii_wctomb+0x14>
 80117d8:	228a      	movs	r2, #138	@ 0x8a
 80117da:	601a      	str	r2, [r3, #0]
 80117dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80117e0:	4770      	bx	lr
 80117e2:	700a      	strb	r2, [r1, #0]
 80117e4:	2001      	movs	r0, #1
 80117e6:	4770      	bx	lr

080117e8 <memmove>:
 80117e8:	4288      	cmp	r0, r1
 80117ea:	b510      	push	{r4, lr}
 80117ec:	eb01 0402 	add.w	r4, r1, r2
 80117f0:	d902      	bls.n	80117f8 <memmove+0x10>
 80117f2:	4284      	cmp	r4, r0
 80117f4:	4623      	mov	r3, r4
 80117f6:	d807      	bhi.n	8011808 <memmove+0x20>
 80117f8:	1e43      	subs	r3, r0, #1
 80117fa:	42a1      	cmp	r1, r4
 80117fc:	d008      	beq.n	8011810 <memmove+0x28>
 80117fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011802:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011806:	e7f8      	b.n	80117fa <memmove+0x12>
 8011808:	4402      	add	r2, r0
 801180a:	4601      	mov	r1, r0
 801180c:	428a      	cmp	r2, r1
 801180e:	d100      	bne.n	8011812 <memmove+0x2a>
 8011810:	bd10      	pop	{r4, pc}
 8011812:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011816:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801181a:	e7f7      	b.n	801180c <memmove+0x24>

0801181c <_lseek_r>:
 801181c:	b538      	push	{r3, r4, r5, lr}
 801181e:	4d07      	ldr	r5, [pc, #28]	@ (801183c <_lseek_r+0x20>)
 8011820:	4604      	mov	r4, r0
 8011822:	4608      	mov	r0, r1
 8011824:	4611      	mov	r1, r2
 8011826:	2200      	movs	r2, #0
 8011828:	602a      	str	r2, [r5, #0]
 801182a:	461a      	mov	r2, r3
 801182c:	f7f4 fae3 	bl	8005df6 <_lseek>
 8011830:	1c43      	adds	r3, r0, #1
 8011832:	d102      	bne.n	801183a <_lseek_r+0x1e>
 8011834:	682b      	ldr	r3, [r5, #0]
 8011836:	b103      	cbz	r3, 801183a <_lseek_r+0x1e>
 8011838:	6023      	str	r3, [r4, #0]
 801183a:	bd38      	pop	{r3, r4, r5, pc}
 801183c:	20005674 	.word	0x20005674

08011840 <_read_r>:
 8011840:	b538      	push	{r3, r4, r5, lr}
 8011842:	4d07      	ldr	r5, [pc, #28]	@ (8011860 <_read_r+0x20>)
 8011844:	4604      	mov	r4, r0
 8011846:	4608      	mov	r0, r1
 8011848:	4611      	mov	r1, r2
 801184a:	2200      	movs	r2, #0
 801184c:	602a      	str	r2, [r5, #0]
 801184e:	461a      	mov	r2, r3
 8011850:	f7f4 fa71 	bl	8005d36 <_read>
 8011854:	1c43      	adds	r3, r0, #1
 8011856:	d102      	bne.n	801185e <_read_r+0x1e>
 8011858:	682b      	ldr	r3, [r5, #0]
 801185a:	b103      	cbz	r3, 801185e <_read_r+0x1e>
 801185c:	6023      	str	r3, [r4, #0]
 801185e:	bd38      	pop	{r3, r4, r5, pc}
 8011860:	20005674 	.word	0x20005674

08011864 <_write_r>:
 8011864:	b538      	push	{r3, r4, r5, lr}
 8011866:	4d07      	ldr	r5, [pc, #28]	@ (8011884 <_write_r+0x20>)
 8011868:	4604      	mov	r4, r0
 801186a:	4608      	mov	r0, r1
 801186c:	4611      	mov	r1, r2
 801186e:	2200      	movs	r2, #0
 8011870:	602a      	str	r2, [r5, #0]
 8011872:	461a      	mov	r2, r3
 8011874:	f7f4 fa7c 	bl	8005d70 <_write>
 8011878:	1c43      	adds	r3, r0, #1
 801187a:	d102      	bne.n	8011882 <_write_r+0x1e>
 801187c:	682b      	ldr	r3, [r5, #0]
 801187e:	b103      	cbz	r3, 8011882 <_write_r+0x1e>
 8011880:	6023      	str	r3, [r4, #0]
 8011882:	bd38      	pop	{r3, r4, r5, pc}
 8011884:	20005674 	.word	0x20005674

08011888 <_close_r>:
 8011888:	b538      	push	{r3, r4, r5, lr}
 801188a:	4d06      	ldr	r5, [pc, #24]	@ (80118a4 <_close_r+0x1c>)
 801188c:	2300      	movs	r3, #0
 801188e:	4604      	mov	r4, r0
 8011890:	4608      	mov	r0, r1
 8011892:	602b      	str	r3, [r5, #0]
 8011894:	f7f4 fa88 	bl	8005da8 <_close>
 8011898:	1c43      	adds	r3, r0, #1
 801189a:	d102      	bne.n	80118a2 <_close_r+0x1a>
 801189c:	682b      	ldr	r3, [r5, #0]
 801189e:	b103      	cbz	r3, 80118a2 <_close_r+0x1a>
 80118a0:	6023      	str	r3, [r4, #0]
 80118a2:	bd38      	pop	{r3, r4, r5, pc}
 80118a4:	20005674 	.word	0x20005674

080118a8 <__assert_func>:
 80118a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80118aa:	4614      	mov	r4, r2
 80118ac:	461a      	mov	r2, r3
 80118ae:	4b09      	ldr	r3, [pc, #36]	@ (80118d4 <__assert_func+0x2c>)
 80118b0:	681b      	ldr	r3, [r3, #0]
 80118b2:	4605      	mov	r5, r0
 80118b4:	68d8      	ldr	r0, [r3, #12]
 80118b6:	b14c      	cbz	r4, 80118cc <__assert_func+0x24>
 80118b8:	4b07      	ldr	r3, [pc, #28]	@ (80118d8 <__assert_func+0x30>)
 80118ba:	9100      	str	r1, [sp, #0]
 80118bc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80118c0:	4906      	ldr	r1, [pc, #24]	@ (80118dc <__assert_func+0x34>)
 80118c2:	462b      	mov	r3, r5
 80118c4:	f000 f82a 	bl	801191c <fiprintf>
 80118c8:	f000 f83a 	bl	8011940 <abort>
 80118cc:	4b04      	ldr	r3, [pc, #16]	@ (80118e0 <__assert_func+0x38>)
 80118ce:	461c      	mov	r4, r3
 80118d0:	e7f3      	b.n	80118ba <__assert_func+0x12>
 80118d2:	bf00      	nop
 80118d4:	20000204 	.word	0x20000204
 80118d8:	08012cfd 	.word	0x08012cfd
 80118dc:	08012d0a 	.word	0x08012d0a
 80118e0:	08012d38 	.word	0x08012d38

080118e4 <_calloc_r>:
 80118e4:	b570      	push	{r4, r5, r6, lr}
 80118e6:	fba1 5402 	umull	r5, r4, r1, r2
 80118ea:	b934      	cbnz	r4, 80118fa <_calloc_r+0x16>
 80118ec:	4629      	mov	r1, r5
 80118ee:	f7fc fbdf 	bl	800e0b0 <_malloc_r>
 80118f2:	4606      	mov	r6, r0
 80118f4:	b928      	cbnz	r0, 8011902 <_calloc_r+0x1e>
 80118f6:	4630      	mov	r0, r6
 80118f8:	bd70      	pop	{r4, r5, r6, pc}
 80118fa:	220c      	movs	r2, #12
 80118fc:	6002      	str	r2, [r0, #0]
 80118fe:	2600      	movs	r6, #0
 8011900:	e7f9      	b.n	80118f6 <_calloc_r+0x12>
 8011902:	462a      	mov	r2, r5
 8011904:	4621      	mov	r1, r4
 8011906:	f7fd fdcd 	bl	800f4a4 <memset>
 801190a:	e7f4      	b.n	80118f6 <_calloc_r+0x12>

0801190c <_malloc_usable_size_r>:
 801190c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011910:	1f18      	subs	r0, r3, #4
 8011912:	2b00      	cmp	r3, #0
 8011914:	bfbc      	itt	lt
 8011916:	580b      	ldrlt	r3, [r1, r0]
 8011918:	18c0      	addlt	r0, r0, r3
 801191a:	4770      	bx	lr

0801191c <fiprintf>:
 801191c:	b40e      	push	{r1, r2, r3}
 801191e:	b503      	push	{r0, r1, lr}
 8011920:	4601      	mov	r1, r0
 8011922:	ab03      	add	r3, sp, #12
 8011924:	4805      	ldr	r0, [pc, #20]	@ (801193c <fiprintf+0x20>)
 8011926:	f853 2b04 	ldr.w	r2, [r3], #4
 801192a:	6800      	ldr	r0, [r0, #0]
 801192c:	9301      	str	r3, [sp, #4]
 801192e:	f000 f837 	bl	80119a0 <_vfiprintf_r>
 8011932:	b002      	add	sp, #8
 8011934:	f85d eb04 	ldr.w	lr, [sp], #4
 8011938:	b003      	add	sp, #12
 801193a:	4770      	bx	lr
 801193c:	20000204 	.word	0x20000204

08011940 <abort>:
 8011940:	b508      	push	{r3, lr}
 8011942:	2006      	movs	r0, #6
 8011944:	f000 fa62 	bl	8011e0c <raise>
 8011948:	2001      	movs	r0, #1
 801194a:	f7f4 f9e9 	bl	8005d20 <_exit>

0801194e <__sfputc_r>:
 801194e:	6893      	ldr	r3, [r2, #8]
 8011950:	3b01      	subs	r3, #1
 8011952:	2b00      	cmp	r3, #0
 8011954:	b410      	push	{r4}
 8011956:	6093      	str	r3, [r2, #8]
 8011958:	da08      	bge.n	801196c <__sfputc_r+0x1e>
 801195a:	6994      	ldr	r4, [r2, #24]
 801195c:	42a3      	cmp	r3, r4
 801195e:	db01      	blt.n	8011964 <__sfputc_r+0x16>
 8011960:	290a      	cmp	r1, #10
 8011962:	d103      	bne.n	801196c <__sfputc_r+0x1e>
 8011964:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011968:	f000 b932 	b.w	8011bd0 <__swbuf_r>
 801196c:	6813      	ldr	r3, [r2, #0]
 801196e:	1c58      	adds	r0, r3, #1
 8011970:	6010      	str	r0, [r2, #0]
 8011972:	7019      	strb	r1, [r3, #0]
 8011974:	4608      	mov	r0, r1
 8011976:	f85d 4b04 	ldr.w	r4, [sp], #4
 801197a:	4770      	bx	lr

0801197c <__sfputs_r>:
 801197c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801197e:	4606      	mov	r6, r0
 8011980:	460f      	mov	r7, r1
 8011982:	4614      	mov	r4, r2
 8011984:	18d5      	adds	r5, r2, r3
 8011986:	42ac      	cmp	r4, r5
 8011988:	d101      	bne.n	801198e <__sfputs_r+0x12>
 801198a:	2000      	movs	r0, #0
 801198c:	e007      	b.n	801199e <__sfputs_r+0x22>
 801198e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011992:	463a      	mov	r2, r7
 8011994:	4630      	mov	r0, r6
 8011996:	f7ff ffda 	bl	801194e <__sfputc_r>
 801199a:	1c43      	adds	r3, r0, #1
 801199c:	d1f3      	bne.n	8011986 <__sfputs_r+0xa>
 801199e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080119a0 <_vfiprintf_r>:
 80119a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119a4:	460d      	mov	r5, r1
 80119a6:	b09d      	sub	sp, #116	@ 0x74
 80119a8:	4614      	mov	r4, r2
 80119aa:	4698      	mov	r8, r3
 80119ac:	4606      	mov	r6, r0
 80119ae:	b118      	cbz	r0, 80119b8 <_vfiprintf_r+0x18>
 80119b0:	6a03      	ldr	r3, [r0, #32]
 80119b2:	b90b      	cbnz	r3, 80119b8 <_vfiprintf_r+0x18>
 80119b4:	f7fc fe56 	bl	800e664 <__sinit>
 80119b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80119ba:	07d9      	lsls	r1, r3, #31
 80119bc:	d405      	bmi.n	80119ca <_vfiprintf_r+0x2a>
 80119be:	89ab      	ldrh	r3, [r5, #12]
 80119c0:	059a      	lsls	r2, r3, #22
 80119c2:	d402      	bmi.n	80119ca <_vfiprintf_r+0x2a>
 80119c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80119c6:	f7fd fdd0 	bl	800f56a <__retarget_lock_acquire_recursive>
 80119ca:	89ab      	ldrh	r3, [r5, #12]
 80119cc:	071b      	lsls	r3, r3, #28
 80119ce:	d501      	bpl.n	80119d4 <_vfiprintf_r+0x34>
 80119d0:	692b      	ldr	r3, [r5, #16]
 80119d2:	b99b      	cbnz	r3, 80119fc <_vfiprintf_r+0x5c>
 80119d4:	4629      	mov	r1, r5
 80119d6:	4630      	mov	r0, r6
 80119d8:	f000 f938 	bl	8011c4c <__swsetup_r>
 80119dc:	b170      	cbz	r0, 80119fc <_vfiprintf_r+0x5c>
 80119de:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80119e0:	07dc      	lsls	r4, r3, #31
 80119e2:	d504      	bpl.n	80119ee <_vfiprintf_r+0x4e>
 80119e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80119e8:	b01d      	add	sp, #116	@ 0x74
 80119ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80119ee:	89ab      	ldrh	r3, [r5, #12]
 80119f0:	0598      	lsls	r0, r3, #22
 80119f2:	d4f7      	bmi.n	80119e4 <_vfiprintf_r+0x44>
 80119f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80119f6:	f7fd fdb9 	bl	800f56c <__retarget_lock_release_recursive>
 80119fa:	e7f3      	b.n	80119e4 <_vfiprintf_r+0x44>
 80119fc:	2300      	movs	r3, #0
 80119fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8011a00:	2320      	movs	r3, #32
 8011a02:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011a06:	f8cd 800c 	str.w	r8, [sp, #12]
 8011a0a:	2330      	movs	r3, #48	@ 0x30
 8011a0c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8011bbc <_vfiprintf_r+0x21c>
 8011a10:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011a14:	f04f 0901 	mov.w	r9, #1
 8011a18:	4623      	mov	r3, r4
 8011a1a:	469a      	mov	sl, r3
 8011a1c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011a20:	b10a      	cbz	r2, 8011a26 <_vfiprintf_r+0x86>
 8011a22:	2a25      	cmp	r2, #37	@ 0x25
 8011a24:	d1f9      	bne.n	8011a1a <_vfiprintf_r+0x7a>
 8011a26:	ebba 0b04 	subs.w	fp, sl, r4
 8011a2a:	d00b      	beq.n	8011a44 <_vfiprintf_r+0xa4>
 8011a2c:	465b      	mov	r3, fp
 8011a2e:	4622      	mov	r2, r4
 8011a30:	4629      	mov	r1, r5
 8011a32:	4630      	mov	r0, r6
 8011a34:	f7ff ffa2 	bl	801197c <__sfputs_r>
 8011a38:	3001      	adds	r0, #1
 8011a3a:	f000 80a7 	beq.w	8011b8c <_vfiprintf_r+0x1ec>
 8011a3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011a40:	445a      	add	r2, fp
 8011a42:	9209      	str	r2, [sp, #36]	@ 0x24
 8011a44:	f89a 3000 	ldrb.w	r3, [sl]
 8011a48:	2b00      	cmp	r3, #0
 8011a4a:	f000 809f 	beq.w	8011b8c <_vfiprintf_r+0x1ec>
 8011a4e:	2300      	movs	r3, #0
 8011a50:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8011a54:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011a58:	f10a 0a01 	add.w	sl, sl, #1
 8011a5c:	9304      	str	r3, [sp, #16]
 8011a5e:	9307      	str	r3, [sp, #28]
 8011a60:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011a64:	931a      	str	r3, [sp, #104]	@ 0x68
 8011a66:	4654      	mov	r4, sl
 8011a68:	2205      	movs	r2, #5
 8011a6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011a6e:	4853      	ldr	r0, [pc, #332]	@ (8011bbc <_vfiprintf_r+0x21c>)
 8011a70:	f7ee fbbe 	bl	80001f0 <memchr>
 8011a74:	9a04      	ldr	r2, [sp, #16]
 8011a76:	b9d8      	cbnz	r0, 8011ab0 <_vfiprintf_r+0x110>
 8011a78:	06d1      	lsls	r1, r2, #27
 8011a7a:	bf44      	itt	mi
 8011a7c:	2320      	movmi	r3, #32
 8011a7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011a82:	0713      	lsls	r3, r2, #28
 8011a84:	bf44      	itt	mi
 8011a86:	232b      	movmi	r3, #43	@ 0x2b
 8011a88:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011a8c:	f89a 3000 	ldrb.w	r3, [sl]
 8011a90:	2b2a      	cmp	r3, #42	@ 0x2a
 8011a92:	d015      	beq.n	8011ac0 <_vfiprintf_r+0x120>
 8011a94:	9a07      	ldr	r2, [sp, #28]
 8011a96:	4654      	mov	r4, sl
 8011a98:	2000      	movs	r0, #0
 8011a9a:	f04f 0c0a 	mov.w	ip, #10
 8011a9e:	4621      	mov	r1, r4
 8011aa0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011aa4:	3b30      	subs	r3, #48	@ 0x30
 8011aa6:	2b09      	cmp	r3, #9
 8011aa8:	d94b      	bls.n	8011b42 <_vfiprintf_r+0x1a2>
 8011aaa:	b1b0      	cbz	r0, 8011ada <_vfiprintf_r+0x13a>
 8011aac:	9207      	str	r2, [sp, #28]
 8011aae:	e014      	b.n	8011ada <_vfiprintf_r+0x13a>
 8011ab0:	eba0 0308 	sub.w	r3, r0, r8
 8011ab4:	fa09 f303 	lsl.w	r3, r9, r3
 8011ab8:	4313      	orrs	r3, r2
 8011aba:	9304      	str	r3, [sp, #16]
 8011abc:	46a2      	mov	sl, r4
 8011abe:	e7d2      	b.n	8011a66 <_vfiprintf_r+0xc6>
 8011ac0:	9b03      	ldr	r3, [sp, #12]
 8011ac2:	1d19      	adds	r1, r3, #4
 8011ac4:	681b      	ldr	r3, [r3, #0]
 8011ac6:	9103      	str	r1, [sp, #12]
 8011ac8:	2b00      	cmp	r3, #0
 8011aca:	bfbb      	ittet	lt
 8011acc:	425b      	neglt	r3, r3
 8011ace:	f042 0202 	orrlt.w	r2, r2, #2
 8011ad2:	9307      	strge	r3, [sp, #28]
 8011ad4:	9307      	strlt	r3, [sp, #28]
 8011ad6:	bfb8      	it	lt
 8011ad8:	9204      	strlt	r2, [sp, #16]
 8011ada:	7823      	ldrb	r3, [r4, #0]
 8011adc:	2b2e      	cmp	r3, #46	@ 0x2e
 8011ade:	d10a      	bne.n	8011af6 <_vfiprintf_r+0x156>
 8011ae0:	7863      	ldrb	r3, [r4, #1]
 8011ae2:	2b2a      	cmp	r3, #42	@ 0x2a
 8011ae4:	d132      	bne.n	8011b4c <_vfiprintf_r+0x1ac>
 8011ae6:	9b03      	ldr	r3, [sp, #12]
 8011ae8:	1d1a      	adds	r2, r3, #4
 8011aea:	681b      	ldr	r3, [r3, #0]
 8011aec:	9203      	str	r2, [sp, #12]
 8011aee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011af2:	3402      	adds	r4, #2
 8011af4:	9305      	str	r3, [sp, #20]
 8011af6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011bcc <_vfiprintf_r+0x22c>
 8011afa:	7821      	ldrb	r1, [r4, #0]
 8011afc:	2203      	movs	r2, #3
 8011afe:	4650      	mov	r0, sl
 8011b00:	f7ee fb76 	bl	80001f0 <memchr>
 8011b04:	b138      	cbz	r0, 8011b16 <_vfiprintf_r+0x176>
 8011b06:	9b04      	ldr	r3, [sp, #16]
 8011b08:	eba0 000a 	sub.w	r0, r0, sl
 8011b0c:	2240      	movs	r2, #64	@ 0x40
 8011b0e:	4082      	lsls	r2, r0
 8011b10:	4313      	orrs	r3, r2
 8011b12:	3401      	adds	r4, #1
 8011b14:	9304      	str	r3, [sp, #16]
 8011b16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011b1a:	4829      	ldr	r0, [pc, #164]	@ (8011bc0 <_vfiprintf_r+0x220>)
 8011b1c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011b20:	2206      	movs	r2, #6
 8011b22:	f7ee fb65 	bl	80001f0 <memchr>
 8011b26:	2800      	cmp	r0, #0
 8011b28:	d03f      	beq.n	8011baa <_vfiprintf_r+0x20a>
 8011b2a:	4b26      	ldr	r3, [pc, #152]	@ (8011bc4 <_vfiprintf_r+0x224>)
 8011b2c:	bb1b      	cbnz	r3, 8011b76 <_vfiprintf_r+0x1d6>
 8011b2e:	9b03      	ldr	r3, [sp, #12]
 8011b30:	3307      	adds	r3, #7
 8011b32:	f023 0307 	bic.w	r3, r3, #7
 8011b36:	3308      	adds	r3, #8
 8011b38:	9303      	str	r3, [sp, #12]
 8011b3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011b3c:	443b      	add	r3, r7
 8011b3e:	9309      	str	r3, [sp, #36]	@ 0x24
 8011b40:	e76a      	b.n	8011a18 <_vfiprintf_r+0x78>
 8011b42:	fb0c 3202 	mla	r2, ip, r2, r3
 8011b46:	460c      	mov	r4, r1
 8011b48:	2001      	movs	r0, #1
 8011b4a:	e7a8      	b.n	8011a9e <_vfiprintf_r+0xfe>
 8011b4c:	2300      	movs	r3, #0
 8011b4e:	3401      	adds	r4, #1
 8011b50:	9305      	str	r3, [sp, #20]
 8011b52:	4619      	mov	r1, r3
 8011b54:	f04f 0c0a 	mov.w	ip, #10
 8011b58:	4620      	mov	r0, r4
 8011b5a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011b5e:	3a30      	subs	r2, #48	@ 0x30
 8011b60:	2a09      	cmp	r2, #9
 8011b62:	d903      	bls.n	8011b6c <_vfiprintf_r+0x1cc>
 8011b64:	2b00      	cmp	r3, #0
 8011b66:	d0c6      	beq.n	8011af6 <_vfiprintf_r+0x156>
 8011b68:	9105      	str	r1, [sp, #20]
 8011b6a:	e7c4      	b.n	8011af6 <_vfiprintf_r+0x156>
 8011b6c:	fb0c 2101 	mla	r1, ip, r1, r2
 8011b70:	4604      	mov	r4, r0
 8011b72:	2301      	movs	r3, #1
 8011b74:	e7f0      	b.n	8011b58 <_vfiprintf_r+0x1b8>
 8011b76:	ab03      	add	r3, sp, #12
 8011b78:	9300      	str	r3, [sp, #0]
 8011b7a:	462a      	mov	r2, r5
 8011b7c:	4b12      	ldr	r3, [pc, #72]	@ (8011bc8 <_vfiprintf_r+0x228>)
 8011b7e:	a904      	add	r1, sp, #16
 8011b80:	4630      	mov	r0, r6
 8011b82:	f7fc f839 	bl	800dbf8 <_printf_float>
 8011b86:	4607      	mov	r7, r0
 8011b88:	1c78      	adds	r0, r7, #1
 8011b8a:	d1d6      	bne.n	8011b3a <_vfiprintf_r+0x19a>
 8011b8c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011b8e:	07d9      	lsls	r1, r3, #31
 8011b90:	d405      	bmi.n	8011b9e <_vfiprintf_r+0x1fe>
 8011b92:	89ab      	ldrh	r3, [r5, #12]
 8011b94:	059a      	lsls	r2, r3, #22
 8011b96:	d402      	bmi.n	8011b9e <_vfiprintf_r+0x1fe>
 8011b98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011b9a:	f7fd fce7 	bl	800f56c <__retarget_lock_release_recursive>
 8011b9e:	89ab      	ldrh	r3, [r5, #12]
 8011ba0:	065b      	lsls	r3, r3, #25
 8011ba2:	f53f af1f 	bmi.w	80119e4 <_vfiprintf_r+0x44>
 8011ba6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011ba8:	e71e      	b.n	80119e8 <_vfiprintf_r+0x48>
 8011baa:	ab03      	add	r3, sp, #12
 8011bac:	9300      	str	r3, [sp, #0]
 8011bae:	462a      	mov	r2, r5
 8011bb0:	4b05      	ldr	r3, [pc, #20]	@ (8011bc8 <_vfiprintf_r+0x228>)
 8011bb2:	a904      	add	r1, sp, #16
 8011bb4:	4630      	mov	r0, r6
 8011bb6:	f7fc fb69 	bl	800e28c <_printf_i>
 8011bba:	e7e4      	b.n	8011b86 <_vfiprintf_r+0x1e6>
 8011bbc:	08012c93 	.word	0x08012c93
 8011bc0:	08012c9d 	.word	0x08012c9d
 8011bc4:	0800dbf9 	.word	0x0800dbf9
 8011bc8:	0801197d 	.word	0x0801197d
 8011bcc:	08012c99 	.word	0x08012c99

08011bd0 <__swbuf_r>:
 8011bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011bd2:	460e      	mov	r6, r1
 8011bd4:	4614      	mov	r4, r2
 8011bd6:	4605      	mov	r5, r0
 8011bd8:	b118      	cbz	r0, 8011be2 <__swbuf_r+0x12>
 8011bda:	6a03      	ldr	r3, [r0, #32]
 8011bdc:	b90b      	cbnz	r3, 8011be2 <__swbuf_r+0x12>
 8011bde:	f7fc fd41 	bl	800e664 <__sinit>
 8011be2:	69a3      	ldr	r3, [r4, #24]
 8011be4:	60a3      	str	r3, [r4, #8]
 8011be6:	89a3      	ldrh	r3, [r4, #12]
 8011be8:	071a      	lsls	r2, r3, #28
 8011bea:	d501      	bpl.n	8011bf0 <__swbuf_r+0x20>
 8011bec:	6923      	ldr	r3, [r4, #16]
 8011bee:	b943      	cbnz	r3, 8011c02 <__swbuf_r+0x32>
 8011bf0:	4621      	mov	r1, r4
 8011bf2:	4628      	mov	r0, r5
 8011bf4:	f000 f82a 	bl	8011c4c <__swsetup_r>
 8011bf8:	b118      	cbz	r0, 8011c02 <__swbuf_r+0x32>
 8011bfa:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8011bfe:	4638      	mov	r0, r7
 8011c00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011c02:	6823      	ldr	r3, [r4, #0]
 8011c04:	6922      	ldr	r2, [r4, #16]
 8011c06:	1a98      	subs	r0, r3, r2
 8011c08:	6963      	ldr	r3, [r4, #20]
 8011c0a:	b2f6      	uxtb	r6, r6
 8011c0c:	4283      	cmp	r3, r0
 8011c0e:	4637      	mov	r7, r6
 8011c10:	dc05      	bgt.n	8011c1e <__swbuf_r+0x4e>
 8011c12:	4621      	mov	r1, r4
 8011c14:	4628      	mov	r0, r5
 8011c16:	f7ff f897 	bl	8010d48 <_fflush_r>
 8011c1a:	2800      	cmp	r0, #0
 8011c1c:	d1ed      	bne.n	8011bfa <__swbuf_r+0x2a>
 8011c1e:	68a3      	ldr	r3, [r4, #8]
 8011c20:	3b01      	subs	r3, #1
 8011c22:	60a3      	str	r3, [r4, #8]
 8011c24:	6823      	ldr	r3, [r4, #0]
 8011c26:	1c5a      	adds	r2, r3, #1
 8011c28:	6022      	str	r2, [r4, #0]
 8011c2a:	701e      	strb	r6, [r3, #0]
 8011c2c:	6962      	ldr	r2, [r4, #20]
 8011c2e:	1c43      	adds	r3, r0, #1
 8011c30:	429a      	cmp	r2, r3
 8011c32:	d004      	beq.n	8011c3e <__swbuf_r+0x6e>
 8011c34:	89a3      	ldrh	r3, [r4, #12]
 8011c36:	07db      	lsls	r3, r3, #31
 8011c38:	d5e1      	bpl.n	8011bfe <__swbuf_r+0x2e>
 8011c3a:	2e0a      	cmp	r6, #10
 8011c3c:	d1df      	bne.n	8011bfe <__swbuf_r+0x2e>
 8011c3e:	4621      	mov	r1, r4
 8011c40:	4628      	mov	r0, r5
 8011c42:	f7ff f881 	bl	8010d48 <_fflush_r>
 8011c46:	2800      	cmp	r0, #0
 8011c48:	d0d9      	beq.n	8011bfe <__swbuf_r+0x2e>
 8011c4a:	e7d6      	b.n	8011bfa <__swbuf_r+0x2a>

08011c4c <__swsetup_r>:
 8011c4c:	b538      	push	{r3, r4, r5, lr}
 8011c4e:	4b29      	ldr	r3, [pc, #164]	@ (8011cf4 <__swsetup_r+0xa8>)
 8011c50:	4605      	mov	r5, r0
 8011c52:	6818      	ldr	r0, [r3, #0]
 8011c54:	460c      	mov	r4, r1
 8011c56:	b118      	cbz	r0, 8011c60 <__swsetup_r+0x14>
 8011c58:	6a03      	ldr	r3, [r0, #32]
 8011c5a:	b90b      	cbnz	r3, 8011c60 <__swsetup_r+0x14>
 8011c5c:	f7fc fd02 	bl	800e664 <__sinit>
 8011c60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011c64:	0719      	lsls	r1, r3, #28
 8011c66:	d422      	bmi.n	8011cae <__swsetup_r+0x62>
 8011c68:	06da      	lsls	r2, r3, #27
 8011c6a:	d407      	bmi.n	8011c7c <__swsetup_r+0x30>
 8011c6c:	2209      	movs	r2, #9
 8011c6e:	602a      	str	r2, [r5, #0]
 8011c70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011c74:	81a3      	strh	r3, [r4, #12]
 8011c76:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011c7a:	e033      	b.n	8011ce4 <__swsetup_r+0x98>
 8011c7c:	0758      	lsls	r0, r3, #29
 8011c7e:	d512      	bpl.n	8011ca6 <__swsetup_r+0x5a>
 8011c80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011c82:	b141      	cbz	r1, 8011c96 <__swsetup_r+0x4a>
 8011c84:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011c88:	4299      	cmp	r1, r3
 8011c8a:	d002      	beq.n	8011c92 <__swsetup_r+0x46>
 8011c8c:	4628      	mov	r0, r5
 8011c8e:	f7fe faeb 	bl	8010268 <_free_r>
 8011c92:	2300      	movs	r3, #0
 8011c94:	6363      	str	r3, [r4, #52]	@ 0x34
 8011c96:	89a3      	ldrh	r3, [r4, #12]
 8011c98:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011c9c:	81a3      	strh	r3, [r4, #12]
 8011c9e:	2300      	movs	r3, #0
 8011ca0:	6063      	str	r3, [r4, #4]
 8011ca2:	6923      	ldr	r3, [r4, #16]
 8011ca4:	6023      	str	r3, [r4, #0]
 8011ca6:	89a3      	ldrh	r3, [r4, #12]
 8011ca8:	f043 0308 	orr.w	r3, r3, #8
 8011cac:	81a3      	strh	r3, [r4, #12]
 8011cae:	6923      	ldr	r3, [r4, #16]
 8011cb0:	b94b      	cbnz	r3, 8011cc6 <__swsetup_r+0x7a>
 8011cb2:	89a3      	ldrh	r3, [r4, #12]
 8011cb4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011cb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011cbc:	d003      	beq.n	8011cc6 <__swsetup_r+0x7a>
 8011cbe:	4621      	mov	r1, r4
 8011cc0:	4628      	mov	r0, r5
 8011cc2:	f000 f83f 	bl	8011d44 <__smakebuf_r>
 8011cc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011cca:	f013 0201 	ands.w	r2, r3, #1
 8011cce:	d00a      	beq.n	8011ce6 <__swsetup_r+0x9a>
 8011cd0:	2200      	movs	r2, #0
 8011cd2:	60a2      	str	r2, [r4, #8]
 8011cd4:	6962      	ldr	r2, [r4, #20]
 8011cd6:	4252      	negs	r2, r2
 8011cd8:	61a2      	str	r2, [r4, #24]
 8011cda:	6922      	ldr	r2, [r4, #16]
 8011cdc:	b942      	cbnz	r2, 8011cf0 <__swsetup_r+0xa4>
 8011cde:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011ce2:	d1c5      	bne.n	8011c70 <__swsetup_r+0x24>
 8011ce4:	bd38      	pop	{r3, r4, r5, pc}
 8011ce6:	0799      	lsls	r1, r3, #30
 8011ce8:	bf58      	it	pl
 8011cea:	6962      	ldrpl	r2, [r4, #20]
 8011cec:	60a2      	str	r2, [r4, #8]
 8011cee:	e7f4      	b.n	8011cda <__swsetup_r+0x8e>
 8011cf0:	2000      	movs	r0, #0
 8011cf2:	e7f7      	b.n	8011ce4 <__swsetup_r+0x98>
 8011cf4:	20000204 	.word	0x20000204

08011cf8 <__swhatbuf_r>:
 8011cf8:	b570      	push	{r4, r5, r6, lr}
 8011cfa:	460c      	mov	r4, r1
 8011cfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011d00:	2900      	cmp	r1, #0
 8011d02:	b096      	sub	sp, #88	@ 0x58
 8011d04:	4615      	mov	r5, r2
 8011d06:	461e      	mov	r6, r3
 8011d08:	da0d      	bge.n	8011d26 <__swhatbuf_r+0x2e>
 8011d0a:	89a3      	ldrh	r3, [r4, #12]
 8011d0c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011d10:	f04f 0100 	mov.w	r1, #0
 8011d14:	bf14      	ite	ne
 8011d16:	2340      	movne	r3, #64	@ 0x40
 8011d18:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011d1c:	2000      	movs	r0, #0
 8011d1e:	6031      	str	r1, [r6, #0]
 8011d20:	602b      	str	r3, [r5, #0]
 8011d22:	b016      	add	sp, #88	@ 0x58
 8011d24:	bd70      	pop	{r4, r5, r6, pc}
 8011d26:	466a      	mov	r2, sp
 8011d28:	f000 f89c 	bl	8011e64 <_fstat_r>
 8011d2c:	2800      	cmp	r0, #0
 8011d2e:	dbec      	blt.n	8011d0a <__swhatbuf_r+0x12>
 8011d30:	9901      	ldr	r1, [sp, #4]
 8011d32:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011d36:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011d3a:	4259      	negs	r1, r3
 8011d3c:	4159      	adcs	r1, r3
 8011d3e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011d42:	e7eb      	b.n	8011d1c <__swhatbuf_r+0x24>

08011d44 <__smakebuf_r>:
 8011d44:	898b      	ldrh	r3, [r1, #12]
 8011d46:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011d48:	079d      	lsls	r5, r3, #30
 8011d4a:	4606      	mov	r6, r0
 8011d4c:	460c      	mov	r4, r1
 8011d4e:	d507      	bpl.n	8011d60 <__smakebuf_r+0x1c>
 8011d50:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011d54:	6023      	str	r3, [r4, #0]
 8011d56:	6123      	str	r3, [r4, #16]
 8011d58:	2301      	movs	r3, #1
 8011d5a:	6163      	str	r3, [r4, #20]
 8011d5c:	b003      	add	sp, #12
 8011d5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011d60:	ab01      	add	r3, sp, #4
 8011d62:	466a      	mov	r2, sp
 8011d64:	f7ff ffc8 	bl	8011cf8 <__swhatbuf_r>
 8011d68:	9f00      	ldr	r7, [sp, #0]
 8011d6a:	4605      	mov	r5, r0
 8011d6c:	4639      	mov	r1, r7
 8011d6e:	4630      	mov	r0, r6
 8011d70:	f7fc f99e 	bl	800e0b0 <_malloc_r>
 8011d74:	b948      	cbnz	r0, 8011d8a <__smakebuf_r+0x46>
 8011d76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011d7a:	059a      	lsls	r2, r3, #22
 8011d7c:	d4ee      	bmi.n	8011d5c <__smakebuf_r+0x18>
 8011d7e:	f023 0303 	bic.w	r3, r3, #3
 8011d82:	f043 0302 	orr.w	r3, r3, #2
 8011d86:	81a3      	strh	r3, [r4, #12]
 8011d88:	e7e2      	b.n	8011d50 <__smakebuf_r+0xc>
 8011d8a:	89a3      	ldrh	r3, [r4, #12]
 8011d8c:	6020      	str	r0, [r4, #0]
 8011d8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011d92:	81a3      	strh	r3, [r4, #12]
 8011d94:	9b01      	ldr	r3, [sp, #4]
 8011d96:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011d9a:	b15b      	cbz	r3, 8011db4 <__smakebuf_r+0x70>
 8011d9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011da0:	4630      	mov	r0, r6
 8011da2:	f000 f83b 	bl	8011e1c <_isatty_r>
 8011da6:	b128      	cbz	r0, 8011db4 <__smakebuf_r+0x70>
 8011da8:	89a3      	ldrh	r3, [r4, #12]
 8011daa:	f023 0303 	bic.w	r3, r3, #3
 8011dae:	f043 0301 	orr.w	r3, r3, #1
 8011db2:	81a3      	strh	r3, [r4, #12]
 8011db4:	89a3      	ldrh	r3, [r4, #12]
 8011db6:	431d      	orrs	r5, r3
 8011db8:	81a5      	strh	r5, [r4, #12]
 8011dba:	e7cf      	b.n	8011d5c <__smakebuf_r+0x18>

08011dbc <_raise_r>:
 8011dbc:	291f      	cmp	r1, #31
 8011dbe:	b538      	push	{r3, r4, r5, lr}
 8011dc0:	4605      	mov	r5, r0
 8011dc2:	460c      	mov	r4, r1
 8011dc4:	d904      	bls.n	8011dd0 <_raise_r+0x14>
 8011dc6:	2316      	movs	r3, #22
 8011dc8:	6003      	str	r3, [r0, #0]
 8011dca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011dce:	bd38      	pop	{r3, r4, r5, pc}
 8011dd0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8011dd2:	b112      	cbz	r2, 8011dda <_raise_r+0x1e>
 8011dd4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011dd8:	b94b      	cbnz	r3, 8011dee <_raise_r+0x32>
 8011dda:	4628      	mov	r0, r5
 8011ddc:	f000 f840 	bl	8011e60 <_getpid_r>
 8011de0:	4622      	mov	r2, r4
 8011de2:	4601      	mov	r1, r0
 8011de4:	4628      	mov	r0, r5
 8011de6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011dea:	f000 b827 	b.w	8011e3c <_kill_r>
 8011dee:	2b01      	cmp	r3, #1
 8011df0:	d00a      	beq.n	8011e08 <_raise_r+0x4c>
 8011df2:	1c59      	adds	r1, r3, #1
 8011df4:	d103      	bne.n	8011dfe <_raise_r+0x42>
 8011df6:	2316      	movs	r3, #22
 8011df8:	6003      	str	r3, [r0, #0]
 8011dfa:	2001      	movs	r0, #1
 8011dfc:	e7e7      	b.n	8011dce <_raise_r+0x12>
 8011dfe:	2100      	movs	r1, #0
 8011e00:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8011e04:	4620      	mov	r0, r4
 8011e06:	4798      	blx	r3
 8011e08:	2000      	movs	r0, #0
 8011e0a:	e7e0      	b.n	8011dce <_raise_r+0x12>

08011e0c <raise>:
 8011e0c:	4b02      	ldr	r3, [pc, #8]	@ (8011e18 <raise+0xc>)
 8011e0e:	4601      	mov	r1, r0
 8011e10:	6818      	ldr	r0, [r3, #0]
 8011e12:	f7ff bfd3 	b.w	8011dbc <_raise_r>
 8011e16:	bf00      	nop
 8011e18:	20000204 	.word	0x20000204

08011e1c <_isatty_r>:
 8011e1c:	b538      	push	{r3, r4, r5, lr}
 8011e1e:	4d06      	ldr	r5, [pc, #24]	@ (8011e38 <_isatty_r+0x1c>)
 8011e20:	2300      	movs	r3, #0
 8011e22:	4604      	mov	r4, r0
 8011e24:	4608      	mov	r0, r1
 8011e26:	602b      	str	r3, [r5, #0]
 8011e28:	f7f3 ffda 	bl	8005de0 <_isatty>
 8011e2c:	1c43      	adds	r3, r0, #1
 8011e2e:	d102      	bne.n	8011e36 <_isatty_r+0x1a>
 8011e30:	682b      	ldr	r3, [r5, #0]
 8011e32:	b103      	cbz	r3, 8011e36 <_isatty_r+0x1a>
 8011e34:	6023      	str	r3, [r4, #0]
 8011e36:	bd38      	pop	{r3, r4, r5, pc}
 8011e38:	20005674 	.word	0x20005674

08011e3c <_kill_r>:
 8011e3c:	b538      	push	{r3, r4, r5, lr}
 8011e3e:	4d07      	ldr	r5, [pc, #28]	@ (8011e5c <_kill_r+0x20>)
 8011e40:	2300      	movs	r3, #0
 8011e42:	4604      	mov	r4, r0
 8011e44:	4608      	mov	r0, r1
 8011e46:	4611      	mov	r1, r2
 8011e48:	602b      	str	r3, [r5, #0]
 8011e4a:	f7f3 ff59 	bl	8005d00 <_kill>
 8011e4e:	1c43      	adds	r3, r0, #1
 8011e50:	d102      	bne.n	8011e58 <_kill_r+0x1c>
 8011e52:	682b      	ldr	r3, [r5, #0]
 8011e54:	b103      	cbz	r3, 8011e58 <_kill_r+0x1c>
 8011e56:	6023      	str	r3, [r4, #0]
 8011e58:	bd38      	pop	{r3, r4, r5, pc}
 8011e5a:	bf00      	nop
 8011e5c:	20005674 	.word	0x20005674

08011e60 <_getpid_r>:
 8011e60:	f7f3 bf46 	b.w	8005cf0 <_getpid>

08011e64 <_fstat_r>:
 8011e64:	b538      	push	{r3, r4, r5, lr}
 8011e66:	4d07      	ldr	r5, [pc, #28]	@ (8011e84 <_fstat_r+0x20>)
 8011e68:	2300      	movs	r3, #0
 8011e6a:	4604      	mov	r4, r0
 8011e6c:	4608      	mov	r0, r1
 8011e6e:	4611      	mov	r1, r2
 8011e70:	602b      	str	r3, [r5, #0]
 8011e72:	f7f3 ffa5 	bl	8005dc0 <_fstat>
 8011e76:	1c43      	adds	r3, r0, #1
 8011e78:	d102      	bne.n	8011e80 <_fstat_r+0x1c>
 8011e7a:	682b      	ldr	r3, [r5, #0]
 8011e7c:	b103      	cbz	r3, 8011e80 <_fstat_r+0x1c>
 8011e7e:	6023      	str	r3, [r4, #0]
 8011e80:	bd38      	pop	{r3, r4, r5, pc}
 8011e82:	bf00      	nop
 8011e84:	20005674 	.word	0x20005674

08011e88 <lroundf>:
 8011e88:	ee10 1a10 	vmov	r1, s0
 8011e8c:	f3c1 53c7 	ubfx	r3, r1, #23, #8
 8011e90:	2900      	cmp	r1, #0
 8011e92:	f1a3 027f 	sub.w	r2, r3, #127	@ 0x7f
 8011e96:	bfac      	ite	ge
 8011e98:	2001      	movge	r0, #1
 8011e9a:	f04f 30ff 	movlt.w	r0, #4294967295	@ 0xffffffff
 8011e9e:	2a1e      	cmp	r2, #30
 8011ea0:	dc1a      	bgt.n	8011ed8 <lroundf+0x50>
 8011ea2:	2a00      	cmp	r2, #0
 8011ea4:	da03      	bge.n	8011eae <lroundf+0x26>
 8011ea6:	3201      	adds	r2, #1
 8011ea8:	bf18      	it	ne
 8011eaa:	2000      	movne	r0, #0
 8011eac:	4770      	bx	lr
 8011eae:	2a16      	cmp	r2, #22
 8011eb0:	bfd8      	it	le
 8011eb2:	f44f 0380 	movle.w	r3, #4194304	@ 0x400000
 8011eb6:	f3c1 0116 	ubfx	r1, r1, #0, #23
 8011eba:	bfd8      	it	le
 8011ebc:	4113      	asrle	r3, r2
 8011ebe:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8011ec2:	bfcd      	iteet	gt
 8011ec4:	3b96      	subgt	r3, #150	@ 0x96
 8011ec6:	185b      	addle	r3, r3, r1
 8011ec8:	f1c2 0217 	rsble	r2, r2, #23
 8011ecc:	fa01 f303 	lslgt.w	r3, r1, r3
 8011ed0:	bfd8      	it	le
 8011ed2:	40d3      	lsrle	r3, r2
 8011ed4:	4358      	muls	r0, r3
 8011ed6:	4770      	bx	lr
 8011ed8:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8011edc:	ee17 0a90 	vmov	r0, s15
 8011ee0:	4770      	bx	lr
	...

08011ee4 <_init>:
 8011ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011ee6:	bf00      	nop
 8011ee8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011eea:	bc08      	pop	{r3}
 8011eec:	469e      	mov	lr, r3
 8011eee:	4770      	bx	lr

08011ef0 <_fini>:
 8011ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011ef2:	bf00      	nop
 8011ef4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011ef6:	bc08      	pop	{r3}
 8011ef8:	469e      	mov	lr, r3
 8011efa:	4770      	bx	lr
