
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tic_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004020b8 <.init>:
  4020b8:	stp	x29, x30, [sp, #-16]!
  4020bc:	mov	x29, sp
  4020c0:	bl	402680 <tigetstr@plt+0x60>
  4020c4:	ldp	x29, x30, [sp], #16
  4020c8:	ret

Disassembly of section .plt:

00000000004020d0 <_nc_set_writedir@plt-0x20>:
  4020d0:	stp	x16, x30, [sp, #-16]!
  4020d4:	adrp	x16, 421000 <tigetstr@plt+0x1e9e0>
  4020d8:	ldr	x17, [x16, #4088]
  4020dc:	add	x16, x16, #0xff8
  4020e0:	br	x17
  4020e4:	nop
  4020e8:	nop
  4020ec:	nop

00000000004020f0 <_nc_set_writedir@plt>:
  4020f0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4020f4:	ldr	x17, [x16]
  4020f8:	add	x16, x16, #0x0
  4020fc:	br	x17

0000000000402100 <_nc_first_name@plt>:
  402100:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402104:	ldr	x17, [x16, #8]
  402108:	add	x16, x16, #0x8
  40210c:	br	x17

0000000000402110 <strlen@plt>:
  402110:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402114:	ldr	x17, [x16, #16]
  402118:	add	x16, x16, #0x10
  40211c:	br	x17

0000000000402120 <_nc_pathlast@plt>:
  402120:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402124:	ldr	x17, [x16, #24]
  402128:	add	x16, x16, #0x18
  40212c:	br	x17

0000000000402130 <fputs@plt>:
  402130:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402134:	ldr	x17, [x16, #32]
  402138:	add	x16, x16, #0x20
  40213c:	br	x17

0000000000402140 <exit@plt>:
  402140:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402144:	ldr	x17, [x16, #40]
  402148:	add	x16, x16, #0x28
  40214c:	br	x17

0000000000402150 <_nc_infotocap@plt>:
  402150:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402154:	ldr	x17, [x16, #48]
  402158:	add	x16, x16, #0x30
  40215c:	br	x17

0000000000402160 <perror@plt>:
  402160:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402164:	ldr	x17, [x16, #56]
  402168:	add	x16, x16, #0x38
  40216c:	br	x17

0000000000402170 <remove@plt>:
  402170:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402174:	ldr	x17, [x16, #64]
  402178:	add	x16, x16, #0x40
  40217c:	br	x17

0000000000402180 <sprintf@plt>:
  402180:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402184:	ldr	x17, [x16, #72]
  402188:	add	x16, x16, #0x48
  40218c:	br	x17

0000000000402190 <putc@plt>:
  402190:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402194:	ldr	x17, [x16, #80]
  402198:	add	x16, x16, #0x50
  40219c:	br	x17

00000000004021a0 <__cxa_atexit@plt>:
  4021a0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4021a4:	ldr	x17, [x16, #88]
  4021a8:	add	x16, x16, #0x58
  4021ac:	br	x17

00000000004021b0 <fputc@plt>:
  4021b0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4021b4:	ldr	x17, [x16, #96]
  4021b8:	add	x16, x16, #0x60
  4021bc:	br	x17

00000000004021c0 <curses_version@plt>:
  4021c0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4021c4:	ldr	x17, [x16, #104]
  4021c8:	add	x16, x16, #0x68
  4021cc:	br	x17

00000000004021d0 <tgoto@plt>:
  4021d0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4021d4:	ldr	x17, [x16, #112]
  4021d8:	add	x16, x16, #0x70
  4021dc:	br	x17

00000000004021e0 <_nc_doalloc@plt>:
  4021e0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4021e4:	ldr	x17, [x16, #120]
  4021e8:	add	x16, x16, #0x78
  4021ec:	br	x17

00000000004021f0 <_nc_read_entry_source@plt>:
  4021f0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4021f4:	ldr	x17, [x16, #128]
  4021f8:	add	x16, x16, #0x80
  4021fc:	br	x17

0000000000402200 <_nc_set_source@plt>:
  402200:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402204:	ldr	x17, [x16, #136]
  402208:	add	x16, x16, #0x88
  40220c:	br	x17

0000000000402210 <fclose@plt>:
  402210:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402214:	ldr	x17, [x16, #144]
  402218:	add	x16, x16, #0x90
  40221c:	br	x17

0000000000402220 <fopen@plt>:
  402220:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402224:	ldr	x17, [x16, #152]
  402228:	add	x16, x16, #0x98
  40222c:	br	x17

0000000000402230 <malloc@plt>:
  402230:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402234:	ldr	x17, [x16, #160]
  402238:	add	x16, x16, #0xa0
  40223c:	br	x17

0000000000402240 <tparm@plt>:
  402240:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402244:	ldr	x17, [x16, #168]
  402248:	add	x16, x16, #0xa8
  40224c:	br	x17

0000000000402250 <strncmp@plt>:
  402250:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402254:	ldr	x17, [x16, #176]
  402258:	add	x16, x16, #0xb0
  40225c:	br	x17

0000000000402260 <__libc_start_main@plt>:
  402260:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402264:	ldr	x17, [x16, #184]
  402268:	add	x16, x16, #0xb8
  40226c:	br	x17

0000000000402270 <strcat@plt>:
  402270:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402274:	ldr	x17, [x16, #192]
  402278:	add	x16, x16, #0xc0
  40227c:	br	x17

0000000000402280 <fgetc@plt>:
  402280:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402284:	ldr	x17, [x16, #200]
  402288:	add	x16, x16, #0xc8
  40228c:	br	x17

0000000000402290 <tigetflag@plt>:
  402290:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402294:	ldr	x17, [x16, #208]
  402298:	add	x16, x16, #0xd0
  40229c:	br	x17

00000000004022a0 <memset@plt>:
  4022a0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4022a4:	ldr	x17, [x16, #216]
  4022a8:	add	x16, x16, #0xd8
  4022ac:	br	x17

00000000004022b0 <fdopen@plt>:
  4022b0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4022b4:	ldr	x17, [x16, #224]
  4022b8:	add	x16, x16, #0xe0
  4022bc:	br	x17

00000000004022c0 <_nc_tparm_analyze@plt>:
  4022c0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4022c4:	ldr	x17, [x16, #232]
  4022c8:	add	x16, x16, #0xe8
  4022cc:	br	x17

00000000004022d0 <getopt@plt>:
  4022d0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4022d4:	ldr	x17, [x16, #240]
  4022d8:	add	x16, x16, #0xf0
  4022dc:	br	x17

00000000004022e0 <use_extended_names@plt>:
  4022e0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4022e4:	ldr	x17, [x16, #248]
  4022e8:	add	x16, x16, #0xf8
  4022ec:	br	x17

00000000004022f0 <calloc@plt>:
  4022f0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4022f4:	ldr	x17, [x16, #256]
  4022f8:	add	x16, x16, #0x100
  4022fc:	br	x17

0000000000402300 <rewind@plt>:
  402300:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402304:	ldr	x17, [x16, #264]
  402308:	add	x16, x16, #0x108
  40230c:	br	x17

0000000000402310 <strdup@plt>:
  402310:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402314:	ldr	x17, [x16, #272]
  402318:	add	x16, x16, #0x110
  40231c:	br	x17

0000000000402320 <strerror@plt>:
  402320:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402324:	ldr	x17, [x16, #280]
  402328:	add	x16, x16, #0x118
  40232c:	br	x17

0000000000402330 <keyname@plt>:
  402330:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402334:	ldr	x17, [x16, #288]
  402338:	add	x16, x16, #0x120
  40233c:	br	x17

0000000000402340 <_nc_write_entry@plt>:
  402340:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402344:	ldr	x17, [x16, #296]
  402348:	add	x16, x16, #0x128
  40234c:	br	x17

0000000000402350 <__gmon_start__@plt>:
  402350:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402354:	ldr	x17, [x16, #304]
  402358:	add	x16, x16, #0x130
  40235c:	br	x17

0000000000402360 <_nc_set_type@plt>:
  402360:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402364:	ldr	x17, [x16, #312]
  402368:	add	x16, x16, #0x138
  40236c:	br	x17

0000000000402370 <_nc_visbuf@plt>:
  402370:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402374:	ldr	x17, [x16, #320]
  402378:	add	x16, x16, #0x140
  40237c:	br	x17

0000000000402380 <fseek@plt>:
  402380:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402384:	ldr	x17, [x16, #328]
  402388:	add	x16, x16, #0x148
  40238c:	br	x17

0000000000402390 <abort@plt>:
  402390:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402394:	ldr	x17, [x16, #336]
  402398:	add	x16, x16, #0x150
  40239c:	br	x17

00000000004023a0 <_nc_write_object@plt>:
  4023a0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4023a4:	ldr	x17, [x16, #344]
  4023a8:	add	x16, x16, #0x158
  4023ac:	br	x17

00000000004023b0 <_nc_tic_expand@plt>:
  4023b0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4023b4:	ldr	x17, [x16, #352]
  4023b8:	add	x16, x16, #0x160
  4023bc:	br	x17

00000000004023c0 <access@plt>:
  4023c0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4023c4:	ldr	x17, [x16, #360]
  4023c8:	add	x16, x16, #0x168
  4023cc:	br	x17

00000000004023d0 <feof@plt>:
  4023d0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4023d4:	ldr	x17, [x16, #368]
  4023d8:	add	x16, x16, #0x170
  4023dc:	br	x17

00000000004023e0 <puts@plt>:
  4023e0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4023e4:	ldr	x17, [x16, #376]
  4023e8:	add	x16, x16, #0x178
  4023ec:	br	x17

00000000004023f0 <memcmp@plt>:
  4023f0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4023f4:	ldr	x17, [x16, #384]
  4023f8:	add	x16, x16, #0x180
  4023fc:	br	x17

0000000000402400 <_nc_tic_dir@plt>:
  402400:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402404:	ldr	x17, [x16, #392]
  402408:	add	x16, x16, #0x188
  40240c:	br	x17

0000000000402410 <strcmp@plt>:
  402410:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402414:	ldr	x17, [x16, #400]
  402418:	add	x16, x16, #0x190
  40241c:	br	x17

0000000000402420 <__ctype_b_loc@plt>:
  402420:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402424:	ldr	x17, [x16, #408]
  402428:	add	x16, x16, #0x198
  40242c:	br	x17

0000000000402430 <_nc_find_user_entry@plt>:
  402430:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402434:	ldr	x17, [x16, #416]
  402438:	add	x16, x16, #0x1a0
  40243c:	br	x17

0000000000402440 <strtol@plt>:
  402440:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402444:	ldr	x17, [x16, #424]
  402448:	add	x16, x16, #0x1a8
  40244c:	br	x17

0000000000402450 <free@plt>:
  402450:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402454:	ldr	x17, [x16, #432]
  402458:	add	x16, x16, #0x1b0
  40245c:	br	x17

0000000000402460 <_nc_resolve_uses2@plt>:
  402460:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402464:	ldr	x17, [x16, #440]
  402468:	add	x16, x16, #0x1b8
  40246c:	br	x17

0000000000402470 <_nc_rootname@plt>:
  402470:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402474:	ldr	x17, [x16, #448]
  402478:	add	x16, x16, #0x1c0
  40247c:	br	x17

0000000000402480 <_nc_warning@plt>:
  402480:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402484:	ldr	x17, [x16, #456]
  402488:	add	x16, x16, #0x1c8
  40248c:	br	x17

0000000000402490 <strchr@plt>:
  402490:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402494:	ldr	x17, [x16, #464]
  402498:	add	x16, x16, #0x1d0
  40249c:	br	x17

00000000004024a0 <fwrite@plt>:
  4024a0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4024a4:	ldr	x17, [x16, #472]
  4024a8:	add	x16, x16, #0x1d8
  4024ac:	br	x17

00000000004024b0 <clearerr@plt>:
  4024b0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4024b4:	ldr	x17, [x16, #480]
  4024b8:	add	x16, x16, #0x1e0
  4024bc:	br	x17

00000000004024c0 <fflush@plt>:
  4024c0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4024c4:	ldr	x17, [x16, #488]
  4024c8:	add	x16, x16, #0x1e8
  4024cc:	br	x17

00000000004024d0 <strcpy@plt>:
  4024d0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4024d4:	ldr	x17, [x16, #496]
  4024d8:	add	x16, x16, #0x1f0
  4024dc:	br	x17

00000000004024e0 <_nc_tic_written@plt>:
  4024e0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4024e4:	ldr	x17, [x16, #504]
  4024e8:	add	x16, x16, #0x1f8
  4024ec:	br	x17

00000000004024f0 <_nc_capcmp@plt>:
  4024f0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4024f4:	ldr	x17, [x16, #512]
  4024f8:	add	x16, x16, #0x200
  4024fc:	br	x17

0000000000402500 <mkstemp@plt>:
  402500:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402504:	ldr	x17, [x16, #520]
  402508:	add	x16, x16, #0x208
  40250c:	br	x17

0000000000402510 <_nc_name_match@plt>:
  402510:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402514:	ldr	x17, [x16, #528]
  402518:	add	x16, x16, #0x210
  40251c:	br	x17

0000000000402520 <strstr@plt>:
  402520:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402524:	ldr	x17, [x16, #536]
  402528:	add	x16, x16, #0x218
  40252c:	br	x17

0000000000402530 <_nc_get_hash_table@plt>:
  402530:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402534:	ldr	x17, [x16, #544]
  402538:	add	x16, x16, #0x220
  40253c:	br	x17

0000000000402540 <__isoc99_sscanf@plt>:
  402540:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402544:	ldr	x17, [x16, #552]
  402548:	add	x16, x16, #0x228
  40254c:	br	x17

0000000000402550 <_nc_home_terminfo@plt>:
  402550:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402554:	ldr	x17, [x16, #560]
  402558:	add	x16, x16, #0x230
  40255c:	br	x17

0000000000402560 <_nc_find_entry@plt>:
  402560:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402564:	ldr	x17, [x16, #568]
  402568:	add	x16, x16, #0x238
  40256c:	br	x17

0000000000402570 <_nc_trim_sgr0@plt>:
  402570:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402574:	ldr	x17, [x16, #576]
  402578:	add	x16, x16, #0x240
  40257c:	br	x17

0000000000402580 <strncpy@plt>:
  402580:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402584:	ldr	x17, [x16, #584]
  402588:	add	x16, x16, #0x248
  40258c:	br	x17

0000000000402590 <umask@plt>:
  402590:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402594:	ldr	x17, [x16, #592]
  402598:	add	x16, x16, #0x250
  40259c:	br	x17

00000000004025a0 <printf@plt>:
  4025a0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4025a4:	ldr	x17, [x16, #600]
  4025a8:	add	x16, x16, #0x258
  4025ac:	br	x17

00000000004025b0 <__errno_location@plt>:
  4025b0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4025b4:	ldr	x17, [x16, #608]
  4025b8:	add	x16, x16, #0x260
  4025bc:	br	x17

00000000004025c0 <getenv@plt>:
  4025c0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4025c4:	ldr	x17, [x16, #616]
  4025c8:	add	x16, x16, #0x268
  4025cc:	br	x17

00000000004025d0 <__xstat@plt>:
  4025d0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4025d4:	ldr	x17, [x16, #624]
  4025d8:	add	x16, x16, #0x270
  4025dc:	br	x17

00000000004025e0 <fprintf@plt>:
  4025e0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4025e4:	ldr	x17, [x16, #632]
  4025e8:	add	x16, x16, #0x278
  4025ec:	br	x17

00000000004025f0 <fgets@plt>:
  4025f0:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  4025f4:	ldr	x17, [x16, #640]
  4025f8:	add	x16, x16, #0x280
  4025fc:	br	x17

0000000000402600 <_nc_visbuf2@plt>:
  402600:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402604:	ldr	x17, [x16, #648]
  402608:	add	x16, x16, #0x288
  40260c:	br	x17

0000000000402610 <ferror@plt>:
  402610:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402614:	ldr	x17, [x16, #656]
  402618:	add	x16, x16, #0x290
  40261c:	br	x17

0000000000402620 <tigetstr@plt>:
  402620:	adrp	x16, 422000 <tigetstr@plt+0x1f9e0>
  402624:	ldr	x17, [x16, #664]
  402628:	add	x16, x16, #0x298
  40262c:	br	x17

Disassembly of section .text:

0000000000402630 <.text>:
  402630:	mov	x29, #0x0                   	// #0
  402634:	mov	x30, #0x0                   	// #0
  402638:	mov	x5, x0
  40263c:	ldr	x1, [sp]
  402640:	add	x2, sp, #0x8
  402644:	mov	x6, sp
  402648:	movz	x0, #0x0, lsl #48
  40264c:	movk	x0, #0x0, lsl #32
  402650:	movk	x0, #0x40, lsl #16
  402654:	movk	x0, #0x7168
  402658:	movz	x3, #0x0, lsl #48
  40265c:	movk	x3, #0x0, lsl #32
  402660:	movk	x3, #0x40, lsl #16
  402664:	movk	x3, #0xb8c0
  402668:	movz	x4, #0x0, lsl #48
  40266c:	movk	x4, #0x0, lsl #32
  402670:	movk	x4, #0x40, lsl #16
  402674:	movk	x4, #0xb940
  402678:	bl	402260 <__libc_start_main@plt>
  40267c:	bl	402390 <abort@plt>
  402680:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  402684:	ldr	x0, [x0, #3936]
  402688:	cbz	x0, 402690 <tigetstr@plt+0x70>
  40268c:	b	402350 <__gmon_start__@plt>
  402690:	ret
  402694:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  402698:	add	x0, x0, #0x2d8
  40269c:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  4026a0:	add	x1, x1, #0x2d8
  4026a4:	cmp	x0, x1
  4026a8:	b.eq	4026dc <tigetstr@plt+0xbc>  // b.none
  4026ac:	stp	x29, x30, [sp, #-32]!
  4026b0:	mov	x29, sp
  4026b4:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  4026b8:	ldr	x0, [x0, #2416]
  4026bc:	str	x0, [sp, #24]
  4026c0:	mov	x1, x0
  4026c4:	cbz	x1, 4026d4 <tigetstr@plt+0xb4>
  4026c8:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  4026cc:	add	x0, x0, #0x2d8
  4026d0:	blr	x1
  4026d4:	ldp	x29, x30, [sp], #32
  4026d8:	ret
  4026dc:	ret
  4026e0:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  4026e4:	add	x0, x0, #0x2d8
  4026e8:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  4026ec:	add	x1, x1, #0x2d8
  4026f0:	sub	x0, x0, x1
  4026f4:	lsr	x1, x0, #63
  4026f8:	add	x0, x1, x0, asr #3
  4026fc:	cmp	xzr, x0, asr #1
  402700:	b.eq	402738 <tigetstr@plt+0x118>  // b.none
  402704:	stp	x29, x30, [sp, #-32]!
  402708:	mov	x29, sp
  40270c:	asr	x1, x0, #1
  402710:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  402714:	ldr	x0, [x0, #2424]
  402718:	str	x0, [sp, #24]
  40271c:	mov	x2, x0
  402720:	cbz	x2, 402730 <tigetstr@plt+0x110>
  402724:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  402728:	add	x0, x0, #0x2d8
  40272c:	blr	x2
  402730:	ldp	x29, x30, [sp], #32
  402734:	ret
  402738:	ret
  40273c:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  402740:	ldrb	w0, [x0, #728]
  402744:	cbnz	w0, 402768 <tigetstr@plt+0x148>
  402748:	stp	x29, x30, [sp, #-16]!
  40274c:	mov	x29, sp
  402750:	bl	402694 <tigetstr@plt+0x74>
  402754:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  402758:	mov	w1, #0x1                   	// #1
  40275c:	strb	w1, [x0, #728]
  402760:	ldp	x29, x30, [sp], #16
  402764:	ret
  402768:	ret
  40276c:	stp	x29, x30, [sp, #-16]!
  402770:	mov	x29, sp
  402774:	bl	4026e0 <tigetstr@plt+0xc0>
  402778:	ldp	x29, x30, [sp], #16
  40277c:	ret
  402780:	mov	w0, #0x0                   	// #0
  402784:	ret
  402788:	ldrb	w1, [x0]
  40278c:	cmp	w1, #0x1b
  402790:	b.eq	4027a0 <tigetstr@plt+0x180>  // b.none
  402794:	cmp	w1, #0x9a
  402798:	cset	w0, eq  // eq = none
  40279c:	ret
  4027a0:	ldrb	w2, [x0, #1]
  4027a4:	mov	w0, #0x2                   	// #2
  4027a8:	cmp	w2, #0x5b
  4027ac:	b.ne	402794 <tigetstr@plt+0x174>  // b.any
  4027b0:	b	40279c <tigetstr@plt+0x17c>
  4027b4:	stp	x29, x30, [sp, #-32]!
  4027b8:	mov	x29, sp
  4027bc:	stp	x19, x20, [sp, #16]
  4027c0:	mov	x19, x0
  4027c4:	mov	w0, #0xffffffff            	// #-1
  4027c8:	str	w0, [x1]
  4027cc:	cbz	x19, 4027f0 <tigetstr@plt+0x1d0>
  4027d0:	mov	x20, x1
  4027d4:	mov	x0, x19
  4027d8:	bl	402788 <tigetstr@plt+0x168>
  4027dc:	cmp	w0, #0x0
  4027e0:	b.le	4027f0 <tigetstr@plt+0x1d0>
  4027e4:	ldrb	w1, [x19, w0, sxtw]
  4027e8:	cmp	w1, #0x3f
  4027ec:	b.eq	402800 <tigetstr@plt+0x1e0>  // b.none
  4027f0:	mov	x0, x19
  4027f4:	ldp	x19, x20, [sp, #16]
  4027f8:	ldp	x29, x30, [sp], #32
  4027fc:	ret
  402800:	add	w1, w0, #0x1
  402804:	ldrb	w1, [x19, w1, sxtw]
  402808:	cmp	w1, #0x35
  40280c:	b.ne	4027f0 <tigetstr@plt+0x1d0>  // b.any
  402810:	add	w0, w0, #0x2
  402814:	sxtw	x1, w0
  402818:	ldrb	w0, [x19, w0, sxtw]
  40281c:	cmp	w0, #0x68
  402820:	b.eq	402838 <tigetstr@plt+0x218>  // b.none
  402824:	cmp	w0, #0x6c
  402828:	b.eq	402844 <tigetstr@plt+0x224>  // b.none
  40282c:	add	x0, x1, #0x1
  402830:	add	x19, x19, x0
  402834:	b	4027f0 <tigetstr@plt+0x1d0>
  402838:	mov	w0, #0x1                   	// #1
  40283c:	str	w0, [x20]
  402840:	b	40282c <tigetstr@plt+0x20c>
  402844:	str	wzr, [x20]
  402848:	b	40282c <tigetstr@plt+0x20c>
  40284c:	cmp	w0, #0x1
  402850:	b.eq	402878 <tigetstr@plt+0x258>  // b.none
  402854:	cmp	w0, #0x2
  402858:	b.eq	402884 <tigetstr@plt+0x264>  // b.none
  40285c:	adrp	x2, 40b000 <tigetstr@plt+0x89e0>
  402860:	add	x2, x2, #0x998
  402864:	adrp	x1, 40b000 <tigetstr@plt+0x89e0>
  402868:	add	x1, x1, #0x990
  40286c:	cmp	w0, #0x0
  402870:	csel	x0, x1, x2, ne  // ne = any
  402874:	ret
  402878:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  40287c:	add	x0, x0, #0x980
  402880:	b	402874 <tigetstr@plt+0x254>
  402884:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  402888:	add	x0, x0, #0x988
  40288c:	b	402874 <tigetstr@plt+0x254>
  402890:	stp	x29, x30, [sp, #-48]!
  402894:	mov	x29, sp
  402898:	stp	x19, x20, [sp, #16]
  40289c:	str	x21, [sp, #32]
  4028a0:	mov	x19, x0
  4028a4:	mov	x21, x1
  4028a8:	mov	x20, x2
  4028ac:	str	xzr, [x1]
  4028b0:	cbz	x2, 4028b8 <tigetstr@plt+0x298>
  4028b4:	str	wzr, [x2]
  4028b8:	bl	402420 <__ctype_b_loc@plt>
  4028bc:	fmov	d2, #1.000000000000000000e+01
  4028c0:	ldr	x2, [x0]
  4028c4:	ldrb	w3, [x19]
  4028c8:	and	x1, x3, #0xff
  4028cc:	ldrh	w1, [x2, x1, lsl #1]
  4028d0:	tbz	w1, #11, 4028f4 <tigetstr@plt+0x2d4>
  4028d4:	add	x19, x19, #0x1
  4028d8:	ldr	d0, [x21]
  4028dc:	fmul	d1, d0, d2
  4028e0:	sub	w3, w3, #0x30
  4028e4:	scvtf	d0, w3
  4028e8:	fadd	d0, d1, d0
  4028ec:	str	d0, [x21]
  4028f0:	b	4028c0 <tigetstr@plt+0x2a0>
  4028f4:	cmp	w3, #0x2e
  4028f8:	b.eq	402924 <tigetstr@plt+0x304>  // b.none
  4028fc:	ldrb	w0, [x19]
  402900:	cmp	w0, #0x2a
  402904:	mov	w3, #0x0                   	// #0
  402908:	mov	w1, #0x2f                  	// #47
  40290c:	ccmp	w0, w1, #0x4, ne  // ne = any
  402910:	mov	w2, #0x1                   	// #1
  402914:	b.eq	402990 <tigetstr@plt+0x370>  // b.none
  402918:	b	4029c0 <tigetstr@plt+0x3a0>
  40291c:	mov	x19, x4
  402920:	b	4028fc <tigetstr@plt+0x2dc>
  402924:	add	x4, x19, #0x1
  402928:	ldrb	w1, [x19, #1]
  40292c:	and	x3, x1, #0xff
  402930:	ldrh	w2, [x2, x3, lsl #1]
  402934:	tbz	w2, #11, 40291c <tigetstr@plt+0x2fc>
  402938:	mov	x19, x4
  40293c:	mov	w2, #0x1                   	// #1
  402940:	add	w2, w2, w2, lsl #2
  402944:	lsl	w3, w2, #1
  402948:	mov	w2, w3
  40294c:	sub	w1, w1, #0x30
  402950:	sdiv	w1, w1, w3
  402954:	scvtf	d0, w1
  402958:	ldr	d1, [x21]
  40295c:	fadd	d0, d1, d0
  402960:	str	d0, [x21]
  402964:	ldrb	w1, [x19, #1]!
  402968:	and	x4, x1, #0xff
  40296c:	ldr	x3, [x0]
  402970:	ldrh	w3, [x3, x4, lsl #1]
  402974:	tbnz	w3, #11, 402940 <tigetstr@plt+0x320>
  402978:	b	4028fc <tigetstr@plt+0x2dc>
  40297c:	str	w2, [x20]
  402980:	ldrb	w0, [x19]
  402984:	cmp	w0, #0x2a
  402988:	ccmp	w0, w1, #0x4, ne  // ne = any
  40298c:	b.ne	4029b0 <tigetstr@plt+0x390>  // b.any
  402990:	cmp	w0, #0x2f
  402994:	ccmp	x20, #0x0, #0x0, eq  // eq = none
  402998:	b.eq	4029b0 <tigetstr@plt+0x390>  // b.none
  40299c:	add	x19, x19, #0x1
  4029a0:	cmp	w0, #0x2a
  4029a4:	b.ne	40297c <tigetstr@plt+0x35c>  // b.any
  4029a8:	mov	w3, w2
  4029ac:	b	402980 <tigetstr@plt+0x360>
  4029b0:	cbz	w3, 4029c0 <tigetstr@plt+0x3a0>
  4029b4:	ldr	d0, [x21]
  4029b8:	fneg	d0, d0
  4029bc:	str	d0, [x21]
  4029c0:	mov	x0, x19
  4029c4:	ldp	x19, x20, [sp, #16]
  4029c8:	ldr	x21, [sp, #32]
  4029cc:	ldp	x29, x30, [sp], #48
  4029d0:	ret
  4029d4:	stp	x29, x30, [sp, #-64]!
  4029d8:	mov	x29, sp
  4029dc:	stp	x19, x20, [sp, #16]
  4029e0:	mov	x19, x0
  4029e4:	str	xzr, [x1]
  4029e8:	ldrb	w0, [x0]
  4029ec:	cbz	w0, 402a70 <tigetstr@plt+0x450>
  4029f0:	stp	x21, x22, [sp, #32]
  4029f4:	mov	x20, x1
  4029f8:	add	x22, sp, #0x3c
  4029fc:	b	402a0c <tigetstr@plt+0x3ec>
  402a00:	add	x19, x19, #0x1
  402a04:	ldrb	w0, [x19]
  402a08:	cbz	w0, 402a6c <tigetstr@plt+0x44c>
  402a0c:	cmp	w0, #0x5c
  402a10:	cinc	x19, x19, eq  // eq = none
  402a14:	ldrb	w0, [x19]
  402a18:	cmp	w0, #0x24
  402a1c:	b.ne	402a00 <tigetstr@plt+0x3e0>  // b.any
  402a20:	ldrb	w0, [x19, #1]
  402a24:	cmp	w0, #0x3c
  402a28:	b.ne	402a00 <tigetstr@plt+0x3e0>  // b.any
  402a2c:	ldrb	w21, [x19, #2]
  402a30:	cmp	w21, #0x2e
  402a34:	b.eq	402a4c <tigetstr@plt+0x42c>  // b.none
  402a38:	bl	402420 <__ctype_b_loc@plt>
  402a3c:	and	x21, x21, #0xff
  402a40:	ldr	x0, [x0]
  402a44:	ldrh	w0, [x0, x21, lsl #1]
  402a48:	tbz	w0, #11, 402a00 <tigetstr@plt+0x3e0>
  402a4c:	mov	x2, x22
  402a50:	mov	x1, x20
  402a54:	add	x0, x19, #0x2
  402a58:	bl	402890 <tigetstr@plt+0x270>
  402a5c:	ldrb	w1, [x0]
  402a60:	cmp	w1, #0x3e
  402a64:	csel	x19, x19, x0, ne  // ne = any
  402a68:	b	402a04 <tigetstr@plt+0x3e4>
  402a6c:	ldp	x21, x22, [sp, #32]
  402a70:	mov	x0, x19
  402a74:	ldp	x19, x20, [sp, #16]
  402a78:	ldp	x29, x30, [sp], #64
  402a7c:	ret
  402a80:	stp	x29, x30, [sp, #-32]!
  402a84:	mov	x29, sp
  402a88:	stp	x19, x20, [sp, #16]
  402a8c:	mov	x20, x0
  402a90:	b	402a98 <tigetstr@plt+0x478>
  402a94:	add	x20, x20, #0x1
  402a98:	ldrb	w19, [x20]
  402a9c:	cmp	w19, #0x2f
  402aa0:	b.eq	402a94 <tigetstr@plt+0x474>  // b.none
  402aa4:	bl	402420 <__ctype_b_loc@plt>
  402aa8:	and	x19, x19, #0xff
  402aac:	ldr	x0, [x0]
  402ab0:	ldrh	w0, [x0, x19, lsl #1]
  402ab4:	tbnz	w0, #11, 402a94 <tigetstr@plt+0x474>
  402ab8:	mov	x0, x20
  402abc:	ldp	x19, x20, [sp, #16]
  402ac0:	ldp	x29, x30, [sp], #32
  402ac4:	ret
  402ac8:	stp	x29, x30, [sp, #-32]!
  402acc:	mov	x29, sp
  402ad0:	stp	x19, x20, [sp, #16]
  402ad4:	adrp	x19, 40d000 <tigetstr@plt+0xa9e0>
  402ad8:	add	x19, x19, #0x6f8
  402adc:	adrp	x20, 421000 <tigetstr@plt+0x1e9e0>
  402ae0:	ldr	x20, [x20, #3856]
  402ae4:	mov	x3, x19
  402ae8:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  402aec:	ldr	x0, [x0, #3968]
  402af0:	ldr	x2, [x0]
  402af4:	adrp	x1, 40b000 <tigetstr@plt+0x89e0>
  402af8:	add	x1, x1, #0x9a0
  402afc:	ldr	x0, [x20]
  402b00:	bl	4025e0 <fprintf@plt>
  402b04:	ldr	x3, [x20]
  402b08:	mov	x2, #0x64e                 	// #1614
  402b0c:	mov	x1, #0x1                   	// #1
  402b10:	add	x0, x19, #0x58
  402b14:	bl	4024a0 <fwrite@plt>
  402b18:	mov	w0, #0x1                   	// #1
  402b1c:	bl	402140 <exit@plt>
  402b20:	stp	x29, x30, [sp, #-32]!
  402b24:	mov	x29, sp
  402b28:	stp	x19, x20, [sp, #16]
  402b2c:	mov	x19, x0
  402b30:	mov	x20, x1
  402b34:	ldr	x0, [x0, #32]
  402b38:	ldr	x0, [x0, #64]
  402b3c:	sub	x0, x0, #0x1
  402b40:	cmn	x0, #0x3
  402b44:	b.ls	402bb8 <tigetstr@plt+0x598>  // b.plast
  402b48:	ldr	x0, [x19, #32]
  402b4c:	ldr	x0, [x0, #80]
  402b50:	sub	x0, x0, #0x1
  402b54:	cmn	x0, #0x3
  402b58:	b.ls	402bc8 <tigetstr@plt+0x5a8>  // b.plast
  402b5c:	ldr	x0, [x19, #32]
  402b60:	ldr	x0, [x0, #96]
  402b64:	sub	x0, x0, #0x1
  402b68:	cmn	x0, #0x3
  402b6c:	b.ls	402bdc <tigetstr@plt+0x5bc>  // b.plast
  402b70:	ldr	x0, [x19, #32]
  402b74:	ldr	x0, [x0, #120]
  402b78:	sub	x0, x0, #0x1
  402b7c:	cmn	x0, #0x3
  402b80:	b.ls	402bf0 <tigetstr@plt+0x5d0>  // b.plast
  402b84:	ldr	x0, [x19, #32]
  402b88:	ldr	x0, [x0, #144]
  402b8c:	sub	x0, x0, #0x1
  402b90:	cmn	x0, #0x3
  402b94:	b.ls	402c04 <tigetstr@plt+0x5e4>  // b.plast
  402b98:	ldr	x0, [x19, #32]
  402b9c:	ldr	x0, [x0, #1016]
  402ba0:	sub	x0, x0, #0x1
  402ba4:	cmn	x0, #0x3
  402ba8:	b.ls	402c18 <tigetstr@plt+0x5f8>  // b.plast
  402bac:	ldp	x19, x20, [sp, #16]
  402bb0:	ldp	x29, x30, [sp], #32
  402bb4:	ret
  402bb8:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  402bbc:	add	x0, x0, #0x9b0
  402bc0:	bl	402480 <_nc_warning@plt>
  402bc4:	b	402b48 <tigetstr@plt+0x528>
  402bc8:	mov	x1, x20
  402bcc:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  402bd0:	add	x0, x0, #0x9d8
  402bd4:	bl	402480 <_nc_warning@plt>
  402bd8:	b	402b5c <tigetstr@plt+0x53c>
  402bdc:	mov	x1, x20
  402be0:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  402be4:	add	x0, x0, #0xa00
  402be8:	bl	402480 <_nc_warning@plt>
  402bec:	b	402b70 <tigetstr@plt+0x550>
  402bf0:	mov	x1, x20
  402bf4:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  402bf8:	add	x0, x0, #0xa20
  402bfc:	bl	402480 <_nc_warning@plt>
  402c00:	b	402b84 <tigetstr@plt+0x564>
  402c04:	mov	x1, x20
  402c08:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  402c0c:	add	x0, x0, #0xa48
  402c10:	bl	402480 <_nc_warning@plt>
  402c14:	b	402b98 <tigetstr@plt+0x578>
  402c18:	mov	x1, x20
  402c1c:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  402c20:	add	x0, x0, #0xa68
  402c24:	bl	402480 <_nc_warning@plt>
  402c28:	ldr	x0, [x19, #32]
  402c2c:	ldr	x0, [x0, #1016]
  402c30:	sub	x0, x0, #0x1
  402c34:	cmn	x0, #0x3
  402c38:	b.hi	402bac <tigetstr@plt+0x58c>  // b.pmore
  402c3c:	mov	x1, x20
  402c40:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  402c44:	add	x0, x0, #0xa68
  402c48:	bl	402480 <_nc_warning@plt>
  402c4c:	b	402bac <tigetstr@plt+0x58c>
  402c50:	stp	x29, x30, [sp, #-80]!
  402c54:	mov	x29, sp
  402c58:	stp	x23, x24, [sp, #48]
  402c5c:	str	x25, [sp, #64]
  402c60:	mov	x24, x0
  402c64:	mov	x25, x1
  402c68:	cmp	w2, #0x10
  402c6c:	b.gt	402c8c <tigetstr@plt+0x66c>
  402c70:	mov	w23, w2
  402c74:	mov	w0, #0x0                   	// #0
  402c78:	cmp	w2, #0x7
  402c7c:	b.le	402d08 <tigetstr@plt+0x6e8>
  402c80:	stp	x19, x20, [sp, #16]
  402c84:	stp	x21, x22, [sp, #32]
  402c88:	b	402c98 <tigetstr@plt+0x678>
  402c8c:	stp	x19, x20, [sp, #16]
  402c90:	stp	x21, x22, [sp, #32]
  402c94:	mov	w23, #0x10                  	// #16
  402c98:	mov	x19, #0x0                   	// #0
  402c9c:	mov	w22, #0x0                   	// #0
  402ca0:	mov	x1, x19
  402ca4:	mov	x0, x24
  402ca8:	bl	402240 <tparm@plt>
  402cac:	bl	402310 <strdup@plt>
  402cb0:	mov	x21, x0
  402cb4:	mov	x1, x19
  402cb8:	mov	x0, x25
  402cbc:	bl	402240 <tparm@plt>
  402cc0:	bl	402310 <strdup@plt>
  402cc4:	mov	x20, x0
  402cc8:	mov	x1, x0
  402ccc:	mov	x0, x21
  402cd0:	bl	402410 <strcmp@plt>
  402cd4:	cmp	w0, #0x0
  402cd8:	cinc	w22, w22, eq  // eq = none
  402cdc:	mov	x0, x21
  402ce0:	bl	402450 <free@plt>
  402ce4:	mov	x0, x20
  402ce8:	bl	402450 <free@plt>
  402cec:	add	x19, x19, #0x1
  402cf0:	cmp	w23, w19
  402cf4:	b.gt	402ca0 <tigetstr@plt+0x680>
  402cf8:	cmp	w22, w23
  402cfc:	cset	w0, eq  // eq = none
  402d00:	ldp	x19, x20, [sp, #16]
  402d04:	ldp	x21, x22, [sp, #32]
  402d08:	ldp	x23, x24, [sp, #48]
  402d0c:	ldr	x25, [sp, #64]
  402d10:	ldp	x29, x30, [sp], #80
  402d14:	ret
  402d18:	stp	x29, x30, [sp, #-32]!
  402d1c:	mov	x29, sp
  402d20:	str	x19, [sp, #16]
  402d24:	mov	x19, x0
  402d28:	sub	x0, x0, #0x1
  402d2c:	cmn	x0, #0x3
  402d30:	b.hi	402d70 <tigetstr@plt+0x750>  // b.pmore
  402d34:	ldrb	w1, [x19]
  402d38:	mov	w0, #0x0                   	// #0
  402d3c:	cmp	w1, #0x1b
  402d40:	b.ne	402d74 <tigetstr@plt+0x754>  // b.any
  402d44:	ldrb	w1, [x19, #1]
  402d48:	cmp	w1, #0x4f
  402d4c:	b.ne	402d74 <tigetstr@plt+0x754>  // b.any
  402d50:	add	x0, x19, #0x2
  402d54:	bl	402110 <strlen@plt>
  402d58:	mov	x1, x0
  402d5c:	mov	w0, #0x0                   	// #0
  402d60:	cmp	x1, #0x1
  402d64:	b.ne	402d74 <tigetstr@plt+0x754>  // b.any
  402d68:	ldrb	w0, [x19, #2]
  402d6c:	b	402d74 <tigetstr@plt+0x754>
  402d70:	mov	w0, #0x0                   	// #0
  402d74:	ldr	x19, [sp, #16]
  402d78:	ldp	x29, x30, [sp], #32
  402d7c:	ret
  402d80:	stp	x29, x30, [sp, #-48]!
  402d84:	mov	x29, sp
  402d88:	stp	x19, x20, [sp, #16]
  402d8c:	mov	x19, x0
  402d90:	ldr	w0, [x0]
  402d94:	cmp	w0, #0x0
  402d98:	b.le	402de8 <tigetstr@plt+0x7c8>
  402d9c:	str	x21, [sp, #32]
  402da0:	adrp	x20, 421000 <tigetstr@plt+0x1e9e0>
  402da4:	ldr	x20, [x20, #3856]
  402da8:	ldr	x21, [x20]
  402dac:	bl	402330 <keyname@plt>
  402db0:	mov	x2, x0
  402db4:	adrp	x1, 40c000 <tigetstr@plt+0x99e0>
  402db8:	add	x1, x1, #0x998
  402dbc:	mov	x0, x21
  402dc0:	bl	4025e0 <fprintf@plt>
  402dc4:	ldr	x2, [x19, #8]
  402dc8:	adrp	x1, 40b000 <tigetstr@plt+0x89e0>
  402dcc:	add	x1, x1, #0xa88
  402dd0:	ldr	x0, [x20]
  402dd4:	bl	4025e0 <fprintf@plt>
  402dd8:	ldr	x21, [sp, #32]
  402ddc:	ldp	x19, x20, [sp, #16]
  402de0:	ldp	x29, x30, [sp], #48
  402de4:	ret
  402de8:	ldr	x2, [x19, #8]
  402dec:	adrp	x1, 40b000 <tigetstr@plt+0x89e0>
  402df0:	add	x1, x1, #0xaa0
  402df4:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  402df8:	ldr	x0, [x0, #3856]
  402dfc:	ldr	x0, [x0]
  402e00:	bl	4025e0 <fprintf@plt>
  402e04:	b	402ddc <tigetstr@plt+0x7bc>
  402e08:	ldrb	w2, [x0]
  402e0c:	cmp	w2, #0x75
  402e10:	b.eq	402e4c <tigetstr@plt+0x82c>  // b.none
  402e14:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  402e18:	ldrb	w1, [x1, #736]
  402e1c:	cbz	w1, 402e7c <tigetstr@plt+0x85c>
  402e20:	mov	w1, #0xffffffff            	// #-1
  402e24:	cmp	w2, #0x6b
  402e28:	b.eq	402e74 <tigetstr@plt+0x854>  // b.none
  402e2c:	stp	x29, x30, [sp, #-16]!
  402e30:	mov	x29, sp
  402e34:	bl	402430 <_nc_find_user_entry@plt>
  402e38:	cbz	x0, 402e84 <tigetstr@plt+0x864>
  402e3c:	ldr	w1, [x0, #12]
  402e40:	mov	w0, w1
  402e44:	ldp	x29, x30, [sp], #16
  402e48:	ret
  402e4c:	ldrb	w2, [x0, #1]
  402e50:	sub	w1, w2, #0x30
  402e54:	and	w1, w1, #0xff
  402e58:	cmp	w1, #0x9
  402e5c:	b.hi	402e8c <tigetstr@plt+0x86c>  // b.pmore
  402e60:	ldrb	w1, [x0, #2]
  402e64:	cbnz	w1, 402e8c <tigetstr@plt+0x86c>
  402e68:	cmp	w2, #0x36
  402e6c:	cset	w1, eq  // eq = none
  402e70:	lsl	w1, w1, #1
  402e74:	mov	w0, w1
  402e78:	ret
  402e7c:	mov	w1, #0xffffffff            	// #-1
  402e80:	b	402e74 <tigetstr@plt+0x854>
  402e84:	mov	w1, #0xffffffff            	// #-1
  402e88:	b	402e40 <tigetstr@plt+0x820>
  402e8c:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  402e90:	ldrb	w1, [x1, #736]
  402e94:	cbnz	w1, 402e2c <tigetstr@plt+0x80c>
  402e98:	mov	w1, #0xffffffff            	// #-1
  402e9c:	b	402e74 <tigetstr@plt+0x854>
  402ea0:	stp	x29, x30, [sp, #-16]!
  402ea4:	mov	x29, sp
  402ea8:	bl	402d18 <tigetstr@plt+0x6f8>
  402eac:	ands	w1, w0, #0xff
  402eb0:	b.eq	402ed8 <tigetstr@plt+0x8b8>  // b.none
  402eb4:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  402eb8:	add	x0, x0, #0xab8
  402ebc:	bl	402490 <strchr@plt>
  402ec0:	cbz	x0, 402ee0 <tigetstr@plt+0x8c0>
  402ec4:	adrp	x1, 40b000 <tigetstr@plt+0x89e0>
  402ec8:	add	x1, x1, #0xab8
  402ecc:	sub	x0, x0, x1
  402ed0:	ldp	x29, x30, [sp], #16
  402ed4:	ret
  402ed8:	mov	x0, #0xffffffffffffffff    	// #-1
  402edc:	b	402ed0 <tigetstr@plt+0x8b0>
  402ee0:	mov	x0, #0xffffffffffffffff    	// #-1
  402ee4:	b	402ed0 <tigetstr@plt+0x8b0>
  402ee8:	sub	sp, sp, #0x1c0
  402eec:	stp	x29, x30, [sp, #16]
  402ef0:	add	x29, sp, #0x10
  402ef4:	stp	x19, x20, [sp, #32]
  402ef8:	stp	x21, x22, [sp, #48]
  402efc:	stp	x23, x24, [sp, #64]
  402f00:	stp	x25, x26, [sp, #80]
  402f04:	str	x27, [sp, #96]
  402f08:	mov	x27, x0
  402f0c:	mov	x26, x1
  402f10:	mov	w21, w2
  402f14:	strb	wzr, [sp, #112]
  402f18:	mov	x20, #0x0                   	// #0
  402f1c:	add	x19, sp, #0x71
  402f20:	add	x25, sp, #0x168
  402f24:	sxtw	x24, w2
  402f28:	adrp	x22, 40b000 <tigetstr@plt+0x89e0>
  402f2c:	add	x22, x22, #0xad0
  402f30:	add	x23, sp, #0x118
  402f34:	add	x0, x20, x25
  402f38:	str	x24, [x0, #8]
  402f3c:	mov	w2, w21
  402f40:	mov	x1, x22
  402f44:	mov	x0, x19
  402f48:	bl	402180 <sprintf@plt>
  402f4c:	add	x0, x20, x23
  402f50:	str	x19, [x0, #8]
  402f54:	mov	x0, x19
  402f58:	bl	402110 <strlen@plt>
  402f5c:	add	x0, x0, #0x1
  402f60:	add	x19, x19, x0
  402f64:	add	x20, x20, #0x8
  402f68:	cmp	x20, #0x48
  402f6c:	b.ne	402f34 <tigetstr@plt+0x914>  // b.any
  402f70:	mov	x0, x27
  402f74:	bl	40b7f4 <tigetstr@plt+0x91d4>
  402f78:	cmp	w0, #0x1
  402f7c:	b.eq	403018 <tigetstr@plt+0x9f8>  // b.none
  402f80:	cmp	w0, #0x2
  402f84:	b.eq	40304c <tigetstr@plt+0xa2c>  // b.none
  402f88:	add	x2, sp, #0x1bc
  402f8c:	add	x1, sp, #0xd0
  402f90:	mov	x0, x26
  402f94:	bl	4022c0 <_nc_tparm_analyze@plt>
  402f98:	ldr	x0, [sp, #208]
  402f9c:	cbz	x0, 403064 <tigetstr@plt+0xa44>
  402fa0:	ldr	x1, [sp, #288]
  402fa4:	ldr	x0, [sp, #216]
  402fa8:	cbz	x0, 40306c <tigetstr@plt+0xa4c>
  402fac:	ldr	x2, [sp, #296]
  402fb0:	ldr	x0, [sp, #224]
  402fb4:	cbz	x0, 403074 <tigetstr@plt+0xa54>
  402fb8:	ldr	x3, [sp, #304]
  402fbc:	ldr	x0, [sp, #232]
  402fc0:	cbz	x0, 40307c <tigetstr@plt+0xa5c>
  402fc4:	ldr	x4, [sp, #312]
  402fc8:	ldr	x0, [sp, #240]
  402fcc:	cbz	x0, 403084 <tigetstr@plt+0xa64>
  402fd0:	ldr	x5, [sp, #320]
  402fd4:	ldr	x0, [sp, #248]
  402fd8:	cbz	x0, 40308c <tigetstr@plt+0xa6c>
  402fdc:	ldr	x6, [sp, #328]
  402fe0:	ldr	x0, [sp, #256]
  402fe4:	cbz	x0, 403094 <tigetstr@plt+0xa74>
  402fe8:	ldr	x7, [sp, #336]
  402fec:	ldr	x0, [sp, #264]
  402ff0:	cbz	x0, 40309c <tigetstr@plt+0xa7c>
  402ff4:	ldr	x0, [sp, #344]
  402ff8:	ldr	x8, [sp, #272]
  402ffc:	cbz	x8, 4030a4 <tigetstr@plt+0xa84>
  403000:	ldr	x8, [sp, #352]
  403004:	str	x8, [sp, #8]
  403008:	str	x0, [sp]
  40300c:	mov	x0, x26
  403010:	bl	402240 <tparm@plt>
  403014:	b	403028 <tigetstr@plt+0xa08>
  403018:	ldr	x2, [sp, #296]
  40301c:	ldr	x1, [sp, #368]
  403020:	mov	x0, x26
  403024:	bl	402240 <tparm@plt>
  403028:	bl	402310 <strdup@plt>
  40302c:	ldp	x19, x20, [sp, #32]
  403030:	ldp	x21, x22, [sp, #48]
  403034:	ldp	x23, x24, [sp, #64]
  403038:	ldp	x25, x26, [sp, #80]
  40303c:	ldr	x27, [sp, #96]
  403040:	ldp	x29, x30, [sp, #16]
  403044:	add	sp, sp, #0x1c0
  403048:	ret
  40304c:	ldr	x3, [sp, #304]
  403050:	ldr	x2, [sp, #296]
  403054:	ldr	x1, [sp, #368]
  403058:	mov	x0, x26
  40305c:	bl	402240 <tparm@plt>
  403060:	b	403028 <tigetstr@plt+0xa08>
  403064:	ldr	x1, [sp, #368]
  403068:	b	402fa4 <tigetstr@plt+0x984>
  40306c:	ldr	x2, [sp, #376]
  403070:	b	402fb0 <tigetstr@plt+0x990>
  403074:	ldr	x3, [sp, #384]
  403078:	b	402fbc <tigetstr@plt+0x99c>
  40307c:	ldr	x4, [sp, #392]
  403080:	b	402fc8 <tigetstr@plt+0x9a8>
  403084:	ldr	x5, [sp, #400]
  403088:	b	402fd4 <tigetstr@plt+0x9b4>
  40308c:	ldr	x6, [sp, #408]
  403090:	b	402fe0 <tigetstr@plt+0x9c0>
  403094:	ldr	x7, [sp, #416]
  403098:	b	402fec <tigetstr@plt+0x9cc>
  40309c:	ldr	x0, [sp, #424]
  4030a0:	b	402ff8 <tigetstr@plt+0x9d8>
  4030a4:	ldr	x8, [sp, #432]
  4030a8:	b	403004 <tigetstr@plt+0x9e4>
  4030ac:	sub	sp, sp, #0x240
  4030b0:	stp	x29, x30, [sp]
  4030b4:	mov	x29, sp
  4030b8:	stp	x19, x20, [sp, #16]
  4030bc:	stp	x21, x22, [sp, #32]
  4030c0:	str	x23, [sp, #48]
  4030c4:	mov	x19, x0
  4030c8:	ldr	x1, [x0, #32]
  4030cc:	ldr	x0, [x1, #1240]
  4030d0:	sub	x0, x0, #0x1
  4030d4:	cmn	x0, #0x3
  4030d8:	b.hi	403108 <tigetstr@plt+0xae8>  // b.pmore
  4030dc:	ldr	x0, [x1, #200]
  4030e0:	sub	x0, x0, #0x1
  4030e4:	cmn	x0, #0x3
  4030e8:	b.hi	40317c <tigetstr@plt+0xb5c>  // b.pmore
  4030ec:	ldr	x0, [x1, #304]
  4030f0:	sub	x0, x0, #0x1
  4030f4:	cmn	x0, #0x3
  4030f8:	b.ls	403398 <tigetstr@plt+0xd78>  // b.plast
  4030fc:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  403100:	add	x0, x0, #0xb10
  403104:	bl	402480 <_nc_warning@plt>
  403108:	ldr	x21, [x19, #32]
  40310c:	ldr	x22, [x21, #200]
  403110:	sub	x0, x22, #0x1
  403114:	mov	w20, #0x0                   	// #0
  403118:	cmn	x0, #0x3
  40311c:	b.hi	403150 <tigetstr@plt+0xb30>  // b.pmore
  403120:	mov	x1, x22
  403124:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  403128:	add	x0, x0, #0xb38
  40312c:	bl	402410 <strcmp@plt>
  403130:	mov	w20, #0x2                   	// #2
  403134:	cbz	w0, 403150 <tigetstr@plt+0xb30>
  403138:	mov	x1, x22
  40313c:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  403140:	add	x0, x0, #0xb40
  403144:	bl	402410 <strcmp@plt>
  403148:	cmp	w0, #0x0
  40314c:	cset	w20, eq  // eq = none
  403150:	ldr	x23, [x21, #304]
  403154:	sub	x0, x23, #0x1
  403158:	cmn	x0, #0x3
  40315c:	b.ls	4031c8 <tigetstr@plt+0xba8>  // b.plast
  403160:	ldr	x1, [x21, #1240]
  403164:	sub	x0, x1, #0x1
  403168:	cmn	x0, #0x3
  40316c:	b.ls	40323c <tigetstr@plt+0xc1c>  // b.plast
  403170:	mov	w22, #0x0                   	// #0
  403174:	mov	w21, #0x0                   	// #0
  403178:	b	40335c <tigetstr@plt+0xd3c>
  40317c:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  403180:	add	x0, x0, #0xae8
  403184:	bl	402480 <_nc_warning@plt>
  403188:	ldr	x1, [x19, #32]
  40318c:	ldr	x0, [x1, #1240]
  403190:	sub	x0, x0, #0x1
  403194:	cmn	x0, #0x3
  403198:	b.hi	403108 <tigetstr@plt+0xae8>  // b.pmore
  40319c:	ldr	x0, [x1, #304]
  4031a0:	sub	x0, x0, #0x1
  4031a4:	cmn	x0, #0x3
  4031a8:	b.hi	4030fc <tigetstr@plt+0xadc>  // b.pmore
  4031ac:	ldr	x21, [x19, #32]
  4031b0:	ldr	x22, [x21, #200]
  4031b4:	sub	x0, x22, #0x1
  4031b8:	cmn	x0, #0x3
  4031bc:	b.ls	403120 <tigetstr@plt+0xb00>  // b.plast
  4031c0:	ldr	x23, [x21, #304]
  4031c4:	mov	w20, #0x0                   	// #0
  4031c8:	mov	x1, x23
  4031cc:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  4031d0:	add	x0, x0, #0xb48
  4031d4:	bl	402410 <strcmp@plt>
  4031d8:	mov	w22, #0x2                   	// #2
  4031dc:	cbz	w0, 4031f8 <tigetstr@plt+0xbd8>
  4031e0:	mov	x1, x23
  4031e4:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  4031e8:	add	x0, x0, #0xb50
  4031ec:	bl	402410 <strcmp@plt>
  4031f0:	cmp	w0, #0x0
  4031f4:	cset	w22, eq  // eq = none
  4031f8:	ldr	x1, [x21, #1240]
  4031fc:	sub	x0, x1, #0x1
  403200:	cmn	x0, #0x3
  403204:	b.hi	403348 <tigetstr@plt+0xd28>  // b.pmore
  403208:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  40320c:	add	x0, x0, #0xb58
  403210:	bl	402410 <strcmp@plt>
  403214:	cbnz	w0, 403348 <tigetstr@plt+0xd28>
  403218:	cmp	w22, #0x0
  40321c:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  403220:	ccmp	w22, w20, #0x4, ne  // ne = any
  403224:	mov	w21, #0x2                   	// #2
  403228:	b.ne	403248 <tigetstr@plt+0xc28>  // b.any
  40322c:	cmp	w22, #0x2
  403230:	ccmp	w20, #0x2, #0x0, eq  // eq = none
  403234:	b.ne	40336c <tigetstr@plt+0xd4c>  // b.any
  403238:	b	403264 <tigetstr@plt+0xc44>
  40323c:	mov	w22, #0x0                   	// #0
  403240:	b	403208 <tigetstr@plt+0xbe8>
  403244:	mov	w21, #0x0                   	// #0
  403248:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  40324c:	add	x0, x0, #0xb60
  403250:	bl	402480 <_nc_warning@plt>
  403254:	cmp	w22, #0x2
  403258:	ccmp	w20, #0x2, #0x0, eq  // eq = none
  40325c:	ccmp	w21, #0x0, #0x4, eq  // eq = none
  403260:	b.eq	40335c <tigetstr@plt+0xd3c>  // b.none
  403264:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  403268:	add	x0, x0, #0xb80
  40326c:	bl	402480 <_nc_warning@plt>
  403270:	b	40336c <tigetstr@plt+0xd4c>
  403274:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  403278:	add	x0, x0, #0xba8
  40327c:	bl	402480 <_nc_warning@plt>
  403280:	b	40336c <tigetstr@plt+0xd4c>
  403284:	mov	x2, #0x100                 	// #256
  403288:	mov	w1, #0x0                   	// #0
  40328c:	add	x0, sp, #0x40
  403290:	bl	4022a0 <memset@plt>
  403294:	ldrb	w0, [x19]
  403298:	cbz	w0, 4032c4 <tigetstr@plt+0xca4>
  40329c:	add	x2, sp, #0x40
  4032a0:	ldrb	w1, [x19, #1]
  4032a4:	cbz	w1, 4032b8 <tigetstr@plt+0xc98>
  4032a8:	strb	w1, [x2, w0, sxtw]
  4032ac:	ldrb	w0, [x19, #2]!
  4032b0:	cbnz	w0, 4032a0 <tigetstr@plt+0xc80>
  4032b4:	b	4032c4 <tigetstr@plt+0xca4>
  4032b8:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  4032bc:	add	x0, x0, #0xbd0
  4032c0:	bl	402480 <_nc_warning@plt>
  4032c4:	ldrb	w0, [sp, #137]
  4032c8:	cbz	w0, 4032d4 <tigetstr@plt+0xcb4>
  4032cc:	ldrb	w0, [sp, #169]
  4032d0:	cbz	w0, 4032ec <tigetstr@plt+0xccc>
  4032d4:	add	x1, sp, #0x140
  4032d8:	adrp	x2, 40b000 <tigetstr@plt+0x89e0>
  4032dc:	add	x2, x2, #0xad8
  4032e0:	mov	w0, #0x6c                  	// #108
  4032e4:	add	x4, sp, #0x40
  4032e8:	b	403304 <tigetstr@plt+0xce4>
  4032ec:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  4032f0:	add	x0, x0, #0xbf8
  4032f4:	bl	402480 <_nc_warning@plt>
  4032f8:	b	4032d4 <tigetstr@plt+0xcb4>
  4032fc:	ldrb	w0, [x2, #1]!
  403300:	cbz	w0, 403314 <tigetstr@plt+0xcf4>
  403304:	ldrb	w3, [x4, w0, sxtw]
  403308:	cbnz	w3, 4032fc <tigetstr@plt+0xcdc>
  40330c:	strb	w0, [x1], #1
  403310:	b	4032fc <tigetstr@plt+0xcdc>
  403314:	strb	wzr, [x1]
  403318:	ldrb	w0, [sp, #320]
  40331c:	cbz	w0, 403380 <tigetstr@plt+0xd60>
  403320:	adrp	x1, 40b000 <tigetstr@plt+0x89e0>
  403324:	add	x1, x1, #0xad8
  403328:	add	x0, sp, #0x140
  40332c:	bl	402410 <strcmp@plt>
  403330:	cbz	w0, 403380 <tigetstr@plt+0xd60>
  403334:	add	x1, sp, #0x140
  403338:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  40333c:	add	x0, x0, #0xc28
  403340:	bl	402480 <_nc_warning@plt>
  403344:	b	403380 <tigetstr@plt+0xd60>
  403348:	cmp	w22, #0x0
  40334c:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  403350:	ccmp	w22, w20, #0x4, ne  // ne = any
  403354:	mov	w21, #0x0                   	// #0
  403358:	b.ne	403244 <tigetstr@plt+0xc24>  // b.any
  40335c:	cmp	w22, #0x1
  403360:	ccmp	w20, #0x1, #0x0, eq  // eq = none
  403364:	ccmp	w21, #0x0, #0x0, eq  // eq = none
  403368:	b.eq	403274 <tigetstr@plt+0xc54>  // b.none
  40336c:	ldr	x0, [x19, #32]
  403370:	ldr	x19, [x0, #1168]
  403374:	sub	x0, x19, #0x1
  403378:	cmn	x0, #0x3
  40337c:	b.ls	403284 <tigetstr@plt+0xc64>  // b.plast
  403380:	ldp	x19, x20, [sp, #16]
  403384:	ldp	x21, x22, [sp, #32]
  403388:	ldr	x23, [sp, #48]
  40338c:	ldp	x29, x30, [sp]
  403390:	add	sp, sp, #0x240
  403394:	ret
  403398:	ldr	x21, [x19, #32]
  40339c:	ldr	x22, [x21, #200]
  4033a0:	b	403120 <tigetstr@plt+0xb00>
  4033a4:	stp	x29, x30, [sp, #-128]!
  4033a8:	mov	x29, sp
  4033ac:	stp	x19, x20, [sp, #16]
  4033b0:	stp	x21, x22, [sp, #32]
  4033b4:	stp	x23, x24, [sp, #48]
  4033b8:	stp	x25, x26, [sp, #64]
  4033bc:	stp	x27, x28, [sp, #80]
  4033c0:	mov	x19, x0
  4033c4:	strb	wzr, [sp, #120]
  4033c8:	add	x22, sp, #0x78
  4033cc:	mov	x24, x22
  4033d0:	mov	w27, #0x0                   	// #0
  4033d4:	mov	x21, #0x1                   	// #1
  4033d8:	adrp	x26, 40b000 <tigetstr@plt+0x89e0>
  4033dc:	add	x26, x26, #0xc58
  4033e0:	mov	w28, #0x1                   	// #1
  4033e4:	b	40343c <tigetstr@plt+0xe1c>
  4033e8:	mov	w2, #0x0                   	// #0
  4033ec:	mov	w1, w25
  4033f0:	mov	x0, x23
  4033f4:	bl	4023b0 <_nc_tic_expand@plt>
  4033f8:	mov	x1, x0
  4033fc:	mov	x0, x26
  403400:	bl	402480 <_nc_warning@plt>
  403404:	mov	w27, w28
  403408:	add	x20, x20, #0x1
  40340c:	cmp	x21, x20
  403410:	b.eq	40342c <tigetstr@plt+0xe0c>  // b.none
  403414:	ldr	x23, [x19, x20, lsl #3]
  403418:	mov	x1, x23
  40341c:	ldr	x0, [x19, x21, lsl #3]
  403420:	bl	402410 <strcmp@plt>
  403424:	cbnz	w0, 403408 <tigetstr@plt+0xde8>
  403428:	b	4033e8 <tigetstr@plt+0xdc8>
  40342c:	add	x21, x21, #0x1
  403430:	add	x24, x24, #0x1
  403434:	cmp	x21, #0x4
  403438:	b.eq	403454 <tigetstr@plt+0xe34>  // b.none
  40343c:	strb	wzr, [x24, #1]
  403440:	cmp	w21, #0x0
  403444:	b.le	40342c <tigetstr@plt+0xe0c>
  403448:	mov	x20, #0x0                   	// #0
  40344c:	mov	w25, #0x1                   	// #1
  403450:	b	403414 <tigetstr@plt+0xdf4>
  403454:	cbnz	w27, 4034a4 <tigetstr@plt+0xe84>
  403458:	ldr	x21, [x19, #8]
  40345c:	mov	x0, x21
  403460:	bl	402788 <tigetstr@plt+0x168>
  403464:	sxtw	x25, w0
  403468:	cbz	w0, 4034a4 <tigetstr@plt+0xe84>
  40346c:	ldrb	w23, [x21, w0, sxtw]
  403470:	cbz	w23, 4034a4 <tigetstr@plt+0xe84>
  403474:	bl	402420 <__ctype_b_loc@plt>
  403478:	ldr	x1, [x0]
  40347c:	mov	x20, x25
  403480:	and	x23, x23, #0xff
  403484:	ldrh	w0, [x1, x23, lsl #1]
  403488:	tbz	w0, #11, 403498 <tigetstr@plt+0xe78>
  40348c:	add	x20, x20, #0x1
  403490:	ldrb	w23, [x21, x20]
  403494:	cbnz	w23, 403480 <tigetstr@plt+0xe60>
  403498:	ldrb	w0, [x21, x20]
  40349c:	cmp	w0, #0x41
  4034a0:	b.eq	4034c0 <tigetstr@plt+0xea0>  // b.none
  4034a4:	ldp	x19, x20, [sp, #16]
  4034a8:	ldp	x21, x22, [sp, #32]
  4034ac:	ldp	x23, x24, [sp, #48]
  4034b0:	ldp	x25, x26, [sp, #64]
  4034b4:	ldp	x27, x28, [sp, #80]
  4034b8:	ldp	x29, x30, [sp], #128
  4034bc:	ret
  4034c0:	mov	w0, #0x1                   	// #1
  4034c4:	strb	w0, [sp, #121]
  4034c8:	adrp	x1, 40b000 <tigetstr@plt+0x89e0>
  4034cc:	add	x1, x1, #0xd08
  4034d0:	ldr	x0, [x19]
  4034d4:	bl	402410 <strcmp@plt>
  4034d8:	cbnz	w0, 4034e4 <tigetstr@plt+0xec4>
  4034dc:	mov	w0, #0x1                   	// #1
  4034e0:	strb	w0, [sp, #120]
  4034e4:	adrp	x1, 40b000 <tigetstr@plt+0x89e0>
  4034e8:	add	x1, x1, #0xc78
  4034ec:	ldr	x0, [x19, #16]
  4034f0:	bl	402410 <strcmp@plt>
  4034f4:	cbnz	w0, 403500 <tigetstr@plt+0xee0>
  4034f8:	mov	w0, #0x1                   	// #1
  4034fc:	strb	w0, [sp, #122]
  403500:	mov	x23, #0x0                   	// #0
  403504:	adrp	x27, 40b000 <tigetstr@plt+0x89e0>
  403508:	add	x27, x27, #0xcd0
  40350c:	mov	w28, #0x1                   	// #1
  403510:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  403514:	add	x0, x0, #0xcd8
  403518:	str	x0, [sp, #104]
  40351c:	b	403550 <tigetstr@plt+0xf30>
  403520:	mov	w2, #0x0                   	// #0
  403524:	mov	w1, w28
  403528:	mov	x0, x26
  40352c:	bl	4023b0 <_nc_tic_expand@plt>
  403530:	mov	x1, x0
  403534:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  403538:	add	x0, x0, #0xc80
  40353c:	bl	402480 <_nc_warning@plt>
  403540:	add	x23, x23, #0x1
  403544:	add	x22, x22, #0x1
  403548:	cmp	x23, #0x4
  40354c:	b.eq	4034a4 <tigetstr@plt+0xe84>  // b.none
  403550:	ldrb	w0, [x22]
  403554:	cbnz	w0, 403540 <tigetstr@plt+0xf20>
  403558:	ldr	x26, [x19, x23, lsl #3]
  40355c:	mov	x0, x26
  403560:	bl	402110 <strlen@plt>
  403564:	mov	x24, x0
  403568:	cmp	x0, #0x1
  40356c:	b.eq	403540 <tigetstr@plt+0xf20>  // b.none
  403570:	mov	x2, x25
  403574:	mov	x1, x21
  403578:	mov	x0, x26
  40357c:	bl	4023f0 <memcmp@plt>
  403580:	cbnz	w0, 403520 <tigetstr@plt+0xf00>
  403584:	cmp	x24, x20
  403588:	b.cc	4035c8 <tigetstr@plt+0xfa8>  // b.lo, b.ul, b.last
  40358c:	ldrb	w24, [x23, x27]
  403590:	ldrb	w0, [x26, x20]
  403594:	cmp	w0, w24
  403598:	b.eq	403540 <tigetstr@plt+0xf20>  // b.none
  40359c:	mov	w2, #0x0                   	// #0
  4035a0:	mov	w1, w28
  4035a4:	mov	x0, x26
  4035a8:	bl	4023b0 <_nc_tic_expand@plt>
  4035ac:	ldr	x1, [x19, x23, lsl #3]
  4035b0:	ldrb	w3, [x1, x20]
  4035b4:	mov	w2, w24
  4035b8:	mov	x1, x0
  4035bc:	ldr	x0, [sp, #104]
  4035c0:	bl	402480 <_nc_warning@plt>
  4035c4:	b	403540 <tigetstr@plt+0xf20>
  4035c8:	mov	w2, #0x0                   	// #0
  4035cc:	mov	w1, w28
  4035d0:	mov	x0, x26
  4035d4:	bl	4023b0 <_nc_tic_expand@plt>
  4035d8:	add	w2, w20, #0x1
  4035dc:	mov	x1, x0
  4035e0:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  4035e4:	add	x0, x0, #0xca0
  4035e8:	bl	402480 <_nc_warning@plt>
  4035ec:	b	403540 <tigetstr@plt+0xf20>
  4035f0:	stp	x29, x30, [sp, #-32]!
  4035f4:	mov	x29, sp
  4035f8:	str	x19, [sp, #16]
  4035fc:	mov	x19, x0
  403600:	adrp	x1, 40b000 <tigetstr@plt+0x89e0>
  403604:	add	x1, x1, #0xd10
  403608:	bl	402520 <strstr@plt>
  40360c:	cbz	x0, 403620 <tigetstr@plt+0x1000>
  403610:	mov	w0, #0x1                   	// #1
  403614:	ldr	x19, [sp, #16]
  403618:	ldp	x29, x30, [sp], #32
  40361c:	ret
  403620:	adrp	x1, 40b000 <tigetstr@plt+0x89e0>
  403624:	add	x1, x1, #0xd18
  403628:	mov	x0, x19
  40362c:	bl	402520 <strstr@plt>
  403630:	cmp	x0, #0x0
  403634:	cset	w0, ne  // ne = any
  403638:	b	403614 <tigetstr@plt+0xff4>
  40363c:	stp	x29, x30, [sp, #-96]!
  403640:	mov	x29, sp
  403644:	stp	x19, x20, [sp, #16]
  403648:	stp	x21, x22, [sp, #32]
  40364c:	stp	x23, x24, [sp, #48]
  403650:	stp	x25, x26, [sp, #64]
  403654:	str	x27, [sp, #80]
  403658:	mov	w25, w0
  40365c:	mov	x24, x1
  403660:	mov	x26, x2
  403664:	ldrb	w0, [x2]
  403668:	mov	x20, x2
  40366c:	mov	x19, x1
  403670:	mov	w21, #0x0                   	// #0
  403674:	mov	w23, #0x3b                  	// #59
  403678:	mov	w22, #0x6d                  	// #109
  40367c:	mov	w27, #0x1                   	// #1
  403680:	cbz	w0, 4037d4 <tigetstr@plt+0x11b4>
  403684:	ldrb	w3, [x19]
  403688:	ldrb	w1, [x20]
  40368c:	mov	x0, x20
  403690:	cmp	w3, w1
  403694:	b.ne	403788 <tigetstr@plt+0x1168>  // b.any
  403698:	b	4037ac <tigetstr@plt+0x118c>
  40369c:	mov	w0, #0x0                   	// #0
  4036a0:	tbnz	w25, #31, 40371c <tigetstr@plt+0x10fc>
  4036a4:	cmp	w1, #0x24
  4036a8:	b.ne	4036b8 <tigetstr@plt+0x1098>  // b.any
  4036ac:	ldrb	w0, [x20, #1]
  4036b0:	cmp	w0, #0x3c
  4036b4:	b.eq	403738 <tigetstr@plt+0x1118>  // b.none
  4036b8:	mov	x1, x24
  4036bc:	mov	w0, #0x1                   	// #1
  4036c0:	bl	402600 <_nc_visbuf2@plt>
  4036c4:	mov	x19, x0
  4036c8:	mov	x1, x26
  4036cc:	mov	w0, #0x2                   	// #2
  4036d0:	bl	402600 <_nc_visbuf2@plt>
  4036d4:	mov	x21, x0
  4036d8:	mov	x1, x20
  4036dc:	mov	w0, #0x3                   	// #3
  4036e0:	bl	402600 <_nc_visbuf2@plt>
  4036e4:	adrp	x2, 40d000 <tigetstr@plt+0xa9e0>
  4036e8:	add	x2, x2, #0x6f8
  4036ec:	add	x2, x2, #0x6a8
  4036f0:	sxtw	x5, w25
  4036f4:	add	x25, x5, w25, sxtw #1
  4036f8:	add	x1, x2, x25, lsl #2
  4036fc:	mov	x4, x0
  403700:	mov	x3, x21
  403704:	mov	x2, x19
  403708:	sub	x1, x1, x5
  40370c:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  403710:	add	x0, x0, #0xd38
  403714:	bl	402480 <_nc_warning@plt>
  403718:	mov	w0, #0x0                   	// #0
  40371c:	ldp	x19, x20, [sp, #16]
  403720:	ldp	x21, x22, [sp, #32]
  403724:	ldp	x23, x24, [sp, #48]
  403728:	ldp	x25, x26, [sp, #64]
  40372c:	ldr	x27, [sp, #80]
  403730:	ldp	x29, x30, [sp], #96
  403734:	ret
  403738:	mov	x0, x20
  40373c:	bl	402370 <_nc_visbuf@plt>
  403740:	mov	x1, x0
  403744:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  403748:	add	x0, x0, #0xd20
  40374c:	bl	402480 <_nc_warning@plt>
  403750:	mov	w0, #0x0                   	// #0
  403754:	b	40371c <tigetstr@plt+0x10fc>
  403758:	mov	x0, x19
  40375c:	bl	402a80 <tigetstr@plt+0x460>
  403760:	mov	x19, x0
  403764:	mov	x0, x20
  403768:	bl	402a80 <tigetstr@plt+0x460>
  40376c:	mov	x20, x0
  403770:	b	403778 <tigetstr@plt+0x1158>
  403774:	add	x19, x19, #0x1
  403778:	ldrb	w3, [x19]
  40377c:	ldrb	w1, [x20]
  403780:	cmp	w3, w1
  403784:	b.eq	4037a8 <tigetstr@plt+0x1188>  // b.none
  403788:	cbz	w3, 40369c <tigetstr@plt+0x107c>
  40378c:	cbnz	w21, 403758 <tigetstr@plt+0x1138>
  403790:	cmp	w1, #0x30
  403794:	ccmp	w1, w23, #0x4, ne  // ne = any
  403798:	ccmp	w3, w22, #0x0, eq  // eq = none
  40379c:	b.ne	403774 <tigetstr@plt+0x1154>  // b.any
  4037a0:	add	x20, x20, #0x1
  4037a4:	b	403778 <tigetstr@plt+0x1158>
  4037a8:	mov	x0, x20
  4037ac:	cmp	w1, #0x24
  4037b0:	b.eq	4037e0 <tigetstr@plt+0x11c0>  // b.none
  4037b4:	cmp	w1, #0x3c
  4037b8:	b.eq	4037ec <tigetstr@plt+0x11cc>  // b.none
  4037bc:	mov	w21, #0x0                   	// #0
  4037c0:	add	x19, x19, #0x1
  4037c4:	add	x20, x0, #0x1
  4037c8:	ldrb	w0, [x0, #1]
  4037cc:	cbnz	w0, 403684 <tigetstr@plt+0x1064>
  4037d0:	mov	x24, x19
  4037d4:	mov	w1, #0x0                   	// #0
  4037d8:	mov	w2, #0x1                   	// #1
  4037dc:	b	40380c <tigetstr@plt+0x11ec>
  4037e0:	cmp	w21, #0x0
  4037e4:	csel	w21, w21, w27, ne  // ne = any
  4037e8:	b	4037c0 <tigetstr@plt+0x11a0>
  4037ec:	cmp	w21, #0x1
  4037f0:	mov	w1, #0x2                   	// #2
  4037f4:	csel	w21, w21, w1, ne  // ne = any
  4037f8:	b	4037c0 <tigetstr@plt+0x11a0>
  4037fc:	cmp	w1, #0x0
  403800:	csel	w1, w1, w2, ne  // ne = any
  403804:	add	x24, x24, #0x1
  403808:	cbz	w1, 403828 <tigetstr@plt+0x1208>
  40380c:	ldrb	w0, [x24]
  403810:	cmp	w0, #0x24
  403814:	b.eq	4037fc <tigetstr@plt+0x11dc>  // b.none
  403818:	cmp	w0, #0x3c
  40381c:	b.eq	403840 <tigetstr@plt+0x1220>  // b.none
  403820:	cbz	w0, 403828 <tigetstr@plt+0x1208>
  403824:	cbnz	w1, 403850 <tigetstr@plt+0x1230>
  403828:	mov	w0, #0x1                   	// #1
  40382c:	cbnz	w25, 40371c <tigetstr@plt+0x10fc>
  403830:	ldrb	w0, [x24]
  403834:	cmp	w0, #0x0
  403838:	cset	w0, eq  // eq = none
  40383c:	b	40371c <tigetstr@plt+0x10fc>
  403840:	cmp	w1, #0x1
  403844:	b.eq	40386c <tigetstr@plt+0x124c>  // b.none
  403848:	cbnz	w1, 403804 <tigetstr@plt+0x11e4>
  40384c:	b	403828 <tigetstr@plt+0x1208>
  403850:	mov	x0, x24
  403854:	bl	402a80 <tigetstr@plt+0x460>
  403858:	mov	x24, x0
  40385c:	ldrb	w0, [x0]
  403860:	cmp	w0, #0x3e
  403864:	cinc	x24, x24, eq  // eq = none
  403868:	b	403828 <tigetstr@plt+0x1208>
  40386c:	mov	w1, #0x2                   	// #2
  403870:	b	403804 <tigetstr@plt+0x11e4>
  403874:	sub	sp, sp, #0x50
  403878:	stp	x29, x30, [sp, #16]
  40387c:	add	x29, sp, #0x10
  403880:	stp	x19, x20, [sp, #32]
  403884:	stp	x21, x22, [sp, #48]
  403888:	str	x23, [sp, #64]
  40388c:	mov	x23, x1
  403890:	mov	w19, w2
  403894:	mov	x21, x3
  403898:	mov	x22, x4
  40389c:	adrp	x2, 421000 <tigetstr@plt+0x1e9e0>
  4038a0:	ldr	x2, [x2, #3992]
  4038a4:	str	wzr, [x2]
  4038a8:	cmp	w19, #0x7
  4038ac:	cset	x7, eq  // eq = none
  4038b0:	cmp	w19, #0x6
  4038b4:	cset	x6, eq  // eq = none
  4038b8:	cmp	w19, #0x5
  4038bc:	cset	x5, eq  // eq = none
  4038c0:	cmp	w19, #0x4
  4038c4:	cset	x4, eq  // eq = none
  4038c8:	cmp	w19, #0x3
  4038cc:	cset	x3, eq  // eq = none
  4038d0:	cmp	w19, #0x2
  4038d4:	cset	x2, eq  // eq = none
  4038d8:	cmp	w19, #0x1
  4038dc:	cset	x1, eq  // eq = none
  4038e0:	ldr	x0, [x0, #32]
  4038e4:	ldr	x0, [x0, #1048]
  4038e8:	cmp	w19, #0x9
  4038ec:	cset	x8, eq  // eq = none
  4038f0:	str	x8, [sp, #8]
  4038f4:	cmp	w19, #0x8
  4038f8:	cset	x8, eq  // eq = none
  4038fc:	str	x8, [sp]
  403900:	bl	402240 <tparm@plt>
  403904:	mov	x20, x0
  403908:	cbz	x0, 4039c8 <tigetstr@plt+0x13a8>
  40390c:	sub	x0, x21, #0x1
  403910:	cmn	x0, #0x3
  403914:	b.hi	4039a0 <tigetstr@plt+0x1380>  // b.pmore
  403918:	mov	x2, x21
  40391c:	mov	x1, x20
  403920:	mov	w0, w19
  403924:	bl	40363c <tigetstr@plt+0x101c>
  403928:	and	w0, w0, #0xff
  40392c:	cbz	w0, 40395c <tigetstr@plt+0x133c>
  403930:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  403934:	ldr	x0, [x0, #3992]
  403938:	ldr	w0, [x0]
  40393c:	cbnz	w0, 4039ec <tigetstr@plt+0x13cc>
  403940:	mov	x0, x20
  403944:	ldp	x19, x20, [sp, #32]
  403948:	ldp	x21, x22, [sp, #48]
  40394c:	ldr	x23, [sp, #64]
  403950:	ldp	x29, x30, [sp, #16]
  403954:	add	sp, sp, #0x50
  403958:	ret
  40395c:	mov	x1, x21
  403960:	mov	w0, #0x1                   	// #1
  403964:	bl	402600 <_nc_visbuf2@plt>
  403968:	mov	x21, x0
  40396c:	mov	x1, x20
  403970:	mov	w0, #0x2                   	// #2
  403974:	bl	402600 <_nc_visbuf2@plt>
  403978:	mov	x6, x0
  40397c:	mov	w5, w19
  403980:	mov	x4, x21
  403984:	mov	x3, x22
  403988:	mov	w2, w19
  40398c:	mov	x1, x22
  403990:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  403994:	add	x0, x0, #0xd70
  403998:	bl	402480 <_nc_warning@plt>
  40399c:	b	403930 <tigetstr@plt+0x1310>
  4039a0:	mov	x1, x23
  4039a4:	mov	x0, x20
  4039a8:	bl	4024f0 <_nc_capcmp@plt>
  4039ac:	cbz	w0, 403930 <tigetstr@plt+0x1310>
  4039b0:	mov	x2, x22
  4039b4:	mov	w1, w19
  4039b8:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  4039bc:	add	x0, x0, #0xda0
  4039c0:	bl	402480 <_nc_warning@plt>
  4039c4:	b	403930 <tigetstr@plt+0x1310>
  4039c8:	sub	x3, x21, #0x1
  4039cc:	cmn	x3, #0x3
  4039d0:	b.hi	403930 <tigetstr@plt+0x1310>  // b.pmore
  4039d4:	mov	x2, x22
  4039d8:	mov	w1, w19
  4039dc:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  4039e0:	add	x0, x0, #0xdc0
  4039e4:	bl	402480 <_nc_warning@plt>
  4039e8:	b	403930 <tigetstr@plt+0x1310>
  4039ec:	mov	w1, w19
  4039f0:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  4039f4:	add	x0, x0, #0xde0
  4039f8:	bl	402480 <_nc_warning@plt>
  4039fc:	b	403940 <tigetstr@plt+0x1320>
  403a00:	stp	x29, x30, [sp, #-48]!
  403a04:	mov	x29, sp
  403a08:	stp	x19, x20, [sp, #16]
  403a0c:	mov	x19, x1
  403a10:	mov	x1, x2
  403a14:	sub	x2, x19, #0x1
  403a18:	cmp	x1, #0x0
  403a1c:	ccmn	x2, #0x3, #0x2, ne  // ne = any
  403a20:	b.ls	403a30 <tigetstr@plt+0x1410>  // b.plast
  403a24:	ldp	x19, x20, [sp, #16]
  403a28:	ldp	x29, x30, [sp], #48
  403a2c:	ret
  403a30:	str	x21, [sp, #32]
  403a34:	mov	x21, x0
  403a38:	mov	x20, x3
  403a3c:	mov	x2, x19
  403a40:	mov	w0, #0xffffffff            	// #-1
  403a44:	bl	40363c <tigetstr@plt+0x101c>
  403a48:	and	w0, w0, #0xff
  403a4c:	cbnz	w0, 403a68 <tigetstr@plt+0x1448>
  403a50:	mov	x2, x19
  403a54:	mov	x1, x20
  403a58:	mov	w0, #0xffffffff            	// #-1
  403a5c:	bl	40363c <tigetstr@plt+0x101c>
  403a60:	and	w0, w0, #0xff
  403a64:	cbz	w0, 403a80 <tigetstr@plt+0x1460>
  403a68:	mov	x1, x21
  403a6c:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  403a70:	add	x0, x0, #0xe00
  403a74:	bl	402480 <_nc_warning@plt>
  403a78:	ldr	x21, [sp, #32]
  403a7c:	b	403a24 <tigetstr@plt+0x1404>
  403a80:	ldr	x21, [sp, #32]
  403a84:	b	403a24 <tigetstr@plt+0x1404>
  403a88:	stp	x29, x30, [sp, #-96]!
  403a8c:	mov	x29, sp
  403a90:	stp	x21, x22, [sp, #32]
  403a94:	mov	x22, x0
  403a98:	sub	x0, x3, #0x1
  403a9c:	cmn	x0, #0x3
  403aa0:	b.hi	403cc4 <tigetstr@plt+0x16a4>  // b.pmore
  403aa4:	stp	x19, x20, [sp, #16]
  403aa8:	stp	x23, x24, [sp, #48]
  403aac:	stp	x25, x26, [sp, #64]
  403ab0:	mov	w21, w1
  403ab4:	mov	x23, x2
  403ab8:	mov	x26, x3
  403abc:	sub	w24, w1, #0x1
  403ac0:	mov	w0, #0x1                   	// #1
  403ac4:	lsl	w24, w0, w24
  403ac8:	cmp	w1, #0x0
  403acc:	csel	w24, w24, w1, ne  // ne = any
  403ad0:	mov	w2, #0x0                   	// #0
  403ad4:	mov	w1, #0x0                   	// #0
  403ad8:	mov	x0, x3
  403adc:	bl	4021d0 <tgoto@plt>
  403ae0:	mov	x20, x0
  403ae4:	sub	x0, x0, #0x1
  403ae8:	cmn	x0, #0x3
  403aec:	b.hi	403cb8 <tigetstr@plt+0x1698>  // b.pmore
  403af0:	mov	x0, x20
  403af4:	bl	402788 <tigetstr@plt+0x168>
  403af8:	cbz	w0, 403cd0 <tigetstr@plt+0x16b0>
  403afc:	str	x27, [sp, #80]
  403b00:	add	x25, x20, w0, sxtw
  403b04:	add	x25, x25, #0x1
  403b08:	ldrb	w19, [x20, w0, sxtw]
  403b0c:	mov	w27, w19
  403b10:	cbz	w19, 403b68 <tigetstr@plt+0x1548>
  403b14:	bl	402420 <__ctype_b_loc@plt>
  403b18:	ldr	x1, [x0]
  403b1c:	b	403b40 <tigetstr@plt+0x1520>
  403b20:	ldp	x19, x20, [sp, #16]
  403b24:	ldp	x23, x24, [sp, #48]
  403b28:	ldp	x25, x26, [sp, #64]
  403b2c:	ldr	x27, [sp, #80]
  403b30:	b	403cc4 <tigetstr@plt+0x16a4>
  403b34:	ldrb	w19, [x25], #1
  403b38:	mov	w27, w19
  403b3c:	cbz	w19, 403b68 <tigetstr@plt+0x1548>
  403b40:	and	x19, x19, #0xff
  403b44:	ldrh	w0, [x1, x19, lsl #1]
  403b48:	and	w0, w0, #0x800
  403b4c:	cmp	w27, #0x3b
  403b50:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  403b54:	b.ne	403b34 <tigetstr@plt+0x1514>  // b.any
  403b58:	cmp	w27, #0x6d
  403b5c:	b.ne	403ce0 <tigetstr@plt+0x16c0>  // b.any
  403b60:	ldrb	w0, [x25]
  403b64:	cbnz	w0, 403b20 <tigetstr@plt+0x1500>
  403b68:	ldr	x0, [x22, #32]
  403b6c:	ldr	x1, [x0, #2872]
  403b70:	mov	w25, #0x1                   	// #1
  403b74:	cmp	x1, x26
  403b78:	b.eq	403ba4 <tigetstr@plt+0x1584>  // b.none
  403b7c:	ldr	x1, [x0, #2880]
  403b80:	mov	w25, #0x1                   	// #1
  403b84:	cmp	x1, x26
  403b88:	b.eq	403ba4 <tigetstr@plt+0x1584>  // b.none
  403b8c:	ldr	x1, [x0, #2416]
  403b90:	cmp	x1, x26
  403b94:	b.eq	403ba4 <tigetstr@plt+0x1584>  // b.none
  403b98:	ldr	x0, [x0, #2424]
  403b9c:	cmp	x0, x26
  403ba0:	cset	w25, eq  // eq = none
  403ba4:	ldrb	w19, [x20]
  403ba8:	cbz	w19, 403cf4 <tigetstr@plt+0x16d4>
  403bac:	bl	402420 <__ctype_b_loc@plt>
  403bb0:	ldr	x1, [x0]
  403bb4:	mov	w2, #0x0                   	// #0
  403bb8:	mov	w4, #0x0                   	// #0
  403bbc:	mov	w3, #0x0                   	// #0
  403bc0:	mov	w5, #0x0                   	// #0
  403bc4:	mov	w6, #0x30                  	// #48
  403bc8:	mov	w7, #0x2                   	// #2
  403bcc:	b	403c10 <tigetstr@plt+0x15f0>
  403bd0:	cbz	w4, 403c04 <tigetstr@plt+0x15e4>
  403bd4:	cbz	w25, 403be4 <tigetstr@plt+0x15c4>
  403bd8:	cmp	w3, #0x26
  403bdc:	ccmp	w3, w6, #0x4, ne  // ne = any
  403be0:	b.eq	403c30 <tigetstr@plt+0x1610>  // b.none
  403be4:	sub	w0, w2, #0x1
  403be8:	cmp	w2, #0x0
  403bec:	ccmp	w21, w3, #0x0, le
  403bf0:	b.eq	403c60 <tigetstr@plt+0x1640>  // b.none
  403bf4:	mov	w2, w0
  403bf8:	mov	w4, #0x0                   	// #0
  403bfc:	mov	w3, w5
  403c00:	b	403c08 <tigetstr@plt+0x15e8>
  403c04:	mov	w3, w4
  403c08:	ldrb	w19, [x20, #1]!
  403c0c:	cbz	w19, 403c40 <tigetstr@plt+0x1620>
  403c10:	and	x0, x19, #0xff
  403c14:	ldrh	w0, [x1, x0, lsl #1]
  403c18:	tbz	w0, #11, 403bd0 <tigetstr@plt+0x15b0>
  403c1c:	add	w3, w3, w3, lsl #2
  403c20:	sub	w19, w19, #0x30
  403c24:	add	w3, w19, w3, lsl #1
  403c28:	add	w4, w4, #0x1
  403c2c:	b	403c08 <tigetstr@plt+0x15e8>
  403c30:	mov	w2, w7
  403c34:	mov	w4, #0x0                   	// #0
  403c38:	mov	w3, w5
  403c3c:	b	403c08 <tigetstr@plt+0x15e8>
  403c40:	cmp	w4, #0x0
  403c44:	ccmp	w3, w21, #0x0, ne  // ne = any
  403c48:	b.eq	403c60 <tigetstr@plt+0x1640>  // b.none
  403c4c:	ldp	x19, x20, [sp, #16]
  403c50:	ldp	x23, x24, [sp, #48]
  403c54:	ldp	x25, x26, [sp, #64]
  403c58:	ldr	x27, [sp, #80]
  403c5c:	b	403cc4 <tigetstr@plt+0x16a4>
  403c60:	cbz	w21, 403c78 <tigetstr@plt+0x1658>
  403c64:	ldr	x0, [x22, #24]
  403c68:	ldr	w0, [x0, #60]
  403c6c:	tbnz	w0, #31, 403c78 <tigetstr@plt+0x1658>
  403c70:	tst	w0, w24
  403c74:	b.ne	403d08 <tigetstr@plt+0x16e8>  // b.any
  403c78:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  403c7c:	add	x0, x0, #0x6f8
  403c80:	add	x0, x0, #0x6a8
  403c84:	sxtw	x1, w21
  403c88:	add	x21, x1, w21, sxtw #1
  403c8c:	add	x0, x0, x21, lsl #2
  403c90:	mov	x2, x23
  403c94:	sub	x1, x0, x1
  403c98:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  403c9c:	add	x0, x0, #0xe20
  403ca0:	bl	402480 <_nc_warning@plt>
  403ca4:	ldp	x19, x20, [sp, #16]
  403ca8:	ldp	x23, x24, [sp, #48]
  403cac:	ldp	x25, x26, [sp, #64]
  403cb0:	ldr	x27, [sp, #80]
  403cb4:	b	403cc4 <tigetstr@plt+0x16a4>
  403cb8:	ldp	x19, x20, [sp, #16]
  403cbc:	ldp	x23, x24, [sp, #48]
  403cc0:	ldp	x25, x26, [sp, #64]
  403cc4:	ldp	x21, x22, [sp, #32]
  403cc8:	ldp	x29, x30, [sp], #96
  403ccc:	ret
  403cd0:	ldp	x19, x20, [sp, #16]
  403cd4:	ldp	x23, x24, [sp, #48]
  403cd8:	ldp	x25, x26, [sp, #64]
  403cdc:	b	403cc4 <tigetstr@plt+0x16a4>
  403ce0:	ldp	x19, x20, [sp, #16]
  403ce4:	ldp	x23, x24, [sp, #48]
  403ce8:	ldp	x25, x26, [sp, #64]
  403cec:	ldr	x27, [sp, #80]
  403cf0:	b	403cc4 <tigetstr@plt+0x16a4>
  403cf4:	ldp	x19, x20, [sp, #16]
  403cf8:	ldp	x23, x24, [sp, #48]
  403cfc:	ldp	x25, x26, [sp, #64]
  403d00:	ldr	x27, [sp, #80]
  403d04:	b	403cc4 <tigetstr@plt+0x16a4>
  403d08:	ldp	x19, x20, [sp, #16]
  403d0c:	ldp	x23, x24, [sp, #48]
  403d10:	ldp	x25, x26, [sp, #64]
  403d14:	ldr	x27, [sp, #80]
  403d18:	b	403cc4 <tigetstr@plt+0x16a4>
  403d1c:	stp	x29, x30, [sp, #-32]!
  403d20:	mov	x29, sp
  403d24:	str	x19, [sp, #16]
  403d28:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  403d2c:	ldr	x0, [x0, #744]
  403d30:	cbz	x0, 403d38 <tigetstr@plt+0x1718>
  403d34:	bl	402210 <fclose@plt>
  403d38:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  403d3c:	ldr	x19, [x0, #752]
  403d40:	cbz	x19, 403d50 <tigetstr@plt+0x1730>
  403d44:	mov	x0, x19
  403d48:	bl	402170 <remove@plt>
  403d4c:	cbnz	w0, 403d5c <tigetstr@plt+0x173c>
  403d50:	ldr	x19, [sp, #16]
  403d54:	ldp	x29, x30, [sp], #32
  403d58:	ret
  403d5c:	mov	x0, x19
  403d60:	bl	402160 <perror@plt>
  403d64:	b	403d50 <tigetstr@plt+0x1730>
  403d68:	stp	x29, x30, [sp, #-16]!
  403d6c:	mov	x29, sp
  403d70:	bl	402160 <perror@plt>
  403d74:	mov	w0, #0x1                   	// #1
  403d78:	bl	402140 <exit@plt>
  403d7c:	stp	x29, x30, [sp, #-32]!
  403d80:	mov	x29, sp
  403d84:	stp	x19, x20, [sp, #16]
  403d88:	mov	x19, x0
  403d8c:	bl	402420 <__ctype_b_loc@plt>
  403d90:	ldr	x20, [x0]
  403d94:	ldrb	w0, [x19]
  403d98:	and	x1, x0, #0xff
  403d9c:	ldrh	w1, [x20, x1, lsl #1]
  403da0:	tbz	w1, #13, 403dac <tigetstr@plt+0x178c>
  403da4:	add	x19, x19, #0x1
  403da8:	b	403d94 <tigetstr@plt+0x1774>
  403dac:	cbz	w0, 403df4 <tigetstr@plt+0x17d4>
  403db0:	mov	x0, x19
  403db4:	bl	402310 <strdup@plt>
  403db8:	mov	x19, x0
  403dbc:	cbz	x0, 403de8 <tigetstr@plt+0x17c8>
  403dc0:	bl	402110 <strlen@plt>
  403dc4:	subs	x1, x0, #0x1
  403dc8:	b.eq	403df8 <tigetstr@plt+0x17d8>  // b.none
  403dcc:	ldrb	w0, [x19, x1]
  403dd0:	ldrh	w0, [x20, x0, lsl #1]
  403dd4:	tbz	w0, #13, 403df8 <tigetstr@plt+0x17d8>
  403dd8:	strb	wzr, [x19, x1]
  403ddc:	subs	x1, x1, #0x1
  403de0:	b.ne	403dcc <tigetstr@plt+0x17ac>  // b.any
  403de4:	b	403df8 <tigetstr@plt+0x17d8>
  403de8:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  403dec:	add	x0, x0, #0xe40
  403df0:	bl	403d68 <tigetstr@plt+0x1748>
  403df4:	mov	x19, #0x0                   	// #0
  403df8:	mov	x0, x19
  403dfc:	ldp	x19, x20, [sp, #16]
  403e00:	ldp	x29, x30, [sp], #32
  403e04:	ret
  403e08:	stp	x29, x30, [sp, #-176]!
  403e0c:	mov	x29, sp
  403e10:	stp	x19, x20, [sp, #16]
  403e14:	bl	402310 <strdup@plt>
  403e18:	mov	x19, x0
  403e1c:	add	x2, sp, #0x30
  403e20:	mov	x1, x0
  403e24:	mov	w0, #0x0                   	// #0
  403e28:	bl	4025d0 <__xstat@plt>
  403e2c:	tbnz	w0, #31, 403e6c <tigetstr@plt+0x184c>
  403e30:	ldr	w0, [sp, #64]
  403e34:	and	w0, w0, #0xf000
  403e38:	cmp	w0, #0x4, lsl #12
  403e3c:	b.ne	403e50 <tigetstr@plt+0x1830>  // b.any
  403e40:	mov	w1, #0x7                   	// #7
  403e44:	mov	x0, x19
  403e48:	bl	4023c0 <access@plt>
  403e4c:	cbz	w0, 403e5c <tigetstr@plt+0x183c>
  403e50:	mov	x0, x19
  403e54:	bl	402450 <free@plt>
  403e58:	mov	x19, #0x0                   	// #0
  403e5c:	mov	x0, x19
  403e60:	ldp	x19, x20, [sp, #16]
  403e64:	ldp	x29, x30, [sp], #176
  403e68:	ret
  403e6c:	mov	x0, x19
  403e70:	bl	402120 <_nc_pathlast@plt>
  403e74:	cbz	w0, 403edc <tigetstr@plt+0x18bc>
  403e78:	str	x21, [sp, #32]
  403e7c:	add	x20, x19, w0, uxtw
  403e80:	ldrb	w21, [x19, w0, uxtw]
  403e84:	strb	wzr, [x19, w0, uxtw]
  403e88:	add	x2, sp, #0x30
  403e8c:	mov	x1, x19
  403e90:	mov	w0, #0x0                   	// #0
  403e94:	bl	4025d0 <__xstat@plt>
  403e98:	tbnz	w0, #31, 403eac <tigetstr@plt+0x188c>
  403e9c:	ldr	w0, [sp, #64]
  403ea0:	and	w0, w0, #0xf000
  403ea4:	cmp	w0, #0x4, lsl #12
  403ea8:	b.eq	403ec0 <tigetstr@plt+0x18a0>  // b.none
  403eac:	mov	x0, x19
  403eb0:	bl	402450 <free@plt>
  403eb4:	mov	x19, #0x0                   	// #0
  403eb8:	ldr	x21, [sp, #32]
  403ebc:	b	403e5c <tigetstr@plt+0x183c>
  403ec0:	mov	w1, #0x7                   	// #7
  403ec4:	mov	x0, x19
  403ec8:	bl	4023c0 <access@plt>
  403ecc:	cbnz	w0, 403eac <tigetstr@plt+0x188c>
  403ed0:	strb	w21, [x20]
  403ed4:	ldr	x21, [sp, #32]
  403ed8:	b	403e5c <tigetstr@plt+0x183c>
  403edc:	mov	x0, x19
  403ee0:	bl	402450 <free@plt>
  403ee4:	mov	x19, #0x0                   	// #0
  403ee8:	b	403e5c <tigetstr@plt+0x183c>
  403eec:	stp	x29, x30, [sp, #-32]!
  403ef0:	mov	x29, sp
  403ef4:	stp	x19, x20, [sp, #16]
  403ef8:	mov	x19, x0
  403efc:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  403f00:	add	x0, x0, #0xe48
  403f04:	ldr	x1, [x0]
  403f08:	str	x1, [x19]
  403f0c:	ldr	w0, [x0, #8]
  403f10:	str	w0, [x19, #8]
  403f14:	mov	w0, #0x3f                  	// #63
  403f18:	bl	402590 <umask@plt>
  403f1c:	mov	w20, w0
  403f20:	mov	x0, x19
  403f24:	bl	402500 <mkstemp@plt>
  403f28:	mov	x19, #0x0                   	// #0
  403f2c:	tbnz	w0, #31, 403f40 <tigetstr@plt+0x1920>
  403f30:	adrp	x1, 40b000 <tigetstr@plt+0x89e0>
  403f34:	add	x1, x1, #0xe58
  403f38:	bl	4022b0 <fdopen@plt>
  403f3c:	mov	x19, x0
  403f40:	mov	w0, w20
  403f44:	bl	402590 <umask@plt>
  403f48:	mov	x0, x19
  403f4c:	ldp	x19, x20, [sp, #16]
  403f50:	ldp	x29, x30, [sp], #32
  403f54:	ret
  403f58:	mov	x12, #0x1040                	// #4160
  403f5c:	sub	sp, sp, x12
  403f60:	stp	x29, x30, [sp]
  403f64:	mov	x29, sp
  403f68:	stp	x19, x20, [sp, #16]
  403f6c:	stp	x21, x22, [sp, #32]
  403f70:	str	x23, [sp, #48]
  403f74:	mov	x20, x0
  403f78:	cmp	x2, #0x0
  403f7c:	add	x0, sp, #0x40
  403f80:	csel	x22, x0, x2, eq  // eq = none
  403f84:	cbz	x20, 403fdc <tigetstr@plt+0x19bc>
  403f88:	mov	x23, x1
  403f8c:	mov	x0, x22
  403f90:	bl	403eec <tigetstr@plt+0x18cc>
  403f94:	mov	x21, x0
  403f98:	cbz	x0, 403fe8 <tigetstr@plt+0x19c8>
  403f9c:	mov	x0, x20
  403fa0:	bl	4024b0 <clearerr@plt>
  403fa4:	mov	x0, x20
  403fa8:	bl	402280 <fgetc@plt>
  403fac:	mov	w19, w0
  403fb0:	mov	x0, x20
  403fb4:	bl	4023d0 <feof@plt>
  403fb8:	cbnz	w0, 40402c <tigetstr@plt+0x1a0c>
  403fbc:	mov	x0, x20
  403fc0:	bl	402610 <ferror@plt>
  403fc4:	cbnz	w0, 403ff4 <tigetstr@plt+0x19d4>
  403fc8:	cbz	w19, 403ffc <tigetstr@plt+0x19dc>
  403fcc:	mov	x1, x21
  403fd0:	mov	w0, w19
  403fd4:	bl	4021b0 <fputc@plt>
  403fd8:	b	403fa4 <tigetstr@plt+0x1984>
  403fdc:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  403fe0:	add	x0, x0, #0xe60
  403fe4:	bl	403d68 <tigetstr@plt+0x1748>
  403fe8:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  403fec:	add	x0, x0, #0xe78
  403ff0:	bl	403d68 <tigetstr@plt+0x1748>
  403ff4:	mov	x0, x23
  403ff8:	bl	403d68 <tigetstr@plt+0x1748>
  403ffc:	mov	x3, x23
  404000:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  404004:	ldr	x0, [x0, #3968]
  404008:	ldr	x2, [x0]
  40400c:	adrp	x1, 40b000 <tigetstr@plt+0x89e0>
  404010:	add	x1, x1, #0xe90
  404014:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  404018:	ldr	x0, [x0, #3856]
  40401c:	ldr	x0, [x0]
  404020:	bl	4025e0 <fprintf@plt>
  404024:	mov	w0, #0x1                   	// #1
  404028:	bl	402140 <exit@plt>
  40402c:	mov	x0, x20
  404030:	bl	402210 <fclose@plt>
  404034:	adrp	x1, 40b000 <tigetstr@plt+0x89e0>
  404038:	add	x1, x1, #0xeb0
  40403c:	mov	x0, x22
  404040:	bl	402220 <fopen@plt>
  404044:	mov	x19, x0
  404048:	mov	x0, x21
  40404c:	bl	402210 <fclose@plt>
  404050:	mov	x0, x22
  404054:	bl	402310 <strdup@plt>
  404058:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  40405c:	str	x0, [x1, #752]
  404060:	mov	x0, x19
  404064:	ldp	x19, x20, [sp, #16]
  404068:	ldp	x21, x22, [sp, #32]
  40406c:	ldr	x23, [sp, #48]
  404070:	ldp	x29, x30, [sp]
  404074:	mov	x12, #0x1040                	// #4160
  404078:	add	sp, sp, x12
  40407c:	ret
  404080:	stp	x29, x30, [sp, #-176]!
  404084:	mov	x29, sp
  404088:	stp	x19, x20, [sp, #16]
  40408c:	mov	x19, x0
  404090:	mov	x20, x1
  404094:	adrp	x1, 40b000 <tigetstr@plt+0x89e0>
  404098:	add	x1, x1, #0xeb8
  40409c:	bl	402410 <strcmp@plt>
  4040a0:	cbnz	w0, 4040cc <tigetstr@plt+0x1aac>
  4040a4:	mov	x2, x20
  4040a8:	adrp	x1, 40b000 <tigetstr@plt+0x89e0>
  4040ac:	add	x1, x1, #0xec0
  4040b0:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  4040b4:	ldr	x0, [x0, #3928]
  4040b8:	ldr	x0, [x0]
  4040bc:	bl	403f58 <tigetstr@plt+0x1938>
  4040c0:	ldp	x19, x20, [sp, #16]
  4040c4:	ldp	x29, x30, [sp], #176
  4040c8:	ret
  4040cc:	str	x21, [sp, #32]
  4040d0:	add	x2, sp, #0x30
  4040d4:	mov	x1, x19
  4040d8:	mov	w0, #0x0                   	// #0
  4040dc:	bl	4025d0 <__xstat@plt>
  4040e0:	tbnz	w0, #31, 40413c <tigetstr@plt+0x1b1c>
  4040e4:	ldr	w21, [sp, #64]
  4040e8:	and	w21, w21, #0xf000
  4040ec:	cmp	w21, #0x4, lsl #12
  4040f0:	b.eq	404184 <tigetstr@plt+0x1b64>  // b.none
  4040f4:	sub	w0, w21, #0x1, lsl #12
  4040f8:	and	w0, w0, #0xffffefff
  4040fc:	cmp	w21, #0x8, lsl #12
  404100:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404104:	b.ne	404184 <tigetstr@plt+0x1b64>  // b.any
  404108:	adrp	x1, 40c000 <tigetstr@plt+0x99e0>
  40410c:	add	x1, x1, #0x888
  404110:	mov	x0, x19
  404114:	bl	402220 <fopen@plt>
  404118:	cbz	x0, 4041b4 <tigetstr@plt+0x1b94>
  40411c:	cmp	w21, #0x8, lsl #12
  404120:	b.eq	404214 <tigetstr@plt+0x1bf4>  // b.none
  404124:	cbz	x20, 4041e4 <tigetstr@plt+0x1bc4>
  404128:	mov	x2, x20
  40412c:	mov	x1, x19
  404130:	bl	403f58 <tigetstr@plt+0x1938>
  404134:	ldr	x21, [sp, #32]
  404138:	b	4040c0 <tigetstr@plt+0x1aa0>
  40413c:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  404140:	ldr	x0, [x0, #3856]
  404144:	ldr	x20, [x0]
  404148:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  40414c:	ldr	x0, [x0, #3968]
  404150:	ldr	x21, [x0]
  404154:	bl	4025b0 <__errno_location@plt>
  404158:	ldr	w0, [x0]
  40415c:	bl	402320 <strerror@plt>
  404160:	mov	x4, x0
  404164:	mov	x3, x19
  404168:	mov	x2, x21
  40416c:	adrp	x1, 40b000 <tigetstr@plt+0x89e0>
  404170:	add	x1, x1, #0xec8
  404174:	mov	x0, x20
  404178:	bl	4025e0 <fprintf@plt>
  40417c:	mov	w0, #0x1                   	// #1
  404180:	bl	402140 <exit@plt>
  404184:	mov	x3, x19
  404188:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  40418c:	ldr	x0, [x0, #3968]
  404190:	ldr	x2, [x0]
  404194:	adrp	x1, 40b000 <tigetstr@plt+0x89e0>
  404198:	add	x1, x1, #0xed8
  40419c:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  4041a0:	ldr	x0, [x0, #3856]
  4041a4:	ldr	x0, [x0]
  4041a8:	bl	4025e0 <fprintf@plt>
  4041ac:	mov	w0, #0x1                   	// #1
  4041b0:	bl	402140 <exit@plt>
  4041b4:	mov	x3, x19
  4041b8:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  4041bc:	ldr	x0, [x0, #3968]
  4041c0:	ldr	x2, [x0]
  4041c4:	adrp	x1, 40b000 <tigetstr@plt+0x89e0>
  4041c8:	add	x1, x1, #0xef0
  4041cc:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  4041d0:	ldr	x0, [x0, #3856]
  4041d4:	ldr	x0, [x0]
  4041d8:	bl	4025e0 <fprintf@plt>
  4041dc:	mov	w0, #0x1                   	// #1
  4041e0:	bl	402140 <exit@plt>
  4041e4:	mov	x3, x19
  4041e8:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  4041ec:	ldr	x0, [x0, #3968]
  4041f0:	ldr	x2, [x0]
  4041f4:	adrp	x1, 40b000 <tigetstr@plt+0x89e0>
  4041f8:	add	x1, x1, #0xed8
  4041fc:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  404200:	ldr	x0, [x0, #3856]
  404204:	ldr	x0, [x0]
  404208:	bl	4025e0 <fprintf@plt>
  40420c:	mov	w0, #0x1                   	// #1
  404210:	bl	402140 <exit@plt>
  404214:	ldr	x21, [sp, #32]
  404218:	b	4040c0 <tigetstr@plt+0x1aa0>
  40421c:	mov	x12, #0x2050                	// #8272
  404220:	sub	sp, sp, x12
  404224:	stp	x29, x30, [sp]
  404228:	mov	x29, sp
  40422c:	stp	x21, x22, [sp, #32]
  404230:	mov	x21, x0
  404234:	cbz	x0, 404440 <tigetstr@plt+0x1e20>
  404238:	stp	x19, x20, [sp, #16]
  40423c:	stp	x23, x24, [sp, #48]
  404240:	stp	x25, x26, [sp, #64]
  404244:	mov	w1, #0x2f                  	// #47
  404248:	bl	402490 <strchr@plt>
  40424c:	mov	x22, x0
  404250:	cbz	x0, 4043cc <tigetstr@plt+0x1dac>
  404254:	mov	x1, #0x0                   	// #0
  404258:	mov	x0, x21
  40425c:	bl	404080 <tigetstr@plt+0x1a60>
  404260:	mov	x20, x0
  404264:	mov	w24, #0x2                   	// #2
  404268:	mov	x22, #0x0                   	// #0
  40426c:	add	x19, sp, #0x50
  404270:	mov	w23, #0x2000                	// #8192
  404274:	mov	x25, #0x8                   	// #8
  404278:	b	404294 <tigetstr@plt+0x1c74>
  40427c:	bl	402450 <free@plt>
  404280:	b	4042c0 <tigetstr@plt+0x1ca0>
  404284:	cmp	w24, #0x2
  404288:	b.eq	4042c8 <tigetstr@plt+0x1ca8>  // b.none
  40428c:	b.hi	4042f4 <tigetstr@plt+0x1cd4>  // b.pmore
  404290:	add	w24, w24, #0x1
  404294:	mov	w21, #0x0                   	// #0
  404298:	mov	x2, x20
  40429c:	mov	w1, w23
  4042a0:	mov	x0, x19
  4042a4:	bl	4025f0 <fgets@plt>
  4042a8:	cbz	x0, 404284 <tigetstr@plt+0x1c64>
  4042ac:	mov	x0, x19
  4042b0:	bl	403d7c <tigetstr@plt+0x175c>
  4042b4:	cbz	x0, 404298 <tigetstr@plt+0x1c78>
  4042b8:	cbz	x22, 40427c <tigetstr@plt+0x1c5c>
  4042bc:	str	x0, [x22, w21, uxtw #3]
  4042c0:	add	w21, w21, #0x1
  4042c4:	b	404298 <tigetstr@plt+0x1c78>
  4042c8:	mov	x1, x25
  4042cc:	add	w0, w21, #0x1
  4042d0:	bl	4022f0 <calloc@plt>
  4042d4:	mov	x22, x0
  4042d8:	cbz	x0, 4042e8 <tigetstr@plt+0x1cc8>
  4042dc:	mov	x0, x20
  4042e0:	bl	402300 <rewind@plt>
  4042e4:	b	404290 <tigetstr@plt+0x1c70>
  4042e8:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  4042ec:	add	x0, x0, #0xf08
  4042f0:	bl	403d68 <tigetstr@plt+0x1748>
  4042f4:	mov	x0, x20
  4042f8:	bl	402210 <fclose@plt>
  4042fc:	cmp	x22, #0x0
  404300:	cset	w1, ne  // ne = any
  404304:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  404308:	ldrb	w0, [x0, #760]
  40430c:	tst	w1, w0
  404310:	b.ne	4043dc <tigetstr@plt+0x1dbc>  // b.any
  404314:	ldp	x19, x20, [sp, #16]
  404318:	ldp	x23, x24, [sp, #48]
  40431c:	ldp	x25, x26, [sp, #64]
  404320:	mov	x0, x22
  404324:	ldp	x21, x22, [sp, #32]
  404328:	ldp	x29, x30, [sp]
  40432c:	mov	x12, #0x2050                	// #8272
  404330:	add	sp, sp, x12
  404334:	ret
  404338:	add	w23, w23, #0x1
  40433c:	b	404348 <tigetstr@plt+0x1d28>
  404340:	add	w0, w19, #0x1
  404344:	add	x0, x21, x0
  404348:	cbz	w20, 404384 <tigetstr@plt+0x1d64>
  40434c:	add	w19, w19, #0x1
  404350:	mov	w1, w19
  404354:	ldrb	w20, [x21, w19, uxtw]
  404358:	cmp	w20, #0x2c
  40435c:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  404360:	b.ne	40434c <tigetstr@plt+0x1d2c>  // b.any
  404364:	cmp	w24, #0x1
  404368:	b.eq	404338 <tigetstr@plt+0x1d18>  // b.none
  40436c:	strb	wzr, [x21, x1]
  404370:	bl	403d7c <tigetstr@plt+0x175c>
  404374:	cbz	x0, 404340 <tigetstr@plt+0x1d20>
  404378:	str	x0, [x22, w23, uxtw #3]
  40437c:	add	w23, w23, #0x1
  404380:	b	404340 <tigetstr@plt+0x1d20>
  404384:	cmp	w24, #0x1
  404388:	b.eq	4043ac <tigetstr@plt+0x1d8c>  // b.none
  40438c:	add	w0, w24, #0x1
  404390:	cmp	w0, #0x2
  404394:	b.hi	4042fc <tigetstr@plt+0x1cdc>  // b.pmore
  404398:	add	w24, w24, #0x1
  40439c:	mov	x0, x25
  4043a0:	mov	w23, #0x0                   	// #0
  4043a4:	mov	w19, #0x0                   	// #0
  4043a8:	b	404350 <tigetstr@plt+0x1d30>
  4043ac:	mov	x1, x26
  4043b0:	add	w0, w23, #0x1
  4043b4:	bl	4022f0 <calloc@plt>
  4043b8:	mov	x22, x0
  4043bc:	cbnz	x0, 404398 <tigetstr@plt+0x1d78>
  4043c0:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  4043c4:	add	x0, x0, #0xf08
  4043c8:	bl	403d68 <tigetstr@plt+0x1748>
  4043cc:	mov	w24, #0x1                   	// #1
  4043d0:	mov	x25, x21
  4043d4:	mov	x26, #0x8                   	// #8
  4043d8:	b	40439c <tigetstr@plt+0x1d7c>
  4043dc:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  4043e0:	ldr	x3, [x0, #768]
  4043e4:	mov	x2, #0x1f                  	// #31
  4043e8:	mov	x1, #0x1                   	// #1
  4043ec:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  4043f0:	add	x0, x0, #0xf18
  4043f4:	bl	4024a0 <fwrite@plt>
  4043f8:	ldr	x3, [x22]
  4043fc:	cbz	x3, 404448 <tigetstr@plt+0x1e28>
  404400:	mov	w19, #0x0                   	// #0
  404404:	adrp	x21, 40b000 <tigetstr@plt+0x89e0>
  404408:	add	x21, x21, #0xf38
  40440c:	adrp	x20, 422000 <tigetstr@plt+0x1f9e0>
  404410:	add	x20, x20, #0x2e0
  404414:	add	w19, w19, #0x1
  404418:	mov	w2, w19
  40441c:	mov	x1, x21
  404420:	ldr	x0, [x20, #32]
  404424:	bl	4025e0 <fprintf@plt>
  404428:	ldr	x3, [x22, w19, uxtw #3]
  40442c:	cbnz	x3, 404414 <tigetstr@plt+0x1df4>
  404430:	ldp	x19, x20, [sp, #16]
  404434:	ldp	x23, x24, [sp, #48]
  404438:	ldp	x25, x26, [sp, #64]
  40443c:	b	404320 <tigetstr@plt+0x1d00>
  404440:	mov	x22, x0
  404444:	b	404320 <tigetstr@plt+0x1d00>
  404448:	ldp	x19, x20, [sp, #16]
  40444c:	ldp	x23, x24, [sp, #48]
  404450:	ldp	x25, x26, [sp, #64]
  404454:	b	404320 <tigetstr@plt+0x1d00>
  404458:	cbz	x0, 4044a4 <tigetstr@plt+0x1e84>
  40445c:	stp	x29, x30, [sp, #-48]!
  404460:	mov	x29, sp
  404464:	stp	x19, x20, [sp, #16]
  404468:	mov	x20, x1
  40446c:	ldr	x1, [x0]
  404470:	cbz	x1, 4044ac <tigetstr@plt+0x1e8c>
  404474:	str	x21, [sp, #32]
  404478:	add	x19, x0, #0x8
  40447c:	adrp	x21, 40b000 <tigetstr@plt+0x89e0>
  404480:	add	x21, x21, #0xf40
  404484:	mov	x2, x21
  404488:	mov	x0, x20
  40448c:	bl	402510 <_nc_name_match@plt>
  404490:	cbnz	w0, 4044b4 <tigetstr@plt+0x1e94>
  404494:	ldr	x1, [x19], #8
  404498:	cbnz	x1, 404484 <tigetstr@plt+0x1e64>
  40449c:	ldr	x21, [sp, #32]
  4044a0:	b	4044bc <tigetstr@plt+0x1e9c>
  4044a4:	mov	w0, #0x1                   	// #1
  4044a8:	ret
  4044ac:	mov	w0, #0x0                   	// #0
  4044b0:	b	4044bc <tigetstr@plt+0x1e9c>
  4044b4:	mov	w0, #0x1                   	// #1
  4044b8:	ldr	x21, [sp, #32]
  4044bc:	ldp	x19, x20, [sp, #16]
  4044c0:	ldp	x29, x30, [sp], #48
  4044c4:	ret
  4044c8:	stp	x29, x30, [sp, #-48]!
  4044cc:	mov	x29, sp
  4044d0:	stp	x19, x20, [sp, #16]
  4044d4:	mov	x19, x0
  4044d8:	mov	w20, w1
  4044dc:	ldrb	w0, [x0]
  4044e0:	cmp	w0, #0x6b
  4044e4:	b.eq	404500 <tigetstr@plt+0x1ee0>  // b.none
  4044e8:	mov	x0, x19
  4044ec:	bl	402430 <_nc_find_user_entry@plt>
  4044f0:	cbz	x0, 404500 <tigetstr@plt+0x1ee0>
  4044f4:	ldp	x19, x20, [sp, #16]
  4044f8:	ldp	x29, x30, [sp], #48
  4044fc:	ret
  404500:	mov	w0, #0x0                   	// #0
  404504:	bl	402530 <_nc_get_hash_table@plt>
  404508:	mov	x1, x0
  40450c:	mov	x0, x19
  404510:	bl	402560 <_nc_find_entry@plt>
  404514:	cbz	x0, 404528 <tigetstr@plt+0x1f08>
  404518:	str	x21, [sp, #32]
  40451c:	ldr	w21, [x0, #8]
  404520:	tbz	w21, #31, 404554 <tigetstr@plt+0x1f34>
  404524:	ldr	x21, [sp, #32]
  404528:	ldrb	w0, [x19]
  40452c:	cmp	w0, #0x6b
  404530:	b.eq	4044f4 <tigetstr@plt+0x1ed4>  // b.none
  404534:	mov	w0, w20
  404538:	bl	40284c <tigetstr@plt+0x22c>
  40453c:	mov	x2, x19
  404540:	mov	x1, x0
  404544:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  404548:	add	x0, x0, #0xf70
  40454c:	bl	402480 <_nc_warning@plt>
  404550:	b	4044f4 <tigetstr@plt+0x1ed4>
  404554:	mov	w0, w20
  404558:	bl	40284c <tigetstr@plt+0x22c>
  40455c:	mov	x20, x0
  404560:	mov	w0, w21
  404564:	bl	40284c <tigetstr@plt+0x22c>
  404568:	mov	x3, x0
  40456c:	mov	x2, x20
  404570:	mov	x1, x19
  404574:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  404578:	add	x0, x0, #0xf48
  40457c:	bl	402480 <_nc_warning@plt>
  404580:	ldr	x21, [sp, #32]
  404584:	b	4044f4 <tigetstr@plt+0x1ed4>
  404588:	sub	sp, sp, #0x130
  40458c:	stp	x29, x30, [sp, #16]
  404590:	add	x29, sp, #0x10
  404594:	stp	x19, x20, [sp, #32]
  404598:	stp	x21, x22, [sp, #48]
  40459c:	stp	x23, x24, [sp, #64]
  4045a0:	stp	x25, x26, [sp, #80]
  4045a4:	stp	x27, x28, [sp, #96]
  4045a8:	mov	x19, x0
  4045ac:	and	w0, w1, #0xff
  4045b0:	str	w0, [sp, #152]
  4045b4:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  4045b8:	ldr	x0, [x0, #3960]
  4045bc:	ldr	w0, [x0]
  4045c0:	cmp	w0, #0x1
  4045c4:	b.ne	4045d4 <tigetstr@plt+0x1fb4>  // b.any
  4045c8:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  4045cc:	ldrb	w0, [x0, #776]
  4045d0:	cbnz	w0, 404a34 <tigetstr@plt+0x2414>
  4045d4:	ldrh	w22, [x19, #60]
  4045d8:	mov	w21, w22
  4045dc:	add	w20, w22, #0x1
  4045e0:	sxtw	x20, w20
  4045e4:	mov	x1, #0x1                   	// #1
  4045e8:	mov	x0, x20
  4045ec:	bl	4022f0 <calloc@plt>
  4045f0:	mov	x23, x0
  4045f4:	add	x20, x20, x20, lsl #1
  4045f8:	lsl	x0, x20, #3
  4045fc:	bl	402230 <malloc@plt>
  404600:	mov	x20, x0
  404604:	cbz	x0, 404640 <tigetstr@plt+0x2020>
  404608:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  40460c:	ldr	x0, [x0, #3952]
  404610:	ldr	w3, [x0, #4]
  404614:	mov	w1, #0x0                   	// #0
  404618:	cbz	w3, 404698 <tigetstr@plt+0x2078>
  40461c:	ldr	x8, [x19, #32]
  404620:	mov	w2, #0x0                   	// #0
  404624:	mov	w1, #0x0                   	// #0
  404628:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  40462c:	ldr	x0, [x0, #3952]
  404630:	adrp	x9, 421000 <tigetstr@plt+0x1e9e0>
  404634:	ldr	x9, [x9, #4000]
  404638:	mov	x7, x0
  40463c:	b	404680 <tigetstr@plt+0x2060>
  404640:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  404644:	add	x0, x0, #0xfb8
  404648:	bl	403d68 <tigetstr@plt+0x1748>
  40464c:	sbfiz	x0, x1, #1, #32
  404650:	add	x0, x0, w1, sxtw
  404654:	lsl	x0, x0, #3
  404658:	add	x6, x20, x0
  40465c:	str	w3, [x20, x0]
  404660:	ldr	x0, [x9, w5, uxtw #3]
  404664:	str	x0, [x6, #8]
  404668:	str	x4, [x6, #16]
  40466c:	add	w1, w1, #0x1
  404670:	add	w2, w2, #0x1
  404674:	add	x0, x7, w2, uxtw #3
  404678:	ldr	w3, [x0, #4]
  40467c:	cbz	w3, 404698 <tigetstr@plt+0x2078>
  404680:	ldr	w5, [x0]
  404684:	ldr	x4, [x8, w5, uxtw #3]
  404688:	sub	x0, x4, #0x1
  40468c:	cmn	x0, #0x3
  404690:	b.hi	404670 <tigetstr@plt+0x2050>  // b.pmore
  404694:	b	40464c <tigetstr@plt+0x202c>
  404698:	mov	w5, w22
  40469c:	cmp	w22, #0x19e
  4046a0:	b.ls	404738 <tigetstr@plt+0x2118>  // b.plast
  4046a4:	mov	x3, #0xcf0                 	// #3312
  4046a8:	mov	w0, #0x19e                 	// #414
  4046ac:	adrp	x7, 421000 <tigetstr@plt+0x1e9e0>
  4046b0:	ldr	x7, [x7, #4000]
  4046b4:	mov	w8, #0xffffffff            	// #-1
  4046b8:	b	4046fc <tigetstr@plt+0x20dc>
  4046bc:	ldrh	w2, [x19, #66]
  4046c0:	sub	w2, w21, w2
  4046c4:	sub	w2, w0, w2
  4046c8:	ldrh	w4, [x19, #64]
  4046cc:	ldrh	w6, [x19, #62]
  4046d0:	add	w4, w4, w6
  4046d4:	add	w2, w2, w4
  4046d8:	ldr	x4, [x19, #48]
  4046dc:	ldr	x4, [x4, w2, sxtw #3]
  4046e0:	ldrb	w2, [x4]
  4046e4:	cmp	w2, #0x6b
  4046e8:	b.eq	40470c <tigetstr@plt+0x20ec>  // b.none
  4046ec:	add	w0, w0, #0x1
  4046f0:	add	x3, x3, #0x8
  4046f4:	cmp	w0, w5
  4046f8:	b.eq	404738 <tigetstr@plt+0x2118>  // b.none
  4046fc:	cmp	w0, #0x19d
  404700:	b.gt	4046bc <tigetstr@plt+0x209c>
  404704:	ldr	x4, [x7, w0, sxtw #3]
  404708:	b	4046e0 <tigetstr@plt+0x20c0>
  40470c:	sbfiz	x2, x1, #1, #32
  404710:	add	x2, x2, w1, sxtw
  404714:	lsl	x2, x2, #3
  404718:	add	x6, x20, x2
  40471c:	str	w8, [x20, x2]
  404720:	str	x4, [x6, #8]
  404724:	ldr	x2, [x19, #32]
  404728:	ldr	x2, [x2, x3]
  40472c:	str	x2, [x6, #16]
  404730:	add	w1, w1, #0x1
  404734:	b	4046ec <tigetstr@plt+0x20cc>
  404738:	sbfiz	x0, x1, #1, #32
  40473c:	add	x1, x0, w1, sxtw
  404740:	lsl	x1, x1, #3
  404744:	str	wzr, [x20, x1]
  404748:	cbz	x23, 404780 <tigetstr@plt+0x2160>
  40474c:	ldr	w0, [x20]
  404750:	cbz	w0, 404a24 <tigetstr@plt+0x2404>
  404754:	mov	x27, x20
  404758:	str	wzr, [sp, #120]
  40475c:	mov	x26, #0x0                   	// #0
  404760:	mov	w22, #0x0                   	// #0
  404764:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  404768:	ldr	x0, [x0, #3856]
  40476c:	str	x0, [sp, #128]
  404770:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  404774:	add	x0, x0, #0x20
  404778:	str	x0, [sp, #136]
  40477c:	b	404898 <tigetstr@plt+0x2278>
  404780:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  404784:	add	x0, x0, #0xfc8
  404788:	bl	403d68 <tigetstr@plt+0x1748>
  40478c:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  404790:	ldr	x28, [x0, #3856]
  404794:	ldr	x3, [x28]
  404798:	mov	x2, #0x3                   	// #3
  40479c:	mov	x1, #0x1                   	// #1
  4047a0:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  4047a4:	add	x0, x0, #0x8
  4047a8:	bl	4024a0 <fwrite@plt>
  4047ac:	mov	x0, x27
  4047b0:	bl	402d80 <tigetstr@plt+0x760>
  4047b4:	ldr	x3, [x28]
  4047b8:	mov	x2, #0xf                   	// #15
  4047bc:	mov	x1, #0x1                   	// #1
  4047c0:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  4047c4:	add	x0, x0, #0x10
  4047c8:	bl	4024a0 <fwrite@plt>
  4047cc:	mov	x0, x24
  4047d0:	bl	402d80 <tigetstr@plt+0x760>
  4047d4:	ldr	w0, [sp, #112]
  4047d8:	str	w0, [sp, #120]
  4047dc:	str	wzr, [sp, #112]
  4047e0:	add	w21, w21, #0x1
  4047e4:	mov	w2, w21
  4047e8:	add	x0, x2, w21, uxtw #1
  4047ec:	lsl	x0, x0, #3
  4047f0:	add	x24, x20, x0
  4047f4:	ldr	w0, [x20, x0]
  4047f8:	cbz	w0, 404874 <tigetstr@plt+0x2254>
  4047fc:	ldr	x1, [x24, #16]
  404800:	sub	x0, x1, #0x1
  404804:	cmn	x0, #0x3
  404808:	b.hi	4047e0 <tigetstr@plt+0x21c0>  // b.pmore
  40480c:	add	x28, x23, x2
  404810:	ldrb	w0, [x23, x2]
  404814:	cbnz	w0, 4047e0 <tigetstr@plt+0x21c0>
  404818:	mov	x0, x25
  40481c:	bl	4024f0 <_nc_capcmp@plt>
  404820:	cbnz	w0, 4047e0 <tigetstr@plt+0x21c0>
  404824:	mov	w0, #0x1                   	// #1
  404828:	strb	w0, [x23, x26]
  40482c:	strb	w0, [x28]
  404830:	ldr	w0, [sp, #112]
  404834:	cbz	w0, 404850 <tigetstr@plt+0x2230>
  404838:	ldr	w0, [sp, #120]
  40483c:	cbnz	w0, 40478c <tigetstr@plt+0x216c>
  404840:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  404844:	add	x0, x0, #0xfd8
  404848:	bl	402480 <_nc_warning@plt>
  40484c:	b	40478c <tigetstr@plt+0x216c>
  404850:	ldr	x0, [sp, #128]
  404854:	ldr	x3, [x0]
  404858:	mov	x2, #0x2                   	// #2
  40485c:	mov	x1, #0x1                   	// #1
  404860:	ldr	x0, [sp, #136]
  404864:	bl	4024a0 <fwrite@plt>
  404868:	mov	x0, x24
  40486c:	bl	402d80 <tigetstr@plt+0x760>
  404870:	b	4047e0 <tigetstr@plt+0x21c0>
  404874:	ldr	w0, [sp, #112]
  404878:	cbz	w0, 4048d0 <tigetstr@plt+0x22b0>
  40487c:	add	w22, w22, #0x1
  404880:	mov	w26, w22
  404884:	add	x0, x26, w22, uxtw #1
  404888:	lsl	x0, x0, #3
  40488c:	add	x27, x20, x0
  404890:	ldr	w0, [x20, x0]
  404894:	cbz	w0, 4048e8 <tigetstr@plt+0x22c8>
  404898:	ldr	x25, [x27, #16]
  40489c:	sub	x0, x25, #0x1
  4048a0:	cmn	x0, #0x3
  4048a4:	b.hi	40487c <tigetstr@plt+0x225c>  // b.pmore
  4048a8:	add	w21, w22, #0x1
  4048ac:	add	w2, w22, #0x1
  4048b0:	add	x0, x2, x2, lsl #1
  4048b4:	lsl	x0, x0, #3
  4048b8:	add	x24, x20, x0
  4048bc:	ldr	w0, [x20, x0]
  4048c0:	cbz	w0, 4048e8 <tigetstr@plt+0x22c8>
  4048c4:	mov	w0, #0x1                   	// #1
  4048c8:	str	w0, [sp, #112]
  4048cc:	b	4047fc <tigetstr@plt+0x21dc>
  4048d0:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  4048d4:	ldr	x0, [x0, #3856]
  4048d8:	ldr	x1, [x0]
  4048dc:	mov	w0, #0xa                   	// #10
  4048e0:	bl	4021b0 <fputc@plt>
  4048e4:	b	40487c <tigetstr@plt+0x225c>
  4048e8:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  4048ec:	ldrb	w0, [x0, #736]
  4048f0:	cbz	w0, 404a24 <tigetstr@plt+0x2404>
  4048f4:	ldr	w0, [x20]
  4048f8:	cbz	w0, 404a24 <tigetstr@plt+0x2404>
  4048fc:	mov	x1, x20
  404900:	mov	w27, #0x0                   	// #0
  404904:	adrp	x28, 421000 <tigetstr@plt+0x1e9e0>
  404908:	add	x28, x28, #0xb98
  40490c:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  404910:	add	x0, x0, #0xf90
  404914:	str	x0, [sp, #112]
  404918:	add	x0, sp, #0xb8
  40491c:	str	x0, [sp, #120]
  404920:	b	404978 <tigetstr@plt+0x2358>
  404924:	ubfiz	x0, x24, #4, #32
  404928:	add	x0, x28, x0
  40492c:	ldr	x1, [x0, #8]
  404930:	cmp	x1, #0x0
  404934:	mov	x2, x26
  404938:	csel	x1, x1, x21, ne  // ne = any
  40493c:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  404940:	add	x0, x0, #0x30
  404944:	bl	402480 <_nc_warning@plt>
  404948:	b	40495c <tigetstr@plt+0x233c>
  40494c:	mov	x1, x26
  404950:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  404954:	add	x0, x0, #0x70
  404958:	bl	402480 <_nc_warning@plt>
  40495c:	add	w27, w27, #0x1
  404960:	ubfiz	x0, x27, #1, #32
  404964:	add	x0, x0, w27, uxtw
  404968:	lsl	x0, x0, #3
  40496c:	add	x1, x20, x0
  404970:	ldr	w0, [x20, x0]
  404974:	cbz	w0, 404a24 <tigetstr@plt+0x2404>
  404978:	ldr	x0, [x1, #16]
  40497c:	sub	x0, x0, #0x1
  404980:	cmn	x0, #0x3
  404984:	b.hi	40495c <tigetstr@plt+0x233c>  // b.pmore
  404988:	ldr	x26, [x1, #8]
  40498c:	add	x25, x28, #0x10
  404990:	mov	w24, #0x0                   	// #0
  404994:	ldr	x21, [sp, #112]
  404998:	b	4049a8 <tigetstr@plt+0x2388>
  40499c:	add	w24, w24, #0x1
  4049a0:	ldr	x21, [x25], #16
  4049a4:	cbz	x21, 40495c <tigetstr@plt+0x233c>
  4049a8:	mov	x0, x21
  4049ac:	bl	402110 <strlen@plt>
  4049b0:	mov	x22, x0
  4049b4:	mov	x2, x0
  4049b8:	mov	x1, x21
  4049bc:	mov	x0, x26
  4049c0:	bl	402250 <strncmp@plt>
  4049c4:	cbnz	w0, 40499c <tigetstr@plt+0x237c>
  4049c8:	mov	x1, x21
  4049cc:	mov	x0, x26
  4049d0:	bl	402410 <strcmp@plt>
  4049d4:	cbz	w0, 40499c <tigetstr@plt+0x237c>
  4049d8:	ldr	x3, [sp, #120]
  4049dc:	add	x2, sp, #0xe0
  4049e0:	adrp	x1, 40c000 <tigetstr@plt+0x99e0>
  4049e4:	add	x1, x1, #0x28
  4049e8:	add	x0, x26, x22
  4049ec:	bl	402540 <__isoc99_sscanf@plt>
  4049f0:	cmp	w0, #0x1
  4049f4:	b.ne	40494c <tigetstr@plt+0x232c>  // b.any
  4049f8:	ldr	w0, [sp, #224]
  4049fc:	cmp	w0, #0x2
  404a00:	b.eq	404924 <tigetstr@plt+0x2304>  // b.none
  404a04:	sub	w0, w0, #0x2
  404a08:	cmp	w0, #0xd
  404a0c:	b.ls	40495c <tigetstr@plt+0x233c>  // b.plast
  404a10:	mov	x1, x26
  404a14:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  404a18:	add	x0, x0, #0x50
  404a1c:	bl	402480 <_nc_warning@plt>
  404a20:	b	40495c <tigetstr@plt+0x233c>
  404a24:	mov	x0, x20
  404a28:	bl	402450 <free@plt>
  404a2c:	mov	x0, x23
  404a30:	bl	402450 <free@plt>
  404a34:	ldrh	w0, [x19, #60]
  404a38:	mov	w21, #0x0                   	// #0
  404a3c:	cbz	w0, 4053cc <tigetstr@plt+0x2dac>
  404a40:	add	x1, sp, #0xb0
  404a44:	str	x1, [sp, #144]
  404a48:	adrp	x1, 40c000 <tigetstr@plt+0x99e0>
  404a4c:	add	x1, x1, #0x240
  404a50:	str	x1, [sp, #128]
  404a54:	b	404ff0 <tigetstr@plt+0x29d0>
  404a58:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  404a5c:	ldr	x0, [x0, #4000]
  404a60:	ldr	x25, [x0, w21, sxtw #3]
  404a64:	b.hi	405034 <tigetstr@plt+0x2a14>  // b.pmore
  404a68:	mov	x0, x25
  404a6c:	bl	402e08 <tigetstr@plt+0x7e8>
  404a70:	tbz	w0, #31, 405034 <tigetstr@plt+0x2a14>
  404a74:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  404a78:	add	x0, x0, #0x6f8
  404a7c:	add	x0, x0, #0x728
  404a80:	ldrsh	w0, [x0, w21, uxtw #1]
  404a84:	cmp	w0, #0x0
  404a88:	b.gt	405034 <tigetstr@plt+0x2a14>
  404a8c:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  404a90:	ldr	x0, [x0, #4000]
  404a94:	ldr	w1, [sp, #112]
  404a98:	ldr	x0, [x0, w1, sxtw #3]
  404a9c:	str	x0, [sp, #120]
  404aa0:	b	404b8c <tigetstr@plt+0x256c>
  404aa4:	ubfiz	x22, x22, #4, #32
  404aa8:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  404aac:	add	x0, x0, #0x6f8
  404ab0:	add	x22, x0, x22
  404ab4:	ldr	w26, [x22, #2676]
  404ab8:	adrp	x1, 40c000 <tigetstr@plt+0x99e0>
  404abc:	add	x1, x1, #0x98
  404ac0:	mov	x0, x25
  404ac4:	bl	402410 <strcmp@plt>
  404ac8:	cbnz	w0, 404ae0 <tigetstr@plt+0x24c0>
  404acc:	ldr	x0, [x19, #32]
  404ad0:	ldr	x0, [x0, #2760]
  404ad4:	cmp	x0, #0x0
  404ad8:	mov	w0, #0x2                   	// #2
  404adc:	csel	w26, w26, w0, ne  // ne = any
  404ae0:	add	x0, sp, #0xb8
  404ae4:	add	x1, x0, #0x9
  404ae8:	strb	wzr, [x0], #1
  404aec:	cmp	x1, x0
  404af0:	b.ne	404ae8 <tigetstr@plt+0x24c8>  // b.any
  404af4:	ldrb	w1, [x23]
  404af8:	cbz	w1, 404c14 <tigetstr@plt+0x25f4>
  404afc:	mov	x0, x23
  404b00:	mov	w22, #0x0                   	// #0
  404b04:	add	x28, sp, #0xb8
  404b08:	mov	w27, #0x1                   	// #1
  404b0c:	b	404bc0 <tigetstr@plt+0x25a0>
  404b10:	mov	x1, x25
  404b14:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  404b18:	add	x0, x0, #0xa0
  404b1c:	bl	402480 <_nc_warning@plt>
  404b20:	cmp	w21, #0x19d
  404b24:	b.hi	404c1c <tigetstr@plt+0x25fc>  // b.pmore
  404b28:	ldrb	w0, [sp, #184]
  404b2c:	cbnz	w0, 404c58 <tigetstr@plt+0x2638>
  404b30:	ldr	x0, [x19, #32]
  404b34:	ldr	x0, [x0, #1048]
  404b38:	cmp	w26, #0x0
  404b3c:	ccmp	x0, x23, #0x4, ge  // ge = tcont
  404b40:	cset	w0, ne  // ne = any
  404b44:	cmp	w22, w26
  404b48:	csel	w0, w0, wzr, ne  // ne = any
  404b4c:	cbnz	w0, 404d00 <tigetstr@plt+0x26e0>
  404b50:	tbz	w22, #31, 404c90 <tigetstr@plt+0x2670>
  404b54:	ldr	w2, [sp, #112]
  404b58:	cmp	w2, #0x19d
  404b5c:	b.le	404a8c <tigetstr@plt+0x246c>
  404b60:	ldrh	w0, [x19, #60]
  404b64:	ldrh	w1, [x19, #66]
  404b68:	sub	w0, w0, w1
  404b6c:	sub	w0, w2, w0
  404b70:	ldrh	w1, [x19, #64]
  404b74:	ldrh	w2, [x19, #62]
  404b78:	add	w1, w1, w2
  404b7c:	add	w0, w0, w1
  404b80:	ldr	x1, [x19, #48]
  404b84:	ldr	x0, [x1, w0, sxtw #3]
  404b88:	str	x0, [sp, #120]
  404b8c:	ldrb	w0, [x23]
  404b90:	cbz	w0, 406e78 <tigetstr@plt+0x4858>
  404b94:	mov	x22, x23
  404b98:	mov	x24, #0x0                   	// #0
  404b9c:	mov	x20, #0x0                   	// #0
  404ba0:	b	404e8c <tigetstr@plt+0x286c>
  404ba4:	sub	w20, w20, #0x30
  404ba8:	cmp	w22, w20
  404bac:	csel	w22, w22, w20, ge  // ge = tcont
  404bb0:	strb	w27, [x28, w20, sxtw]
  404bb4:	add	x0, x24, #0x1
  404bb8:	ldrb	w1, [x24, #1]
  404bbc:	cbz	w1, 404b20 <tigetstr@plt+0x2500>
  404bc0:	mov	x24, x0
  404bc4:	cmp	w1, #0x25
  404bc8:	b.ne	404bb4 <tigetstr@plt+0x2594>  // b.any
  404bcc:	ldrb	w1, [x0, #1]
  404bd0:	cbz	w1, 404b10 <tigetstr@plt+0x24f0>
  404bd4:	add	x24, x0, #0x1
  404bd8:	cmp	w1, #0x70
  404bdc:	b.ne	404bb4 <tigetstr@plt+0x2594>  // b.any
  404be0:	add	x24, x0, #0x2
  404be4:	ldrb	w20, [x0, #2]
  404be8:	cbz	w20, 404c00 <tigetstr@plt+0x25e0>
  404bec:	bl	402420 <__ctype_b_loc@plt>
  404bf0:	and	x1, x20, #0xff
  404bf4:	ldr	x0, [x0]
  404bf8:	ldrh	w0, [x0, x1, lsl #1]
  404bfc:	tbnz	w0, #11, 404ba4 <tigetstr@plt+0x2584>
  404c00:	mov	x1, x25
  404c04:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  404c08:	add	x0, x0, #0xc8
  404c0c:	bl	402480 <_nc_warning@plt>
  404c10:	b	404b54 <tigetstr@plt+0x2534>
  404c14:	mov	w22, #0x0                   	// #0
  404c18:	b	404b20 <tigetstr@plt+0x2500>
  404c1c:	mov	x0, x25
  404c20:	bl	402e08 <tigetstr@plt+0x7e8>
  404c24:	cmp	w0, w22
  404c28:	b.eq	404c38 <tigetstr@plt+0x2618>  // b.none
  404c2c:	cmp	w0, #0x0
  404c30:	ccmp	w22, #0x0, #0x1, ge  // ge = tcont
  404c34:	b.ge	404c6c <tigetstr@plt+0x264c>  // b.tcont
  404c38:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  404c3c:	ldr	w0, [x0, #780]
  404c40:	cmp	w0, #0x1
  404c44:	b.hi	404ce8 <tigetstr@plt+0x26c8>  // b.pmore
  404c48:	ldrb	w0, [sp, #184]
  404c4c:	mov	w26, w22
  404c50:	cbz	w0, 404b50 <tigetstr@plt+0x2530>
  404c54:	mov	w26, w22
  404c58:	mov	x1, x25
  404c5c:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  404c60:	add	x0, x0, #0x158
  404c64:	bl	402480 <_nc_warning@plt>
  404c68:	b	404b30 <tigetstr@plt+0x2510>
  404c6c:	mov	w3, w0
  404c70:	mov	w2, w22
  404c74:	mov	x1, x25
  404c78:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  404c7c:	add	x0, x0, #0xe8
  404c80:	bl	402480 <_nc_warning@plt>
  404c84:	ldrb	w0, [sp, #184]
  404c88:	mov	w26, w22
  404c8c:	cbnz	w0, 404c58 <tigetstr@plt+0x2638>
  404c90:	ldr	x2, [sp, #144]
  404c94:	add	x1, sp, #0xe0
  404c98:	mov	x0, x23
  404c9c:	bl	4022c0 <_nc_tparm_analyze@plt>
  404ca0:	ldr	w20, [sp, #176]
  404ca4:	cmp	w20, w0
  404ca8:	csel	w20, w20, w0, ge  // ge = tcont
  404cac:	cmp	w20, w22
  404cb0:	ccmp	w20, w26, #0x4, ne  // ne = any
  404cb4:	b.eq	404b54 <tigetstr@plt+0x2534>  // b.none
  404cb8:	mov	x0, x25
  404cbc:	bl	402e08 <tigetstr@plt+0x7e8>
  404cc0:	mov	w3, w0
  404cc4:	cmp	w20, w0
  404cc8:	b.eq	404d60 <tigetstr@plt+0x2740>  // b.none
  404ccc:	tbnz	w3, #31, 404d70 <tigetstr@plt+0x2750>
  404cd0:	mov	x2, x25
  404cd4:	mov	w1, w20
  404cd8:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  404cdc:	add	x0, x0, #0x1d0
  404ce0:	bl	402480 <_nc_warning@plt>
  404ce4:	b	404b54 <tigetstr@plt+0x2534>
  404ce8:	mov	w2, w22
  404cec:	mov	x1, x25
  404cf0:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  404cf4:	add	x0, x0, #0x120
  404cf8:	bl	402480 <_nc_warning@plt>
  404cfc:	b	404c48 <tigetstr@plt+0x2628>
  404d00:	mov	w3, w26
  404d04:	mov	w2, w22
  404d08:	mov	x1, x25
  404d0c:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  404d10:	add	x0, x0, #0x190
  404d14:	bl	402480 <_nc_warning@plt>
  404d18:	cmp	w22, #0x1
  404d1c:	b.le	404b50 <tigetstr@plt+0x2530>
  404d20:	add	x24, sp, #0xb9
  404d24:	mov	w20, #0x1                   	// #1
  404d28:	adrp	x27, 40c000 <tigetstr@plt+0x99e0>
  404d2c:	add	x27, x27, #0x1b8
  404d30:	b	404d44 <tigetstr@plt+0x2724>
  404d34:	add	w20, w20, #0x1
  404d38:	add	x24, x24, #0x1
  404d3c:	cmp	w20, w22
  404d40:	b.eq	404b50 <tigetstr@plt+0x2530>  // b.none
  404d44:	ldrb	w0, [x24]
  404d48:	cbnz	w0, 404d34 <tigetstr@plt+0x2714>
  404d4c:	mov	w2, w20
  404d50:	mov	x1, x25
  404d54:	mov	x0, x27
  404d58:	bl	402480 <_nc_warning@plt>
  404d5c:	b	404d34 <tigetstr@plt+0x2714>
  404d60:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  404d64:	ldrb	w0, [x0, #736]
  404d68:	cbnz	w0, 404b54 <tigetstr@plt+0x2534>
  404d6c:	b	404ccc <tigetstr@plt+0x26ac>
  404d70:	mov	w3, w22
  404d74:	mov	x2, x25
  404d78:	mov	w1, w20
  404d7c:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  404d80:	add	x0, x0, #0x208
  404d84:	bl	402480 <_nc_warning@plt>
  404d88:	b	404b54 <tigetstr@plt+0x2534>
  404d8c:	cmp	x27, #0x0
  404d90:	csel	x27, x27, x24, ne  // ne = any
  404d94:	add	x20, x24, #0x1
  404d98:	add	x3, sp, #0xb8
  404d9c:	add	x2, sp, #0xe0
  404da0:	adrp	x1, 40d000 <tigetstr@plt+0xa9e0>
  404da4:	add	x1, x1, #0x3e0
  404da8:	ldr	x0, [sp, #136]
  404dac:	bl	402540 <__isoc99_sscanf@plt>
  404db0:	cmp	w0, #0x2
  404db4:	b.ne	404dcc <tigetstr@plt+0x27ac>  // b.any
  404db8:	ldrb	w1, [x27]
  404dbc:	ldrb	w0, [sp, #184]
  404dc0:	cmp	w28, #0x0
  404dc4:	ccmp	w1, w0, #0x0, eq  // eq = none
  404dc8:	b.eq	404ec8 <tigetstr@plt+0x28a8>  // b.none
  404dcc:	ldr	x3, [sp, #136]
  404dd0:	sub	w2, w24, w3
  404dd4:	ldr	x1, [sp, #120]
  404dd8:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  404ddc:	add	x0, x0, #0x248
  404de0:	bl	402480 <_nc_warning@plt>
  404de4:	mov	x24, x20
  404de8:	mov	x20, x22
  404dec:	b	404e7c <tigetstr@plt+0x285c>
  404df0:	add	w25, w25, #0x1
  404df4:	cmp	x27, #0x0
  404df8:	csel	x27, x27, x24, ne  // ne = any
  404dfc:	ldrb	w20, [x24, #1]!
  404e00:	cbz	w20, 406ed4 <tigetstr@plt+0x48b4>
  404e04:	cmp	w20, #0x3e
  404e08:	b.eq	404d8c <tigetstr@plt+0x276c>  // b.none
  404e0c:	cmp	w20, #0x2a
  404e10:	mov	w0, #0x2f                  	// #47
  404e14:	ccmp	w20, w0, #0x4, ne  // ne = any
  404e18:	b.ne	404e2c <tigetstr@plt+0x280c>  // b.any
  404e1c:	cmp	w20, #0x2a
  404e20:	b.eq	404df0 <tigetstr@plt+0x27d0>  // b.none
  404e24:	add	w26, w26, #0x1
  404e28:	b	404df4 <tigetstr@plt+0x27d4>
  404e2c:	bl	402420 <__ctype_b_loc@plt>
  404e30:	and	x1, x20, #0xff
  404e34:	ldr	x0, [x0]
  404e38:	ldrh	w0, [x0, x1, lsl #1]
  404e3c:	tbnz	w0, #3, 404e50 <tigetstr@plt+0x2830>
  404e40:	mov	w1, w20
  404e44:	ldr	x0, [sp, #128]
  404e48:	bl	402490 <strchr@plt>
  404e4c:	cbz	x0, 404e68 <tigetstr@plt+0x2848>
  404e50:	orr	w0, w25, w26
  404e54:	cmp	w0, #0x0
  404e58:	csinc	w28, w28, wzr, eq  // eq = none
  404e5c:	csel	w26, w0, w26, eq  // eq = none
  404e60:	csel	w25, w0, w25, eq  // eq = none
  404e64:	b	404dfc <tigetstr@plt+0x27dc>
  404e68:	cbz	w20, 406ed4 <tigetstr@plt+0x48b4>
  404e6c:	sub	x0, x24, #0x1
  404e70:	mov	x20, x22
  404e74:	mov	x22, x0
  404e78:	add	x24, x24, #0x1
  404e7c:	add	x1, x22, #0x1
  404e80:	ldrb	w0, [x22, #1]
  404e84:	cbz	w0, 404f84 <tigetstr@plt+0x2964>
  404e88:	mov	x22, x1
  404e8c:	cmp	w0, #0x24
  404e90:	b.ne	404e7c <tigetstr@plt+0x285c>  // b.any
  404e94:	ldrb	w0, [x22, #1]
  404e98:	cmp	w0, #0x3c
  404e9c:	b.ne	404e7c <tigetstr@plt+0x285c>  // b.any
  404ea0:	add	x0, x22, #0x2
  404ea4:	str	x0, [sp, #136]
  404ea8:	ldrb	w20, [x22, #2]
  404eac:	cbz	w20, 406ed0 <tigetstr@plt+0x48b0>
  404eb0:	mov	x24, x0
  404eb4:	mov	w28, #0x0                   	// #0
  404eb8:	mov	w26, #0x0                   	// #0
  404ebc:	mov	w25, #0x0                   	// #0
  404ec0:	mov	x27, #0x0                   	// #0
  404ec4:	b	404e04 <tigetstr@plt+0x27e4>
  404ec8:	ldr	x0, [sp, #120]
  404ecc:	ldrb	w0, [x0]
  404ed0:	cmp	w0, #0x6b
  404ed4:	b.eq	404f1c <tigetstr@plt+0x28fc>  // b.none
  404ed8:	cbz	w25, 404f30 <tigetstr@plt+0x2910>
  404edc:	mov	x24, #0x0                   	// #0
  404ee0:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  404ee4:	add	x0, x0, #0xb98
  404ee8:	add	x27, x0, #0xa0
  404eec:	ldr	x1, [x27, x24, lsl #3]
  404ef0:	ldr	x0, [sp, #120]
  404ef4:	bl	402410 <strcmp@plt>
  404ef8:	cbz	w0, 404f30 <tigetstr@plt+0x2910>
  404efc:	add	x24, x24, #0x1
  404f00:	cmp	x24, #0x1b
  404f04:	b.ne	404eec <tigetstr@plt+0x28cc>  // b.any
  404f08:	ldr	x1, [sp, #120]
  404f0c:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  404f10:	add	x0, x0, #0x3a8
  404f14:	bl	402480 <_nc_warning@plt>
  404f18:	b	404de4 <tigetstr@plt+0x27c4>
  404f1c:	ldr	x1, [sp, #120]
  404f20:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  404f24:	add	x0, x0, #0x268
  404f28:	bl	402480 <_nc_warning@plt>
  404f2c:	b	404de4 <tigetstr@plt+0x27c4>
  404f30:	ldr	x0, [x19, #16]
  404f34:	ldrb	w0, [x0, #20]
  404f38:	cmp	w0, #0x0
  404f3c:	ccmp	w26, #0x0, #0x0, eq  // eq = none
  404f40:	b.ne	404de4 <tigetstr@plt+0x27c4>  // b.any
  404f44:	ldr	x0, [x19]
  404f48:	bl	402100 <_nc_first_name@plt>
  404f4c:	mov	w1, #0x2b                  	// #43
  404f50:	bl	402490 <strchr@plt>
  404f54:	cbnz	x0, 404de4 <tigetstr@plt+0x27c4>
  404f58:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  404f5c:	add	x0, x0, #0xfb0
  404f60:	adrp	x1, 40b000 <tigetstr@plt+0x89e0>
  404f64:	add	x1, x1, #0xf98
  404f68:	cmp	w25, #0x0
  404f6c:	ldr	x2, [sp, #120]
  404f70:	csel	x1, x1, x0, ne  // ne = any
  404f74:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  404f78:	add	x0, x0, #0x288
  404f7c:	bl	402480 <_nc_warning@plt>
  404f80:	b	404de4 <tigetstr@plt+0x27c4>
  404f84:	adrp	x1, 40c000 <tigetstr@plt+0x99e0>
  404f88:	add	x1, x1, #0x2b0
  404f8c:	ldr	x22, [sp, #120]
  404f90:	mov	x0, x22
  404f94:	bl	402410 <strcmp@plt>
  404f98:	cbz	w0, 404fb0 <tigetstr@plt+0x2990>
  404f9c:	adrp	x1, 40c000 <tigetstr@plt+0x99e0>
  404fa0:	add	x1, x1, #0x2b8
  404fa4:	mov	x0, x22
  404fa8:	bl	402410 <strcmp@plt>
  404fac:	cbnz	w0, 404fd4 <tigetstr@plt+0x29b4>
  404fb0:	cbz	x20, 406e8c <tigetstr@plt+0x486c>
  404fb4:	cmp	x23, x20
  404fb8:	b.eq	404fc4 <tigetstr@plt+0x29a4>  // b.none
  404fbc:	ldrb	w0, [x24]
  404fc0:	cbnz	w0, 404fd4 <tigetstr@plt+0x29b4>
  404fc4:	ldr	x1, [sp, #120]
  404fc8:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  404fcc:	add	x0, x0, #0x2c0
  404fd0:	bl	402480 <_nc_warning@plt>
  404fd4:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  404fd8:	ldrb	w25, [x0, #776]
  404fdc:	cbnz	w25, 40506c <tigetstr@plt+0x2a4c>
  404fe0:	add	w21, w21, #0x1
  404fe4:	ldrh	w0, [x19, #60]
  404fe8:	cmp	w0, w21
  404fec:	b.ls	4053cc <tigetstr@plt+0x2dac>  // b.plast
  404ff0:	ldr	x1, [x19, #32]
  404ff4:	ldr	x23, [x1, w21, uxtw #3]
  404ff8:	sub	x1, x23, #0x1
  404ffc:	cmn	x1, #0x3
  405000:	b.hi	404fe0 <tigetstr@plt+0x29c0>  // b.pmore
  405004:	str	w21, [sp, #112]
  405008:	cmp	w21, #0x19d
  40500c:	b.le	404a58 <tigetstr@plt+0x2438>
  405010:	ldrh	w1, [x19, #66]
  405014:	sub	w0, w0, w1
  405018:	sub	w0, w21, w0
  40501c:	ldrh	w1, [x19, #64]
  405020:	ldrh	w2, [x19, #62]
  405024:	add	w1, w1, w2
  405028:	add	w0, w0, w1
  40502c:	ldr	x1, [x19, #48]
  405030:	ldr	x25, [x1, w0, sxtw #3]
  405034:	adrp	x20, 40d000 <tigetstr@plt+0xa9e0>
  405038:	add	x20, x20, #0x6f8
  40503c:	add	x20, x20, #0xa68
  405040:	mov	w22, #0x0                   	// #0
  405044:	mov	x1, x20
  405048:	mov	x0, x25
  40504c:	bl	402410 <strcmp@plt>
  405050:	cbz	w0, 404aa4 <tigetstr@plt+0x2484>
  405054:	add	w22, w22, #0x1
  405058:	add	x20, x20, #0x10
  40505c:	cmp	w22, #0x40
  405060:	b.ne	405044 <tigetstr@plt+0x2a24>  // b.any
  405064:	mov	w26, #0x0                   	// #0
  405068:	b	404ab8 <tigetstr@plt+0x2498>
  40506c:	ldr	w2, [sp, #112]
  405070:	cmp	w2, #0x19d
  405074:	b.le	4050c0 <tigetstr@plt+0x2aa0>
  405078:	ldrh	w0, [x19, #60]
  40507c:	ldrh	w1, [x19, #66]
  405080:	sub	w0, w0, w1
  405084:	sub	w0, w2, w0
  405088:	ldrh	w1, [x19, #64]
  40508c:	ldrh	w2, [x19, #62]
  405090:	add	w1, w1, w2
  405094:	add	w0, w0, w1
  405098:	ldr	x1, [x19, #48]
  40509c:	ldr	x24, [x1, w0, sxtw #3]
  4050a0:	ldrb	w0, [x23]
  4050a4:	mov	w20, #0x0                   	// #0
  4050a8:	cmp	w0, #0x6b
  4050ac:	b.eq	4050e0 <tigetstr@plt+0x2ac0>  // b.none
  4050b0:	mov	x0, x23
  4050b4:	bl	409344 <tigetstr@plt+0x6d24>
  4050b8:	and	w20, w0, #0xff
  4050bc:	b	4050e0 <tigetstr@plt+0x2ac0>
  4050c0:	ldrsw	x1, [sp, #112]
  4050c4:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  4050c8:	ldr	x0, [x0, #4000]
  4050cc:	ldr	x24, [x0, x1, lsl #3]
  4050d0:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  4050d4:	add	x0, x0, #0x6f8
  4050d8:	add	x0, x0, #0x728
  4050dc:	ldrsh	w20, [x0, x1, lsl #1]
  4050e0:	mov	w2, #0x0                   	// #0
  4050e4:	mov	w1, #0x1                   	// #1
  4050e8:	mov	x0, x23
  4050ec:	bl	4023b0 <_nc_tic_expand@plt>
  4050f0:	mov	x26, x0
  4050f4:	cbz	x0, 4051a4 <tigetstr@plt+0x2b84>
  4050f8:	mov	w2, w20
  4050fc:	mov	x1, x0
  405100:	mov	x0, x24
  405104:	bl	402150 <_nc_infotocap@plt>
  405108:	mov	x27, x0
  40510c:	cbz	x0, 4051b8 <tigetstr@plt+0x2b98>
  405110:	cmp	w20, #0x0
  405114:	b.le	40528c <tigetstr@plt+0x2c6c>
  405118:	adrp	x1, 40c000 <tigetstr@plt+0x99e0>
  40511c:	add	x1, x1, #0x340
  405120:	mov	x0, x24
  405124:	bl	402410 <strcmp@plt>
  405128:	cbz	w0, 405168 <tigetstr@plt+0x2b48>
  40512c:	adrp	x1, 40c000 <tigetstr@plt+0x99e0>
  405130:	add	x1, x1, #0x348
  405134:	mov	x0, x24
  405138:	bl	402410 <strcmp@plt>
  40513c:	cbz	w0, 405168 <tigetstr@plt+0x2b48>
  405140:	adrp	x1, 40c000 <tigetstr@plt+0x99e0>
  405144:	add	x1, x1, #0x350
  405148:	mov	x0, x24
  40514c:	bl	402410 <strcmp@plt>
  405150:	cbz	w0, 405168 <tigetstr@plt+0x2b48>
  405154:	adrp	x1, 40c000 <tigetstr@plt+0x99e0>
  405158:	add	x1, x1, #0x358
  40515c:	mov	x0, x24
  405160:	bl	402410 <strcmp@plt>
  405164:	cbnz	w0, 4051cc <tigetstr@plt+0x2bac>
  405168:	ldr	x0, [x19, #24]
  40516c:	ldr	w0, [x0, #52]
  405170:	cmp	w0, #0x10
  405174:	mov	w28, #0x10                  	// #16
  405178:	csel	w28, w0, w28, le
  40517c:	cmp	w0, #0x0
  405180:	b.le	404fe0 <tigetstr@plt+0x29c0>
  405184:	mov	w20, #0x0                   	// #0
  405188:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  40518c:	add	x0, x0, #0x398
  405190:	str	x0, [sp, #112]
  405194:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405198:	add	x0, x0, #0x360
  40519c:	str	x0, [sp, #120]
  4051a0:	b	40520c <tigetstr@plt+0x2bec>
  4051a4:	mov	x1, x24
  4051a8:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  4051ac:	add	x0, x0, #0x300
  4051b0:	bl	402480 <_nc_warning@plt>
  4051b4:	b	404fe0 <tigetstr@plt+0x29c0>
  4051b8:	mov	x1, x24
  4051bc:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  4051c0:	add	x0, x0, #0x320
  4051c4:	bl	402480 <_nc_warning@plt>
  4051c8:	b	404fe0 <tigetstr@plt+0x29c0>
  4051cc:	mov	w28, #0x5                   	// #5
  4051d0:	b	405184 <tigetstr@plt+0x2b64>
  4051d4:	mov	x4, x22
  4051d8:	mov	x3, x23
  4051dc:	mov	w2, w20
  4051e0:	mov	x1, x24
  4051e4:	ldr	x0, [sp, #112]
  4051e8:	bl	402480 <_nc_warning@plt>
  4051ec:	mov	w25, #0x0                   	// #0
  4051f0:	mov	x0, x23
  4051f4:	bl	402450 <free@plt>
  4051f8:	mov	x0, x22
  4051fc:	bl	402450 <free@plt>
  405200:	add	w20, w20, #0x1
  405204:	cmp	w20, w28
  405208:	b.ge	404fe0 <tigetstr@plt+0x29c0>  // b.tcont
  40520c:	mov	w2, w20
  405210:	mov	x1, x26
  405214:	mov	x0, x24
  405218:	bl	402ee8 <tigetstr@plt+0x8c8>
  40521c:	mov	x23, x0
  405220:	mov	w2, w20
  405224:	mov	x1, x27
  405228:	mov	x0, x24
  40522c:	bl	402ee8 <tigetstr@plt+0x8c8>
  405230:	mov	x22, x0
  405234:	mov	x1, x0
  405238:	mov	x0, x23
  40523c:	bl	402410 <strcmp@plt>
  405240:	cbz	w0, 4051f0 <tigetstr@plt+0x2bd0>
  405244:	cbz	w25, 4051d4 <tigetstr@plt+0x2bb4>
  405248:	adrp	x25, 421000 <tigetstr@plt+0x1e9e0>
  40524c:	ldr	x25, [x25, #3856]
  405250:	mov	x2, x24
  405254:	ldr	x1, [sp, #120]
  405258:	ldr	x0, [x25]
  40525c:	bl	4025e0 <fprintf@plt>
  405260:	mov	x2, x26
  405264:	adrp	x1, 40c000 <tigetstr@plt+0x99e0>
  405268:	add	x1, x1, #0x378
  40526c:	ldr	x0, [x25]
  405270:	bl	4025e0 <fprintf@plt>
  405274:	mov	x2, x27
  405278:	adrp	x1, 40c000 <tigetstr@plt+0x99e0>
  40527c:	add	x1, x1, #0x388
  405280:	ldr	x0, [x25]
  405284:	bl	4025e0 <fprintf@plt>
  405288:	b	4051d4 <tigetstr@plt+0x2bb4>
  40528c:	cbnz	w20, 404fe0 <tigetstr@plt+0x29c0>
  405290:	str	xzr, [sp, #176]
  405294:	str	xzr, [sp, #184]
  405298:	ldr	x1, [sp, #144]
  40529c:	mov	x0, x26
  4052a0:	bl	4029d4 <tigetstr@plt+0x3b4>
  4052a4:	mov	x23, x0
  4052a8:	mov	x2, #0x0                   	// #0
  4052ac:	add	x1, sp, #0xb8
  4052b0:	mov	x0, x27
  4052b4:	bl	402890 <tigetstr@plt+0x270>
  4052b8:	mov	x22, x0
  4052bc:	mov	x20, x26
  4052c0:	str	wzr, [sp, #112]
  4052c4:	cmp	x26, x23
  4052c8:	b.cs	404fe0 <tigetstr@plt+0x29c0>  // b.hs, b.nlast
  4052cc:	add	x0, sp, #0xe0
  4052d0:	str	x0, [sp, #120]
  4052d4:	str	w25, [sp, #156]
  4052d8:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  4052dc:	add	x0, x0, #0x3e0
  4052e0:	str	x0, [sp, #136]
  4052e4:	b	405360 <tigetstr@plt+0x2d40>
  4052e8:	bl	402420 <__ctype_b_loc@plt>
  4052ec:	ldrb	w1, [x20, #1]
  4052f0:	and	x2, x1, #0xff
  4052f4:	ldr	x0, [x0]
  4052f8:	ldrh	w0, [x0, x2, lsl #1]
  4052fc:	tbz	w0, #2, 40532c <tigetstr@plt+0x2d0c>
  405300:	add	x28, x20, #0x1
  405304:	cmp	w1, #0x5e
  405308:	b.ne	405330 <tigetstr@plt+0x2d10>  // b.any
  40530c:	mov	x2, #0x4                   	// #4
  405310:	ldr	x1, [sp, #136]
  405314:	mov	x0, x22
  405318:	bl	402250 <strncmp@plt>
  40531c:	cbnz	w0, 405330 <tigetstr@plt+0x2d10>
  405320:	add	x20, x20, #0x2
  405324:	add	x22, x22, #0x4
  405328:	b	405358 <tigetstr@plt+0x2d38>
  40532c:	mov	x28, x20
  405330:	ldrb	w1, [x22]
  405334:	mov	x0, x22
  405338:	cmp	w1, #0x5c
  40533c:	b.eq	4053b0 <tigetstr@plt+0x2d90>  // b.none
  405340:	mov	x20, x28
  405344:	mov	x22, x0
  405348:	ldrb	w1, [x20], #1
  40534c:	ldrb	w0, [x22], #1
  405350:	cmp	w1, w0
  405354:	b.ne	407124 <tigetstr@plt+0x4b04>  // b.any
  405358:	cmp	x23, x20
  40535c:	b.ls	407114 <tigetstr@plt+0x4af4>  // b.plast
  405360:	ldrb	w0, [x22]
  405364:	cbz	w0, 407114 <tigetstr@plt+0x4af4>
  405368:	ldrb	w0, [x20]
  40536c:	cmp	w0, #0x5c
  405370:	b.eq	4052e8 <tigetstr@plt+0x2cc8>  // b.none
  405374:	mov	x28, x20
  405378:	cmp	w0, #0x24
  40537c:	b.ne	405330 <tigetstr@plt+0x2d10>  // b.any
  405380:	ldrb	w0, [x20, #1]
  405384:	cmp	w0, #0x3c
  405388:	b.ne	405330 <tigetstr@plt+0x2d10>  // b.any
  40538c:	ldr	x1, [sp, #120]
  405390:	mov	x0, x20
  405394:	bl	4029d4 <tigetstr@plt+0x3b4>
  405398:	cmp	x0, x20
  40539c:	b.eq	405330 <tigetstr@plt+0x2d10>  // b.none
  4053a0:	ldr	w1, [sp, #156]
  4053a4:	str	w1, [sp, #112]
  4053a8:	mov	x20, x0
  4053ac:	b	405358 <tigetstr@plt+0x2d38>
  4053b0:	bl	402420 <__ctype_b_loc@plt>
  4053b4:	ldrb	w1, [x22, #1]
  4053b8:	ldr	x0, [x0]
  4053bc:	ldrh	w0, [x0, x1, lsl #1]
  4053c0:	ubfx	x0, x0, #2, #1
  4053c4:	add	x0, x22, x0
  4053c8:	b	405340 <tigetstr@plt+0x2d20>
  4053cc:	ldrh	w1, [x19, #56]
  4053d0:	cmp	w1, #0x2c
  4053d4:	b.le	40542c <tigetstr@plt+0x2e0c>
  4053d8:	mov	w20, #0x2c                  	// #44
  4053dc:	mov	w0, w20
  4053e0:	adrp	x21, 421000 <tigetstr@plt+0x1e9e0>
  4053e4:	ldr	x21, [x21, #4000]
  4053e8:	b	40541c <tigetstr@plt+0x2dfc>
  4053ec:	ldrh	w2, [x19, #62]
  4053f0:	sub	w1, w1, w2
  4053f4:	sub	w0, w0, w1
  4053f8:	ldr	x1, [x19, #48]
  4053fc:	ldr	x0, [x1, w0, sxtw #3]
  405400:	mov	w1, #0x0                   	// #0
  405404:	bl	4044c8 <tigetstr@plt+0x1ea8>
  405408:	add	w20, w20, #0x1
  40540c:	ldrh	w1, [x19, #56]
  405410:	mov	w0, w20
  405414:	cmp	w1, w20
  405418:	b.le	40542c <tigetstr@plt+0x2e0c>
  40541c:	cmp	w0, #0x2b
  405420:	b.gt	4053ec <tigetstr@plt+0x2dcc>
  405424:	ldr	x0, [x21, w0, sxtw #3]
  405428:	b	405400 <tigetstr@plt+0x2de0>
  40542c:	ldrh	w1, [x19, #58]
  405430:	cmp	w1, #0x27
  405434:	b.le	405498 <tigetstr@plt+0x2e78>
  405438:	mov	w20, #0x27                  	// #39
  40543c:	mov	w0, w20
  405440:	adrp	x22, 421000 <tigetstr@plt+0x1e9e0>
  405444:	ldr	x22, [x22, #4000]
  405448:	mov	w21, #0x1                   	// #1
  40544c:	b	405470 <tigetstr@plt+0x2e50>
  405450:	ldr	x0, [x22, w0, sxtw #3]
  405454:	mov	w1, w21
  405458:	bl	4044c8 <tigetstr@plt+0x1ea8>
  40545c:	add	w20, w20, #0x1
  405460:	ldrh	w1, [x19, #58]
  405464:	mov	w0, w20
  405468:	cmp	w1, w20
  40546c:	b.le	405498 <tigetstr@plt+0x2e78>
  405470:	cmp	w0, #0x26
  405474:	b.le	405450 <tigetstr@plt+0x2e30>
  405478:	ldrh	w2, [x19, #64]
  40547c:	sub	w1, w1, w2
  405480:	sub	w0, w0, w1
  405484:	ldrh	w1, [x19, #62]
  405488:	add	w0, w0, w1
  40548c:	ldr	x1, [x19, #48]
  405490:	ldr	x0, [x1, w0, sxtw #3]
  405494:	b	405454 <tigetstr@plt+0x2e34>
  405498:	ldrh	w1, [x19, #60]
  40549c:	cmp	w1, #0x19e
  4054a0:	b.le	40550c <tigetstr@plt+0x2eec>
  4054a4:	mov	w20, #0x19e                 	// #414
  4054a8:	mov	w0, w20
  4054ac:	adrp	x22, 421000 <tigetstr@plt+0x1e9e0>
  4054b0:	ldr	x22, [x22, #4000]
  4054b4:	mov	w21, #0x2                   	// #2
  4054b8:	b	4054dc <tigetstr@plt+0x2ebc>
  4054bc:	ldr	x0, [x22, w0, sxtw #3]
  4054c0:	mov	w1, w21
  4054c4:	bl	4044c8 <tigetstr@plt+0x1ea8>
  4054c8:	add	w20, w20, #0x1
  4054cc:	ldrh	w1, [x19, #60]
  4054d0:	mov	w0, w20
  4054d4:	cmp	w1, w20
  4054d8:	b.le	40550c <tigetstr@plt+0x2eec>
  4054dc:	cmp	w0, #0x19d
  4054e0:	b.le	4054bc <tigetstr@plt+0x2e9c>
  4054e4:	ldrh	w2, [x19, #66]
  4054e8:	sub	w1, w1, w2
  4054ec:	sub	w0, w0, w1
  4054f0:	ldrh	w1, [x19, #64]
  4054f4:	ldrh	w2, [x19, #62]
  4054f8:	add	w1, w1, w2
  4054fc:	add	w0, w0, w1
  405500:	ldr	x1, [x19, #48]
  405504:	ldr	x0, [x1, w0, sxtw #3]
  405508:	b	4054c0 <tigetstr@plt+0x2ea0>
  40550c:	mov	x0, x19
  405510:	bl	4030ac <tigetstr@plt+0xa8c>
  405514:	ldr	x0, [x19, #24]
  405518:	ldr	w1, [x0, #52]
  40551c:	ldr	w2, [x0, #56]
  405520:	cmp	w1, #0x0
  405524:	cset	w3, gt
  405528:	cmp	w2, #0x0
  40552c:	cset	w0, gt
  405530:	cmp	w0, w3, uxtb
  405534:	b.ne	40554c <tigetstr@plt+0x2f2c>  // b.any
  405538:	cmp	w1, w2
  40553c:	b.le	405558 <tigetstr@plt+0x2f38>
  405540:	ldr	x0, [x19, #32]
  405544:	ldr	x0, [x0, #2400]
  405548:	cbnz	x0, 405558 <tigetstr@plt+0x2f38>
  40554c:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405550:	add	x0, x0, #0x420
  405554:	bl	402480 <_nc_warning@plt>
  405558:	ldr	x1, [x19, #32]
  40555c:	ldr	x0, [x1, #2424]
  405560:	sub	x0, x0, #0x1
  405564:	cmn	x0, #0x3
  405568:	b.hi	406df0 <tigetstr@plt+0x47d0>  // b.pmore
  40556c:	ldr	x0, [x1, #2416]
  405570:	sub	x0, x0, #0x1
  405574:	cmn	x0, #0x3
  405578:	b.ls	406e00 <tigetstr@plt+0x47e0>  // b.plast
  40557c:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405580:	add	x0, x0, #0x460
  405584:	bl	402480 <_nc_warning@plt>
  405588:	ldr	x1, [x19, #32]
  40558c:	ldr	x0, [x1, #2416]
  405590:	sub	x0, x0, #0x1
  405594:	cmn	x0, #0x3
  405598:	b.hi	406e00 <tigetstr@plt+0x47e0>  // b.pmore
  40559c:	ldr	x0, [x1, #2424]
  4055a0:	sub	x0, x0, #0x1
  4055a4:	cmn	x0, #0x3
  4055a8:	b.ls	406e00 <tigetstr@plt+0x47e0>  // b.plast
  4055ac:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  4055b0:	add	x0, x0, #0x488
  4055b4:	bl	402480 <_nc_warning@plt>
  4055b8:	b	406e00 <tigetstr@plt+0x47e0>
  4055bc:	bl	4024f0 <_nc_capcmp@plt>
  4055c0:	cbnz	w0, 4055d4 <tigetstr@plt+0x2fb4>
  4055c4:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  4055c8:	add	x0, x0, #0x560
  4055cc:	bl	402480 <_nc_warning@plt>
  4055d0:	b	406c98 <tigetstr@plt+0x4678>
  4055d4:	ldr	x0, [x19, #32]
  4055d8:	ldr	x1, [x19, #24]
  4055dc:	ldr	w2, [x1, #52]
  4055e0:	ldr	x1, [x0, #2872]
  4055e4:	ldr	x0, [x0, #2416]
  4055e8:	bl	402c50 <tigetstr@plt+0x630>
  4055ec:	and	w0, w0, #0xff
  4055f0:	cbz	w0, 406c98 <tigetstr@plt+0x4678>
  4055f4:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  4055f8:	add	x0, x0, #0x588
  4055fc:	bl	402480 <_nc_warning@plt>
  405600:	b	406c98 <tigetstr@plt+0x4678>
  405604:	bl	4024f0 <_nc_capcmp@plt>
  405608:	cbnz	w0, 40561c <tigetstr@plt+0x2ffc>
  40560c:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405610:	add	x0, x0, #0x5a8
  405614:	bl	402480 <_nc_warning@plt>
  405618:	b	406cbc <tigetstr@plt+0x469c>
  40561c:	ldr	x0, [x19, #32]
  405620:	ldr	x1, [x19, #24]
  405624:	ldr	w2, [x1, #52]
  405628:	ldr	x1, [x0, #2880]
  40562c:	ldr	x0, [x0, #2424]
  405630:	bl	402c50 <tigetstr@plt+0x630>
  405634:	and	w0, w0, #0xff
  405638:	cbz	w0, 406cbc <tigetstr@plt+0x469c>
  40563c:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405640:	add	x0, x0, #0x5d0
  405644:	bl	402480 <_nc_warning@plt>
  405648:	b	406cbc <tigetstr@plt+0x469c>
  40564c:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405650:	add	x0, x0, #0x5f0
  405654:	bl	402480 <_nc_warning@plt>
  405658:	b	406d3c <tigetstr@plt+0x471c>
  40565c:	ldr	x1, [x19, #32]
  405660:	ldr	x0, [x1, #2400]
  405664:	sub	x0, x0, #0x1
  405668:	cmn	x0, #0x3
  40566c:	b.ls	405680 <tigetstr@plt+0x3060>  // b.plast
  405670:	ldr	x0, [x1, #2392]
  405674:	sub	x0, x0, #0x1
  405678:	cmn	x0, #0x3
  40567c:	b.hi	40568c <tigetstr@plt+0x306c>  // b.pmore
  405680:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405684:	add	x0, x0, #0x658
  405688:	bl	402480 <_nc_warning@plt>
  40568c:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405690:	add	x0, x0, #0x680
  405694:	bl	402620 <tigetstr@plt>
  405698:	mov	x20, x0
  40569c:	sub	x0, x0, #0x1
  4056a0:	cmn	x0, #0x3
  4056a4:	b.ls	4057b8 <tigetstr@plt+0x3198>  // b.plast
  4056a8:	ldr	x0, [x19, #16]
  4056ac:	ldrb	w1, [x0, #7]
  4056b0:	cbnz	w1, 405818 <tigetstr@plt+0x31f8>
  4056b4:	ldrb	w0, [x0, #6]
  4056b8:	cbnz	w0, 405870 <tigetstr@plt+0x3250>
  4056bc:	mov	w1, #0x2b                  	// #43
  4056c0:	ldr	x0, [x19]
  4056c4:	bl	402490 <strchr@plt>
  4056c8:	cbnz	x0, 405828 <tigetstr@plt+0x3208>
  4056cc:	ldr	x1, [x19, #32]
  4056d0:	ldr	x2, [x1, #64]
  4056d4:	ldr	x0, [x1, #80]
  4056d8:	sub	x0, x0, #0x1
  4056dc:	cmn	x0, #0x3
  4056e0:	b.ls	405884 <tigetstr@plt+0x3264>  // b.plast
  4056e4:	sub	x2, x2, #0x1
  4056e8:	cmn	x2, #0x3
  4056ec:	cset	w2, ls  // ls = plast
  4056f0:	mov	w0, #0x0                   	// #0
  4056f4:	ldr	x3, [x1, #96]
  4056f8:	sub	x3, x3, #0x1
  4056fc:	cmn	x3, #0x3
  405700:	b.hi	40570c <tigetstr@plt+0x30ec>  // b.pmore
  405704:	add	w2, w2, #0x1
  405708:	add	w0, w0, #0x1
  40570c:	ldr	x3, [x1, #120]
  405710:	sub	x3, x3, #0x1
  405714:	cmn	x3, #0x3
  405718:	b.hi	405724 <tigetstr@plt+0x3104>  // b.pmore
  40571c:	mov	w0, #0xa                   	// #10
  405720:	mov	w2, w0
  405724:	ldr	x3, [x1, #144]
  405728:	sub	x3, x3, #0x1
  40572c:	cmn	x3, #0x3
  405730:	b.hi	40573c <tigetstr@plt+0x311c>  // b.pmore
  405734:	add	w2, w2, #0x1
  405738:	add	w0, w0, #0x1
  40573c:	ldr	x3, [x1, #1016]
  405740:	sub	x3, x3, #0x1
  405744:	cmn	x3, #0x2
  405748:	cinc	w0, w0, cc  // cc = lo, ul, last
  40574c:	ldr	x3, [x1, #88]
  405750:	sub	x3, x3, #0x1
  405754:	cmn	x3, #0x2
  405758:	cinc	w2, w2, cc  // cc = lo, ul, last
  40575c:	ldr	x3, [x1, #152]
  405760:	sub	x3, x3, #0x1
  405764:	cmn	x3, #0x2
  405768:	cinc	w2, w2, cc  // cc = lo, ul, last
  40576c:	ldr	x3, [x1, #112]
  405770:	sub	x3, x3, #0x1
  405774:	cmn	x3, #0x2
  405778:	cinc	w0, w0, cc  // cc = lo, ul, last
  40577c:	ldr	x1, [x1, #136]
  405780:	sub	x1, x1, #0x1
  405784:	cmn	x1, #0x2
  405788:	cinc	w0, w0, cc  // cc = lo, ul, last
  40578c:	cmp	w0, #0x1
  405790:	ccmp	w2, #0x1, #0x0, le
  405794:	b.le	405890 <tigetstr@plt+0x3270>
  405798:	cmp	w0, #0x1
  40579c:	b.le	4058a0 <tigetstr@plt+0x3280>
  4057a0:	cmp	w2, #0x1
  4057a4:	b.gt	405828 <tigetstr@plt+0x3208>
  4057a8:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  4057ac:	add	x0, x0, #0x730
  4057b0:	bl	402480 <_nc_warning@plt>
  4057b4:	b	405828 <tigetstr@plt+0x3208>
  4057b8:	add	x5, sp, #0xaf
  4057bc:	add	x4, sp, #0xe0
  4057c0:	add	x3, sp, #0xb8
  4057c4:	add	x2, sp, #0xb0
  4057c8:	adrp	x1, 40c000 <tigetstr@plt+0x99e0>
  4057cc:	add	x1, x1, #0x688
  4057d0:	mov	x0, x20
  4057d4:	bl	402540 <__isoc99_sscanf@plt>
  4057d8:	cmp	w0, #0x3
  4057dc:	b.ne	405804 <tigetstr@plt+0x31e4>  // b.any
  4057e0:	ldr	w0, [sp, #176]
  4057e4:	cmp	w0, #0x0
  4057e8:	b.le	405804 <tigetstr@plt+0x31e4>
  4057ec:	ldr	w0, [sp, #184]
  4057f0:	cmp	w0, #0x0
  4057f4:	b.le	405804 <tigetstr@plt+0x31e4>
  4057f8:	ldr	w0, [sp, #224]
  4057fc:	cmp	w0, #0x0
  405800:	b.gt	4056a8 <tigetstr@plt+0x3088>
  405804:	mov	x1, x20
  405808:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  40580c:	add	x0, x0, #0x698
  405810:	bl	402480 <_nc_warning@plt>
  405814:	b	4056a8 <tigetstr@plt+0x3088>
  405818:	adrp	x1, 40c000 <tigetstr@plt+0x99e0>
  40581c:	add	x1, x1, #0x6c0
  405820:	mov	x0, x19
  405824:	bl	402b20 <tigetstr@plt+0x500>
  405828:	ldr	x1, [x19, #32]
  40582c:	ldr	x0, [x1, #880]
  405830:	sub	x0, x0, #0x1
  405834:	cmn	x0, #0x3
  405838:	b.hi	406fe0 <tigetstr@plt+0x49c0>  // b.pmore
  40583c:	ldr	x0, [x1, #424]
  405840:	sub	x0, x0, #0x1
  405844:	cmn	x0, #0x3
  405848:	b.hi	4058b0 <tigetstr@plt+0x3290>  // b.pmore
  40584c:	ldr	x0, [x19, #32]
  405850:	ldr	x1, [x0, #848]
  405854:	sub	x1, x1, #0x1
  405858:	cmn	x1, #0x3
  40585c:	b.ls	406ff4 <tigetstr@plt+0x49d4>  // b.plast
  405860:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405864:	add	x0, x0, #0x7a8
  405868:	bl	402480 <_nc_warning@plt>
  40586c:	b	407004 <tigetstr@plt+0x49e4>
  405870:	adrp	x1, 40c000 <tigetstr@plt+0x99e0>
  405874:	add	x1, x1, #0x6d0
  405878:	mov	x0, x19
  40587c:	bl	402b20 <tigetstr@plt+0x500>
  405880:	b	405828 <tigetstr@plt+0x3208>
  405884:	mov	w0, #0xa                   	// #10
  405888:	mov	w2, w0
  40588c:	b	4056f4 <tigetstr@plt+0x30d4>
  405890:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405894:	add	x0, x0, #0x6e0
  405898:	bl	402480 <_nc_warning@plt>
  40589c:	b	405828 <tigetstr@plt+0x3208>
  4058a0:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  4058a4:	add	x0, x0, #0x708
  4058a8:	bl	402480 <_nc_warning@plt>
  4058ac:	b	405828 <tigetstr@plt+0x3208>
  4058b0:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  4058b4:	add	x0, x0, #0x758
  4058b8:	bl	402480 <_nc_warning@plt>
  4058bc:	ldr	x0, [x19, #32]
  4058c0:	ldr	x1, [x0, #848]
  4058c4:	sub	x1, x1, #0x1
  4058c8:	cmn	x1, #0x3
  4058cc:	b.ls	406ff4 <tigetstr@plt+0x49d4>  // b.plast
  4058d0:	ldr	x0, [x0, #880]
  4058d4:	sub	x0, x0, #0x1
  4058d8:	cmn	x0, #0x3
  4058dc:	b.hi	407004 <tigetstr@plt+0x49e4>  // b.pmore
  4058e0:	b	405860 <tigetstr@plt+0x3240>
  4058e4:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  4058e8:	add	x0, x0, #0x780
  4058ec:	bl	402480 <_nc_warning@plt>
  4058f0:	ldr	x1, [x19, #32]
  4058f4:	ldr	x0, [x1, #880]
  4058f8:	sub	x0, x0, #0x1
  4058fc:	cmn	x0, #0x3
  405900:	b.hi	407004 <tigetstr@plt+0x49e4>  // b.pmore
  405904:	ldr	x0, [x1, #848]
  405908:	sub	x0, x0, #0x1
  40590c:	cmn	x0, #0x3
  405910:	b.ls	407004 <tigetstr@plt+0x49e4>  // b.plast
  405914:	b	405860 <tigetstr@plt+0x3240>
  405918:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  40591c:	add	x0, x0, #0x7d8
  405920:	bl	402480 <_nc_warning@plt>
  405924:	b	407028 <tigetstr@plt+0x4a08>
  405928:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  40592c:	add	x0, x0, #0x800
  405930:	bl	402480 <_nc_warning@plt>
  405934:	b	40704c <tigetstr@plt+0x4a2c>
  405938:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  40593c:	add	x0, x0, #0x820
  405940:	bl	402480 <_nc_warning@plt>
  405944:	b	407070 <tigetstr@plt+0x4a50>
  405948:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  40594c:	add	x0, x0, #0x848
  405950:	bl	402480 <_nc_warning@plt>
  405954:	b	407094 <tigetstr@plt+0x4a74>
  405958:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  40595c:	add	x0, x0, #0x870
  405960:	bl	402480 <_nc_warning@plt>
  405964:	b	406f94 <tigetstr@plt+0x4974>
  405968:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  40596c:	add	x0, x0, #0x890
  405970:	bl	402480 <_nc_warning@plt>
  405974:	b	406fa8 <tigetstr@plt+0x4988>
  405978:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  40597c:	add	x0, x0, #0x8a8
  405980:	bl	402480 <_nc_warning@plt>
  405984:	b	406fbc <tigetstr@plt+0x499c>
  405988:	cmn	x26, #0x3
  40598c:	b.ls	405998 <tigetstr@plt+0x3378>  // b.plast
  405990:	cbz	w27, 406a70 <tigetstr@plt+0x4450>
  405994:	b	4059a8 <tigetstr@plt+0x3388>
  405998:	mov	x0, x22
  40599c:	bl	402110 <strlen@plt>
  4059a0:	cmp	x0, #0x1
  4059a4:	b.ls	405990 <tigetstr@plt+0x3370>  // b.plast
  4059a8:	cmn	x23, #0x3
  4059ac:	b.hi	406f64 <tigetstr@plt+0x4944>  // b.pmore
  4059b0:	ldr	x0, [x19, #32]
  4059b4:	ldr	x0, [x0, #152]
  4059b8:	sub	x0, x0, #0x1
  4059bc:	cmn	x0, #0x3
  4059c0:	b.hi	4059fc <tigetstr@plt+0x33dc>  // b.pmore
  4059c4:	ldr	x0, [x19, #32]
  4059c8:	ldr	x0, [x0, #112]
  4059cc:	sub	x0, x0, #0x1
  4059d0:	cmn	x0, #0x3
  4059d4:	b.hi	405a0c <tigetstr@plt+0x33ec>  // b.pmore
  4059d8:	ldr	x0, [x19, #32]
  4059dc:	ldr	x0, [x0, #136]
  4059e0:	sub	x0, x0, #0x1
  4059e4:	cmn	x0, #0x3
  4059e8:	b.ls	406a70 <tigetstr@plt+0x4450>  // b.plast
  4059ec:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  4059f0:	add	x0, x0, #0x930
  4059f4:	bl	402480 <_nc_warning@plt>
  4059f8:	b	406a70 <tigetstr@plt+0x4450>
  4059fc:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405a00:	add	x0, x0, #0x900
  405a04:	bl	402480 <_nc_warning@plt>
  405a08:	b	4059c4 <tigetstr@plt+0x33a4>
  405a0c:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405a10:	add	x0, x0, #0x918
  405a14:	bl	402480 <_nc_warning@plt>
  405a18:	b	4059d8 <tigetstr@plt+0x33b8>
  405a1c:	cmp	w2, #0x3
  405a20:	b.eq	405afc <tigetstr@plt+0x34dc>  // b.none
  405a24:	cmp	w2, #0x4
  405a28:	b.ne	405a68 <tigetstr@plt+0x3448>  // b.any
  405a2c:	mov	x0, x21
  405a30:	bl	402110 <strlen@plt>
  405a34:	add	x1, x21, x0
  405a38:	ldr	w2, [x25]
  405a3c:	str	w2, [x21, x0]
  405a40:	ldrb	w0, [x25, #4]
  405a44:	strb	w0, [x1, #4]
  405a48:	b	405a68 <tigetstr@plt+0x3448>
  405a4c:	mov	x0, x21
  405a50:	bl	402110 <strlen@plt>
  405a54:	add	x1, x21, x0
  405a58:	ldr	w2, [x24]
  405a5c:	str	w2, [x21, x0]
  405a60:	ldrb	w0, [x24, #4]
  405a64:	strb	w0, [x1, #4]
  405a68:	subs	w22, w22, #0x1
  405a6c:	b.eq	405b1c <tigetstr@plt+0x34fc>  // b.none
  405a70:	mov	x4, x20
  405a74:	mov	x3, x28
  405a78:	mov	w2, #0xffffffff            	// #-1
  405a7c:	mov	x20, #0x64                  	// #100
  405a80:	mov	w0, #0x0                   	// #0
  405a84:	ldr	x1, [x3], #8
  405a88:	cmp	x1, x4
  405a8c:	ccmp	x1, x20, #0x0, gt
  405a90:	csel	x20, x20, x1, ge  // ge = tcont
  405a94:	csel	w2, w2, w0, ge  // ge = tcont
  405a98:	add	w0, w0, #0x1
  405a9c:	cmp	w0, #0x5
  405aa0:	b.ne	405a84 <tigetstr@plt+0x3464>  // b.any
  405aa4:	cmp	w2, #0x2
  405aa8:	b.eq	405adc <tigetstr@plt+0x34bc>  // b.none
  405aac:	b.gt	405a1c <tigetstr@plt+0x33fc>
  405ab0:	cbz	w2, 405a4c <tigetstr@plt+0x342c>
  405ab4:	cmp	w2, #0x1
  405ab8:	b.ne	405a68 <tigetstr@plt+0x3448>  // b.any
  405abc:	mov	x0, x21
  405ac0:	bl	402110 <strlen@plt>
  405ac4:	add	x1, x21, x0
  405ac8:	ldr	w2, [x23]
  405acc:	str	w2, [x21, x0]
  405ad0:	ldrb	w0, [x23, #4]
  405ad4:	strb	w0, [x1, #4]
  405ad8:	b	405a68 <tigetstr@plt+0x3448>
  405adc:	mov	x0, x21
  405ae0:	bl	402110 <strlen@plt>
  405ae4:	add	x1, x21, x0
  405ae8:	ldr	w2, [x27]
  405aec:	str	w2, [x21, x0]
  405af0:	ldrb	w0, [x27, #4]
  405af4:	strb	w0, [x1, #4]
  405af8:	b	405a68 <tigetstr@plt+0x3448>
  405afc:	mov	x0, x21
  405b00:	bl	402110 <strlen@plt>
  405b04:	add	x1, x21, x0
  405b08:	ldr	w2, [x26]
  405b0c:	str	w2, [x21, x0]
  405b10:	ldrb	w0, [x26, #4]
  405b14:	strb	w0, [x1, #4]
  405b18:	b	405a68 <tigetstr@plt+0x3448>
  405b1c:	add	x1, sp, #0xe0
  405b20:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405b24:	add	x0, x0, #0x978
  405b28:	bl	402480 <_nc_warning@plt>
  405b2c:	b	405bb8 <tigetstr@plt+0x3598>
  405b30:	ldr	x0, [x20, #1120]
  405b34:	sub	x0, x0, #0x1
  405b38:	cmn	x0, #0x3
  405b3c:	b.ls	405b70 <tigetstr@plt+0x3550>  // b.plast
  405b40:	ldr	x0, [x20, #1128]
  405b44:	sub	x0, x0, #0x1
  405b48:	cmn	x0, #0x3
  405b4c:	b.ls	405b70 <tigetstr@plt+0x3550>  // b.plast
  405b50:	ldr	x0, [x20, #1136]
  405b54:	sub	x0, x0, #0x1
  405b58:	cmn	x0, #0x3
  405b5c:	b.ls	405b70 <tigetstr@plt+0x3550>  // b.plast
  405b60:	ldr	x0, [x20, #1144]
  405b64:	sub	x0, x0, #0x1
  405b68:	cmn	x0, #0x3
  405b6c:	b.hi	405bb8 <tigetstr@plt+0x3598>  // b.pmore
  405b70:	strb	wzr, [sp, #224]
  405b74:	mov	x0, x21
  405b78:	bl	402ea0 <tigetstr@plt+0x880>
  405b7c:	tbz	x0, #63, 405c40 <tigetstr@plt+0x3620>
  405b80:	ldr	x0, [x20, #1120]
  405b84:	bl	402ea0 <tigetstr@plt+0x880>
  405b88:	tbz	x0, #63, 405c6c <tigetstr@plt+0x364c>
  405b8c:	ldr	x0, [x20, #1128]
  405b90:	bl	402ea0 <tigetstr@plt+0x880>
  405b94:	tbz	x0, #63, 405c98 <tigetstr@plt+0x3678>
  405b98:	ldr	x0, [x20, #1136]
  405b9c:	bl	402ea0 <tigetstr@plt+0x880>
  405ba0:	tbz	x0, #63, 405cc4 <tigetstr@plt+0x36a4>
  405ba4:	ldr	x0, [x20, #1144]
  405ba8:	bl	402ea0 <tigetstr@plt+0x880>
  405bac:	tbz	x0, #63, 405cf0 <tigetstr@plt+0x36d0>
  405bb0:	ldrb	w0, [sp, #224]
  405bb4:	cbnz	w0, 405d1c <tigetstr@plt+0x36fc>
  405bb8:	ldr	x1, [x19, #32]
  405bbc:	ldr	x0, [x1, #616]
  405bc0:	sub	x0, x0, #0x1
  405bc4:	cmn	x0, #0x3
  405bc8:	b.hi	405bdc <tigetstr@plt+0x35bc>  // b.pmore
  405bcc:	ldr	x0, [x1, #472]
  405bd0:	sub	x0, x0, #0x1
  405bd4:	cmn	x0, #0x3
  405bd8:	b.hi	405d30 <tigetstr@plt+0x3710>  // b.pmore
  405bdc:	ldr	x1, [x19, #32]
  405be0:	ldr	x0, [x1, #2560]
  405be4:	sub	x0, x0, #0x1
  405be8:	cmn	x0, #0x3
  405bec:	b.hi	4069f8 <tigetstr@plt+0x43d8>  // b.pmore
  405bf0:	ldr	x0, [x1, #2472]
  405bf4:	sub	x0, x0, #0x1
  405bf8:	cmn	x0, #0x3
  405bfc:	b.ls	406a08 <tigetstr@plt+0x43e8>  // b.plast
  405c00:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405c04:	add	x0, x0, #0x9d8
  405c08:	bl	402480 <_nc_warning@plt>
  405c0c:	ldr	x1, [x19, #32]
  405c10:	ldr	x0, [x1, #2472]
  405c14:	sub	x0, x0, #0x1
  405c18:	cmn	x0, #0x3
  405c1c:	b.hi	406a08 <tigetstr@plt+0x43e8>  // b.pmore
  405c20:	ldr	x0, [x1, #2560]
  405c24:	sub	x0, x0, #0x1
  405c28:	cmn	x0, #0x3
  405c2c:	b.ls	406a08 <tigetstr@plt+0x43e8>  // b.plast
  405c30:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405c34:	add	x0, x0, #0xa10
  405c38:	bl	402480 <_nc_warning@plt>
  405c3c:	b	406a08 <tigetstr@plt+0x43e8>
  405c40:	add	x21, sp, #0xe0
  405c44:	mov	x0, x21
  405c48:	bl	402110 <strlen@plt>
  405c4c:	add	x2, x21, x0
  405c50:	adrp	x1, 40c000 <tigetstr@plt+0x99e0>
  405c54:	add	x1, x1, #0x950
  405c58:	ldr	w3, [x1]
  405c5c:	str	w3, [x21, x0]
  405c60:	ldrb	w0, [x1, #4]
  405c64:	strb	w0, [x2, #4]
  405c68:	b	405b80 <tigetstr@plt+0x3560>
  405c6c:	add	x21, sp, #0xe0
  405c70:	mov	x0, x21
  405c74:	bl	402110 <strlen@plt>
  405c78:	add	x2, x21, x0
  405c7c:	adrp	x1, 40c000 <tigetstr@plt+0x99e0>
  405c80:	add	x1, x1, #0x958
  405c84:	ldr	w3, [x1]
  405c88:	str	w3, [x21, x0]
  405c8c:	ldrb	w0, [x1, #4]
  405c90:	strb	w0, [x2, #4]
  405c94:	b	405b8c <tigetstr@plt+0x356c>
  405c98:	add	x21, sp, #0xe0
  405c9c:	mov	x0, x21
  405ca0:	bl	402110 <strlen@plt>
  405ca4:	add	x2, x21, x0
  405ca8:	adrp	x1, 40c000 <tigetstr@plt+0x99e0>
  405cac:	add	x1, x1, #0x960
  405cb0:	ldr	w3, [x1]
  405cb4:	str	w3, [x21, x0]
  405cb8:	ldrb	w0, [x1, #4]
  405cbc:	strb	w0, [x2, #4]
  405cc0:	b	405b98 <tigetstr@plt+0x3578>
  405cc4:	add	x21, sp, #0xe0
  405cc8:	mov	x0, x21
  405ccc:	bl	402110 <strlen@plt>
  405cd0:	add	x2, x21, x0
  405cd4:	adrp	x1, 40c000 <tigetstr@plt+0x99e0>
  405cd8:	add	x1, x1, #0x968
  405cdc:	ldr	w3, [x1]
  405ce0:	str	w3, [x21, x0]
  405ce4:	ldrb	w0, [x1, #4]
  405ce8:	strb	w0, [x2, #4]
  405cec:	b	405ba4 <tigetstr@plt+0x3584>
  405cf0:	add	x20, sp, #0xe0
  405cf4:	mov	x0, x20
  405cf8:	bl	402110 <strlen@plt>
  405cfc:	add	x2, x20, x0
  405d00:	adrp	x1, 40c000 <tigetstr@plt+0x99e0>
  405d04:	add	x1, x1, #0x970
  405d08:	ldr	w3, [x1]
  405d0c:	str	w3, [x20, x0]
  405d10:	ldrb	w0, [x1, #4]
  405d14:	strb	w0, [x2, #4]
  405d18:	b	405bb0 <tigetstr@plt+0x3590>
  405d1c:	add	x1, sp, #0xe0
  405d20:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405d24:	add	x0, x0, #0x9a0
  405d28:	bl	402480 <_nc_warning@plt>
  405d2c:	b	405bb8 <tigetstr@plt+0x3598>
  405d30:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405d34:	add	x0, x0, #0x9c0
  405d38:	bl	402480 <_nc_warning@plt>
  405d3c:	b	405bdc <tigetstr@plt+0x35bc>
  405d40:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405d44:	add	x0, x0, #0xce8
  405d48:	bl	402480 <_nc_warning@plt>
  405d4c:	b	4065ac <tigetstr@plt+0x3f8c>
  405d50:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405d54:	add	x0, x0, #0xd18
  405d58:	bl	402480 <_nc_warning@plt>
  405d5c:	b	4065d0 <tigetstr@plt+0x3fb0>
  405d60:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405d64:	add	x0, x0, #0xd48
  405d68:	bl	402480 <_nc_warning@plt>
  405d6c:	b	4065f4 <tigetstr@plt+0x3fd4>
  405d70:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405d74:	add	x0, x0, #0xd78
  405d78:	bl	402480 <_nc_warning@plt>
  405d7c:	b	406618 <tigetstr@plt+0x3ff8>
  405d80:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405d84:	add	x0, x0, #0xda8
  405d88:	bl	402480 <_nc_warning@plt>
  405d8c:	b	40663c <tigetstr@plt+0x401c>
  405d90:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405d94:	add	x0, x0, #0xdd8
  405d98:	bl	402480 <_nc_warning@plt>
  405d9c:	b	406660 <tigetstr@plt+0x4040>
  405da0:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405da4:	add	x0, x0, #0xe00
  405da8:	bl	402480 <_nc_warning@plt>
  405dac:	b	406684 <tigetstr@plt+0x4064>
  405db0:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405db4:	add	x0, x0, #0xe28
  405db8:	bl	402480 <_nc_warning@plt>
  405dbc:	b	4066a8 <tigetstr@plt+0x4088>
  405dc0:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405dc4:	add	x0, x0, #0xe50
  405dc8:	bl	402480 <_nc_warning@plt>
  405dcc:	b	4066cc <tigetstr@plt+0x40ac>
  405dd0:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405dd4:	add	x0, x0, #0xe70
  405dd8:	bl	402290 <tigetflag@plt>
  405ddc:	mov	w20, w0
  405de0:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405de4:	add	x0, x0, #0xe78
  405de8:	bl	402290 <tigetflag@plt>
  405dec:	mov	w21, w0
  405df0:	ldr	x0, [x19, #16]
  405df4:	ldrb	w22, [x0, #28]
  405df8:	ldr	x0, [x19]
  405dfc:	bl	402100 <_nc_first_name@plt>
  405e00:	mov	x28, x0
  405e04:	mov	x2, #0x6                   	// #6
  405e08:	adrp	x1, 40c000 <tigetstr@plt+0x99e0>
  405e0c:	add	x1, x1, #0xe80
  405e10:	bl	402250 <strncmp@plt>
  405e14:	mov	w23, w0
  405e18:	mov	w24, #0x0                   	// #0
  405e1c:	cbnz	w0, 405e34 <tigetstr@plt+0x3814>
  405e20:	mov	w1, #0x2e                  	// #46
  405e24:	mov	x0, x28
  405e28:	bl	402490 <strchr@plt>
  405e2c:	cmp	x0, #0x0
  405e30:	cset	w24, eq  // eq = none
  405e34:	cmp	w22, #0x2
  405e38:	csel	w22, w22, wzr, cc  // cc = lo, ul, last
  405e3c:	and	w0, w21, #0xff
  405e40:	cmp	w0, #0x2
  405e44:	csel	w21, w21, wzr, cc  // cc = lo, ul, last
  405e48:	and	w0, w20, #0xff
  405e4c:	cmp	w0, #0x2
  405e50:	csel	w20, w20, wzr, cc  // cc = lo, ul, last
  405e54:	ldr	x25, [x19, #32]
  405e58:	ldr	x1, [x25, #2840]
  405e5c:	sub	x27, x1, #0x1
  405e60:	mov	w26, #0x0                   	// #0
  405e64:	cmn	x27, #0x3
  405e68:	b.hi	405e80 <tigetstr@plt+0x3860>  // b.pmore
  405e6c:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405e70:	add	x0, x0, #0xe88
  405e74:	bl	402410 <strcmp@plt>
  405e78:	cmp	w0, #0x0
  405e7c:	cset	w26, eq  // eq = none
  405e80:	ldr	x0, [x25, #2384]
  405e84:	sub	x1, x0, #0x1
  405e88:	cmn	x1, #0x3
  405e8c:	b.hi	405f18 <tigetstr@plt+0x38f8>  // b.pmore
  405e90:	bl	4035f0 <tigetstr@plt+0xfd0>
  405e94:	and	w25, w0, #0xff
  405e98:	cmp	w20, #0x0
  405e9c:	cset	w0, ne  // ne = any
  405ea0:	cmp	w21, #0x0
  405ea4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  405ea8:	b.ne	405f38 <tigetstr@plt+0x3918>  // b.any
  405eac:	cmp	w24, #0x0
  405eb0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  405eb4:	b.ne	405f48 <tigetstr@plt+0x3928>  // b.any
  405eb8:	cbz	w20, 405f9c <tigetstr@plt+0x397c>
  405ebc:	cmp	w23, #0x0
  405ec0:	eor	w0, w26, #0x1
  405ec4:	csel	w0, w0, wzr, eq  // eq = none
  405ec8:	cbz	w0, 405ee0 <tigetstr@plt+0x38c0>
  405ecc:	cmn	x27, #0x3
  405ed0:	b.hi	405f58 <tigetstr@plt+0x3938>  // b.pmore
  405ed4:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405ed8:	add	x0, x0, #0xef8
  405edc:	bl	402480 <_nc_warning@plt>
  405ee0:	cbnz	w22, 405f78 <tigetstr@plt+0x3958>
  405ee4:	ldr	x0, [x19, #24]
  405ee8:	ldr	w0, [x0, #52]
  405eec:	cmp	w0, #0x0
  405ef0:	b.gt	405f68 <tigetstr@plt+0x3948>
  405ef4:	ldr	x0, [x19, #32]
  405ef8:	ldr	x0, [x0, #1080]
  405efc:	sub	x0, x0, #0x1
  405f00:	cmn	x0, #0x3
  405f04:	b.hi	4066dc <tigetstr@plt+0x40bc>  // b.pmore
  405f08:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405f0c:	add	x0, x0, #0xfb8
  405f10:	bl	402480 <_nc_warning@plt>
  405f14:	b	4066dc <tigetstr@plt+0x40bc>
  405f18:	ldr	x0, [x25, #2376]
  405f1c:	sub	x1, x0, #0x1
  405f20:	mov	w25, #0x0                   	// #0
  405f24:	cmn	x1, #0x3
  405f28:	b.hi	405e98 <tigetstr@plt+0x3878>  // b.pmore
  405f2c:	bl	4035f0 <tigetstr@plt+0xfd0>
  405f30:	and	w25, w0, #0xff
  405f34:	b	405e98 <tigetstr@plt+0x3878>
  405f38:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405f3c:	add	x0, x0, #0xe90
  405f40:	bl	402480 <_nc_warning@plt>
  405f44:	b	4066dc <tigetstr@plt+0x40bc>
  405f48:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405f4c:	add	x0, x0, #0xec0
  405f50:	bl	402480 <_nc_warning@plt>
  405f54:	b	4066dc <tigetstr@plt+0x40bc>
  405f58:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405f5c:	add	x0, x0, #0xf28
  405f60:	bl	402480 <_nc_warning@plt>
  405f64:	b	405ee0 <tigetstr@plt+0x38c0>
  405f68:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405f6c:	add	x0, x0, #0xf50
  405f70:	bl	402480 <_nc_warning@plt>
  405f74:	b	405ef4 <tigetstr@plt+0x38d4>
  405f78:	cbnz	w25, 405ef4 <tigetstr@plt+0x38d4>
  405f7c:	ldr	x0, [x19, #24]
  405f80:	ldr	w0, [x0, #52]
  405f84:	cmp	w0, #0x0
  405f88:	b.le	405ef4 <tigetstr@plt+0x38d4>
  405f8c:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405f90:	add	x0, x0, #0xf70
  405f94:	bl	402480 <_nc_warning@plt>
  405f98:	b	405ef4 <tigetstr@plt+0x38d4>
  405f9c:	cmp	w21, #0x0
  405fa0:	ccmp	w26, #0x0, #0x4, eq  // eq = none
  405fa4:	csinc	w24, w24, wzr, ne  // ne = any
  405fa8:	cbnz	w24, 4066dc <tigetstr@plt+0x40bc>
  405fac:	mov	w1, #0x2b                  	// #43
  405fb0:	mov	x0, x28
  405fb4:	bl	402490 <strchr@plt>
  405fb8:	cbnz	x0, 4066dc <tigetstr@plt+0x40bc>
  405fbc:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  405fc0:	add	x0, x0, #0xfe0
  405fc4:	bl	402480 <_nc_warning@plt>
  405fc8:	b	4066dc <tigetstr@plt+0x40bc>
  405fcc:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  405fd0:	add	x0, x0, #0x88
  405fd4:	bl	402480 <_nc_warning@plt>
  405fd8:	ldr	x1, [x19, #32]
  405fdc:	ldr	x0, [x1, #160]
  405fe0:	sub	x2, x0, #0x1
  405fe4:	cmn	x2, #0x3
  405fe8:	b.hi	406048 <tigetstr@plt+0x3a28>  // b.pmore
  405fec:	ldr	x2, [x1, #128]
  405ff0:	sub	x2, x2, #0x1
  405ff4:	cmn	x2, #0x3
  405ff8:	b.hi	406018 <tigetstr@plt+0x39f8>  // b.pmore
  405ffc:	ldr	x1, [x1, #128]
  406000:	bl	4024f0 <_nc_capcmp@plt>
  406004:	cbnz	w0, 406048 <tigetstr@plt+0x3a28>
  406008:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  40600c:	add	x0, x0, #0xd8
  406010:	bl	402480 <_nc_warning@plt>
  406014:	b	406048 <tigetstr@plt+0x3a28>
  406018:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  40601c:	add	x0, x0, #0xb0
  406020:	bl	402480 <_nc_warning@plt>
  406024:	ldr	x1, [x19, #32]
  406028:	ldr	x0, [x1, #160]
  40602c:	sub	x2, x0, #0x1
  406030:	cmn	x2, #0x3
  406034:	b.hi	406048 <tigetstr@plt+0x3a28>  // b.pmore
  406038:	ldr	x1, [x1, #128]
  40603c:	sub	x2, x1, #0x1
  406040:	cmn	x2, #0x3
  406044:	b.ls	406000 <tigetstr@plt+0x39e0>  // b.plast
  406048:	ldr	x1, [x19, #32]
  40604c:	ldr	x0, [x1, #24]
  406050:	sub	x0, x0, #0x1
  406054:	cmn	x0, #0x3
  406058:	b.hi	40607c <tigetstr@plt+0x3a5c>  // b.pmore
  40605c:	ldr	x0, [x1, #1024]
  406060:	sub	x0, x0, #0x1
  406064:	cmn	x0, #0x3
  406068:	b.hi	406348 <tigetstr@plt+0x3d28>  // b.pmore
  40606c:	ldr	x0, [x1, #1008]
  406070:	sub	x0, x0, #0x1
  406074:	cmn	x0, #0x3
  406078:	b.hi	40636c <tigetstr@plt+0x3d4c>  // b.pmore
  40607c:	ldr	x1, [x19, #32]
  406080:	ldr	x0, [x1, #32]
  406084:	sub	x0, x0, #0x1
  406088:	cmn	x0, #0x3
  40608c:	b.hi	4060a0 <tigetstr@plt+0x3a80>  // b.pmore
  406090:	ldr	x0, [x1, #1056]
  406094:	sub	x0, x0, #0x1
  406098:	cmn	x0, #0x3
  40609c:	b.hi	40637c <tigetstr@plt+0x3d5c>  // b.pmore
  4060a0:	ldr	x1, [x19, #32]
  4060a4:	ldr	x0, [x1, #1048]
  4060a8:	sub	x2, x0, #0x1
  4060ac:	cmn	x2, #0x3
  4060b0:	b.hi	4063e0 <tigetstr@plt+0x3dc0>  // b.pmore
  4060b4:	adrp	x2, 421000 <tigetstr@plt+0x1e9e0>
  4060b8:	ldr	x2, [x2, #3992]
  4060bc:	str	wzr, [x2]
  4060c0:	ldr	x3, [x1, #312]
  4060c4:	sub	x1, x3, #0x1
  4060c8:	cmn	x1, #0x3
  4060cc:	b.hi	40638c <tigetstr@plt+0x3d6c>  // b.pmore
  4060d0:	adrp	x4, 40d000 <tigetstr@plt+0xa9e0>
  4060d4:	add	x4, x4, #0x178
  4060d8:	mov	w2, #0x0                   	// #0
  4060dc:	mov	x1, #0x0                   	// #0
  4060e0:	mov	x0, x19
  4060e4:	bl	403874 <tigetstr@plt+0x1254>
  4060e8:	bl	402310 <strdup@plt>
  4060ec:	mov	x20, x0
  4060f0:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  4060f4:	ldr	x0, [x0, #3992]
  4060f8:	ldr	w0, [x0]
  4060fc:	cbnz	w0, 4063c0 <tigetstr@plt+0x3da0>
  406100:	cbz	x20, 4063d0 <tigetstr@plt+0x3db0>
  406104:	ldr	x0, [x19, #32]
  406108:	adrp	x4, 40d000 <tigetstr@plt+0xa9e0>
  40610c:	add	x4, x4, #0x1b0
  406110:	ldr	x3, [x0, #280]
  406114:	mov	w2, #0x1                   	// #1
  406118:	mov	x1, x20
  40611c:	mov	x0, x19
  406120:	bl	403874 <tigetstr@plt+0x1254>
  406124:	ldr	x0, [x19, #32]
  406128:	adrp	x4, 40d000 <tigetstr@plt+0xa9e0>
  40612c:	add	x4, x4, #0x1c8
  406130:	ldr	x3, [x0, #288]
  406134:	mov	w2, #0x2                   	// #2
  406138:	mov	x1, x20
  40613c:	mov	x0, x19
  406140:	bl	403874 <tigetstr@plt+0x1254>
  406144:	ldr	x0, [x19, #32]
  406148:	adrp	x4, 40d000 <tigetstr@plt+0xa9e0>
  40614c:	add	x4, x4, #0x1e0
  406150:	ldr	x3, [x0, #272]
  406154:	mov	w2, #0x3                   	// #3
  406158:	mov	x1, x20
  40615c:	mov	x0, x19
  406160:	bl	403874 <tigetstr@plt+0x1254>
  406164:	ldr	x0, [x19, #32]
  406168:	adrp	x4, 40d000 <tigetstr@plt+0xa9e0>
  40616c:	add	x4, x4, #0x1f8
  406170:	ldr	x3, [x0, #208]
  406174:	mov	w2, #0x4                   	// #4
  406178:	mov	x1, x20
  40617c:	mov	x0, x19
  406180:	bl	403874 <tigetstr@plt+0x1254>
  406184:	ldr	x0, [x19, #32]
  406188:	adrp	x4, 40d000 <tigetstr@plt+0xa9e0>
  40618c:	add	x4, x4, #0x210
  406190:	ldr	x3, [x0, #240]
  406194:	mov	w2, #0x5                   	// #5
  406198:	mov	x1, x20
  40619c:	mov	x0, x19
  4061a0:	bl	403874 <tigetstr@plt+0x1254>
  4061a4:	ldr	x0, [x19, #32]
  4061a8:	adrp	x4, 40d000 <tigetstr@plt+0xa9e0>
  4061ac:	add	x4, x4, #0x220
  4061b0:	ldr	x3, [x0, #216]
  4061b4:	mov	w2, #0x6                   	// #6
  4061b8:	mov	x1, x20
  4061bc:	mov	x0, x19
  4061c0:	bl	403874 <tigetstr@plt+0x1254>
  4061c4:	ldr	x0, [x19, #32]
  4061c8:	adrp	x4, 40d000 <tigetstr@plt+0xa9e0>
  4061cc:	add	x4, x4, #0x230
  4061d0:	ldr	x3, [x0, #256]
  4061d4:	mov	w2, #0x7                   	// #7
  4061d8:	mov	x1, x20
  4061dc:	mov	x0, x19
  4061e0:	bl	403874 <tigetstr@plt+0x1254>
  4061e4:	ldr	x0, [x19, #32]
  4061e8:	adrp	x4, 40d000 <tigetstr@plt+0xa9e0>
  4061ec:	add	x4, x4, #0x248
  4061f0:	ldr	x3, [x0, #264]
  4061f4:	mov	w2, #0x8                   	// #8
  4061f8:	mov	x1, x20
  4061fc:	mov	x0, x19
  406200:	bl	403874 <tigetstr@plt+0x1254>
  406204:	ldr	x0, [x19, #32]
  406208:	adrp	x4, 40d000 <tigetstr@plt+0xa9e0>
  40620c:	add	x4, x4, #0x260
  406210:	ldr	x3, [x0, #200]
  406214:	mov	w2, #0x9                   	// #9
  406218:	mov	x1, x20
  40621c:	mov	x0, x19
  406220:	bl	403874 <tigetstr@plt+0x1254>
  406224:	mov	x0, x20
  406228:	bl	402450 <free@plt>
  40622c:	ldr	x0, [x19, #32]
  406230:	ldr	x0, [x0, #312]
  406234:	sub	x0, x0, #0x1
  406238:	cmn	x0, #0x3
  40623c:	b.ls	406404 <tigetstr@plt+0x3de4>  // b.plast
  406240:	adrp	x21, 40d000 <tigetstr@plt+0xa9e0>
  406244:	add	x21, x21, #0x6f8
  406248:	add	x21, x21, #0x6b3
  40624c:	mov	w20, #0x0                   	// #0
  406250:	adrp	x25, 40c000 <tigetstr@plt+0x99e0>
  406254:	add	x25, x25, #0x4c8
  406258:	adrp	x24, 40c000 <tigetstr@plt+0x99e0>
  40625c:	add	x24, x24, #0x4f8
  406260:	adrp	x23, 40d000 <tigetstr@plt+0xa9e0>
  406264:	add	x23, x23, #0x310
  406268:	adrp	x22, 40d000 <tigetstr@plt+0xa9e0>
  40626c:	add	x22, x22, #0x320
  406270:	ldr	x0, [x19, #32]
  406274:	ldr	x3, [x0, #2872]
  406278:	mov	x2, x25
  40627c:	mov	w1, w20
  406280:	mov	x0, x19
  406284:	bl	403a88 <tigetstr@plt+0x1468>
  406288:	ldr	x0, [x19, #32]
  40628c:	ldr	x3, [x0, #2880]
  406290:	mov	x2, x24
  406294:	mov	w1, w20
  406298:	mov	x0, x19
  40629c:	bl	403a88 <tigetstr@plt+0x1468>
  4062a0:	ldr	x0, [x19, #32]
  4062a4:	ldr	x3, [x0, #2416]
  4062a8:	mov	x2, x23
  4062ac:	mov	w1, w20
  4062b0:	mov	x0, x19
  4062b4:	bl	403a88 <tigetstr@plt+0x1468>
  4062b8:	ldr	x0, [x19, #32]
  4062bc:	ldr	x3, [x0, #2424]
  4062c0:	mov	x2, x22
  4062c4:	mov	w1, w20
  4062c8:	mov	x0, x19
  4062cc:	bl	403a88 <tigetstr@plt+0x1468>
  4062d0:	add	w20, w20, #0x1
  4062d4:	ldrb	w0, [x21], #11
  4062d8:	cbnz	w0, 406270 <tigetstr@plt+0x3c50>
  4062dc:	ldr	x1, [x19, #32]
  4062e0:	ldr	x0, [x1, #248]
  4062e4:	sub	x0, x0, #0x1
  4062e8:	cmn	x0, #0x3
  4062ec:	b.ls	406300 <tigetstr@plt+0x3ce0>  // b.plast
  4062f0:	ldr	x0, [x1, #336]
  4062f4:	sub	x0, x0, #0x1
  4062f8:	cmn	x0, #0x3
  4062fc:	b.hi	406310 <tigetstr@plt+0x3cf0>  // b.pmore
  406300:	ldr	x0, [x1, #416]
  406304:	sub	x0, x0, #0x1
  406308:	cmn	x0, #0x3
  40630c:	b.ls	4064a8 <tigetstr@plt+0x3e88>  // b.plast
  406310:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  406314:	ldr	x2, [x0, #784]
  406318:	cbz	x2, 406328 <tigetstr@plt+0x3d08>
  40631c:	ldrb	w1, [sp, #152]
  406320:	mov	x0, x19
  406324:	blr	x2
  406328:	ldp	x19, x20, [sp, #32]
  40632c:	ldp	x21, x22, [sp, #48]
  406330:	ldp	x23, x24, [sp, #64]
  406334:	ldp	x25, x26, [sp, #80]
  406338:	ldp	x27, x28, [sp, #96]
  40633c:	ldp	x29, x30, [sp, #16]
  406340:	add	sp, sp, #0x130
  406344:	ret
  406348:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  40634c:	add	x0, x0, #0x100
  406350:	bl	402480 <_nc_warning@plt>
  406354:	ldr	x1, [x19, #32]
  406358:	ldr	x0, [x1, #24]
  40635c:	sub	x0, x0, #0x1
  406360:	cmn	x0, #0x3
  406364:	b.ls	40606c <tigetstr@plt+0x3a4c>  // b.plast
  406368:	b	40607c <tigetstr@plt+0x3a5c>
  40636c:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  406370:	add	x0, x0, #0x128
  406374:	bl	402480 <_nc_warning@plt>
  406378:	b	40607c <tigetstr@plt+0x3a5c>
  40637c:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  406380:	add	x0, x0, #0x158
  406384:	bl	402480 <_nc_warning@plt>
  406388:	b	4060a0 <tigetstr@plt+0x3a80>
  40638c:	str	xzr, [sp, #8]
  406390:	str	xzr, [sp]
  406394:	mov	x7, #0x0                   	// #0
  406398:	mov	x6, #0x0                   	// #0
  40639c:	mov	x5, #0x0                   	// #0
  4063a0:	mov	x4, #0x0                   	// #0
  4063a4:	mov	x3, #0x0                   	// #0
  4063a8:	mov	x2, #0x0                   	// #0
  4063ac:	mov	x1, #0x0                   	// #0
  4063b0:	bl	402240 <tparm@plt>
  4063b4:	bl	402310 <strdup@plt>
  4063b8:	mov	x20, x0
  4063bc:	b	4060f0 <tigetstr@plt+0x3ad0>
  4063c0:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  4063c4:	add	x0, x0, #0x190
  4063c8:	bl	402480 <_nc_warning@plt>
  4063cc:	b	406100 <tigetstr@plt+0x3ae0>
  4063d0:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  4063d4:	add	x0, x0, #0x278
  4063d8:	bl	402480 <_nc_warning@plt>
  4063dc:	b	40622c <tigetstr@plt+0x3c0c>
  4063e0:	ldr	x1, [x1, #312]
  4063e4:	sub	x1, x1, #0x1
  4063e8:	cmn	x1, #0x3
  4063ec:	ccmn	x0, #0x1, #0x4, ls  // ls = plast
  4063f0:	b.eq	40622c <tigetstr@plt+0x3c0c>  // b.none
  4063f4:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  4063f8:	ldr	x0, [x0, #3960]
  4063fc:	ldr	w0, [x0]
  406400:	cbz	w0, 406498 <tigetstr@plt+0x3e78>
  406404:	mov	x0, x19
  406408:	bl	402570 <_nc_trim_sgr0@plt>
  40640c:	mov	x20, x0
  406410:	cbz	x0, 40641c <tigetstr@plt+0x3dfc>
  406414:	ldrb	w0, [x0]
  406418:	cbnz	w0, 406428 <tigetstr@plt+0x3e08>
  40641c:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  406420:	add	x0, x0, #0x2b0
  406424:	bl	402480 <_nc_warning@plt>
  406428:	ldr	x0, [x19, #32]
  40642c:	ldr	x3, [x0, #312]
  406430:	mov	x2, x20
  406434:	ldr	x1, [x0, #2568]
  406438:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  40643c:	add	x0, x0, #0x2c8
  406440:	bl	403a00 <tigetstr@plt+0x13e0>
  406444:	ldr	x0, [x19, #32]
  406448:	ldr	x3, [x0, #312]
  40644c:	mov	x2, x20
  406450:	ldr	x1, [x0, #344]
  406454:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  406458:	add	x0, x0, #0x2e0
  40645c:	bl	403a00 <tigetstr@plt+0x13e0>
  406460:	ldr	x0, [x19, #32]
  406464:	ldr	x3, [x0, #312]
  406468:	mov	x2, x20
  40646c:	ldr	x1, [x0, #352]
  406470:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  406474:	add	x0, x0, #0x2f8
  406478:	bl	403a00 <tigetstr@plt+0x13e0>
  40647c:	ldr	x0, [x19, #32]
  406480:	ldr	x0, [x0, #312]
  406484:	cmp	x0, x20
  406488:	b.eq	406240 <tigetstr@plt+0x3c20>  // b.none
  40648c:	mov	x0, x20
  406490:	bl	402450 <free@plt>
  406494:	b	406240 <tigetstr@plt+0x3c20>
  406498:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  40649c:	add	x0, x0, #0x298
  4064a0:	bl	402480 <_nc_warning@plt>
  4064a4:	b	40622c <tigetstr@plt+0x3c0c>
  4064a8:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  4064ac:	add	x0, x0, #0x330
  4064b0:	bl	402480 <_nc_warning@plt>
  4064b4:	b	406310 <tigetstr@plt+0x3cf0>
  4064b8:	ldr	x0, [x1, #864]
  4064bc:	sub	x0, x0, #0x1
  4064c0:	cmn	x0, #0x3
  4064c4:	b.ls	406568 <tigetstr@plt+0x3f48>  // b.plast
  4064c8:	ldr	x1, [x19, #32]
  4064cc:	ldr	x0, [x1, #104]
  4064d0:	sub	x0, x0, #0x1
  4064d4:	cmn	x0, #0x3
  4064d8:	b.hi	405fd8 <tigetstr@plt+0x39b8>  // b.pmore
  4064dc:	ldr	x0, [x1, #128]
  4064e0:	sub	x0, x0, #0x1
  4064e4:	cmn	x0, #0x3
  4064e8:	b.hi	405fcc <tigetstr@plt+0x39ac>  // b.pmore
  4064ec:	ldr	x1, [x19, #32]
  4064f0:	ldr	x0, [x1, #160]
  4064f4:	sub	x2, x0, #0x1
  4064f8:	cmn	x2, #0x3
  4064fc:	b.ls	405ffc <tigetstr@plt+0x39dc>  // b.plast
  406500:	b	406048 <tigetstr@plt+0x3a28>
  406504:	ldr	x0, [x1, #872]
  406508:	sub	x0, x0, #0x1
  40650c:	cmn	x0, #0x3
  406510:	b.ls	406730 <tigetstr@plt+0x4110>  // b.plast
  406514:	ldr	x1, [x19, #32]
  406518:	ldr	x0, [x1, #840]
  40651c:	sub	x0, x0, #0x1
  406520:	cmn	x0, #0x3
  406524:	b.hi	4064b8 <tigetstr@plt+0x3e98>  // b.pmore
  406528:	ldr	x0, [x1, #864]
  40652c:	sub	x0, x0, #0x1
  406530:	cmn	x0, #0x3
  406534:	b.ls	4064c8 <tigetstr@plt+0x3ea8>  // b.plast
  406538:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  40653c:	add	x0, x0, #0x48
  406540:	bl	402480 <_nc_warning@plt>
  406544:	ldr	x1, [x19, #32]
  406548:	ldr	x0, [x1, #864]
  40654c:	sub	x0, x0, #0x1
  406550:	cmn	x0, #0x3
  406554:	b.hi	4064c8 <tigetstr@plt+0x3ea8>  // b.pmore
  406558:	ldr	x0, [x1, #840]
  40655c:	sub	x0, x0, #0x1
  406560:	cmn	x0, #0x3
  406564:	b.ls	4064c8 <tigetstr@plt+0x3ea8>  // b.plast
  406568:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  40656c:	add	x0, x0, #0x68
  406570:	bl	402480 <_nc_warning@plt>
  406574:	b	4064c8 <tigetstr@plt+0x3ea8>
  406578:	ldr	x0, [x1, #2552]
  40657c:	sub	x0, x0, #0x1
  406580:	cmn	x0, #0x3
  406584:	b.ls	4067a4 <tigetstr@plt+0x4184>  // b.plast
  406588:	ldr	x1, [x19, #32]
  40658c:	ldr	x0, [x1, #2776]
  406590:	sub	x0, x0, #0x1
  406594:	cmn	x0, #0x3
  406598:	b.hi	4065ac <tigetstr@plt+0x3f8c>  // b.pmore
  40659c:	ldr	x0, [x1, #2792]
  4065a0:	sub	x0, x0, #0x1
  4065a4:	cmn	x0, #0x3
  4065a8:	b.hi	405d40 <tigetstr@plt+0x3720>  // b.pmore
  4065ac:	ldr	x1, [x19, #32]
  4065b0:	ldr	x0, [x1, #2728]
  4065b4:	sub	x0, x0, #0x1
  4065b8:	cmn	x0, #0x3
  4065bc:	b.hi	4065d0 <tigetstr@plt+0x3fb0>  // b.pmore
  4065c0:	ldr	x0, [x1, #2720]
  4065c4:	sub	x0, x0, #0x1
  4065c8:	cmn	x0, #0x3
  4065cc:	b.hi	405d50 <tigetstr@plt+0x3730>  // b.pmore
  4065d0:	ldr	x1, [x19, #32]
  4065d4:	ldr	x0, [x1, #2736]
  4065d8:	sub	x0, x0, #0x1
  4065dc:	cmn	x0, #0x3
  4065e0:	b.hi	4065f4 <tigetstr@plt+0x3fd4>  // b.pmore
  4065e4:	ldr	x0, [x1, #2168]
  4065e8:	sub	x0, x0, #0x1
  4065ec:	cmn	x0, #0x3
  4065f0:	b.hi	405d60 <tigetstr@plt+0x3740>  // b.pmore
  4065f4:	ldr	x1, [x19, #32]
  4065f8:	ldr	x0, [x1, #2744]
  4065fc:	sub	x0, x0, #0x1
  406600:	cmn	x0, #0x3
  406604:	b.hi	406618 <tigetstr@plt+0x3ff8>  // b.pmore
  406608:	ldr	x0, [x1, #2176]
  40660c:	sub	x0, x0, #0x1
  406610:	cmn	x0, #0x3
  406614:	b.hi	405d70 <tigetstr@plt+0x3750>  // b.pmore
  406618:	ldr	x1, [x19, #32]
  40661c:	ldr	x0, [x1, #2760]
  406620:	sub	x0, x0, #0x1
  406624:	cmn	x0, #0x3
  406628:	b.hi	40663c <tigetstr@plt+0x401c>  // b.pmore
  40662c:	ldr	x0, [x1, #2752]
  406630:	sub	x0, x0, #0x1
  406634:	cmn	x0, #0x3
  406638:	b.hi	405d80 <tigetstr@plt+0x3760>  // b.pmore
  40663c:	ldr	x1, [x19, #32]
  406640:	ldr	x0, [x1, #2680]
  406644:	sub	x0, x0, #0x1
  406648:	cmn	x0, #0x3
  40664c:	b.hi	406660 <tigetstr@plt+0x4040>  // b.pmore
  406650:	ldr	x0, [x1, #2632]
  406654:	sub	x0, x0, #0x1
  406658:	cmn	x0, #0x3
  40665c:	b.hi	405d90 <tigetstr@plt+0x3770>  // b.pmore
  406660:	ldr	x1, [x19, #32]
  406664:	ldr	x0, [x1, #2688]
  406668:	sub	x0, x0, #0x1
  40666c:	cmn	x0, #0x3
  406670:	b.hi	406684 <tigetstr@plt+0x4064>  // b.pmore
  406674:	ldr	x0, [x1, #2640]
  406678:	sub	x0, x0, #0x1
  40667c:	cmn	x0, #0x3
  406680:	b.hi	405da0 <tigetstr@plt+0x3780>  // b.pmore
  406684:	ldr	x1, [x19, #32]
  406688:	ldr	x0, [x1, #2696]
  40668c:	sub	x0, x0, #0x1
  406690:	cmn	x0, #0x3
  406694:	b.hi	4066a8 <tigetstr@plt+0x4088>  // b.pmore
  406698:	ldr	x0, [x1, #2648]
  40669c:	sub	x0, x0, #0x1
  4066a0:	cmn	x0, #0x3
  4066a4:	b.hi	405db0 <tigetstr@plt+0x3790>  // b.pmore
  4066a8:	ldr	x1, [x19, #32]
  4066ac:	ldr	x0, [x1, #2704]
  4066b0:	sub	x0, x0, #0x1
  4066b4:	cmn	x0, #0x3
  4066b8:	b.hi	4066cc <tigetstr@plt+0x40ac>  // b.pmore
  4066bc:	ldr	x0, [x1, #2664]
  4066c0:	sub	x0, x0, #0x1
  4066c4:	cmn	x0, #0x3
  4066c8:	b.hi	405dc0 <tigetstr@plt+0x37a0>  // b.pmore
  4066cc:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  4066d0:	ldr	x0, [x0, #3912]
  4066d4:	ldrb	w0, [x0]
  4066d8:	cbnz	w0, 405dd0 <tigetstr@plt+0x37b0>
  4066dc:	ldr	x1, [x19, #32]
  4066e0:	ldr	x0, [x1, #904]
  4066e4:	sub	x0, x0, #0x1
  4066e8:	cmn	x0, #0x3
  4066ec:	b.hi	406504 <tigetstr@plt+0x3ee4>  // b.pmore
  4066f0:	ldr	x0, [x1, #872]
  4066f4:	sub	x0, x0, #0x1
  4066f8:	cmn	x0, #0x3
  4066fc:	b.ls	406514 <tigetstr@plt+0x3ef4>  // b.plast
  406700:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  406704:	add	x0, x0, #0x8
  406708:	bl	402480 <_nc_warning@plt>
  40670c:	ldr	x1, [x19, #32]
  406710:	ldr	x0, [x1, #872]
  406714:	sub	x0, x0, #0x1
  406718:	cmn	x0, #0x3
  40671c:	b.hi	406514 <tigetstr@plt+0x3ef4>  // b.pmore
  406720:	ldr	x0, [x1, #904]
  406724:	sub	x0, x0, #0x1
  406728:	cmn	x0, #0x3
  40672c:	b.ls	406514 <tigetstr@plt+0x3ef4>  // b.plast
  406730:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  406734:	add	x0, x0, #0x28
  406738:	bl	402480 <_nc_warning@plt>
  40673c:	b	406514 <tigetstr@plt+0x3ef4>
  406740:	ldr	x0, [x1, #2544]
  406744:	sub	x0, x0, #0x1
  406748:	cmn	x0, #0x3
  40674c:	b.ls	406818 <tigetstr@plt+0x41f8>  // b.plast
  406750:	ldr	x1, [x19, #32]
  406754:	ldr	x0, [x1, #2616]
  406758:	sub	x0, x0, #0x1
  40675c:	cmn	x0, #0x3
  406760:	b.hi	406578 <tigetstr@plt+0x3f58>  // b.pmore
  406764:	ldr	x0, [x1, #2552]
  406768:	sub	x0, x0, #0x1
  40676c:	cmn	x0, #0x3
  406770:	b.ls	406588 <tigetstr@plt+0x3f68>  // b.plast
  406774:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  406778:	add	x0, x0, #0xc88
  40677c:	bl	402480 <_nc_warning@plt>
  406780:	ldr	x1, [x19, #32]
  406784:	ldr	x0, [x1, #2552]
  406788:	sub	x0, x0, #0x1
  40678c:	cmn	x0, #0x3
  406790:	b.hi	406588 <tigetstr@plt+0x3f68>  // b.pmore
  406794:	ldr	x0, [x1, #2616]
  406798:	sub	x0, x0, #0x1
  40679c:	cmn	x0, #0x3
  4067a0:	b.ls	406588 <tigetstr@plt+0x3f68>  // b.plast
  4067a4:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  4067a8:	add	x0, x0, #0xcb8
  4067ac:	bl	402480 <_nc_warning@plt>
  4067b0:	b	406588 <tigetstr@plt+0x3f68>
  4067b4:	ldr	x0, [x1, #2536]
  4067b8:	sub	x0, x0, #0x1
  4067bc:	cmn	x0, #0x3
  4067c0:	b.ls	40688c <tigetstr@plt+0x426c>  // b.plast
  4067c4:	ldr	x1, [x19, #32]
  4067c8:	ldr	x0, [x1, #2608]
  4067cc:	sub	x0, x0, #0x1
  4067d0:	cmn	x0, #0x3
  4067d4:	b.hi	406740 <tigetstr@plt+0x4120>  // b.pmore
  4067d8:	ldr	x0, [x1, #2544]
  4067dc:	sub	x0, x0, #0x1
  4067e0:	cmn	x0, #0x3
  4067e4:	b.ls	406750 <tigetstr@plt+0x4130>  // b.plast
  4067e8:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  4067ec:	add	x0, x0, #0xc18
  4067f0:	bl	402480 <_nc_warning@plt>
  4067f4:	ldr	x1, [x19, #32]
  4067f8:	ldr	x0, [x1, #2544]
  4067fc:	sub	x0, x0, #0x1
  406800:	cmn	x0, #0x3
  406804:	b.hi	406750 <tigetstr@plt+0x4130>  // b.pmore
  406808:	ldr	x0, [x1, #2608]
  40680c:	sub	x0, x0, #0x1
  406810:	cmn	x0, #0x3
  406814:	b.ls	406750 <tigetstr@plt+0x4130>  // b.plast
  406818:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  40681c:	add	x0, x0, #0xc50
  406820:	bl	402480 <_nc_warning@plt>
  406824:	b	406750 <tigetstr@plt+0x4130>
  406828:	ldr	x0, [x1, #2528]
  40682c:	sub	x0, x0, #0x1
  406830:	cmn	x0, #0x3
  406834:	b.ls	406900 <tigetstr@plt+0x42e0>  // b.plast
  406838:	ldr	x1, [x19, #32]
  40683c:	ldr	x0, [x1, #2600]
  406840:	sub	x0, x0, #0x1
  406844:	cmn	x0, #0x3
  406848:	b.hi	4067b4 <tigetstr@plt+0x4194>  // b.pmore
  40684c:	ldr	x0, [x1, #2536]
  406850:	sub	x0, x0, #0x1
  406854:	cmn	x0, #0x3
  406858:	b.ls	4067c4 <tigetstr@plt+0x41a4>  // b.plast
  40685c:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  406860:	add	x0, x0, #0xbb8
  406864:	bl	402480 <_nc_warning@plt>
  406868:	ldr	x1, [x19, #32]
  40686c:	ldr	x0, [x1, #2536]
  406870:	sub	x0, x0, #0x1
  406874:	cmn	x0, #0x3
  406878:	b.hi	4067c4 <tigetstr@plt+0x41a4>  // b.pmore
  40687c:	ldr	x0, [x1, #2600]
  406880:	sub	x0, x0, #0x1
  406884:	cmn	x0, #0x3
  406888:	b.ls	4067c4 <tigetstr@plt+0x41a4>  // b.plast
  40688c:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  406890:	add	x0, x0, #0xbe8
  406894:	bl	402480 <_nc_warning@plt>
  406898:	b	4067c4 <tigetstr@plt+0x41a4>
  40689c:	ldr	x0, [x1, #2504]
  4068a0:	sub	x0, x0, #0x1
  4068a4:	cmn	x0, #0x3
  4068a8:	b.ls	406974 <tigetstr@plt+0x4354>  // b.plast
  4068ac:	ldr	x1, [x19, #32]
  4068b0:	ldr	x0, [x1, #2592]
  4068b4:	sub	x0, x0, #0x1
  4068b8:	cmn	x0, #0x3
  4068bc:	b.hi	406828 <tigetstr@plt+0x4208>  // b.pmore
  4068c0:	ldr	x0, [x1, #2528]
  4068c4:	sub	x0, x0, #0x1
  4068c8:	cmn	x0, #0x3
  4068cc:	b.ls	406838 <tigetstr@plt+0x4218>  // b.plast
  4068d0:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  4068d4:	add	x0, x0, #0xb58
  4068d8:	bl	402480 <_nc_warning@plt>
  4068dc:	ldr	x1, [x19, #32]
  4068e0:	ldr	x0, [x1, #2528]
  4068e4:	sub	x0, x0, #0x1
  4068e8:	cmn	x0, #0x3
  4068ec:	b.hi	406838 <tigetstr@plt+0x4218>  // b.pmore
  4068f0:	ldr	x0, [x1, #2592]
  4068f4:	sub	x0, x0, #0x1
  4068f8:	cmn	x0, #0x3
  4068fc:	b.ls	406838 <tigetstr@plt+0x4218>  // b.plast
  406900:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  406904:	add	x0, x0, #0xb88
  406908:	bl	402480 <_nc_warning@plt>
  40690c:	b	406838 <tigetstr@plt+0x4218>
  406910:	ldr	x0, [x1, #2496]
  406914:	sub	x0, x0, #0x1
  406918:	cmn	x0, #0x3
  40691c:	b.ls	4069e8 <tigetstr@plt+0x43c8>  // b.plast
  406920:	ldr	x1, [x19, #32]
  406924:	ldr	x0, [x1, #2584]
  406928:	sub	x0, x0, #0x1
  40692c:	cmn	x0, #0x3
  406930:	b.hi	40689c <tigetstr@plt+0x427c>  // b.pmore
  406934:	ldr	x0, [x1, #2504]
  406938:	sub	x0, x0, #0x1
  40693c:	cmn	x0, #0x3
  406940:	b.ls	4068ac <tigetstr@plt+0x428c>  // b.plast
  406944:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  406948:	add	x0, x0, #0xb08
  40694c:	bl	402480 <_nc_warning@plt>
  406950:	ldr	x1, [x19, #32]
  406954:	ldr	x0, [x1, #2504]
  406958:	sub	x0, x0, #0x1
  40695c:	cmn	x0, #0x3
  406960:	b.hi	4068ac <tigetstr@plt+0x428c>  // b.pmore
  406964:	ldr	x0, [x1, #2584]
  406968:	sub	x0, x0, #0x1
  40696c:	cmn	x0, #0x3
  406970:	b.ls	4068ac <tigetstr@plt+0x428c>  // b.plast
  406974:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  406978:	add	x0, x0, #0xb30
  40697c:	bl	402480 <_nc_warning@plt>
  406980:	b	4068ac <tigetstr@plt+0x428c>
  406984:	ldr	x0, [x1, #2488]
  406988:	sub	x0, x0, #0x1
  40698c:	cmn	x0, #0x3
  406990:	b.ls	406a5c <tigetstr@plt+0x443c>  // b.plast
  406994:	ldr	x1, [x19, #32]
  406998:	ldr	x0, [x1, #2576]
  40699c:	sub	x0, x0, #0x1
  4069a0:	cmn	x0, #0x3
  4069a4:	b.hi	406910 <tigetstr@plt+0x42f0>  // b.pmore
  4069a8:	ldr	x0, [x1, #2496]
  4069ac:	sub	x0, x0, #0x1
  4069b0:	cmn	x0, #0x3
  4069b4:	b.ls	406920 <tigetstr@plt+0x4300>  // b.plast
  4069b8:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  4069bc:	add	x0, x0, #0xaa8
  4069c0:	bl	402480 <_nc_warning@plt>
  4069c4:	ldr	x1, [x19, #32]
  4069c8:	ldr	x0, [x1, #2496]
  4069cc:	sub	x0, x0, #0x1
  4069d0:	cmn	x0, #0x3
  4069d4:	b.hi	406920 <tigetstr@plt+0x4300>  // b.pmore
  4069d8:	ldr	x0, [x1, #2576]
  4069dc:	sub	x0, x0, #0x1
  4069e0:	cmn	x0, #0x3
  4069e4:	b.ls	406920 <tigetstr@plt+0x4300>  // b.plast
  4069e8:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  4069ec:	add	x0, x0, #0xad8
  4069f0:	bl	402480 <_nc_warning@plt>
  4069f4:	b	406920 <tigetstr@plt+0x4300>
  4069f8:	ldr	x0, [x1, #2472]
  4069fc:	sub	x0, x0, #0x1
  406a00:	cmn	x0, #0x3
  406a04:	b.ls	405c30 <tigetstr@plt+0x3610>  // b.plast
  406a08:	ldr	x1, [x19, #32]
  406a0c:	ldr	x0, [x1, #2568]
  406a10:	sub	x0, x0, #0x1
  406a14:	cmn	x0, #0x3
  406a18:	b.hi	406984 <tigetstr@plt+0x4364>  // b.pmore
  406a1c:	ldr	x0, [x1, #2488]
  406a20:	sub	x0, x0, #0x1
  406a24:	cmn	x0, #0x3
  406a28:	b.ls	406994 <tigetstr@plt+0x4374>  // b.plast
  406a2c:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  406a30:	add	x0, x0, #0xa48
  406a34:	bl	402480 <_nc_warning@plt>
  406a38:	ldr	x1, [x19, #32]
  406a3c:	ldr	x0, [x1, #2488]
  406a40:	sub	x0, x0, #0x1
  406a44:	cmn	x0, #0x3
  406a48:	b.hi	406994 <tigetstr@plt+0x4374>  // b.pmore
  406a4c:	ldr	x0, [x1, #2568]
  406a50:	sub	x0, x0, #0x1
  406a54:	cmn	x0, #0x3
  406a58:	b.ls	406994 <tigetstr@plt+0x4374>  // b.plast
  406a5c:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  406a60:	add	x0, x0, #0xa78
  406a64:	bl	402480 <_nc_warning@plt>
  406a68:	b	406994 <tigetstr@plt+0x4374>
  406a6c:	cbnz	w2, 406efc <tigetstr@plt+0x48dc>
  406a70:	ldr	x20, [x19, #32]
  406a74:	ldr	x21, [x20, #1112]
  406a78:	sub	x0, x21, #0x1
  406a7c:	cmn	x0, #0x3
  406a80:	b.hi	405b30 <tigetstr@plt+0x3510>  // b.pmore
  406a84:	ldr	x22, [x20, #1120]
  406a88:	sub	x0, x22, #0x1
  406a8c:	cmn	x0, #0x3
  406a90:	b.hi	405b70 <tigetstr@plt+0x3550>  // b.pmore
  406a94:	ldr	x23, [x20, #1128]
  406a98:	sub	x0, x23, #0x1
  406a9c:	cmn	x0, #0x3
  406aa0:	b.hi	405b70 <tigetstr@plt+0x3550>  // b.pmore
  406aa4:	ldr	x24, [x20, #1136]
  406aa8:	sub	x0, x24, #0x1
  406aac:	cmn	x0, #0x3
  406ab0:	b.hi	405b70 <tigetstr@plt+0x3550>  // b.pmore
  406ab4:	ldr	x25, [x20, #1144]
  406ab8:	sub	x0, x25, #0x1
  406abc:	cmn	x0, #0x3
  406ac0:	b.hi	405b70 <tigetstr@plt+0x3550>  // b.pmore
  406ac4:	mov	x0, x21
  406ac8:	bl	402d18 <tigetstr@plt+0x6f8>
  406acc:	strb	w0, [sp, #176]
  406ad0:	mov	x0, x22
  406ad4:	bl	402d18 <tigetstr@plt+0x6f8>
  406ad8:	strb	w0, [sp, #177]
  406adc:	mov	x0, x23
  406ae0:	bl	402d18 <tigetstr@plt+0x6f8>
  406ae4:	strb	w0, [sp, #178]
  406ae8:	mov	x0, x24
  406aec:	bl	402d18 <tigetstr@plt+0x6f8>
  406af0:	strb	w0, [sp, #179]
  406af4:	mov	x0, x25
  406af8:	bl	402d18 <tigetstr@plt+0x6f8>
  406afc:	strb	w0, [sp, #180]
  406b00:	strb	wzr, [sp, #181]
  406b04:	adrp	x1, 40c000 <tigetstr@plt+0x99e0>
  406b08:	add	x1, x1, #0x948
  406b0c:	add	x0, sp, #0xb0
  406b10:	bl	402410 <strcmp@plt>
  406b14:	cbz	w0, 405bdc <tigetstr@plt+0x35bc>
  406b18:	mov	x0, x21
  406b1c:	bl	402ea0 <tigetstr@plt+0x880>
  406b20:	str	x0, [sp, #184]
  406b24:	mov	x0, x22
  406b28:	bl	402ea0 <tigetstr@plt+0x880>
  406b2c:	str	x0, [sp, #192]
  406b30:	mov	x0, x23
  406b34:	bl	402ea0 <tigetstr@plt+0x880>
  406b38:	str	x0, [sp, #200]
  406b3c:	mov	x0, x24
  406b40:	bl	402ea0 <tigetstr@plt+0x880>
  406b44:	str	x0, [sp, #208]
  406b48:	mov	x0, x25
  406b4c:	bl	402ea0 <tigetstr@plt+0x880>
  406b50:	str	x0, [sp, #216]
  406b54:	mov	x0, #0x1                   	// #1
  406b58:	add	x2, sp, #0xb8
  406b5c:	add	x1, x2, x0, lsl #3
  406b60:	ldur	x1, [x1, #-8]
  406b64:	tbnz	x1, #63, 405bdc <tigetstr@plt+0x35bc>
  406b68:	add	x0, x0, #0x1
  406b6c:	cmp	x0, #0x6
  406b70:	b.ne	406b5c <tigetstr@plt+0x453c>  // b.any
  406b74:	add	x28, sp, #0xb8
  406b78:	add	x4, x28, #0x20
  406b7c:	mov	x0, x28
  406b80:	mov	w1, #0x0                   	// #0
  406b84:	ldr	x3, [x0, #8]
  406b88:	ldr	x2, [x0], #8
  406b8c:	cmp	x3, x2
  406b90:	cinc	w1, w1, gt
  406b94:	cmp	x4, x0
  406b98:	b.ne	406b84 <tigetstr@plt+0x4564>  // b.any
  406b9c:	cmp	w1, #0x4
  406ba0:	b.eq	405bb8 <tigetstr@plt+0x3598>  // b.none
  406ba4:	strb	wzr, [sp, #224]
  406ba8:	mov	w22, #0x5                   	// #5
  406bac:	mov	x4, #0xffffffffffffffff    	// #-1
  406bb0:	add	x21, sp, #0xe0
  406bb4:	adrp	x27, 40c000 <tigetstr@plt+0x99e0>
  406bb8:	add	x27, x27, #0x960
  406bbc:	adrp	x26, 40c000 <tigetstr@plt+0x99e0>
  406bc0:	add	x26, x26, #0x968
  406bc4:	adrp	x25, 40c000 <tigetstr@plt+0x99e0>
  406bc8:	add	x25, x25, #0x970
  406bcc:	adrp	x24, 40c000 <tigetstr@plt+0x99e0>
  406bd0:	add	x24, x24, #0x950
  406bd4:	adrp	x23, 40c000 <tigetstr@plt+0x99e0>
  406bd8:	add	x23, x23, #0x958
  406bdc:	b	405a74 <tigetstr@plt+0x3454>
  406be0:	cbnz	w1, 406f8c <tigetstr@plt+0x496c>
  406be4:	ldr	x1, [x19, #32]
  406be8:	ldr	x0, [x1, #88]
  406bec:	sub	x23, x0, #0x1
  406bf0:	mov	w2, #0x0                   	// #0
  406bf4:	cmn	x23, #0x3
  406bf8:	b.hi	406c04 <tigetstr@plt+0x45e4>  // b.pmore
  406bfc:	str	x0, [sp, #224]
  406c00:	mov	w2, #0x1                   	// #1
  406c04:	ldr	x20, [x1, #152]
  406c08:	sub	x24, x20, #0x1
  406c0c:	cmn	x24, #0x3
  406c10:	b.hi	406c20 <tigetstr@plt+0x4600>  // b.pmore
  406c14:	add	x3, sp, #0xe0
  406c18:	str	x20, [x3, w2, sxtw #3]
  406c1c:	add	w2, w2, #0x1
  406c20:	ldr	x21, [x1, #112]
  406c24:	sub	x25, x21, #0x1
  406c28:	cmn	x25, #0x3
  406c2c:	b.hi	406ee4 <tigetstr@plt+0x48c4>  // b.pmore
  406c30:	add	w4, w2, #0x1
  406c34:	add	x3, sp, #0xe0
  406c38:	str	x21, [x3, w2, sxtw #3]
  406c3c:	ldr	x22, [x1, #136]
  406c40:	sub	x26, x22, #0x1
  406c44:	cmn	x26, #0x3
  406c48:	b.hi	406efc <tigetstr@plt+0x48dc>  // b.pmore
  406c4c:	str	x22, [x3, w4, sxtw #3]
  406c50:	cmp	w4, #0x3
  406c54:	b.ne	406efc <tigetstr@plt+0x48dc>  // b.any
  406c58:	mov	x0, x3
  406c5c:	bl	4033a4 <tigetstr@plt+0xd84>
  406c60:	b	406a70 <tigetstr@plt+0x4450>
  406c64:	ldr	x0, [x1, #2408]
  406c68:	sub	x0, x0, #0x1
  406c6c:	cmn	x0, #0x3
  406c70:	b.ls	406de0 <tigetstr@plt+0x47c0>  // b.plast
  406c74:	ldr	x1, [x19, #32]
  406c78:	ldr	x0, [x1, #2416]
  406c7c:	sub	x2, x0, #0x1
  406c80:	cmn	x2, #0x3
  406c84:	b.hi	406c98 <tigetstr@plt+0x4678>  // b.pmore
  406c88:	ldr	x1, [x1, #2872]
  406c8c:	sub	x2, x1, #0x1
  406c90:	cmn	x2, #0x3
  406c94:	b.ls	4055bc <tigetstr@plt+0x2f9c>  // b.plast
  406c98:	ldr	x1, [x19, #32]
  406c9c:	ldr	x0, [x1, #2424]
  406ca0:	sub	x2, x0, #0x1
  406ca4:	cmn	x2, #0x3
  406ca8:	b.hi	406cbc <tigetstr@plt+0x469c>  // b.pmore
  406cac:	ldr	x1, [x1, #2880]
  406cb0:	sub	x2, x1, #0x1
  406cb4:	cmn	x2, #0x3
  406cb8:	b.ls	405604 <tigetstr@plt+0x2fe4>  // b.plast
  406cbc:	ldr	x0, [x19, #24]
  406cc0:	ldr	w1, [x0, #52]
  406cc4:	tbnz	w1, #31, 406d3c <tigetstr@plt+0x471c>
  406cc8:	ldr	w0, [x0, #56]
  406ccc:	tbnz	w0, #31, 406d3c <tigetstr@plt+0x471c>
  406cd0:	ldr	x0, [x19, #32]
  406cd4:	ldr	x1, [x0, #2416]
  406cd8:	sub	x1, x1, #0x1
  406cdc:	cmn	x1, #0x3
  406ce0:	b.hi	406cf4 <tigetstr@plt+0x46d4>  // b.pmore
  406ce4:	ldr	x1, [x0, #2424]
  406ce8:	sub	x1, x1, #0x1
  406cec:	cmn	x1, #0x3
  406cf0:	b.ls	406d1c <tigetstr@plt+0x46fc>  // b.plast
  406cf4:	ldr	x1, [x0, #2872]
  406cf8:	sub	x1, x1, #0x1
  406cfc:	cmn	x1, #0x3
  406d00:	b.hi	406d14 <tigetstr@plt+0x46f4>  // b.pmore
  406d04:	ldr	x1, [x0, #2880]
  406d08:	sub	x1, x1, #0x1
  406d0c:	cmn	x1, #0x3
  406d10:	b.ls	406d1c <tigetstr@plt+0x46fc>  // b.plast
  406d14:	ldr	x1, [x0, #2408]
  406d18:	cbz	x1, 406d3c <tigetstr@plt+0x471c>
  406d1c:	ldr	x1, [x0, #2376]
  406d20:	sub	x1, x1, #0x1
  406d24:	cmn	x1, #0x3
  406d28:	b.ls	406d3c <tigetstr@plt+0x471c>  // b.plast
  406d2c:	ldr	x0, [x0, #2384]
  406d30:	sub	x0, x0, #0x1
  406d34:	cmn	x0, #0x3
  406d38:	b.hi	40564c <tigetstr@plt+0x302c>  // b.pmore
  406d3c:	ldr	x0, [x19, #16]
  406d40:	ldrb	w0, [x0, #27]
  406d44:	cbz	w0, 40565c <tigetstr@plt+0x303c>
  406d48:	ldr	x1, [x19, #32]
  406d4c:	ldr	x0, [x1, #2400]
  406d50:	sub	x0, x0, #0x1
  406d54:	cmn	x0, #0x3
  406d58:	b.ls	40568c <tigetstr@plt+0x306c>  // b.plast
  406d5c:	ldr	x0, [x1, #2392]
  406d60:	sub	x0, x0, #0x1
  406d64:	cmn	x0, #0x3
  406d68:	b.ls	40568c <tigetstr@plt+0x306c>  // b.plast
  406d6c:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  406d70:	add	x0, x0, #0x628
  406d74:	bl	402480 <_nc_warning@plt>
  406d78:	b	40568c <tigetstr@plt+0x306c>
  406d7c:	ldr	x0, [x1, #2872]
  406d80:	sub	x0, x0, #0x1
  406d84:	cmn	x0, #0x3
  406d88:	b.ls	406e54 <tigetstr@plt+0x4834>  // b.plast
  406d8c:	ldr	x1, [x19, #32]
  406d90:	ldr	x0, [x1, #2400]
  406d94:	sub	x0, x0, #0x1
  406d98:	cmn	x0, #0x3
  406d9c:	b.hi	406c64 <tigetstr@plt+0x4644>  // b.pmore
  406da0:	ldr	x0, [x1, #2408]
  406da4:	sub	x0, x0, #0x1
  406da8:	cmn	x0, #0x3
  406dac:	b.ls	406c74 <tigetstr@plt+0x4654>  // b.plast
  406db0:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  406db4:	add	x0, x0, #0x510
  406db8:	bl	402480 <_nc_warning@plt>
  406dbc:	ldr	x1, [x19, #32]
  406dc0:	ldr	x0, [x1, #2408]
  406dc4:	sub	x0, x0, #0x1
  406dc8:	cmn	x0, #0x3
  406dcc:	b.hi	406c74 <tigetstr@plt+0x4654>  // b.pmore
  406dd0:	ldr	x0, [x1, #2400]
  406dd4:	sub	x0, x0, #0x1
  406dd8:	cmn	x0, #0x3
  406ddc:	b.ls	406c74 <tigetstr@plt+0x4654>  // b.plast
  406de0:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  406de4:	add	x0, x0, #0x538
  406de8:	bl	402480 <_nc_warning@plt>
  406dec:	b	406c74 <tigetstr@plt+0x4654>
  406df0:	ldr	x0, [x1, #2416]
  406df4:	sub	x0, x0, #0x1
  406df8:	cmn	x0, #0x3
  406dfc:	b.ls	4055ac <tigetstr@plt+0x2f8c>  // b.plast
  406e00:	ldr	x1, [x19, #32]
  406e04:	ldr	x0, [x1, #2880]
  406e08:	sub	x0, x0, #0x1
  406e0c:	cmn	x0, #0x3
  406e10:	b.hi	406d7c <tigetstr@plt+0x475c>  // b.pmore
  406e14:	ldr	x0, [x1, #2872]
  406e18:	sub	x0, x0, #0x1
  406e1c:	cmn	x0, #0x3
  406e20:	b.ls	406d8c <tigetstr@plt+0x476c>  // b.plast
  406e24:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  406e28:	add	x0, x0, #0x4b0
  406e2c:	bl	402480 <_nc_warning@plt>
  406e30:	ldr	x1, [x19, #32]
  406e34:	ldr	x0, [x1, #2872]
  406e38:	sub	x0, x0, #0x1
  406e3c:	cmn	x0, #0x3
  406e40:	b.hi	406d8c <tigetstr@plt+0x476c>  // b.pmore
  406e44:	ldr	x0, [x1, #2880]
  406e48:	sub	x0, x0, #0x1
  406e4c:	cmn	x0, #0x3
  406e50:	b.ls	406d8c <tigetstr@plt+0x476c>  // b.plast
  406e54:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  406e58:	add	x0, x0, #0x4e0
  406e5c:	bl	402480 <_nc_warning@plt>
  406e60:	b	406d8c <tigetstr@plt+0x476c>
  406e64:	mov	x1, x24
  406e68:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  406e6c:	add	x0, x0, #0x370
  406e70:	bl	402480 <_nc_warning@plt>
  406e74:	b	404fe0 <tigetstr@plt+0x29c0>
  406e78:	adrp	x1, 40c000 <tigetstr@plt+0x99e0>
  406e7c:	add	x1, x1, #0x2b0
  406e80:	ldr	x0, [sp, #120]
  406e84:	bl	402410 <strcmp@plt>
  406e88:	cbnz	w0, 407150 <tigetstr@plt+0x4b30>
  406e8c:	add	x1, sp, #0xe0
  406e90:	mov	x0, x23
  406e94:	bl	4027b4 <tigetstr@plt+0x194>
  406e98:	cbz	x0, 404fd4 <tigetstr@plt+0x29b4>
  406e9c:	ldr	w1, [sp, #224]
  406ea0:	cmp	w1, #0x0
  406ea4:	b.le	404fd4 <tigetstr@plt+0x29b4>
  406ea8:	add	x1, sp, #0xe0
  406eac:	bl	4027b4 <tigetstr@plt+0x194>
  406eb0:	cbz	x0, 404fd4 <tigetstr@plt+0x29b4>
  406eb4:	ldr	w0, [sp, #224]
  406eb8:	cbnz	w0, 404fd4 <tigetstr@plt+0x29b4>
  406ebc:	ldr	x1, [sp, #120]
  406ec0:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  406ec4:	add	x0, x0, #0x2e8
  406ec8:	bl	402480 <_nc_warning@plt>
  406ecc:	b	404fd4 <tigetstr@plt+0x29b4>
  406ed0:	ldr	x24, [sp, #136]
  406ed4:	add	x1, x22, #0x1
  406ed8:	ldrb	w0, [x22, #1]
  406edc:	mov	x20, x22
  406ee0:	b	404e88 <tigetstr@plt+0x2868>
  406ee4:	ldr	x22, [x1, #136]
  406ee8:	sub	x26, x22, #0x1
  406eec:	cmn	x26, #0x3
  406ef0:	b.hi	406a6c <tigetstr@plt+0x444c>  // b.pmore
  406ef4:	add	x1, sp, #0xe0
  406ef8:	str	x22, [x1, w2, sxtw #3]
  406efc:	mov	w27, #0x0                   	// #0
  406f00:	cmn	x23, #0x3
  406f04:	b.hi	406f1c <tigetstr@plt+0x48fc>  // b.pmore
  406f08:	adrp	x1, 40b000 <tigetstr@plt+0x89e0>
  406f0c:	add	x1, x1, #0xd08
  406f10:	bl	402410 <strcmp@plt>
  406f14:	cmp	w0, #0x0
  406f18:	cset	w27, ne  // ne = any
  406f1c:	cmn	x25, #0x3
  406f20:	b.hi	406f3c <tigetstr@plt+0x491c>  // b.pmore
  406f24:	adrp	x1, 40b000 <tigetstr@plt+0x89e0>
  406f28:	add	x1, x1, #0xc78
  406f2c:	mov	x0, x21
  406f30:	bl	402410 <strcmp@plt>
  406f34:	cmp	w0, #0x0
  406f38:	cinc	w27, w27, ne  // ne = any
  406f3c:	cmn	x24, #0x3
  406f40:	b.hi	405988 <tigetstr@plt+0x3368>  // b.pmore
  406f44:	mov	x0, x20
  406f48:	bl	402110 <strlen@plt>
  406f4c:	cmp	x0, #0x1
  406f50:	b.ls	405988 <tigetstr@plt+0x3368>  // b.plast
  406f54:	cmn	x26, #0x3
  406f58:	b.ls	4059a8 <tigetstr@plt+0x3388>  // b.plast
  406f5c:	cmn	x23, #0x3
  406f60:	b.ls	4059c4 <tigetstr@plt+0x33a4>  // b.plast
  406f64:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  406f68:	add	x0, x0, #0x8e8
  406f6c:	bl	402480 <_nc_warning@plt>
  406f70:	b	4059b0 <tigetstr@plt+0x3390>
  406f74:	ldr	x0, [x0, #896]
  406f78:	sub	x2, x0, #0x1
  406f7c:	cmn	x2, #0x3
  406f80:	b.hi	406be0 <tigetstr@plt+0x45c0>  // b.pmore
  406f84:	add	x2, sp, #0xe0
  406f88:	str	x0, [x2, w1, sxtw #3]
  406f8c:	cmn	x3, #0x3
  406f90:	b.hi	405958 <tigetstr@plt+0x3338>  // b.pmore
  406f94:	ldr	x0, [x19, #32]
  406f98:	ldr	x0, [x0, #912]
  406f9c:	sub	x0, x0, #0x1
  406fa0:	cmn	x0, #0x3
  406fa4:	b.hi	405968 <tigetstr@plt+0x3348>  // b.pmore
  406fa8:	ldr	x0, [x19, #32]
  406fac:	ldr	x0, [x0, #888]
  406fb0:	sub	x0, x0, #0x1
  406fb4:	cmn	x0, #0x3
  406fb8:	b.hi	405978 <tigetstr@plt+0x3358>  // b.pmore
  406fbc:	ldr	x0, [x19, #32]
  406fc0:	ldr	x0, [x0, #896]
  406fc4:	sub	x0, x0, #0x1
  406fc8:	cmn	x0, #0x3
  406fcc:	b.ls	406be4 <tigetstr@plt+0x45c4>  // b.plast
  406fd0:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  406fd4:	add	x0, x0, #0x8c8
  406fd8:	bl	402480 <_nc_warning@plt>
  406fdc:	b	406be4 <tigetstr@plt+0x45c4>
  406fe0:	ldr	x0, [x19, #32]
  406fe4:	ldr	x1, [x0, #848]
  406fe8:	sub	x1, x1, #0x1
  406fec:	cmn	x1, #0x3
  406ff0:	b.hi	407004 <tigetstr@plt+0x49e4>  // b.pmore
  406ff4:	ldr	x0, [x0, #176]
  406ff8:	sub	x0, x0, #0x1
  406ffc:	cmn	x0, #0x3
  407000:	b.hi	4058e4 <tigetstr@plt+0x32c4>  // b.pmore
  407004:	ldr	x1, [x19, #32]
  407008:	ldr	x0, [x1, #856]
  40700c:	sub	x0, x0, #0x1
  407010:	cmn	x0, #0x3
  407014:	b.hi	407028 <tigetstr@plt+0x4a08>  // b.pmore
  407018:	ldr	x0, [x1, #88]
  40701c:	sub	x0, x0, #0x1
  407020:	cmn	x0, #0x3
  407024:	b.hi	405918 <tigetstr@plt+0x32f8>  // b.pmore
  407028:	ldr	x1, [x19, #32]
  40702c:	ldr	x0, [x1, #912]
  407030:	sub	x0, x0, #0x1
  407034:	cmn	x0, #0x3
  407038:	b.hi	40704c <tigetstr@plt+0x4a2c>  // b.pmore
  40703c:	ldr	x0, [x1, #152]
  407040:	sub	x0, x0, #0x1
  407044:	cmn	x0, #0x3
  407048:	b.hi	405928 <tigetstr@plt+0x3308>  // b.pmore
  40704c:	ldr	x1, [x19, #32]
  407050:	ldr	x0, [x1, #888]
  407054:	sub	x0, x0, #0x1
  407058:	cmn	x0, #0x3
  40705c:	b.hi	407070 <tigetstr@plt+0x4a50>  // b.pmore
  407060:	ldr	x0, [x1, #112]
  407064:	sub	x0, x0, #0x1
  407068:	cmn	x0, #0x3
  40706c:	b.hi	405938 <tigetstr@plt+0x3318>  // b.pmore
  407070:	ldr	x1, [x19, #32]
  407074:	ldr	x0, [x1, #896]
  407078:	sub	x0, x0, #0x1
  40707c:	cmn	x0, #0x3
  407080:	b.hi	407094 <tigetstr@plt+0x4a74>  // b.pmore
  407084:	ldr	x0, [x1, #136]
  407088:	sub	x0, x0, #0x1
  40708c:	cmn	x0, #0x3
  407090:	b.hi	405948 <tigetstr@plt+0x3328>  // b.pmore
  407094:	ldr	x0, [x19, #32]
  407098:	ldr	x2, [x0, #856]
  40709c:	sub	x3, x2, #0x1
  4070a0:	mov	w1, #0x0                   	// #0
  4070a4:	cmn	x3, #0x3
  4070a8:	b.hi	4070b4 <tigetstr@plt+0x4a94>  // b.pmore
  4070ac:	str	x2, [sp, #224]
  4070b0:	mov	w1, #0x1                   	// #1
  4070b4:	ldr	x2, [x0, #912]
  4070b8:	sub	x4, x2, #0x1
  4070bc:	cmn	x4, #0x3
  4070c0:	b.hi	4070d0 <tigetstr@plt+0x4ab0>  // b.pmore
  4070c4:	add	x4, sp, #0xe0
  4070c8:	str	x2, [x4, w1, sxtw #3]
  4070cc:	add	w1, w1, #0x1
  4070d0:	ldr	x2, [x0, #888]
  4070d4:	sub	x4, x2, #0x1
  4070d8:	cmn	x4, #0x3
  4070dc:	b.hi	406f74 <tigetstr@plt+0x4954>  // b.pmore
  4070e0:	add	w5, w1, #0x1
  4070e4:	add	x4, sp, #0xe0
  4070e8:	str	x2, [x4, w1, sxtw #3]
  4070ec:	ldr	x0, [x0, #896]
  4070f0:	sub	x1, x0, #0x1
  4070f4:	cmn	x1, #0x3
  4070f8:	b.hi	406f8c <tigetstr@plt+0x496c>  // b.pmore
  4070fc:	str	x0, [x4, w5, sxtw #3]
  407100:	cmp	w5, #0x3
  407104:	b.ne	406f8c <tigetstr@plt+0x496c>  // b.any
  407108:	mov	x0, x4
  40710c:	bl	4033a4 <tigetstr@plt+0xd84>
  407110:	b	406be4 <tigetstr@plt+0x45c4>
  407114:	ldr	w0, [sp, #112]
  407118:	cbnz	w0, 406e64 <tigetstr@plt+0x4844>
  40711c:	cbnz	w25, 404fe0 <tigetstr@plt+0x29c0>
  407120:	b	40712c <tigetstr@plt+0x4b0c>
  407124:	ldr	w0, [sp, #112]
  407128:	cbz	w0, 407148 <tigetstr@plt+0x4b28>
  40712c:	mov	x3, x27
  407130:	mov	x2, x26
  407134:	mov	x1, x24
  407138:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  40713c:	add	x0, x0, #0x3e8
  407140:	bl	402480 <_nc_warning@plt>
  407144:	b	404fe0 <tigetstr@plt+0x29c0>
  407148:	ldr	w25, [sp, #112]
  40714c:	b	40711c <tigetstr@plt+0x4afc>
  407150:	adrp	x1, 40c000 <tigetstr@plt+0x99e0>
  407154:	add	x1, x1, #0x2b8
  407158:	ldr	x0, [sp, #120]
  40715c:	bl	402410 <strcmp@plt>
  407160:	cbnz	w0, 404fd4 <tigetstr@plt+0x29b4>
  407164:	b	406e8c <tigetstr@plt+0x486c>
  407168:	mov	x12, #0xa0d0                	// #41168
  40716c:	sub	sp, sp, x12
  407170:	stp	x29, x30, [sp, #16]
  407174:	add	x29, sp, #0x10
  407178:	stp	x19, x20, [sp, #32]
  40717c:	stp	x21, x22, [sp, #48]
  407180:	stp	x23, x24, [sp, #64]
  407184:	stp	x25, x26, [sp, #80]
  407188:	stp	x27, x28, [sp, #96]
  40718c:	mov	w23, w0
  407190:	mov	x22, x1
  407194:	adrp	x19, 422000 <tigetstr@plt+0x1f9e0>
  407198:	add	x19, x19, #0x2e0
  40719c:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  4071a0:	ldr	x0, [x0, #3856]
  4071a4:	ldr	x0, [x0]
  4071a8:	str	x0, [x19, #32]
  4071ac:	ldr	x0, [x1]
  4071b0:	bl	402470 <_nc_rootname@plt>
  4071b4:	adrp	x20, 421000 <tigetstr@plt+0x1e9e0>
  4071b8:	ldr	x20, [x20, #3968]
  4071bc:	str	x0, [x20]
  4071c0:	adrp	x0, 403000 <tigetstr@plt+0x9e0>
  4071c4:	add	x0, x0, #0xd1c
  4071c8:	bl	40b948 <tigetstr@plt+0x9328>
  4071cc:	adrp	x1, 40d000 <tigetstr@plt+0xa9e0>
  4071d0:	add	x1, x1, #0x3f8
  4071d4:	ldr	x0, [x20]
  4071d8:	bl	40b860 <tigetstr@plt+0x9240>
  4071dc:	strb	w0, [x19, #56]
  4071e0:	adrp	x1, 40d000 <tigetstr@plt+0xa9e0>
  4071e4:	add	x1, x1, #0x408
  4071e8:	ldr	x0, [x20]
  4071ec:	bl	40b860 <tigetstr@plt+0x9240>
  4071f0:	strb	w0, [x19, #40]
  4071f4:	ands	w0, w0, #0xff
  4071f8:	mov	w2, #0x2                   	// #2
  4071fc:	mov	w1, #0x4                   	// #4
  407200:	csel	w1, w2, w1, eq  // eq = none
  407204:	str	w1, [sp, #136]
  407208:	cmp	w0, #0x0
  40720c:	csel	w0, w2, wzr, ne  // ne = any
  407210:	str	w0, [sp, #132]
  407214:	mov	w0, #0x0                   	// #0
  407218:	bl	4022e0 <use_extended_names@plt>
  40721c:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  407220:	ldr	x0, [x0, #4024]
  407224:	str	wzr, [x0]
  407228:	mov	w21, #0x0                   	// #0
  40722c:	mov	w28, #0x3c                  	// #60
  407230:	mov	w27, #0xffffffff            	// #-1
  407234:	str	wzr, [sp, #168]
  407238:	str	wzr, [sp, #172]
  40723c:	str	wzr, [sp, #156]
  407240:	str	wzr, [sp, #140]
  407244:	str	xzr, [sp, #120]
  407248:	str	xzr, [sp, #160]
  40724c:	mov	w0, #0x1                   	// #1
  407250:	str	w0, [sp, #152]
  407254:	str	wzr, [sp, #180]
  407258:	str	wzr, [sp, #144]
  40725c:	mov	w26, #0x0                   	// #0
  407260:	str	wzr, [sp, #176]
  407264:	mov	w1, #0xffff                	// #65535
  407268:	str	w1, [sp, #148]
  40726c:	mov	w20, #0x3f                  	// #63
  407270:	str	w0, [sp, #112]
  407274:	adrp	x25, 40d000 <tigetstr@plt+0xa9e0>
  407278:	add	x25, x25, #0x440
  40727c:	adrp	x24, 40d000 <tigetstr@plt+0xa9e0>
  407280:	add	x24, x24, #0x688
  407284:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  407288:	ldr	x0, [x0, #3904]
  40728c:	str	x0, [sp, #184]
  407290:	b	4072a8 <tigetstr@plt+0x4c88>
  407294:	add	w21, w21, w21, lsl #2
  407298:	sub	w19, w19, #0x30
  40729c:	add	w21, w19, w21, lsl #1
  4072a0:	mov	w19, w20
  4072a4:	mov	w20, w19
  4072a8:	mov	x2, x25
  4072ac:	mov	x1, x22
  4072b0:	mov	w0, w23
  4072b4:	bl	4022d0 <getopt@plt>
  4072b8:	mov	w19, w0
  4072bc:	cmn	w0, #0x1
  4072c0:	b.eq	407610 <tigetstr@plt+0x4ff0>  // b.none
  4072c4:	bl	402420 <__ctype_b_loc@plt>
  4072c8:	ldr	x0, [x0]
  4072cc:	ldrh	w0, [x0, w19, sxtw #1]
  4072d0:	tbz	w0, #11, 407328 <tigetstr@plt+0x4d08>
  4072d4:	cmp	w20, #0x76
  4072d8:	b.eq	407300 <tigetstr@plt+0x4ce0>  // b.none
  4072dc:	cmp	w20, #0x77
  4072e0:	b.eq	407314 <tigetstr@plt+0x4cf4>  // b.none
  4072e4:	cmp	w20, #0x51
  4072e8:	b.eq	407294 <tigetstr@plt+0x4c74>  // b.none
  4072ec:	cmp	w19, #0x30
  4072f0:	b.eq	4075ec <tigetstr@plt+0x4fcc>  // b.none
  4072f4:	cmp	w19, #0x31
  4072f8:	b.eq	4075fc <tigetstr@plt+0x4fdc>  // b.none
  4072fc:	bl	402ac8 <tigetstr@plt+0x4a8>
  407300:	add	w27, w27, w27, lsl #2
  407304:	sub	w19, w19, #0x30
  407308:	add	w27, w19, w27, lsl #1
  40730c:	mov	w19, w20
  407310:	b	4072a4 <tigetstr@plt+0x4c84>
  407314:	add	w28, w28, w28, lsl #2
  407318:	sub	w19, w19, #0x30
  40731c:	add	w28, w19, w28, lsl #1
  407320:	mov	w19, w20
  407324:	b	4072a4 <tigetstr@plt+0x4c84>
  407328:	sub	w0, w19, #0x43
  40732c:	cmp	w0, #0x35
  407330:	b.hi	4075e8 <tigetstr@plt+0x4fc8>  // b.pmore
  407334:	ldrh	w0, [x24, w0, uxtw #1]
  407338:	adr	x1, 407344 <tigetstr@plt+0x4d24>
  40733c:	add	x0, x1, w0, sxth #2
  407340:	br	x0
  407344:	mov	w21, #0x0                   	// #0
  407348:	b	4072a4 <tigetstr@plt+0x4c84>
  40734c:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  407350:	ldr	x0, [x0, #4024]
  407354:	mov	w1, #0x1                   	// #1
  407358:	str	w1, [x0]
  40735c:	b	4072a4 <tigetstr@plt+0x4c84>
  407360:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  407364:	mov	w1, #0x1                   	// #1
  407368:	strb	w1, [x0, #776]
  40736c:	mov	w0, #0x4                   	// #4
  407370:	str	w0, [sp, #136]
  407374:	mov	w0, #0x2                   	// #2
  407378:	str	w0, [sp, #132]
  40737c:	b	4072a4 <tigetstr@plt+0x4c84>
  407380:	cmp	w27, #0x0
  407384:	b.le	407410 <tigetstr@plt+0x4df0>
  407388:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40738c:	str	w27, [x0, #780]
  407390:	adrp	x1, 421000 <tigetstr@plt+0x1e9e0>
  407394:	ldr	x1, [x1, #3944]
  407398:	ldr	w0, [x1]
  40739c:	and	w0, w0, #0x3ffff
  4073a0:	and	w0, w0, #0xffffbfff
  4073a4:	orr	w27, w0, w27, lsl #13
  4073a8:	str	w27, [x1]
  4073ac:	ldr	x0, [sp, #120]
  4073b0:	cbz	x0, 407418 <tigetstr@plt+0x4df8>
  4073b4:	mov	w21, #0x1                   	// #1
  4073b8:	ldr	x0, [sp, #120]
  4073bc:	bl	403e08 <tigetstr@plt+0x17e8>
  4073c0:	mov	x19, x0
  4073c4:	cbz	x0, 40743c <tigetstr@plt+0x4e1c>
  4073c8:	bl	4023e0 <puts@plt>
  4073cc:	mov	x0, x19
  4073d0:	bl	402450 <free@plt>
  4073d4:	bl	402550 <_nc_home_terminfo@plt>
  4073d8:	mov	x19, x0
  4073dc:	cbz	x0, 407408 <tigetstr@plt+0x4de8>
  4073e0:	str	xzr, [sp, #120]
  4073e4:	mov	x0, x19
  4073e8:	bl	403e08 <tigetstr@plt+0x17e8>
  4073ec:	mov	x20, x0
  4073f0:	cbz	x0, 40744c <tigetstr@plt+0x4e2c>
  4073f4:	bl	4023e0 <puts@plt>
  4073f8:	mov	x0, x20
  4073fc:	bl	402450 <free@plt>
  407400:	ldr	x0, [sp, #120]
  407404:	cbnz	x0, 407490 <tigetstr@plt+0x4e70>
  407408:	mov	w0, #0x0                   	// #0
  40740c:	bl	402140 <exit@plt>
  407410:	cset	w27, eq  // eq = none
  407414:	b	407388 <tigetstr@plt+0x4d68>
  407418:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  40741c:	add	x0, x0, #0x418
  407420:	bl	4025c0 <getenv@plt>
  407424:	cmp	x0, #0x0
  407428:	cset	w21, ne  // ne = any
  40742c:	mov	x0, #0x0                   	// #0
  407430:	bl	402400 <_nc_tic_dir@plt>
  407434:	str	x0, [sp, #120]
  407438:	b	4073b8 <tigetstr@plt+0x4d98>
  40743c:	bl	402550 <_nc_home_terminfo@plt>
  407440:	mov	x19, x0
  407444:	cbnz	x0, 4073e4 <tigetstr@plt+0x4dc4>
  407448:	b	407400 <tigetstr@plt+0x4de0>
  40744c:	cbnz	w21, 407400 <tigetstr@plt+0x4de0>
  407450:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  407454:	ldr	x0, [x0, #3896]
  407458:	ldr	x0, [x0]
  40745c:	bl	4024c0 <fflush@plt>
  407460:	mov	x3, x19
  407464:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  407468:	ldr	x0, [x0, #3968]
  40746c:	ldr	x2, [x0]
  407470:	adrp	x1, 40d000 <tigetstr@plt+0xa9e0>
  407474:	add	x1, x1, #0x428
  407478:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  40747c:	ldr	x0, [x0, #3856]
  407480:	ldr	x0, [x0]
  407484:	bl	4025e0 <fprintf@plt>
  407488:	mov	w0, #0x1                   	// #1
  40748c:	bl	402140 <exit@plt>
  407490:	mov	x19, x0
  407494:	b	407450 <tigetstr@plt+0x4e30>
  407498:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40749c:	mov	w1, #0x1                   	// #1
  4074a0:	strb	w1, [x0, #792]
  4074a4:	mov	w0, #0x2                   	// #2
  4074a8:	str	w0, [sp, #136]
  4074ac:	str	wzr, [sp, #132]
  4074b0:	b	4072a4 <tigetstr@plt+0x4c84>
  4074b4:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  4074b8:	mov	w1, #0x1                   	// #1
  4074bc:	strb	w1, [x0, #792]
  4074c0:	mov	w0, #0x3                   	// #3
  4074c4:	str	w0, [sp, #136]
  4074c8:	mov	w0, #0x1                   	// #1
  4074cc:	str	w0, [sp, #132]
  4074d0:	b	4072a4 <tigetstr@plt+0x4c84>
  4074d4:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  4074d8:	ldr	x0, [x0, #3872]
  4074dc:	ldr	x0, [x0]
  4074e0:	str	x0, [sp, #160]
  4074e4:	b	4072a4 <tigetstr@plt+0x4c84>
  4074e8:	str	wzr, [sp, #152]
  4074ec:	b	4072a4 <tigetstr@plt+0x4c84>
  4074f0:	mov	w26, #0x1                   	// #1
  4074f4:	b	4072a4 <tigetstr@plt+0x4c84>
  4074f8:	bl	4021c0 <curses_version@plt>
  4074fc:	bl	4023e0 <puts@plt>
  407500:	mov	w0, #0x0                   	// #0
  407504:	bl	402140 <exit@plt>
  407508:	mov	w0, #0x1                   	// #1
  40750c:	str	w0, [sp, #168]
  407510:	b	4072a4 <tigetstr@plt+0x4c84>
  407514:	mov	w0, #0x1                   	// #1
  407518:	str	w0, [sp, #140]
  40751c:	b	4072a4 <tigetstr@plt+0x4c84>
  407520:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  407524:	ldr	x0, [x0, #3872]
  407528:	ldr	x0, [x0]
  40752c:	bl	40421c <tigetstr@plt+0x1bfc>
  407530:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  407534:	str	x0, [x1, #800]
  407538:	b	4072a4 <tigetstr@plt+0x4c84>
  40753c:	mov	w0, #0x1                   	// #1
  407540:	str	w0, [sp, #176]
  407544:	b	4072a4 <tigetstr@plt+0x4c84>
  407548:	mov	w0, #0x1                   	// #1
  40754c:	str	w0, [sp, #144]
  407550:	b	4072a4 <tigetstr@plt+0x4c84>
  407554:	mov	w0, #0xffffffff            	// #-1
  407558:	str	w0, [sp, #144]
  40755c:	b	4072a4 <tigetstr@plt+0x4c84>
  407560:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  407564:	ldr	x0, [x0, #3872]
  407568:	ldr	x0, [x0]
  40756c:	str	x0, [sp, #120]
  407570:	b	4072a4 <tigetstr@plt+0x4c84>
  407574:	mov	w0, #0x1                   	// #1
  407578:	str	w0, [sp, #172]
  40757c:	b	4072a4 <tigetstr@plt+0x4c84>
  407580:	mov	w0, #0x1                   	// #1
  407584:	str	w0, [sp, #180]
  407588:	b	4072a4 <tigetstr@plt+0x4c84>
  40758c:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  407590:	mov	w1, #0x1                   	// #1
  407594:	strb	w1, [x0, #760]
  407598:	b	4072a4 <tigetstr@plt+0x4c84>
  40759c:	mov	w27, #0x0                   	// #0
  4075a0:	b	4072a4 <tigetstr@plt+0x4c84>
  4075a4:	mov	w28, #0x0                   	// #0
  4075a8:	b	4072a4 <tigetstr@plt+0x4c84>
  4075ac:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  4075b0:	ldr	x0, [x0, #3904]
  4075b4:	strb	wzr, [x0]
  4075b8:	mov	w0, #0x1                   	// #1
  4075bc:	str	w0, [sp, #156]
  4075c0:	b	4072a4 <tigetstr@plt+0x4c84>
  4075c4:	mov	w0, #0x1                   	// #1
  4075c8:	ldr	x1, [sp, #184]
  4075cc:	strb	w0, [x1]
  4075d0:	mov	w0, #0x1                   	// #1
  4075d4:	bl	4022e0 <use_extended_names@plt>
  4075d8:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  4075dc:	mov	w1, #0x1                   	// #1
  4075e0:	strb	w1, [x0, #736]
  4075e4:	b	4072a4 <tigetstr@plt+0x4c84>
  4075e8:	bl	402ac8 <tigetstr@plt+0x4a8>
  4075ec:	mov	w28, #0xffff                	// #65535
  4075f0:	mov	w0, #0x1                   	// #1
  4075f4:	str	w0, [sp, #148]
  4075f8:	b	4072a4 <tigetstr@plt+0x4c84>
  4075fc:	mov	w28, #0x0                   	// #0
  407600:	b	4072a4 <tigetstr@plt+0x4c84>
  407604:	mov	w26, #0x1                   	// #1
  407608:	str	wzr, [sp, #112]
  40760c:	b	4072a4 <tigetstr@plt+0x4c84>
  407610:	cmp	w27, #0x0
  407614:	b.le	407790 <tigetstr@plt+0x5170>
  407618:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40761c:	str	w27, [x0, #780]
  407620:	adrp	x1, 421000 <tigetstr@plt+0x1e9e0>
  407624:	ldr	x1, [x1, #3944]
  407628:	ldr	w0, [x1]
  40762c:	and	w0, w0, #0x3ffff
  407630:	and	w0, w0, #0xffffbfff
  407634:	orr	w0, w0, w27, lsl #13
  407638:	str	w0, [x1]
  40763c:	cbz	w0, 407660 <tigetstr@plt+0x5040>
  407640:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  407644:	ldr	x0, [x0, #4048]
  407648:	ldr	x2, [x0]
  40764c:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  407650:	str	x2, [x1, #784]
  407654:	adrp	x1, 404000 <tigetstr@plt+0x19e0>
  407658:	add	x1, x1, #0x588
  40765c:	str	x1, [x0]
  407660:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  407664:	ldr	x0, [x0, #3880]
  407668:	ldr	w0, [x0]
  40766c:	cmp	w0, w23
  407670:	b.ge	4077d0 <tigetstr@plt+0x51b0>  // b.tcont
  407674:	add	w1, w0, #0x1
  407678:	adrp	x2, 421000 <tigetstr@plt+0x1e9e0>
  40767c:	ldr	x2, [x2, #3880]
  407680:	str	w1, [x2]
  407684:	cmp	w1, w23
  407688:	b.lt	407798 <tigetstr@plt+0x5178>  // b.tstop
  40768c:	ldr	x20, [x22, w0, sxtw #3]
  407690:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  407694:	ldr	x0, [x0, #744]
  407698:	cbz	x0, 4078d0 <tigetstr@plt+0x52b0>
  40769c:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  4076a0:	ldrb	w0, [x0, #792]
  4076a4:	ldr	w2, [sp, #140]
  4076a8:	orr	w0, w0, w2
  4076ac:	cbz	w0, 407908 <tigetstr@plt+0x52e8>
  4076b0:	ldr	w22, [sp, #112]
  4076b4:	cmp	w22, #0x0
  4076b8:	mov	w0, #0x4                   	// #4
  4076bc:	ldr	w1, [sp, #132]
  4076c0:	csel	w1, w1, w0, ne  // ne = any
  4076c4:	ldr	w0, [sp, #176]
  4076c8:	cmp	w0, #0x0
  4076cc:	ccmp	w2, #0x0, #0x0, eq  // eq = none
  4076d0:	adrp	x19, 422000 <tigetstr@plt+0x1f9e0>
  4076d4:	add	x19, x19, #0x2e0
  4076d8:	str	w21, [sp, #8]
  4076dc:	mov	w21, w2
  4076e0:	strb	w2, [sp]
  4076e4:	cset	w7, ne  // ne = any
  4076e8:	ldr	w6, [x19, #44]
  4076ec:	ldr	w5, [sp, #148]
  4076f0:	mov	w4, w28
  4076f4:	ldrb	w3, [sp, #168]
  4076f8:	ldr	w2, [sp, #136]
  4076fc:	ldr	x0, [sp, #160]
  407700:	bl	408f10 <tigetstr@plt+0x68f0>
  407704:	mov	x0, x20
  407708:	bl	402200 <_nc_set_source@plt>
  40770c:	ldr	x0, [x19, #8]
  407710:	cmp	w22, #0x0
  407714:	ccmp	w26, #0x0, #0x0, ne  // ne = any
  407718:	cset	w2, ne  // ne = any
  40771c:	cbz	w21, 407934 <tigetstr@plt+0x5314>
  407720:	mov	x4, #0x0                   	// #0
  407724:	mov	w3, #0x0                   	// #0
  407728:	mov	x1, #0x0                   	// #0
  40772c:	bl	4021f0 <_nc_read_entry_source@plt>
  407730:	mov	w1, w26
  407734:	mov	w0, #0x1                   	// #1
  407738:	bl	402460 <_nc_resolve_uses2@plt>
  40773c:	ldr	w0, [sp, #152]
  407740:	cmp	w0, #0x0
  407744:	ldr	w0, [sp, #140]
  407748:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40774c:	b.eq	407abc <tigetstr@plt+0x549c>  // b.none
  407750:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  407754:	ldrb	w0, [x0, #776]
  407758:	cbnz	w0, 407768 <tigetstr@plt+0x5148>
  40775c:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  407760:	ldrb	w0, [x0, #792]
  407764:	cbz	w0, 407abc <tigetstr@plt+0x549c>
  407768:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  40776c:	ldr	x0, [x0, #3864]
  407770:	ldr	x19, [x0]
  407774:	adrp	x20, 422000 <tigetstr@plt+0x1f9e0>
  407778:	add	x20, x20, #0x2e0
  40777c:	mov	w23, #0x1                   	// #1
  407780:	adrp	x22, 421000 <tigetstr@plt+0x1e9e0>
  407784:	ldr	x22, [x22, #3856]
  407788:	ldr	w24, [sp, #144]
  40778c:	b	407a30 <tigetstr@plt+0x5410>
  407790:	cset	w27, eq  // eq = none
  407794:	b	407618 <tigetstr@plt+0x4ff8>
  407798:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  40779c:	ldr	x0, [x0, #3968]
  4077a0:	ldr	x2, [x0]
  4077a4:	adrp	x4, 40d000 <tigetstr@plt+0xa9e0>
  4077a8:	add	x4, x4, #0x6f8
  4077ac:	mov	x3, x2
  4077b0:	adrp	x1, 40d000 <tigetstr@plt+0xa9e0>
  4077b4:	add	x1, x1, #0x468
  4077b8:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  4077bc:	ldr	x0, [x0, #3856]
  4077c0:	ldr	x0, [x0]
  4077c4:	bl	4025e0 <fprintf@plt>
  4077c8:	mov	w0, #0x1                   	// #1
  4077cc:	bl	402140 <exit@plt>
  4077d0:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  4077d4:	ldrb	w0, [x0, #792]
  4077d8:	cbz	w0, 407880 <tigetstr@plt+0x5260>
  4077dc:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  4077e0:	add	x0, x0, #0x490
  4077e4:	bl	4025c0 <getenv@plt>
  4077e8:	mov	x20, x0
  4077ec:	cbz	x0, 4078b8 <tigetstr@plt+0x5298>
  4077f0:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  4077f4:	add	x0, x0, #0x498
  4077f8:	bl	4025c0 <getenv@plt>
  4077fc:	bl	40421c <tigetstr@plt+0x1bfc>
  407800:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  407804:	str	x0, [x1, #800]
  407808:	cbz	x0, 4078c4 <tigetstr@plt+0x52a4>
  40780c:	mov	w1, #0x0                   	// #0
  407810:	mov	x0, x20
  407814:	bl	4023c0 <access@plt>
  407818:	cbz	w0, 407690 <tigetstr@plt+0x5070>
  40781c:	add	x0, sp, #0x9, lsl #12
  407820:	add	x0, x0, #0xd0
  407824:	bl	403eec <tigetstr@plt+0x18cc>
  407828:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  40782c:	str	x0, [x1, #744]
  407830:	cbz	x0, 407874 <tigetstr@plt+0x5254>
  407834:	mov	x2, x20
  407838:	adrp	x1, 40b000 <tigetstr@plt+0x89e0>
  40783c:	add	x1, x1, #0xc70
  407840:	bl	4025e0 <fprintf@plt>
  407844:	adrp	x19, 422000 <tigetstr@plt+0x1f9e0>
  407848:	add	x19, x19, #0x2e0
  40784c:	ldr	x0, [x19, #8]
  407850:	bl	402210 <fclose@plt>
  407854:	add	x20, sp, #0x9, lsl #12
  407858:	add	x20, x20, #0xd0
  40785c:	mov	x1, #0x0                   	// #0
  407860:	mov	x0, x20
  407864:	bl	404080 <tigetstr@plt+0x1a60>
  407868:	str	x0, [x19, #8]
  40786c:	str	x20, [x19, #16]
  407870:	b	407690 <tigetstr@plt+0x5070>
  407874:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  407878:	add	x0, x0, #0x4a0
  40787c:	bl	403d68 <tigetstr@plt+0x1748>
  407880:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  407884:	ldr	x0, [x0, #3968]
  407888:	ldr	x2, [x0]
  40788c:	adrp	x4, 40d000 <tigetstr@plt+0xa9e0>
  407890:	add	x4, x4, #0x6f8
  407894:	mov	x3, x2
  407898:	adrp	x1, 40d000 <tigetstr@plt+0xa9e0>
  40789c:	add	x1, x1, #0x4a8
  4078a0:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  4078a4:	ldr	x0, [x0, #3856]
  4078a8:	ldr	x0, [x0]
  4078ac:	bl	4025e0 <fprintf@plt>
  4078b0:	mov	w0, #0x1                   	// #1
  4078b4:	bl	402140 <exit@plt>
  4078b8:	adrp	x20, 40d000 <tigetstr@plt+0xa9e0>
  4078bc:	add	x20, x20, #0x3e8
  4078c0:	b	407690 <tigetstr@plt+0x5070>
  4078c4:	adrp	x20, 40d000 <tigetstr@plt+0xa9e0>
  4078c8:	add	x20, x20, #0x3e8
  4078cc:	b	407690 <tigetstr@plt+0x5070>
  4078d0:	add	x1, sp, #0x8, lsl #12
  4078d4:	add	x1, x1, #0xd0
  4078d8:	mov	x0, x20
  4078dc:	bl	404080 <tigetstr@plt+0x1a60>
  4078e0:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  4078e4:	str	x0, [x1, #744]
  4078e8:	adrp	x1, 40b000 <tigetstr@plt+0x89e0>
  4078ec:	add	x1, x1, #0xeb8
  4078f0:	mov	x0, x20
  4078f4:	bl	402410 <strcmp@plt>
  4078f8:	cbnz	w0, 40769c <tigetstr@plt+0x507c>
  4078fc:	adrp	x20, 40b000 <tigetstr@plt+0x89e0>
  407900:	add	x20, x20, #0xec0
  407904:	b	40769c <tigetstr@plt+0x507c>
  407908:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40790c:	ldrb	w0, [x0, #776]
  407910:	cbnz	w0, 407954 <tigetstr@plt+0x5334>
  407914:	mov	x0, x20
  407918:	bl	402200 <_nc_set_source@plt>
  40791c:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  407920:	ldr	x0, [x0, #744]
  407924:	ldr	w1, [sp, #112]
  407928:	cmp	w1, #0x0
  40792c:	ccmp	w26, #0x0, #0x0, ne  // ne = any
  407930:	cset	w2, ne  // ne = any
  407934:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  407938:	ldrb	w1, [x1, #792]
  40793c:	cbz	w1, 407988 <tigetstr@plt+0x5368>
  407940:	mov	x4, #0x0                   	// #0
  407944:	mov	w3, #0x0                   	// #0
  407948:	mov	x1, #0x0                   	// #0
  40794c:	bl	4021f0 <_nc_read_entry_source@plt>
  407950:	b	4079ac <tigetstr@plt+0x538c>
  407954:	str	wzr, [sp, #8]
  407958:	strb	wzr, [sp]
  40795c:	mov	w7, #0x0                   	// #0
  407960:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  407964:	ldr	w6, [x0, #780]
  407968:	ldr	w5, [sp, #148]
  40796c:	mov	w4, w28
  407970:	ldrb	w3, [sp, #168]
  407974:	ldr	w2, [sp, #136]
  407978:	ldr	w1, [sp, #132]
  40797c:	ldr	x0, [sp, #160]
  407980:	bl	408f10 <tigetstr@plt+0x68f0>
  407984:	b	407914 <tigetstr@plt+0x52f4>
  407988:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  40798c:	ldrb	w1, [x1, #776]
  407990:	cbz	w1, 4081c4 <tigetstr@plt+0x5ba4>
  407994:	mov	x4, #0x0                   	// #0
  407998:	mov	w3, #0x0                   	// #0
  40799c:	mov	x1, #0x0                   	// #0
  4079a0:	bl	4021f0 <_nc_read_entry_source@plt>
  4079a4:	ldr	w0, [sp, #140]
  4079a8:	cbnz	w0, 407730 <tigetstr@plt+0x5110>
  4079ac:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  4079b0:	ldrb	w0, [x0, #792]
  4079b4:	cbnz	w0, 4079c4 <tigetstr@plt+0x53a4>
  4079b8:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  4079bc:	ldrb	w0, [x0, #776]
  4079c0:	cbz	w0, 4081a0 <tigetstr@plt+0x5b80>
  4079c4:	ldr	w0, [sp, #180]
  4079c8:	cbnz	w0, 4081a0 <tigetstr@plt+0x5b80>
  4079cc:	ldr	w0, [sp, #140]
  4079d0:	cbnz	w0, 407abc <tigetstr@plt+0x549c>
  4079d4:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  4079d8:	ldrb	w0, [x0, #792]
  4079dc:	cbnz	w0, 4079ec <tigetstr@plt+0x53cc>
  4079e0:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  4079e4:	ldrb	w0, [x0, #776]
  4079e8:	cbz	w0, 407b58 <tigetstr@plt+0x5538>
  4079ec:	mov	w1, #0xffffffff            	// #-1
  4079f0:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  4079f4:	ldr	x0, [x0, #3984]
  4079f8:	str	w1, [x0]
  4079fc:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  407a00:	ldr	x0, [x0, #4016]
  407a04:	str	w1, [x0]
  407a08:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  407a0c:	ldr	x0, [x0, #3864]
  407a10:	ldr	x19, [x0]
  407a14:	adrp	x20, 422000 <tigetstr@plt+0x1f9e0>
  407a18:	add	x20, x20, #0x2e0
  407a1c:	adrp	x25, 40d000 <tigetstr@plt+0xa9e0>
  407a20:	add	x25, x25, #0x528
  407a24:	ldr	w27, [sp, #152]
  407a28:	b	407fc8 <tigetstr@plt+0x59a8>
  407a2c:	ldr	x19, [x19, #1008]
  407a30:	cbz	x19, 407abc <tigetstr@plt+0x549c>
  407a34:	ldr	x1, [x19]
  407a38:	ldr	x0, [x20, #64]
  407a3c:	bl	404458 <tigetstr@plt+0x1e38>
  407a40:	and	w0, w0, #0xff
  407a44:	cbz	w0, 407a2c <tigetstr@plt+0x540c>
  407a48:	mov	w5, w24
  407a4c:	ldrb	w4, [x20, #56]
  407a50:	mov	w3, w23
  407a54:	mov	w2, #0x0                   	// #0
  407a58:	mov	x1, #0x0                   	// #0
  407a5c:	mov	x0, x19
  407a60:	bl	4098cc <tigetstr@plt+0x72ac>
  407a64:	mov	w21, w0
  407a68:	ldrb	w0, [x20, #56]
  407a6c:	cmp	w0, #0x0
  407a70:	mov	w0, #0x1000                	// #4096
  407a74:	mov	w1, #0x3ff                 	// #1023
  407a78:	csel	w0, w0, w1, ne  // ne = any
  407a7c:	cmp	w0, w21
  407a80:	b.ge	407a2c <tigetstr@plt+0x540c>  // b.tcont
  407a84:	ldr	x25, [x22]
  407a88:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  407a8c:	ldr	x0, [x0, #3968]
  407a90:	ldr	x26, [x0]
  407a94:	ldr	x0, [x19]
  407a98:	bl	402100 <_nc_first_name@plt>
  407a9c:	mov	w4, w21
  407aa0:	mov	x3, x0
  407aa4:	mov	x2, x26
  407aa8:	adrp	x1, 40d000 <tigetstr@plt+0xa9e0>
  407aac:	add	x1, x1, #0x4d0
  407ab0:	mov	x0, x25
  407ab4:	bl	4025e0 <fprintf@plt>
  407ab8:	b	407a2c <tigetstr@plt+0x540c>
  407abc:	mov	w1, #0xffffffff            	// #-1
  407ac0:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  407ac4:	ldr	x0, [x0, #3984]
  407ac8:	str	w1, [x0]
  407acc:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  407ad0:	ldr	x0, [x0, #4016]
  407ad4:	str	w1, [x0]
  407ad8:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  407adc:	ldr	x0, [x0, #3864]
  407ae0:	ldr	x19, [x0]
  407ae4:	adrp	x20, 422000 <tigetstr@plt+0x1f9e0>
  407ae8:	add	x20, x20, #0x2e0
  407aec:	adrp	x21, 421000 <tigetstr@plt+0x1e9e0>
  407af0:	ldr	x21, [x21, #3984]
  407af4:	ldr	w22, [sp, #144]
  407af8:	ldr	w23, [sp, #152]
  407afc:	ldr	w24, [sp, #156]
  407b00:	b	407b08 <tigetstr@plt+0x54e8>
  407b04:	ldr	x19, [x19, #1008]
  407b08:	cbz	x19, 40807c <tigetstr@plt+0x5a5c>
  407b0c:	ldr	x1, [x19]
  407b10:	ldr	x0, [x20, #64]
  407b14:	bl	404458 <tigetstr@plt+0x1e38>
  407b18:	and	w0, w0, #0xff
  407b1c:	cbz	w0, 407b04 <tigetstr@plt+0x54e4>
  407b20:	ldr	x0, [x19]
  407b24:	bl	402100 <_nc_first_name@plt>
  407b28:	bl	402360 <_nc_set_type@plt>
  407b2c:	ldr	x0, [x19, #1000]
  407b30:	str	w0, [x21]
  407b34:	mov	x0, x19
  407b38:	bl	40b6e4 <tigetstr@plt+0x90c4>
  407b3c:	mov	x4, #0x0                   	// #0
  407b40:	mov	w3, w22
  407b44:	mov	w2, w23
  407b48:	mov	w1, w24
  407b4c:	mov	x0, x19
  407b50:	bl	40a6b0 <tigetstr@plt+0x8090>
  407b54:	b	407b04 <tigetstr@plt+0x54e4>
  407b58:	ldr	x0, [sp, #120]
  407b5c:	bl	4020f0 <_nc_set_writedir@plt>
  407b60:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  407b64:	ldr	x0, [x0, #3864]
  407b68:	ldr	x24, [x0]
  407b6c:	add	x25, sp, #0xd0
  407b70:	add	x28, sp, #0xc8
  407b74:	b	407d10 <tigetstr@plt+0x56f0>
  407b78:	add	x2, x0, #0x2
  407b7c:	add	x1, x20, #0x2
  407b80:	ldrb	w0, [x0, #1]
  407b84:	strb	w0, [x20, #1]
  407b88:	cbz	w0, 407c60 <tigetstr@plt+0x5640>
  407b8c:	mov	x0, x2
  407b90:	mov	x20, x1
  407b94:	mov	x19, x0
  407b98:	ldrb	w1, [x19], #1
  407b9c:	mov	w2, w1
  407ba0:	cbz	w1, 407c5c <tigetstr@plt+0x563c>
  407ba4:	strb	w1, [x20]
  407ba8:	cmp	w2, #0x5c
  407bac:	b.eq	407b78 <tigetstr@plt+0x5558>  // b.none
  407bb0:	add	x22, x20, #0x1
  407bb4:	cmp	w2, #0x25
  407bb8:	b.eq	407bc8 <tigetstr@plt+0x55a8>  // b.none
  407bbc:	mov	x0, x19
  407bc0:	mov	x20, x22
  407bc4:	b	407b94 <tigetstr@plt+0x5574>
  407bc8:	ldrb	w1, [x0, #1]
  407bcc:	cmp	w1, #0x7b
  407bd0:	b.eq	407be0 <tigetstr@plt+0x55c0>  // b.none
  407bd4:	mov	x0, x19
  407bd8:	mov	x20, x22
  407bdc:	b	407b94 <tigetstr@plt+0x5574>
  407be0:	str	xzr, [sp, #200]
  407be4:	mov	w2, #0x0                   	// #0
  407be8:	mov	x1, x28
  407bec:	add	x0, x0, #0x2
  407bf0:	bl	402440 <strtol@plt>
  407bf4:	str	x0, [sp, #112]
  407bf8:	ldr	x26, [sp, #200]
  407bfc:	cbz	x26, 407c0c <tigetstr@plt+0x55ec>
  407c00:	ldrb	w0, [x26]
  407c04:	cmp	w0, #0x7d
  407c08:	b.eq	407c18 <tigetstr@plt+0x55f8>  // b.none
  407c0c:	mov	x0, x19
  407c10:	mov	x20, x22
  407c14:	b	407b94 <tigetstr@plt+0x5574>
  407c18:	ldr	x1, [sp, #112]
  407c1c:	sub	x0, x1, #0x1
  407c20:	cmp	x0, #0x7d
  407c24:	mov	x0, #0x5c                  	// #92
  407c28:	ccmp	x1, x0, #0x4, ls  // ls = plast
  407c2c:	b.eq	407c0c <tigetstr@plt+0x55ec>  // b.none
  407c30:	bl	402420 <__ctype_b_loc@plt>
  407c34:	ldr	x0, [x0]
  407c38:	ldr	x1, [sp, #112]
  407c3c:	ldrh	w0, [x0, w1, sxtw #1]
  407c40:	tbz	w0, #14, 407c0c <tigetstr@plt+0x55ec>
  407c44:	strb	w27, [x20, #1]
  407c48:	strb	w1, [x20, #2]
  407c4c:	add	x22, x20, #0x4
  407c50:	strb	w27, [x20, #3]
  407c54:	add	x19, x26, #0x1
  407c58:	b	407c0c <tigetstr@plt+0x55ec>
  407c5c:	mov	x1, x20
  407c60:	strb	wzr, [x1]
  407c64:	mov	x0, x25
  407c68:	bl	402110 <strlen@plt>
  407c6c:	mov	x19, x0
  407c70:	mov	x0, x23
  407c74:	bl	402110 <strlen@plt>
  407c78:	cmp	x19, x0
  407c7c:	b.cc	407cd8 <tigetstr@plt+0x56b8>  // b.lo, b.ul, b.last
  407c80:	add	x21, x21, #0x8
  407c84:	cmp	x21, #0xcf0
  407c88:	b.eq	407ce8 <tigetstr@plt+0x56c8>  // b.none
  407c8c:	ldr	x0, [x24, #32]
  407c90:	ldr	x23, [x0, x21]
  407c94:	sub	x0, x23, #0x1
  407c98:	cmn	x0, #0x3
  407c9c:	b.hi	407c80 <tigetstr@plt+0x5660>  // b.pmore
  407ca0:	mov	w1, #0x7b                  	// #123
  407ca4:	mov	x0, x23
  407ca8:	bl	402490 <strchr@plt>
  407cac:	cbz	x0, 407c80 <tigetstr@plt+0x5660>
  407cb0:	mov	x19, x23
  407cb4:	ldrb	w1, [x19], #1
  407cb8:	mov	w2, w1
  407cbc:	cbz	w1, 407cd0 <tigetstr@plt+0x56b0>
  407cc0:	mov	x0, x23
  407cc4:	mov	x20, x25
  407cc8:	mov	w27, #0x27                  	// #39
  407ccc:	b	407ba4 <tigetstr@plt+0x5584>
  407cd0:	mov	x1, x25
  407cd4:	b	407c60 <tigetstr@plt+0x5640>
  407cd8:	mov	x1, x25
  407cdc:	mov	x0, x23
  407ce0:	bl	4024d0 <strcpy@plt>
  407ce4:	b	407c80 <tigetstr@plt+0x5660>
  407ce8:	ldr	x0, [x24]
  407cec:	bl	402100 <_nc_first_name@plt>
  407cf0:	bl	402360 <_nc_set_type@plt>
  407cf4:	ldr	x1, [x24, #1000]
  407cf8:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  407cfc:	ldr	x0, [x0, #3984]
  407d00:	str	w1, [x0]
  407d04:	mov	x0, x24
  407d08:	bl	402340 <_nc_write_entry@plt>
  407d0c:	ldr	x24, [x24, #1008]
  407d10:	cbz	x24, 408048 <tigetstr@plt+0x5a28>
  407d14:	ldr	x1, [x24]
  407d18:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  407d1c:	ldr	x0, [x0, #800]
  407d20:	bl	404458 <tigetstr@plt+0x1e38>
  407d24:	and	w0, w0, #0xff
  407d28:	cbz	w0, 407d0c <tigetstr@plt+0x56ec>
  407d2c:	mov	x21, #0x0                   	// #0
  407d30:	b	407c8c <tigetstr@plt+0x566c>
  407d34:	sub	x21, x21, x22
  407d38:	mov	w2, #0x0                   	// #0
  407d3c:	ldr	x1, [x19, #984]
  407d40:	ldr	x0, [x20, #8]
  407d44:	bl	402380 <fseek@plt>
  407d48:	adrp	x23, 421000 <tigetstr@plt+0x1e9e0>
  407d4c:	ldr	x28, [x23, #3896]
  407d50:	b	407f38 <tigetstr@plt+0x5918>
  407d54:	ldrb	w0, [x20, #72]
  407d58:	cbz	w0, 407f20 <tigetstr@plt+0x5900>
  407d5c:	ldr	x1, [x20, #80]
  407d60:	ldr	x0, [x20, #88]
  407d64:	add	x0, x0, #0x1
  407d68:	cmp	x0, x1
  407d6c:	b.cs	407d9c <tigetstr@plt+0x577c>  // b.hs, b.nlast
  407d70:	cmp	w22, #0x40
  407d74:	ccmp	w22, #0xa, #0x4, ne  // ne = any
  407d78:	b.eq	407de0 <tigetstr@plt+0x57c0>  // b.none
  407d7c:	cmp	w22, #0x3e
  407d80:	b.eq	407e24 <tigetstr@plt+0x5804>  // b.none
  407d84:	ldr	x1, [x20, #96]
  407d88:	ldr	x0, [x20, #88]
  407d8c:	add	x2, x0, #0x1
  407d90:	str	x2, [x20, #88]
  407d94:	strb	w22, [x1, x0]
  407d98:	b	407f34 <tigetstr@plt+0x5914>
  407d9c:	add	x1, x1, #0x84
  407da0:	str	x1, [x20, #80]
  407da4:	ldr	x0, [x20, #96]
  407da8:	bl	4021e0 <_nc_doalloc@plt>
  407dac:	str	x0, [x20, #96]
  407db0:	cbz	x0, 407dd4 <tigetstr@plt+0x57b4>
  407db4:	ldr	x1, [x20, #80]
  407db8:	ldr	x0, [x20, #104]
  407dbc:	bl	4021e0 <_nc_doalloc@plt>
  407dc0:	str	x0, [x20, #104]
  407dc4:	cbnz	x0, 407d70 <tigetstr@plt+0x5750>
  407dc8:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  407dcc:	add	x0, x0, #0x510
  407dd0:	bl	403d68 <tigetstr@plt+0x1748>
  407dd4:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  407dd8:	add	x0, x0, #0x4f8
  407ddc:	bl	403d68 <tigetstr@plt+0x1748>
  407de0:	ldr	x1, [x20, #96]
  407de4:	ldr	x0, [x20, #88]
  407de8:	add	x2, x0, #0x1
  407dec:	str	x2, [x20, #88]
  407df0:	strb	wzr, [x1, x0]
  407df4:	ldr	x24, [x23, #3896]
  407df8:	ldr	x1, [x24]
  407dfc:	mov	w0, #0x3c                  	// #60
  407e00:	bl	402190 <putc@plt>
  407e04:	ldr	x1, [x24]
  407e08:	ldr	x0, [x20, #96]
  407e0c:	bl	402130 <fputs@plt>
  407e10:	ldr	x1, [x24]
  407e14:	mov	w0, w22
  407e18:	bl	402190 <putc@plt>
  407e1c:	strb	wzr, [x20, #72]
  407e20:	b	407f34 <tigetstr@plt+0x5914>
  407e24:	ldr	x24, [x20, #96]
  407e28:	ldr	x0, [x20, #88]
  407e2c:	add	x1, x0, #0x1
  407e30:	str	x1, [x20, #88]
  407e34:	strb	wzr, [x24, x0]
  407e38:	strb	wzr, [x20, #72]
  407e3c:	ldr	x26, [x20, #104]
  407e40:	strb	wzr, [x26]
  407e44:	mov	w1, #0x23                  	// #35
  407e48:	mov	x0, x24
  407e4c:	bl	402490 <strchr@plt>
  407e50:	mov	x22, x0
  407e54:	cbz	x0, 407eb0 <tigetstr@plt+0x5890>
  407e58:	mov	x1, x22
  407e5c:	mov	x0, x26
  407e60:	bl	4024d0 <strcpy@plt>
  407e64:	strb	wzr, [x22]
  407e68:	mov	x0, x24
  407e6c:	bl	408e1c <tigetstr@plt+0x67fc>
  407e70:	mov	x24, x0
  407e74:	cbz	x0, 407ee8 <tigetstr@plt+0x58c8>
  407e78:	ldr	x22, [x23, #3896]
  407e7c:	ldr	x1, [x22]
  407e80:	mov	w0, #0x3a                  	// #58
  407e84:	bl	402190 <putc@plt>
  407e88:	ldr	x1, [x22]
  407e8c:	mov	x0, x24
  407e90:	bl	402130 <fputs@plt>
  407e94:	ldr	x1, [x22]
  407e98:	ldr	x0, [x20, #104]
  407e9c:	bl	402130 <fputs@plt>
  407ea0:	ldr	x1, [x22]
  407ea4:	mov	w0, #0x3a                  	// #58
  407ea8:	bl	402190 <putc@plt>
  407eac:	b	407f34 <tigetstr@plt+0x5914>
  407eb0:	mov	w1, #0x3d                  	// #61
  407eb4:	mov	x0, x24
  407eb8:	bl	402490 <strchr@plt>
  407ebc:	mov	x22, x0
  407ec0:	cbnz	x0, 407e58 <tigetstr@plt+0x5838>
  407ec4:	mov	w1, #0x40                  	// #64
  407ec8:	mov	x0, x24
  407ecc:	bl	402490 <strchr@plt>
  407ed0:	mov	x22, x0
  407ed4:	cbz	x0, 407e68 <tigetstr@plt+0x5848>
  407ed8:	ldrb	w0, [x0, #1]
  407edc:	cmp	w0, #0x3e
  407ee0:	b.ne	407e68 <tigetstr@plt+0x5848>  // b.any
  407ee4:	b	407e58 <tigetstr@plt+0x5838>
  407ee8:	ldr	x22, [x23, #3896]
  407eec:	ldr	x1, [x22]
  407ef0:	mov	w0, #0x3c                  	// #60
  407ef4:	bl	402190 <putc@plt>
  407ef8:	ldr	x1, [x22]
  407efc:	ldr	x0, [x20, #96]
  407f00:	bl	402130 <fputs@plt>
  407f04:	ldr	x1, [x22]
  407f08:	ldr	x0, [x20, #104]
  407f0c:	bl	402130 <fputs@plt>
  407f10:	ldr	x1, [x22]
  407f14:	mov	w0, #0x3e                  	// #62
  407f18:	bl	402190 <putc@plt>
  407f1c:	b	407f34 <tigetstr@plt+0x5914>
  407f20:	str	xzr, [x20, #88]
  407f24:	cmp	w22, #0x3c
  407f28:	b.ne	407f7c <tigetstr@plt+0x595c>  // b.any
  407f2c:	mov	w0, #0x1                   	// #1
  407f30:	strb	w0, [x20, #72]
  407f34:	sub	x21, x21, #0x1
  407f38:	cmp	x21, #0x0
  407f3c:	b.le	407ffc <tigetstr@plt+0x59dc>
  407f40:	ldr	x0, [x20, #8]
  407f44:	bl	402280 <fgetc@plt>
  407f48:	mov	w22, w0
  407f4c:	cmn	w0, #0x1
  407f50:	b.eq	407ffc <tigetstr@plt+0x59dc>  // b.none
  407f54:	ldr	x0, [x20, #8]
  407f58:	bl	402610 <ferror@plt>
  407f5c:	cbnz	w0, 407ffc <tigetstr@plt+0x59dc>
  407f60:	ldrb	w0, [x20, #56]
  407f64:	cbz	w0, 407d54 <tigetstr@plt+0x5734>
  407f68:	ldr	x0, [x23, #3896]
  407f6c:	ldr	x1, [x0]
  407f70:	mov	w0, w22
  407f74:	bl	402190 <putc@plt>
  407f78:	b	407f34 <tigetstr@plt+0x5914>
  407f7c:	ldr	x1, [x28]
  407f80:	mov	w0, w22
  407f84:	bl	402190 <putc@plt>
  407f88:	b	407f34 <tigetstr@plt+0x5914>
  407f8c:	ldrb	w1, [x20, #40]
  407f90:	mul	x0, x21, x22
  407f94:	eor	w1, w1, #0x1
  407f98:	ldr	x0, [x23, x0]
  407f9c:	bl	40b1c8 <tigetstr@plt+0x8ba8>
  407fa0:	add	x21, x21, #0x1
  407fa4:	ldr	w0, [x19, #72]
  407fa8:	cmp	x0, x21
  407fac:	b.gt	407f8c <tigetstr@plt+0x596c>
  407fb0:	bl	40b24c <tigetstr@plt+0x8c2c>
  407fb4:	ldr	w1, [x20, #44]
  407fb8:	cmp	w1, #0x0
  407fbc:	ccmp	w27, #0x0, #0x0, ne  // ne = any
  407fc0:	b.eq	40802c <tigetstr@plt+0x5a0c>  // b.none
  407fc4:	ldr	x19, [x19, #1008]
  407fc8:	cbz	x19, 40803c <tigetstr@plt+0x5a1c>
  407fcc:	ldr	x1, [x19]
  407fd0:	ldr	x0, [x20, #64]
  407fd4:	bl	404458 <tigetstr@plt+0x1e38>
  407fd8:	and	w0, w0, #0xff
  407fdc:	cbz	w0, 407fc4 <tigetstr@plt+0x59a4>
  407fe0:	ldr	x21, [x19, #992]
  407fe4:	ldr	x22, [x19, #984]
  407fe8:	ldr	x0, [x19]
  407fec:	bl	402100 <_nc_first_name@plt>
  407ff0:	bl	402360 <_nc_set_type@plt>
  407ff4:	ldr	w0, [sp, #172]
  407ff8:	cbz	w0, 407d34 <tigetstr@plt+0x5714>
  407ffc:	mov	x0, x19
  408000:	bl	40b6e4 <tigetstr@plt+0x90c4>
  408004:	mov	x4, #0x0                   	// #0
  408008:	ldr	w3, [sp, #144]
  40800c:	mov	w2, w27
  408010:	ldr	w1, [sp, #156]
  408014:	mov	x0, x19
  408018:	bl	40a6b0 <tigetstr@plt+0x8090>
  40801c:	mov	x21, #0x0                   	// #0
  408020:	add	x23, x19, #0x50
  408024:	mov	x22, #0x18                  	// #24
  408028:	b	407fa4 <tigetstr@plt+0x5984>
  40802c:	mov	w1, w0
  408030:	mov	x0, x25
  408034:	bl	4025a0 <printf@plt>
  408038:	b	407fc4 <tigetstr@plt+0x59a4>
  40803c:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  408040:	ldr	x0, [x0, #800]
  408044:	cbz	x0, 408084 <tigetstr@plt+0x5a64>
  408048:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40804c:	ldrb	w0, [x0, #760]
  408050:	eor	w0, w0, #0x1
  408054:	ldr	w1, [sp, #140]
  408058:	orr	w0, w1, w0
  40805c:	tst	w0, #0xff
  408060:	b.ne	40807c <tigetstr@plt+0x5a5c>  // b.any
  408064:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  408068:	ldrb	w0, [x0, #792]
  40806c:	cbnz	w0, 40807c <tigetstr@plt+0x5a5c>
  408070:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  408074:	ldrb	w0, [x0, #776]
  408078:	cbz	w0, 408140 <tigetstr@plt+0x5b20>
  40807c:	mov	w0, #0x0                   	// #0
  408080:	bl	402140 <exit@plt>
  408084:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  408088:	ldr	x0, [x0, #3848]
  40808c:	ldr	x0, [x0]
  408090:	cmp	x0, #0x0
  408094:	ldr	w1, [sp, #172]
  408098:	csinc	w26, w1, wzr, ne  // ne = any
  40809c:	cbnz	w26, 408048 <tigetstr@plt+0x5a28>
  4080a0:	mov	w2, #0x0                   	// #0
  4080a4:	ldr	x1, [x0, #992]
  4080a8:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  4080ac:	ldr	x0, [x0, #744]
  4080b0:	bl	402380 <fseek@plt>
  4080b4:	mov	w23, w26
  4080b8:	mov	w20, w26
  4080bc:	mov	w21, #0x0                   	// #0
  4080c0:	adrp	x22, 422000 <tigetstr@plt+0x1f9e0>
  4080c4:	add	x22, x22, #0x2e0
  4080c8:	adrp	x24, 421000 <tigetstr@plt+0x1e9e0>
  4080cc:	ldr	x24, [x24, #3896]
  4080d0:	mov	w25, #0x1                   	// #1
  4080d4:	b	408110 <tigetstr@plt+0x5af0>
  4080d8:	cmp	w19, #0x23
  4080dc:	b.eq	408138 <tigetstr@plt+0x5b18>  // b.none
  4080e0:	cbz	w23, 408198 <tigetstr@plt+0x5b78>
  4080e4:	cmp	w21, #0xa
  4080e8:	cset	w20, eq  // eq = none
  4080ec:	cmp	w19, #0xa
  4080f0:	csel	w20, w20, wzr, eq  // eq = none
  4080f4:	cbz	w20, 40810c <tigetstr@plt+0x5aec>
  4080f8:	mov	w20, w26
  4080fc:	ldr	x1, [x24]
  408100:	mov	w0, w19
  408104:	bl	402190 <putc@plt>
  408108:	mov	w23, w25
  40810c:	mov	w21, w19
  408110:	ldr	x0, [x22, #8]
  408114:	bl	402280 <fgetc@plt>
  408118:	mov	w19, w0
  40811c:	cmn	w0, #0x1
  408120:	b.eq	408048 <tigetstr@plt+0x5a28>  // b.none
  408124:	cmp	w21, #0xa
  408128:	b.eq	4080d8 <tigetstr@plt+0x5ab8>  // b.none
  40812c:	cbz	w23, 40810c <tigetstr@plt+0x5aec>
  408130:	cbz	w20, 40810c <tigetstr@plt+0x5aec>
  408134:	b	4080fc <tigetstr@plt+0x5adc>
  408138:	mov	w20, w25
  40813c:	b	4080fc <tigetstr@plt+0x5adc>
  408140:	bl	4024e0 <_nc_tic_written@plt>
  408144:	mov	w19, w0
  408148:	cbz	w0, 408178 <tigetstr@plt+0x5b58>
  40814c:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  408150:	ldr	x20, [x0, #768]
  408154:	mov	x0, #0x0                   	// #0
  408158:	bl	402400 <_nc_tic_dir@plt>
  40815c:	mov	x3, x0
  408160:	mov	w2, w19
  408164:	adrp	x1, 40d000 <tigetstr@plt+0xa9e0>
  408168:	add	x1, x1, #0x538
  40816c:	mov	x0, x20
  408170:	bl	4025e0 <fprintf@plt>
  408174:	b	40807c <tigetstr@plt+0x5a5c>
  408178:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40817c:	ldr	x3, [x0, #768]
  408180:	mov	x2, #0x13                  	// #19
  408184:	mov	x1, #0x1                   	// #1
  408188:	adrp	x0, 40d000 <tigetstr@plt+0xa9e0>
  40818c:	add	x0, x0, #0x558
  408190:	bl	4024a0 <fwrite@plt>
  408194:	b	40807c <tigetstr@plt+0x5a5c>
  408198:	mov	w20, w23
  40819c:	b	40810c <tigetstr@plt+0x5aec>
  4081a0:	mov	w1, w26
  4081a4:	mov	w0, #0x1                   	// #1
  4081a8:	bl	402460 <_nc_resolve_uses2@plt>
  4081ac:	cmp	w0, #0x0
  4081b0:	ldr	w0, [sp, #140]
  4081b4:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  4081b8:	b.ne	4079cc <tigetstr@plt+0x53ac>  // b.any
  4081bc:	mov	w0, #0x1                   	// #1
  4081c0:	bl	402140 <exit@plt>
  4081c4:	adrp	x4, 402000 <_nc_set_writedir@plt-0xf0>
  4081c8:	add	x4, x4, #0x780
  4081cc:	mov	w3, #0x0                   	// #0
  4081d0:	mov	x1, #0x0                   	// #0
  4081d4:	bl	4021f0 <_nc_read_entry_source@plt>
  4081d8:	b	4079ac <tigetstr@plt+0x538c>
  4081dc:	mov	w2, w0
  4081e0:	cmp	w0, #0x1
  4081e4:	b.eq	408218 <tigetstr@plt+0x5bf8>  // b.none
  4081e8:	cmp	w0, #0x2
  4081ec:	b.eq	40822c <tigetstr@plt+0x5c0c>  // b.none
  4081f0:	mov	w0, #0x0                   	// #0
  4081f4:	cbz	w2, 4081fc <tigetstr@plt+0x5bdc>
  4081f8:	ret
  4081fc:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  408200:	ldr	x0, [x0, #848]
  408204:	ldr	x0, [x0, #16]
  408208:	ldrb	w0, [x0, w1, uxtw]
  40820c:	cmp	w0, #0x0
  408210:	csinv	w0, w0, wzr, ne  // ne = any
  408214:	b	4081f8 <tigetstr@plt+0x5bd8>
  408218:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40821c:	ldr	x0, [x0, #848]
  408220:	ldr	x0, [x0, #24]
  408224:	ldr	w0, [x0, w1, uxtw #2]
  408228:	b	4081f8 <tigetstr@plt+0x5bd8>
  40822c:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  408230:	ldr	x0, [x0, #848]
  408234:	ldr	x0, [x0, #32]
  408238:	ldr	x1, [x0, w1, uxtw #3]
  40823c:	mov	w0, #0xffffffff            	// #-1
  408240:	cmp	x1, #0x0
  408244:	cneg	w0, w0, ne  // ne = any
  408248:	b	4081f8 <tigetstr@plt+0x5bd8>
  40824c:	mov	w3, w0
  408250:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  408254:	ldr	w2, [x0, #856]
  408258:	cmp	w2, #0x2
  40825c:	b.eq	408304 <tigetstr@plt+0x5ce4>  // b.none
  408260:	b.le	4082ac <tigetstr@plt+0x5c8c>
  408264:	cmp	w2, #0x3
  408268:	b.eq	408364 <tigetstr@plt+0x5d44>  // b.none
  40826c:	mov	w0, #0x0                   	// #0
  408270:	cmp	w2, #0x4
  408274:	b.ne	4082d4 <tigetstr@plt+0x5cb4>  // b.any
  408278:	cmp	w3, #0x1
  40827c:	b.eq	4083b0 <tigetstr@plt+0x5d90>  // b.none
  408280:	cmp	w3, #0x2
  408284:	b.eq	4083d4 <tigetstr@plt+0x5db4>  // b.none
  408288:	mov	w0, #0x0                   	// #0
  40828c:	cbnz	w3, 4082d4 <tigetstr@plt+0x5cb4>
  408290:	cmp	w1, #0x2b
  408294:	b.hi	4082a4 <tigetstr@plt+0x5c84>  // b.pmore
  408298:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40829c:	add	x0, x0, #0xac8
  4082a0:	ldrb	w0, [x0, w1, uxtw]
  4082a4:	and	w0, w0, #0x1
  4082a8:	b	4082d4 <tigetstr@plt+0x5cb4>
  4082ac:	mov	w0, #0x1                   	// #1
  4082b0:	cbz	w2, 4082d4 <tigetstr@plt+0x5cb4>
  4082b4:	cmp	w2, w0
  4082b8:	b.ne	4082d8 <tigetstr@plt+0x5cb8>  // b.any
  4082bc:	cmp	w3, #0x1
  4082c0:	b.eq	4082ec <tigetstr@plt+0x5ccc>  // b.none
  4082c4:	cmp	w3, #0x2
  4082c8:	b.eq	4082f8 <tigetstr@plt+0x5cd8>  // b.none
  4082cc:	mov	w0, #0x0                   	// #0
  4082d0:	cbz	w3, 4082e0 <tigetstr@plt+0x5cc0>
  4082d4:	ret
  4082d8:	mov	w0, #0x0                   	// #0
  4082dc:	b	4082d4 <tigetstr@plt+0x5cb4>
  4082e0:	cmp	w1, #0x14
  4082e4:	cset	w0, ls  // ls = plast
  4082e8:	b	4082d4 <tigetstr@plt+0x5cb4>
  4082ec:	cmp	w1, #0x7
  4082f0:	cset	w0, ls  // ls = plast
  4082f4:	b	4082d4 <tigetstr@plt+0x5cb4>
  4082f8:	cmp	w1, #0x90
  4082fc:	cset	w0, ls  // ls = plast
  408300:	b	4082d4 <tigetstr@plt+0x5cb4>
  408304:	cmp	w3, #0x1
  408308:	b.eq	408328 <tigetstr@plt+0x5d08>  // b.none
  40830c:	cmp	w3, #0x2
  408310:	b.eq	408334 <tigetstr@plt+0x5d14>  // b.none
  408314:	mov	w0, #0x0                   	// #0
  408318:	cbnz	w3, 4082d4 <tigetstr@plt+0x5cb4>
  40831c:	cmp	w1, #0x14
  408320:	cset	w0, ls  // ls = plast
  408324:	b	4082d4 <tigetstr@plt+0x5cb4>
  408328:	cmp	w1, #0xa
  40832c:	cset	w0, ls  // ls = plast
  408330:	b	4082d4 <tigetstr@plt+0x5cb4>
  408334:	mov	w0, #0x1                   	// #1
  408338:	cmp	w1, #0x90
  40833c:	b.ls	4082d4 <tigetstr@plt+0x5cb4>  // b.plast
  408340:	sub	w2, w1, #0xd8
  408344:	cmp	w2, #0x34
  408348:	b.ls	4082d4 <tigetstr@plt+0x5cb4>  // b.plast
  40834c:	sub	w0, w1, #0x9c
  408350:	cmp	w0, #0x1
  408354:	cset	w0, ls  // ls = plast
  408358:	cmp	w1, #0x93
  40835c:	csinc	w0, w0, wzr, ne  // ne = any
  408360:	b	4082d4 <tigetstr@plt+0x5cb4>
  408364:	cmp	w3, #0x1
  408368:	b.eq	408388 <tigetstr@plt+0x5d68>  // b.none
  40836c:	cmp	w3, #0x2
  408370:	b.eq	408394 <tigetstr@plt+0x5d74>  // b.none
  408374:	mov	w0, #0x0                   	// #0
  408378:	cbnz	w3, 4082d4 <tigetstr@plt+0x5cb4>
  40837c:	cmp	w1, #0x14
  408380:	cset	w0, ls  // ls = plast
  408384:	b	4082d4 <tigetstr@plt+0x5cb4>
  408388:	cmp	w1, #0x7
  40838c:	cset	w0, ls  // ls = plast
  408390:	b	4082d4 <tigetstr@plt+0x5cb4>
  408394:	mov	w0, #0x1                   	// #1
  408398:	cmp	w1, #0x90
  40839c:	b.ls	4082d4 <tigetstr@plt+0x5cb4>  // b.plast
  4083a0:	sub	w1, w1, #0xd8
  4083a4:	cmp	w1, #0x34
  4083a8:	cset	w0, ls  // ls = plast
  4083ac:	b	4082d4 <tigetstr@plt+0x5cb4>
  4083b0:	mov	w0, #0x0                   	// #0
  4083b4:	cmp	w1, #0x26
  4083b8:	b.hi	4083cc <tigetstr@plt+0x5dac>  // b.pmore
  4083bc:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4083c0:	add	x0, x0, #0xac8
  4083c4:	add	x0, x0, #0x30
  4083c8:	ldrb	w0, [x0, w1, uxtw]
  4083cc:	and	w0, w0, #0x1
  4083d0:	b	4082d4 <tigetstr@plt+0x5cb4>
  4083d4:	mov	w0, #0x0                   	// #0
  4083d8:	cmp	w1, #0x19d
  4083dc:	b.hi	4083f0 <tigetstr@plt+0x5dd0>  // b.pmore
  4083e0:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4083e4:	add	x0, x0, #0xac8
  4083e8:	add	x0, x0, #0x58
  4083ec:	ldrb	w0, [x0, w1, uxtw]
  4083f0:	and	w0, w0, #0x1
  4083f4:	b	4082d4 <tigetstr@plt+0x5cb4>
  4083f8:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  4083fc:	ldr	x0, [x0, #872]
  408400:	adrp	x3, 422000 <tigetstr@plt+0x1f9e0>
  408404:	add	x3, x3, #0x350
  408408:	cbz	x0, 408430 <tigetstr@plt+0x5e10>
  40840c:	sub	x0, x0, #0x1
  408410:	ldr	x1, [x3, #16]
  408414:	ldrb	w2, [x1, x0]
  408418:	cmp	w2, #0x20
  40841c:	b.ne	408430 <tigetstr@plt+0x5e10>  // b.any
  408420:	str	x0, [x3, #24]
  408424:	strb	wzr, [x1, x0]
  408428:	ldr	x0, [x3, #24]
  40842c:	cbnz	x0, 40840c <tigetstr@plt+0x5dec>
  408430:	ret
  408434:	ldrb	w4, [x1, w2, uxtw]
  408438:	mov	w1, #0xaaab                	// #43691
  40843c:	movk	w1, #0xaaaa, lsl #16
  408440:	umull	x1, w2, w1
  408444:	lsr	x1, x1, #33
  408448:	add	w1, w1, w1, lsl #1
  40844c:	sub	w1, w2, w1
  408450:	cmp	w1, #0x1
  408454:	b.eq	408490 <tigetstr@plt+0x5e70>  // b.none
  408458:	cmp	w1, #0x2
  40845c:	b.eq	4084bc <tigetstr@plt+0x5e9c>  // b.none
  408460:	cbz	w1, 40846c <tigetstr@plt+0x5e4c>
  408464:	strb	wzr, [x0]
  408468:	ret
  40846c:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  408470:	add	x1, x1, #0xac8
  408474:	lsr	w2, w4, #2
  408478:	add	x1, x1, #0x1f8
  40847c:	ldrb	w1, [x1, w2, sxtw]
  408480:	strb	w1, [x0], #1
  408484:	lsl	w4, w4, #4
  408488:	str	w4, [x3]
  40848c:	b	408464 <tigetstr@plt+0x5e44>
  408490:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  408494:	add	x1, x1, #0xac8
  408498:	ldr	w2, [x3]
  40849c:	orr	w2, w2, w4, asr #4
  4084a0:	and	w2, w2, #0x3f
  4084a4:	add	x1, x1, #0x1f8
  4084a8:	ldrb	w1, [x1, w2, sxtw]
  4084ac:	strb	w1, [x0], #1
  4084b0:	lsl	w4, w4, #2
  4084b4:	str	w4, [x3]
  4084b8:	b	408464 <tigetstr@plt+0x5e44>
  4084bc:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  4084c0:	add	x1, x1, #0xac8
  4084c4:	add	x1, x1, #0x1f8
  4084c8:	ldr	w2, [x3]
  4084cc:	orr	w2, w2, w4, asr #6
  4084d0:	and	w2, w2, #0x3f
  4084d4:	ldrb	w5, [x1, w2, sxtw]
  4084d8:	mov	x2, x0
  4084dc:	strb	w5, [x2], #2
  4084e0:	and	w4, w4, #0x3f
  4084e4:	ldrb	w1, [x1, w4, sxtw]
  4084e8:	strb	w1, [x0, #1]
  4084ec:	str	wzr, [x3]
  4084f0:	mov	x0, x2
  4084f4:	b	408464 <tigetstr@plt+0x5e44>
  4084f8:	stp	x29, x30, [sp, #-64]!
  4084fc:	mov	x29, sp
  408500:	stp	x19, x20, [sp, #16]
  408504:	ldrh	w20, [x0, #60]
  408508:	cbz	w20, 408598 <tigetstr@plt+0x5f78>
  40850c:	stp	x21, x22, [sp, #32]
  408510:	stp	x23, x24, [sp, #48]
  408514:	mov	x24, x0
  408518:	mov	x22, x1
  40851c:	mov	x19, #0x0                   	// #0
  408520:	mov	w21, #0x2                   	// #2
  408524:	adrp	x23, 421000 <tigetstr@plt+0x1e9e0>
  408528:	ldr	x23, [x23, #4000]
  40852c:	b	40853c <tigetstr@plt+0x5f1c>
  408530:	add	x19, x19, #0x1
  408534:	cmp	w20, w19
  408538:	b.ls	408580 <tigetstr@plt+0x5f60>  // b.plast
  40853c:	mov	w1, w19
  408540:	mov	w0, w21
  408544:	bl	40824c <tigetstr@plt+0x5c2c>
  408548:	and	w0, w0, #0xff
  40854c:	cbz	w0, 408530 <tigetstr@plt+0x5f10>
  408550:	ldr	x1, [x23, x19, lsl #3]
  408554:	mov	x0, x22
  408558:	bl	402410 <strcmp@plt>
  40855c:	cbnz	w0, 408530 <tigetstr@plt+0x5f10>
  408560:	ldr	x0, [x24, #32]
  408564:	ldr	x0, [x0, w19, uxtw #3]
  408568:	sub	x1, x0, #0x1
  40856c:	cmn	x1, #0x2
  408570:	csel	x0, x0, xzr, cc  // cc = lo, ul, last
  408574:	ldp	x21, x22, [sp, #32]
  408578:	ldp	x23, x24, [sp, #48]
  40857c:	b	40858c <tigetstr@plt+0x5f6c>
  408580:	mov	x0, #0x0                   	// #0
  408584:	ldp	x21, x22, [sp, #32]
  408588:	ldp	x23, x24, [sp, #48]
  40858c:	ldp	x19, x20, [sp, #16]
  408590:	ldp	x29, x30, [sp], #64
  408594:	ret
  408598:	mov	x0, #0x0                   	// #0
  40859c:	b	40858c <tigetstr@plt+0x5f6c>
  4085a0:	stp	x29, x30, [sp, #-64]!
  4085a4:	mov	x29, sp
  4085a8:	stp	x19, x20, [sp, #16]
  4085ac:	stp	x21, x22, [sp, #32]
  4085b0:	stp	x23, x24, [sp, #48]
  4085b4:	mov	x21, x0
  4085b8:	ldr	x24, [x0, #32]
  4085bc:	ldr	x19, [x24, #1168]
  4085c0:	sub	x0, x19, #0x1
  4085c4:	mov	w20, #0x0                   	// #0
  4085c8:	cmn	x0, #0x3
  4085cc:	b.hi	408648 <tigetstr@plt+0x6028>  // b.pmore
  4085d0:	ldrb	w20, [x19]
  4085d4:	cbz	w20, 408628 <tigetstr@plt+0x6008>
  4085d8:	add	x19, x19, #0x1
  4085dc:	adrp	x23, 40b000 <tigetstr@plt+0x89e0>
  4085e0:	add	x23, x23, #0xad8
  4085e4:	ldrb	w22, [x19]
  4085e8:	cbz	w22, 408620 <tigetstr@plt+0x6000>
  4085ec:	mov	w1, w20
  4085f0:	mov	x0, x23
  4085f4:	bl	402490 <strchr@plt>
  4085f8:	cmp	w22, w20
  4085fc:	cset	w20, ne  // ne = any
  408600:	cmp	x0, #0x0
  408604:	csel	w20, w20, wzr, ne  // ne = any
  408608:	cbnz	w20, 408630 <tigetstr@plt+0x6010>
  40860c:	add	x19, x19, #0x2
  408610:	ldurb	w20, [x19, #-1]
  408614:	cbnz	w20, 4085e4 <tigetstr@plt+0x5fc4>
  408618:	mov	w20, #0x1                   	// #1
  40861c:	b	408648 <tigetstr@plt+0x6028>
  408620:	mov	w20, #0x1                   	// #1
  408624:	b	408648 <tigetstr@plt+0x6028>
  408628:	mov	w20, #0x1                   	// #1
  40862c:	b	408648 <tigetstr@plt+0x6028>
  408630:	str	xzr, [x24, #200]
  408634:	ldr	x0, [x21, #32]
  408638:	str	xzr, [x0, #304]
  40863c:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  408640:	add	x0, x0, #0x560
  408644:	bl	4023e0 <puts@plt>
  408648:	mov	w0, w20
  40864c:	ldp	x19, x20, [sp, #16]
  408650:	ldp	x21, x22, [sp, #32]
  408654:	ldp	x23, x24, [sp, #48]
  408658:	ldp	x29, x30, [sp], #64
  40865c:	ret
  408660:	stp	x29, x30, [sp, #-48]!
  408664:	mov	x29, sp
  408668:	stp	x19, x20, [sp, #16]
  40866c:	stp	x21, x22, [sp, #32]
  408670:	mov	x19, x0
  408674:	mov	x21, x1
  408678:	mov	x20, x2
  40867c:	add	x22, x2, #0x1
  408680:	ldr	x2, [x0, #8]
  408684:	add	x2, x22, x2
  408688:	ldr	x0, [x0, #16]
  40868c:	cmp	x0, x2
  408690:	b.cs	4086b0 <tigetstr@plt+0x6090>  // b.hs, b.nlast
  408694:	add	x0, x0, #0x400
  408698:	add	x1, x0, x2
  40869c:	str	x1, [x19, #16]
  4086a0:	ldr	x0, [x19]
  4086a4:	bl	4021e0 <_nc_doalloc@plt>
  4086a8:	str	x0, [x19]
  4086ac:	cbz	x0, 4086ec <tigetstr@plt+0x60cc>
  4086b0:	ldr	x3, [x19]
  4086b4:	ldr	x0, [x19, #8]
  4086b8:	mov	x2, x22
  4086bc:	mov	x1, x21
  4086c0:	add	x0, x3, x0
  4086c4:	bl	402580 <strncpy@plt>
  4086c8:	ldr	x2, [x19, #8]
  4086cc:	add	x20, x20, x2
  4086d0:	str	x20, [x19, #8]
  4086d4:	ldr	x0, [x19]
  4086d8:	strb	wzr, [x0, x20]
  4086dc:	ldp	x19, x20, [sp, #16]
  4086e0:	ldp	x21, x22, [sp, #32]
  4086e4:	ldp	x29, x30, [sp], #48
  4086e8:	ret
  4086ec:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4086f0:	add	x0, x0, #0x588
  4086f4:	bl	402160 <perror@plt>
  4086f8:	mov	w0, #0x1                   	// #1
  4086fc:	bl	402140 <exit@plt>
  408700:	cmp	w1, #0x0
  408704:	b.le	408764 <tigetstr@plt+0x6144>
  408708:	stp	x29, x30, [sp, #-64]!
  40870c:	mov	x29, sp
  408710:	stp	x19, x20, [sp, #16]
  408714:	stp	x21, x22, [sp, #32]
  408718:	str	x23, [sp, #48]
  40871c:	mov	x21, x0
  408720:	mov	w20, w1
  408724:	mov	w19, #0x0                   	// #0
  408728:	adrp	x22, 40e000 <tigetstr@plt+0xb9e0>
  40872c:	add	x22, x22, #0x598
  408730:	mov	x23, #0x1                   	// #1
  408734:	mov	x2, x23
  408738:	mov	x1, x22
  40873c:	mov	x0, x21
  408740:	bl	408660 <tigetstr@plt+0x6040>
  408744:	add	w19, w19, #0x1
  408748:	cmp	w20, w19
  40874c:	b.ne	408734 <tigetstr@plt+0x6114>  // b.any
  408750:	ldp	x19, x20, [sp, #16]
  408754:	ldp	x21, x22, [sp, #32]
  408758:	ldr	x23, [sp, #48]
  40875c:	ldp	x29, x30, [sp], #64
  408760:	ret
  408764:	ret
  408768:	stp	x29, x30, [sp, #-32]!
  40876c:	mov	x29, sp
  408770:	stp	x19, x20, [sp, #16]
  408774:	mov	x20, x0
  408778:	cbz	x1, 4087a4 <tigetstr@plt+0x6184>
  40877c:	mov	x19, x1
  408780:	mov	x0, x1
  408784:	bl	402110 <strlen@plt>
  408788:	mov	x2, x0
  40878c:	mov	x1, x19
  408790:	mov	x0, x20
  408794:	bl	408660 <tigetstr@plt+0x6040>
  408798:	ldp	x19, x20, [sp, #16]
  40879c:	ldp	x29, x30, [sp], #32
  4087a0:	ret
  4087a4:	str	xzr, [x0, #8]
  4087a8:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  4087ac:	add	x1, x1, #0xa88
  4087b0:	bl	408768 <tigetstr@plt+0x6148>
  4087b4:	b	408798 <tigetstr@plt+0x6178>
  4087b8:	stp	x29, x30, [sp, #-32]!
  4087bc:	mov	x29, sp
  4087c0:	str	x19, [sp, #16]
  4087c4:	adrp	x19, 422000 <tigetstr@plt+0x1f9e0>
  4087c8:	add	x19, x19, #0x350
  4087cc:	ldr	w0, [x19, #44]
  4087d0:	str	w0, [x19, #40]
  4087d4:	bl	4083f8 <tigetstr@plt+0x5dd8>
  4087d8:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  4087dc:	ldr	x1, [x0, #712]
  4087e0:	add	x0, x19, #0x10
  4087e4:	bl	408768 <tigetstr@plt+0x6148>
  4087e8:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  4087ec:	ldr	w0, [x0, #696]
  4087f0:	str	w0, [x19, #44]
  4087f4:	ldr	x19, [sp, #16]
  4087f8:	ldp	x29, x30, [sp], #32
  4087fc:	ret
  408800:	stp	x29, x30, [sp, #-176]!
  408804:	mov	x29, sp
  408808:	stp	x19, x20, [sp, #16]
  40880c:	stp	x21, x22, [sp, #32]
  408810:	stp	x23, x24, [sp, #48]
  408814:	stp	x25, x26, [sp, #64]
  408818:	mov	x21, x0
  40881c:	mov	w23, w1
  408820:	mov	w19, w2
  408824:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  408828:	ldr	x0, [x0, #720]
  40882c:	bl	402110 <strlen@plt>
  408830:	mov	x20, x0
  408834:	str	w0, [sp, #108]
  408838:	add	w23, w23, w0
  40883c:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  408840:	ldr	w0, [x0, #700]
  408844:	cmp	w0, #0x0
  408848:	cset	w2, le
  40884c:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  408850:	strb	w2, [x1, #896]
  408854:	and	w25, w19, #0x1
  408858:	tbz	w19, #0, 408880 <tigetstr@plt+0x6260>
  40885c:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  408860:	ldr	w1, [x1, #892]
  408864:	adrp	x2, 422000 <tigetstr@plt+0x1f9e0>
  408868:	ldr	w2, [x2, #696]
  40886c:	cmp	w1, w2
  408870:	b.le	408880 <tigetstr@plt+0x6260>
  408874:	add	w1, w1, w23
  408878:	cmp	w0, w1
  40887c:	b.lt	40890c <tigetstr@plt+0x62ec>  // b.tstop
  408880:	and	w0, w19, #0xc
  408884:	cmp	w0, #0x4
  408888:	b.ne	4088c0 <tigetstr@plt+0x62a0>  // b.any
  40888c:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  408890:	ldrb	w0, [x0, #897]
  408894:	cbz	w0, 4088c0 <tigetstr@plt+0x62a0>
  408898:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40889c:	ldr	w22, [x0, #700]
  4088a0:	tbnz	w22, #31, 4088c0 <tigetstr@plt+0x62a0>
  4088a4:	stp	x27, x28, [sp, #80]
  4088a8:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  4088ac:	ldr	w27, [x0, #892]
  4088b0:	add	w23, w27, w23
  4088b4:	cmp	w22, w23
  4088b8:	b.lt	408914 <tigetstr@plt+0x62f4>  // b.tstop
  4088bc:	ldp	x27, x28, [sp, #80]
  4088c0:	mov	x1, x21
  4088c4:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  4088c8:	add	x0, x0, #0x350
  4088cc:	add	x0, x0, #0x10
  4088d0:	bl	408768 <tigetstr@plt+0x6148>
  4088d4:	tbnz	w19, #2, 408dd0 <tigetstr@plt+0x67b0>
  4088d8:	mov	x0, x21
  4088dc:	bl	402110 <strlen@plt>
  4088e0:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  4088e4:	add	x1, x1, #0x350
  4088e8:	ldr	w2, [x1, #44]
  4088ec:	add	w2, w2, w0
  4088f0:	str	w2, [x1, #44]
  4088f4:	ldp	x19, x20, [sp, #16]
  4088f8:	ldp	x21, x22, [sp, #32]
  4088fc:	ldp	x23, x24, [sp, #48]
  408900:	ldp	x25, x26, [sp, #64]
  408904:	ldp	x29, x30, [sp], #176
  408908:	ret
  40890c:	bl	4087b8 <tigetstr@plt+0x6198>
  408910:	b	408880 <tigetstr@plt+0x6260>
  408914:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  408918:	ldr	x0, [x0, #712]
  40891c:	str	x0, [sp, #144]
  408920:	mov	x0, x21
  408924:	bl	402110 <strlen@plt>
  408928:	mov	x28, x0
  40892c:	mov	w23, #0x0                   	// #0
  408930:	mov	x24, #0x0                   	// #0
  408934:	adrp	x26, 40e000 <tigetstr@plt+0xb9e0>
  408938:	add	x26, x26, #0x5a0
  40893c:	b	4089a4 <tigetstr@plt+0x6384>
  408940:	cbnz	w23, 40894c <tigetstr@plt+0x632c>
  408944:	add	x28, x28, #0x2
  408948:	b	40896c <tigetstr@plt+0x634c>
  40894c:	add	x0, x24, w1, sxtw
  408950:	ldrh	w3, [x26]
  408954:	strh	w3, [x24, w1, sxtw]
  408958:	ldrb	w3, [x26, #2]
  40895c:	strb	w3, [x0, #2]
  408960:	add	w1, w1, #0x2
  408964:	b	40896c <tigetstr@plt+0x634c>
  408968:	add	w1, w1, #0x1
  40896c:	ldrb	w0, [x2], #1
  408970:	cbz	w0, 40898c <tigetstr@plt+0x636c>
  408974:	cmp	w0, #0x20
  408978:	b.eq	408940 <tigetstr@plt+0x6320>  // b.none
  40897c:	cbz	w23, 408968 <tigetstr@plt+0x6348>
  408980:	strb	w0, [x24, w1, sxtw]
  408984:	add	w1, w1, #0x1
  408988:	b	40896c <tigetstr@plt+0x634c>
  40898c:	cbz	w23, 4089b8 <tigetstr@plt+0x6398>
  408990:	strb	wzr, [x24, w1, sxtw]
  408994:	add	w0, w23, #0x1
  408998:	cmp	w0, #0x1
  40899c:	b.gt	4089dc <tigetstr@plt+0x63bc>
  4089a0:	add	w23, w23, #0x1
  4089a4:	mov	x2, x21
  4089a8:	ldrb	w0, [x2], #1
  4089ac:	mov	w1, #0x0                   	// #0
  4089b0:	cbnz	w0, 408974 <tigetstr@plt+0x6354>
  4089b4:	b	40898c <tigetstr@plt+0x636c>
  4089b8:	add	x0, x28, #0x1
  4089bc:	bl	402230 <malloc@plt>
  4089c0:	mov	x24, x0
  4089c4:	cbnz	x0, 4089a0 <tigetstr@plt+0x6380>
  4089c8:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4089cc:	add	x0, x0, #0x5a8
  4089d0:	bl	402160 <perror@plt>
  4089d4:	mov	w0, #0x1                   	// #1
  4089d8:	bl	402140 <exit@plt>
  4089dc:	mov	x0, x24
  4089e0:	bl	402110 <strlen@plt>
  4089e4:	mov	x21, x0
  4089e8:	str	w0, [sp, #128]
  4089ec:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  4089f0:	ldr	w0, [x0, #900]
  4089f4:	sub	w0, w0, #0x2
  4089f8:	cmp	w0, #0x1
  4089fc:	b.ls	408a48 <tigetstr@plt+0x6428>  // b.plast
  408a00:	mov	w1, #0x3d                  	// #61
  408a04:	mov	x0, x24
  408a08:	bl	402490 <strchr@plt>
  408a0c:	cbz	x0, 408a58 <tigetstr@plt+0x6438>
  408a10:	add	x0, x0, #0x1
  408a14:	sub	x0, x0, x24
  408a18:	cmp	w0, #0x8
  408a1c:	mov	w1, #0x8                   	// #8
  408a20:	csel	w0, w0, w1, le
  408a24:	str	w0, [sp, #132]
  408a28:	adrp	x3, 40e000 <tigetstr@plt+0xb9e0>
  408a2c:	add	x3, x3, #0x5c0
  408a30:	mov	w2, w0
  408a34:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  408a38:	add	x1, x1, #0x5c8
  408a3c:	add	x0, sp, #0xa0
  408a40:	bl	402180 <sprintf@plt>
  408a44:	b	408a68 <tigetstr@plt+0x6448>
  408a48:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  408a4c:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  408a50:	add	x0, x0, #0x5b8
  408a54:	str	x0, [x1, #712]
  408a58:	cmp	w27, #0x8
  408a5c:	b.gt	408ac8 <tigetstr@plt+0x64a8>
  408a60:	strb	wzr, [sp, #160]
  408a64:	str	wzr, [sp, #132]
  408a68:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  408a6c:	ldrb	w0, [x0, #904]
  408a70:	cbz	w0, 408afc <tigetstr@plt+0x64dc>
  408a74:	mov	w1, #0xa                   	// #10
  408a78:	mov	x0, x24
  408a7c:	bl	402490 <strchr@plt>
  408a80:	cbz	x0, 408afc <tigetstr@plt+0x64dc>
  408a84:	mov	w26, #0x0                   	// #0
  408a88:	cmp	w21, #0x0
  408a8c:	b.le	408aa4 <tigetstr@plt+0x6484>
  408a90:	add	x1, x24, w26, sxtw
  408a94:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  408a98:	add	x0, x0, #0x350
  408a9c:	add	x0, x0, #0x10
  408aa0:	bl	408768 <tigetstr@plt+0x6148>
  408aa4:	tbnz	w19, #2, 408db4 <tigetstr@plt+0x6794>
  408aa8:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  408aac:	ldr	x1, [sp, #144]
  408ab0:	str	x1, [x0, #712]
  408ab4:	bl	4087b8 <tigetstr@plt+0x6198>
  408ab8:	mov	x0, x24
  408abc:	bl	402450 <free@plt>
  408ac0:	ldp	x27, x28, [sp, #80]
  408ac4:	b	4088f4 <tigetstr@plt+0x62d4>
  408ac8:	sub	w27, w27, #0x8
  408acc:	cmp	w27, #0x8
  408ad0:	mov	w0, #0x8                   	// #8
  408ad4:	csel	w0, w27, w0, le
  408ad8:	str	w0, [sp, #132]
  408adc:	adrp	x3, 40e000 <tigetstr@plt+0xb9e0>
  408ae0:	add	x3, x3, #0x5c0
  408ae4:	mov	w2, w0
  408ae8:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  408aec:	add	x1, x1, #0x5c8
  408af0:	add	x0, sp, #0xa0
  408af4:	bl	402180 <sprintf@plt>
  408af8:	b	408a68 <tigetstr@plt+0x6448>
  408afc:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  408b00:	ldr	w0, [x0, #900]
  408b04:	sub	w0, w0, #0x2
  408b08:	str	wzr, [sp, #116]
  408b0c:	cmp	w0, #0x1
  408b10:	b.ls	408b74 <tigetstr@plt+0x6554>  // b.plast
  408b14:	cmp	w22, #0x20
  408b18:	mov	w0, #0x20                  	// #32
  408b1c:	csel	w1, w22, w0, ge  // ge = tcont
  408b20:	str	w1, [sp, #112]
  408b24:	add	w20, w21, w20
  408b28:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  408b2c:	ldr	w0, [x0, #892]
  408b30:	add	w20, w20, w0
  408b34:	ldr	w0, [sp, #116]
  408b38:	sub	w25, w1, w0
  408b3c:	mov	w27, w21
  408b40:	mov	w26, #0x0                   	// #0
  408b44:	cmp	w1, w20
  408b48:	b.ge	408a84 <tigetstr@plt+0x6464>  // b.tcont
  408b4c:	adrp	x28, 422000 <tigetstr@plt+0x1f9e0>
  408b50:	add	x28, x28, #0x350
  408b54:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  408b58:	add	x0, x0, #0x5d0
  408b5c:	str	x0, [sp, #152]
  408b60:	add	x0, x28, #0x10
  408b64:	str	x0, [sp, #120]
  408b68:	add	x0, sp, #0xa0
  408b6c:	str	x0, [sp, #136]
  408b70:	b	408cd8 <tigetstr@plt+0x66b8>
  408b74:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  408b78:	ldr	x0, [x0, #872]
  408b7c:	cmp	x0, #0x0
  408b80:	ccmp	w25, #0x0, #0x0, ne  // ne = any
  408b84:	mov	w0, #0x3                   	// #3
  408b88:	csel	w0, w0, wzr, eq  // eq = none
  408b8c:	str	w0, [sp, #116]
  408b90:	b	408b14 <tigetstr@plt+0x64f4>
  408b94:	ldr	x1, [sp, #136]
  408b98:	ldr	x0, [sp, #120]
  408b9c:	bl	408768 <tigetstr@plt+0x6148>
  408ba0:	ldr	w0, [sp, #132]
  408ba4:	sub	w25, w25, w0
  408ba8:	b	408cd8 <tigetstr@plt+0x66b8>
  408bac:	add	x22, x24, x22
  408bb0:	ldurb	w0, [x22, #-1]
  408bb4:	cmp	w0, #0x5c
  408bb8:	cset	w0, eq  // eq = none
  408bbc:	sub	w21, w21, w0
  408bc0:	cmp	w25, w21
  408bc4:	b.le	408bd4 <tigetstr@plt+0x65b4>
  408bc8:	mov	w25, w21
  408bcc:	b	408c8c <tigetstr@plt+0x666c>
  408bd0:	mov	w21, w25
  408bd4:	sxtw	x0, w26
  408bd8:	add	x0, x0, w23, sxtw
  408bdc:	add	w2, w23, w26
  408be0:	ldrb	w1, [x24, x0]
  408be4:	cmp	w1, #0x25
  408be8:	b.eq	408c00 <tigetstr@plt+0x65e0>  // b.none
  408bec:	sub	w23, w23, #0x1
  408bf0:	sub	x0, x0, #0x1
  408bf4:	cmp	w23, #0x0
  408bf8:	b.gt	408bdc <tigetstr@plt+0x65bc>
  408bfc:	b	408c84 <tigetstr@plt+0x6664>
  408c00:	cmp	w2, #0x0
  408c04:	b.le	408c1c <tigetstr@plt+0x65fc>
  408c08:	add	x0, x24, x0
  408c0c:	ldurb	w1, [x0, #-1]
  408c10:	mov	w0, #0x0                   	// #0
  408c14:	cmp	w1, #0x5c
  408c18:	b.eq	408c78 <tigetstr@plt+0x6658>  // b.none
  408c1c:	add	w0, w2, #0x1
  408c20:	ldrb	w1, [x24, w0, sxtw]
  408c24:	ldr	w0, [x28, #52]
  408c28:	sub	w0, w0, #0x2
  408c2c:	cmp	w0, #0x1
  408c30:	b.ls	408c60 <tigetstr@plt+0x6640>  // b.plast
  408c34:	mov	w0, #0x4                   	// #4
  408c38:	cmp	w1, #0x27
  408c3c:	b.eq	408c78 <tigetstr@plt+0x6658>  // b.none
  408c40:	cmp	w1, #0x7b
  408c44:	b.eq	408d3c <tigetstr@plt+0x671c>  // b.none
  408c48:	ldr	x0, [sp, #152]
  408c4c:	bl	402490 <strchr@plt>
  408c50:	cmp	x0, #0x0
  408c54:	cset	w0, ne  // ne = any
  408c58:	add	w0, w0, #0x2
  408c5c:	b	408c78 <tigetstr@plt+0x6658>
  408c60:	mov	w0, #0x4                   	// #4
  408c64:	cmp	w1, #0x3e
  408c68:	b.eq	408c78 <tigetstr@plt+0x6658>  // b.none
  408c6c:	cmp	w1, #0x2b
  408c70:	cset	w0, eq  // eq = none
  408c74:	add	w0, w0, #0x2
  408c78:	add	w0, w0, w23
  408c7c:	cmp	w25, w0
  408c80:	csel	w21, w21, w23, ge  // ge = tcont
  408c84:	cmp	w25, w21
  408c88:	csel	w25, w25, w21, le
  408c8c:	sxtw	x2, w25
  408c90:	add	x1, x24, w26, sxtw
  408c94:	ldr	x0, [sp, #120]
  408c98:	bl	408660 <tigetstr@plt+0x6040>
  408c9c:	add	w26, w26, w25
  408ca0:	sub	w27, w27, w25
  408ca4:	cmp	w27, #0x0
  408ca8:	b.gt	408d7c <tigetstr@plt+0x675c>
  408cac:	ldr	w0, [sp, #108]
  408cb0:	add	w0, w0, w27
  408cb4:	ldr	w1, [x28, #44]
  408cb8:	add	w0, w0, w1
  408cbc:	ldr	w1, [sp, #112]
  408cc0:	cmp	w0, w1
  408cc4:	b.le	408d90 <tigetstr@plt+0x6770>
  408cc8:	ldr	w0, [sp, #112]
  408ccc:	ldr	w1, [sp, #116]
  408cd0:	sub	w25, w0, w1
  408cd4:	cbnz	w26, 408b94 <tigetstr@plt+0x6574>
  408cd8:	ldr	w0, [sp, #128]
  408cdc:	sub	w0, w0, w26
  408ce0:	cmp	w0, w25
  408ce4:	csel	w25, w0, w25, le
  408ce8:	cmp	w25, #0x0
  408cec:	b.le	408c8c <tigetstr@plt+0x666c>
  408cf0:	sub	w23, w25, #0x1
  408cf4:	cmp	w23, #0x0
  408cf8:	b.le	408d74 <tigetstr@plt+0x6754>
  408cfc:	sxtw	x22, w23
  408d00:	add	x22, x22, w26, sxtw
  408d04:	mov	w21, w23
  408d08:	ldrb	w20, [x24, x22]
  408d0c:	cmp	w20, #0x5c
  408d10:	b.eq	408bac <tigetstr@plt+0x658c>  // b.none
  408d14:	bl	402420 <__ctype_b_loc@plt>
  408d18:	and	x20, x20, #0xff
  408d1c:	ldr	x0, [x0]
  408d20:	ldrh	w0, [x0, x20, lsl #1]
  408d24:	tbz	w0, #3, 408bd0 <tigetstr@plt+0x65b0>
  408d28:	sub	x22, x22, #0x1
  408d2c:	subs	w21, w21, #0x1
  408d30:	b.ne	408d08 <tigetstr@plt+0x66e8>  // b.any
  408d34:	mov	w21, w25
  408d38:	b	408bd4 <tigetstr@plt+0x65b4>
  408d3c:	mov	x3, #0x1                   	// #1
  408d40:	sxtw	x0, w2
  408d44:	add	x0, x0, x3
  408d48:	add	x0, x24, x0
  408d4c:	mov	w1, w3
  408d50:	ldrb	w2, [x0, x3]
  408d54:	cbz	w2, 408d6c <tigetstr@plt+0x674c>
  408d58:	add	x3, x3, #0x1
  408d5c:	cmp	w2, #0x7d
  408d60:	b.ne	408d4c <tigetstr@plt+0x672c>  // b.any
  408d64:	add	w0, w1, #0x2
  408d68:	b	408c78 <tigetstr@plt+0x6658>
  408d6c:	mov	w0, #0x1                   	// #1
  408d70:	b	408c78 <tigetstr@plt+0x6658>
  408d74:	mov	w21, w25
  408d78:	b	408c84 <tigetstr@plt+0x6664>
  408d7c:	bl	4087b8 <tigetstr@plt+0x6198>
  408d80:	mov	w0, #0x1                   	// #1
  408d84:	strb	w0, [x28, #48]
  408d88:	str	wzr, [sp, #116]
  408d8c:	b	408cac <tigetstr@plt+0x668c>
  408d90:	cmp	w27, #0x0
  408d94:	b.le	408aa4 <tigetstr@plt+0x6484>
  408d98:	cbz	w26, 408a90 <tigetstr@plt+0x6470>
  408d9c:	add	x1, sp, #0xa0
  408da0:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  408da4:	add	x0, x0, #0x350
  408da8:	add	x0, x0, #0x10
  408dac:	bl	408768 <tigetstr@plt+0x6148>
  408db0:	b	408a90 <tigetstr@plt+0x6470>
  408db4:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  408db8:	ldr	x1, [x0, #720]
  408dbc:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  408dc0:	add	x0, x0, #0x350
  408dc4:	add	x0, x0, #0x10
  408dc8:	bl	408768 <tigetstr@plt+0x6148>
  408dcc:	b	408aa8 <tigetstr@plt+0x6488>
  408dd0:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  408dd4:	ldr	x1, [x0, #720]
  408dd8:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  408ddc:	add	x0, x0, #0x350
  408de0:	add	x0, x0, #0x10
  408de4:	bl	408768 <tigetstr@plt+0x6148>
  408de8:	b	4088d8 <tigetstr@plt+0x62b8>
  408dec:	stp	x29, x30, [sp, #-32]!
  408df0:	mov	x29, sp
  408df4:	str	x19, [sp, #16]
  408df8:	mov	x19, x0
  408dfc:	bl	402110 <strlen@plt>
  408e00:	mov	w2, #0x5                   	// #5
  408e04:	mov	w1, w0
  408e08:	mov	x0, x19
  408e0c:	bl	408800 <tigetstr@plt+0x61e0>
  408e10:	ldr	x19, [sp, #16]
  408e14:	ldp	x29, x30, [sp], #32
  408e18:	ret
  408e1c:	stp	x29, x30, [sp, #-32]!
  408e20:	mov	x29, sp
  408e24:	str	x19, [sp, #16]
  408e28:	mov	x19, x0
  408e2c:	mov	w0, #0x0                   	// #0
  408e30:	bl	402530 <_nc_get_hash_table@plt>
  408e34:	mov	x1, x0
  408e38:	mov	x0, x19
  408e3c:	bl	402560 <_nc_find_entry@plt>
  408e40:	cbz	x0, 408e60 <tigetstr@plt+0x6840>
  408e44:	ldr	w1, [x0, #8]
  408e48:	cmp	w1, #0x1
  408e4c:	b.eq	408ea0 <tigetstr@plt+0x6880>  // b.none
  408e50:	cmp	w1, #0x2
  408e54:	b.eq	408ed8 <tigetstr@plt+0x68b8>  // b.none
  408e58:	cbz	w1, 408e6c <tigetstr@plt+0x684c>
  408e5c:	mov	x0, #0x0                   	// #0
  408e60:	ldr	x19, [sp, #16]
  408e64:	ldp	x29, x30, [sp], #32
  408e68:	ret
  408e6c:	ldrsh	w1, [x0, #12]
  408e70:	mov	x0, #0x0                   	// #0
  408e74:	cmp	w1, #0x2b
  408e78:	b.gt	408e60 <tigetstr@plt+0x6840>
  408e7c:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  408e80:	add	x0, x0, #0xac8
  408e84:	ldrb	w2, [x0, w1, sxtw]
  408e88:	mov	x0, #0x0                   	// #0
  408e8c:	cbz	w2, 408e60 <tigetstr@plt+0x6840>
  408e90:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  408e94:	ldr	x0, [x0, #4032]
  408e98:	ldr	x0, [x0, w1, sxtw #3]
  408e9c:	b	408e60 <tigetstr@plt+0x6840>
  408ea0:	ldrsh	w1, [x0, #12]
  408ea4:	mov	x0, #0x0                   	// #0
  408ea8:	cmp	w1, #0x25
  408eac:	b.gt	408e60 <tigetstr@plt+0x6840>
  408eb0:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  408eb4:	add	x0, x0, #0xac8
  408eb8:	add	x0, x0, #0x30
  408ebc:	ldrb	w2, [x0, w1, sxtw]
  408ec0:	mov	x0, #0x0                   	// #0
  408ec4:	cbz	w2, 408e60 <tigetstr@plt+0x6840>
  408ec8:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  408ecc:	ldr	x0, [x0, #4056]
  408ed0:	ldr	x0, [x0, w1, sxtw #3]
  408ed4:	b	408e60 <tigetstr@plt+0x6840>
  408ed8:	ldrsh	w1, [x0, #12]
  408edc:	mov	x0, #0x0                   	// #0
  408ee0:	cmp	w1, #0x18f
  408ee4:	b.gt	408e60 <tigetstr@plt+0x6840>
  408ee8:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  408eec:	add	x0, x0, #0xac8
  408ef0:	add	x0, x0, #0x58
  408ef4:	ldrb	w2, [x0, w1, sxtw]
  408ef8:	mov	x0, #0x0                   	// #0
  408efc:	cbz	w2, 408e60 <tigetstr@plt+0x6840>
  408f00:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  408f04:	ldr	x0, [x0, #4008]
  408f08:	ldr	x0, [x0, w1, sxtw #3]
  408f0c:	b	408e60 <tigetstr@plt+0x6840>
  408f10:	stp	x29, x30, [sp, #-64]!
  408f14:	mov	x29, sp
  408f18:	stp	x19, x20, [sp, #16]
  408f1c:	stp	x21, x22, [sp, #32]
  408f20:	stp	x23, x24, [sp, #48]
  408f24:	mov	x22, x0
  408f28:	mov	w20, w1
  408f2c:	mov	w19, w2
  408f30:	mov	w21, w4
  408f34:	mov	w24, w5
  408f38:	mov	w23, w6
  408f3c:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  408f40:	add	x0, x0, #0x2b8
  408f44:	str	w4, [x0, #4]
  408f48:	str	w5, [x0, #8]
  408f4c:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  408f50:	add	x1, x1, #0x350
  408f54:	strb	w7, [x1, #56]
  408f58:	strb	w3, [x1, #49]
  408f5c:	ldrb	w0, [sp, #64]
  408f60:	strb	w0, [x1, #57]
  408f64:	ldr	w0, [sp, #72]
  408f68:	and	w0, w0, #0x3
  408f6c:	str	w0, [x1, #60]
  408f70:	cmp	w4, #0x0
  408f74:	cset	w0, le
  408f78:	strb	w0, [x1, #48]
  408f7c:	cbz	x22, 40904c <tigetstr@plt+0x6a2c>
  408f80:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  408f84:	add	x1, x1, #0x5e0
  408f88:	mov	x0, x22
  408f8c:	bl	402410 <strcmp@plt>
  408f90:	cbz	w0, 408fbc <tigetstr@plt+0x699c>
  408f94:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  408f98:	add	x1, x1, #0x5e8
  408f9c:	mov	x0, x22
  408fa0:	bl	402410 <strcmp@plt>
  408fa4:	cbz	w0, 408fbc <tigetstr@plt+0x699c>
  408fa8:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  408fac:	add	x1, x1, #0x5f0
  408fb0:	mov	x0, x22
  408fb4:	bl	402410 <strcmp@plt>
  408fb8:	cbnz	w0, 409058 <tigetstr@plt+0x6a38>
  408fbc:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  408fc0:	mov	w1, #0x1                   	// #1
  408fc4:	str	w1, [x0, #856]
  408fc8:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  408fcc:	str	w20, [x0, #900]
  408fd0:	cmp	w20, #0x3
  408fd4:	b.gt	4090d0 <tigetstr@plt+0x6ab0>
  408fd8:	cmp	w20, #0x1
  408fdc:	b.gt	4091ac <tigetstr@plt+0x6b8c>
  408fe0:	cbz	w20, 4090d8 <tigetstr@plt+0x6ab8>
  408fe4:	b.ne	409138 <tigetstr@plt+0x6b18>  // b.any
  408fe8:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  408fec:	add	x0, x0, #0x350
  408ff0:	adrp	x1, 421000 <tigetstr@plt+0x1e9e0>
  408ff4:	ldr	x1, [x1, #4040]
  408ff8:	str	x1, [x0, #64]
  408ffc:	adrp	x1, 421000 <tigetstr@plt+0x1e9e0>
  409000:	ldr	x1, [x1, #3976]
  409004:	str	x1, [x0, #72]
  409008:	adrp	x1, 421000 <tigetstr@plt+0x1e9e0>
  40900c:	ldr	x1, [x1, #3888]
  409010:	str	x1, [x0, #80]
  409014:	cmp	w21, #0x0
  409018:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40901c:	add	x1, x0, #0x5d8
  409020:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  409024:	add	x0, x0, #0x20
  409028:	ccmp	w24, #0x1, #0x4, gt
  40902c:	csel	x0, x0, x1, gt
  409030:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  409034:	add	x2, x1, #0x2c8
  409038:	str	x0, [x2, #8]
  40903c:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  409040:	add	x0, x0, #0x610
  409044:	str	x0, [x1, #712]
  409048:	b	409138 <tigetstr@plt+0x6b18>
  40904c:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  409050:	str	wzr, [x0, #856]
  409054:	b	408fc8 <tigetstr@plt+0x69a8>
  409058:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  40905c:	add	x1, x1, #0x5f8
  409060:	mov	x0, x22
  409064:	bl	402410 <strcmp@plt>
  409068:	cbnz	w0, 40907c <tigetstr@plt+0x6a5c>
  40906c:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  409070:	mov	w1, #0x2                   	// #2
  409074:	str	w1, [x0, #856]
  409078:	b	408fc8 <tigetstr@plt+0x69a8>
  40907c:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  409080:	add	x1, x1, #0x600
  409084:	mov	x0, x22
  409088:	bl	402410 <strcmp@plt>
  40908c:	cbnz	w0, 4090a0 <tigetstr@plt+0x6a80>
  409090:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  409094:	mov	w1, #0x3                   	// #3
  409098:	str	w1, [x0, #856]
  40909c:	b	408fc8 <tigetstr@plt+0x69a8>
  4090a0:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  4090a4:	add	x1, x1, #0x608
  4090a8:	mov	x0, x22
  4090ac:	bl	402410 <strcmp@plt>
  4090b0:	cbnz	w0, 4090c4 <tigetstr@plt+0x6aa4>
  4090b4:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  4090b8:	mov	w1, #0x4                   	// #4
  4090bc:	str	w1, [x0, #856]
  4090c0:	b	408fc8 <tigetstr@plt+0x69a8>
  4090c4:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  4090c8:	str	wzr, [x0, #856]
  4090cc:	b	408fc8 <tigetstr@plt+0x69a8>
  4090d0:	cmp	w20, #0x4
  4090d4:	b.ne	409138 <tigetstr@plt+0x6b18>  // b.any
  4090d8:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  4090dc:	add	x0, x0, #0x350
  4090e0:	adrp	x1, 421000 <tigetstr@plt+0x1e9e0>
  4090e4:	ldr	x1, [x1, #3920]
  4090e8:	str	x1, [x0, #64]
  4090ec:	adrp	x1, 421000 <tigetstr@plt+0x1e9e0>
  4090f0:	ldr	x1, [x1, #4064]
  4090f4:	str	x1, [x0, #72]
  4090f8:	adrp	x1, 421000 <tigetstr@plt+0x1e9e0>
  4090fc:	ldr	x1, [x1, #4000]
  409100:	str	x1, [x0, #80]
  409104:	cmp	w21, #0x0
  409108:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40910c:	add	x1, x0, #0x5d8
  409110:	adrp	x0, 40c000 <tigetstr@plt+0x99e0>
  409114:	add	x0, x0, #0x20
  409118:	ccmp	w24, #0x1, #0x4, gt
  40911c:	csel	x0, x0, x1, gt
  409120:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  409124:	add	x2, x1, #0x2c8
  409128:	str	x0, [x2, #8]
  40912c:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  409130:	add	x0, x0, #0x610
  409134:	str	x0, [x1, #712]
  409138:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40913c:	mov	w1, #0x8                   	// #8
  409140:	str	w1, [x0, #696]
  409144:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  409148:	str	w19, [x0, #936]
  40914c:	cmp	w19, #0x3
  409150:	b.eq	4092c4 <tigetstr@plt+0x6ca4>  // b.none
  409154:	b.gt	4091fc <tigetstr@plt+0x6bdc>
  409158:	cmp	w19, #0x1
  40915c:	b.eq	409234 <tigetstr@plt+0x6c14>  // b.none
  409160:	cmp	w19, #0x2
  409164:	b.ne	409194 <tigetstr@plt+0x6b74>  // b.any
  409168:	cbnz	w23, 40929c <tigetstr@plt+0x6c7c>
  40916c:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  409170:	add	x1, x1, #0x350
  409174:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  409178:	add	x0, x0, #0xac8
  40917c:	add	x2, x0, #0x240
  409180:	str	x2, [x1, #96]
  409184:	add	x2, x0, #0x2f0
  409188:	str	x2, [x1, #104]
  40918c:	add	x0, x0, #0x390
  409190:	str	x0, [x1, #112]
  409194:	cbnz	w23, 40925c <tigetstr@plt+0x6c3c>
  409198:	ldp	x19, x20, [sp, #16]
  40919c:	ldp	x21, x22, [sp, #32]
  4091a0:	ldp	x23, x24, [sp, #48]
  4091a4:	ldp	x29, x30, [sp], #64
  4091a8:	ret
  4091ac:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  4091b0:	add	x0, x0, #0x350
  4091b4:	adrp	x1, 421000 <tigetstr@plt+0x1e9e0>
  4091b8:	ldr	x1, [x1, #4032]
  4091bc:	str	x1, [x0, #64]
  4091c0:	adrp	x1, 421000 <tigetstr@plt+0x1e9e0>
  4091c4:	ldr	x1, [x1, #4056]
  4091c8:	str	x1, [x0, #72]
  4091cc:	adrp	x1, 421000 <tigetstr@plt+0x1e9e0>
  4091d0:	ldr	x1, [x1, #4008]
  4091d4:	str	x1, [x0, #80]
  4091d8:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  4091dc:	add	x2, x1, #0x2c8
  4091e0:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4091e4:	add	x0, x0, #0x618
  4091e8:	str	x0, [x2, #8]
  4091ec:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4091f0:	add	x0, x0, #0x620
  4091f4:	str	x0, [x1, #712]
  4091f8:	b	409138 <tigetstr@plt+0x6b18>
  4091fc:	cmp	w19, #0x4
  409200:	b.ne	409194 <tigetstr@plt+0x6b74>  // b.any
  409204:	cbnz	w23, 40931c <tigetstr@plt+0x6cfc>
  409208:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  40920c:	add	x1, x1, #0x350
  409210:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  409214:	add	x0, x0, #0xbc8
  409218:	add	x2, x0, #0xd0
  40921c:	str	x2, [x1, #96]
  409220:	add	x2, x0, #0x180
  409224:	str	x2, [x1, #104]
  409228:	add	x0, x0, #0x220
  40922c:	str	x0, [x1, #112]
  409230:	b	409194 <tigetstr@plt+0x6b74>
  409234:	cbz	w23, 409198 <tigetstr@plt+0x6b78>
  409238:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  40923c:	ldr	x0, [x0, #3968]
  409240:	ldr	x2, [x0]
  409244:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  409248:	add	x1, x1, #0x628
  40924c:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  409250:	ldr	x0, [x0, #3856]
  409254:	ldr	x0, [x0]
  409258:	bl	4025e0 <fprintf@plt>
  40925c:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  409260:	add	x0, x0, #0x350
  409264:	ldr	w5, [x0, #52]
  409268:	ldr	w4, [x0, #8]
  40926c:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  409270:	ldr	w3, [x0, #700]
  409274:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  409278:	ldr	x0, [x0, #3968]
  40927c:	ldr	x2, [x0]
  409280:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  409284:	add	x1, x1, #0x6c8
  409288:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  40928c:	ldr	x0, [x0, #3856]
  409290:	ldr	x0, [x0]
  409294:	bl	4025e0 <fprintf@plt>
  409298:	b	409198 <tigetstr@plt+0x6b78>
  40929c:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  4092a0:	ldr	x0, [x0, #3968]
  4092a4:	ldr	x2, [x0]
  4092a8:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  4092ac:	add	x1, x1, #0x650
  4092b0:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  4092b4:	ldr	x0, [x0, #3856]
  4092b8:	ldr	x0, [x0]
  4092bc:	bl	4025e0 <fprintf@plt>
  4092c0:	b	40916c <tigetstr@plt+0x6b4c>
  4092c4:	cbnz	w23, 4092f4 <tigetstr@plt+0x6cd4>
  4092c8:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  4092cc:	add	x1, x1, #0x350
  4092d0:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4092d4:	add	x0, x0, #0xac8
  4092d8:	add	x2, x0, #0xa08
  4092dc:	str	x2, [x1, #96]
  4092e0:	add	x2, x0, #0xab8
  4092e4:	str	x2, [x1, #104]
  4092e8:	add	x0, x0, #0xb58
  4092ec:	str	x0, [x1, #112]
  4092f0:	b	409194 <tigetstr@plt+0x6b74>
  4092f4:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  4092f8:	ldr	x0, [x0, #3968]
  4092fc:	ldr	x2, [x0]
  409300:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  409304:	add	x1, x1, #0x678
  409308:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  40930c:	ldr	x0, [x0, #3856]
  409310:	ldr	x0, [x0]
  409314:	bl	4025e0 <fprintf@plt>
  409318:	b	4092c8 <tigetstr@plt+0x6ca8>
  40931c:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  409320:	ldr	x0, [x0, #3968]
  409324:	ldr	x2, [x0]
  409328:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  40932c:	add	x1, x1, #0x6a0
  409330:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  409334:	ldr	x0, [x0, #3856]
  409338:	ldr	x0, [x0]
  40933c:	bl	4025e0 <fprintf@plt>
  409340:	b	409208 <tigetstr@plt+0x6be8>
  409344:	stp	x29, x30, [sp, #-80]!
  409348:	mov	x29, sp
  40934c:	stp	x19, x20, [sp, #16]
  409350:	stp	x23, x24, [sp, #48]
  409354:	stp	x25, x26, [sp, #64]
  409358:	mov	x20, x0
  40935c:	bl	402110 <strlen@plt>
  409360:	mov	x26, x0
  409364:	cmp	w0, #0x1
  409368:	b.le	409408 <tigetstr@plt+0x6de8>
  40936c:	stp	x21, x22, [sp, #32]
  409370:	mov	x19, x20
  409374:	sub	w21, w0, #0x2
  409378:	add	x20, x20, #0x1
  40937c:	add	x21, x21, x20
  409380:	mov	w23, #0x0                   	// #0
  409384:	adrp	x22, 40e000 <tigetstr@plt+0xb9e0>
  409388:	add	x22, x22, #0x6f8
  40938c:	mov	x20, #0x2                   	// #2
  409390:	mov	w25, #0x1                   	// #1
  409394:	adrp	x24, 40e000 <tigetstr@plt+0xb9e0>
  409398:	add	x24, x24, #0x700
  40939c:	b	4093b0 <tigetstr@plt+0x6d90>
  4093a0:	mov	w23, w25
  4093a4:	add	x19, x19, #0x1
  4093a8:	cmp	x19, x21
  4093ac:	b.eq	4093e0 <tigetstr@plt+0x6dc0>  // b.none
  4093b0:	mov	x2, x20
  4093b4:	mov	x1, x22
  4093b8:	mov	x0, x19
  4093bc:	bl	402250 <strncmp@plt>
  4093c0:	cbz	w0, 4093a0 <tigetstr@plt+0x6d80>
  4093c4:	mov	x2, x20
  4093c8:	mov	x1, x24
  4093cc:	mov	x0, x19
  4093d0:	bl	402250 <strncmp@plt>
  4093d4:	cbnz	w0, 4093a4 <tigetstr@plt+0x6d84>
  4093d8:	ldp	x21, x22, [sp, #32]
  4093dc:	b	4093f0 <tigetstr@plt+0x6dd0>
  4093e0:	ldp	x21, x22, [sp, #32]
  4093e4:	cmp	w26, #0x32
  4093e8:	cset	w0, gt
  4093ec:	and	w23, w23, w0
  4093f0:	mov	w0, w23
  4093f4:	ldp	x19, x20, [sp, #16]
  4093f8:	ldp	x23, x24, [sp, #48]
  4093fc:	ldp	x25, x26, [sp, #64]
  409400:	ldp	x29, x30, [sp], #80
  409404:	ret
  409408:	mov	w23, #0x0                   	// #0
  40940c:	b	4093e4 <tigetstr@plt+0x6dc4>
  409410:	stp	x29, x30, [sp, #-112]!
  409414:	mov	x29, sp
  409418:	stp	x19, x20, [sp, #16]
  40941c:	stp	x21, x22, [sp, #32]
  409420:	stp	x23, x24, [sp, #48]
  409424:	stp	x25, x26, [sp, #64]
  409428:	mov	x26, x0
  40942c:	str	x1, [sp, #104]
  409430:	mov	x19, x2
  409434:	mov	w23, w3
  409438:	mov	x0, x2
  40943c:	bl	409344 <tigetstr@plt+0x6d24>
  409440:	and	w22, w0, #0xff
  409444:	ldrb	w0, [x19]
  409448:	cbz	w0, 4098a8 <tigetstr@plt+0x7288>
  40944c:	stp	x27, x28, [sp, #80]
  409450:	mov	w20, #0x0                   	// #0
  409454:	adrp	x24, 422000 <tigetstr@plt+0x1f9e0>
  409458:	add	x24, x24, #0x350
  40945c:	add	x21, x24, #0x78
  409460:	adrp	x25, 40e000 <tigetstr@plt+0xb9e0>
  409464:	add	x25, x25, #0x708
  409468:	b	409558 <tigetstr@plt+0x6f38>
  40946c:	cmp	w0, #0x20
  409470:	b.ne	409490 <tigetstr@plt+0x6e70>  // b.any
  409474:	mov	x2, #0x2                   	// #2
  409478:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  40947c:	add	x1, x1, #0x5a0
  409480:	mov	x0, x21
  409484:	bl	408660 <tigetstr@plt+0x6040>
  409488:	add	x19, x19, #0x1
  40948c:	b	409550 <tigetstr@plt+0x6f30>
  409490:	mov	w20, #0x0                   	// #0
  409494:	b	409538 <tigetstr@plt+0x6f18>
  409498:	cmp	w0, #0x3f
  40949c:	b.ne	409518 <tigetstr@plt+0x6ef8>  // b.any
  4094a0:	cbz	w20, 409538 <tigetstr@plt+0x6f18>
  4094a4:	ldr	x0, [x21]
  4094a8:	ldr	x1, [x21, #8]
  4094ac:	add	x0, x0, x1
  4094b0:	mov	w1, #0xa                   	// #10
  4094b4:	sturb	w1, [x0, #-1]
  4094b8:	ldrb	w0, [x19]
  4094bc:	cmp	w0, #0x65
  4094c0:	b.eq	409608 <tigetstr@plt+0x6fe8>  // b.none
  4094c4:	add	w28, w23, #0x1
  4094c8:	mov	w1, w28
  4094cc:	mov	x0, x21
  4094d0:	bl	408700 <tigetstr@plt+0x60e0>
  4094d4:	mov	x2, #0x1                   	// #1
  4094d8:	mov	x1, x25
  4094dc:	mov	x0, x21
  4094e0:	bl	408660 <tigetstr@plt+0x6040>
  4094e4:	mov	x2, #0x1                   	// #1
  4094e8:	mov	x1, x19
  4094ec:	mov	x0, x21
  4094f0:	bl	408660 <tigetstr@plt+0x6040>
  4094f4:	mov	x27, x19
  4094f8:	ldrb	w0, [x27], #1
  4094fc:	cmp	w0, #0x3f
  409500:	b.eq	409698 <tigetstr@plt+0x7078>  // b.none
  409504:	cmp	w23, #0x1
  409508:	b.eq	4096f0 <tigetstr@plt+0x70d0>  // b.none
  40950c:	mov	x19, x27
  409510:	mov	w20, #0x0                   	// #0
  409514:	b	409550 <tigetstr@plt+0x6f30>
  409518:	mov	w20, #0x0                   	// #0
  40951c:	b	409538 <tigetstr@plt+0x6f18>
  409520:	cmp	w0, #0x70
  409524:	b.eq	4097f0 <tigetstr@plt+0x71d0>  // b.none
  409528:	b.ls	4095b0 <tigetstr@plt+0x6f90>  // b.plast
  40952c:	cmp	w0, #0x74
  409530:	b.eq	4094a0 <tigetstr@plt+0x6e80>  // b.none
  409534:	mov	w20, #0x0                   	// #0
  409538:	add	x27, x19, #0x1
  40953c:	mov	x2, #0x1                   	// #1
  409540:	mov	x1, x19
  409544:	mov	x0, x21
  409548:	bl	408660 <tigetstr@plt+0x6040>
  40954c:	mov	x19, x27
  409550:	ldrb	w0, [x19]
  409554:	cbz	w0, 4098a4 <tigetstr@plt+0x7284>
  409558:	cmp	w0, #0x5c
  40955c:	b.eq	4095e8 <tigetstr@plt+0x6fc8>  // b.none
  409560:	b.hi	409520 <tigetstr@plt+0x6f00>  // b.pmore
  409564:	cmp	w0, #0x25
  409568:	b.eq	409884 <tigetstr@plt+0x7264>  // b.none
  40956c:	b.ls	40946c <tigetstr@plt+0x6e4c>  // b.plast
  409570:	cmp	w0, #0x3b
  409574:	b.ne	409498 <tigetstr@plt+0x6e78>  // b.any
  409578:	cbz	w20, 409538 <tigetstr@plt+0x6f18>
  40957c:	cmp	w23, #0x1
  409580:	b.gt	40972c <tigetstr@plt+0x710c>
  409584:	ldrb	w20, [x24, #57]
  409588:	cbz	w20, 409538 <tigetstr@plt+0x6f18>
  40958c:	ldr	x0, [x26]
  409590:	bl	402100 <_nc_first_name@plt>
  409594:	ldr	x2, [sp, #104]
  409598:	mov	x1, x0
  40959c:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4095a0:	add	x0, x0, #0x738
  4095a4:	bl	402480 <_nc_warning@plt>
  4095a8:	mov	w20, #0x0                   	// #0
  4095ac:	b	409538 <tigetstr@plt+0x6f18>
  4095b0:	cmp	w0, #0x5e
  4095b4:	b.ne	4095d8 <tigetstr@plt+0x6fb8>  // b.any
  4095b8:	add	x20, x19, #0x1
  4095bc:	mov	x2, #0x1                   	// #1
  4095c0:	mov	x1, x19
  4095c4:	mov	x0, x21
  4095c8:	bl	408660 <tigetstr@plt+0x6040>
  4095cc:	mov	x19, x20
  4095d0:	mov	w20, #0x0                   	// #0
  4095d4:	b	409538 <tigetstr@plt+0x6f18>
  4095d8:	cmp	w0, #0x65
  4095dc:	b.eq	4094a0 <tigetstr@plt+0x6e80>  // b.none
  4095e0:	mov	w20, #0x0                   	// #0
  4095e4:	b	409538 <tigetstr@plt+0x6f18>
  4095e8:	add	x20, x19, #0x1
  4095ec:	mov	x2, #0x1                   	// #1
  4095f0:	mov	x1, x19
  4095f4:	mov	x0, x21
  4095f8:	bl	408660 <tigetstr@plt+0x6040>
  4095fc:	mov	x19, x20
  409600:	mov	w20, #0x0                   	// #0
  409604:	b	409538 <tigetstr@plt+0x6f18>
  409608:	mov	w1, w23
  40960c:	mov	x0, x21
  409610:	bl	408700 <tigetstr@plt+0x60e0>
  409614:	mov	x2, #0x1                   	// #1
  409618:	mov	x1, x25
  40961c:	mov	x0, x21
  409620:	bl	408660 <tigetstr@plt+0x6040>
  409624:	mov	x2, #0x1                   	// #1
  409628:	mov	x1, x19
  40962c:	mov	x0, x21
  409630:	bl	408660 <tigetstr@plt+0x6040>
  409634:	add	x27, x19, #0x1
  409638:	mov	x0, x27
  40963c:	bl	409344 <tigetstr@plt+0x6d24>
  409640:	ands	w22, w0, #0xff
  409644:	b.ne	409898 <tigetstr@plt+0x7278>  // b.any
  409648:	ldrb	w0, [x19, #1]
  40964c:	cmp	w0, #0x0
  409650:	cset	w20, ne  // ne = any
  409654:	cmp	w0, #0x25
  409658:	csel	w20, w20, wzr, ne  // ne = any
  40965c:	cbnz	w20, 40966c <tigetstr@plt+0x704c>
  409660:	mov	w22, w20
  409664:	mov	x19, x27
  409668:	b	409550 <tigetstr@plt+0x6f30>
  40966c:	mov	x2, #0x1                   	// #1
  409670:	adrp	x1, 40b000 <tigetstr@plt+0x89e0>
  409674:	add	x1, x1, #0xd08
  409678:	mov	x0, x21
  40967c:	bl	408660 <tigetstr@plt+0x6040>
  409680:	add	w1, w23, #0x1
  409684:	mov	x0, x21
  409688:	bl	408700 <tigetstr@plt+0x60e0>
  40968c:	mov	w20, w22
  409690:	mov	x19, x27
  409694:	b	409550 <tigetstr@plt+0x6f30>
  409698:	mov	w3, w28
  40969c:	mov	x2, x27
  4096a0:	ldr	x1, [sp, #104]
  4096a4:	mov	x0, x26
  4096a8:	bl	409410 <tigetstr@plt+0x6df0>
  4096ac:	mov	x19, x0
  4096b0:	ldrb	w0, [x0]
  4096b4:	cmp	w0, #0x0
  4096b8:	cset	w20, ne  // ne = any
  4096bc:	cmp	w0, #0x25
  4096c0:	csel	w20, w20, wzr, ne  // ne = any
  4096c4:	cbz	w20, 409550 <tigetstr@plt+0x6f30>
  4096c8:	mov	x2, #0x1                   	// #1
  4096cc:	adrp	x1, 40b000 <tigetstr@plt+0x89e0>
  4096d0:	add	x1, x1, #0xd08
  4096d4:	mov	x0, x21
  4096d8:	bl	408660 <tigetstr@plt+0x6040>
  4096dc:	mov	w1, w28
  4096e0:	mov	x0, x21
  4096e4:	bl	408700 <tigetstr@plt+0x60e0>
  4096e8:	mov	w20, #0x0                   	// #0
  4096ec:	b	409550 <tigetstr@plt+0x6f30>
  4096f0:	ldrb	w20, [x24, #57]
  4096f4:	cbnz	w20, 409700 <tigetstr@plt+0x70e0>
  4096f8:	mov	x19, x27
  4096fc:	b	409550 <tigetstr@plt+0x6f30>
  409700:	ldr	x0, [x26]
  409704:	bl	402100 <_nc_first_name@plt>
  409708:	ldr	x3, [sp, #104]
  40970c:	ldrb	w2, [x19, #1]
  409710:	mov	x1, x0
  409714:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  409718:	add	x0, x0, #0x710
  40971c:	bl	402480 <_nc_warning@plt>
  409720:	mov	x19, x27
  409724:	mov	w20, #0x0                   	// #0
  409728:	b	409550 <tigetstr@plt+0x6f30>
  40972c:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  409730:	add	x0, x0, #0x350
  409734:	add	x20, x0, #0x78
  409738:	ldr	x0, [x0, #120]
  40973c:	ldr	x1, [x20, #8]
  409740:	add	x0, x0, x1
  409744:	mov	w1, #0xa                   	// #10
  409748:	sturb	w1, [x0, #-1]
  40974c:	mov	w1, w23
  409750:	mov	x0, x20
  409754:	bl	408700 <tigetstr@plt+0x60e0>
  409758:	mov	x2, #0x1                   	// #1
  40975c:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  409760:	add	x1, x1, #0x708
  409764:	mov	x0, x20
  409768:	bl	408660 <tigetstr@plt+0x6040>
  40976c:	add	x21, x19, #0x1
  409770:	mov	x2, #0x1                   	// #1
  409774:	mov	x1, x19
  409778:	mov	x0, x20
  40977c:	bl	408660 <tigetstr@plt+0x6040>
  409780:	ldrb	w0, [x19, #1]
  409784:	cmp	w0, #0x25
  409788:	b.eq	409798 <tigetstr@plt+0x7178>  // b.none
  40978c:	mov	x19, x21
  409790:	ldp	x27, x28, [sp, #80]
  409794:	b	4098a8 <tigetstr@plt+0x7288>
  409798:	ldrb	w1, [x19, #2]
  40979c:	mov	x19, x21
  4097a0:	cbz	w1, 4098c4 <tigetstr@plt+0x72a4>
  4097a4:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  4097a8:	add	x0, x0, #0x730
  4097ac:	bl	402490 <strchr@plt>
  4097b0:	cbz	x0, 4097bc <tigetstr@plt+0x719c>
  4097b4:	ldp	x27, x28, [sp, #80]
  4097b8:	b	4098a8 <tigetstr@plt+0x7288>
  4097bc:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  4097c0:	add	x1, x1, #0x350
  4097c4:	mov	x0, x20
  4097c8:	ldr	x2, [x1, #120]
  4097cc:	ldr	x1, [x20, #8]
  4097d0:	add	x3, x1, #0x1
  4097d4:	str	x3, [x20, #8]
  4097d8:	mov	w3, #0xa                   	// #10
  4097dc:	strb	w3, [x2, x1]
  4097e0:	mov	w1, w23
  4097e4:	bl	408700 <tigetstr@plt+0x60e0>
  4097e8:	ldp	x27, x28, [sp, #80]
  4097ec:	b	4098a8 <tigetstr@plt+0x7288>
  4097f0:	and	w20, w20, w22
  4097f4:	mov	w22, w20
  4097f8:	cbz	w20, 409538 <tigetstr@plt+0x6f18>
  4097fc:	ldr	x27, [x21, #8]
  409800:	cmp	x27, #0x1
  409804:	b.ls	409820 <tigetstr@plt+0x7200>  // b.plast
  409808:	sub	x20, x27, #0x1
  40980c:	ldr	x22, [x21]
  409810:	mov	x1, x25
  409814:	add	x0, x22, x20
  409818:	bl	402410 <strcmp@plt>
  40981c:	cbz	w0, 409858 <tigetstr@plt+0x7238>
  409820:	ldr	x0, [x21]
  409824:	add	x27, x0, x27
  409828:	mov	w0, #0xa                   	// #10
  40982c:	sturb	w0, [x27, #-1]
  409830:	add	w1, w23, #0x1
  409834:	mov	x0, x21
  409838:	bl	408700 <tigetstr@plt+0x60e0>
  40983c:	mov	x2, #0x1                   	// #1
  409840:	mov	x1, x25
  409844:	mov	x0, x21
  409848:	bl	408660 <tigetstr@plt+0x6040>
  40984c:	mov	w22, #0x0                   	// #0
  409850:	mov	w20, #0x0                   	// #0
  409854:	b	409538 <tigetstr@plt+0x6f18>
  409858:	subs	x20, x20, #0x1
  40985c:	b.eq	409878 <tigetstr@plt+0x7258>  // b.none
  409860:	ldrb	w0, [x22, x20]
  409864:	cmp	w0, #0xa
  409868:	b.eq	40988c <tigetstr@plt+0x726c>  // b.none
  40986c:	cmp	w0, #0x9
  409870:	b.eq	409858 <tigetstr@plt+0x7238>  // b.none
  409874:	b	409820 <tigetstr@plt+0x7200>
  409878:	mov	w22, #0x0                   	// #0
  40987c:	mov	w20, #0x0                   	// #0
  409880:	b	409538 <tigetstr@plt+0x6f18>
  409884:	mov	w20, #0x1                   	// #1
  409888:	b	409538 <tigetstr@plt+0x6f18>
  40988c:	mov	w22, #0x0                   	// #0
  409890:	mov	w20, #0x0                   	// #0
  409894:	b	409538 <tigetstr@plt+0x6f18>
  409898:	mov	x19, x27
  40989c:	mov	w20, #0x0                   	// #0
  4098a0:	b	409550 <tigetstr@plt+0x6f30>
  4098a4:	ldp	x27, x28, [sp, #80]
  4098a8:	mov	x0, x19
  4098ac:	ldp	x19, x20, [sp, #16]
  4098b0:	ldp	x21, x22, [sp, #32]
  4098b4:	ldp	x23, x24, [sp, #48]
  4098b8:	ldp	x25, x26, [sp, #64]
  4098bc:	ldp	x29, x30, [sp], #112
  4098c0:	ret
  4098c4:	ldp	x27, x28, [sp, #80]
  4098c8:	b	4098a8 <tigetstr@plt+0x7288>
  4098cc:	mov	x12, #0x10d0                	// #4304
  4098d0:	sub	sp, sp, x12
  4098d4:	stp	x29, x30, [sp]
  4098d8:	mov	x29, sp
  4098dc:	stp	x19, x20, [sp, #16]
  4098e0:	stp	x21, x22, [sp, #32]
  4098e4:	stp	x23, x24, [sp, #48]
  4098e8:	stp	x25, x26, [sp, #64]
  4098ec:	stp	x27, x28, [sp, #80]
  4098f0:	mov	x19, x0
  4098f4:	mov	x25, x1
  4098f8:	mov	w20, w2
  4098fc:	str	w3, [sp, #156]
  409900:	str	w4, [sp, #152]
  409904:	str	w5, [sp, #140]
  409908:	cbz	x1, 409960 <tigetstr@plt+0x7340>
  40990c:	mov	x1, #0x0                   	// #0
  409910:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  409914:	add	x0, x0, #0x350
  409918:	add	x0, x0, #0x10
  40991c:	bl	408768 <tigetstr@plt+0x6148>
  409920:	cbz	w20, 409974 <tigetstr@plt+0x7354>
  409924:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  409928:	ldr	w1, [x0, #696]
  40992c:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  409930:	str	w1, [x0, #892]
  409934:	ldrh	w0, [x19, #56]
  409938:	cbz	w0, 409b04 <tigetstr@plt+0x74e4>
  40993c:	str	wzr, [sp, #108]
  409940:	str	wzr, [sp, #112]
  409944:	mov	w21, #0x0                   	// #0
  409948:	adrp	x24, 422000 <tigetstr@plt+0x1f9e0>
  40994c:	add	x24, x24, #0x350
  409950:	add	x27, sp, #0xb8
  409954:	adrp	x28, 421000 <tigetstr@plt+0x1e9e0>
  409958:	ldr	x28, [x28, #3912]
  40995c:	b	409a68 <tigetstr@plt+0x7448>
  409960:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  409964:	str	x19, [x0, #848]
  409968:	adrp	x25, 408000 <tigetstr@plt+0x59e0>
  40996c:	add	x25, x25, #0x1dc
  409970:	b	40990c <tigetstr@plt+0x72ec>
  409974:	ldr	x1, [x19]
  409978:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40997c:	add	x0, x0, #0x350
  409980:	add	x0, x0, #0x10
  409984:	bl	408768 <tigetstr@plt+0x6148>
  409988:	ldr	w0, [sp, #152]
  40998c:	cbnz	w0, 4099c0 <tigetstr@plt+0x73a0>
  409990:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  409994:	ldr	x1, [x0, #864]
  409998:	ldrb	w0, [x1]
  40999c:	cbz	w0, 4099c0 <tigetstr@plt+0x73a0>
  4099a0:	mov	w2, #0x3d                  	// #61
  4099a4:	b	4099b0 <tigetstr@plt+0x7390>
  4099a8:	ldrb	w0, [x1, #1]!
  4099ac:	cbz	w0, 4099c0 <tigetstr@plt+0x73a0>
  4099b0:	cmp	w0, #0x3a
  4099b4:	b.ne	4099a8 <tigetstr@plt+0x7388>  // b.any
  4099b8:	strb	w2, [x1]
  4099bc:	b	4099a8 <tigetstr@plt+0x7388>
  4099c0:	adrp	x20, 422000 <tigetstr@plt+0x1f9e0>
  4099c4:	add	x20, x20, #0x350
  4099c8:	add	x21, x20, #0x10
  4099cc:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  4099d0:	ldr	x1, [x0, #720]
  4099d4:	mov	x0, x21
  4099d8:	bl	408768 <tigetstr@plt+0x6148>
  4099dc:	ldr	x0, [x20, #24]
  4099e0:	str	w0, [x20, #44]
  4099e4:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  4099e8:	ldr	w0, [x0, #704]
  4099ec:	cmp	w0, #0x1
  4099f0:	b.le	409934 <tigetstr@plt+0x7314>
  4099f4:	bl	4087b8 <tigetstr@plt+0x6198>
  4099f8:	b	409934 <tigetstr@plt+0x7314>
  4099fc:	mov	w20, w21
  409a00:	mov	w1, w20
  409a04:	cmp	w20, #0x2b
  409a08:	b.le	40a6a4 <tigetstr@plt+0x8084>
  409a0c:	ldrh	w1, [x19, #62]
  409a10:	sub	w0, w0, w1
  409a14:	sub	w0, w20, w0
  409a18:	ldr	x1, [x19, #48]
  409a1c:	ldr	x26, [x1, w0, sxtw #3]
  409a20:	mov	w1, w20
  409a24:	mov	w0, #0x0                   	// #0
  409a28:	bl	40824c <tigetstr@plt+0x5c2c>
  409a2c:	ands	w22, w0, #0xff
  409a30:	b.eq	409a58 <tigetstr@plt+0x7438>  // b.none
  409a34:	ldr	w0, [x24, #52]
  409a38:	cmp	w0, #0x1
  409a3c:	b.ls	409a88 <tigetstr@plt+0x7468>  // b.plast
  409a40:	mov	w1, w20
  409a44:	mov	w0, #0x0                   	// #0
  409a48:	blr	x25
  409a4c:	mov	w23, w0
  409a50:	cmn	w0, #0x1
  409a54:	b.ne	409ab8 <tigetstr@plt+0x7498>  // b.any
  409a58:	add	w21, w21, #0x1
  409a5c:	ldrh	w0, [x19, #56]
  409a60:	cmp	w0, w21
  409a64:	b.ls	409b0c <tigetstr@plt+0x74ec>  // b.plast
  409a68:	cmp	w21, #0x2b
  409a6c:	b.hi	4099fc <tigetstr@plt+0x73dc>  // b.pmore
  409a70:	ldr	w1, [x24, #88]
  409a74:	cmp	w1, #0x1
  409a78:	b.eq	40a69c <tigetstr@plt+0x807c>  // b.none
  409a7c:	ldr	x1, [x24, #96]
  409a80:	ldr	w20, [x1, w21, uxtw #2]
  409a84:	b	409a00 <tigetstr@plt+0x73e0>
  409a88:	ldr	w0, [x24, #88]
  409a8c:	cmp	w0, #0x3
  409a90:	b.eq	409a40 <tigetstr@plt+0x7420>  // b.none
  409a94:	ldrb	w0, [x28]
  409a98:	cbnz	w0, 409a40 <tigetstr@plt+0x7420>
  409a9c:	ldrb	w0, [x26]
  409aa0:	cmp	w0, #0x4f
  409aa4:	b.ne	409a40 <tigetstr@plt+0x7420>  // b.any
  409aa8:	ldrb	w0, [x26, #1]
  409aac:	cmp	w0, #0x54
  409ab0:	b.ne	409a40 <tigetstr@plt+0x7420>  // b.any
  409ab4:	b	409a58 <tigetstr@plt+0x7438>
  409ab8:	mov	x1, x26
  409abc:	mov	x0, x27
  409ac0:	bl	4024d0 <strcpy@plt>
  409ac4:	cmp	w23, #0x0
  409ac8:	b.le	409af0 <tigetstr@plt+0x74d0>
  409acc:	add	w20, w20, #0x1
  409ad0:	ldr	w0, [sp, #112]
  409ad4:	cmp	w0, w20
  409ad8:	csel	w0, w0, w20, cs  // cs = hs, nlast
  409adc:	str	w0, [sp, #112]
  409ae0:	mov	x0, x27
  409ae4:	bl	408dec <tigetstr@plt+0x67cc>
  409ae8:	str	w22, [sp, #108]
  409aec:	b	409a58 <tigetstr@plt+0x7438>
  409af0:	mov	x0, x27
  409af4:	bl	402110 <strlen@plt>
  409af8:	mov	w1, #0x40                  	// #64
  409afc:	strh	w1, [x27, x0]
  409b00:	b	409ae0 <tigetstr@plt+0x74c0>
  409b04:	str	wzr, [sp, #108]
  409b08:	str	wzr, [sp, #112]
  409b0c:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  409b10:	ldr	w1, [x0, #892]
  409b14:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  409b18:	ldr	w0, [x0, #696]
  409b1c:	cmp	w1, w0
  409b20:	b.eq	40a68c <tigetstr@plt+0x806c>  // b.none
  409b24:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  409b28:	ldr	w0, [x0, #704]
  409b2c:	cmp	w0, #0x1
  409b30:	b.gt	409b64 <tigetstr@plt+0x7544>
  409b34:	ldrh	w0, [x19, #58]
  409b38:	mov	w28, #0x0                   	// #0
  409b3c:	cbz	w0, 409b8c <tigetstr@plt+0x756c>
  409b40:	mov	w28, #0x0                   	// #0
  409b44:	mov	w21, #0x0                   	// #0
  409b48:	adrp	x23, 422000 <tigetstr@plt+0x1f9e0>
  409b4c:	add	x23, x23, #0x350
  409b50:	add	x26, sp, #0xb8
  409b54:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  409b58:	add	x1, x1, #0x778
  409b5c:	str	x1, [sp, #120]
  409b60:	b	409cdc <tigetstr@plt+0x76bc>
  409b64:	bl	4087b8 <tigetstr@plt+0x6198>
  409b68:	ldrh	w0, [x19, #58]
  409b6c:	cbnz	w0, 409b40 <tigetstr@plt+0x7520>
  409b70:	mov	w28, #0x0                   	// #0
  409b74:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  409b78:	ldr	w1, [x0, #892]
  409b7c:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  409b80:	ldr	w0, [x0, #696]
  409b84:	cmp	w1, w0
  409b88:	b.eq	409b9c <tigetstr@plt+0x757c>  // b.none
  409b8c:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  409b90:	ldr	w0, [x0, #704]
  409b94:	cmp	w0, #0x1
  409b98:	b.gt	409d9c <tigetstr@plt+0x777c>
  409b9c:	ldr	x0, [x19]
  409ba0:	bl	402110 <strlen@plt>
  409ba4:	add	w28, w0, w28, lsl #1
  409ba8:	ldr	w0, [sp, #112]
  409bac:	add	w28, w28, w0
  409bb0:	add	w0, w28, #0xd
  409bb4:	and	w0, w0, #0x1
  409bb8:	add	w0, w0, w28
  409bbc:	add	w0, w0, #0xd
  409bc0:	str	w0, [sp, #136]
  409bc4:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  409bc8:	ldr	w0, [x0, #900]
  409bcc:	cmp	w0, #0x2
  409bd0:	b.eq	409da4 <tigetstr@plt+0x7784>  // b.none
  409bd4:	ldrh	w0, [x19, #60]
  409bd8:	cbz	w0, 40a364 <tigetstr@plt+0x7d44>
  409bdc:	str	wzr, [sp, #120]
  409be0:	mov	w21, #0x0                   	// #0
  409be4:	adrp	x23, 422000 <tigetstr@plt+0x1f9e0>
  409be8:	add	x23, x23, #0x350
  409bec:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  409bf0:	add	x1, x1, #0x770
  409bf4:	str	x1, [sp, #144]
  409bf8:	add	x1, x23, #0x78
  409bfc:	str	x1, [sp, #128]
  409c00:	b	40a344 <tigetstr@plt+0x7d24>
  409c04:	mov	w20, w21
  409c08:	mov	w1, w20
  409c0c:	cmp	w20, #0x26
  409c10:	b.le	40a680 <tigetstr@plt+0x8060>
  409c14:	ldrh	w1, [x19, #64]
  409c18:	sub	w0, w0, w1
  409c1c:	sub	w0, w20, w0
  409c20:	ldrh	w1, [x19, #62]
  409c24:	add	w0, w0, w1
  409c28:	ldr	x1, [x19, #48]
  409c2c:	ldr	x24, [x1, w0, sxtw #3]
  409c30:	mov	w1, w20
  409c34:	mov	w0, #0x1                   	// #1
  409c38:	bl	40824c <tigetstr@plt+0x5c2c>
  409c3c:	ands	w22, w0, #0xff
  409c40:	b.eq	409ccc <tigetstr@plt+0x76ac>  // b.none
  409c44:	ldr	w0, [x23, #52]
  409c48:	cmp	w0, #0x1
  409c4c:	b.ls	409cfc <tigetstr@plt+0x76dc>  // b.plast
  409c50:	mov	w1, w20
  409c54:	mov	w0, #0x1                   	// #1
  409c58:	blr	x25
  409c5c:	cmn	w0, #0x1
  409c60:	b.eq	409ccc <tigetstr@plt+0x76ac>  // b.none
  409c64:	mov	w27, w20
  409c68:	ldr	x0, [x19, #24]
  409c6c:	ldr	w0, [x0, x27, lsl #2]
  409c70:	tbnz	w0, #31, 409d34 <tigetstr@plt+0x7714>
  409c74:	mov	x2, x24
  409c78:	ldr	x1, [sp, #120]
  409c7c:	mov	x0, x26
  409c80:	bl	402180 <sprintf@plt>
  409c84:	mov	x0, x26
  409c88:	bl	402110 <strlen@plt>
  409c8c:	add	x0, x26, x0
  409c90:	ldr	x1, [x19, #24]
  409c94:	ldr	w2, [x1, x27, lsl #2]
  409c98:	ldr	w3, [x23, #52]
  409c9c:	cmp	w2, #0xff
  409ca0:	adrp	x1, 40c000 <tigetstr@plt+0x99e0>
  409ca4:	add	x1, x1, #0x1b0
  409ca8:	ccmp	w3, #0x2, #0x4, gt
  409cac:	b.ne	409d4c <tigetstr@plt+0x772c>  // b.any
  409cb0:	bl	402180 <sprintf@plt>
  409cb4:	add	w20, w20, #0x1
  409cb8:	cmp	w28, w20
  409cbc:	csel	w28, w28, w20, cs  // cs = hs, nlast
  409cc0:	mov	x0, x26
  409cc4:	bl	408dec <tigetstr@plt+0x67cc>
  409cc8:	str	w22, [sp, #108]
  409ccc:	add	w21, w21, #0x1
  409cd0:	ldrh	w0, [x19, #58]
  409cd4:	cmp	w0, w21
  409cd8:	b.ls	409b74 <tigetstr@plt+0x7554>  // b.plast
  409cdc:	cmp	w21, #0x26
  409ce0:	b.hi	409c04 <tigetstr@plt+0x75e4>  // b.pmore
  409ce4:	ldr	w1, [x23, #88]
  409ce8:	cmp	w1, #0x1
  409cec:	b.eq	40a678 <tigetstr@plt+0x8058>  // b.none
  409cf0:	ldr	x1, [x23, #104]
  409cf4:	ldr	w20, [x1, w21, uxtw #2]
  409cf8:	b	409c08 <tigetstr@plt+0x75e8>
  409cfc:	ldr	w0, [x23, #88]
  409d00:	cmp	w0, #0x3
  409d04:	b.eq	409c50 <tigetstr@plt+0x7630>  // b.none
  409d08:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  409d0c:	ldr	x0, [x0, #3912]
  409d10:	ldrb	w0, [x0]
  409d14:	cbnz	w0, 409c50 <tigetstr@plt+0x7630>
  409d18:	ldrb	w0, [x24]
  409d1c:	cmp	w0, #0x4f
  409d20:	b.ne	409c50 <tigetstr@plt+0x7630>  // b.any
  409d24:	ldrb	w0, [x24, #1]
  409d28:	cmp	w0, #0x54
  409d2c:	b.ne	409c50 <tigetstr@plt+0x7630>  // b.any
  409d30:	b	409ccc <tigetstr@plt+0x76ac>
  409d34:	mov	x2, x24
  409d38:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  409d3c:	add	x1, x1, #0x770
  409d40:	mov	x0, x26
  409d44:	bl	402180 <sprintf@plt>
  409d48:	b	409cc0 <tigetstr@plt+0x76a0>
  409d4c:	sxtw	x5, w2
  409d50:	mov	w3, #0x8                   	// #8
  409d54:	mov	x6, #0x1                   	// #1
  409d58:	b	409d68 <tigetstr@plt+0x7748>
  409d5c:	add	w3, w3, #0x1
  409d60:	cmp	w3, #0x40
  409d64:	b.eq	409d90 <tigetstr@plt+0x7770>  // b.none
  409d68:	lsl	x1, x6, x3
  409d6c:	sub	x4, x1, #0x10
  409d70:	cmp	x5, x4
  409d74:	b.cc	409d5c <tigetstr@plt+0x773c>  // b.lo, b.ul, b.last
  409d78:	add	x1, x1, #0x10
  409d7c:	cmp	x5, x1
  409d80:	b.cs	409d5c <tigetstr@plt+0x773c>  // b.hs, b.nlast
  409d84:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  409d88:	add	x1, x1, #0x758
  409d8c:	b	409cb0 <tigetstr@plt+0x7690>
  409d90:	adrp	x1, 40c000 <tigetstr@plt+0x99e0>
  409d94:	add	x1, x1, #0x1b0
  409d98:	b	409cb0 <tigetstr@plt+0x7690>
  409d9c:	bl	4087b8 <tigetstr@plt+0x6198>
  409da0:	b	409b9c <tigetstr@plt+0x757c>
  409da4:	ldr	x20, [x19, #32]
  409da8:	ldr	x1, [x20, #3160]
  409dac:	sub	x0, x1, #0x1
  409db0:	cmn	x0, #0x3
  409db4:	b.hi	409bd4 <tigetstr@plt+0x75b4>  // b.pmore
  409db8:	ldr	x0, [x20, #400]
  409dbc:	sub	x2, x0, #0x1
  409dc0:	cmn	x2, #0x3
  409dc4:	b.hi	409dd4 <tigetstr@plt+0x77b4>  // b.pmore
  409dc8:	bl	402410 <strcmp@plt>
  409dcc:	cbnz	w0, 409dd4 <tigetstr@plt+0x77b4>
  409dd0:	str	xzr, [x20, #400]
  409dd4:	ldr	x20, [x19, #32]
  409dd8:	ldr	x0, [x20, #984]
  409ddc:	sub	x1, x0, #0x1
  409de0:	cmn	x1, #0x3
  409de4:	b.hi	409bd4 <tigetstr@plt+0x75b4>  // b.pmore
  409de8:	ldr	x1, [x20, #3160]
  409dec:	bl	402410 <strcmp@plt>
  409df0:	cbnz	w0, 409bd4 <tigetstr@plt+0x75b4>
  409df4:	str	xzr, [x20, #984]
  409df8:	b	409bd4 <tigetstr@plt+0x75b4>
  409dfc:	mov	w20, w21
  409e00:	mov	w1, w20
  409e04:	cmp	w20, #0x19d
  409e08:	b.le	40a66c <tigetstr@plt+0x804c>
  409e0c:	ldrh	w1, [x19, #66]
  409e10:	sub	w0, w0, w1
  409e14:	sub	w0, w20, w0
  409e18:	ldrh	w1, [x19, #64]
  409e1c:	ldrh	w2, [x19, #62]
  409e20:	add	w1, w1, w2
  409e24:	add	w0, w0, w1
  409e28:	ldr	x1, [x19, #48]
  409e2c:	ldr	x27, [x1, w0, sxtw #3]
  409e30:	mov	w1, w20
  409e34:	mov	w0, #0x2                   	// #2
  409e38:	bl	40824c <tigetstr@plt+0x5c2c>
  409e3c:	ands	w22, w0, #0xff
  409e40:	b.eq	40a334 <tigetstr@plt+0x7d14>  // b.none
  409e44:	ldr	x24, [x19, #32]
  409e48:	mov	w28, w20
  409e4c:	add	x0, x24, w20, uxtw #3
  409e50:	str	x0, [sp, #112]
  409e54:	ldr	x26, [x24, x28, lsl #3]
  409e58:	ldr	w0, [x23, #52]
  409e5c:	cmp	w0, #0x1
  409e60:	b.ls	409f5c <tigetstr@plt+0x793c>  // b.plast
  409e64:	cmp	w0, #0x2
  409e68:	b.eq	409f94 <tigetstr@plt+0x7974>  // b.none
  409e6c:	mov	w1, w20
  409e70:	mov	w0, #0x2                   	// #2
  409e74:	blr	x25
  409e78:	strb	wzr, [sp, #184]
  409e7c:	cmn	w0, #0x1
  409e80:	b.eq	40a328 <tigetstr@plt+0x7d08>  // b.none
  409e84:	sub	x0, x26, #0x1
  409e88:	cmn	x0, #0x3
  409e8c:	b.hi	40a640 <tigetstr@plt+0x8020>  // b.pmore
  409e90:	add	w0, w20, #0x1
  409e94:	ldr	w1, [sp, #120]
  409e98:	cmp	w1, w0
  409e9c:	csel	w0, w1, w0, cs  // cs = hs, nlast
  409ea0:	str	w0, [sp, #120]
  409ea4:	ldr	w0, [x23, #52]
  409ea8:	sub	w1, w0, #0x2
  409eac:	cmp	w1, #0x1
  409eb0:	b.ls	40a0a8 <tigetstr@plt+0x7a88>  // b.plast
  409eb4:	cmp	w0, #0x0
  409eb8:	ldr	w2, [sp, #140]
  409ebc:	cset	w1, eq  // eq = none
  409ec0:	mov	x0, x26
  409ec4:	bl	4023b0 <_nc_tic_expand@plt>
  409ec8:	mov	x20, x0
  409ecc:	mov	x1, #0x0                   	// #0
  409ed0:	ldr	x24, [sp, #128]
  409ed4:	mov	x0, x24
  409ed8:	bl	408768 <tigetstr@plt+0x6148>
  409edc:	mov	x1, x27
  409ee0:	mov	x0, x24
  409ee4:	bl	408768 <tigetstr@plt+0x6148>
  409ee8:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  409eec:	add	x1, x1, #0x7c8
  409ef0:	mov	x0, x24
  409ef4:	bl	408768 <tigetstr@plt+0x6148>
  409ef8:	ldrb	w0, [x23, #56]
  409efc:	cbz	w0, 409f0c <tigetstr@plt+0x78ec>
  409f00:	ldr	w0, [x23, #52]
  409f04:	cmp	w0, #0x1
  409f08:	b.ls	40a310 <tigetstr@plt+0x7cf0>  // b.plast
  409f0c:	mov	x1, x20
  409f10:	ldr	x0, [sp, #128]
  409f14:	bl	408768 <tigetstr@plt+0x6148>
  409f18:	mov	x0, x26
  409f1c:	bl	402110 <strlen@plt>
  409f20:	add	w0, w0, #0x1
  409f24:	ldr	w1, [sp, #136]
  409f28:	add	w0, w1, w0
  409f2c:	str	w0, [sp, #136]
  409f30:	ldr	x0, [sp, #128]
  409f34:	ldr	x0, [x0]
  409f38:	bl	408dec <tigetstr@plt+0x67cc>
  409f3c:	str	w22, [sp, #108]
  409f40:	ldr	x0, [x19, #32]
  409f44:	ldr	x0, [x0, x28, lsl #3]
  409f48:	cmp	x0, x26
  409f4c:	b.eq	40a334 <tigetstr@plt+0x7d14>  // b.none
  409f50:	mov	x0, x26
  409f54:	bl	402450 <free@plt>
  409f58:	b	40a334 <tigetstr@plt+0x7d14>
  409f5c:	ldr	w0, [x23, #88]
  409f60:	cmp	w0, #0x3
  409f64:	b.eq	409e6c <tigetstr@plt+0x784c>  // b.none
  409f68:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  409f6c:	ldr	x0, [x0, #3912]
  409f70:	ldrb	w0, [x0]
  409f74:	cbnz	w0, 409e6c <tigetstr@plt+0x784c>
  409f78:	ldrb	w0, [x27]
  409f7c:	cmp	w0, #0x4f
  409f80:	b.ne	409e6c <tigetstr@plt+0x784c>  // b.any
  409f84:	ldrb	w0, [x27, #1]
  409f88:	cmp	w0, #0x54
  409f8c:	b.ne	409e6c <tigetstr@plt+0x784c>  // b.any
  409f90:	b	40a334 <tigetstr@plt+0x7d14>
  409f94:	mov	x0, x27
  409f98:	bl	402110 <strlen@plt>
  409f9c:	cmp	x0, #0x2
  409fa0:	b.hi	40a334 <tigetstr@plt+0x7d14>  // b.pmore
  409fa4:	ldr	x0, [x24, #416]
  409fa8:	sub	x0, x0, #0x1
  409fac:	cmn	x0, #0x3
  409fb0:	b.ls	409fc4 <tigetstr@plt+0x79a4>  // b.plast
  409fb4:	ldr	x0, [x24, #864]
  409fb8:	sub	x0, x0, #0x1
  409fbc:	cmn	x0, #0x3
  409fc0:	b.hi	409fe4 <tigetstr@plt+0x79c4>  // b.pmore
  409fc4:	add	x0, x24, #0xf8
  409fc8:	ldr	x1, [sp, #112]
  409fcc:	cmp	x1, x0
  409fd0:	b.eq	40a04c <tigetstr@plt+0x7a2c>  // b.none
  409fd4:	add	x0, x24, #0x150
  409fd8:	ldr	x1, [sp, #112]
  409fdc:	cmp	x1, x0
  409fe0:	b.eq	40a070 <tigetstr@plt+0x7a50>  // b.none
  409fe4:	ldr	x0, [x24, #312]
  409fe8:	sub	x0, x0, #0x1
  409fec:	cmn	x0, #0x3
  409ff0:	b.hi	409e6c <tigetstr@plt+0x784c>  // b.pmore
  409ff4:	add	x0, x24, #0x138
  409ff8:	ldr	x1, [sp, #112]
  409ffc:	cmp	x1, x0
  40a000:	b.ne	409e6c <tigetstr@plt+0x784c>  // b.any
  40a004:	ldr	x0, [x24, #1048]
  40a008:	str	x0, [sp, #112]
  40a00c:	ldr	x0, [x23, #144]
  40a010:	str	x0, [x24, #1048]
  40a014:	mov	x0, x19
  40a018:	bl	402570 <_nc_trim_sgr0@plt>
  40a01c:	mov	x24, x0
  40a020:	mov	x1, x0
  40a024:	mov	x0, x26
  40a028:	bl	402410 <strcmp@plt>
  40a02c:	cbnz	w0, 40a094 <tigetstr@plt+0x7a74>
  40a030:	ldr	x0, [x19, #32]
  40a034:	ldr	x0, [x0, #312]
  40a038:	cmp	x0, x24
  40a03c:	b.eq	40a098 <tigetstr@plt+0x7a78>  // b.none
  40a040:	mov	x0, x24
  40a044:	bl	402450 <free@plt>
  40a048:	b	40a098 <tigetstr@plt+0x7a78>
  40a04c:	ldr	x0, [x24, #248]
  40a050:	cbnz	x0, 409fd4 <tigetstr@plt+0x79b4>
  40a054:	mov	w0, #0x6d69                	// #28009
  40a058:	movk	w0, #0x3d, lsl #16
  40a05c:	str	w0, [sp, #184]
  40a060:	add	x0, sp, #0xb8
  40a064:	bl	408dec <tigetstr@plt+0x67cc>
  40a068:	str	w22, [sp, #108]
  40a06c:	b	40a334 <tigetstr@plt+0x7d14>
  40a070:	ldr	x0, [x24, #336]
  40a074:	cbnz	x0, 409fe4 <tigetstr@plt+0x79c4>
  40a078:	mov	w0, #0x6965                	// #26981
  40a07c:	movk	w0, #0x3d, lsl #16
  40a080:	str	w0, [sp, #184]
  40a084:	add	x0, sp, #0xb8
  40a088:	bl	408dec <tigetstr@plt+0x67cc>
  40a08c:	str	w22, [sp, #108]
  40a090:	b	40a334 <tigetstr@plt+0x7d14>
  40a094:	mov	x26, x24
  40a098:	ldr	x0, [x19, #32]
  40a09c:	ldr	x1, [sp, #112]
  40a0a0:	str	x1, [x0, #1048]
  40a0a4:	b	409e6c <tigetstr@plt+0x784c>
  40a0a8:	ldr	w2, [sp, #140]
  40a0ac:	mov	w1, #0x1                   	// #1
  40a0b0:	mov	x0, x26
  40a0b4:	bl	4023b0 <_nc_tic_expand@plt>
  40a0b8:	str	x0, [sp, #112]
  40a0bc:	cmp	w20, #0x19d
  40a0c0:	b.hi	40a154 <tigetstr@plt+0x7b34>  // b.pmore
  40a0c4:	adrp	x0, 40f000 <tigetstr@plt+0xc9e0>
  40a0c8:	add	x0, x0, #0xbc8
  40a0cc:	add	x0, x0, #0x898
  40a0d0:	ldrsh	w2, [x0, w20, uxtw #1]
  40a0d4:	ldr	x1, [sp, #112]
  40a0d8:	mov	x0, x27
  40a0dc:	bl	402150 <_nc_infotocap@plt>
  40a0e0:	mov	x20, x0
  40a0e4:	cbz	x0, 40a178 <tigetstr@plt+0x7b58>
  40a0e8:	mov	x0, x27
  40a0ec:	bl	402110 <strlen@plt>
  40a0f0:	mov	x24, x0
  40a0f4:	mov	x0, x20
  40a0f8:	bl	402110 <strlen@plt>
  40a0fc:	mov	x22, x0
  40a100:	add	w1, w24, #0x1
  40a104:	mov	w2, #0x1                   	// #1
  40a108:	add	w1, w1, w0
  40a10c:	mov	x0, x27
  40a110:	bl	408800 <tigetstr@plt+0x61e0>
  40a114:	mov	w2, #0x2                   	// #2
  40a118:	add	w1, w22, #0x1
  40a11c:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40a120:	add	x0, x0, #0x7c8
  40a124:	bl	408800 <tigetstr@plt+0x61e0>
  40a128:	mov	w2, #0x4                   	// #4
  40a12c:	mov	w1, w22
  40a130:	mov	x0, x20
  40a134:	bl	408800 <tigetstr@plt+0x61e0>
  40a138:	mov	x0, x26
  40a13c:	bl	402110 <strlen@plt>
  40a140:	add	w0, w0, #0x1
  40a144:	ldr	w1, [sp, #136]
  40a148:	add	w0, w1, w0
  40a14c:	str	w0, [sp, #136]
  40a150:	b	409f40 <tigetstr@plt+0x7920>
  40a154:	ldr	x1, [sp, #112]
  40a158:	ldrb	w0, [x1]
  40a15c:	mov	w2, #0x0                   	// #0
  40a160:	cmp	w0, #0x6b
  40a164:	b.eq	40a0d4 <tigetstr@plt+0x7ab4>  // b.none
  40a168:	mov	x0, x1
  40a16c:	bl	409344 <tigetstr@plt+0x6d24>
  40a170:	and	w2, w0, #0xff
  40a174:	b	40a0d4 <tigetstr@plt+0x7ab4>
  40a178:	ldr	w0, [x23, #52]
  40a17c:	cmp	w0, #0x3
  40a180:	b.eq	40a1c4 <tigetstr@plt+0x7ba4>  // b.none
  40a184:	ldr	w0, [sp, #156]
  40a188:	cbnz	w0, 40a334 <tigetstr@plt+0x7d14>
  40a18c:	mov	x0, x27
  40a190:	bl	402110 <strlen@plt>
  40a194:	add	w0, w0, #0x3
  40a198:	str	w0, [sp, #108]
  40a19c:	ldr	x1, [sp, #112]
  40a1a0:	ldrb	w0, [x1], #1
  40a1a4:	strb	w0, [sp, #184]
  40a1a8:	add	x24, sp, #0xb8
  40a1ac:	cbz	w0, 40a1f0 <tigetstr@plt+0x7bd0>
  40a1b0:	mov	w6, #0x5c                  	// #92
  40a1b4:	mov	w5, #0x3a                  	// #58
  40a1b8:	mov	x4, x24
  40a1bc:	mov	x3, #0x1012                	// #4114
  40a1c0:	b	40a2cc <tigetstr@plt+0x7cac>
  40a1c4:	add	x20, sp, #0xb8
  40a1c8:	ldr	x3, [sp, #112]
  40a1cc:	mov	x2, x27
  40a1d0:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  40a1d4:	add	x1, x1, #0x780
  40a1d8:	mov	x0, x20
  40a1dc:	bl	402180 <sprintf@plt>
  40a1e0:	mov	x0, x20
  40a1e4:	bl	408dec <tigetstr@plt+0x67cc>
  40a1e8:	str	w22, [sp, #108]
  40a1ec:	b	40a138 <tigetstr@plt+0x7b18>
  40a1f0:	add	x24, sp, #0xb8
  40a1f4:	b	40a224 <tigetstr@plt+0x7c04>
  40a1f8:	mov	x3, x27
  40a1fc:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  40a200:	ldr	x0, [x0, #3968]
  40a204:	ldr	x2, [x0]
  40a208:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  40a20c:	add	x1, x1, #0x7a0
  40a210:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  40a214:	ldr	x0, [x0, #3856]
  40a218:	ldr	x0, [x0]
  40a21c:	bl	4025e0 <fprintf@plt>
  40a220:	strb	wzr, [x20, #1]
  40a224:	add	x0, sp, #0xb8
  40a228:	str	x0, [sp, #112]
  40a22c:	sub	x20, x24, x0
  40a230:	ldr	w1, [sp, #108]
  40a234:	add	w20, w1, w20
  40a238:	mov	w2, #0x9                   	// #9
  40a23c:	mov	w1, w20
  40a240:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40a244:	add	x0, x0, #0x7c0
  40a248:	bl	408800 <tigetstr@plt+0x61e0>
  40a24c:	sub	w20, w20, #0x2
  40a250:	mov	w2, #0x8                   	// #8
  40a254:	mov	w1, w20
  40a258:	mov	x0, x27
  40a25c:	bl	408800 <tigetstr@plt+0x61e0>
  40a260:	mov	x0, x27
  40a264:	bl	402110 <strlen@plt>
  40a268:	sub	w20, w20, w0
  40a26c:	mov	w2, #0xa                   	// #10
  40a270:	mov	w1, w20
  40a274:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40a278:	add	x0, x0, #0x7c8
  40a27c:	bl	408800 <tigetstr@plt+0x61e0>
  40a280:	mov	w2, #0xc                   	// #12
  40a284:	sub	w1, w20, #0x1
  40a288:	ldr	x0, [sp, #112]
  40a28c:	bl	408800 <tigetstr@plt+0x61e0>
  40a290:	str	w22, [sp, #108]
  40a294:	b	40a138 <tigetstr@plt+0x7b18>
  40a298:	mov	x20, x24
  40a29c:	strb	w6, [x20], #1
  40a2a0:	strb	w5, [x24, #1]
  40a2a4:	str	x1, [sp, #112]
  40a2a8:	add	x24, x20, #0x1
  40a2ac:	strb	wzr, [x20, #1]
  40a2b0:	ldr	x1, [sp, #112]
  40a2b4:	ldrb	w0, [x1], #1
  40a2b8:	strb	w0, [x20, #1]
  40a2bc:	cbz	w0, 40a224 <tigetstr@plt+0x7c04>
  40a2c0:	sub	x2, x24, x4
  40a2c4:	cmp	x2, x3
  40a2c8:	b.gt	40a1f8 <tigetstr@plt+0x7bd8>
  40a2cc:	cmp	w0, #0x3a
  40a2d0:	b.eq	40a298 <tigetstr@plt+0x7c78>  // b.none
  40a2d4:	cmp	w0, #0x5c
  40a2d8:	b.eq	40a2e8 <tigetstr@plt+0x7cc8>  // b.none
  40a2dc:	mov	x20, x24
  40a2e0:	str	x1, [sp, #112]
  40a2e4:	b	40a2a8 <tigetstr@plt+0x7c88>
  40a2e8:	ldr	x0, [sp, #112]
  40a2ec:	add	x1, x0, #0x2
  40a2f0:	add	x20, x24, #0x1
  40a2f4:	ldrb	w0, [x0, #1]
  40a2f8:	strb	w0, [x24, #1]
  40a2fc:	cbz	w0, 40a308 <tigetstr@plt+0x7ce8>
  40a300:	str	x1, [sp, #112]
  40a304:	b	40a2a8 <tigetstr@plt+0x7c88>
  40a308:	mov	x24, x20
  40a30c:	b	40a224 <tigetstr@plt+0x7c04>
  40a310:	mov	w3, #0x1                   	// #1
  40a314:	mov	x2, x20
  40a318:	mov	x1, x27
  40a31c:	mov	x0, x19
  40a320:	bl	409410 <tigetstr@plt+0x6df0>
  40a324:	b	409f18 <tigetstr@plt+0x78f8>
  40a328:	sub	x0, x26, #0x1
  40a32c:	cmn	x0, #0x3
  40a330:	b.ls	409f40 <tigetstr@plt+0x7920>  // b.plast
  40a334:	add	w21, w21, #0x1
  40a338:	ldrh	w0, [x19, #60]
  40a33c:	cmp	w0, w21
  40a340:	b.ls	40a368 <tigetstr@plt+0x7d48>  // b.plast
  40a344:	cmp	w21, #0x19d
  40a348:	b.hi	409dfc <tigetstr@plt+0x77dc>  // b.pmore
  40a34c:	ldr	w1, [x23, #88]
  40a350:	cmp	w1, #0x1
  40a354:	b.eq	40a664 <tigetstr@plt+0x8044>  // b.none
  40a358:	ldr	x1, [x23, #112]
  40a35c:	ldr	w20, [x1, w21, uxtw #2]
  40a360:	b	409e00 <tigetstr@plt+0x77e0>
  40a364:	str	wzr, [sp, #120]
  40a368:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40a36c:	ldr	w0, [x0, #856]
  40a370:	cmp	w0, #0x2
  40a374:	b.eq	40a3c0 <tigetstr@plt+0x7da0>  // b.none
  40a378:	cmp	w0, #0x3
  40a37c:	b.eq	40a4d4 <tigetstr@plt+0x7eb4>  // b.none
  40a380:	ldr	w0, [sp, #108]
  40a384:	cbnz	w0, 40a400 <tigetstr@plt+0x7de0>
  40a388:	ldr	w0, [sp, #152]
  40a38c:	cbz	w0, 40a628 <tigetstr@plt+0x8008>
  40a390:	ldr	w0, [sp, #120]
  40a394:	ldr	w1, [sp, #136]
  40a398:	add	w0, w1, w0, lsl #1
  40a39c:	ldp	x19, x20, [sp, #16]
  40a3a0:	ldp	x21, x22, [sp, #32]
  40a3a4:	ldp	x23, x24, [sp, #48]
  40a3a8:	ldp	x25, x26, [sp, #64]
  40a3ac:	ldp	x27, x28, [sp, #80]
  40a3b0:	ldp	x29, x30, [sp]
  40a3b4:	mov	x12, #0x10d0                	// #4304
  40a3b8:	add	sp, sp, x12
  40a3bc:	ret
  40a3c0:	ldr	x0, [x19, #32]
  40a3c4:	ldr	x2, [x0, #3288]
  40a3c8:	sub	x1, x2, #0x1
  40a3cc:	cmn	x1, #0x3
  40a3d0:	b.ls	40a4a0 <tigetstr@plt+0x7e80>  // b.plast
  40a3d4:	ldr	x2, [x0, #3296]
  40a3d8:	sub	x0, x2, #0x1
  40a3dc:	cmn	x0, #0x3
  40a3e0:	b.hi	40a380 <tigetstr@plt+0x7d60>  // b.pmore
  40a3e4:	add	x19, sp, #0xb8
  40a3e8:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  40a3ec:	add	x1, x1, #0x7d8
  40a3f0:	mov	x0, x19
  40a3f4:	bl	402180 <sprintf@plt>
  40a3f8:	mov	x0, x19
  40a3fc:	bl	408dec <tigetstr@plt+0x67cc>
  40a400:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40a404:	ldrb	w0, [x0, #897]
  40a408:	cbz	w0, 40a418 <tigetstr@plt+0x7df8>
  40a40c:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40a410:	ldrb	w0, [x0, #896]
  40a414:	cbnz	w0, 40a388 <tigetstr@plt+0x7d68>
  40a418:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40a41c:	ldr	x0, [x0, #872]
  40a420:	cmp	w0, #0x1
  40a424:	b.ls	40a440 <tigetstr@plt+0x7e20>  // b.plast
  40a428:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  40a42c:	ldr	x1, [x1, #864]
  40a430:	sub	w2, w0, #0x1
  40a434:	ldrb	w2, [x1, w2, uxtw]
  40a438:	cmp	w2, #0x9
  40a43c:	b.eq	40a5dc <tigetstr@plt+0x7fbc>  // b.none
  40a440:	cmp	w0, #0x3
  40a444:	b.ls	40a388 <tigetstr@plt+0x7d68>  // b.plast
  40a448:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  40a44c:	ldr	x1, [x1, #864]
  40a450:	sub	w2, w0, #0x1
  40a454:	ldrb	w2, [x1, w2, uxtw]
  40a458:	cmp	w2, #0x3a
  40a45c:	b.ne	40a388 <tigetstr@plt+0x7d68>  // b.any
  40a460:	sub	w2, w0, #0x2
  40a464:	ldrb	w2, [x1, w2, uxtw]
  40a468:	cmp	w2, #0x9
  40a46c:	b.ne	40a388 <tigetstr@plt+0x7d68>  // b.any
  40a470:	sub	w2, w0, #0x3
  40a474:	ldrb	w2, [x1, w2, uxtw]
  40a478:	cmp	w2, #0xa
  40a47c:	b.ne	40a388 <tigetstr@plt+0x7d68>  // b.any
  40a480:	sub	w2, w0, #0x4
  40a484:	ldrb	w1, [x1, w2, uxtw]
  40a488:	cmp	w1, #0x5c
  40a48c:	b.ne	40a388 <tigetstr@plt+0x7d68>  // b.any
  40a490:	sub	x0, x0, #0x4
  40a494:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  40a498:	str	x0, [x1, #872]
  40a49c:	b	40a5f8 <tigetstr@plt+0x7fd8>
  40a4a0:	add	x20, sp, #0xb8
  40a4a4:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  40a4a8:	add	x1, x1, #0x7d0
  40a4ac:	mov	x0, x20
  40a4b0:	bl	402180 <sprintf@plt>
  40a4b4:	mov	x0, x20
  40a4b8:	bl	408dec <tigetstr@plt+0x67cc>
  40a4bc:	ldr	x0, [x19, #32]
  40a4c0:	ldr	x2, [x0, #3296]
  40a4c4:	sub	x0, x2, #0x1
  40a4c8:	cmn	x0, #0x3
  40a4cc:	b.hi	40a400 <tigetstr@plt+0x7de0>  // b.pmore
  40a4d0:	b	40a3e4 <tigetstr@plt+0x7dc4>
  40a4d4:	ldr	x21, [x19, #32]
  40a4d8:	ldr	x0, [x21, #1168]
  40a4dc:	sub	x0, x0, #0x1
  40a4e0:	cmn	x0, #0x3
  40a4e4:	b.hi	40a380 <tigetstr@plt+0x7d60>  // b.pmore
  40a4e8:	add	x20, sp, #0xa8
  40a4ec:	adrp	x19, 40e000 <tigetstr@plt+0xb9e0>
  40a4f0:	add	x19, x19, #0x760
  40a4f4:	mov	w1, #0x6c                  	// #108
  40a4f8:	ldr	x0, [x21, #1168]
  40a4fc:	bl	402490 <strchr@plt>
  40a500:	cbz	x0, 40a638 <tigetstr@plt+0x8018>
  40a504:	ldrb	w0, [x0, #1]
  40a508:	strb	w0, [x20], #1
  40a50c:	ldrb	w1, [x19, #1]!
  40a510:	cbnz	w1, 40a4f8 <tigetstr@plt+0x7ed8>
  40a514:	strb	wzr, [x20]
  40a518:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40a51c:	ldr	w0, [x0, #900]
  40a520:	cmp	w0, #0x0
  40a524:	ldr	w2, [sp, #140]
  40a528:	cset	w1, eq  // eq = none
  40a52c:	add	x0, sp, #0xa8
  40a530:	bl	4023b0 <_nc_tic_expand@plt>
  40a534:	mov	x21, x0
  40a538:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40a53c:	add	x0, x0, #0x7e0
  40a540:	ldr	w1, [x0]
  40a544:	str	w1, [sp, #184]
  40a548:	ldrh	w0, [x0, #4]
  40a54c:	strh	w0, [sp, #188]
  40a550:	ldrb	w0, [x21]
  40a554:	add	x22, sp, #0xb8
  40a558:	mov	x23, #0x1013                	// #4115
  40a55c:	cbnz	w0, 40a59c <tigetstr@plt+0x7f7c>
  40a560:	b	40a5d0 <tigetstr@plt+0x7fb0>
  40a564:	ldrb	w20, [x21, x0]
  40a568:	strb	wzr, [x21, x0]
  40a56c:	mov	x1, x21
  40a570:	mov	x0, x22
  40a574:	bl	402270 <strcat@plt>
  40a578:	cbz	w20, 40a5d0 <tigetstr@plt+0x7fb0>
  40a57c:	strb	w20, [x21, x19]
  40a580:	mov	x1, x21
  40a584:	strb	w20, [x1], #1
  40a588:	ldrb	w2, [x1, x19]
  40a58c:	strb	w2, [x1], #1
  40a590:	cbnz	w2, 40a588 <tigetstr@plt+0x7f68>
  40a594:	ldrb	w0, [x21]
  40a598:	cbz	w0, 40a5d0 <tigetstr@plt+0x7fb0>
  40a59c:	mov	x0, x22
  40a5a0:	bl	402110 <strlen@plt>
  40a5a4:	mov	x20, x0
  40a5a8:	mov	x0, x21
  40a5ac:	bl	402110 <strlen@plt>
  40a5b0:	mov	x19, x0
  40a5b4:	add	x20, x20, x0
  40a5b8:	add	x20, x20, #0x1
  40a5bc:	cmp	x20, x23
  40a5c0:	b.hi	40a564 <tigetstr@plt+0x7f44>  // b.pmore
  40a5c4:	mov	x1, x21
  40a5c8:	add	x0, sp, #0xb8
  40a5cc:	bl	402270 <strcat@plt>
  40a5d0:	add	x0, sp, #0xb8
  40a5d4:	bl	408dec <tigetstr@plt+0x67cc>
  40a5d8:	b	40a400 <tigetstr@plt+0x7de0>
  40a5dc:	sub	w2, w0, #0x2
  40a5e0:	ldrb	w1, [x1, w2, uxtw]
  40a5e4:	cmp	w1, #0xa
  40a5e8:	b.ne	40a388 <tigetstr@plt+0x7d68>  // b.any
  40a5ec:	sub	x0, x0, #0x2
  40a5f0:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  40a5f4:	str	x0, [x1, #872]
  40a5f8:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  40a5fc:	add	x1, x1, #0x350
  40a600:	add	x0, x1, #0x10
  40a604:	ldr	x3, [x1, #16]
  40a608:	ldr	x2, [x0, #8]
  40a60c:	strb	wzr, [x3, x2]
  40a610:	ldr	w2, [x1, #40]
  40a614:	str	w2, [x1, #44]
  40a618:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  40a61c:	add	x1, x1, #0x5c0
  40a620:	bl	408768 <tigetstr@plt+0x6148>
  40a624:	b	40a388 <tigetstr@plt+0x7d68>
  40a628:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40a62c:	ldr	x0, [x0, #864]
  40a630:	bl	402110 <strlen@plt>
  40a634:	b	40a39c <tigetstr@plt+0x7d7c>
  40a638:	strb	wzr, [x20]
  40a63c:	b	40a380 <tigetstr@plt+0x7d60>
  40a640:	add	x20, sp, #0xb8
  40a644:	mov	x2, x27
  40a648:	ldr	x1, [sp, #144]
  40a64c:	mov	x0, x20
  40a650:	bl	402180 <sprintf@plt>
  40a654:	mov	x0, x20
  40a658:	bl	408dec <tigetstr@plt+0x67cc>
  40a65c:	str	w22, [sp, #108]
  40a660:	b	40a334 <tigetstr@plt+0x7d14>
  40a664:	mov	w1, w21
  40a668:	mov	w20, w21
  40a66c:	ldr	x0, [x23, #80]
  40a670:	ldr	x27, [x0, w1, sxtw #3]
  40a674:	b	409e30 <tigetstr@plt+0x7810>
  40a678:	mov	w1, w21
  40a67c:	mov	w20, w21
  40a680:	ldr	x0, [x23, #72]
  40a684:	ldr	x24, [x0, w1, sxtw #3]
  40a688:	b	409c30 <tigetstr@plt+0x7610>
  40a68c:	ldrh	w0, [x19, #58]
  40a690:	mov	w28, #0x0                   	// #0
  40a694:	cbnz	w0, 409b40 <tigetstr@plt+0x7520>
  40a698:	b	409b9c <tigetstr@plt+0x757c>
  40a69c:	mov	w1, w21
  40a6a0:	mov	w20, w21
  40a6a4:	ldr	x0, [x24, #64]
  40a6a8:	ldr	x26, [x0, w1, sxtw #3]
  40a6ac:	b	409a20 <tigetstr@plt+0x7400>
  40a6b0:	sub	sp, sp, #0x120
  40a6b4:	sub	sp, sp, #0x10, lsl #12
  40a6b8:	stp	x29, x30, [sp]
  40a6bc:	mov	x29, sp
  40a6c0:	stp	x19, x20, [sp, #16]
  40a6c4:	stp	x25, x26, [sp, #64]
  40a6c8:	mov	x19, x0
  40a6cc:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40a6d0:	ldr	w25, [x0, #908]
  40a6d4:	cbnz	w25, 40a794 <tigetstr@plt+0x8174>
  40a6d8:	stp	x21, x22, [sp, #32]
  40a6dc:	stp	x23, x24, [sp, #48]
  40a6e0:	stp	x27, x28, [sp, #80]
  40a6e4:	mov	w20, w1
  40a6e8:	mov	w23, w2
  40a6ec:	mov	w21, w3
  40a6f0:	mov	x22, x4
  40a6f4:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40a6f8:	ldr	w0, [x0, #900]
  40a6fc:	sub	w0, w0, #0x2
  40a700:	cmp	w0, #0x1
  40a704:	b.ls	40a980 <tigetstr@plt+0x8360>  // b.plast
  40a708:	mov	w4, #0x1                   	// #1
  40a70c:	adrp	x26, 40e000 <tigetstr@plt+0xb9e0>
  40a710:	add	x26, x26, #0x7e8
  40a714:	mov	w24, #0x1000                	// #4096
  40a718:	ldr	x0, [x19, #32]
  40a71c:	ldr	x1, [x0, #1048]
  40a720:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40a724:	str	x1, [x0, #992]
  40a728:	mov	w27, w4
  40a72c:	mov	w5, w21
  40a730:	mov	w3, w20
  40a734:	mov	w2, #0x0                   	// #0
  40a738:	mov	x1, x22
  40a73c:	mov	x0, x19
  40a740:	bl	4098cc <tigetstr@plt+0x72ac>
  40a744:	cmp	w23, #0x0
  40a748:	cset	w28, ne  // ne = any
  40a74c:	cmp	w0, w24
  40a750:	cset	w0, gt
  40a754:	ands	w28, w28, w0
  40a758:	b.ne	40abbc <tigetstr@plt+0x859c>  // b.any
  40a75c:	mov	w1, #0x92                  	// #146
  40a760:	mov	w0, #0x2                   	// #2
  40a764:	bl	40824c <tigetstr@plt+0x5c2c>
  40a768:	and	w0, w0, #0xff
  40a76c:	cbz	w0, 40b040 <tigetstr@plt+0x8a20>
  40a770:	ldp	x21, x22, [sp, #32]
  40a774:	ldp	x23, x24, [sp, #48]
  40a778:	ldp	x27, x28, [sp, #80]
  40a77c:	ldp	x19, x20, [sp, #16]
  40a780:	ldp	x25, x26, [sp, #64]
  40a784:	ldp	x29, x30, [sp]
  40a788:	add	sp, sp, #0x120
  40a78c:	add	sp, sp, #0x10, lsl #12
  40a790:	ret
  40a794:	str	wzr, [sp, #128]
  40a798:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  40a79c:	add	x2, x1, #0x2c8
  40a7a0:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40a7a4:	add	x0, x0, #0xa88
  40a7a8:	str	x0, [x2, #8]
  40a7ac:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  40a7b0:	add	x0, x0, #0xd08
  40a7b4:	str	x0, [x1, #712]
  40a7b8:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40a7bc:	str	wzr, [x0, #696]
  40a7c0:	mov	w3, #0x10000               	// #65536
  40a7c4:	add	x2, sp, #0x80
  40a7c8:	add	x1, sp, #0xd8
  40a7cc:	mov	x0, x19
  40a7d0:	bl	4023a0 <_nc_write_object@plt>
  40a7d4:	cbnz	w0, 40a77c <tigetstr@plt+0x815c>
  40a7d8:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40a7dc:	ldr	w0, [x0, #908]
  40a7e0:	tbz	w0, #0, 40a848 <tigetstr@plt+0x8228>
  40a7e4:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40a7e8:	ldr	x0, [x0, #872]
  40a7ec:	cbnz	x0, 40a91c <tigetstr@plt+0x82fc>
  40a7f0:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40a7f4:	add	x0, x0, #0x808
  40a7f8:	bl	408dec <tigetstr@plt+0x67cc>
  40a7fc:	ldr	w0, [sp, #128]
  40a800:	cbz	w0, 40a848 <tigetstr@plt+0x8228>
  40a804:	stp	x21, x22, [sp, #32]
  40a808:	add	x21, sp, #0xd8
  40a80c:	mov	w19, #0x0                   	// #0
  40a810:	adrp	x22, 40e000 <tigetstr@plt+0xb9e0>
  40a814:	add	x22, x22, #0x810
  40a818:	add	x20, sp, #0x88
  40a81c:	ldrb	w2, [x21], #1
  40a820:	mov	x1, x22
  40a824:	mov	x0, x20
  40a828:	bl	402180 <sprintf@plt>
  40a82c:	mov	x0, x20
  40a830:	bl	408dec <tigetstr@plt+0x67cc>
  40a834:	add	w19, w19, #0x1
  40a838:	ldr	w0, [sp, #128]
  40a83c:	cmp	w0, w19
  40a840:	b.hi	40a81c <tigetstr@plt+0x81fc>  // b.pmore
  40a844:	ldp	x21, x22, [sp, #32]
  40a848:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40a84c:	ldr	w0, [x0, #908]
  40a850:	tbz	w0, #1, 40a77c <tigetstr@plt+0x815c>
  40a854:	str	wzr, [sp, #132]
  40a858:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40a85c:	ldr	x0, [x0, #872]
  40a860:	cbnz	x0, 40a92c <tigetstr@plt+0x830c>
  40a864:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40a868:	add	x0, x0, #0x818
  40a86c:	bl	408dec <tigetstr@plt+0x67cc>
  40a870:	ldr	w0, [sp, #128]
  40a874:	cbz	w0, 40a77c <tigetstr@plt+0x815c>
  40a878:	stp	x21, x22, [sp, #32]
  40a87c:	mov	w19, #0x0                   	// #0
  40a880:	add	x22, sp, #0x84
  40a884:	add	x21, sp, #0xd8
  40a888:	add	x20, sp, #0x88
  40a88c:	mov	x3, x22
  40a890:	mov	w2, w19
  40a894:	mov	x1, x21
  40a898:	mov	x0, x20
  40a89c:	bl	408434 <tigetstr@plt+0x5e14>
  40a8a0:	mov	x0, x20
  40a8a4:	bl	408dec <tigetstr@plt+0x67cc>
  40a8a8:	add	w19, w19, #0x1
  40a8ac:	ldr	w0, [sp, #128]
  40a8b0:	cmp	w0, w19
  40a8b4:	b.hi	40a88c <tigetstr@plt+0x826c>  // b.pmore
  40a8b8:	mov	w0, #0xaaab                	// #43691
  40a8bc:	movk	w0, #0xaaaa, lsl #16
  40a8c0:	umull	x0, w19, w0
  40a8c4:	lsr	x0, x0, #33
  40a8c8:	add	w0, w0, w0, lsl #1
  40a8cc:	sub	w0, w19, w0
  40a8d0:	cmp	w0, #0x1
  40a8d4:	b.eq	40a944 <tigetstr@plt+0x8324>  // b.none
  40a8d8:	cmp	w0, #0x2
  40a8dc:	b.ne	40a93c <tigetstr@plt+0x831c>  // b.any
  40a8e0:	add	x19, sp, #0x88
  40a8e4:	add	x3, sp, #0x84
  40a8e8:	mov	w2, #0x1                   	// #1
  40a8ec:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  40a8f0:	add	x1, x1, #0x350
  40a8f4:	add	x1, x1, #0x98
  40a8f8:	mov	x0, x19
  40a8fc:	bl	408434 <tigetstr@plt+0x5e14>
  40a900:	mov	x0, x19
  40a904:	bl	408dec <tigetstr@plt+0x67cc>
  40a908:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40a90c:	add	x0, x0, #0x7c8
  40a910:	bl	408dec <tigetstr@plt+0x67cc>
  40a914:	ldp	x21, x22, [sp, #32]
  40a918:	b	40a77c <tigetstr@plt+0x815c>
  40a91c:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  40a920:	add	x0, x0, #0xd08
  40a924:	bl	408dec <tigetstr@plt+0x67cc>
  40a928:	b	40a7f0 <tigetstr@plt+0x81d0>
  40a92c:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  40a930:	add	x0, x0, #0xd08
  40a934:	bl	408dec <tigetstr@plt+0x67cc>
  40a938:	b	40a864 <tigetstr@plt+0x8244>
  40a93c:	ldp	x21, x22, [sp, #32]
  40a940:	b	40a77c <tigetstr@plt+0x815c>
  40a944:	add	x19, sp, #0x88
  40a948:	add	x3, sp, #0x84
  40a94c:	mov	w2, #0x1                   	// #1
  40a950:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  40a954:	add	x1, x1, #0x350
  40a958:	add	x1, x1, #0x98
  40a95c:	mov	x0, x19
  40a960:	bl	408434 <tigetstr@plt+0x5e14>
  40a964:	mov	x0, x19
  40a968:	bl	408dec <tigetstr@plt+0x67cc>
  40a96c:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40a970:	add	x0, x0, #0x820
  40a974:	bl	408dec <tigetstr@plt+0x67cc>
  40a978:	ldp	x21, x22, [sp, #32]
  40a97c:	b	40a77c <tigetstr@plt+0x815c>
  40a980:	ldr	x0, [x19, #32]
  40a984:	ldr	x0, [x0, #16]
  40a988:	sub	x1, x0, #0x1
  40a98c:	cmn	x1, #0x3
  40a990:	b.hi	40a9c0 <tigetstr@plt+0x83a0>  // b.pmore
  40a994:	mov	w1, #0x2a                  	// #42
  40a998:	bl	402490 <strchr@plt>
  40a99c:	cbz	x0, 40a9c0 <tigetstr@plt+0x83a0>
  40a9a0:	mov	w2, #0xa                   	// #10
  40a9a4:	mov	x1, #0x0                   	// #0
  40a9a8:	add	x0, x0, #0x1
  40a9ac:	bl	402440 <strtol@plt>
  40a9b0:	sxth	w0, w0
  40a9b4:	cbz	w0, 40a9c0 <tigetstr@plt+0x83a0>
  40a9b8:	ldr	x1, [x19, #24]
  40a9bc:	str	w0, [x1, #136]
  40a9c0:	ldr	x0, [x19, #32]
  40a9c4:	ldr	x0, [x0, #824]
  40a9c8:	sub	x1, x0, #0x1
  40a9cc:	cmn	x1, #0x3
  40a9d0:	b.hi	40aa00 <tigetstr@plt+0x83e0>  // b.pmore
  40a9d4:	mov	w1, #0x2a                  	// #42
  40a9d8:	bl	402490 <strchr@plt>
  40a9dc:	cbz	x0, 40aa00 <tigetstr@plt+0x83e0>
  40a9e0:	mov	w2, #0xa                   	// #10
  40a9e4:	mov	x1, #0x0                   	// #0
  40a9e8:	add	x0, x0, #0x1
  40a9ec:	bl	402440 <strtol@plt>
  40a9f0:	sxth	w0, w0
  40a9f4:	cbz	w0, 40aa00 <tigetstr@plt+0x83e0>
  40a9f8:	ldr	x1, [x19, #24]
  40a9fc:	str	w0, [x1, #140]
  40aa00:	ldr	x1, [x19, #32]
  40aa04:	ldr	x0, [x1, #3152]
  40aa08:	sub	x0, x0, #0x1
  40aa0c:	cmn	x0, #0x3
  40aa10:	b.ls	40aa30 <tigetstr@plt+0x8410>  // b.plast
  40aa14:	ldr	x0, [x1, #400]
  40aa18:	sub	x2, x0, #0x1
  40aa1c:	cmn	x2, #0x3
  40aa20:	b.hi	40aa30 <tigetstr@plt+0x8410>  // b.pmore
  40aa24:	str	x0, [x1, #3152]
  40aa28:	ldr	x0, [x19, #32]
  40aa2c:	str	xzr, [x0, #400]
  40aa30:	ldr	x1, [x19, #32]
  40aa34:	ldr	x0, [x1, #3160]
  40aa38:	sub	x0, x0, #0x1
  40aa3c:	cmn	x0, #0x3
  40aa40:	b.ls	40aa80 <tigetstr@plt+0x8460>  // b.plast
  40aa44:	ldr	x0, [x1, #984]
  40aa48:	sub	x2, x0, #0x1
  40aa4c:	cmn	x2, #0x3
  40aa50:	b.hi	40aa80 <tigetstr@plt+0x8460>  // b.pmore
  40aa54:	ldr	x2, [x1, #976]
  40aa58:	sub	x2, x2, #0x1
  40aa5c:	cmn	x2, #0x3
  40aa60:	b.ls	40aa80 <tigetstr@plt+0x8460>  // b.plast
  40aa64:	ldr	x2, [x1, #992]
  40aa68:	sub	x2, x2, #0x1
  40aa6c:	cmn	x2, #0x3
  40aa70:	b.ls	40aa80 <tigetstr@plt+0x8460>  // b.plast
  40aa74:	str	x0, [x1, #3160]
  40aa78:	ldr	x0, [x19, #32]
  40aa7c:	str	xzr, [x0, #984]
  40aa80:	ldr	x0, [x19, #24]
  40aa84:	ldr	w1, [x0, #132]
  40aa88:	cmn	w1, #0x1
  40aa8c:	b.eq	40ab58 <tigetstr@plt+0x8538>  // b.none
  40aa90:	ldr	x0, [x19, #32]
  40aa94:	ldr	x1, [x0, #824]
  40aa98:	sub	x2, x1, #0x1
  40aa9c:	mov	w0, w25
  40aaa0:	cmn	x2, #0x3
  40aaa4:	b.hi	40aabc <tigetstr@plt+0x849c>  // b.pmore
  40aaa8:	adrp	x0, 40b000 <tigetstr@plt+0x89e0>
  40aaac:	add	x0, x0, #0xd08
  40aab0:	bl	402410 <strcmp@plt>
  40aab4:	cmp	w0, #0x0
  40aab8:	cset	w0, eq  // eq = none
  40aabc:	ldr	x1, [x19, #16]
  40aac0:	strb	w0, [x1, #41]
  40aac4:	ldr	x0, [x19, #32]
  40aac8:	ldr	x0, [x0, #112]
  40aacc:	sub	x1, x0, #0x1
  40aad0:	cmn	x1, #0x3
  40aad4:	b.hi	40ab04 <tigetstr@plt+0x84e4>  // b.pmore
  40aad8:	mov	w1, #0x2a                  	// #42
  40aadc:	bl	402490 <strchr@plt>
  40aae0:	cbz	x0, 40ab04 <tigetstr@plt+0x84e4>
  40aae4:	mov	w2, #0xa                   	// #10
  40aae8:	mov	x1, #0x0                   	// #0
  40aaec:	add	x0, x0, #0x1
  40aaf0:	bl	402440 <strtol@plt>
  40aaf4:	sxth	w0, w0
  40aaf8:	cbz	w0, 40ab04 <tigetstr@plt+0x84e4>
  40aafc:	ldr	x1, [x19, #24]
  40ab00:	str	w0, [x1, #144]
  40ab04:	ldr	x0, [x19, #32]
  40ab08:	ldr	x0, [x0, #1072]
  40ab0c:	sub	x1, x0, #0x1
  40ab10:	cmn	x1, #0x3
  40ab14:	b.hi	40ab80 <tigetstr@plt+0x8560>  // b.pmore
  40ab18:	mov	w1, #0x2a                  	// #42
  40ab1c:	bl	402490 <strchr@plt>
  40ab20:	cbz	x0, 40ab94 <tigetstr@plt+0x8574>
  40ab24:	mov	w2, #0xa                   	// #10
  40ab28:	mov	x1, #0x0                   	// #0
  40ab2c:	add	x0, x0, #0x1
  40ab30:	bl	402440 <strtol@plt>
  40ab34:	sxth	w0, w0
  40ab38:	cbz	w0, 40aba8 <tigetstr@plt+0x8588>
  40ab3c:	ldr	x1, [x19, #24]
  40ab40:	str	w0, [x1, #148]
  40ab44:	mov	w4, #0x0                   	// #0
  40ab48:	adrp	x26, 40e000 <tigetstr@plt+0xb9e0>
  40ab4c:	add	x26, x26, #0x7f8
  40ab50:	mov	w24, #0x3ff                 	// #1023
  40ab54:	b	40a718 <tigetstr@plt+0x80f8>
  40ab58:	ldr	w2, [x0, #16]
  40ab5c:	cmn	w2, #0x1
  40ab60:	b.eq	40aa90 <tigetstr@plt+0x8470>  // b.none
  40ab64:	ldr	x1, [x19, #32]
  40ab68:	ldr	x1, [x1, #288]
  40ab6c:	sub	x1, x1, #0x1
  40ab70:	cmn	x1, #0x3
  40ab74:	b.hi	40aa90 <tigetstr@plt+0x8470>  // b.pmore
  40ab78:	str	w2, [x0, #132]
  40ab7c:	b	40aa90 <tigetstr@plt+0x8470>
  40ab80:	mov	w4, #0x0                   	// #0
  40ab84:	adrp	x26, 40e000 <tigetstr@plt+0xb9e0>
  40ab88:	add	x26, x26, #0x7f8
  40ab8c:	mov	w24, #0x3ff                 	// #1023
  40ab90:	b	40a718 <tigetstr@plt+0x80f8>
  40ab94:	mov	w4, #0x0                   	// #0
  40ab98:	adrp	x26, 40e000 <tigetstr@plt+0xb9e0>
  40ab9c:	add	x26, x26, #0x7f8
  40aba0:	mov	w24, #0x3ff                 	// #1023
  40aba4:	b	40a718 <tigetstr@plt+0x80f8>
  40aba8:	mov	w4, #0x0                   	// #0
  40abac:	adrp	x26, 40e000 <tigetstr@plt+0xb9e0>
  40abb0:	add	x26, x26, #0x7f8
  40abb4:	mov	w24, #0x3ff                 	// #1023
  40abb8:	b	40a718 <tigetstr@plt+0x80f8>
  40abbc:	ldp	x0, x1, [x19]
  40abc0:	add	x2, sp, #0x10, lsl #12
  40abc4:	add	x2, x2, #0x20
  40abc8:	stp	x0, x1, [x2, #184]
  40abcc:	ldp	x0, x1, [x19, #16]
  40abd0:	stp	x0, x1, [x2, #200]
  40abd4:	ldp	x0, x1, [x19, #32]
  40abd8:	stp	x0, x1, [x2, #216]
  40abdc:	ldp	x0, x1, [x19, #48]
  40abe0:	stp	x0, x1, [x2, #232]
  40abe4:	ldr	x0, [x19, #64]
  40abe8:	str	x0, [x2, #248]
  40abec:	cbz	w20, 40ac48 <tigetstr@plt+0x8628>
  40abf0:	mov	w5, w21
  40abf4:	mov	w4, w27
  40abf8:	mov	w3, w20
  40abfc:	mov	w2, #0x0                   	// #0
  40ac00:	mov	x1, x22
  40ac04:	mov	x0, x19
  40ac08:	bl	4098cc <tigetstr@plt+0x72ac>
  40ac0c:	cmp	w0, w24
  40ac10:	b.le	40b1b8 <tigetstr@plt+0x8b98>
  40ac14:	ldrh	w0, [x19, #60]
  40ac18:	cmp	w0, #0x19e
  40ac1c:	b.ls	40b12c <tigetstr@plt+0x8b0c>  // b.plast
  40ac20:	mov	w23, #0x19e                 	// #414
  40ac24:	mov	w3, #0x0                   	// #0
  40ac28:	adrp	x1, 421000 <tigetstr@plt+0x1e9e0>
  40ac2c:	ldr	x1, [x1, #4000]
  40ac30:	str	x1, [sp, #96]
  40ac34:	str	w28, [sp, #108]
  40ac38:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  40ac3c:	add	x1, x1, #0x870
  40ac40:	str	x1, [sp, #112]
  40ac44:	b	40acb4 <tigetstr@plt+0x8694>
  40ac48:	mov	w1, w24
  40ac4c:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40ac50:	add	x0, x0, #0x828
  40ac54:	bl	4025a0 <printf@plt>
  40ac58:	mov	w20, #0x1                   	// #1
  40ac5c:	b	40abf0 <tigetstr@plt+0x85d0>
  40ac60:	ldr	x0, [sp, #96]
  40ac64:	ldr	x28, [x0, w23, sxtw #3]
  40ac68:	b	40ace0 <tigetstr@plt+0x86c0>
  40ac6c:	mov	w2, w24
  40ac70:	mov	x1, x28
  40ac74:	ldr	x0, [sp, #112]
  40ac78:	bl	4025a0 <printf@plt>
  40ac7c:	mov	w5, w21
  40ac80:	mov	w4, w27
  40ac84:	mov	w3, w20
  40ac88:	mov	w2, #0x0                   	// #0
  40ac8c:	mov	x1, x22
  40ac90:	mov	x0, x19
  40ac94:	bl	4098cc <tigetstr@plt+0x72ac>
  40ac98:	cmp	w0, w24
  40ac9c:	b.le	40b144 <tigetstr@plt+0x8b24>
  40aca0:	ldr	w3, [sp, #108]
  40aca4:	add	w23, w23, #0x1
  40aca8:	ldrh	w0, [x19, #60]
  40acac:	cmp	w0, w23
  40acb0:	b.ls	40ad0c <tigetstr@plt+0x86ec>  // b.plast
  40acb4:	cmp	w23, #0x19d
  40acb8:	b.le	40ac60 <tigetstr@plt+0x8640>
  40acbc:	ldrh	w1, [x19, #66]
  40acc0:	sub	w0, w0, w1
  40acc4:	sub	w0, w23, w0
  40acc8:	ldrh	w1, [x19, #64]
  40accc:	ldrh	w2, [x19, #62]
  40acd0:	add	w1, w1, w2
  40acd4:	add	w0, w0, w1
  40acd8:	ldr	x1, [x19, #48]
  40acdc:	ldr	x28, [x1, w0, sxtw #3]
  40ace0:	ldr	x1, [x19, #32]
  40ace4:	ldr	x0, [x1, w23, uxtw #3]
  40ace8:	sub	x0, x0, #0x1
  40acec:	cmn	x0, #0x3
  40acf0:	b.hi	40aca4 <tigetstr@plt+0x8684>  // b.pmore
  40acf4:	str	xzr, [x1, #1048]
  40acf8:	mov	x0, x28
  40acfc:	bl	402110 <strlen@plt>
  40ad00:	cmp	x0, #0x2
  40ad04:	b.hi	40ac7c <tigetstr@plt+0x865c>  // b.pmore
  40ad08:	b	40ac6c <tigetstr@plt+0x864c>
  40ad0c:	ldr	x1, [x19, #32]
  40ad10:	ldr	x0, [x1, #1048]
  40ad14:	sub	x0, x0, #0x1
  40ad18:	cmn	x0, #0x3
  40ad1c:	b.ls	40b158 <tigetstr@plt+0x8b38>  // b.plast
  40ad20:	cbnz	w3, 40b16c <tigetstr@plt+0x8b4c>
  40ad24:	mov	x0, x19
  40ad28:	bl	4085a0 <tigetstr@plt+0x5f80>
  40ad2c:	and	w0, w0, #0xff
  40ad30:	cbnz	w0, 40b110 <tigetstr@plt+0x8af0>
  40ad34:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40ad38:	add	x0, x0, #0x350
  40ad3c:	ldr	w1, [x0, #8]
  40ad40:	str	w1, [sp, #120]
  40ad44:	mov	w1, #0x4                   	// #4
  40ad48:	str	w1, [x0, #8]
  40ad4c:	mov	w1, w24
  40ad50:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40ad54:	add	x0, x0, #0x900
  40ad58:	bl	4025a0 <printf@plt>
  40ad5c:	mov	w5, w21
  40ad60:	mov	w4, w27
  40ad64:	mov	w3, w20
  40ad68:	mov	w2, #0x0                   	// #0
  40ad6c:	mov	x1, x22
  40ad70:	mov	x0, x19
  40ad74:	bl	4098cc <tigetstr@plt+0x72ac>
  40ad78:	str	w0, [sp, #112]
  40ad7c:	cmp	w24, w0
  40ad80:	b.lt	40ae00 <tigetstr@plt+0x87e0>  // b.tstop
  40ad84:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40ad88:	ldr	w1, [sp, #120]
  40ad8c:	str	w1, [x0, #856]
  40ad90:	ldr	x0, [x19, #32]
  40ad94:	adrp	x1, 422000 <tigetstr@plt+0x1f9e0>
  40ad98:	ldr	x1, [x1, #992]
  40ad9c:	str	x1, [x0, #1048]
  40ada0:	add	x0, sp, #0x10, lsl #12
  40ada4:	add	x0, x0, #0x20
  40ada8:	ldp	x0, x1, [x0, #184]
  40adac:	stp	x0, x1, [x19]
  40adb0:	add	x0, sp, #0x10, lsl #12
  40adb4:	add	x0, x0, #0x20
  40adb8:	ldp	x0, x1, [x0, #200]
  40adbc:	stp	x0, x1, [x19, #16]
  40adc0:	add	x0, sp, #0x10, lsl #12
  40adc4:	add	x0, x0, #0x20
  40adc8:	ldp	x0, x1, [x0, #216]
  40adcc:	stp	x0, x1, [x19, #32]
  40add0:	add	x0, sp, #0x10, lsl #12
  40add4:	add	x0, x0, #0x20
  40add8:	ldp	x0, x1, [x0, #232]
  40addc:	stp	x0, x1, [x19, #48]
  40ade0:	add	x0, sp, #0x10, lsl #12
  40ade4:	add	x0, x0, #0x20
  40ade8:	ldr	x0, [x0, #248]
  40adec:	str	x0, [x19, #64]
  40adf0:	ldp	x21, x22, [sp, #32]
  40adf4:	ldp	x23, x24, [sp, #48]
  40adf8:	ldp	x27, x28, [sp, #80]
  40adfc:	b	40a77c <tigetstr@plt+0x815c>
  40ae00:	mov	w0, w0
  40ae04:	sub	w0, w0, w24
  40ae08:	str	w0, [sp, #124]
  40ae0c:	str	w25, [sp, #108]
  40ae10:	mov	w23, w25
  40ae14:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40ae18:	add	x0, x0, #0x948
  40ae1c:	str	x0, [sp, #96]
  40ae20:	add	x28, sp, #0xd8
  40ae24:	b	40ae5c <tigetstr@plt+0x883c>
  40ae28:	str	xzr, [x1]
  40ae2c:	bl	402110 <strlen@plt>
  40ae30:	ldr	w1, [sp, #124]
  40ae34:	sub	w1, w1, #0x5
  40ae38:	ldr	w2, [sp, #108]
  40ae3c:	add	w2, w2, #0x1
  40ae40:	str	w2, [sp, #108]
  40ae44:	subs	w0, w1, w0
  40ae48:	str	w0, [sp, #124]
  40ae4c:	b.mi	40aeb8 <tigetstr@plt+0x8898>  // b.first
  40ae50:	add	w23, w23, #0x1
  40ae54:	cmp	w23, #0xb
  40ae58:	b.eq	40aeb8 <tigetstr@plt+0x8898>  // b.none
  40ae5c:	mov	w2, w23
  40ae60:	ldr	x1, [sp, #96]
  40ae64:	mov	x0, x28
  40ae68:	bl	402180 <sprintf@plt>
  40ae6c:	mov	x1, x28
  40ae70:	mov	x0, x19
  40ae74:	bl	4084f8 <tigetstr@plt+0x5ed8>
  40ae78:	sub	x1, x0, #0x1
  40ae7c:	cmn	x1, #0x3
  40ae80:	b.hi	40ae50 <tigetstr@plt+0x8830>  // b.pmore
  40ae84:	ldrh	w3, [x19, #60]
  40ae88:	cbz	w3, 40ae50 <tigetstr@plt+0x8830>
  40ae8c:	ldr	x1, [x19, #32]
  40ae90:	sub	w3, w3, #0x1
  40ae94:	add	x2, x1, #0x8
  40ae98:	add	x3, x2, x3, lsl #3
  40ae9c:	ldr	x2, [x1]
  40aea0:	cmp	x0, x2
  40aea4:	b.eq	40ae28 <tigetstr@plt+0x8808>  // b.none
  40aea8:	add	x1, x1, #0x8
  40aeac:	cmp	x3, x1
  40aeb0:	b.ne	40ae9c <tigetstr@plt+0x887c>  // b.any
  40aeb4:	b	40ae50 <tigetstr@plt+0x8830>
  40aeb8:	ldr	w0, [sp, #108]
  40aebc:	cbnz	w0, 40aee4 <tigetstr@plt+0x88c4>
  40aec0:	ldr	w0, [sp, #112]
  40aec4:	sub	w0, w0, w24
  40aec8:	str	w0, [sp, #108]
  40aecc:	mov	w23, #0x3c                  	// #60
  40aed0:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40aed4:	add	x0, x0, #0x998
  40aed8:	str	x0, [sp, #96]
  40aedc:	add	x28, sp, #0xd8
  40aee0:	b	40af4c <tigetstr@plt+0x892c>
  40aee4:	mov	w1, w24
  40aee8:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40aeec:	add	x0, x0, #0x950
  40aef0:	bl	4025a0 <printf@plt>
  40aef4:	mov	w5, w21
  40aef8:	mov	w4, w27
  40aefc:	mov	w3, w20
  40af00:	mov	w2, #0x0                   	// #0
  40af04:	mov	x1, x22
  40af08:	mov	x0, x19
  40af0c:	bl	4098cc <tigetstr@plt+0x72ac>
  40af10:	str	w0, [sp, #112]
  40af14:	cmp	w24, w0
  40af18:	b.lt	40aec0 <tigetstr@plt+0x88a0>  // b.tstop
  40af1c:	b	40ad84 <tigetstr@plt+0x8764>
  40af20:	str	xzr, [x1]
  40af24:	bl	402110 <strlen@plt>
  40af28:	ldr	w1, [sp, #108]
  40af2c:	sub	w1, w1, #0x5
  40af30:	add	w25, w25, #0x1
  40af34:	subs	w0, w1, w0
  40af38:	str	w0, [sp, #108]
  40af3c:	b.mi	40afa8 <tigetstr@plt+0x8988>  // b.first
  40af40:	sub	w23, w23, #0x1
  40af44:	cmn	w23, #0x1
  40af48:	b.eq	40afa8 <tigetstr@plt+0x8988>  // b.none
  40af4c:	mov	w2, w23
  40af50:	ldr	x1, [sp, #96]
  40af54:	mov	x0, x28
  40af58:	bl	402180 <sprintf@plt>
  40af5c:	mov	x1, x28
  40af60:	mov	x0, x19
  40af64:	bl	4084f8 <tigetstr@plt+0x5ed8>
  40af68:	sub	x1, x0, #0x1
  40af6c:	cmn	x1, #0x3
  40af70:	b.hi	40af40 <tigetstr@plt+0x8920>  // b.pmore
  40af74:	ldrh	w2, [x19, #60]
  40af78:	cbz	w2, 40af40 <tigetstr@plt+0x8920>
  40af7c:	ldr	x1, [x19, #32]
  40af80:	sub	w2, w2, #0x1
  40af84:	add	x3, x1, #0x8
  40af88:	add	x2, x3, x2, lsl #3
  40af8c:	ldr	x3, [x1]
  40af90:	cmp	x0, x3
  40af94:	b.eq	40af20 <tigetstr@plt+0x8900>  // b.none
  40af98:	add	x1, x1, #0x8
  40af9c:	cmp	x1, x2
  40afa0:	b.ne	40af8c <tigetstr@plt+0x896c>  // b.any
  40afa4:	b	40af40 <tigetstr@plt+0x8920>
  40afa8:	cbnz	w25, 40b004 <tigetstr@plt+0x89e4>
  40afac:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  40afb0:	ldr	x0, [x0, #3856]
  40afb4:	ldr	x20, [x0]
  40afb8:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  40afbc:	ldr	x0, [x0, #3968]
  40afc0:	ldr	x21, [x0]
  40afc4:	ldr	x0, [x19]
  40afc8:	bl	402100 <_nc_first_name@plt>
  40afcc:	ldr	w22, [sp, #112]
  40afd0:	mov	w4, w22
  40afd4:	mov	x3, x0
  40afd8:	mov	x2, x21
  40afdc:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  40afe0:	add	x1, x1, #0x9f0
  40afe4:	mov	x0, x20
  40afe8:	bl	4025e0 <fprintf@plt>
  40afec:	mov	x2, x26
  40aff0:	mov	w1, w22
  40aff4:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40aff8:	add	x0, x0, #0xa10
  40affc:	bl	4025a0 <printf@plt>
  40b000:	b	40ad84 <tigetstr@plt+0x8764>
  40b004:	mov	w1, w24
  40b008:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40b00c:	add	x0, x0, #0x9a0
  40b010:	bl	4025a0 <printf@plt>
  40b014:	mov	w5, w21
  40b018:	mov	w4, w27
  40b01c:	mov	w3, w20
  40b020:	mov	w2, #0x0                   	// #0
  40b024:	mov	x1, x22
  40b028:	mov	x0, x19
  40b02c:	bl	4098cc <tigetstr@plt+0x72ac>
  40b030:	str	w0, [sp, #112]
  40b034:	cmp	w24, w0
  40b038:	b.lt	40afac <tigetstr@plt+0x898c>  // b.tstop
  40b03c:	b	40ad84 <tigetstr@plt+0x8764>
  40b040:	ldp	x0, x1, [x19]
  40b044:	add	x2, sp, #0x10, lsl #12
  40b048:	add	x2, x2, #0x20
  40b04c:	stp	x0, x1, [x2, #184]
  40b050:	ldp	x0, x1, [x19, #16]
  40b054:	stp	x0, x1, [x2, #200]
  40b058:	ldp	x0, x1, [x19, #32]
  40b05c:	stp	x0, x1, [x2, #216]
  40b060:	ldp	x0, x1, [x19, #48]
  40b064:	stp	x0, x1, [x2, #232]
  40b068:	ldr	x0, [x19, #64]
  40b06c:	str	x0, [x2, #248]
  40b070:	mov	x0, x19
  40b074:	bl	4085a0 <tigetstr@plt+0x5f80>
  40b078:	and	w0, w0, #0xff
  40b07c:	cbnz	w0, 40b0e0 <tigetstr@plt+0x8ac0>
  40b080:	add	x0, sp, #0x10, lsl #12
  40b084:	add	x0, x0, #0x20
  40b088:	ldp	x0, x1, [x0, #184]
  40b08c:	stp	x0, x1, [x19]
  40b090:	add	x0, sp, #0x10, lsl #12
  40b094:	add	x0, x0, #0x20
  40b098:	ldp	x0, x1, [x0, #200]
  40b09c:	stp	x0, x1, [x19, #16]
  40b0a0:	add	x0, sp, #0x10, lsl #12
  40b0a4:	add	x0, x0, #0x20
  40b0a8:	ldp	x0, x1, [x0, #216]
  40b0ac:	stp	x0, x1, [x19, #32]
  40b0b0:	add	x0, sp, #0x10, lsl #12
  40b0b4:	add	x0, x0, #0x20
  40b0b8:	ldp	x0, x1, [x0, #232]
  40b0bc:	stp	x0, x1, [x19, #48]
  40b0c0:	add	x0, sp, #0x10, lsl #12
  40b0c4:	add	x0, x0, #0x20
  40b0c8:	ldr	x0, [x0, #248]
  40b0cc:	str	x0, [x19, #64]
  40b0d0:	ldp	x21, x22, [sp, #32]
  40b0d4:	ldp	x23, x24, [sp, #48]
  40b0d8:	ldp	x27, x28, [sp, #80]
  40b0dc:	b	40a77c <tigetstr@plt+0x815c>
  40b0e0:	mov	w5, w21
  40b0e4:	mov	w4, w27
  40b0e8:	mov	w3, w20
  40b0ec:	mov	w2, #0x0                   	// #0
  40b0f0:	mov	x1, x22
  40b0f4:	mov	x0, x19
  40b0f8:	bl	4098cc <tigetstr@plt+0x72ac>
  40b0fc:	b	40b080 <tigetstr@plt+0x8a60>
  40b100:	mov	x0, x19
  40b104:	bl	4085a0 <tigetstr@plt+0x5f80>
  40b108:	and	w0, w0, #0xff
  40b10c:	cbz	w0, 40b190 <tigetstr@plt+0x8b70>
  40b110:	ldr	x0, [x19, #32]
  40b114:	str	xzr, [x0, #1168]
  40b118:	mov	w1, w24
  40b11c:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40b120:	add	x0, x0, #0x8d0
  40b124:	bl	4025a0 <printf@plt>
  40b128:	b	40b190 <tigetstr@plt+0x8b70>
  40b12c:	ldr	x1, [x19, #32]
  40b130:	ldr	x0, [x1, #1048]
  40b134:	sub	x0, x0, #0x1
  40b138:	cmn	x0, #0x3
  40b13c:	b.hi	40ad24 <tigetstr@plt+0x8704>  // b.pmore
  40b140:	b	40b158 <tigetstr@plt+0x8b38>
  40b144:	ldr	x1, [x19, #32]
  40b148:	ldr	x0, [x1, #1048]
  40b14c:	sub	x0, x0, #0x1
  40b150:	cmn	x0, #0x3
  40b154:	b.hi	40b16c <tigetstr@plt+0x8b4c>  // b.pmore
  40b158:	str	xzr, [x1, #1048]
  40b15c:	mov	w1, w24
  40b160:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40b164:	add	x0, x0, #0x8a0
  40b168:	bl	4025a0 <printf@plt>
  40b16c:	mov	w5, w21
  40b170:	mov	w4, w27
  40b174:	mov	w3, w20
  40b178:	mov	w2, #0x0                   	// #0
  40b17c:	mov	x1, x22
  40b180:	mov	x0, x19
  40b184:	bl	4098cc <tigetstr@plt+0x72ac>
  40b188:	cmp	w0, w24
  40b18c:	b.gt	40b100 <tigetstr@plt+0x8ae0>
  40b190:	mov	w5, w21
  40b194:	mov	w4, w27
  40b198:	mov	w3, w20
  40b19c:	mov	w2, #0x0                   	// #0
  40b1a0:	mov	x1, x22
  40b1a4:	mov	x0, x19
  40b1a8:	bl	4098cc <tigetstr@plt+0x72ac>
  40b1ac:	cmp	w0, w24
  40b1b0:	b.le	40ad90 <tigetstr@plt+0x8770>
  40b1b4:	b	40ad34 <tigetstr@plt+0x8714>
  40b1b8:	ldp	x21, x22, [sp, #32]
  40b1bc:	ldp	x23, x24, [sp, #48]
  40b1c0:	ldp	x27, x28, [sp, #80]
  40b1c4:	b	40a77c <tigetstr@plt+0x815c>
  40b1c8:	mov	x12, #0x1020                	// #4128
  40b1cc:	sub	sp, sp, x12
  40b1d0:	stp	x29, x30, [sp]
  40b1d4:	mov	x29, sp
  40b1d8:	stp	x19, x20, [sp, #16]
  40b1dc:	mov	x20, x0
  40b1e0:	and	w19, w1, #0xff
  40b1e4:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40b1e8:	ldr	w0, [x0, #900]
  40b1ec:	sub	w0, w0, #0x2
  40b1f0:	cmp	w0, #0x1
  40b1f4:	b.ls	40b244 <tigetstr@plt+0x8c24>  // b.plast
  40b1f8:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  40b1fc:	add	x1, x1, #0xa60
  40b200:	adrp	x2, 40e000 <tigetstr@plt+0xb9e0>
  40b204:	add	x2, x2, #0xa58
  40b208:	cmp	w19, #0x0
  40b20c:	add	x19, sp, #0x20
  40b210:	mov	x3, x20
  40b214:	csel	x2, x2, x1, ne  // ne = any
  40b218:	adrp	x1, 40e000 <tigetstr@plt+0xb9e0>
  40b21c:	add	x1, x1, #0xa68
  40b220:	mov	x0, x19
  40b224:	bl	402180 <sprintf@plt>
  40b228:	mov	x0, x19
  40b22c:	bl	408dec <tigetstr@plt+0x67cc>
  40b230:	ldp	x19, x20, [sp, #16]
  40b234:	ldp	x29, x30, [sp]
  40b238:	mov	x12, #0x1020                	// #4128
  40b23c:	add	sp, sp, x12
  40b240:	ret
  40b244:	bl	4083f8 <tigetstr@plt+0x5dd8>
  40b248:	b	40b1f8 <tigetstr@plt+0x8bd8>
  40b24c:	stp	x29, x30, [sp, #-80]!
  40b250:	mov	x29, sp
  40b254:	stp	x19, x20, [sp, #16]
  40b258:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40b25c:	ldr	x19, [x0, #872]
  40b260:	cbz	x19, 40b33c <tigetstr@plt+0x8d1c>
  40b264:	stp	x23, x24, [sp, #48]
  40b268:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40b26c:	ldr	w23, [x0, #900]
  40b270:	sub	w23, w23, #0x2
  40b274:	cmp	w23, #0x1
  40b278:	mov	w24, #0x2c                  	// #44
  40b27c:	mov	w0, #0x3a                  	// #58
  40b280:	csel	w24, w24, w0, hi  // hi = pmore
  40b284:	sub	w19, w19, #0x1
  40b288:	cmp	w19, #0x0
  40b28c:	b.le	40b324 <tigetstr@plt+0x8d04>
  40b290:	stp	x21, x22, [sp, #32]
  40b294:	str	x25, [sp, #64]
  40b298:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40b29c:	ldr	x21, [x0, #864]
  40b2a0:	sxtw	x19, w19
  40b2a4:	sub	x25, x21, #0x1
  40b2a8:	adrp	x22, 422000 <tigetstr@plt+0x1f9e0>
  40b2ac:	add	x22, x22, #0x350
  40b2b0:	b	40b2d0 <tigetstr@plt+0x8cb0>
  40b2b4:	cmp	w20, #0x5c
  40b2b8:	ccmp	w23, #0x1, #0x2, eq  // eq = none
  40b2bc:	b.hi	40b2f8 <tigetstr@plt+0x8cd8>  // b.pmore
  40b2c0:	str	x19, [x22, #24]
  40b2c4:	sub	x19, x19, #0x1
  40b2c8:	cmp	w19, #0x0
  40b2cc:	b.le	40b31c <tigetstr@plt+0x8cfc>
  40b2d0:	ldrb	w20, [x21, x19]
  40b2d4:	cmp	w20, #0xa
  40b2d8:	b.eq	40b2c4 <tigetstr@plt+0x8ca4>  // b.none
  40b2dc:	bl	402420 <__ctype_b_loc@plt>
  40b2e0:	and	x1, x20, #0xff
  40b2e4:	ldr	x0, [x0]
  40b2e8:	ldrh	w0, [x0, x1, lsl #1]
  40b2ec:	tbz	w0, #13, 40b2b4 <tigetstr@plt+0x8c94>
  40b2f0:	str	x19, [x22, #24]
  40b2f4:	b	40b2c4 <tigetstr@plt+0x8ca4>
  40b2f8:	cmp	w24, w20
  40b2fc:	b.ne	40b378 <tigetstr@plt+0x8d58>  // b.any
  40b300:	ldrb	w0, [x25, x19]
  40b304:	cmp	w0, #0x5c
  40b308:	b.eq	40b384 <tigetstr@plt+0x8d64>  // b.none
  40b30c:	add	w0, w19, #0x1
  40b310:	sxtw	x0, w0
  40b314:	str	x0, [x22, #24]
  40b318:	b	40b2c4 <tigetstr@plt+0x8ca4>
  40b31c:	ldp	x21, x22, [sp, #32]
  40b320:	ldr	x25, [sp, #64]
  40b324:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40b328:	add	x0, x0, #0x350
  40b32c:	ldr	x1, [x0, #16]
  40b330:	ldr	x0, [x0, #24]
  40b334:	strb	wzr, [x1, x0]
  40b338:	ldp	x23, x24, [sp, #48]
  40b33c:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40b340:	ldr	x0, [x0, #864]
  40b344:	cbz	x0, 40b364 <tigetstr@plt+0x8d44>
  40b348:	adrp	x19, 421000 <tigetstr@plt+0x1e9e0>
  40b34c:	ldr	x19, [x19, #3896]
  40b350:	ldr	x1, [x19]
  40b354:	bl	402130 <fputs@plt>
  40b358:	ldr	x1, [x19]
  40b35c:	mov	w0, #0xa                   	// #10
  40b360:	bl	402190 <putc@plt>
  40b364:	adrp	x0, 422000 <tigetstr@plt+0x1f9e0>
  40b368:	ldr	w0, [x0, #872]
  40b36c:	ldp	x19, x20, [sp, #16]
  40b370:	ldp	x29, x30, [sp], #80
  40b374:	ret
  40b378:	ldp	x21, x22, [sp, #32]
  40b37c:	ldr	x25, [sp, #64]
  40b380:	b	40b324 <tigetstr@plt+0x8d04>
  40b384:	ldp	x21, x22, [sp, #32]
  40b388:	ldr	x25, [sp, #64]
  40b38c:	b	40b324 <tigetstr@plt+0x8d04>
  40b390:	stp	x29, x30, [sp, #-80]!
  40b394:	mov	x29, sp
  40b398:	stp	x19, x20, [sp, #16]
  40b39c:	stp	x21, x22, [sp, #32]
  40b3a0:	stp	x23, x24, [sp, #48]
  40b3a4:	str	x25, [sp, #64]
  40b3a8:	mov	x21, x0
  40b3ac:	mov	x19, x1
  40b3b0:	ands	w25, w2, #0xff
  40b3b4:	b.eq	40b3d8 <tigetstr@plt+0x8db8>  // b.none
  40b3b8:	ldrh	w0, [x1, #56]
  40b3bc:	cbz	w0, 40b404 <tigetstr@plt+0x8de4>
  40b3c0:	mov	w20, #0x0                   	// #0
  40b3c4:	adrp	x22, 422000 <tigetstr@plt+0x1f9e0>
  40b3c8:	add	x22, x22, #0x350
  40b3cc:	adrp	x23, 421000 <tigetstr@plt+0x1e9e0>
  40b3d0:	ldr	x23, [x23, #3912]
  40b3d4:	b	40b470 <tigetstr@plt+0x8e50>
  40b3d8:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  40b3dc:	ldr	x0, [x0, #3896]
  40b3e0:	ldr	x3, [x0]
  40b3e4:	mov	x2, #0x18                  	// #24
  40b3e8:	mov	x1, #0x1                   	// #1
  40b3ec:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40b3f0:	add	x0, x0, #0xa70
  40b3f4:	bl	4024a0 <fwrite@plt>
  40b3f8:	ldrh	w0, [x19, #56]
  40b3fc:	cbnz	w0, 40b3c0 <tigetstr@plt+0x8da0>
  40b400:	cbz	w25, 40b4c0 <tigetstr@plt+0x8ea0>
  40b404:	ldrh	w2, [x19, #58]
  40b408:	cbz	w2, 40b5b0 <tigetstr@plt+0x8f90>
  40b40c:	mov	w20, #0x0                   	// #0
  40b410:	adrp	x22, 422000 <tigetstr@plt+0x1f9e0>
  40b414:	add	x22, x22, #0x350
  40b418:	mov	w23, #0x1                   	// #1
  40b41c:	adrp	x24, 421000 <tigetstr@plt+0x1e9e0>
  40b420:	ldr	x24, [x24, #3912]
  40b424:	b	40b55c <tigetstr@plt+0x8f3c>
  40b428:	mov	w1, w20
  40b42c:	mov	w2, w1
  40b430:	cmp	w1, #0x2b
  40b434:	b.le	40b6d8 <tigetstr@plt+0x90b8>
  40b438:	ldrh	w2, [x19, #62]
  40b43c:	sub	w0, w0, w2
  40b440:	sub	w0, w1, w0
  40b444:	ldr	x2, [x19, #48]
  40b448:	ldr	x2, [x2, w0, sxtw #3]
  40b44c:	ldr	w0, [x22, #52]
  40b450:	cmp	w0, #0x1
  40b454:	b.ls	40b490 <tigetstr@plt+0x8e70>  // b.plast
  40b458:	mov	w0, #0x0                   	// #0
  40b45c:	blr	x21
  40b460:	add	w20, w20, #0x1
  40b464:	ldrh	w0, [x19, #56]
  40b468:	cmp	w0, w20
  40b46c:	b.ls	40b400 <tigetstr@plt+0x8de0>  // b.plast
  40b470:	cmp	w20, #0x2b
  40b474:	b.hi	40b428 <tigetstr@plt+0x8e08>  // b.pmore
  40b478:	ldr	w1, [x22, #88]
  40b47c:	cmp	w1, #0x1
  40b480:	b.eq	40b6d0 <tigetstr@plt+0x90b0>  // b.none
  40b484:	ldr	x1, [x22, #96]
  40b488:	ldr	w1, [x1, w20, uxtw #2]
  40b48c:	b	40b42c <tigetstr@plt+0x8e0c>
  40b490:	ldr	w0, [x22, #88]
  40b494:	cmp	w0, #0x3
  40b498:	b.eq	40b458 <tigetstr@plt+0x8e38>  // b.none
  40b49c:	ldrb	w0, [x23]
  40b4a0:	cbnz	w0, 40b458 <tigetstr@plt+0x8e38>
  40b4a4:	ldrb	w0, [x2]
  40b4a8:	cmp	w0, #0x4f
  40b4ac:	b.ne	40b458 <tigetstr@plt+0x8e38>  // b.any
  40b4b0:	ldrb	w0, [x2, #1]
  40b4b4:	cmp	w0, #0x54
  40b4b8:	b.ne	40b458 <tigetstr@plt+0x8e38>  // b.any
  40b4bc:	b	40b460 <tigetstr@plt+0x8e40>
  40b4c0:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  40b4c4:	ldr	x0, [x0, #3896]
  40b4c8:	ldr	x3, [x0]
  40b4cc:	mov	x2, #0x17                  	// #23
  40b4d0:	mov	x1, #0x1                   	// #1
  40b4d4:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40b4d8:	add	x0, x0, #0xa90
  40b4dc:	bl	4024a0 <fwrite@plt>
  40b4e0:	ldrh	w2, [x19, #58]
  40b4e4:	cbnz	w2, 40b40c <tigetstr@plt+0x8dec>
  40b4e8:	adrp	x0, 421000 <tigetstr@plt+0x1e9e0>
  40b4ec:	ldr	x0, [x0, #3896]
  40b4f0:	ldr	x3, [x0]
  40b4f4:	mov	x2, #0x17                  	// #23
  40b4f8:	mov	x1, #0x1                   	// #1
  40b4fc:	adrp	x0, 40e000 <tigetstr@plt+0xb9e0>
  40b500:	add	x0, x0, #0xaa8
  40b504:	bl	4024a0 <fwrite@plt>
  40b508:	b	40b5b0 <tigetstr@plt+0x8f90>
  40b50c:	mov	w1, w20
  40b510:	mov	w0, w1
  40b514:	cmp	w1, #0x26
  40b518:	b.le	40b6c4 <tigetstr@plt+0x90a4>
  40b51c:	ldrh	w0, [x19, #64]
  40b520:	sub	w2, w2, w0
  40b524:	sub	w2, w1, w2
  40b528:	ldrh	w0, [x19, #62]
  40b52c:	add	w2, w2, w0
  40b530:	ldr	x0, [x19, #48]
  40b534:	ldr	x2, [x0, w2, sxtw #3]
  40b538:	ldr	w0, [x22, #52]
  40b53c:	cmp	w0, #0x1
  40b540:	b.ls	40b57c <tigetstr@plt+0x8f5c>  // b.plast
  40b544:	mov	w0, w23
  40b548:	blr	x21
  40b54c:	add	w20, w20, #0x1
  40b550:	ldrh	w2, [x19, #58]
  40b554:	cmp	w2, w20
  40b558:	b.ls	40b5ac <tigetstr@plt+0x8f8c>  // b.plast
  40b55c:	cmp	w20, #0x26
  40b560:	b.hi	40b50c <tigetstr@plt+0x8eec>  // b.pmore
  40b564:	ldr	w0, [x22, #88]
  40b568:	cmp	w0, #0x1
  40b56c:	b.eq	40b6bc <tigetstr@plt+0x909c>  // b.none
  40b570:	ldr	x0, [x22, #104]
  40b574:	ldr	w1, [x0, w20, uxtw #2]
  40b578:	b	40b510 <tigetstr@plt+0x8ef0>
  40b57c:	ldr	w0, [x22, #88]
  40b580:	cmp	w0, #0x3
  40b584:	b.eq	40b544 <tigetstr@plt+0x8f24>  // b.none
  40b588:	ldrb	w0, [x24]
  40b58c:	cbnz	w0, 40b544 <tigetstr@plt+0x8f24>
  40b590:	ldrb	w0, [x2]
  40b594:	cmp	w0, #0x4f
  40b598:	b.ne	40b544 <tigetstr@plt+0x8f24>  // b.any
  40b59c:	ldrb	w0, [x2, #1]
  40b5a0:	cmp	w0, #0x54
  40b5a4:	b.ne	40b544 <tigetstr@plt+0x8f24>  // b.any
  40b5a8:	b	40b54c <tigetstr@plt+0x8f2c>
  40b5ac:	cbz	w25, 40b4e8 <tigetstr@plt+0x8ec8>
  40b5b0:	ldrh	w2, [x19, #60]
  40b5b4:	cbz	w2, 40b67c <tigetstr@plt+0x905c>
  40b5b8:	mov	w20, #0x0                   	// #0
  40b5bc:	adrp	x22, 422000 <tigetstr@plt+0x1f9e0>
  40b5c0:	add	x22, x22, #0x350
  40b5c4:	mov	w23, #0x2                   	// #2
  40b5c8:	adrp	x24, 421000 <tigetstr@plt+0x1e9e0>
  40b5cc:	ldr	x24, [x24, #3912]
  40b5d0:	b	40b62c <tigetstr@plt+0x900c>
  40b5d4:	mov	w1, w20
  40b5d8:	mov	w0, w1
  40b5dc:	cmp	w1, #0x19d
  40b5e0:	b.le	40b6b0 <tigetstr@plt+0x9090>
  40b5e4:	ldrh	w0, [x19, #66]
  40b5e8:	sub	w2, w2, w0
  40b5ec:	sub	w2, w1, w2
  40b5f0:	ldrh	w0, [x19, #64]
  40b5f4:	ldrh	w3, [x19, #62]
  40b5f8:	add	w0, w0, w3
  40b5fc:	add	w2, w2, w0
  40b600:	ldr	x0, [x19, #48]
  40b604:	ldr	x2, [x0, w2, sxtw #3]
  40b608:	ldr	w0, [x22, #52]
  40b60c:	cmp	w0, #0x1
  40b610:	b.ls	40b64c <tigetstr@plt+0x902c>  // b.plast
  40b614:	mov	w0, w23
  40b618:	blr	x21
  40b61c:	add	w20, w20, #0x1
  40b620:	ldrh	w2, [x19, #60]
  40b624:	cmp	w2, w20
  40b628:	b.ls	40b67c <tigetstr@plt+0x905c>  // b.plast
  40b62c:	cmp	w20, #0x19d
  40b630:	b.hi	40b5d4 <tigetstr@plt+0x8fb4>  // b.pmore
  40b634:	ldr	w0, [x22, #88]
  40b638:	cmp	w0, #0x1
  40b63c:	b.eq	40b6a8 <tigetstr@plt+0x9088>  // b.none
  40b640:	ldr	x0, [x22, #112]
  40b644:	ldr	w1, [x0, w20, uxtw #2]
  40b648:	b	40b5d8 <tigetstr@plt+0x8fb8>
  40b64c:	ldr	w0, [x22, #88]
  40b650:	cmp	w0, #0x3
  40b654:	b.eq	40b614 <tigetstr@plt+0x8ff4>  // b.none
  40b658:	ldrb	w0, [x24]
  40b65c:	cbnz	w0, 40b614 <tigetstr@plt+0x8ff4>
  40b660:	ldrb	w0, [x2]
  40b664:	cmp	w0, #0x4f
  40b668:	b.ne	40b614 <tigetstr@plt+0x8ff4>  // b.any
  40b66c:	ldrb	w0, [x2, #1]
  40b670:	cmp	w0, #0x54
  40b674:	b.ne	40b614 <tigetstr@plt+0x8ff4>  // b.any
  40b678:	b	40b61c <tigetstr@plt+0x8ffc>
  40b67c:	adrp	x2, 40e000 <tigetstr@plt+0xb9e0>
  40b680:	add	x2, x2, #0xac0
  40b684:	mov	w1, #0x0                   	// #0
  40b688:	mov	w0, #0x3                   	// #3
  40b68c:	blr	x21
  40b690:	ldp	x19, x20, [sp, #16]
  40b694:	ldp	x21, x22, [sp, #32]
  40b698:	ldp	x23, x24, [sp, #48]
  40b69c:	ldr	x25, [sp, #64]
  40b6a0:	ldp	x29, x30, [sp], #80
  40b6a4:	ret
  40b6a8:	mov	w0, w20
  40b6ac:	mov	w1, w20
  40b6b0:	ldr	x2, [x22, #80]
  40b6b4:	ldr	x2, [x2, w0, sxtw #3]
  40b6b8:	b	40b608 <tigetstr@plt+0x8fe8>
  40b6bc:	mov	w0, w20
  40b6c0:	mov	w1, w20
  40b6c4:	ldr	x2, [x22, #72]
  40b6c8:	ldr	x2, [x2, w0, sxtw #3]
  40b6cc:	b	40b538 <tigetstr@plt+0x8f18>
  40b6d0:	mov	w2, w20
  40b6d4:	mov	w1, w20
  40b6d8:	ldr	x0, [x22, #64]
  40b6dc:	ldr	x2, [x0, w2, sxtw #3]
  40b6e0:	b	40b44c <tigetstr@plt+0x8e2c>
  40b6e4:	stp	x29, x30, [sp, #-304]!
  40b6e8:	mov	x29, sp
  40b6ec:	stp	x19, x20, [sp, #16]
  40b6f0:	str	x21, [sp, #32]
  40b6f4:	mov	x19, x0
  40b6f8:	ldr	x0, [x0, #32]
  40b6fc:	ldr	x21, [x0, #1168]
  40b700:	sub	x0, x21, #0x1
  40b704:	cmn	x0, #0x3
  40b708:	b.hi	40b740 <tigetstr@plt+0x9120>  // b.pmore
  40b70c:	ldrb	w20, [x21], #1
  40b710:	mov	w2, w20
  40b714:	mov	x0, x21
  40b718:	cbnz	w20, 40b738 <tigetstr@plt+0x9118>
  40b71c:	b	40b740 <tigetstr@plt+0x9120>
  40b720:	ldrb	w1, [x0, #1]
  40b724:	cbz	w1, 40b740 <tigetstr@plt+0x9120>
  40b728:	add	x0, x0, #0x2
  40b72c:	cmp	w1, w2
  40b730:	b.ls	40b7dc <tigetstr@plt+0x91bc>  // b.plast
  40b734:	mov	w2, w1
  40b738:	ldrb	w1, [x0]
  40b73c:	cbnz	w1, 40b720 <tigetstr@plt+0x9100>
  40b740:	ldp	x19, x20, [sp, #16]
  40b744:	ldr	x21, [sp, #32]
  40b748:	ldp	x29, x30, [sp], #304
  40b74c:	ret
  40b750:	strb	w0, [x1, w20, uxtw]
  40b754:	add	x21, x21, #0x2
  40b758:	ldurb	w20, [x21, #-1]
  40b75c:	cbz	w20, 40b768 <tigetstr@plt+0x9148>
  40b760:	ldrb	w0, [x21]
  40b764:	cbnz	w0, 40b750 <tigetstr@plt+0x9130>
  40b768:	mov	x1, #0x1                   	// #1
  40b76c:	mov	x3, #0x0                   	// #0
  40b770:	add	x0, sp, #0x30
  40b774:	b	40b784 <tigetstr@plt+0x9164>
  40b778:	add	x1, x1, #0x1
  40b77c:	cmp	x1, #0x101
  40b780:	b.eq	40b7b8 <tigetstr@plt+0x9198>  // b.none
  40b784:	add	x2, x1, x0
  40b788:	ldurb	w2, [x2, #-1]
  40b78c:	cbz	w2, 40b778 <tigetstr@plt+0x9158>
  40b790:	add	x4, x3, #0x1
  40b794:	ldr	x5, [x19, #32]
  40b798:	ldr	x5, [x5, #1168]
  40b79c:	sub	w6, w1, #0x1
  40b7a0:	strb	w6, [x5, x3]
  40b7a4:	ldr	x5, [x19, #32]
  40b7a8:	ldr	x5, [x5, #1168]
  40b7ac:	strb	w2, [x5, x4]
  40b7b0:	add	x3, x3, #0x2
  40b7b4:	b	40b778 <tigetstr@plt+0x9158>
  40b7b8:	cbz	w20, 40b7cc <tigetstr@plt+0x91ac>
  40b7bc:	ldr	x0, [x19, #32]
  40b7c0:	ldr	x0, [x0, #1168]
  40b7c4:	strb	w20, [x0, x3]
  40b7c8:	add	x3, x3, #0x1
  40b7cc:	ldr	x0, [x19, #32]
  40b7d0:	ldr	x0, [x0, #1168]
  40b7d4:	strb	wzr, [x0, x3]
  40b7d8:	b	40b740 <tigetstr@plt+0x9120>
  40b7dc:	mov	x2, #0x100                 	// #256
  40b7e0:	mov	w1, #0x0                   	// #0
  40b7e4:	add	x0, sp, #0x30
  40b7e8:	bl	4022a0 <memset@plt>
  40b7ec:	add	x1, sp, #0x30
  40b7f0:	b	40b760 <tigetstr@plt+0x9140>
  40b7f4:	stp	x29, x30, [sp, #-48]!
  40b7f8:	mov	x29, sp
  40b7fc:	stp	x19, x20, [sp, #16]
  40b800:	str	x21, [sp, #32]
  40b804:	mov	x21, x0
  40b808:	adrp	x19, 410000 <tigetstr@plt+0xd9e0>
  40b80c:	add	x19, x19, #0x7a0
  40b810:	add	x19, x19, #0x4
  40b814:	mov	w20, #0x0                   	// #0
  40b818:	mov	x1, x19
  40b81c:	mov	x0, x21
  40b820:	bl	402410 <strcmp@plt>
  40b824:	cbz	w0, 40b84c <tigetstr@plt+0x922c>
  40b828:	add	w20, w20, #0x1
  40b82c:	add	x19, x19, #0x10
  40b830:	cmp	w20, #0xf
  40b834:	b.ne	40b818 <tigetstr@plt+0x91f8>  // b.any
  40b838:	mov	w0, #0x0                   	// #0
  40b83c:	ldp	x19, x20, [sp, #16]
  40b840:	ldr	x21, [sp, #32]
  40b844:	ldp	x29, x30, [sp], #48
  40b848:	ret
  40b84c:	ubfiz	x20, x20, #4, #32
  40b850:	adrp	x0, 410000 <tigetstr@plt+0xd9e0>
  40b854:	add	x0, x0, #0x7a0
  40b858:	ldr	w0, [x0, x20]
  40b85c:	b	40b83c <tigetstr@plt+0x921c>
  40b860:	stp	x29, x30, [sp, #-48]!
  40b864:	mov	x29, sp
  40b868:	stp	x19, x20, [sp, #16]
  40b86c:	str	x21, [sp, #32]
  40b870:	mov	x21, x0
  40b874:	mov	x19, x1
  40b878:	bl	402110 <strlen@plt>
  40b87c:	mov	x20, x0
  40b880:	mov	x0, x19
  40b884:	bl	402110 <strlen@plt>
  40b888:	cmp	x20, x0
  40b88c:	b.eq	40b8a4 <tigetstr@plt+0x9284>  // b.none
  40b890:	mov	w0, #0x0                   	// #0
  40b894:	ldp	x19, x20, [sp, #16]
  40b898:	ldr	x21, [sp, #32]
  40b89c:	ldp	x29, x30, [sp], #48
  40b8a0:	ret
  40b8a4:	mov	x2, x20
  40b8a8:	mov	x1, x19
  40b8ac:	mov	x0, x21
  40b8b0:	bl	402250 <strncmp@plt>
  40b8b4:	cmp	w0, #0x0
  40b8b8:	cset	w0, eq  // eq = none
  40b8bc:	b	40b894 <tigetstr@plt+0x9274>
  40b8c0:	stp	x29, x30, [sp, #-64]!
  40b8c4:	mov	x29, sp
  40b8c8:	stp	x19, x20, [sp, #16]
  40b8cc:	adrp	x20, 421000 <tigetstr@plt+0x1e9e0>
  40b8d0:	add	x20, x20, #0xb90
  40b8d4:	stp	x21, x22, [sp, #32]
  40b8d8:	adrp	x21, 421000 <tigetstr@plt+0x1e9e0>
  40b8dc:	add	x21, x21, #0xb88
  40b8e0:	sub	x20, x20, x21
  40b8e4:	mov	w22, w0
  40b8e8:	stp	x23, x24, [sp, #48]
  40b8ec:	mov	x23, x1
  40b8f0:	mov	x24, x2
  40b8f4:	bl	4020b8 <_nc_set_writedir@plt-0x38>
  40b8f8:	cmp	xzr, x20, asr #3
  40b8fc:	b.eq	40b928 <tigetstr@plt+0x9308>  // b.none
  40b900:	asr	x20, x20, #3
  40b904:	mov	x19, #0x0                   	// #0
  40b908:	ldr	x3, [x21, x19, lsl #3]
  40b90c:	mov	x2, x24
  40b910:	add	x19, x19, #0x1
  40b914:	mov	x1, x23
  40b918:	mov	w0, w22
  40b91c:	blr	x3
  40b920:	cmp	x20, x19
  40b924:	b.ne	40b908 <tigetstr@plt+0x92e8>  // b.any
  40b928:	ldp	x19, x20, [sp, #16]
  40b92c:	ldp	x21, x22, [sp, #32]
  40b930:	ldp	x23, x24, [sp, #48]
  40b934:	ldp	x29, x30, [sp], #64
  40b938:	ret
  40b93c:	nop
  40b940:	ret
  40b944:	nop
  40b948:	adrp	x2, 422000 <tigetstr@plt+0x1f9e0>
  40b94c:	mov	x1, #0x0                   	// #0
  40b950:	ldr	x2, [x2, #680]
  40b954:	b	4021a0 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040b958 <.fini>:
  40b958:	stp	x29, x30, [sp, #-16]!
  40b95c:	mov	x29, sp
  40b960:	ldp	x29, x30, [sp], #16
  40b964:	ret
