#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Aug 17 21:35:52 2025
# Process ID: 9152
# Current directory: E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7736 E:\OUSL\5th Year\EEX7436\EEX7436 DPP 2\DPP\DPP\DPP.xpr
# Log file: E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/vivado.log
# Journal file: E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.xpr}
WARNING: [Board 49-91] Board repository path '/u/estay/.Xilinx/Vivado/2023.1/xhub/board_store/xilinx_board_store' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'E:/OUSL/5th Year/EEX7436/AppData/Roaming/Xilinx/Vivado/Nizam/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'E:/OUSL/5th Year/EEX7436/AppData/Roaming/Xilinx/Vivado/Nizam/AppData/Roaming/Xilinx/Vivado/{C:/Users/Fazeel'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'E:/OUSL/5th Year/EEX7436/AppData/Roaming/Xilinx/Vivado/Nizam/AppData/Roaming/Xilinx/Vivado/Nizam/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store}'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'E:/OUSL/u/estay/.Xilinx/Vivado/2023.1/xhub/board_store/xilinx_board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 892.020 ; gain = 256.910
update_compile_order -fileset sources_1
set_property top DFlipFlop [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: DFlipFlop
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1463.789 ; gain = 261.531
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DFlipFlop' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/DFlipFlop.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'DFlipFlop' (1#1) [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/DFlipFlop.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1512.230 ; gain = 309.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1535.984 ; gain = 333.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1535.984 ; gain = 333.727
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1535.984 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1544.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 1632.422 ; gain = 430.164
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1632.422 ; gain = 677.105
close_design
set_property top inference_unit [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: inference_unit
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1632.422 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'inference_unit' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/inference_unit.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'inference_unit' (1#1) [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/inference_unit.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1632.422 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1632.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1632.422 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1632.422 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1646.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1646.258 ; gain = 13.836
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1646.258 ; gain = 13.836
close_design
add_files -norecurse {{E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/clock_div_model.vhd} {E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/demux.vhd} {E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd}}
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: inference_unit
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-344] 'synth_design' was cancelled
set_property top clock_div_model [current_fileset]
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files {{E:/OUSL/5th Year/EEX7436/EEX7436 LAB01/LAB01_Home_Based_Tasks/project_1.srcs/sources_1/new/clock_div_model.vhd}}] -no_script -reset -force -quiet
remove_files  {{E:/OUSL/5th Year/EEX7436/EEX7436 LAB01/LAB01_Home_Based_Tasks/project_1.srcs/sources_1/new/clock_div_model.vhd}}
set_property top FMU [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: FMU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1879.211 ; gain = 15.555
---------------------------------------------------------------------------------
ERROR: [Synth 8-1807] character '0' is not in type std_logic_vector [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/DFlipFlop.vhd:19]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/DFlipFlop.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1879.211 ; gain = 15.555
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: FMU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1880.855 ; gain = 1.645
---------------------------------------------------------------------------------
WARNING: [Synth 8-1090] 'instruction_register' is not compiled in library work [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd:71]
WARNING: [Synth 8-1090] 'demux' is not compiled in library work [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd:83]
WARNING: [Synth 8-1090] 'dflipflop' is not compiled in library work [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd:93]
WARNING: [Synth 8-1090] 'inference_unit' is not compiled in library work [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd:103]
WARNING: [Synth 8-1090] 'reg_a_top' is not compiled in library work [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd:113]
WARNING: [Synth 8-1090] 'registry_bank_top' is not compiled in library work [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd:127]
WARNING: [Synth 8-1090] 'ram_top' is not compiled in library work [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd:141]
WARNING: [Synth 8-1090] 'rom_top' is not compiled in library work [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd:155]
ERROR: [Synth 8-1031] ro_op is not declared [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd:161]
WARNING: [Synth 8-1090] 'control_unit' is not compiled in library work [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd:169]
INFO: [Synth 8-2810] unit arch_fmu ignored due to previous errors [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1880.859 ; gain = 1.648
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 9 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: FMU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1883.363 ; gain = 2.504
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] ro_op is not declared [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd:309]
INFO: [Synth 8-2810] unit arch_fmu ignored due to previous errors [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1883.363 ; gain = 2.504
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: FMU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1888.121 ; gain = 4.758
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FMU' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd:20]
INFO: [Synth 8-3491] module 'instruction_register' declared at 'E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/instruction_register.vhd:5' bound to instance 'IR' of component 'instruction_register' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd:219]
INFO: [Synth 8-638] synthesizing module 'instruction_register' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/instruction_register.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'instruction_register' (1#1) [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/instruction_register.vhd:17]
INFO: [Synth 8-3491] module 'demux' declared at 'E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/demux.vhd:4' bound to instance 'dmux' of component 'demux' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd:231]
INFO: [Synth 8-638] synthesizing module 'demux' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/demux.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'demux' (2#1) [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/demux.vhd:14]
INFO: [Synth 8-3491] module 'DFlipFlop' declared at 'E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/DFlipFlop.vhd:4' bound to instance 'dff' of component 'dflipflop' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd:241]
INFO: [Synth 8-638] synthesizing module 'DFlipFlop' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/DFlipFlop.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'DFlipFlop' (3#1) [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/DFlipFlop.vhd:14]
ERROR: [Synth 8-549] port width mismatch for port 'Din': port width = 8, actual width = 1 [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd:241]
ERROR: [Synth 8-549] port width mismatch for port 'Do': port width = 8, actual width = 1 [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd:166]
ERROR: [Synth 8-285] failed synthesizing module 'FMU' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1888.121 ; gain = 4.758
---------------------------------------------------------------------------------
RTL Elaboration failed
10 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: FMU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1888.121 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FMU' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd:20]
INFO: [Synth 8-3491] module 'instruction_register' declared at 'E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/instruction_register.vhd:5' bound to instance 'IR' of component 'instruction_register' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd:219]
INFO: [Synth 8-638] synthesizing module 'instruction_register' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/instruction_register.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'instruction_register' (1#1) [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/instruction_register.vhd:17]
INFO: [Synth 8-3491] module 'demux' declared at 'E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/demux.vhd:4' bound to instance 'dmux' of component 'demux' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd:231]
INFO: [Synth 8-638] synthesizing module 'demux' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/demux.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'demux' (2#1) [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/demux.vhd:14]
INFO: [Synth 8-3491] module 'DFlipFlop' declared at 'E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/DFlipFlop.vhd:4' bound to instance 'dff' of component 'dflipflop' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd:241]
INFO: [Synth 8-638] synthesizing module 'DFlipFlop' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/DFlipFlop.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'DFlipFlop' (3#1) [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/DFlipFlop.vhd:14]
INFO: [Synth 8-3491] module 'inference_unit' declared at 'E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/inference_unit.vhd:5' bound to instance 'IU' of component 'inference_unit' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd:251]
INFO: [Synth 8-638] synthesizing module 'inference_unit' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/inference_unit.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'inference_unit' (4#1) [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/inference_unit.vhd:14]
INFO: [Synth 8-3491] module 'reg_a_top' declared at 'E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/reg_a_top.vhd:4' bound to instance 'a_register' of component 'reg_a_top' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd:261]
INFO: [Synth 8-638] synthesizing module 'reg_a_top' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/reg_a_top.vhd:17]
	Parameter C_SIMULATION bound to: TRUE - type: string 
INFO: [Synth 8-3491] module 'reg_a_fsm' declared at 'E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/reg_a_fms.vhd:4' bound to instance 'CU' of component 'reg_a_fsm' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/reg_a_top.vhd:65]
INFO: [Synth 8-638] synthesizing module 'reg_a_fsm' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/reg_a_fms.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'reg_a_fsm' (5#1) [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/reg_a_fms.vhd:15]
INFO: [Synth 8-3491] module 'reg_a' declared at 'E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/.Xil/Vivado-9152-DESKTOP-C1F6LE5/realtime/reg_a_stub.vhdl:5' bound to instance 'reg_a_1' of component 'reg_a' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/reg_a_top.vhd:78]
INFO: [Synth 8-638] synthesizing module 'reg_a' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/.Xil/Vivado-9152-DESKTOP-C1F6LE5/realtime/reg_a_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'reg_a_top' (6#1) [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/reg_a_top.vhd:17]
INFO: [Synth 8-3491] module 'registry_bank_top' declared at 'E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/registry_bank_top.vhd:4' bound to instance 'registry_bank' of component 'registry_bank_top' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd:275]
INFO: [Synth 8-638] synthesizing module 'registry_bank_top' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/registry_bank_top.vhd:17]
	Parameter C_SIMULATION bound to: TRUE - type: string 
INFO: [Synth 8-3491] module 'registry_bank_fsm' declared at 'E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/registry_bank_fsm.vhd:4' bound to instance 'CU' of component 'registry_bank_fsm' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/registry_bank_top.vhd:65]
INFO: [Synth 8-638] synthesizing module 'registry_bank_fsm' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/registry_bank_fsm.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'registry_bank_fsm' (7#1) [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/registry_bank_fsm.vhd:15]
INFO: [Synth 8-3491] module 'register_bank' declared at 'E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/.Xil/Vivado-9152-DESKTOP-C1F6LE5/realtime/register_bank_stub.vhdl:5' bound to instance 'register_bank_1' of component 'register_bank' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/registry_bank_top.vhd:78]
INFO: [Synth 8-638] synthesizing module 'register_bank' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/.Xil/Vivado-9152-DESKTOP-C1F6LE5/realtime/register_bank_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'registry_bank_top' (8#1) [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/registry_bank_top.vhd:17]
INFO: [Synth 8-3491] module 'ram_top' declared at 'E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/ram_top.vhd:4' bound to instance 'data_memory' of component 'ram_top' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd:289]
INFO: [Synth 8-638] synthesizing module 'ram_top' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/ram_top.vhd:17]
	Parameter C_SIMULATION bound to: TRUE - type: string 
INFO: [Synth 8-3491] module 'ram_fsm' declared at 'E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/ram_fsm.vhd:4' bound to instance 'CU' of component 'ram_fsm' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/ram_top.vhd:65]
INFO: [Synth 8-638] synthesizing module 'ram_fsm' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/ram_fsm.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'ram_fsm' (9#1) [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/ram_fsm.vhd:15]
INFO: [Synth 8-3491] module 'ram' declared at 'E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/.Xil/Vivado-9152-DESKTOP-C1F6LE5/realtime/ram_stub.vhdl:5' bound to instance 'ram_1' of component 'ram' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/ram_top.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ram' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/.Xil/Vivado-9152-DESKTOP-C1F6LE5/realtime/ram_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'ram_top' (10#1) [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/ram_top.vhd:17]
INFO: [Synth 8-3491] module 'rom_top' declared at 'E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/rom_top.vhd:4' bound to instance 'program_memory' of component 'rom_top' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd:303]
INFO: [Synth 8-638] synthesizing module 'rom_top' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/rom_top.vhd:17]
	Parameter C_SIMULATION bound to: TRUE - type: string 
INFO: [Synth 8-3491] module 'rom_fsm' declared at 'E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/rom_fsm.vhd:4' bound to instance 'CU' of component 'rom_fsm' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/rom_top.vhd:65]
INFO: [Synth 8-638] synthesizing module 'rom_fsm' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/rom_fsm.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'rom_fsm' (11#1) [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/rom_fsm.vhd:15]
INFO: [Synth 8-3491] module 'rom' declared at 'E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/.Xil/Vivado-9152-DESKTOP-C1F6LE5/realtime/rom_stub.vhdl:5' bound to instance 'rom_1' of component 'rom' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/rom_top.vhd:78]
INFO: [Synth 8-638] synthesizing module 'rom' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/.Xil/Vivado-9152-DESKTOP-C1F6LE5/realtime/rom_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'rom_top' (12#1) [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/rom_top.vhd:17]
INFO: [Synth 8-3491] module 'control_unit' declared at 'E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/control_unit.vhd:6' bound to instance 'CU' of component 'control_unit' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd:317]
INFO: [Synth 8-638] synthesizing module 'control_unit' [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/control_unit.vhd:57]
WARNING: [Synth 8-614] signal 'ramdata' is read in the process but is not in the sensitivity list [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/control_unit.vhd:97]
WARNING: [Synth 8-614] signal 'pulse_edge' is read in the process but is not in the sensitivity list [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/control_unit.vhd:97]
WARNING: [Synth 8-3848] Net rom_clr in module/entity control_unit does not have driver. [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/control_unit.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (13#1) [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/control_unit.vhd:57]
WARNING: [Synth 8-3848] Net ro_op in module/entity FMU does not have driver. [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'FMU' (14#1) [E:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/new/FMU.vhd:20]
WARNING: [Synth 8-3331] design control_unit has unconnected port rom_clr
WARNING: [Synth 8-3331] design control_unit has unconnected port ramdata[7]
WARNING: [Synth 8-3331] design control_unit has unconnected port ramdata[6]
WARNING: [Synth 8-3331] design control_unit has unconnected port ramdata[5]
WARNING: [Synth 8-3331] design instruction_register has unconnected port din[31]
WARNING: [Synth 8-3331] design instruction_register has unconnected port din[30]
WARNING: [Synth 8-3331] design instruction_register has unconnected port din[29]
WARNING: [Synth 8-3331] design instruction_register has unconnected port din[28]
WARNING: [Synth 8-3331] design instruction_register has unconnected port din[27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1888.121 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1888.121 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1888.121 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/ip/reg_a/reg_a.dcp' for cell 'a_register/reg_a_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/ip/register_bank/register_bank.dcp' for cell 'registry_bank/register_bank_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/ip/ram/ram.dcp' for cell 'data_memory/ram_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/OUSL/5th Year/EEX7436/EEX7436 DPP 2/DPP/DPP/DPP.srcs/sources_1/ip/rom/rom.dcp' for cell 'program_memory/rom_1'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1888.121 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 157 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1888.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1888.121 ; gain = 0.000
60 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1888.121 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Aug 17 22:11:37 2025...
