set ::env(PROJECT_NAME) trigonometric_functions_in_double_fpu
set ::env(DESIGN_TOP) top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/trigonometric_functions_in_double_fpu/rtl/verilog
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/trigonometric_functions_in_double_fpu/rtl/verilog/top.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
