                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module UART_RX
UART_RX
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
########################### Formality Setup file ############################
set_svf UART_RX.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries           #"
#      #setting Design Libraries           #
puts "###########################################"
###########################################
#Add the path of the libraries to the search_path variable
lappend search_path /home/IC/Assignments/Ass_Syn_UART_RX/std_cells
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Assignments/Ass_Syn_UART_RX/std_cells
lappend search_path /home/IC/Assignments/Ass_Syn_UART_RX/rtl
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Assignments/Ass_Syn_UART_RX/std_cells /home/IC/Assignments/Ass_Syn_UART_RX/rtl
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
read_file -format $file_format data_sampling.v
Loading db file '/home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Loading verilog file '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/data_sampling.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Ass_Syn_UART_RX/rtl/data_sampling.v

Statistics for case statements in always block at line 20 in file
	'/home/IC/Assignments/Ass_Syn_UART_RX/rtl/data_sampling.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            35            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine data_sampling line 20 in file
		'/home/IC/Assignments/Ass_Syn_UART_RX/rtl/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      samp2_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      samp1_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   sampled_bit_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      samp3_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/data_sampling.db:data_sampling'
Loaded 1 design.
Current design is 'data_sampling'.
data_sampling
read_file -format $file_format deserializer.v
Loading verilog file '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/deserializer.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Ass_Syn_UART_RX/rtl/deserializer.v

Inferred memory devices in process
	in routine deserializer line 11 in file
		'/home/IC/Assignments/Ass_Syn_UART_RX/rtl/deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     P_DATA_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/deserializer.db:deserializer'
Loaded 1 design.
Current design is 'deserializer'.
deserializer
read_file -format $file_format edge_bit_counter.v
Loading verilog file '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/edge_bit_counter.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Ass_Syn_UART_RX/rtl/edge_bit_counter.v

Inferred memory devices in process
	in routine edge_bit_counter line 13 in file
		'/home/IC/Assignments/Ass_Syn_UART_RX/rtl/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    edge_cnt_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     bit_cnt_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/edge_bit_counter.db:edge_bit_counter'
Loaded 1 design.
Current design is 'edge_bit_counter'.
edge_bit_counter
read_file -format $file_format FSM.v
Loading verilog file '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/FSM.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Ass_Syn_UART_RX/rtl/FSM.v

Statistics for case statements in always block at line 44 in file
	'/home/IC/Assignments/Ass_Syn_UART_RX/rtl/FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            45            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM line 34 in file
		'/home/IC/Assignments/Ass_Syn_UART_RX/rtl/FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/FSM.db:FSM'
Loaded 1 design.
Current design is 'FSM'.
FSM
read_file -format $file_format parity_check.v
Loading verilog file '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/parity_check.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Ass_Syn_UART_RX/rtl/parity_check.v

Inferred memory devices in process
	in routine parity_check line 15 in file
		'/home/IC/Assignments/Ass_Syn_UART_RX/rtl/parity_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/parity_check.db:parity_check'
Loaded 1 design.
Current design is 'parity_check'.
parity_check
read_file -format $file_format Stop_check.v
Loading verilog file '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/Stop_check.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Ass_Syn_UART_RX/rtl/Stop_check.v

Inferred memory devices in process
	in routine Stop_check line 10 in file
		'/home/IC/Assignments/Ass_Syn_UART_RX/rtl/Stop_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     stp_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/Stop_check.db:Stop_check'
Loaded 1 design.
Current design is 'Stop_check'.
Stop_check
read_file -format $file_format strt_check.v
Loading verilog file '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/strt_check.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Ass_Syn_UART_RX/rtl/strt_check.v

Inferred memory devices in process
	in routine strt_check line 10 in file
		'/home/IC/Assignments/Ass_Syn_UART_RX/rtl/strt_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   strt_glitch_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/strt_check.db:strt_check'
Loaded 1 design.
Current design is 'strt_check'.
strt_check
read_file -format $file_format UART_RX.v
Loading verilog file '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/UART_RX.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/IC/Assignments/Ass_Syn_UART_RX/rtl/UART_RX.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/UART_RX.db:UART_RX'
Loaded 1 design.
Current design is 'UART_RX'.
UART_RX
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'UART_RX'.
{UART_RX}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'UART_RX'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (8 designs)               /home/IC/Assignments/Ass_Syn_UART_RX/rtl/UART_RX.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Dec 13 02:41:06 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      1
    Unconnected ports (LINT-28)                                     1

Cells                                                               3
    Cells do not drive (LINT-1)                                     3
--------------------------------------------------------------------------------

Warning: In design 'data_sampling', cell 'C145' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C90' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C93' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source ./cons.tcl
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
#################### Liniking All The Design Parts #########################
#echo "###############################################"
#echo "# Linking The Top Module with its submodules  #"
#echo "###############################################"
link 

  Linking design 'UART_RX'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (8 designs)               /home/IC/Assignments/Ass_Syn_UART_RX/rtl/UART_RX.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library)
                              /home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library)
                              /home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library)
                              /home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
############# Make unique copies of replicated modules by ##################
############# giving each replicated module a unique name  #############
uniquify
1
###################### Mapping and optimization ########################"
compile
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 4 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design UART_RX has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Stop_check'
  Processing 'strt_check'
  Processing 'parity_check'
  Processing 'deserializer'
  Processing 'edge_bit_counter'
  Processing 'data_sampling'
  Processing 'FSM'
  Processing 'UART_RX'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'edge_bit_counter_DW01_cmp6_0'
  Processing 'data_sampling_DW01_cmp6_0'
  Processing 'data_sampling_DW01_inc_0'
  Processing 'data_sampling_DW01_cmp6_1'
  Processing 'data_sampling_DW01_dec_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   70663.4      0.00       0.0      84.8                          
    0:00:02   70663.4      0.00       0.0      84.8                          
    0:00:02   70663.4      0.00       0.0      84.8                          
    0:00:02   70663.4      0.00       0.0      84.8                          
    0:00:02   70663.4      0.00       0.0      84.8                          
    0:00:02   68680.7      0.00       0.0      81.7                          
    0:00:02   68672.5      0.00       0.0      81.7                          
    0:00:02   68672.5      0.00       0.0      81.3                          
    0:00:02   68672.5      0.00       0.0      81.3                          
    0:00:02   68672.5      0.00       0.0      81.3                          
    0:00:02   68672.5      0.00       0.0      81.3                          
    0:00:02   68672.5      0.00       0.0      81.3                          
    0:00:02   69156.0      0.00       0.0      33.6                          
    0:00:02   69171.3      0.00       0.0      32.0                          
    0:00:02   69176.0      0.00       0.0      32.0                          
    0:00:02   69176.0      0.00       0.0      32.0                          
    0:00:02   69176.0      0.00       0.0      32.0                          
    0:00:02   69176.0      0.00       0.0      32.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   69176.0      0.00       0.0      32.0                          
    0:00:02   69176.0      0.00       0.0      32.0                          
    0:00:02   67498.4      0.00       0.0     191.1                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   67498.4      0.00       0.0     191.1                          
    0:00:02   69337.2      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   69337.2      0.00       0.0       0.0                          
    0:00:02   69337.2      0.00       0.0       0.0                          
    0:00:02   69050.2      0.00       0.0       0.0                          
    0:00:02   69050.2      0.00       0.0       0.0                          
    0:00:02   69050.2      0.00       0.0       0.0                          
    0:00:02   69050.2      0.00       0.0       0.0                          
    0:00:02   69050.2      0.00       0.0       0.0                          
    0:00:02   69043.1      0.00       0.0       0.0                          
    0:00:02   69043.1      0.00       0.0       0.0                          
    0:00:02   69043.1      0.00       0.0       0.0                          
    0:00:02   69043.1      0.00       0.0       0.0                          
    0:00:02   69043.1      0.00       0.0       0.0                          
    0:00:02   69043.1      0.00       0.0       0.0                          
    0:00:03   69043.1      0.00       0.0       0.0                          
Loading db file '/home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#############################################################################
# Write out Design after initial compile
#############################################################################
# Verilog Gate Level Netlist
write_file -format verilog -hierarchy -output UART_RX.v
Writing verilog file '/home/IC/Assignments/Ass_Syn_UART_RX/syn/UART_RX.v'.
1
# DDC Gate Level Netlist
write_file -format ddc -hierarchy -output UART_RX.ddc
Writing ddc file 'UART_RX.ddc'.
1
# SDC(Synopsys Design Constraints) File
write_sdc -nosplit UART_RX.sdc
1
# SDF(Standard Delay Format) File
write_sdf UART_RX.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Assignments/Ass_Syn_UART_RX/syn/UART_RX.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
####################### reporting ##########################################
report_area -hierarchy > area.rpt
report_power -hierarchy > power.rpt
report_timing -max_paths 10 -delay_type min > hold.rpt
report_timing -max_paths 10 -delay_type max > setup.rpt
report_clock -attributes > clocks.rpt
report_constraint -all_violators > constraints.rpt
report_port > ports.rpt
################# starting graphical user interface #######################
gui_start
Current design is 'UART_RX'.
#exit
dc_shell> dc_shell> dc_shell> 