

================================================================
== Vitis HLS Report for 'Multirate_v4'
================================================================
* Date:           Sun Nov 16 16:33:12 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Multirate_v4
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.932 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       12|  20.000 ns|  0.120 us|    3|   13|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 15 
2 --> 14 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 
15 --> 14 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.39>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln14 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [FIR_HLS.cpp:14]   --->   Operation 16 'spectopmodule' 'spectopmodule_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln14 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0" [FIR_HLS.cpp:14]   --->   Operation 17 'specinterface' 'specinterface_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mod_value_load = load i2 %mod_value" [FIR_HLS.cpp:29]   --->   Operation 22 'load' 'mod_value_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%y2_load = load i16 %y2" [FIR_HLS.cpp:40]   --->   Operation 23 'load' 'y2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.54ns)   --->   "%switch_ln29 = switch i2 %mod_value_load, void %if.else29, i2 0, void %if.then, i2 1, void %if.then12, i2 2, void %if.then22" [FIR_HLS.cpp:29]   --->   Operation 24 'switch' 'switch_ln29' <Predicate = true> <Delay = 0.54>
ST_1 : Operation 25 [1/1] (0.07ns)   --->   "%input_r_read_3 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %input_r" [FIR_HLS.cpp:44]   --->   Operation 25 'read' 'input_r_read_3' <Predicate = (mod_value_load == 2)> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_42_0_load = load i32 %p_ZL17H_accu_FIR_dec_42_0" [FIR_HLS.cpp:44]   --->   Operation 26 'load' 'p_ZL17H_accu_FIR_dec_42_0_load' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_42_1_load = load i32 %p_ZL17H_accu_FIR_dec_42_1" [FIR_HLS.cpp:44]   --->   Operation 27 'load' 'p_ZL17H_accu_FIR_dec_42_1_load' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_42_2_load = load i32 %p_ZL17H_accu_FIR_dec_42_2" [FIR_HLS.cpp:44]   --->   Operation 28 'load' 'p_ZL17H_accu_FIR_dec_42_2_load' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_42_3_load = load i32 %p_ZL17H_accu_FIR_dec_42_3" [FIR_HLS.cpp:44]   --->   Operation 29 'load' 'p_ZL17H_accu_FIR_dec_42_3_load' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (3.39ns)   --->   "%call_ret6 = call i144 @FIR_filter_transposed.1, i32 %p_ZL17H_accu_FIR_dec_42_0_load, i32 %p_ZL17H_accu_FIR_dec_42_1_load, i32 %p_ZL17H_accu_FIR_dec_42_2_load, i32 %p_ZL17H_accu_FIR_dec_42_3_load, i10 50, i13 8105, i14 8285, i13 8105, i10 50, i16 %input_r_read_3" [FIR_HLS.cpp:44]   --->   Operation 30 'call' 'call_ret6' <Predicate = (mod_value_load == 2)> <Delay = 3.39> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ref_tmp6 = extractvalue i144 %call_ret6" [FIR_HLS.cpp:44]   --->   Operation 31 'extractvalue' 'ref_tmp6' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_42_0_ret = extractvalue i144 %call_ret6" [FIR_HLS.cpp:44]   --->   Operation 32 'extractvalue' 'p_ZL17H_accu_FIR_dec_42_0_ret' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln44 = store i32 %p_ZL17H_accu_FIR_dec_42_0_ret, i32 %p_ZL17H_accu_FIR_dec_42_0" [FIR_HLS.cpp:44]   --->   Operation 33 'store' 'store_ln44' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_42_1_ret = extractvalue i144 %call_ret6" [FIR_HLS.cpp:44]   --->   Operation 34 'extractvalue' 'p_ZL17H_accu_FIR_dec_42_1_ret' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln44 = store i32 %p_ZL17H_accu_FIR_dec_42_1_ret, i32 %p_ZL17H_accu_FIR_dec_42_1" [FIR_HLS.cpp:44]   --->   Operation 35 'store' 'store_ln44' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_42_2_ret = extractvalue i144 %call_ret6" [FIR_HLS.cpp:44]   --->   Operation 36 'extractvalue' 'p_ZL17H_accu_FIR_dec_42_2_ret' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln44 = store i32 %p_ZL17H_accu_FIR_dec_42_2_ret, i32 %p_ZL17H_accu_FIR_dec_42_2" [FIR_HLS.cpp:44]   --->   Operation 37 'store' 'store_ln44' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_42_3_ret = extractvalue i144 %call_ret6" [FIR_HLS.cpp:44]   --->   Operation 38 'extractvalue' 'p_ZL17H_accu_FIR_dec_42_3_ret' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln44 = store i32 %p_ZL17H_accu_FIR_dec_42_3_ret, i32 %p_ZL17H_accu_FIR_dec_42_3" [FIR_HLS.cpp:44]   --->   Operation 39 'store' 'store_ln44' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln44 = store i16 %ref_tmp6, i16 %y1_phase2" [FIR_HLS.cpp:44]   --->   Operation 40 'store' 'store_ln44' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_42_0_load = load i32 %p_ZL17H_accu_FIR_int_42_0" [FIR_HLS.cpp:45]   --->   Operation 41 'load' 'p_ZL17H_accu_FIR_int_42_0_load' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_42_1_load = load i32 %p_ZL17H_accu_FIR_int_42_1" [FIR_HLS.cpp:45]   --->   Operation 42 'load' 'p_ZL17H_accu_FIR_int_42_1_load' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_42_2_load = load i32 %p_ZL17H_accu_FIR_int_42_2" [FIR_HLS.cpp:45]   --->   Operation 43 'load' 'p_ZL17H_accu_FIR_int_42_2_load' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_42_3_load = load i32 %p_ZL17H_accu_FIR_int_42_3" [FIR_HLS.cpp:45]   --->   Operation 44 'load' 'p_ZL17H_accu_FIR_int_42_3_load' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (3.39ns)   --->   "%call_ret7 = call i144 @FIR_filter_transposed.1, i32 %p_ZL17H_accu_FIR_int_42_0_load, i32 %p_ZL17H_accu_FIR_int_42_1_load, i32 %p_ZL17H_accu_FIR_int_42_2_load, i32 %p_ZL17H_accu_FIR_int_42_3_load, i10 50, i13 8105, i14 8285, i13 8105, i10 50, i16 %y2_load" [FIR_HLS.cpp:45]   --->   Operation 45 'call' 'call_ret7' <Predicate = (mod_value_load == 2)> <Delay = 3.39> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%ref_tmp7 = extractvalue i144 %call_ret7" [FIR_HLS.cpp:45]   --->   Operation 46 'extractvalue' 'ref_tmp7' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_42_0_ret = extractvalue i144 %call_ret7" [FIR_HLS.cpp:45]   --->   Operation 47 'extractvalue' 'p_ZL17H_accu_FIR_int_42_0_ret' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln45 = store i32 %p_ZL17H_accu_FIR_int_42_0_ret, i32 %p_ZL17H_accu_FIR_int_42_0" [FIR_HLS.cpp:45]   --->   Operation 48 'store' 'store_ln45' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_42_1_ret = extractvalue i144 %call_ret7" [FIR_HLS.cpp:45]   --->   Operation 49 'extractvalue' 'p_ZL17H_accu_FIR_int_42_1_ret' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln45 = store i32 %p_ZL17H_accu_FIR_int_42_1_ret, i32 %p_ZL17H_accu_FIR_int_42_1" [FIR_HLS.cpp:45]   --->   Operation 50 'store' 'store_ln45' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_42_2_ret = extractvalue i144 %call_ret7" [FIR_HLS.cpp:45]   --->   Operation 51 'extractvalue' 'p_ZL17H_accu_FIR_int_42_2_ret' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln45 = store i32 %p_ZL17H_accu_FIR_int_42_2_ret, i32 %p_ZL17H_accu_FIR_int_42_2" [FIR_HLS.cpp:45]   --->   Operation 52 'store' 'store_ln45' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_42_3_ret = extractvalue i144 %call_ret7" [FIR_HLS.cpp:45]   --->   Operation 53 'extractvalue' 'p_ZL17H_accu_FIR_int_42_3_ret' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln45 = store i32 %p_ZL17H_accu_FIR_int_42_3_ret, i32 %p_ZL17H_accu_FIR_int_42_3" [FIR_HLS.cpp:45]   --->   Operation 54 'store' 'store_ln45' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln45 = shl i16 %ref_tmp7, i16 2" [FIR_HLS.cpp:45]   --->   Operation 55 'shl' 'shl_ln45' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (0.45ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %shl_ln45" [FIR_HLS.cpp:45]   --->   Operation 56 'write' 'write_ln45' <Predicate = (mod_value_load == 2)> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (0.07ns)   --->   "%input_r_read_2 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %input_r" [FIR_HLS.cpp:39]   --->   Operation 57 'read' 'input_r_read_2' <Predicate = (mod_value_load == 1)> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_43_0_load = load i32 %p_ZL17H_accu_FIR_dec_43_0" [FIR_HLS.cpp:39]   --->   Operation 58 'load' 'p_ZL17H_accu_FIR_dec_43_0_load' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_43_1_load = load i32 %p_ZL17H_accu_FIR_dec_43_1" [FIR_HLS.cpp:39]   --->   Operation 59 'load' 'p_ZL17H_accu_FIR_dec_43_1_load' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_43_2_load = load i32 %p_ZL17H_accu_FIR_dec_43_2" [FIR_HLS.cpp:39]   --->   Operation 60 'load' 'p_ZL17H_accu_FIR_dec_43_2_load' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_43_3_load = load i32 %p_ZL17H_accu_FIR_dec_43_3" [FIR_HLS.cpp:39]   --->   Operation 61 'load' 'p_ZL17H_accu_FIR_dec_43_3_load' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (3.39ns)   --->   "%call_ret4 = call i144 @FIR_filter_transposed.1, i32 %p_ZL17H_accu_FIR_dec_43_0_load, i32 %p_ZL17H_accu_FIR_dec_43_1_load, i32 %p_ZL17H_accu_FIR_dec_43_2_load, i32 %p_ZL17H_accu_FIR_dec_43_3_load, i10 562, i13 2100, i14 7338, i13 7105, i10 247, i16 %input_r_read_2" [FIR_HLS.cpp:39]   --->   Operation 62 'call' 'call_ret4' <Predicate = (mod_value_load == 1)> <Delay = 3.39> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%ref_tmp3 = extractvalue i144 %call_ret4" [FIR_HLS.cpp:39]   --->   Operation 63 'extractvalue' 'ref_tmp3' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_43_0_ret = extractvalue i144 %call_ret4" [FIR_HLS.cpp:39]   --->   Operation 64 'extractvalue' 'p_ZL17H_accu_FIR_dec_43_0_ret' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln39 = store i32 %p_ZL17H_accu_FIR_dec_43_0_ret, i32 %p_ZL17H_accu_FIR_dec_43_0" [FIR_HLS.cpp:39]   --->   Operation 65 'store' 'store_ln39' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_43_1_ret = extractvalue i144 %call_ret4" [FIR_HLS.cpp:39]   --->   Operation 66 'extractvalue' 'p_ZL17H_accu_FIR_dec_43_1_ret' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln39 = store i32 %p_ZL17H_accu_FIR_dec_43_1_ret, i32 %p_ZL17H_accu_FIR_dec_43_1" [FIR_HLS.cpp:39]   --->   Operation 67 'store' 'store_ln39' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_43_2_ret = extractvalue i144 %call_ret4" [FIR_HLS.cpp:39]   --->   Operation 68 'extractvalue' 'p_ZL17H_accu_FIR_dec_43_2_ret' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln39 = store i32 %p_ZL17H_accu_FIR_dec_43_2_ret, i32 %p_ZL17H_accu_FIR_dec_43_2" [FIR_HLS.cpp:39]   --->   Operation 69 'store' 'store_ln39' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_43_3_ret = extractvalue i144 %call_ret4" [FIR_HLS.cpp:39]   --->   Operation 70 'extractvalue' 'p_ZL17H_accu_FIR_dec_43_3_ret' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln39 = store i32 %p_ZL17H_accu_FIR_dec_43_3_ret, i32 %p_ZL17H_accu_FIR_dec_43_3" [FIR_HLS.cpp:39]   --->   Operation 71 'store' 'store_ln39' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln39 = store i16 %ref_tmp3, i16 %y1_phase1" [FIR_HLS.cpp:39]   --->   Operation 72 'store' 'store_ln39' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_41_0_load = load i32 %p_ZL17H_accu_FIR_int_41_0" [FIR_HLS.cpp:40]   --->   Operation 73 'load' 'p_ZL17H_accu_FIR_int_41_0_load' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_41_1_load = load i32 %p_ZL17H_accu_FIR_int_41_1" [FIR_HLS.cpp:40]   --->   Operation 74 'load' 'p_ZL17H_accu_FIR_int_41_1_load' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_41_2_load = load i32 %p_ZL17H_accu_FIR_int_41_2" [FIR_HLS.cpp:40]   --->   Operation 75 'load' 'p_ZL17H_accu_FIR_int_41_2_load' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_41_3_load = load i32 %p_ZL17H_accu_FIR_int_41_3" [FIR_HLS.cpp:40]   --->   Operation 76 'load' 'p_ZL17H_accu_FIR_int_41_3_load' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (3.39ns)   --->   "%call_ret5 = call i144 @FIR_filter_transposed.1, i32 %p_ZL17H_accu_FIR_int_41_0_load, i32 %p_ZL17H_accu_FIR_int_41_1_load, i32 %p_ZL17H_accu_FIR_int_41_2_load, i32 %p_ZL17H_accu_FIR_int_41_3_load, i10 247, i13 7105, i14 7338, i13 2100, i10 562, i16 %y2_load" [FIR_HLS.cpp:40]   --->   Operation 77 'call' 'call_ret5' <Predicate = (mod_value_load == 1)> <Delay = 3.39> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%ref_tmp5 = extractvalue i144 %call_ret5" [FIR_HLS.cpp:40]   --->   Operation 78 'extractvalue' 'ref_tmp5' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_41_0_ret = extractvalue i144 %call_ret5" [FIR_HLS.cpp:40]   --->   Operation 79 'extractvalue' 'p_ZL17H_accu_FIR_int_41_0_ret' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln40 = store i32 %p_ZL17H_accu_FIR_int_41_0_ret, i32 %p_ZL17H_accu_FIR_int_41_0" [FIR_HLS.cpp:40]   --->   Operation 80 'store' 'store_ln40' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_41_1_ret = extractvalue i144 %call_ret5" [FIR_HLS.cpp:40]   --->   Operation 81 'extractvalue' 'p_ZL17H_accu_FIR_int_41_1_ret' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln40 = store i32 %p_ZL17H_accu_FIR_int_41_1_ret, i32 %p_ZL17H_accu_FIR_int_41_1" [FIR_HLS.cpp:40]   --->   Operation 82 'store' 'store_ln40' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_41_2_ret = extractvalue i144 %call_ret5" [FIR_HLS.cpp:40]   --->   Operation 83 'extractvalue' 'p_ZL17H_accu_FIR_int_41_2_ret' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%store_ln40 = store i32 %p_ZL17H_accu_FIR_int_41_2_ret, i32 %p_ZL17H_accu_FIR_int_41_2" [FIR_HLS.cpp:40]   --->   Operation 84 'store' 'store_ln40' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_41_3_ret = extractvalue i144 %call_ret5" [FIR_HLS.cpp:40]   --->   Operation 85 'extractvalue' 'p_ZL17H_accu_FIR_int_41_3_ret' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln40 = store i32 %p_ZL17H_accu_FIR_int_41_3_ret, i32 %p_ZL17H_accu_FIR_int_41_3" [FIR_HLS.cpp:40]   --->   Operation 86 'store' 'store_ln40' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln40 = shl i16 %ref_tmp5, i16 2" [FIR_HLS.cpp:40]   --->   Operation 87 'shl' 'shl_ln40' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_1 : Operation 88 [2/2] (0.45ns)   --->   "%write_ln40 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %shl_ln40" [FIR_HLS.cpp:40]   --->   Operation 88 'write' 'write_ln40' <Predicate = (mod_value_load == 1)> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 89 [1/1] (0.07ns)   --->   "%input_r_read_1 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %input_r" [FIR_HLS.cpp:30]   --->   Operation 89 'read' 'input_r_read_1' <Predicate = (mod_value_load == 0)> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_40_0_load = load i32 %p_ZL17H_accu_FIR_dec_40_0" [FIR_HLS.cpp:30]   --->   Operation 90 'load' 'p_ZL17H_accu_FIR_dec_40_0_load' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_40_1_load = load i32 %p_ZL17H_accu_FIR_dec_40_1" [FIR_HLS.cpp:30]   --->   Operation 91 'load' 'p_ZL17H_accu_FIR_dec_40_1_load' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_40_2_load = load i32 %p_ZL17H_accu_FIR_dec_40_2" [FIR_HLS.cpp:30]   --->   Operation 92 'load' 'p_ZL17H_accu_FIR_dec_40_2_load' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_40_3_load = load i32 %p_ZL17H_accu_FIR_dec_40_3" [FIR_HLS.cpp:30]   --->   Operation 93 'load' 'p_ZL17H_accu_FIR_dec_40_3_load' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_40_4_load = load i32 %p_ZL17H_accu_FIR_dec_40_4" [FIR_HLS.cpp:30]   --->   Operation 94 'load' 'p_ZL17H_accu_FIR_dec_40_4_load' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_1 : Operation 95 [5/5] (0.99ns)   --->   "%call_ret2 = call i176 @FIR_filter_transposed.2, i32 %p_ZL17H_accu_FIR_dec_40_0_load, i32 %p_ZL17H_accu_FIR_dec_40_1_load, i32 %p_ZL17H_accu_FIR_dec_40_2_load, i32 %p_ZL17H_accu_FIR_dec_40_3_load, i32 %p_ZL17H_accu_FIR_dec_40_4_load, i16 %input_r_read_1" [FIR_HLS.cpp:30]   --->   Operation 95 'call' 'call_ret2' <Predicate = (mod_value_load == 0)> <Delay = 0.99> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 96 [1/1] (0.07ns)   --->   "%input_r_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %input_r" [FIR_HLS.cpp:50]   --->   Operation 96 'read' 'input_r_read' <Predicate = (mod_value_load == 3)> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_41_0_load = load i32 %p_ZL17H_accu_FIR_dec_41_0" [FIR_HLS.cpp:50]   --->   Operation 97 'load' 'p_ZL17H_accu_FIR_dec_41_0_load' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_41_1_load = load i32 %p_ZL17H_accu_FIR_dec_41_1" [FIR_HLS.cpp:50]   --->   Operation 98 'load' 'p_ZL17H_accu_FIR_dec_41_1_load' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_41_2_load = load i32 %p_ZL17H_accu_FIR_dec_41_2" [FIR_HLS.cpp:50]   --->   Operation 99 'load' 'p_ZL17H_accu_FIR_dec_41_2_load' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_41_3_load = load i32 %p_ZL17H_accu_FIR_dec_41_3" [FIR_HLS.cpp:50]   --->   Operation 100 'load' 'p_ZL17H_accu_FIR_dec_41_3_load' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (3.39ns)   --->   "%call_ret = call i144 @FIR_filter_transposed.1, i32 %p_ZL17H_accu_FIR_dec_41_0_load, i32 %p_ZL17H_accu_FIR_dec_41_1_load, i32 %p_ZL17H_accu_FIR_dec_41_2_load, i32 %p_ZL17H_accu_FIR_dec_41_3_load, i10 247, i13 7105, i14 7338, i13 2100, i10 562, i16 %input_r_read" [FIR_HLS.cpp:50]   --->   Operation 101 'call' 'call_ret' <Predicate = (mod_value_load == 3)> <Delay = 3.39> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%ref_tmp1 = extractvalue i144 %call_ret" [FIR_HLS.cpp:50]   --->   Operation 102 'extractvalue' 'ref_tmp1' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_41_0_ret = extractvalue i144 %call_ret" [FIR_HLS.cpp:50]   --->   Operation 103 'extractvalue' 'p_ZL17H_accu_FIR_dec_41_0_ret' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %p_ZL17H_accu_FIR_dec_41_0_ret, i32 %p_ZL17H_accu_FIR_dec_41_0" [FIR_HLS.cpp:50]   --->   Operation 104 'store' 'store_ln50' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_41_1_ret = extractvalue i144 %call_ret" [FIR_HLS.cpp:50]   --->   Operation 105 'extractvalue' 'p_ZL17H_accu_FIR_dec_41_1_ret' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %p_ZL17H_accu_FIR_dec_41_1_ret, i32 %p_ZL17H_accu_FIR_dec_41_1" [FIR_HLS.cpp:50]   --->   Operation 106 'store' 'store_ln50' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_41_2_ret = extractvalue i144 %call_ret" [FIR_HLS.cpp:50]   --->   Operation 107 'extractvalue' 'p_ZL17H_accu_FIR_dec_41_2_ret' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %p_ZL17H_accu_FIR_dec_41_2_ret, i32 %p_ZL17H_accu_FIR_dec_41_2" [FIR_HLS.cpp:50]   --->   Operation 108 'store' 'store_ln50' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_41_3_ret = extractvalue i144 %call_ret" [FIR_HLS.cpp:50]   --->   Operation 109 'extractvalue' 'p_ZL17H_accu_FIR_dec_41_3_ret' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %p_ZL17H_accu_FIR_dec_41_3_ret, i32 %p_ZL17H_accu_FIR_dec_41_3" [FIR_HLS.cpp:50]   --->   Operation 110 'store' 'store_ln50' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln50 = store i16 %ref_tmp1, i16 %y1_phase3" [FIR_HLS.cpp:50]   --->   Operation 111 'store' 'store_ln50' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_43_0_load = load i32 %p_ZL17H_accu_FIR_int_43_0" [FIR_HLS.cpp:51]   --->   Operation 112 'load' 'p_ZL17H_accu_FIR_int_43_0_load' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_43_1_load = load i32 %p_ZL17H_accu_FIR_int_43_1" [FIR_HLS.cpp:51]   --->   Operation 113 'load' 'p_ZL17H_accu_FIR_int_43_1_load' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_43_2_load = load i32 %p_ZL17H_accu_FIR_int_43_2" [FIR_HLS.cpp:51]   --->   Operation 114 'load' 'p_ZL17H_accu_FIR_int_43_2_load' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_43_3_load = load i32 %p_ZL17H_accu_FIR_int_43_3" [FIR_HLS.cpp:51]   --->   Operation 115 'load' 'p_ZL17H_accu_FIR_int_43_3_load' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (3.39ns)   --->   "%call_ret1 = call i144 @FIR_filter_transposed.1, i32 %p_ZL17H_accu_FIR_int_43_0_load, i32 %p_ZL17H_accu_FIR_int_43_1_load, i32 %p_ZL17H_accu_FIR_int_43_2_load, i32 %p_ZL17H_accu_FIR_int_43_3_load, i10 562, i13 2100, i14 7338, i13 7105, i10 247, i16 %y2_load" [FIR_HLS.cpp:51]   --->   Operation 116 'call' 'call_ret1' <Predicate = (mod_value_load == 3)> <Delay = 3.39> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%ref_tmp2 = extractvalue i144 %call_ret1" [FIR_HLS.cpp:51]   --->   Operation 117 'extractvalue' 'ref_tmp2' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_43_0_ret = extractvalue i144 %call_ret1" [FIR_HLS.cpp:51]   --->   Operation 118 'extractvalue' 'p_ZL17H_accu_FIR_int_43_0_ret' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln51 = store i32 %p_ZL17H_accu_FIR_int_43_0_ret, i32 %p_ZL17H_accu_FIR_int_43_0" [FIR_HLS.cpp:51]   --->   Operation 119 'store' 'store_ln51' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_43_1_ret = extractvalue i144 %call_ret1" [FIR_HLS.cpp:51]   --->   Operation 120 'extractvalue' 'p_ZL17H_accu_FIR_int_43_1_ret' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%store_ln51 = store i32 %p_ZL17H_accu_FIR_int_43_1_ret, i32 %p_ZL17H_accu_FIR_int_43_1" [FIR_HLS.cpp:51]   --->   Operation 121 'store' 'store_ln51' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_43_2_ret = extractvalue i144 %call_ret1" [FIR_HLS.cpp:51]   --->   Operation 122 'extractvalue' 'p_ZL17H_accu_FIR_int_43_2_ret' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln51 = store i32 %p_ZL17H_accu_FIR_int_43_2_ret, i32 %p_ZL17H_accu_FIR_int_43_2" [FIR_HLS.cpp:51]   --->   Operation 123 'store' 'store_ln51' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_43_3_ret = extractvalue i144 %call_ret1" [FIR_HLS.cpp:51]   --->   Operation 124 'extractvalue' 'p_ZL17H_accu_FIR_int_43_3_ret' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%store_ln51 = store i32 %p_ZL17H_accu_FIR_int_43_3_ret, i32 %p_ZL17H_accu_FIR_int_43_3" [FIR_HLS.cpp:51]   --->   Operation 125 'store' 'store_ln51' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%shl_ln51 = shl i16 %ref_tmp2, i16 2" [FIR_HLS.cpp:51]   --->   Operation 126 'shl' 'shl_ln51' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_1 : Operation 127 [2/2] (0.45ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %shl_ln51" [FIR_HLS.cpp:51]   --->   Operation 127 'write' 'write_ln51' <Predicate = (mod_value_load == 3)> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 0.52>
ST_2 : Operation 128 [1/2] (0.45ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %shl_ln45" [FIR_HLS.cpp:45]   --->   Operation 128 'write' 'write_ln45' <Predicate = (mod_value_load == 2)> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 129 [1/1] (0.52ns)   --->   "%br_ln48 = br void %if.end37" [FIR_HLS.cpp:48]   --->   Operation 129 'br' 'br_ln48' <Predicate = (mod_value_load == 2)> <Delay = 0.52>
ST_2 : Operation 130 [1/2] (0.45ns)   --->   "%write_ln40 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %shl_ln40" [FIR_HLS.cpp:40]   --->   Operation 130 'write' 'write_ln40' <Predicate = (mod_value_load == 1)> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 131 [1/1] (0.52ns)   --->   "%br_ln42 = br void %if.end37" [FIR_HLS.cpp:42]   --->   Operation 131 'br' 'br_ln42' <Predicate = (mod_value_load == 1)> <Delay = 0.52>

State 3 <SV = 1> <Delay = 3.39>
ST_3 : Operation 132 [4/5] (3.39ns)   --->   "%call_ret2 = call i176 @FIR_filter_transposed.2, i32 %p_ZL17H_accu_FIR_dec_40_0_load, i32 %p_ZL17H_accu_FIR_dec_40_1_load, i32 %p_ZL17H_accu_FIR_dec_40_2_load, i32 %p_ZL17H_accu_FIR_dec_40_3_load, i32 %p_ZL17H_accu_FIR_dec_40_4_load, i16 %input_r_read_1" [FIR_HLS.cpp:30]   --->   Operation 132 'call' 'call_ret2' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 2> <Delay = 3.39>
ST_4 : Operation 133 [3/5] (3.39ns)   --->   "%call_ret2 = call i176 @FIR_filter_transposed.2, i32 %p_ZL17H_accu_FIR_dec_40_0_load, i32 %p_ZL17H_accu_FIR_dec_40_1_load, i32 %p_ZL17H_accu_FIR_dec_40_2_load, i32 %p_ZL17H_accu_FIR_dec_40_3_load, i32 %p_ZL17H_accu_FIR_dec_40_4_load, i16 %input_r_read_1" [FIR_HLS.cpp:30]   --->   Operation 133 'call' 'call_ret2' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 3> <Delay = 3.39>
ST_5 : Operation 134 [2/5] (3.39ns)   --->   "%call_ret2 = call i176 @FIR_filter_transposed.2, i32 %p_ZL17H_accu_FIR_dec_40_0_load, i32 %p_ZL17H_accu_FIR_dec_40_1_load, i32 %p_ZL17H_accu_FIR_dec_40_2_load, i32 %p_ZL17H_accu_FIR_dec_40_3_load, i32 %p_ZL17H_accu_FIR_dec_40_4_load, i16 %input_r_read_1" [FIR_HLS.cpp:30]   --->   Operation 134 'call' 'call_ret2' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 4> <Delay = 5.93>
ST_6 : Operation 135 [1/5] (3.39ns)   --->   "%call_ret2 = call i176 @FIR_filter_transposed.2, i32 %p_ZL17H_accu_FIR_dec_40_0_load, i32 %p_ZL17H_accu_FIR_dec_40_1_load, i32 %p_ZL17H_accu_FIR_dec_40_2_load, i32 %p_ZL17H_accu_FIR_dec_40_3_load, i32 %p_ZL17H_accu_FIR_dec_40_4_load, i16 %input_r_read_1" [FIR_HLS.cpp:30]   --->   Operation 135 'call' 'call_ret2' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln32_1)   --->   "%ref_tmp = extractvalue i176 %call_ret2" [FIR_HLS.cpp:30]   --->   Operation 136 'extractvalue' 'ref_tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_40_0_ret = extractvalue i176 %call_ret2" [FIR_HLS.cpp:30]   --->   Operation 137 'extractvalue' 'p_ZL17H_accu_FIR_dec_40_0_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %p_ZL17H_accu_FIR_dec_40_0_ret, i32 %p_ZL17H_accu_FIR_dec_40_0" [FIR_HLS.cpp:30]   --->   Operation 138 'store' 'store_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_40_1_ret = extractvalue i176 %call_ret2" [FIR_HLS.cpp:30]   --->   Operation 139 'extractvalue' 'p_ZL17H_accu_FIR_dec_40_1_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %p_ZL17H_accu_FIR_dec_40_1_ret, i32 %p_ZL17H_accu_FIR_dec_40_1" [FIR_HLS.cpp:30]   --->   Operation 140 'store' 'store_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_40_2_ret = extractvalue i176 %call_ret2" [FIR_HLS.cpp:30]   --->   Operation 141 'extractvalue' 'p_ZL17H_accu_FIR_dec_40_2_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %p_ZL17H_accu_FIR_dec_40_2_ret, i32 %p_ZL17H_accu_FIR_dec_40_2" [FIR_HLS.cpp:30]   --->   Operation 142 'store' 'store_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_40_3_ret = extractvalue i176 %call_ret2" [FIR_HLS.cpp:30]   --->   Operation 143 'extractvalue' 'p_ZL17H_accu_FIR_dec_40_3_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %p_ZL17H_accu_FIR_dec_40_3_ret, i32 %p_ZL17H_accu_FIR_dec_40_3" [FIR_HLS.cpp:30]   --->   Operation 144 'store' 'store_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_dec_40_4_ret = extractvalue i176 %call_ret2" [FIR_HLS.cpp:30]   --->   Operation 145 'extractvalue' 'p_ZL17H_accu_FIR_dec_40_4_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %p_ZL17H_accu_FIR_dec_40_4_ret, i32 %p_ZL17H_accu_FIR_dec_40_4" [FIR_HLS.cpp:30]   --->   Operation 146 'store' 'store_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%y1_phase1_load = load i16 %y1_phase1" [FIR_HLS.cpp:32]   --->   Operation 147 'load' 'y1_phase1_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%y1_phase2_load = load i16 %y1_phase2" [FIR_HLS.cpp:32]   --->   Operation 148 'load' 'y1_phase2_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%y1_phase3_load = load i16 %y1_phase3" [FIR_HLS.cpp:32]   --->   Operation 149 'load' 'y1_phase3_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln32 = add i16 %y1_phase1_load, i16 %y1_phase2_load" [FIR_HLS.cpp:32]   --->   Operation 150 'add' 'add_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 151 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln32_1 = add i16 %y1_phase3_load, i16 %ref_tmp" [FIR_HLS.cpp:32]   --->   Operation 151 'add' 'add_ln32_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln32_2 = add i16 %add_ln32_1, i16 %add_ln32" [FIR_HLS.cpp:32]   --->   Operation 152 'add' 'add_ln32_2' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 153 [4/4] (0.99ns)   --->   "%ref_tmp4 = call i16 @FIR_filter_transposed, i16 %add_ln32_2, i32 %p_ZL10H_accu_FIR_0, i32 %p_ZL10H_accu_FIR_1, i32 %p_ZL10H_accu_FIR_2, i32 %p_ZL10H_accu_FIR_3, i32 %p_ZL10H_accu_FIR_4, i32 %p_ZL10H_accu_FIR_5, i32 %p_ZL10H_accu_FIR_6, i32 %p_ZL10H_accu_FIR_7, i32 %p_ZL10H_accu_FIR_8, i32 %p_ZL10H_accu_FIR_9, i32 %p_ZL10H_accu_FIR_10, i32 %p_ZL10H_accu_FIR_11, i32 %p_ZL10H_accu_FIR_12, i32 %p_ZL10H_accu_FIR_13, i32 %p_ZL10H_accu_FIR_14, i32 %p_ZL10H_accu_FIR_15, i32 %p_ZL10H_accu_FIR_16, i32 %p_ZL10H_accu_FIR_17, i32 %p_ZL10H_accu_FIR_18, i32 %p_ZL10H_accu_FIR_19, i32 %p_ZL10H_accu_FIR_20, i32 %p_ZL10H_accu_FIR_21, i32 %p_ZL10H_accu_FIR_22, i32 %p_ZL10H_accu_FIR_23, i32 %p_ZL10H_accu_FIR_24, i32 %p_ZL10H_accu_FIR_25, i32 %p_ZL10H_accu_FIR_26, i32 %p_ZL10H_accu_FIR_27, i32 %p_ZL10H_accu_FIR_28, i32 %p_ZL10H_accu_FIR_29, i32 %p_ZL10H_accu_FIR_30, i32 %p_ZL10H_accu_FIR_31, i32 %p_ZL10H_accu_FIR_32, i32 %p_ZL10H_accu_FIR_33, i32 %p_ZL10H_accu_FIR_34, i32 %p_ZL10H_accu_FIR_35, i32 %p_ZL10H_accu_FIR_36, i32 %p_ZL10H_accu_FIR_37, i32 %p_ZL10H_accu_FIR_38, i32 %p_ZL10H_accu_FIR_39, i32 %p_ZL10H_accu_FIR_40, i32 %p_ZL10H_accu_FIR_41, i32 %p_ZL10H_accu_FIR_42, i32 %p_ZL10H_accu_FIR_43, i32 %p_ZL10H_accu_FIR_44, i32 %p_ZL10H_accu_FIR_45, i32 %p_ZL10H_accu_FIR_46, i32 %p_ZL10H_accu_FIR_47, i32 %p_ZL10H_accu_FIR_48, i32 %p_ZL10H_accu_FIR_49, i32 %p_ZL10H_accu_FIR_50, i32 %p_ZL10H_accu_FIR_51, i32 %p_ZL10H_accu_FIR_52, i32 %p_ZL10H_accu_FIR_53, i32 %p_ZL10H_accu_FIR_54, i32 %p_ZL10H_accu_FIR_55, i32 %p_ZL10H_accu_FIR_56, i32 %p_ZL10H_accu_FIR_57, i32 %p_ZL10H_accu_FIR_58, i32 %p_ZL10H_accu_FIR_59, i32 %p_ZL10H_accu_FIR_60, i32 %p_ZL10H_accu_FIR_61, i32 %p_ZL10H_accu_FIR_62, i32 %p_ZL10H_accu_FIR_63, i32 %p_ZL10H_accu_FIR_64, i32 %p_ZL10H_accu_FIR_65, i32 %p_ZL10H_accu_FIR_66, i32 %p_ZL10H_accu_FIR_67, i32 %p_ZL10H_accu_FIR_68, i32 %p_ZL10H_accu_FIR_69, i32 %p_ZL10H_accu_FIR_70, i32 %p_ZL10H_accu_FIR_71, i32 %p_ZL10H_accu_FIR_72, i32 %p_ZL10H_accu_FIR_73, i32 %p_ZL10H_accu_FIR_74, i32 %p_ZL10H_accu_FIR_75, i32 %p_ZL10H_accu_FIR_76, i32 %p_ZL10H_accu_FIR_77, i32 %p_ZL10H_accu_FIR_78, i32 %p_ZL10H_accu_FIR_79, i32 %p_ZL10H_accu_FIR_80, i32 %p_ZL10H_accu_FIR_81, i32 %p_ZL10H_accu_FIR_82, i32 %p_ZL10H_accu_FIR_83, i32 %p_ZL10H_accu_FIR_84, i32 %p_ZL10H_accu_FIR_85, i32 %p_ZL10H_accu_FIR_86, i32 %p_ZL10H_accu_FIR_87, i32 %p_ZL10H_accu_FIR_88, i32 %p_ZL10H_accu_FIR_89, i32 %p_ZL10H_accu_FIR_90, i32 %p_ZL10H_accu_FIR_91, i32 %p_ZL10H_accu_FIR_92, i32 %p_ZL10H_accu_FIR_93, i32 %p_ZL10H_accu_FIR_94, i32 %p_ZL10H_accu_FIR_95, i32 %p_ZL10H_accu_FIR_96, i32 %p_ZL10H_accu_FIR_97, i32 %p_ZL10H_accu_FIR_98, i32 %p_ZL10H_accu_FIR_99, i32 %p_ZL10H_accu_FIR_100, i32 %p_ZL10H_accu_FIR_101, i32 %p_ZL10H_accu_FIR_102, i32 %p_ZL10H_accu_FIR_103, i32 %p_ZL10H_accu_FIR_104, i32 %p_ZL10H_accu_FIR_105, i31 %p_ZL10H_accu_FIR_106, i30 %p_ZL10H_accu_FIR_107, i29 %p_ZL10H_accu_FIR_108, i28 %p_ZL10H_accu_FIR_109, i27 %p_ZL10H_accu_FIR_110, i26 %p_ZL10H_accu_FIR_111, i26 %p_ZL10H_accu_FIR_112, i25 %p_ZL10H_accu_FIR_113, i25 %p_ZL10H_accu_FIR_114, i23 %p_ZL10H_accu_FIR_115" [FIR_HLS.cpp:34]   --->   Operation 153 'call' 'ref_tmp4' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 5> <Delay = 3.39>
ST_7 : Operation 154 [3/4] (3.39ns)   --->   "%ref_tmp4 = call i16 @FIR_filter_transposed, i16 %add_ln32_2, i32 %p_ZL10H_accu_FIR_0, i32 %p_ZL10H_accu_FIR_1, i32 %p_ZL10H_accu_FIR_2, i32 %p_ZL10H_accu_FIR_3, i32 %p_ZL10H_accu_FIR_4, i32 %p_ZL10H_accu_FIR_5, i32 %p_ZL10H_accu_FIR_6, i32 %p_ZL10H_accu_FIR_7, i32 %p_ZL10H_accu_FIR_8, i32 %p_ZL10H_accu_FIR_9, i32 %p_ZL10H_accu_FIR_10, i32 %p_ZL10H_accu_FIR_11, i32 %p_ZL10H_accu_FIR_12, i32 %p_ZL10H_accu_FIR_13, i32 %p_ZL10H_accu_FIR_14, i32 %p_ZL10H_accu_FIR_15, i32 %p_ZL10H_accu_FIR_16, i32 %p_ZL10H_accu_FIR_17, i32 %p_ZL10H_accu_FIR_18, i32 %p_ZL10H_accu_FIR_19, i32 %p_ZL10H_accu_FIR_20, i32 %p_ZL10H_accu_FIR_21, i32 %p_ZL10H_accu_FIR_22, i32 %p_ZL10H_accu_FIR_23, i32 %p_ZL10H_accu_FIR_24, i32 %p_ZL10H_accu_FIR_25, i32 %p_ZL10H_accu_FIR_26, i32 %p_ZL10H_accu_FIR_27, i32 %p_ZL10H_accu_FIR_28, i32 %p_ZL10H_accu_FIR_29, i32 %p_ZL10H_accu_FIR_30, i32 %p_ZL10H_accu_FIR_31, i32 %p_ZL10H_accu_FIR_32, i32 %p_ZL10H_accu_FIR_33, i32 %p_ZL10H_accu_FIR_34, i32 %p_ZL10H_accu_FIR_35, i32 %p_ZL10H_accu_FIR_36, i32 %p_ZL10H_accu_FIR_37, i32 %p_ZL10H_accu_FIR_38, i32 %p_ZL10H_accu_FIR_39, i32 %p_ZL10H_accu_FIR_40, i32 %p_ZL10H_accu_FIR_41, i32 %p_ZL10H_accu_FIR_42, i32 %p_ZL10H_accu_FIR_43, i32 %p_ZL10H_accu_FIR_44, i32 %p_ZL10H_accu_FIR_45, i32 %p_ZL10H_accu_FIR_46, i32 %p_ZL10H_accu_FIR_47, i32 %p_ZL10H_accu_FIR_48, i32 %p_ZL10H_accu_FIR_49, i32 %p_ZL10H_accu_FIR_50, i32 %p_ZL10H_accu_FIR_51, i32 %p_ZL10H_accu_FIR_52, i32 %p_ZL10H_accu_FIR_53, i32 %p_ZL10H_accu_FIR_54, i32 %p_ZL10H_accu_FIR_55, i32 %p_ZL10H_accu_FIR_56, i32 %p_ZL10H_accu_FIR_57, i32 %p_ZL10H_accu_FIR_58, i32 %p_ZL10H_accu_FIR_59, i32 %p_ZL10H_accu_FIR_60, i32 %p_ZL10H_accu_FIR_61, i32 %p_ZL10H_accu_FIR_62, i32 %p_ZL10H_accu_FIR_63, i32 %p_ZL10H_accu_FIR_64, i32 %p_ZL10H_accu_FIR_65, i32 %p_ZL10H_accu_FIR_66, i32 %p_ZL10H_accu_FIR_67, i32 %p_ZL10H_accu_FIR_68, i32 %p_ZL10H_accu_FIR_69, i32 %p_ZL10H_accu_FIR_70, i32 %p_ZL10H_accu_FIR_71, i32 %p_ZL10H_accu_FIR_72, i32 %p_ZL10H_accu_FIR_73, i32 %p_ZL10H_accu_FIR_74, i32 %p_ZL10H_accu_FIR_75, i32 %p_ZL10H_accu_FIR_76, i32 %p_ZL10H_accu_FIR_77, i32 %p_ZL10H_accu_FIR_78, i32 %p_ZL10H_accu_FIR_79, i32 %p_ZL10H_accu_FIR_80, i32 %p_ZL10H_accu_FIR_81, i32 %p_ZL10H_accu_FIR_82, i32 %p_ZL10H_accu_FIR_83, i32 %p_ZL10H_accu_FIR_84, i32 %p_ZL10H_accu_FIR_85, i32 %p_ZL10H_accu_FIR_86, i32 %p_ZL10H_accu_FIR_87, i32 %p_ZL10H_accu_FIR_88, i32 %p_ZL10H_accu_FIR_89, i32 %p_ZL10H_accu_FIR_90, i32 %p_ZL10H_accu_FIR_91, i32 %p_ZL10H_accu_FIR_92, i32 %p_ZL10H_accu_FIR_93, i32 %p_ZL10H_accu_FIR_94, i32 %p_ZL10H_accu_FIR_95, i32 %p_ZL10H_accu_FIR_96, i32 %p_ZL10H_accu_FIR_97, i32 %p_ZL10H_accu_FIR_98, i32 %p_ZL10H_accu_FIR_99, i32 %p_ZL10H_accu_FIR_100, i32 %p_ZL10H_accu_FIR_101, i32 %p_ZL10H_accu_FIR_102, i32 %p_ZL10H_accu_FIR_103, i32 %p_ZL10H_accu_FIR_104, i32 %p_ZL10H_accu_FIR_105, i31 %p_ZL10H_accu_FIR_106, i30 %p_ZL10H_accu_FIR_107, i29 %p_ZL10H_accu_FIR_108, i28 %p_ZL10H_accu_FIR_109, i27 %p_ZL10H_accu_FIR_110, i26 %p_ZL10H_accu_FIR_111, i26 %p_ZL10H_accu_FIR_112, i25 %p_ZL10H_accu_FIR_113, i25 %p_ZL10H_accu_FIR_114, i23 %p_ZL10H_accu_FIR_115" [FIR_HLS.cpp:34]   --->   Operation 154 'call' 'ref_tmp4' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 6> <Delay = 3.39>
ST_8 : Operation 155 [2/4] (3.39ns)   --->   "%ref_tmp4 = call i16 @FIR_filter_transposed, i16 %add_ln32_2, i32 %p_ZL10H_accu_FIR_0, i32 %p_ZL10H_accu_FIR_1, i32 %p_ZL10H_accu_FIR_2, i32 %p_ZL10H_accu_FIR_3, i32 %p_ZL10H_accu_FIR_4, i32 %p_ZL10H_accu_FIR_5, i32 %p_ZL10H_accu_FIR_6, i32 %p_ZL10H_accu_FIR_7, i32 %p_ZL10H_accu_FIR_8, i32 %p_ZL10H_accu_FIR_9, i32 %p_ZL10H_accu_FIR_10, i32 %p_ZL10H_accu_FIR_11, i32 %p_ZL10H_accu_FIR_12, i32 %p_ZL10H_accu_FIR_13, i32 %p_ZL10H_accu_FIR_14, i32 %p_ZL10H_accu_FIR_15, i32 %p_ZL10H_accu_FIR_16, i32 %p_ZL10H_accu_FIR_17, i32 %p_ZL10H_accu_FIR_18, i32 %p_ZL10H_accu_FIR_19, i32 %p_ZL10H_accu_FIR_20, i32 %p_ZL10H_accu_FIR_21, i32 %p_ZL10H_accu_FIR_22, i32 %p_ZL10H_accu_FIR_23, i32 %p_ZL10H_accu_FIR_24, i32 %p_ZL10H_accu_FIR_25, i32 %p_ZL10H_accu_FIR_26, i32 %p_ZL10H_accu_FIR_27, i32 %p_ZL10H_accu_FIR_28, i32 %p_ZL10H_accu_FIR_29, i32 %p_ZL10H_accu_FIR_30, i32 %p_ZL10H_accu_FIR_31, i32 %p_ZL10H_accu_FIR_32, i32 %p_ZL10H_accu_FIR_33, i32 %p_ZL10H_accu_FIR_34, i32 %p_ZL10H_accu_FIR_35, i32 %p_ZL10H_accu_FIR_36, i32 %p_ZL10H_accu_FIR_37, i32 %p_ZL10H_accu_FIR_38, i32 %p_ZL10H_accu_FIR_39, i32 %p_ZL10H_accu_FIR_40, i32 %p_ZL10H_accu_FIR_41, i32 %p_ZL10H_accu_FIR_42, i32 %p_ZL10H_accu_FIR_43, i32 %p_ZL10H_accu_FIR_44, i32 %p_ZL10H_accu_FIR_45, i32 %p_ZL10H_accu_FIR_46, i32 %p_ZL10H_accu_FIR_47, i32 %p_ZL10H_accu_FIR_48, i32 %p_ZL10H_accu_FIR_49, i32 %p_ZL10H_accu_FIR_50, i32 %p_ZL10H_accu_FIR_51, i32 %p_ZL10H_accu_FIR_52, i32 %p_ZL10H_accu_FIR_53, i32 %p_ZL10H_accu_FIR_54, i32 %p_ZL10H_accu_FIR_55, i32 %p_ZL10H_accu_FIR_56, i32 %p_ZL10H_accu_FIR_57, i32 %p_ZL10H_accu_FIR_58, i32 %p_ZL10H_accu_FIR_59, i32 %p_ZL10H_accu_FIR_60, i32 %p_ZL10H_accu_FIR_61, i32 %p_ZL10H_accu_FIR_62, i32 %p_ZL10H_accu_FIR_63, i32 %p_ZL10H_accu_FIR_64, i32 %p_ZL10H_accu_FIR_65, i32 %p_ZL10H_accu_FIR_66, i32 %p_ZL10H_accu_FIR_67, i32 %p_ZL10H_accu_FIR_68, i32 %p_ZL10H_accu_FIR_69, i32 %p_ZL10H_accu_FIR_70, i32 %p_ZL10H_accu_FIR_71, i32 %p_ZL10H_accu_FIR_72, i32 %p_ZL10H_accu_FIR_73, i32 %p_ZL10H_accu_FIR_74, i32 %p_ZL10H_accu_FIR_75, i32 %p_ZL10H_accu_FIR_76, i32 %p_ZL10H_accu_FIR_77, i32 %p_ZL10H_accu_FIR_78, i32 %p_ZL10H_accu_FIR_79, i32 %p_ZL10H_accu_FIR_80, i32 %p_ZL10H_accu_FIR_81, i32 %p_ZL10H_accu_FIR_82, i32 %p_ZL10H_accu_FIR_83, i32 %p_ZL10H_accu_FIR_84, i32 %p_ZL10H_accu_FIR_85, i32 %p_ZL10H_accu_FIR_86, i32 %p_ZL10H_accu_FIR_87, i32 %p_ZL10H_accu_FIR_88, i32 %p_ZL10H_accu_FIR_89, i32 %p_ZL10H_accu_FIR_90, i32 %p_ZL10H_accu_FIR_91, i32 %p_ZL10H_accu_FIR_92, i32 %p_ZL10H_accu_FIR_93, i32 %p_ZL10H_accu_FIR_94, i32 %p_ZL10H_accu_FIR_95, i32 %p_ZL10H_accu_FIR_96, i32 %p_ZL10H_accu_FIR_97, i32 %p_ZL10H_accu_FIR_98, i32 %p_ZL10H_accu_FIR_99, i32 %p_ZL10H_accu_FIR_100, i32 %p_ZL10H_accu_FIR_101, i32 %p_ZL10H_accu_FIR_102, i32 %p_ZL10H_accu_FIR_103, i32 %p_ZL10H_accu_FIR_104, i32 %p_ZL10H_accu_FIR_105, i31 %p_ZL10H_accu_FIR_106, i30 %p_ZL10H_accu_FIR_107, i29 %p_ZL10H_accu_FIR_108, i28 %p_ZL10H_accu_FIR_109, i27 %p_ZL10H_accu_FIR_110, i26 %p_ZL10H_accu_FIR_111, i26 %p_ZL10H_accu_FIR_112, i25 %p_ZL10H_accu_FIR_113, i25 %p_ZL10H_accu_FIR_114, i23 %p_ZL10H_accu_FIR_115" [FIR_HLS.cpp:34]   --->   Operation 155 'call' 'ref_tmp4' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 7> <Delay = 2.01>
ST_9 : Operation 156 [1/4] (1.01ns)   --->   "%ref_tmp4 = call i16 @FIR_filter_transposed, i16 %add_ln32_2, i32 %p_ZL10H_accu_FIR_0, i32 %p_ZL10H_accu_FIR_1, i32 %p_ZL10H_accu_FIR_2, i32 %p_ZL10H_accu_FIR_3, i32 %p_ZL10H_accu_FIR_4, i32 %p_ZL10H_accu_FIR_5, i32 %p_ZL10H_accu_FIR_6, i32 %p_ZL10H_accu_FIR_7, i32 %p_ZL10H_accu_FIR_8, i32 %p_ZL10H_accu_FIR_9, i32 %p_ZL10H_accu_FIR_10, i32 %p_ZL10H_accu_FIR_11, i32 %p_ZL10H_accu_FIR_12, i32 %p_ZL10H_accu_FIR_13, i32 %p_ZL10H_accu_FIR_14, i32 %p_ZL10H_accu_FIR_15, i32 %p_ZL10H_accu_FIR_16, i32 %p_ZL10H_accu_FIR_17, i32 %p_ZL10H_accu_FIR_18, i32 %p_ZL10H_accu_FIR_19, i32 %p_ZL10H_accu_FIR_20, i32 %p_ZL10H_accu_FIR_21, i32 %p_ZL10H_accu_FIR_22, i32 %p_ZL10H_accu_FIR_23, i32 %p_ZL10H_accu_FIR_24, i32 %p_ZL10H_accu_FIR_25, i32 %p_ZL10H_accu_FIR_26, i32 %p_ZL10H_accu_FIR_27, i32 %p_ZL10H_accu_FIR_28, i32 %p_ZL10H_accu_FIR_29, i32 %p_ZL10H_accu_FIR_30, i32 %p_ZL10H_accu_FIR_31, i32 %p_ZL10H_accu_FIR_32, i32 %p_ZL10H_accu_FIR_33, i32 %p_ZL10H_accu_FIR_34, i32 %p_ZL10H_accu_FIR_35, i32 %p_ZL10H_accu_FIR_36, i32 %p_ZL10H_accu_FIR_37, i32 %p_ZL10H_accu_FIR_38, i32 %p_ZL10H_accu_FIR_39, i32 %p_ZL10H_accu_FIR_40, i32 %p_ZL10H_accu_FIR_41, i32 %p_ZL10H_accu_FIR_42, i32 %p_ZL10H_accu_FIR_43, i32 %p_ZL10H_accu_FIR_44, i32 %p_ZL10H_accu_FIR_45, i32 %p_ZL10H_accu_FIR_46, i32 %p_ZL10H_accu_FIR_47, i32 %p_ZL10H_accu_FIR_48, i32 %p_ZL10H_accu_FIR_49, i32 %p_ZL10H_accu_FIR_50, i32 %p_ZL10H_accu_FIR_51, i32 %p_ZL10H_accu_FIR_52, i32 %p_ZL10H_accu_FIR_53, i32 %p_ZL10H_accu_FIR_54, i32 %p_ZL10H_accu_FIR_55, i32 %p_ZL10H_accu_FIR_56, i32 %p_ZL10H_accu_FIR_57, i32 %p_ZL10H_accu_FIR_58, i32 %p_ZL10H_accu_FIR_59, i32 %p_ZL10H_accu_FIR_60, i32 %p_ZL10H_accu_FIR_61, i32 %p_ZL10H_accu_FIR_62, i32 %p_ZL10H_accu_FIR_63, i32 %p_ZL10H_accu_FIR_64, i32 %p_ZL10H_accu_FIR_65, i32 %p_ZL10H_accu_FIR_66, i32 %p_ZL10H_accu_FIR_67, i32 %p_ZL10H_accu_FIR_68, i32 %p_ZL10H_accu_FIR_69, i32 %p_ZL10H_accu_FIR_70, i32 %p_ZL10H_accu_FIR_71, i32 %p_ZL10H_accu_FIR_72, i32 %p_ZL10H_accu_FIR_73, i32 %p_ZL10H_accu_FIR_74, i32 %p_ZL10H_accu_FIR_75, i32 %p_ZL10H_accu_FIR_76, i32 %p_ZL10H_accu_FIR_77, i32 %p_ZL10H_accu_FIR_78, i32 %p_ZL10H_accu_FIR_79, i32 %p_ZL10H_accu_FIR_80, i32 %p_ZL10H_accu_FIR_81, i32 %p_ZL10H_accu_FIR_82, i32 %p_ZL10H_accu_FIR_83, i32 %p_ZL10H_accu_FIR_84, i32 %p_ZL10H_accu_FIR_85, i32 %p_ZL10H_accu_FIR_86, i32 %p_ZL10H_accu_FIR_87, i32 %p_ZL10H_accu_FIR_88, i32 %p_ZL10H_accu_FIR_89, i32 %p_ZL10H_accu_FIR_90, i32 %p_ZL10H_accu_FIR_91, i32 %p_ZL10H_accu_FIR_92, i32 %p_ZL10H_accu_FIR_93, i32 %p_ZL10H_accu_FIR_94, i32 %p_ZL10H_accu_FIR_95, i32 %p_ZL10H_accu_FIR_96, i32 %p_ZL10H_accu_FIR_97, i32 %p_ZL10H_accu_FIR_98, i32 %p_ZL10H_accu_FIR_99, i32 %p_ZL10H_accu_FIR_100, i32 %p_ZL10H_accu_FIR_101, i32 %p_ZL10H_accu_FIR_102, i32 %p_ZL10H_accu_FIR_103, i32 %p_ZL10H_accu_FIR_104, i32 %p_ZL10H_accu_FIR_105, i31 %p_ZL10H_accu_FIR_106, i30 %p_ZL10H_accu_FIR_107, i29 %p_ZL10H_accu_FIR_108, i28 %p_ZL10H_accu_FIR_109, i27 %p_ZL10H_accu_FIR_110, i26 %p_ZL10H_accu_FIR_111, i26 %p_ZL10H_accu_FIR_112, i25 %p_ZL10H_accu_FIR_113, i25 %p_ZL10H_accu_FIR_114, i23 %p_ZL10H_accu_FIR_115" [FIR_HLS.cpp:34]   --->   Operation 156 'call' 'ref_tmp4' <Predicate = true> <Delay = 1.01> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%store_ln34 = store i16 %ref_tmp4, i16 %y2" [FIR_HLS.cpp:34]   --->   Operation 157 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_40_0_load = load i32 %p_ZL17H_accu_FIR_int_40_0" [FIR_HLS.cpp:35]   --->   Operation 158 'load' 'p_ZL17H_accu_FIR_int_40_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_40_1_load = load i32 %p_ZL17H_accu_FIR_int_40_1" [FIR_HLS.cpp:35]   --->   Operation 159 'load' 'p_ZL17H_accu_FIR_int_40_1_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_40_2_load = load i32 %p_ZL17H_accu_FIR_int_40_2" [FIR_HLS.cpp:35]   --->   Operation 160 'load' 'p_ZL17H_accu_FIR_int_40_2_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_40_3_load = load i32 %p_ZL17H_accu_FIR_int_40_3" [FIR_HLS.cpp:35]   --->   Operation 161 'load' 'p_ZL17H_accu_FIR_int_40_3_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_40_4_load = load i32 %p_ZL17H_accu_FIR_int_40_4" [FIR_HLS.cpp:35]   --->   Operation 162 'load' 'p_ZL17H_accu_FIR_int_40_4_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [5/5] (0.99ns)   --->   "%call_ret3 = call i176 @FIR_filter_transposed.2, i32 %p_ZL17H_accu_FIR_int_40_0_load, i32 %p_ZL17H_accu_FIR_int_40_1_load, i32 %p_ZL17H_accu_FIR_int_40_2_load, i32 %p_ZL17H_accu_FIR_int_40_3_load, i32 %p_ZL17H_accu_FIR_int_40_4_load, i16 %ref_tmp4" [FIR_HLS.cpp:35]   --->   Operation 163 'call' 'call_ret3' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 8> <Delay = 3.39>
ST_10 : Operation 164 [4/5] (3.39ns)   --->   "%call_ret3 = call i176 @FIR_filter_transposed.2, i32 %p_ZL17H_accu_FIR_int_40_0_load, i32 %p_ZL17H_accu_FIR_int_40_1_load, i32 %p_ZL17H_accu_FIR_int_40_2_load, i32 %p_ZL17H_accu_FIR_int_40_3_load, i32 %p_ZL17H_accu_FIR_int_40_4_load, i16 %ref_tmp4" [FIR_HLS.cpp:35]   --->   Operation 164 'call' 'call_ret3' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 9> <Delay = 3.39>
ST_11 : Operation 165 [3/5] (3.39ns)   --->   "%call_ret3 = call i176 @FIR_filter_transposed.2, i32 %p_ZL17H_accu_FIR_int_40_0_load, i32 %p_ZL17H_accu_FIR_int_40_1_load, i32 %p_ZL17H_accu_FIR_int_40_2_load, i32 %p_ZL17H_accu_FIR_int_40_3_load, i32 %p_ZL17H_accu_FIR_int_40_4_load, i16 %ref_tmp4" [FIR_HLS.cpp:35]   --->   Operation 165 'call' 'call_ret3' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 10> <Delay = 3.39>
ST_12 : Operation 166 [2/5] (3.39ns)   --->   "%call_ret3 = call i176 @FIR_filter_transposed.2, i32 %p_ZL17H_accu_FIR_int_40_0_load, i32 %p_ZL17H_accu_FIR_int_40_1_load, i32 %p_ZL17H_accu_FIR_int_40_2_load, i32 %p_ZL17H_accu_FIR_int_40_3_load, i32 %p_ZL17H_accu_FIR_int_40_4_load, i16 %ref_tmp4" [FIR_HLS.cpp:35]   --->   Operation 166 'call' 'call_ret3' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 11> <Delay = 3.84>
ST_13 : Operation 167 [1/5] (3.39ns)   --->   "%call_ret3 = call i176 @FIR_filter_transposed.2, i32 %p_ZL17H_accu_FIR_int_40_0_load, i32 %p_ZL17H_accu_FIR_int_40_1_load, i32 %p_ZL17H_accu_FIR_int_40_2_load, i32 %p_ZL17H_accu_FIR_int_40_3_load, i32 %p_ZL17H_accu_FIR_int_40_4_load, i16 %ref_tmp4" [FIR_HLS.cpp:35]   --->   Operation 167 'call' 'call_ret3' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%ref_tmp8 = extractvalue i176 %call_ret3" [FIR_HLS.cpp:35]   --->   Operation 168 'extractvalue' 'ref_tmp8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_40_0_ret = extractvalue i176 %call_ret3" [FIR_HLS.cpp:35]   --->   Operation 169 'extractvalue' 'p_ZL17H_accu_FIR_int_40_0_ret' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%store_ln35 = store i32 %p_ZL17H_accu_FIR_int_40_0_ret, i32 %p_ZL17H_accu_FIR_int_40_0" [FIR_HLS.cpp:35]   --->   Operation 170 'store' 'store_ln35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_40_1_ret = extractvalue i176 %call_ret3" [FIR_HLS.cpp:35]   --->   Operation 171 'extractvalue' 'p_ZL17H_accu_FIR_int_40_1_ret' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%store_ln35 = store i32 %p_ZL17H_accu_FIR_int_40_1_ret, i32 %p_ZL17H_accu_FIR_int_40_1" [FIR_HLS.cpp:35]   --->   Operation 172 'store' 'store_ln35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_40_2_ret = extractvalue i176 %call_ret3" [FIR_HLS.cpp:35]   --->   Operation 173 'extractvalue' 'p_ZL17H_accu_FIR_int_40_2_ret' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%store_ln35 = store i32 %p_ZL17H_accu_FIR_int_40_2_ret, i32 %p_ZL17H_accu_FIR_int_40_2" [FIR_HLS.cpp:35]   --->   Operation 174 'store' 'store_ln35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_40_3_ret = extractvalue i176 %call_ret3" [FIR_HLS.cpp:35]   --->   Operation 175 'extractvalue' 'p_ZL17H_accu_FIR_int_40_3_ret' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%store_ln35 = store i32 %p_ZL17H_accu_FIR_int_40_3_ret, i32 %p_ZL17H_accu_FIR_int_40_3" [FIR_HLS.cpp:35]   --->   Operation 176 'store' 'store_ln35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%p_ZL17H_accu_FIR_int_40_4_ret = extractvalue i176 %call_ret3" [FIR_HLS.cpp:35]   --->   Operation 177 'extractvalue' 'p_ZL17H_accu_FIR_int_40_4_ret' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%store_ln35 = store i32 %p_ZL17H_accu_FIR_int_40_4_ret, i32 %p_ZL17H_accu_FIR_int_40_4" [FIR_HLS.cpp:35]   --->   Operation 178 'store' 'store_ln35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%shl_ln35 = shl i16 %ref_tmp8, i16 2" [FIR_HLS.cpp:35]   --->   Operation 179 'shl' 'shl_ln35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 180 [2/2] (0.45ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %shl_ln35" [FIR_HLS.cpp:35]   --->   Operation 180 'write' 'write_ln35' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>

State 14 <SV = 12> <Delay = 0.52>
ST_14 : Operation 181 [1/2] (0.45ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %shl_ln35" [FIR_HLS.cpp:35]   --->   Operation 181 'write' 'write_ln35' <Predicate = (mod_value_load == 0)> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_14 : Operation 182 [1/1] (0.52ns)   --->   "%br_ln37 = br void %if.end37" [FIR_HLS.cpp:37]   --->   Operation 182 'br' 'br_ln37' <Predicate = (mod_value_load == 0)> <Delay = 0.52>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%storemerge2 = phi i2 1, void %if.then, i2 2, void %if.then12, i2 0, void %if.else29, i2 3, void %if.then22"   --->   Operation 183 'phi' 'storemerge2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%store_ln0 = store i2 %storemerge2, i2 %mod_value"   --->   Operation 184 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%ret_ln55 = ret" [FIR_HLS.cpp:55]   --->   Operation 185 'ret' 'ret_ln55' <Predicate = true> <Delay = 0.00>

State 15 <SV = 1> <Delay = 0.52>
ST_15 : Operation 186 [1/2] (0.45ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %shl_ln51" [FIR_HLS.cpp:51]   --->   Operation 186 'write' 'write_ln51' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_15 : Operation 187 [1/1] (0.52ns)   --->   "%br_ln0 = br void %if.end37"   --->   Operation 187 'br' 'br_ln0' <Predicate = true> <Delay = 0.52>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.397ns
The critical path consists of the following:
	'load' operation 2 bit ('mod_value_load', FIR_HLS.cpp:29) on static variable 'mod_value' [164]  (0.000 ns)
	'call' operation 144 bit ('call_ret5', FIR_HLS.cpp:40) to 'FIR_filter_transposed.1' [222]  (3.396 ns)
	'shl' operation 16 bit ('shl_ln40', FIR_HLS.cpp:40) [232]  (0.000 ns)
	axis write operation ('write_ln40', FIR_HLS.cpp:40) on port 'output_r' (FIR_HLS.cpp:40) [233]  (0.453 ns)
	blocking operation 0.548 ns on control path)

 <State 2>: 0.525ns
The critical path consists of the following:
	multiplexor before 'phi' operation 2 bit ('storemerge2') [317]  (0.525 ns)

 <State 3>: 3.396ns
The critical path consists of the following:
	'call' operation 176 bit ('call_ret2', FIR_HLS.cpp:30) to 'FIR_filter_transposed.2' [242]  (3.396 ns)

 <State 4>: 3.396ns
The critical path consists of the following:
	'call' operation 176 bit ('call_ret2', FIR_HLS.cpp:30) to 'FIR_filter_transposed.2' [242]  (3.396 ns)

 <State 5>: 3.396ns
The critical path consists of the following:
	'call' operation 176 bit ('call_ret2', FIR_HLS.cpp:30) to 'FIR_filter_transposed.2' [242]  (3.396 ns)

 <State 6>: 5.932ns
The critical path consists of the following:
	'call' operation 176 bit ('call_ret2', FIR_HLS.cpp:30) to 'FIR_filter_transposed.2' [242]  (3.396 ns)
	'add' operation 16 bit ('add_ln32_1', FIR_HLS.cpp:32) [258]  (0.853 ns)
	'add' operation 16 bit ('add_ln32_2', FIR_HLS.cpp:32) [259]  (0.687 ns)
	'call' operation 16 bit ('ref_tmp4', FIR_HLS.cpp:34) to 'FIR_filter_transposed' [260]  (0.996 ns)

 <State 7>: 3.396ns
The critical path consists of the following:
	'call' operation 16 bit ('ref_tmp4', FIR_HLS.cpp:34) to 'FIR_filter_transposed' [260]  (3.396 ns)

 <State 8>: 3.396ns
The critical path consists of the following:
	'call' operation 16 bit ('ref_tmp4', FIR_HLS.cpp:34) to 'FIR_filter_transposed' [260]  (3.396 ns)

 <State 9>: 2.012ns
The critical path consists of the following:
	'call' operation 16 bit ('ref_tmp4', FIR_HLS.cpp:34) to 'FIR_filter_transposed' [260]  (1.016 ns)
	'call' operation 176 bit ('call_ret3', FIR_HLS.cpp:35) to 'FIR_filter_transposed.2' [267]  (0.996 ns)

 <State 10>: 3.396ns
The critical path consists of the following:
	'call' operation 176 bit ('call_ret3', FIR_HLS.cpp:35) to 'FIR_filter_transposed.2' [267]  (3.396 ns)

 <State 11>: 3.396ns
The critical path consists of the following:
	'call' operation 176 bit ('call_ret3', FIR_HLS.cpp:35) to 'FIR_filter_transposed.2' [267]  (3.396 ns)

 <State 12>: 3.396ns
The critical path consists of the following:
	'call' operation 176 bit ('call_ret3', FIR_HLS.cpp:35) to 'FIR_filter_transposed.2' [267]  (3.396 ns)

 <State 13>: 3.849ns
The critical path consists of the following:
	'call' operation 176 bit ('call_ret3', FIR_HLS.cpp:35) to 'FIR_filter_transposed.2' [267]  (3.396 ns)
	'shl' operation 16 bit ('shl_ln35', FIR_HLS.cpp:35) [279]  (0.000 ns)
	axis write operation ('write_ln35', FIR_HLS.cpp:35) on port 'output_r' (FIR_HLS.cpp:35) [280]  (0.453 ns)

 <State 14>: 0.525ns
The critical path consists of the following:
	multiplexor before 'phi' operation 2 bit ('storemerge2') [317]  (0.525 ns)
	'phi' operation 2 bit ('storemerge2') [317]  (0.000 ns)

 <State 15>: 0.525ns
The critical path consists of the following:
	multiplexor before 'phi' operation 2 bit ('storemerge2') [317]  (0.525 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
