{
  "messages": [
    {
      "role": "system",
      "content": "You are a professional academic reference prediction expert. Your task is to predict the most likely references for a given academic paper based on its title, abstract, and retrieved relevant papers.\n\nRETRIEVER INTERFACE:\n- Input: paper title + abstract\n- Output: {top_r} retrieved papers with title and abstract\n- Format: List of dictionaries with 'title' and 'abstract' fields\n\nREQUIREMENTS:\n1. Analyze the paper's title and abstract to understand its research area and focus\n2. Consider the retrieved papers as potential references (when available)\n3. Generate a list of predicted reference titles that would be most relevant and likely to be cited\n4. Provide reasoning for each prediction to prevent hallucination\n5. Output format: JSON object with \"titles\" array and \"reasoning\" string\n6. Generate exactly 53 most relevant reference titles (this should be at least 40 to cover all evaluation metrics)\n7. Ensure titles are realistic and appropriate for the research area\n8. Consider citation patterns in the field\n9. CRITICAL: Each title must be unique - never repeat the same title multiple times\n\nEXAMPLE:\nInput:\nTitle: \"Question Type Classification Methods Comparison\"\nAbstract: \"The paper presents a comparative study of state-of-the-art approaches for question classification task: Logistic Regression, Convolutional Neural Networks (CNN), Long Short-Term Memory Network (LSTM) and Quasi-Recurrent Neural Networks (QRNN). All models use pre-trained GLoVe word embeddings and trained on human-labeled data. The best accuracy is achieved using CNN model with five convolutional layers and various kernel sizes stacked in parallel, followed by one fully connected layer. The model reached 90.7% accuracy on TREC 10 test set.\"\n\nRetrieved papers ({top_r}):\n1. Title: Convolutional Neural Networks for Sentence Classification\n   Abstract: We report on a series of experiments with convolutional neural networks trained on top of pre-trained word vectors for sentence-level classification tasks.\n\n2. Title: Glove: Global vectors for word representation\n   Abstract: We present a new global log-bilinear regression model that combines the advantages of the two major model families in the literature.\n\nOutput:\n{\n  \"titles\": [\n    \"Convolutional Neural Networks for Sentence Classification\",\n    \"Glove: Global vectors for word representation\",\n    \"Quasi-Recurrent Neural Networks\",\n    \"A Comparative Study of Neural Network Models for Sentence Classification\",\n    \"Deep lstm based feature mapping for query classification\"\n  ],\n  \"reasoning\": \"Based on the paper's focus on question classification using neural networks, I predict these references because: 1) CNN paper is directly relevant to the convolutional approach used; 2) GloVe embeddings are mentioned as pre-trained features; 3) QRNN is one of the compared methods; 4) Comparative study papers are common in this field; 5) LSTM-based query classification is closely related to question classification. Additional references cover related neural network architectures, NLP applications, deep learning methodologies, optimization techniques, and advanced neural network methods that would be relevant for this research area.\"\n}\n\nReturn JSON object only."
    },
    {
      "role": "user",
      "content": "Paper Title: A Family of Current References Based on 2T Voltage References: Demonstration in 0.18-ğœ‡m with 0.1-nA PTAT and 1.1-ğœ‡A CWT 38-ppm/âˆ˜C Designs\n\nPaper Abstract: Abstract The robustness of current and voltage references to process, voltage and temperature (PVT) variations is paramount to the operation of integrated circuits in real-world conditions. However, while recent voltage references can meet most of these requirements with a handful of transistors, current references remain rather complex, requiring significant design time and silicon area. In this paper, we present a family of simple current references consisting of a two-transistor (2T) ultra-low-power voltage reference, buffered onto a voltage-to-current converter by a single transistor. Two topologies are fabricated in a 0.18-Î¼ğœ‡\\mum partially-depleted silicon-on-insulator (SOI) technology and measured over 10 dies. First, a 7T nA-range proportional-to-absolute-temperature (PTAT) reference intended for constant-gmsubscriptğ‘”ğ‘šg_{m} biasing of subthreshold operational amplifiers demonstrates a 0.096-nA current with a line sensitivity (LS) of 1.48 %percent\\%/V, a temperature coefficient (TC) of 0.75 %percent\\%/âˆ˜C, and a variability (Ïƒ/Î¼)ğœğœ‡(\\sigma/\\mu) of 1.66 %percent\\%. Then, two 4T+1R Î¼ğœ‡\\muA-range constant-with-temperature (CWT) references with (resp. without) TC calibration exhibit a 1.09-Î¼ğœ‡\\muA (resp. 0.99-Î¼ğœ‡\\muA) current with a 0.21-%percent\\%/V (resp. 0.20-%percent\\%/V) LS, a 38-ppm/âˆ˜C (resp. 290-ppm/âˆ˜C) TC, and a 0.87-%percent\\% (resp. 0.65-%percent\\%) (Ïƒ/Î¼)ğœğœ‡(\\sigma/\\mu). In addition, portability to common scaled CMOS technologies, such as 65-nm bulk and 28-nm fully-depleted SOI, is discussed and validated through post-layout simulations.\n\n{retrieved_text}\n\nGenerate exactly 53 most likely reference titles for this paper. Focus on papers that are directly related to the research topic, provide foundational background, present similar methodologies, or address related problems.\n\nCRITICAL: Each title must appear exactly once. Do not repeat any title.\n\nIMPORTANT: You must respond with ONLY valid JSON in this exact format:\n{\n    \"titles\": [\n        \"Reference Title 1\",\n        \"Reference Title 2\",\n        \"Reference Title 3\",\n        \"Reference Title 4\",\n        \"Reference Title 53\"\n    ],\n    \"reasoning\": \"Explain why you chose these specific references based on the paper's title, abstract, and retrieved papers. This helps prevent hallucination and ensures relevance.\"\n}\n\nDo not include any text before or after the JSON. Do not include authors, venues, or years - only the paper titles. The reasoning field is required to explain your prediction logic."
    },
    {
      "role": "assistant",
      "content": "{\n    \"titles\": [\n        \"IoT Design Space Challenges: Circuits and Systems\",\n        \"In-memory computation of a machine-learning classifier in a standard 6T SRAM array\",\n        \"High-Throughput In-Memory Computing for Binary Deep Neural Networks with Monolithically Integrated RRAM and 90-nm CMOS\",\n        \"A Portable 2-Transistor Picowatt Temperature-Compensated Voltage Reference Operating at 0.5V\",\n        \"A 0.12-0.4V, Versatile 3-Transistor CMOS Voltage Reference for Ultra-Low Power Systems\",\n        \"Trimming-Less Voltage Reference for Highly Uncertain Harvesting Down to 0.25 V, 5.4 pW\",\n        \"A 65-nm CMOS Constant Current Source with Reduced PVT Variation\",\n        \"A 3.4-pW 0.4-V 469.3ppm/âˆ˜C Five-Transistor Current Reference Generator\",\n        \"A 8.2-pW 2.4-pA Current Reference Operating at 0.5V with No Amplifiers or Resistors\",\n        \"A 2-nW 1.1-V Self-Biased Current Reference in CMOS Technology\",\n        \"Temperature Performance of Sub-1V Ultra-Low-Power Current Sources\",\n        \"Sub-1-V CMOS Proportional-to-Absolute Temperature References\",\n        \"Operation and Modeling of the MOS Transistor. Second Edition.\",\n        \"A 1-V PTAT Current Reference Circuit with 0.05%/V Current Sensitivity to VDâ€‹Dsubscriptğ‘‰ğ·ğ·V_{DD}\",\n        \"A CMOS Sub-lV Nanopower Current and Voltage Reference with Leakage Compensation\",\n        \"A CMOS 0.85-V 15.8-nW Current and Voltage Reference without Resistors\",\n        \"CMOS Current Reference without Resistance\",\n        \"Ultralow-Power Temperature-Insensitive Current Reference Circuit\",\n        \"A 95-nA, 523ppm/âˆ˜C, 0.6-Î¼W CMOS Current Reference Circuit with Subthreshold MOS Resistor Ladder\",\n        \"A New Compact Temperature-Compensated CMOS Current Reference\",\n        \"A Nano-Ampere 2nd Order Temperature-Compensated CMOS Current Reference Using Only Single Resistor for Wide-Temperature Range Applications\",\n        \"Compact Extended Industrial Range CMOS Current References\",\n        \"Precision CMOS Current Reference with Process and Temperature Compensation\",\n        \"A 0.67-Î¼W 177-ppm/âˆ˜C All-MOS Current Reference Circuit in a 0.18-Î¼m CMOS Technology\",\n        \"A 1-V CMOS Current Reference with Temperature and Process Compensation\",\n        \"A 46-ppm/âˆ˜C Temperature and Process Compensated Current Reference with On-Chip Threshold Voltage Monitoring Circuit\",\n        \"A 1.02 nW PMOS-Only, Trim-Free Current Reference with 282ppm/âˆ˜C from -40âˆ˜C to 120âˆ˜C and 1.6% within-wafer inaccuracy\",\n        \"A 23pW, 780ppm/âˆ˜C Resistor-Less Current Reference Using Subthreshold MOSFETs\",\n        \"A Sub-1 V, Nanopower, ZTC Based Zero-VT Temperature-Compensated Current Reference\",\n        \"A Portable Class of 3-Transistor Current References with Low-Power Sub-0.5V Operation\",\n        \"A 0.6-to-1.8 V CMOS Current Reference with Near-100% Power Utilization\",\n        \"Compact 0.7-V CMOS Voltage/Current Reference with 54/29-ppm/âˆ˜C Temperature Coefficient\",\n        \"Subthreshold Current Reference Suitable for Energy Harvesting: 20ppm/âˆ˜C and 0.1%/V at 140nW\",\n        \"CMOS Current Reference with Supply and Temperature Compensation\",\n        \"A Nano-Ampere Current Reference Circuit and its Temperature Dependence Control by Using Temperature Characteristics of Carrier Mobilities\",\n        \"A Resistor-Free Temperature-Compensated CMOS Current Reference\",\n        \"An Accurate Current Reference Using Temperature and Process Compensation Current Mirror\",\n        \"A Low TC, Supply Independent and Process Compensated Current Reference\",\n        \"A -40 âˆ˜C to 120 âˆ˜C, 169 ppm/âˆ˜C Nano-Ampere CMOS Current Reference\",\n        \"A 0.7-V 28-nW CMOS Subthreshold Voltage and Current Reference in One Simple Circuit\",\n        \"A 14.5 pW, 31 ppm/âˆ˜C Resistor-Less 5 pA Current Reference Employing a Self-Regulated Push-Pull Voltage Reference Generator\",\n        \"A 1.4-Î¼W 24.9-ppm/âˆ˜C Current Reference with Process-Insensitive Temperature Compensation in 0.18-Î¼m CMOS\",\n        \"25 to 300âˆ˜C Ultra-Low-Power Voltage Reference Compatible with Standard SOI CMOS Process\",\n        \"An MOS Transistor Model for Analog Circuit Design\",\n        \"Systematic Design of Analog CMOS Circuits.\",\n        \"Impact of Scaling on Analog Performance and Associated Modeling Needs\",\n        \"Analog Circuit Design in Nanoscale CMOS Technologies\",\n        \"Analog IC Design in Ultra-Thin Oxide CMOS Technologies with Significant Direct Tunneling-Induced Gate Current\",\n        \"Fully Depleted Silicon on Insulator Devices CMOS: The 28-nm Node Is the Perfect Technology for Analog, RF, mmW, and Mixed-Signal System-on-Chip Integration\",\n        \"5.8 A 9.3 nW All-in-One Bandgap Voltage and Current Reference Circuit\",\n        \"Wide Range, Process and Temperature Compensated Voltage Controlled Current Source\",\n        \"A Low-Power Temperature-Compensated CMOS Peaking Current Reference in Subthreshold Region\",\n        \"A Precision Low-TC Wide-Range CMOS Current Reference\"\n    ],\n    \"reasoning\": \"Selected these 53 references because they represent foundational work and recent advances in A Family of Current References Based on 2T Voltage References: Demonstration in 0.18-ğœ‡m with 0.1-nA PTAT and 1.1-ğœ‡A CWT 38-ppm/âˆ˜C Designs, providing essential background knowledge and methodological foundations relevant to this research.\"\n}"
    }
  ],
  "format": "chatml"
}