module PC(input reset,input PCSrc,input clock,input [0:31] extended ,output reg [0:31] pc_out);
    
 wire [0:31] pc_in;
 

 
always@(posedge reset or posedge clock)
    if(reset)begin
        pc_out<=0;
    end else begin
        if(PCSrc==0)
            pc_out<=pc_out+1;
        else
            pc_out<=extended; // si se requiere hacer jump
            end
endmodule
