# 21. HLS Design Overview

<details>
  <summary> Basic Output: 21. HLS Design Overview </summary>

<p align = "center" >
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/21_HLS-Design-Overview.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/21_HLS-Design-Overview_2.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/21_HLS-Design-Overview_3.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/21_HLS-Design-Overview_4.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/21_HLS-Design-Overview_5.png" width="90%" > 

</p> 

</details>

---

## Resource

-   [Basic-Output-HLS-Overview-Quiz-Solution.pdf](https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/resources/Basic-Output-HLS-Overview-Quiz-Solution.pdf)



[Previous](./20_Controller-Concept.md) | [Next](./22_HLS-Design-Flow.md)