set compile_seqmap_propagate_constants     false
false
set compile_seqmap_propagate_high_effort   false
false
set compile_enable_register_merging        false
false
set write_sdc_output_net_resistance        false
false
set timing_separate_clock_gating_group     true
true
set_host_options -max_cores 8
1
set PROJECT_MODULES [getenv "PROJECT_MODULES"]
/home/projects/vlsi/CEP/design/modules
set run_dir  run_dir
run_dir
set design gps_top
gps_top
set clkin  wb_clk_i
wb_clk_i
if {[file exist $run_dir]} {
sh rm -rf $run_dir
}
sh mkdir -p $run_dir/reports
sh mkdir -p $run_dir/netlist
set search_path [concat * $search_path]
* . /opt/programs/synopsys/dc/libraries/syn /opt/programs/synopsys/dc/minpower/syn /opt/programs/synopsys/dc/dw/syn_ver /opt/programs/synopsys/dc/dw/sim_ver
sh rm -rf ./work
define_design_lib WORK -path ./work
1
set target_library { /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db}
 /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db
set link_library { /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db                     /home/projects/vlsi/libraries/65lpe/ref_lib/aragio/io_pads/timing_lib/nldm/db/rgo_csm65_25v33_lpe_50c_ss_108_297_125.db                         /home/projects/vlsi/libraries/65lpe/ref_lib/arm/memories/sram_sp_hde/timing_lib/USERLIB_ccs_ss_1p08v_1p08v_125c.db                    }
 /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db                     /home/projects/vlsi/libraries/65lpe/ref_lib/aragio/io_pads/timing_lib/nldm/db/rgo_csm65_25v33_lpe_50c_ss_108_297_125.db                         /home/projects/vlsi/libraries/65lpe/ref_lib/arm/memories/sram_sp_hde/timing_lib/USERLIB_ccs_ss_1p08v_1p08v_125c.db                    
analyze -library WORK -format sverilog "     $PROJECT_MODULES/top/rtl/orpsoc-defines.v     $PROJECT_MODULES/aes/rtl/round.v     $PROJECT_MODULES/aes/rtl/table.v     $PROJECT_MODULES/aes/rtl/aes_192.v     $PROJECT_MODULES/gps/rtl/gps.v     $PROJECT_MODULES/gps/rtl/cacode.v     $PROJECT_MODULES/gps/rtl/gps_clkgen.v     $PROJECT_MODULES/gps/rtl/pcode.v     $PROJECT_MODULES/gps/rtl/gps_top.v "
Running PRESTO HDLC
Compiling source file /home/projects/vlsi/CEP/design/modules/top/rtl/orpsoc-defines.v
Compiling source file /home/projects/vlsi/CEP/design/modules/aes/rtl/round.v
Compiling source file /home/projects/vlsi/CEP/design/modules/aes/rtl/table.v
Compiling source file /home/projects/vlsi/CEP/design/modules/aes/rtl/aes_192.v
Compiling source file /home/projects/vlsi/CEP/design/modules/gps/rtl/gps.v
Compiling source file /home/projects/vlsi/CEP/design/modules/gps/rtl/cacode.v
Compiling source file /home/projects/vlsi/CEP/design/modules/gps/rtl/gps_clkgen.v
Warning:  /home/projects/vlsi/CEP/design/modules/gps/rtl/gps_clkgen.v:79: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file /home/projects/vlsi/CEP/design/modules/gps/rtl/pcode.v
Compiling source file /home/projects/vlsi/CEP/design/modules/gps/rtl/gps_top.v
Error:  /home/projects/vlsi/CEP/design/modules/gps/rtl/gps_top.v:1: Port 'gps_sfll_key' not declared as 'input', 'output' or 'inout'. (VER-120)
Error:  /home/projects/vlsi/CEP/design/modules/gps/rtl/gps_top.v:1: Port 'gps_fll_key' not declared as 'input', 'output' or 'inout'. (VER-120)
Error:  /home/projects/vlsi/CEP/design/modules/gps/rtl/gps_top.v:26: Symbol sfllKey not included in portlist (VER-149)
Error:  /home/projects/vlsi/CEP/design/modules/gps/rtl/gps_top.v:27: Symbol fllkey not included in portlist (VER-149)
Error:  /home/projects/vlsi/CEP/design/modules/gps/rtl/gps_top.v:1: invalid symbol gps_sfll_key found in expression. (VER-255)
Error:  /home/projects/vlsi/CEP/design/modules/gps/rtl/gps_top.v:1: invalid symbol gps_fll_key found in expression. (VER-255)
*** Presto compilation terminated with 6 errors. ***
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db'
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/aragio/io_pads/timing_lib/nldm/db/rgo_csm65_25v33_lpe_50c_ss_108_297_125.db'
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/memories/sram_sp_hde/timing_lib/USERLIB_ccs_ss_1p08v_1p08v_125c.db'
Information: Using CCS timing libraries. (TIM-024)
0
elaborate $design
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c'
  Loading link library 'RGO_CSM65_25V33_LPE_50C_SS_108_297_125'
  Loading link library 'USERLIB_ccs_ss_1p08v_1p08v_125c'
  Loading link library 'gtech'
Error: Cannot find the design 'gps_top' in the library 'WORK'. (LBR-0)
0
ungroup -all -flatten
Error: Current design is not defined. (UID-4)
0
set_dont_use [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/*X0P*]
1
create_clock -name CLK  -period 4  -waveform {0 2} $clkin
Error: Current design is not defined. (UID-4)
Error: Can't find object 'wb_clk_i'. (UID-109)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
0
set input_ports [remove_from_collection [all_inputs] {$clkin}]
Error: Current design is not defined. (UID-4)
set output_ports [all_outputs]
Error: Current design is not defined. (UID-4)
set_input_delay -max 1 [get_ports $input_ports ] -clock CLK
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'CLK'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
0
set_input_delay -min 0 [get_ports $input_ports ] -clock CLK
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'CLK'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
0
set_output_delay -max 1 [get_ports $output_ports ] -clock CLK
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'CLK'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
0
set_output_delay -min 3 [get_ports $output_ports ] -clock CLK
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'CLK'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
0
date
Wed Jul  4 08:59:08 2018
#compile_ultra -no_autoungroup -no_seq_output_inversion -no_boundary_optimization -gate_clock
compile_ultra -no_autoungroup -no_seq_output_inversion -no_boundary_optimization
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Error: Current design is not defined. (UID-4)
0
date
Wed Jul  4 08:59:08 2018
optimize_netlist -area
Error: Current design is not defined. (UID-4)
0
date
Wed Jul  4 08:59:08 2018
compile_ultra -no_autoungroup -no_seq_output_inversion -no_boundary_optimization -incremental
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Error: Current design is not defined. (UID-4)
0
mem -all -verbose
Main process mem-peak:    248 Mb
No child process

254160
change_names -hier -rule verilog
Error: Current design is not defined. (UID-4)
0
write_file -hierarchy -format verilog -output "$run_dir/netlist/$design.v"
Error: No files or designs were specified. (UID-22)
0
write_sdc "$run_dir/netlist/$design.sdc"
Error: Current design is not defined. (UID-4)
0
set_switching_activity -toggle_rate 5 -period 100  -static_probability 0.50 -type inputs
Error: Current design is not defined. (UID-4)
0
propagate_switching_activity
Warning: Use of propagate_switching_activity is not recommended. This feature will be obsolete in a future release. Check the man page for more information. (PWR-800)
Error: Current design is not defined. (UID-4)
0
report_timing -delay max  -nosplit -input -nets -cap -max_path 10 -nworst 10    > $run_dir/reports/report_timing_max.rpt
report_timing -delay min  -nosplit -input -nets -cap -max_path 10 -nworst 10    > $run_dir/reports/report_timing_min.rpt
report_constraint -all_violators -verbose  -nosplit                             > $run_dir/reports/report_constraint.rpt
check_design -nosplit                                                           > $run_dir/reports/check_design.rpt
report_design                                                                   > $run_dir/reports/report_design.rpt
report_area                                                                     > $run_dir/reports/report_area.rpt
report_timing -loop                                                             > $run_dir/reports/timing_loop.rpt
report_power -analysis_effort high                                              > $run_dir/reports/report_power.rpt
report_qor                                                                      > $run_dir/reports/report_qor.rpt
sh touch ~/$design
# 
#
#
#  compile_ultra -no_autoungroup -no_seq_output_inversion -no_boundary_optimization -incremental
exit

Thank you...
