Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec 30 18:13:12 2020
| Host         : DESKTOP-98J7JVM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.012        0.000                      0                 4759        0.010        0.000                      0                 4759        7.000        0.000                       0                  2098  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 10.000}       20.000          50.000          
clk_fpga_1                         {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_design_1_clk_wiz_0_0    {0.000 50.000}       100.000         10.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                              10.012        0.000                      0                 4621        0.010        0.000                      0                 4621        9.020        0.000                       0                  2018  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         94.026        0.000                      0                  138        0.216        0.000                      0                  138       49.500        0.000                       0                    76  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0       13.042        0.000                      0                    1        1.039        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.012ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[80]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.245ns  (logic 2.499ns (27.031%)  route 6.746ns (72.969%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.289ns = ( 23.289 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     5.260 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          3.008     8.268    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.392    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.942 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry/CO[3]
                         net (fo=6, routed)           1.055     9.997    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.124    10.121 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9__0/O
                         net (fo=7, routed)           0.961    11.082    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9__0_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I5_O)        0.124    11.206 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6__0/O
                         net (fo=24, routed)          0.829    12.035    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.any_aid_match__6
    SLICE_X2Y63          LUT5 (Prop_lut5_I3_O)        0.124    12.159 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[49]_i_1__0/O
                         net (fo=14, routed)          0.893    13.052    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6
    SLICE_X1Y60          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[80]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.532    23.289    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X1Y60          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[80]/C
                         clock pessimism              0.282    23.571    
                         clock uncertainty           -0.302    23.269    
    SLICE_X1Y60          FDRE (Setup_fdre_C_CE)      -0.205    23.064    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[80]
  -------------------------------------------------------------------
                         required time                         23.064    
                         arrival time                         -13.052    
  -------------------------------------------------------------------
                         slack                                 10.012    

Slack (MET) :             10.012ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[81]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.245ns  (logic 2.499ns (27.031%)  route 6.746ns (72.969%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.289ns = ( 23.289 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     5.260 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          3.008     8.268    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.392    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.942 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry/CO[3]
                         net (fo=6, routed)           1.055     9.997    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.124    10.121 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9__0/O
                         net (fo=7, routed)           0.961    11.082    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9__0_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I5_O)        0.124    11.206 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6__0/O
                         net (fo=24, routed)          0.829    12.035    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.any_aid_match__6
    SLICE_X2Y63          LUT5 (Prop_lut5_I3_O)        0.124    12.159 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[49]_i_1__0/O
                         net (fo=14, routed)          0.893    13.052    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6
    SLICE_X1Y60          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[81]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.532    23.289    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X1Y60          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[81]/C
                         clock pessimism              0.282    23.571    
                         clock uncertainty           -0.302    23.269    
    SLICE_X1Y60          FDRE (Setup_fdre_C_CE)      -0.205    23.064    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[81]
  -------------------------------------------------------------------
                         required time                         23.064    
                         arrival time                         -13.052    
  -------------------------------------------------------------------
                         slack                                 10.012    

Slack (MET) :             10.012ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[82]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.245ns  (logic 2.499ns (27.031%)  route 6.746ns (72.969%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.289ns = ( 23.289 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     5.260 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          3.008     8.268    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.392    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.942 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry/CO[3]
                         net (fo=6, routed)           1.055     9.997    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.124    10.121 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9__0/O
                         net (fo=7, routed)           0.961    11.082    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9__0_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I5_O)        0.124    11.206 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6__0/O
                         net (fo=24, routed)          0.829    12.035    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.any_aid_match__6
    SLICE_X2Y63          LUT5 (Prop_lut5_I3_O)        0.124    12.159 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[49]_i_1__0/O
                         net (fo=14, routed)          0.893    13.052    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6
    SLICE_X1Y60          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[82]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.532    23.289    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X1Y60          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[82]/C
                         clock pessimism              0.282    23.571    
                         clock uncertainty           -0.302    23.269    
    SLICE_X1Y60          FDRE (Setup_fdre_C_CE)      -0.205    23.064    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[82]
  -------------------------------------------------------------------
                         required time                         23.064    
                         arrival time                         -13.052    
  -------------------------------------------------------------------
                         slack                                 10.012    

Slack (MET) :             10.012ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[83]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.245ns  (logic 2.499ns (27.031%)  route 6.746ns (72.969%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.289ns = ( 23.289 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     5.260 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          3.008     8.268    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.392    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.942 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry/CO[3]
                         net (fo=6, routed)           1.055     9.997    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.124    10.121 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9__0/O
                         net (fo=7, routed)           0.961    11.082    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9__0_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I5_O)        0.124    11.206 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6__0/O
                         net (fo=24, routed)          0.829    12.035    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.any_aid_match__6
    SLICE_X2Y63          LUT5 (Prop_lut5_I3_O)        0.124    12.159 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[49]_i_1__0/O
                         net (fo=14, routed)          0.893    13.052    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6
    SLICE_X1Y60          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[83]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.532    23.289    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X1Y60          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[83]/C
                         clock pessimism              0.282    23.571    
                         clock uncertainty           -0.302    23.269    
    SLICE_X1Y60          FDRE (Setup_fdre_C_CE)      -0.205    23.064    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[83]
  -------------------------------------------------------------------
                         required time                         23.064    
                         arrival time                         -13.052    
  -------------------------------------------------------------------
                         slack                                 10.012    

Slack (MET) :             10.071ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.145ns  (logic 2.499ns (27.328%)  route 6.646ns (72.672%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 23.248 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     5.260 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          3.008     8.268    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.392    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.942 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry/CO[3]
                         net (fo=6, routed)           1.055     9.997    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.124    10.121 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9__0/O
                         net (fo=7, routed)           0.961    11.082    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9__0_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I5_O)        0.124    11.206 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6__0/O
                         net (fo=24, routed)          0.837    12.042    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.any_aid_match__6
    SLICE_X8Y66          LUT5 (Prop_lut5_I3_O)        0.124    12.166 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[25]_i_1__0/O
                         net (fo=14, routed)          0.785    12.952    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3
    SLICE_X9Y61          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.491    23.248    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X9Y61          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[36]/C
                         clock pessimism              0.282    23.530    
                         clock uncertainty           -0.302    23.228    
    SLICE_X9Y61          FDRE (Setup_fdre_C_CE)      -0.205    23.023    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[36]
  -------------------------------------------------------------------
                         required time                         23.023    
                         arrival time                         -12.952    
  -------------------------------------------------------------------
                         slack                                 10.071    

Slack (MET) :             10.098ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[66]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.164ns  (logic 2.499ns (27.271%)  route 6.665ns (72.729%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.294ns = ( 23.294 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     5.260 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          3.008     8.268    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.392    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.942 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry/CO[3]
                         net (fo=6, routed)           1.055     9.997    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.124    10.121 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9__0/O
                         net (fo=7, routed)           0.961    11.082    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9__0_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I5_O)        0.124    11.206 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6__0/O
                         net (fo=24, routed)          0.791    11.997    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.any_aid_match__6
    SLICE_X5Y65          LUT5 (Prop_lut5_I3_O)        0.124    12.121 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[41]_i_1__0/O
                         net (fo=14, routed)          0.850    12.971    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5
    SLICE_X3Y57          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[66]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.537    23.294    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X3Y57          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[66]/C
                         clock pessimism              0.282    23.576    
                         clock uncertainty           -0.302    23.274    
    SLICE_X3Y57          FDRE (Setup_fdre_C_CE)      -0.205    23.069    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[66]
  -------------------------------------------------------------------
                         required time                         23.069    
                         arrival time                         -12.971    
  -------------------------------------------------------------------
                         slack                                 10.098    

Slack (MET) :             10.098ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[68]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.164ns  (logic 2.499ns (27.271%)  route 6.665ns (72.729%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.294ns = ( 23.294 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     5.260 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          3.008     8.268    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.392    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.942 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry/CO[3]
                         net (fo=6, routed)           1.055     9.997    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.124    10.121 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9__0/O
                         net (fo=7, routed)           0.961    11.082    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9__0_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I5_O)        0.124    11.206 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6__0/O
                         net (fo=24, routed)          0.791    11.997    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.any_aid_match__6
    SLICE_X5Y65          LUT5 (Prop_lut5_I3_O)        0.124    12.121 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[41]_i_1__0/O
                         net (fo=14, routed)          0.850    12.971    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5
    SLICE_X3Y57          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[68]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.537    23.294    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X3Y57          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[68]/C
                         clock pessimism              0.282    23.576    
                         clock uncertainty           -0.302    23.274    
    SLICE_X3Y57          FDRE (Setup_fdre_C_CE)      -0.205    23.069    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[68]
  -------------------------------------------------------------------
                         required time                         23.069    
                         arrival time                         -12.971    
  -------------------------------------------------------------------
                         slack                                 10.098    

Slack (MET) :             10.098ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[69]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.164ns  (logic 2.499ns (27.271%)  route 6.665ns (72.729%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.294ns = ( 23.294 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     5.260 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          3.008     8.268    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.392    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.942 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry/CO[3]
                         net (fo=6, routed)           1.055     9.997    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.124    10.121 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9__0/O
                         net (fo=7, routed)           0.961    11.082    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9__0_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I5_O)        0.124    11.206 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6__0/O
                         net (fo=24, routed)          0.791    11.997    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.any_aid_match__6
    SLICE_X5Y65          LUT5 (Prop_lut5_I3_O)        0.124    12.121 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[41]_i_1__0/O
                         net (fo=14, routed)          0.850    12.971    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5
    SLICE_X3Y57          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[69]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.537    23.294    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X3Y57          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[69]/C
                         clock pessimism              0.282    23.576    
                         clock uncertainty           -0.302    23.274    
    SLICE_X3Y57          FDRE (Setup_fdre_C_CE)      -0.205    23.069    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[69]
  -------------------------------------------------------------------
                         required time                         23.069    
                         arrival time                         -12.971    
  -------------------------------------------------------------------
                         slack                                 10.098    

Slack (MET) :             10.098ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[70]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.164ns  (logic 2.499ns (27.271%)  route 6.665ns (72.729%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.294ns = ( 23.294 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     5.260 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          3.008     8.268    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.392    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.942 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry/CO[3]
                         net (fo=6, routed)           1.055     9.997    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.124    10.121 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9__0/O
                         net (fo=7, routed)           0.961    11.082    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9__0_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I5_O)        0.124    11.206 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6__0/O
                         net (fo=24, routed)          0.791    11.997    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.any_aid_match__6
    SLICE_X5Y65          LUT5 (Prop_lut5_I3_O)        0.124    12.121 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[41]_i_1__0/O
                         net (fo=14, routed)          0.850    12.971    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5
    SLICE_X3Y57          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[70]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.537    23.294    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X3Y57          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[70]/C
                         clock pessimism              0.282    23.576    
                         clock uncertainty           -0.302    23.274    
    SLICE_X3Y57          FDRE (Setup_fdre_C_CE)      -0.205    23.069    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[70]
  -------------------------------------------------------------------
                         required time                         23.069    
                         arrival time                         -12.971    
  -------------------------------------------------------------------
                         slack                                 10.098    

Slack (MET) :             10.128ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.084ns  (logic 2.499ns (27.511%)  route 6.585ns (72.489%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 23.244 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     5.260 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          3.008     8.268    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.392    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.942 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry/CO[3]
                         net (fo=6, routed)           1.055     9.997    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.124    10.121 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9__0/O
                         net (fo=7, routed)           0.961    11.082    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9__0_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I5_O)        0.124    11.206 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6__0/O
                         net (fo=24, routed)          1.055    12.261    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.any_aid_match__6
    SLICE_X8Y65          LUT6 (Prop_lut6_I1_O)        0.124    12.385 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[35]_i_1__0/O
                         net (fo=4, routed)           0.506    12.891    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_18
    SLICE_X7Y65          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.487    23.244    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X7Y65          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[33]/C
                         clock pessimism              0.282    23.526    
                         clock uncertainty           -0.302    23.224    
    SLICE_X7Y65          FDRE (Setup_fdre_C_CE)      -0.205    23.019    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[33]
  -------------------------------------------------------------------
                         required time                         23.019    
                         arrival time                         -12.891    
  -------------------------------------------------------------------
                         slack                                 10.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.914%)  route 0.157ns (55.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.778ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.562     1.392    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X21Y44         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.128     1.520 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[64]/Q
                         net (fo=1, routed)           0.157     1.677    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[35]
    SLICE_X22Y45         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.830     1.778    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X22Y45         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
                         clock pessimism             -0.123     1.655    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.012     1.667    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.786%)  route 0.220ns (54.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.588     1.418    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/s00_axi_aclk
    SLICE_X5Y49          FDRE                                         r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[21]/Q
                         net (fo=3, routed)           0.220     1.779    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/cnt_r_reg[21]
    SLICE_X4Y50          LUT6 (Prop_lut6_I2_O)        0.045     1.824 r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     1.824    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/reg_data_out[21]
    SLICE_X4Y50          FDRE                                         r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.851     1.799    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y50          FDRE                                         r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism             -0.118     1.681    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.120     1.801    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.562     1.392    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y53          FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.141     1.533 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.114     1.647    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X8Y52          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.832     1.780    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y52          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.352     1.428    
    SLICE_X8Y52          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.611    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.568     1.398    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y45          FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141     1.539 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.114     1.653    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X8Y44          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.836     1.784    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y44          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.351     1.433    
    SLICE_X8Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.616    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.342ns (83.477%)  route 0.068ns (16.523%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.588     1.418    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/s00_axi_aclk
    SLICE_X5Y49          FDRE                                         r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[21]/Q
                         net (fo=3, routed)           0.067     1.626    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/u0/cnt_r_reg[20]
    SLICE_X5Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.773 r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/u0/cnt_r_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.774    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/u0/cnt_r_reg[20]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.828 r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/u0/cnt_r_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.828    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/u0_n_28
    SLICE_X5Y50          FDRE                                         r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.851     1.799    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/s00_axi_aclk
    SLICE_X5Y50          FDRE                                         r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[24]/C
                         clock pessimism             -0.118     1.681    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.786    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.603%)  route 0.221ns (51.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.557     1.387    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X20Y51         FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.164     1.551 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/Q
                         net (fo=9, routed)           0.221     1.772    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[3]
    SLICE_X24Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.817 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[3]_i_1/O
                         net (fo=1, routed)           0.000     1.817    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[3]
    SLICE_X24Y50         FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.826     1.774    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X24Y50         FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/C
                         clock pessimism             -0.123     1.651    
    SLICE_X24Y50         FDRE (Hold_fdre_C_D)         0.120     1.771    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.568     1.398    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y46          FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141     1.539 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.110     1.649    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X8Y45          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.836     1.784    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y45          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.370     1.414    
    SLICE_X8Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.597    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.353ns (83.909%)  route 0.068ns (16.091%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.588     1.418    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/s00_axi_aclk
    SLICE_X5Y49          FDRE                                         r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[21]/Q
                         net (fo=3, routed)           0.067     1.626    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/u0/cnt_r_reg[20]
    SLICE_X5Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.773 r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/u0/cnt_r_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.774    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/u0/cnt_r_reg[20]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.839 r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/u0/cnt_r_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/u0_n_26
    SLICE_X5Y50          FDRE                                         r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.851     1.799    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/s00_axi_aclk
    SLICE_X5Y50          FDRE                                         r  design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[26]/C
                         clock pessimism             -0.118     1.681    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.786    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/rotaryEn/cnt_r_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.495%)  route 0.232ns (55.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.582     1.412    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[22]/Q
                         net (fo=1, routed)           0.232     1.785    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[22]
    SLICE_X2Y49          LUT3 (Prop_lut3_I1_O)        0.045     1.830 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i[22]_i_1/O
                         net (fo=1, routed)           0.000     1.830    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer[22]
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.856     1.804    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[22]/C
                         clock pessimism             -0.118     1.686    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.091     1.777    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.796%)  route 0.202ns (49.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.557     1.387    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X20Y51         FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.164     1.551 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/Q
                         net (fo=9, routed)           0.202     1.753    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]_0[3]
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.045     1.798 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.798    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[3]_i_1__0_n_0
    SLICE_X22Y51         FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.826     1.774    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X22Y51         FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/C
                         clock pessimism             -0.123     1.651    
    SLICE_X22Y51         FDRE (Hold_fdre_C_D)         0.092     1.743    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X12Y56    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X17Y46    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X17Y46    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X17Y46    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X12Y55    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X12Y55    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X12Y56    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X12Y56    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X14Y50    design_1_i/my_rotary_en_0/U0/my_rotary_en_v1_0_S00_AXI_inst/aw_en_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X16Y58    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X16Y58    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X16Y58    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X16Y58    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X16Y58    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X16Y58    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X16Y56    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X16Y56    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X20Y53    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X20Y53    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y44     design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y44     design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y45     design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X16Y58    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X16Y58    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X16Y58    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X16Y58    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X16Y58    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       94.026ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.026ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.908ns  (logic 3.196ns (54.098%)  route 2.712ns (45.902%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 101.500 - 100.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.664     1.667    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y32         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDRE (Prop_fdre_C_Q)         0.518     2.185 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.007    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X21Y34         LUT2 (Prop_lut2_I0_O)        0.124     3.131 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.131    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.681    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.795    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.909    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.890     5.913    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X20Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.037 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.037    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.550 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.550    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.667    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.784 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.784    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.901 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.018 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.135 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.252 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.252    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.575 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.575    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1_n_6
    SLICE_X20Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.497   101.500    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[29]/C
                         clock pessimism              0.139   101.639    
                         clock uncertainty           -0.147   101.492    
    SLICE_X20Y39         FDRE (Setup_fdre_C_D)        0.109   101.601    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[29]
  -------------------------------------------------------------------
                         required time                        101.601    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                 94.026    

Slack (MET) :             94.034ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 3.188ns (54.036%)  route 2.712ns (45.964%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 101.500 - 100.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.664     1.667    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y32         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDRE (Prop_fdre_C_Q)         0.518     2.185 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.007    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X21Y34         LUT2 (Prop_lut2_I0_O)        0.124     3.131 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.131    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.681    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.795    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.909    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.890     5.913    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X20Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.037 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.037    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.550 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.550    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.667    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.784 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.784    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.901 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.018 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.135 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.252 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.252    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.567 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.567    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1_n_4
    SLICE_X20Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.497   101.500    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]/C
                         clock pessimism              0.139   101.639    
                         clock uncertainty           -0.147   101.492    
    SLICE_X20Y39         FDRE (Setup_fdre_C_D)        0.109   101.601    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]
  -------------------------------------------------------------------
                         required time                        101.601    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                 94.034    

Slack (MET) :             94.110ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 3.112ns (53.436%)  route 2.712ns (46.564%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 101.500 - 100.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.664     1.667    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y32         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDRE (Prop_fdre_C_Q)         0.518     2.185 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.007    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X21Y34         LUT2 (Prop_lut2_I0_O)        0.124     3.131 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.131    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.681    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.795    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.909    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.890     5.913    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X20Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.037 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.037    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.550 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.550    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.667    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.784 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.784    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.901 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.018 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.135 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.252 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.252    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.491 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.491    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1_n_5
    SLICE_X20Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.497   101.500    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[30]/C
                         clock pessimism              0.139   101.639    
                         clock uncertainty           -0.147   101.492    
    SLICE_X20Y39         FDRE (Setup_fdre_C_D)        0.109   101.601    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[30]
  -------------------------------------------------------------------
                         required time                        101.601    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                 94.110    

Slack (MET) :             94.130ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.804ns  (logic 3.092ns (53.275%)  route 2.712ns (46.725%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 101.500 - 100.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.664     1.667    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y32         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDRE (Prop_fdre_C_Q)         0.518     2.185 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.007    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X21Y34         LUT2 (Prop_lut2_I0_O)        0.124     3.131 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.131    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.681    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.795    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.909    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.890     5.913    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X20Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.037 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.037    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.550 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.550    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.667    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.784 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.784    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.901 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.018 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.135 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.252 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.252    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.471 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.471    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1_n_7
    SLICE_X20Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.497   101.500    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]/C
                         clock pessimism              0.139   101.639    
                         clock uncertainty           -0.147   101.492    
    SLICE_X20Y39         FDRE (Setup_fdre_C_D)        0.109   101.601    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]
  -------------------------------------------------------------------
                         required time                        101.601    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                 94.130    

Slack (MET) :             94.142ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.791ns  (logic 3.079ns (53.170%)  route 2.712ns (46.830%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 101.499 - 100.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.664     1.667    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y32         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDRE (Prop_fdre_C_Q)         0.518     2.185 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.007    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X21Y34         LUT2 (Prop_lut2_I0_O)        0.124     3.131 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.131    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.681    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.795    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.909    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.890     5.913    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X20Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.037 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.037    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.550 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.550    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.667    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.784 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.784    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.901 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.018 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.135 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.458 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.458    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_6
    SLICE_X20Y38         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.496   101.499    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y38         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[25]/C
                         clock pessimism              0.139   101.638    
                         clock uncertainty           -0.147   101.491    
    SLICE_X20Y38         FDRE (Setup_fdre_C_D)        0.109   101.600    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[25]
  -------------------------------------------------------------------
                         required time                        101.600    
                         arrival time                          -7.458    
  -------------------------------------------------------------------
                         slack                                 94.142    

Slack (MET) :             94.150ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 3.071ns (53.106%)  route 2.712ns (46.894%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 101.499 - 100.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.664     1.667    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y32         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDRE (Prop_fdre_C_Q)         0.518     2.185 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.007    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X21Y34         LUT2 (Prop_lut2_I0_O)        0.124     3.131 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.131    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.681    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.795    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.909    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.890     5.913    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X20Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.037 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.037    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.550 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.550    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.667    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.784 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.784    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.901 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.018 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.135 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.450 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.450    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_4
    SLICE_X20Y38         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.496   101.499    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y38         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]/C
                         clock pessimism              0.139   101.638    
                         clock uncertainty           -0.147   101.491    
    SLICE_X20Y38         FDRE (Setup_fdre_C_D)        0.109   101.600    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]
  -------------------------------------------------------------------
                         required time                        101.600    
                         arrival time                          -7.450    
  -------------------------------------------------------------------
                         slack                                 94.150    

Slack (MET) :             94.226ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.707ns  (logic 2.995ns (52.481%)  route 2.712ns (47.519%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 101.499 - 100.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.664     1.667    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y32         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDRE (Prop_fdre_C_Q)         0.518     2.185 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.007    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X21Y34         LUT2 (Prop_lut2_I0_O)        0.124     3.131 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.131    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.681    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.795    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.909    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.890     5.913    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X20Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.037 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.037    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.550 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.550    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.667    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.784 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.784    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.901 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.018 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.135 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.374 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.374    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_5
    SLICE_X20Y38         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.496   101.499    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y38         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[26]/C
                         clock pessimism              0.139   101.638    
                         clock uncertainty           -0.147   101.491    
    SLICE_X20Y38         FDRE (Setup_fdre_C_D)        0.109   101.600    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[26]
  -------------------------------------------------------------------
                         required time                        101.600    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                 94.226    

Slack (MET) :             94.246ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 2.975ns (52.314%)  route 2.712ns (47.686%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 101.499 - 100.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.664     1.667    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y32         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDRE (Prop_fdre_C_Q)         0.518     2.185 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.007    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X21Y34         LUT2 (Prop_lut2_I0_O)        0.124     3.131 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.131    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.681    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.795    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.909    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.890     5.913    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X20Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.037 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.037    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.550 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.550    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.667    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.784 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.784    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.901 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.018 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.135 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.354 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.354    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_7
    SLICE_X20Y38         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.496   101.499    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y38         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]/C
                         clock pessimism              0.139   101.638    
                         clock uncertainty           -0.147   101.491    
    SLICE_X20Y38         FDRE (Setup_fdre_C_D)        0.109   101.600    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]
  -------------------------------------------------------------------
                         required time                        101.600    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                 94.246    

Slack (MET) :             94.258ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 2.962ns (52.205%)  route 2.712ns (47.795%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 101.498 - 100.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.664     1.667    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y32         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDRE (Prop_fdre_C_Q)         0.518     2.185 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.007    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X21Y34         LUT2 (Prop_lut2_I0_O)        0.124     3.131 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.131    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.681    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.795    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.909    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.890     5.913    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X20Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.037 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.037    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.550 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.550    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.667    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.784 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.784    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.901 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.018 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.341 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.341    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_6
    SLICE_X20Y37         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.495   101.498    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y37         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[21]/C
                         clock pessimism              0.139   101.637    
                         clock uncertainty           -0.147   101.490    
    SLICE_X20Y37         FDRE (Setup_fdre_C_D)        0.109   101.599    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[21]
  -------------------------------------------------------------------
                         required time                        101.599    
                         arrival time                          -7.341    
  -------------------------------------------------------------------
                         slack                                 94.258    

Slack (MET) :             94.266ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 2.954ns (52.137%)  route 2.712ns (47.863%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 101.498 - 100.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.664     1.667    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y32         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDRE (Prop_fdre_C_Q)         0.518     2.185 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.007    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X21Y34         LUT2 (Prop_lut2_I0_O)        0.124     3.131 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.131    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.681    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.795    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.909    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.890     5.913    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X20Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.037 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.037    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.550 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.550    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.667 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.667    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.784 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.784    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.901 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.018 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.333 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.333    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_4
    SLICE_X20Y37         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.495   101.498    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y37         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]/C
                         clock pessimism              0.139   101.637    
                         clock uncertainty           -0.147   101.490    
    SLICE_X20Y37         FDRE (Setup_fdre_C_D)        0.109   101.599    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]
  -------------------------------------------------------------------
                         required time                        101.599    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                 94.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.559     0.561    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X19Y35         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[1]/Q
                         net (fo=3, routed)           0.122     0.823    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg_n_0_[1]
    SLICE_X19Y35         LUT5 (Prop_lut5_I4_O)        0.045     0.868 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS[1]_i_1/O
                         net (fo=1, routed)           0.000     0.868    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS[1]_i_1_n_0
    SLICE_X19Y35         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.826     0.828    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X19Y35         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[1]/C
                         clock pessimism             -0.267     0.561    
    SLICE_X19Y35         FDRE (Hold_fdre_C_D)         0.092     0.653    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_sh_cp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.186ns (30.265%)  route 0.429ns (69.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.559     0.561    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X19Y36         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[0]/Q
                         net (fo=14, routed)          0.429     1.130    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS[0]
    SLICE_X28Y33         LUT5 (Prop_lut5_I1_O)        0.045     1.175 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_sh_cp_i_1/O
                         net (fo=1, routed)           0.000     1.175    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_sh_cp_i_1_n_0
    SLICE_X28Y33         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_sh_cp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.824     0.826    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X28Y33         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_sh_cp_reg/C
                         clock pessimism             -0.005     0.821    
    SLICE_X28Y33         FDRE (Hold_fdre_C_D)         0.121     0.942    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_sh_cp_reg
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.189ns (53.307%)  route 0.166ns (46.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.559     0.561    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X19Y36         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[2]/Q
                         net (fo=50, routed)          0.166     0.867    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS[2]
    SLICE_X18Y36         LUT3 (Prop_lut3_I0_O)        0.048     0.915 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     0.915    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[19]
    SLICE_X18Y36         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.826     0.828    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X18Y36         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[19]/C
                         clock pessimism             -0.254     0.574    
    SLICE_X18Y36         FDRE (Hold_fdre_C_D)         0.107     0.681    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_ds_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.186ns (30.167%)  route 0.431ns (69.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.559     0.561    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X19Y36         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[0]/Q
                         net (fo=14, routed)          0.431     1.132    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS[0]
    SLICE_X28Y33         LUT6 (Prop_lut6_I0_O)        0.045     1.177 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_ds_i_1/O
                         net (fo=1, routed)           0.000     1.177    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_ds_i_1_n_0
    SLICE_X28Y33         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_ds_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.824     0.826    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X28Y33         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_ds_reg/C
                         clock pessimism             -0.005     0.821    
    SLICE_X28Y33         FDRE (Hold_fdre_C_D)         0.120     0.941    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_ds_reg
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.908%)  route 0.166ns (47.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.559     0.561    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X19Y36         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[2]/Q
                         net (fo=50, routed)          0.166     0.867    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS[2]
    SLICE_X18Y36         LUT3 (Prop_lut3_I0_O)        0.045     0.912 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     0.912    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[18]
    SLICE_X18Y36         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.826     0.828    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X18Y36         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[18]/C
                         clock pessimism             -0.254     0.574    
    SLICE_X18Y36         FDRE (Hold_fdre_C_D)         0.091     0.665    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.189ns (50.266%)  route 0.187ns (49.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.560     0.562    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X18Y37         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]/Q
                         net (fo=47, routed)          0.187     0.890    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS[1]
    SLICE_X19Y38         LUT5 (Prop_lut5_I2_O)        0.048     0.938 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_1/O
                         net (fo=1, routed)           0.000     0.938    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_1_n_0
    SLICE_X19Y38         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.829     0.831    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X19Y38         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg/C
                         clock pessimism             -0.252     0.579    
    SLICE_X19Y38         FDRE (Hold_fdre_C_D)         0.105     0.684    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.559     0.561    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X19Y35         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[0]/Q
                         net (fo=3, routed)           0.167     0.869    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg_n_0_[0]
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.914 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS[0]_i_1/O
                         net (fo=1, routed)           0.000     0.914    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS[0]_i_1_n_0
    SLICE_X19Y35         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.826     0.828    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X19Y35         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[0]/C
                         clock pessimism             -0.267     0.561    
    SLICE_X19Y35         FDRE (Hold_fdre_C_D)         0.091     0.652    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/LS_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_st_cp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_st_cp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.557     0.559    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X28Y32         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_st_cp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_st_cp_reg/Q
                         net (fo=2, routed)           0.175     0.898    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/st_cp
    SLICE_X28Y32         LUT5 (Prop_lut5_I4_O)        0.045     0.943 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_st_cp_i_1/O
                         net (fo=1, routed)           0.000     0.943    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_st_cp_i_1_n_0
    SLICE_X28Y32         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_st_cp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.823     0.825    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X28Y32         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_st_cp_reg/C
                         clock pessimism             -0.266     0.559    
    SLICE_X28Y32         FDRE (Hold_fdre_C_D)         0.120     0.679    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_st_cp_reg
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.556     0.558    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y35         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]/Q
                         net (fo=3, routed)           0.148     0.870    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]
    SLICE_X20Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.915 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[12]_i_2/O
                         net (fo=1, routed)           0.000     0.915    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[12]_i_2_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.979 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.979    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_4
    SLICE_X20Y35         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.825     0.827    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y35         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]/C
                         clock pessimism             -0.269     0.558    
    SLICE_X20Y35         FDRE (Hold_fdre_C_D)         0.134     0.692    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.556     0.558    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y36         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]/Q
                         net (fo=3, routed)           0.148     0.870    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]
    SLICE_X20Y36         LUT2 (Prop_lut2_I0_O)        0.045     0.915 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[16]_i_2/O
                         net (fo=1, routed)           0.000     0.915    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[16]_i_2_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.979 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.979    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_4
    SLICE_X20Y36         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.825     0.827    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y36         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]/C
                         clock pessimism             -0.269     0.558    
    SLICE_X20Y36         FDRE (Hold_fdre_C_D)         0.134     0.692    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X20Y32     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X20Y34     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X20Y34     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X20Y35     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X20Y35     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X20Y35     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X20Y35     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X20Y36     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y35     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y35     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y35     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y35     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y36     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y36     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y36     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y36     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y33     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y33     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y32     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y34     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y34     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y35     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y35     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y35     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y35     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y36     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y36     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y36     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       13.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.042ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        4.283ns  (logic 0.980ns (22.880%)  route 3.303ns (77.120%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -2.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 101.500 - 100.000 ) 
    Source Clock Delay      (SCD):    3.723ns = ( 83.723 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938    81.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    82.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.684    83.723    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y45          FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.456    84.179 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q
                         net (fo=2, routed)           0.893    85.073    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/Q[14]
    SLICE_X9Y45          LUT6 (Prop_lut6_I0_O)        0.124    85.197 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_5/O
                         net (fo=1, routed)           0.972    86.169    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_5_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I1_O)        0.124    86.293 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_3/O
                         net (fo=1, routed)           0.624    86.917    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_3_n_0
    SLICE_X17Y39         LUT6 (Prop_lut6_I0_O)        0.124    87.041 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_2/O
                         net (fo=1, routed)           0.813    87.854    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data
    SLICE_X19Y38         LUT5 (Prop_lut5_I0_O)        0.152    88.006 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_1/O
                         net (fo=1, routed)           0.000    88.006    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_1_n_0
    SLICE_X19Y38         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.497   101.500    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X19Y38         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg/C
                         clock pessimism              0.000   101.500    
                         clock uncertainty           -0.499   101.001    
    SLICE_X19Y38         FDRE (Setup_fdre_C_D)        0.047   101.048    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg
  -------------------------------------------------------------------
                         required time                        101.048    
                         arrival time                         -88.006    
  -------------------------------------------------------------------
                         slack                                 13.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.039ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.230ns (21.373%)  route 0.846ns (78.627%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.568     1.398    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y45          FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     1.539 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[15]/Q
                         net (fo=3, routed)           0.581     2.120    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/Q[15]
    SLICE_X17Y39         LUT6 (Prop_lut6_I4_O)        0.045     2.165 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_2/O
                         net (fo=1, routed)           0.265     2.430    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data
    SLICE_X19Y38         LUT5 (Prop_lut5_I0_O)        0.044     2.474 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_1/O
                         net (fo=1, routed)           0.000     2.474    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_1_n_0
    SLICE_X19Y38         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2019, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.829     0.831    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X19Y38         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.499     1.330    
    SLICE_X19Y38         FDRE (Hold_fdre_C_D)         0.105     1.435    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  1.039    





