// Seed: 713119592
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  assign id_1 = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  reg id_5;
  module_0(
      id_4, id_4, id_4
  );
  assign id_3[1] = 1;
  always @(posedge 1'h0 or 1) id_5 <= 1;
  assign id_1 = "";
endmodule
