EESchema Schematic File Version 4
LIBS:vga_lite-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 5
Title "VGA Lite"
Date "2020-07-30"
Rev "1"
Comp ""
Comment1 "Drawn by: Your mother"
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 4750 2800 2850 2650
U 5F49E368
F0 "FPGA" 50
F1 "vga_lite-FPGA.sch" 50
F2 "CLK_49.5" I L 4750 2900 50 
F3 "CPU_A[0..15]" I L 4750 3150 50 
F4 "CPU_D[0..7]" I L 4750 3250 50 
F5 "JP_BUS-SPI" I L 4750 3450 50 
F6 "SPI_MOSI" I L 4750 3650 50 
F7 "SPI_MISO" O L 4750 3750 50 
F8 "SPI_SCLK" I L 4750 3850 50 
F9 "SPI_~SS" I L 4750 3950 50 
F10 "RAM_D[0..15]" B L 4750 4150 50 
F11 "RAM_A[0..10]" O L 4750 4250 50 
F12 "RAM_LDQM" O L 4750 4400 50 
F13 "RAM_UDQM" O L 4750 4500 50 
F14 "RAM_CLK" O L 4750 4650 50 
F15 "RAM_CKE" O L 4750 4750 50 
F16 "RAM_~CS" O L 4750 4900 50 
F17 "RAM_~RAS" O L 4750 5000 50 
F18 "RAM_~CAS" O L 4750 5100 50 
F19 "RAM_~WE" O L 4750 5200 50 
F20 "RAM_BA" O L 4750 5350 50 
F21 "HSYNC" O R 7600 3250 50 
F22 "VSYNC" O R 7600 3350 50 
F23 "R0" O R 7600 3600 50 
F24 "R1" O R 7600 3700 50 
F25 "R2" O R 7600 3800 50 
F26 "R3" O R 7600 3900 50 
F27 "G0" O R 7600 4100 50 
F28 "G1" O R 7600 4200 50 
F29 "G2" O R 7600 4300 50 
F30 "G3" O R 7600 4400 50 
F31 "B0" O R 7600 4600 50 
F32 "B1" O R 7600 4700 50 
F33 "B2" O R 7600 4800 50 
F34 "B3" O R 7600 4900 50 
F35 "CPU_CLK" I L 4750 3050 50 
$EndSheet
$Sheet
S 800  1000 2350 1950
U 5F4A1D4C
F0 "Power and board I/O" 50
F1 "vga_lite-power.sch" 50
F2 "CLK_49.5" O R 3150 1100 50 
F3 "CPU_A[0..15]" O R 3150 1300 50 
F4 "CPU_D[0..7]" O R 3150 1400 50 
F5 "JP_BUS-SPI" O R 3150 1600 50 
F6 "SPI_MOSI" O R 3150 1800 50 
F7 "SPI_MISO" I R 3150 1900 50 
F8 "SPI_SCLK" O R 3150 2000 50 
F9 "SPI_~SS" O R 3150 2100 50 
F10 "CPU_CLK" O R 3150 1200 50 
$EndSheet
$Sheet
S 800  5050 2350 1900
U 5F4A24BB
F0 "SDRAM" 50
F1 "vga_lite-SDRAM.sch" 50
F2 "RAM_D[0..15]" B R 3150 5200 50 
F3 "RAM_A[0..10]" I R 3150 5300 50 
F4 "RAM_LDQM" I R 3150 5500 50 
F5 "RAM_UDQM" I R 3150 5600 50 
F6 "RAM_CLK" I R 3150 5750 50 
F7 "RAM_CKE" I R 3150 5850 50 
F8 "RAM_~CS" I R 3150 6000 50 
F9 "RAM_~RAS" I R 3150 6100 50 
F10 "RAM_~CAS" I R 3150 6200 50 
F11 "RAM_~WE" I R 3150 6300 50 
F12 "RAM_BA" I R 3150 6450 50 
$EndSheet
$Sheet
S 8150 3100 2350 2100
U 5F4A5FF1
F0 "VGA" 50
F1 "vga_lite-VGA.sch" 50
F2 "HSYNC" I L 8150 3250 50 
F3 "VSYNC" I L 8150 3350 50 
F4 "R0" I L 8150 3600 50 
F5 "R1" I L 8150 3700 50 
F6 "R2" I L 8150 3800 50 
F7 "R3" I L 8150 3900 50 
F8 "G0" I L 8150 4100 50 
F9 "G1" I L 8150 4200 50 
F10 "G2" I L 8150 4300 50 
F11 "G3" I L 8150 4400 50 
F12 "B0" I L 8150 4600 50 
F13 "B1" I L 8150 4700 50 
F14 "B2" I L 8150 4800 50 
F15 "B3" I L 8150 4900 50 
$EndSheet
Wire Bus Line
	4050 1300 4050 3150
Wire Bus Line
	3950 3250 3950 1400
Wire Wire Line
	3800 3450 3800 1600
Wire Wire Line
	3600 1800 3600 3650
Wire Wire Line
	3500 3750 3500 1900
Wire Wire Line
	3500 1900 3150 1900
Wire Wire Line
	3400 3850 3400 2000
Wire Wire Line
	3400 2000 3150 2000
Wire Wire Line
	3300 3950 3300 2100
Wire Wire Line
	3300 2100 3150 2100
Wire Wire Line
	3150 1800 3600 1800
Wire Wire Line
	3150 1600 3800 1600
Wire Wire Line
	3150 1100 4250 1100
Wire Bus Line
	3150 1300 4050 1300
Wire Bus Line
	3150 1400 3950 1400
Wire Notes Line
	4750 4050 5350 4050
Wire Bus Line
	3150 5200 3300 5200
Wire Bus Line
	3300 5200 3300 4150
Wire Bus Line
	3150 5300 3400 5300
Wire Bus Line
	3400 5300 3400 4250
Wire Wire Line
	3150 5500 3600 5500
Wire Wire Line
	3600 5500 3600 4400
Wire Wire Line
	3150 5600 3700 5600
Wire Wire Line
	3700 5600 3700 4500
Wire Wire Line
	3150 5750 3850 5750
Wire Wire Line
	3850 5750 3850 4650
Wire Wire Line
	3150 5850 3950 5850
Wire Wire Line
	3950 5850 3950 4750
Wire Wire Line
	3150 6000 4100 6000
Wire Wire Line
	4100 6000 4100 4900
Wire Wire Line
	3150 6100 4200 6100
Wire Wire Line
	4200 6100 4200 5000
Wire Wire Line
	3150 6200 4300 6200
Wire Wire Line
	4300 6200 4300 5100
Wire Wire Line
	4300 5100 4750 5100
Wire Wire Line
	3150 6300 4400 6300
Wire Wire Line
	4400 6300 4400 5200
Wire Wire Line
	4400 5200 4750 5200
Wire Wire Line
	3150 6450 4550 6450
Wire Wire Line
	4550 6450 4550 5350
Wire Wire Line
	4550 5350 4750 5350
Wire Wire Line
	4200 5000 4750 5000
Wire Wire Line
	3600 4400 4750 4400
Wire Wire Line
	3700 4500 4750 4500
Wire Wire Line
	3850 4650 4750 4650
Wire Wire Line
	3950 4750 4750 4750
Wire Wire Line
	4100 4900 4750 4900
Wire Bus Line
	3300 4150 4750 4150
Wire Bus Line
	3400 4250 4750 4250
Wire Bus Line
	3950 3250 4750 3250
Wire Bus Line
	4050 3150 4750 3150
Wire Wire Line
	3800 3450 4750 3450
Wire Wire Line
	3600 3650 4750 3650
Wire Wire Line
	3500 3750 4750 3750
Wire Wire Line
	3400 3850 4750 3850
Wire Wire Line
	3300 3950 4750 3950
Wire Notes Line
	5350 2800 5350 5450
Text Notes 5500 4200 3    100  ~ 0
SDRAM Signals
Text Notes 5500 3200 3    100  ~ 0
PCB I/O
Wire Wire Line
	7600 3250 8150 3250
Wire Wire Line
	7600 3350 8150 3350
Wire Wire Line
	7600 3600 8150 3600
Wire Wire Line
	7600 3700 8150 3700
Wire Wire Line
	7600 3800 8150 3800
Wire Wire Line
	7600 3900 8150 3900
Wire Wire Line
	7600 4100 8150 4100
Wire Wire Line
	7600 4200 8150 4200
Wire Wire Line
	7600 4300 8150 4300
Wire Wire Line
	7600 4400 8150 4400
Wire Wire Line
	7600 4600 8150 4600
Wire Wire Line
	7600 4700 8150 4700
Wire Wire Line
	7600 4800 8150 4800
Wire Wire Line
	7600 4900 8150 4900
Wire Notes Line
	7600 3150 7200 3150
Wire Notes Line
	7200 3150 7200 5000
Wire Notes Line
	7200 5000 7600 5000
Text Notes 7200 3650 3    100  ~ 0
VGA Output
Wire Wire Line
	4250 1100 4250 2900
Wire Wire Line
	4250 2900 4750 2900
Wire Wire Line
	4750 3050 4150 3050
Wire Wire Line
	4150 3050 4150 1200
Wire Wire Line
	4150 1200 3150 1200
$EndSCHEMATC
