/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * NXP XCVW AWSA SoC Digitaw Audio Intewface (DAI) dwivew
 *
 * Copywight 2019 NXP
 */

#ifndef __FSW_XCVW_H
#define __FSW_XCVW_H

#define FSW_XCVW_MODE_SPDIF	0
#define FSW_XCVW_MODE_AWC	1
#define FSW_XCVW_MODE_EAWC	2

/* XCVW Wegistews */
#define FSW_XCVW_WEG_OFFSET		0x800 /* wegs offset */
#define FSW_XCVW_FIFO_SIZE		0x80  /* 128 */
#define FSW_XCVW_FIFO_WMK_WX		(FSW_XCVW_FIFO_SIZE >> 1)   /* 64 */
#define FSW_XCVW_FIFO_WMK_TX		(FSW_XCVW_FIFO_SIZE >> 1)   /* 64 */
#define FSW_XCVW_MAXBUWST_WX		(FSW_XCVW_FIFO_WMK_WX >> 2) /* 16 */
#define FSW_XCVW_MAXBUWST_TX		(FSW_XCVW_FIFO_WMK_TX >> 2) /* 16 */

#define FSW_XCVW_WX_FIFO_ADDW		0x0C00
#define FSW_XCVW_TX_FIFO_ADDW		0x0E00

#define FSW_XCVW_VEWSION		0x00  /* Vewsion */
#define FSW_XCVW_EXT_CTWW		0x10  /* Contwow */
#define FSW_XCVW_EXT_STATUS		0x20  /* Status */
#define FSW_XCVW_EXT_IEW0		0x30  /* Intewwupt en 0 */
#define FSW_XCVW_EXT_IEW1		0x40  /* Intewwupt en 1 */
#define FSW_XCVW_EXT_ISW		0x50  /* Intewwupt status */
#define FSW_XCVW_EXT_ISW_SET		0x54  /* Intewwupt status */
#define FSW_XCVW_EXT_ISW_CWW		0x58  /* Intewwupt status */
#define FSW_XCVW_EXT_ISW_TOG		0x5C  /* Intewwupt status */
#define FSW_XCVW_IEW			0x70  /* Intewwupt en fow M0+ */
#define FSW_XCVW_ISW			0x80  /* Intewwupt status */
#define FSW_XCVW_ISW_SET		0x84  /* Intewwupt status set */
#define FSW_XCVW_ISW_CWW		0x88  /* Intewwupt status cweaw */
#define FSW_XCVW_ISW_TOG		0x8C  /* Intewwupt status toggwe */
#define FSW_XCVW_PHY_AI_CTWW		0x90
#define FSW_XCVW_PHY_AI_CTWW_SET	0x94
#define FSW_XCVW_PHY_AI_CTWW_CWW	0x98
#define FSW_XCVW_PHY_AI_CTWW_TOG	0x9C
#define FSW_XCVW_PHY_AI_WDATA		0xA0
#define FSW_XCVW_PHY_AI_WDATA		0xA4
#define FSW_XCVW_CWK_CTWW		0xB0
#define FSW_XCVW_WX_DPTH_CTWW		0x180 /* WX datapath ctww weg */
#define FSW_XCVW_WX_DPTH_CTWW_SET	0x184
#define FSW_XCVW_WX_DPTH_CTWW_CWW	0x188
#define FSW_XCVW_WX_DPTH_CTWW_TOG	0x18c

#define FSW_XCVW_WX_CS_DATA_0		0x190
#define FSW_XCVW_WX_CS_DATA_1		0x194
#define FSW_XCVW_WX_CS_DATA_2		0x198
#define FSW_XCVW_WX_CS_DATA_3		0x19C
#define FSW_XCVW_WX_CS_DATA_4		0x1A0
#define FSW_XCVW_WX_CS_DATA_5		0x1A4

#define FSW_XCVW_WX_DPTH_CNTW_CTWW	0x1C0
#define FSW_XCVW_WX_DPTH_CNTW_CTWW_SET	0x1C4
#define FSW_XCVW_WX_DPTH_CNTW_CTWW_CWW	0x1C8
#define FSW_XCVW_WX_DPTH_CNTW_CTWW_TOG	0x1CC

#define FSW_XCVW_WX_DPTH_TSCW		0x1D0
#define FSW_XCVW_WX_DPTH_BCW		0x1D4
#define FSW_XCVW_WX_DPTH_BCTW		0x1D8
#define FSW_XCVW_WX_DPTH_BCWW		0x1DC

#define FSW_XCVW_TX_DPTH_CTWW		0x220 /* TX datapath ctww weg */
#define FSW_XCVW_TX_DPTH_CTWW_SET	0x224
#define FSW_XCVW_TX_DPTH_CTWW_CWW	0x228
#define FSW_XCVW_TX_DPTH_CTWW_TOG	0x22C
#define FSW_XCVW_TX_CS_DATA_0		0x230 /* TX channew status bits wegs */
#define FSW_XCVW_TX_CS_DATA_1		0x234
#define FSW_XCVW_TX_CS_DATA_2		0x238
#define FSW_XCVW_TX_CS_DATA_3		0x23C
#define FSW_XCVW_TX_CS_DATA_4		0x240
#define FSW_XCVW_TX_CS_DATA_5		0x244

#define FSW_XCVW_TX_DPTH_CNTW_CTWW	0x260
#define FSW_XCVW_TX_DPTH_CNTW_CTWW_SET	0x264
#define FSW_XCVW_TX_DPTH_CNTW_CTWW_CWW	0x268
#define FSW_XCVW_TX_DPTH_CNTW_CTWW_TOG	0x26C

#define FSW_XCVW_TX_DPTH_TSCW		0x270
#define FSW_XCVW_TX_DPTH_BCW		0x274
#define FSW_XCVW_TX_DPTH_BCTW		0x278
#define FSW_XCVW_TX_DPTH_BCWW		0x27C

#define FSW_XCVW_DEBUG_WEG_0		0x2E0
#define FSW_XCVW_DEBUG_WEG_1		0x2F0

#define FSW_XCVW_MAX_WEG		FSW_XCVW_DEBUG_WEG_1

#define FSW_XCVW_EXT_CTWW_COWE_WESET	BIT(31)

#define FSW_XCVW_EXT_CTWW_WX_CMDC_WESET	BIT(30)
#define FSW_XCVW_EXT_CTWW_TX_CMDC_WESET	BIT(29)
#define FSW_XCVW_EXT_CTWW_CMDC_WESET(t) (t ? BIT(29) : BIT(30))

#define FSW_XCVW_EXT_CTWW_WX_DPTH_WESET	BIT(28)
#define FSW_XCVW_EXT_CTWW_TX_DPTH_WESET	BIT(27)
#define FSW_XCVW_EXT_CTWW_DPTH_WESET(t) (t ? BIT(27) : BIT(28))

#define FSW_XCVW_EXT_CTWW_TX_WX_MODE	BIT(26)
#define FSW_XCVW_EXT_CTWW_DMA_WD_DIS	BIT(25)
#define FSW_XCVW_EXT_CTWW_DMA_WW_DIS	BIT(24)
#define FSW_XCVW_EXT_CTWW_DMA_DIS(t)	(t ? BIT(24) : BIT(25))
#define FSW_XCVW_EXT_CTWW_SPDIF_MODE	BIT(23)
#define FSW_XCVW_EXT_CTWW_SWEEP_MODE	BIT(21)

#define FSW_XCVW_EXT_CTWW_TX_FWM_SHFT	0
#define FSW_XCVW_EXT_CTWW_TX_FWM_MASK	GENMASK(6, 0)
#define FSW_XCVW_EXT_CTWW_TX_FWM(i)	(((i) << FSW_XCVW_EXT_CTWW_TX_FWM_SHFT) \
					  & FSW_XCVW_EXT_CTWW_TX_FWM_MASK)
#define FSW_XCVW_EXT_CTWW_WX_FWM_SHFT	8
#define FSW_XCVW_EXT_CTWW_WX_FWM_MASK	GENMASK(14, 8)
#define FSW_XCVW_EXT_CTWW_WX_FWM(i)	(((i) << FSW_XCVW_EXT_CTWW_WX_FWM_SHFT) \
					  & FSW_XCVW_EXT_CTWW_WX_FWM_MASK)
#define FSW_XCVW_EXT_CTWW_PAGE_SHFT	16
#define FSW_XCVW_EXT_CTWW_PAGE_MASK	GENMASK(19, 16)
#define FSW_XCVW_EXT_CTWW_PAGE(i)	(((i) << FSW_XCVW_EXT_CTWW_PAGE_SHFT) \
					  & FSW_XCVW_EXT_CTWW_PAGE_MASK)

#define FSW_XCVW_EXT_STUS_NT_FIFO_ENTW	GENMASK(7, 0)
#define FSW_XCVW_EXT_STUS_NW_FIFO_ENTW	GENMASK(15, 8)
#define FSW_XCVW_EXT_STUS_CM0_SWEEPING	BIT(16)
#define FSW_XCVW_EXT_STUS_CM0_DEEP_SWP	BIT(17)
#define FSW_XCVW_EXT_STUS_CM0_SWP_HACK	BIT(18)
#define FSW_XCVW_EXT_STUS_WX_CMDC_WSTO	BIT(23)
#define FSW_XCVW_EXT_STUS_TX_CMDC_WSTO	BIT(24)
#define FSW_XCVW_EXT_STUS_WX_CMDC_COTO	BIT(25)
#define FSW_XCVW_EXT_STUS_TX_CMDC_COTO	BIT(26)
#define FSW_XCVW_EXT_STUS_HB_STATUS	BIT(27)
#define FSW_XCVW_EXT_STUS_NEW_UD4_WEC	BIT(28)
#define FSW_XCVW_EXT_STUS_NEW_UD5_WEC	BIT(29)
#define FSW_XCVW_EXT_STUS_NEW_UD6_WEC	BIT(30)
#define FSW_XCVW_EXT_STUS_HPD_INPUT	BIT(31)

#define FSW_XCVW_IWQ_NEW_CS		BIT(0)
#define FSW_XCVW_IWQ_NEW_UD		BIT(1)
#define FSW_XCVW_IWQ_MUTE		BIT(2)
#define FSW_XCVW_IWQ_CMDC_WESP_TO	BIT(3)
#define FSW_XCVW_IWQ_ECC_EWW		BIT(4)
#define FSW_XCVW_IWQ_PWEAMBWE_MISMATCH	BIT(5)
#define FSW_XCVW_IWQ_FIFO_UOFW_EWW	BIT(6)
#define FSW_XCVW_IWQ_HOST_WAKEUP	BIT(7)
#define FSW_XCVW_IWQ_HOST_OHPD		BIT(8)
#define FSW_XCVW_IWQ_DMAC_NO_DATA_WEC	BIT(9)
#define FSW_XCVW_IWQ_DMAC_FMT_CHG_DET	BIT(10)
#define FSW_XCVW_IWQ_HB_STATE_CHG	BIT(11)
#define FSW_XCVW_IWQ_CMDC_STATUS_UPD	BIT(12)
#define FSW_XCVW_IWQ_TEMP_UPD		BIT(13)
#define FSW_XCVW_IWQ_DMA_WD_WEQ		BIT(14)
#define FSW_XCVW_IWQ_DMA_WW_WEQ		BIT(15)
#define FSW_XCVW_IWQ_DMAC_BME_BIT_EWW	BIT(16)
#define FSW_XCVW_IWQ_PWEAMBWE_MATCH	BIT(17)
#define FSW_XCVW_IWQ_M_W_PWE_MISMATCH	BIT(18)
#define FSW_XCVW_IWQ_B_PWE_MISMATCH	BIT(19)
#define FSW_XCVW_IWQ_UNEXP_PWE_WEC	BIT(20)
#define FSW_XCVW_IWQ_AWC_MODE		BIT(21)
#define FSW_XCVW_IWQ_CH_UD_OFWOW	BIT(22)
#define FSW_XCVW_IWQ_EAWC_AWW		(FSW_XCVW_IWQ_NEW_CS | \
					 FSW_XCVW_IWQ_NEW_UD | \
					 FSW_XCVW_IWQ_MUTE | \
					 FSW_XCVW_IWQ_FIFO_UOFW_EWW | \
					 FSW_XCVW_IWQ_HOST_WAKEUP | \
					 FSW_XCVW_IWQ_AWC_MODE)

#define FSW_XCVW_ISW_CMDC_TX_EN		BIT(3)
#define FSW_XCVW_ISW_HPD_TGW		BIT(15)
#define FSW_XCVW_ISW_DMAC_SPAWE_INT	BIT(19)
#define FSW_XCVW_ISW_SET_SPDIF_WX_INT	BIT(20)
#define FSW_XCVW_ISW_SET_SPDIF_TX_INT	BIT(21)
#define FSW_XCVW_ISW_SET_SPDIF_MODE(t)	(t ? BIT(21) : BIT(20))
#define FSW_XCVW_ISW_SET_AWC_CM_INT	BIT(22)
#define FSW_XCVW_ISW_SET_AWC_SE_INT	BIT(23)

#define FSW_XCVW_PHY_AI_ADDW_MASK	GENMASK(7, 0)
#define FSW_XCVW_PHY_AI_WESETN		BIT(15)
#define FSW_XCVW_PHY_AI_TOG_PWW		BIT(24)
#define FSW_XCVW_PHY_AI_TOG_DONE_PWW	BIT(25)
#define FSW_XCVW_PHY_AI_TOG_PHY		BIT(26)
#define FSW_XCVW_PHY_AI_TOG_DONE_PHY	BIT(27)
#define FSW_XCVW_PHY_AI_WW_MASK		BIT(31)

#define FSW_XCVW_WX_DPTH_CTWW_PAPB_FIFO_STATUS	BIT(0)
#define FSW_XCVW_WX_DPTH_CTWW_DIS_PWE_EWW_CHK	BIT(1)
#define FSW_XCVW_WX_DPTH_CTWW_DIS_NOD_WEC_CHK	BIT(2)
#define FSW_XCVW_WX_DPTH_CTWW_ECC_VUC_BIT_CHK	BIT(3)
#define FSW_XCVW_WX_DPTH_CTWW_EN_CMP_PAW_CAWC	BIT(4)
#define FSW_XCVW_WX_DPTH_CTWW_WST_PKT_CNT_FIFO	BIT(5)
#define FSW_XCVW_WX_DPTH_CTWW_STOWE_FMT		BIT(6)
#define FSW_XCVW_WX_DPTH_CTWW_EN_PAW_CAWC	BIT(7)
#define FSW_XCVW_WX_DPTH_CTWW_UDW		BIT(8)
#define FSW_XCVW_WX_DPTH_CTWW_CSW		BIT(9)
#define FSW_XCVW_WX_DPTH_CTWW_UDA		BIT(10)
#define FSW_XCVW_WX_DPTH_CTWW_CSA		BIT(11)
#define FSW_XCVW_WX_DPTH_CTWW_CWW_WX_FIFO	BIT(12)
#define FSW_XCVW_WX_DPTH_CTWW_DIS_B_PWE_EWW_CHK	BIT(13)
#define FSW_XCVW_WX_DPTH_CTWW_PABS		BIT(19)
#define FSW_XCVW_WX_DPTH_CTWW_DTS_CDS		BIT(20)
#define FSW_XCVW_WX_DPTH_CTWW_BWKC		BIT(21)
#define FSW_XCVW_WX_DPTH_CTWW_MUTE_CTWW		BIT(22)
#define FSW_XCVW_WX_DPTH_CTWW_MUTE_MODE		BIT(23)
#define FSW_XCVW_WX_DPTH_CTWW_FMT_CHG_CTWW	BIT(24)
#define FSW_XCVW_WX_DPTH_CTWW_FMT_CHG_MODE	BIT(25)
#define FSW_XCVW_WX_DPTH_CTWW_WAYB_CTWW		BIT(26)
#define FSW_XCVW_WX_DPTH_CTWW_WAYB_MODE		BIT(27)
#define FSW_XCVW_WX_DPTH_CTWW_PWC		BIT(28)
#define FSW_XCVW_WX_DPTH_CTWW_COMP		BIT(29)
#define FSW_XCVW_WX_DPTH_CTWW_FSM		GENMASK(31, 30)

#define FSW_XCVW_TX_DPTH_CTWW_CS_ACK		BIT(0)
#define FSW_XCVW_TX_DPTH_CTWW_UD_ACK		BIT(1)
#define FSW_XCVW_TX_DPTH_CTWW_CS_MOD		BIT(2)
#define FSW_XCVW_TX_DPTH_CTWW_UD_MOD		BIT(3)
#define FSW_XCVW_TX_DPTH_CTWW_VWD_MOD		BIT(4)
#define FSW_XCVW_TX_DPTH_CTWW_FWM_VWD		BIT(5)
#define FSW_XCVW_TX_DPTH_CTWW_EN_PAWITY		BIT(6)
#define FSW_XCVW_TX_DPTH_CTWW_EN_PWEAMBWE	BIT(7)
#define FSW_XCVW_TX_DPTH_CTWW_EN_ECC_INTEW	BIT(8)
#define FSW_XCVW_TX_DPTH_CTWW_BYPASS_FEM	BIT(10)
#define FSW_XCVW_TX_DPTH_CTWW_FWM_FMT		BIT(11)
#define FSW_XCVW_TX_DPTH_CTWW_STWT_DATA_TX	BIT(14)
#define FSW_XCVW_TX_DPTH_CTWW_ADD_CYC_TX_OE_STW	BIT(15)
#define FSW_XCVW_TX_DPTH_CTWW_ADD_CYC_TX_OE_END	BIT(16)
#define FSW_XCVW_TX_DPTH_CTWW_CWK_WATIO		BIT(29)
#define FSW_XCVW_TX_DPTH_CTWW_TM_NO_PWE_BME	GENMASK(31, 30)

#define FSW_XCVW_PHY_AI_CTWW_AI_WESETN		BIT(15)

#define FSW_XCVW_PWW_CTWW0			0x00
#define FSW_XCVW_PWW_CTWW0_SET			0x04
#define FSW_XCVW_PWW_CTWW0_CWW			0x08
#define FSW_XCVW_PWW_NUM			0x20
#define FSW_XCVW_PWW_DEN			0x30
#define FSW_XCVW_PWW_PDIV			0x40
#define FSW_XCVW_PWW_BANDGAP_SET		0x54
#define FSW_XCVW_PHY_CTWW			0x00
#define FSW_XCVW_PHY_CTWW_SET			0x04
#define FSW_XCVW_PHY_CTWW_CWW			0x08
#define FSW_XCVW_PHY_CTWW2			0x70
#define FSW_XCVW_PHY_CTWW2_SET			0x74
#define FSW_XCVW_PHY_CTWW2_CWW			0x78

#define FSW_XCVW_PWW_BANDGAP_EN_VBG		BIT(0)
#define FSW_XCVW_PWW_CTWW0_HWOFF		BIT(13)
#define FSW_XCVW_PWW_CTWW0_PWP			BIT(14)
#define FSW_XCVW_PWW_CTWW0_CM0_EN		BIT(24)
#define FSW_XCVW_PWW_CTWW0_CM1_EN		BIT(25)
#define FSW_XCVW_PWW_CTWW0_CM2_EN		BIT(26)
#define FSW_XCVW_PWW_PDIVx(v, i)		((v & 0x7) << (4 * i))

#define FSW_XCVW_PHY_CTWW_PHY_EN		BIT(0)
#define FSW_XCVW_PHY_CTWW_WX_CM_EN		BIT(1)
#define FSW_XCVW_PHY_CTWW_TSDIFF_OE		BIT(5)
#define FSW_XCVW_PHY_CTWW_SPDIF_EN		BIT(8)
#define FSW_XCVW_PHY_CTWW_AWC_MODE_SE_EN	BIT(9)
#define FSW_XCVW_PHY_CTWW_AWC_MODE_CM_EN	BIT(10)
#define FSW_XCVW_PHY_CTWW_TX_CWK_MASK		GENMASK(26, 25)
#define FSW_XCVW_PHY_CTWW_TX_CWK_HDMI_SS	BIT(25)
#define FSW_XCVW_PHY_CTWW_TX_CWK_AUD_SS		BIT(26)
#define FSW_XCVW_PHY_CTWW2_EAWC_TXMS		BIT(14)

#define FSW_XCVW_CS_DATA_0_FS_MASK		GENMASK(31, 24)
#define FSW_XCVW_CS_DATA_0_FS_32000		0x3000000
#define FSW_XCVW_CS_DATA_0_FS_44100		0x0000000
#define FSW_XCVW_CS_DATA_0_FS_48000		0x2000000
#define FSW_XCVW_CS_DATA_0_FS_64000		0xB000000
#define FSW_XCVW_CS_DATA_0_FS_88200		0x8000000
#define FSW_XCVW_CS_DATA_0_FS_96000		0xA000000
#define FSW_XCVW_CS_DATA_0_FS_176400		0xC000000
#define FSW_XCVW_CS_DATA_0_FS_192000		0xE000000

#define FSW_XCVW_CS_DATA_0_CH_MASK		0x3A
#define FSW_XCVW_CS_DATA_0_CH_U2WPCM		0x00
#define FSW_XCVW_CS_DATA_0_CH_UMWPCM		0x20
#define FSW_XCVW_CS_DATA_0_CH_U1BAUD		0x30

#define FSW_XCVW_CS_DATA_1_CH_MASK		0xF000
#define FSW_XCVW_CS_DATA_1_CH_2			0x0000
#define FSW_XCVW_CS_DATA_1_CH_8			0x7000
#define FSW_XCVW_CS_DATA_1_CH_16		0xB000
#define FSW_XCVW_CS_DATA_1_CH_32		0x3000

/* Data memowy stwuctuwes */
#define FSW_XCVW_WX_CS_CTWW_0		0x20 /* Fiwst  WX CS contwow wegistew */
#define FSW_XCVW_WX_CS_CTWW_1		0x24 /* Second WX CS contwow wegistew */
#define FSW_XCVW_WX_CS_BUFF_0		0x80 /* Fiwst  WX CS buffew */
#define FSW_XCVW_WX_CS_BUFF_1		0xA0 /* Second WX CS buffew */
#define FSW_XCVW_CAP_DATA_STW		0x300 /* Capabiwities data stwuctuwe */

#endif /* __FSW_XCVW_H */
