

================================================================
== Vivado HLS Report for 'fconv'
================================================================
* Date:           Thu Jun 24 05:08:00 2021

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        pynqrealreal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.72|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|     6|    no    |
        | + Loop 1.1          |    ?|    ?|         ?|          -|          -|     6|    no    |
        |  ++ Loop 1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |   +++ Loop 1.1.1.1  |    ?|    ?|         ?|          -|          -|     ?|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_s)
3 --> 
	4  / (tmp_4)
	2  / (!tmp_4)
4 --> 
	9  / (!tmp_5)
	5  / (tmp_5)
5 --> 
	6  / (tmp_9 & !tmp_32)
	7  / (tmp_9 & tmp_32)
	4  / (!tmp_9)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	5  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	3  / true

* FSM state operations: 

 <State 1> : 4.91ns
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%c_idx_1 = alloca i32"
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%c_shift1 = alloca i32"
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%c_mask_2 = alloca i8"
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([15680 x float]* %A, [1 x i8]* @p_str5, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str5, i32 -1, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5)"
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%Std_read = call float @_ssdm_op_Read.ap_auto.float(float %Std)"
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%Mean_read = call float @_ssdm_op_Read.ap_auto.float(float %Mean)"
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%Beta_read = call float @_ssdm_op_Read.ap_auto.float(float %Beta)"
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%Gamma_read = call float @_ssdm_op_Read.ap_auto.float(float %Gamma)"
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%Bias_read = call float @_ssdm_op_Read.ap_auto.float(float %Bias)"
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%c_start_idx_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %c_start_idx)"
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%F_offset_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %F_offset)"
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i9 %c_start_idx_read to i3" [pynqebnnrealcodes/ebnn.h:307]
ST_1 : Operation 57 [1/1] (1.01ns)   --->   "%c_shift = xor i3 %tmp_15, -1" [pynqebnnrealcodes/ebnn.h:307]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_cast1 = zext i3 %c_shift to i8" [pynqebnnrealcodes/ebnn.h:307]
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_cast = zext i3 %c_shift to i32" [pynqebnnrealcodes/ebnn.h:307]
ST_1 : Operation 60 [1/1] (2.12ns)   --->   "%c_mask = shl i8 1, %p_cast1" [pynqebnnrealcodes/ebnn.h:308]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%c_idx = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %c_start_idx_read, i32 3, i32 8)" [pynqebnnrealcodes/ebnn.h:309]
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%c_idx_cast = zext i6 %c_idx to i32" [pynqebnnrealcodes/ebnn.h:309]
ST_1 : Operation 63 [1/1] (1.76ns)   --->   "store i8 %c_mask, i8* %c_mask_2" [pynqebnnrealcodes/ebnn.h:308]
ST_1 : Operation 64 [1/1] (1.76ns)   --->   "store i32 %p_cast, i32* %c_shift1" [pynqebnnrealcodes/ebnn.h:307]
ST_1 : Operation 65 [1/1] (1.76ns)   --->   "store i32 %c_idx_cast, i32* %c_idx_1" [pynqebnnrealcodes/ebnn.h:309]
ST_1 : Operation 66 [1/1] (1.76ns)   --->   "br label %.loopexit" [pynqebnnrealcodes/ebnn.h:314]

 <State 2> : 3.04ns
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%i_in = phi i4 [ 0, %0 ], [ %pl_i, %.loopexit.loopexit ]"
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%i_in_cast = zext i4 %i_in to i32" [pynqebnnrealcodes/ebnn.h:314]
ST_2 : Operation 69 [1/1] (1.73ns)   --->   "%pl_i = add i4 %i_in, 2" [pynqebnnrealcodes/ebnn.h:314]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.30ns)   --->   "%tmp_s = icmp ult i4 %pl_i, -3" [pynqebnnrealcodes/ebnn.h:314]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader, label %10" [pynqebnnrealcodes/ebnn.h:314]
ST_2 : Operation 73 [1/1] (1.73ns)   --->   "%pl_i_pl_w = add i4 %i_in, 3" [pynqebnnrealcodes/ebnn.h:317]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%pl_i_pl_w_cast = zext i4 %pl_i_pl_w to i32" [pynqebnnrealcodes/ebnn.h:317]
ST_2 : Operation 75 [1/1] (1.76ns)   --->   "br label %1" [pynqebnnrealcodes/ebnn.h:315]
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "ret void" [pynqebnnrealcodes/ebnn.h:343]

 <State 3> : 3.04ns
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%j_in = phi i4 [ %pl_j, %9 ], [ 0, %.preheader ]"
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%j_in_cast = zext i4 %j_in to i32" [pynqebnnrealcodes/ebnn.h:315]
ST_3 : Operation 79 [1/1] (1.73ns)   --->   "%pl_j = add i4 %j_in, 2" [pynqebnnrealcodes/ebnn.h:315]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (1.30ns)   --->   "%tmp_4 = icmp ult i4 %pl_j, -3" [pynqebnnrealcodes/ebnn.h:315]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %2, label %.loopexit.loopexit" [pynqebnnrealcodes/ebnn.h:315]
ST_3 : Operation 83 [1/1] (1.73ns)   --->   "%pl_j_pl_h = add i4 %j_in, 3" [pynqebnnrealcodes/ebnn.h:320]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%pl_j_pl_h_cast = zext i4 %pl_j_pl_h to i32" [pynqebnnrealcodes/ebnn.h:320]
ST_3 : Operation 85 [1/1] (1.76ns)   --->   "br label %3" [pynqebnnrealcodes/ebnn.h:318]
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "br label %.loopexit"

 <State 4> : 7.26ns
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%pl_i_assign = phi i32 [ %i_in_cast, %2 ], [ %i_in_1, %8 ]"
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%max_res = phi float [ 0xC7EFFFFFE0000000, %2 ], [ %max_res_1, %8 ]" [pynqebnnrealcodes/ebnn.h:325]
ST_4 : Operation 89 [1/1] (2.47ns)   --->   "%tmp_5 = icmp slt i32 %pl_i_assign, %pl_i_pl_w_cast" [pynqebnnrealcodes/ebnn.h:318]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %4, label %9" [pynqebnnrealcodes/ebnn.h:318]
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %pl_i_assign, i32 31)" [pynqebnnrealcodes/ebnn.h:454->pynqebnnrealcodes/ebnn.h:319]
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%tmp_19 = shl i32 %pl_i_assign, 1" [pynqebnnrealcodes/ebnn.h:454->pynqebnnrealcodes/ebnn.h:319]
ST_4 : Operation 93 [1/1] (1.37ns) (out node of the LUT)   --->   "%i = select i1 %tmp_17, i32 -2147483647, i32 %tmp_19" [pynqebnnrealcodes/ebnn.h:454->pynqebnnrealcodes/ebnn.h:319]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (1.76ns)   --->   "br label %5" [pynqebnnrealcodes/ebnn.h:321]
ST_4 : Operation 95 [5/5] (7.25ns)   --->   "%max_res_3 = fadd float %max_res, %Bias_read" [pynqebnnrealcodes/ebnn.h:329]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 4.00ns
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%pl_i_assign_1 = phi i32 [ %j_in_cast, %4 ], [ %j_in_1, %._crit_edge ]"
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%max_res_1 = phi float [ %max_res, %4 ], [ %max_res_2, %._crit_edge ]" [pynqebnnrealcodes/ebnn.h:325]
ST_5 : Operation 98 [1/1] (2.47ns)   --->   "%tmp_9 = icmp slt i32 %pl_i_assign_1, %pl_j_pl_h_cast" [pynqebnnrealcodes/ebnn.h:321]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %6, label %8" [pynqebnnrealcodes/ebnn.h:321]
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node j)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %pl_i_assign_1, i32 31)" [pynqebnnrealcodes/ebnn.h:454->pynqebnnrealcodes/ebnn.h:322]
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node j)   --->   "%tmp_31 = shl i32 %pl_i_assign_1, 1" [pynqebnnrealcodes/ebnn.h:454->pynqebnnrealcodes/ebnn.h:322]
ST_5 : Operation 102 [1/1] (1.37ns) (out node of the LUT)   --->   "%j = select i1 %tmp_30, i32 -2147483647, i32 %tmp_31" [pynqebnnrealcodes/ebnn.h:454->pynqebnnrealcodes/ebnn.h:322]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.86ns)   --->   "%tmp_10 = or i32 %j, %i" [pynqebnnrealcodes/ebnn.h:323]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_10, i32 31)" [pynqebnnrealcodes/ebnn.h:323]
ST_5 : Operation 105 [1/1] (1.76ns)   --->   "br i1 %tmp_32, label %._crit_edge, label %7" [pynqebnnrealcodes/ebnn.h:323]
ST_5 : Operation 106 [2/2] (2.55ns)   --->   "%res = call fastcc float @fdot_3d([15680 x float]* %A, i5 %F_offset_read, i32 %i, i32 %j)" [pynqebnnrealcodes/ebnn.h:324]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 107 [1/1] (2.55ns)   --->   "%i_in_1 = add nsw i32 %pl_i_assign, 1" [pynqebnnrealcodes/ebnn.h:318]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "br label %3" [pynqebnnrealcodes/ebnn.h:318]

 <State 6> : 6.79ns
ST_6 : Operation 109 [1/2] (0.00ns)   --->   "%res = call fastcc float @fdot_3d([15680 x float]* %A, i5 %F_offset_read, i32 %i, i32 %j)" [pynqebnnrealcodes/ebnn.h:324]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 110 [1/1] (6.78ns)   --->   "%tmp_18 = fcmp ogt float %res, %max_res_1" [pynqebnnrealcodes/ebnn.h:325]   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 6.52ns
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%res_to_int = bitcast float %res to i32" [pynqebnnrealcodes/ebnn.h:324]
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %res_to_int, i32 23, i32 30)" [pynqebnnrealcodes/ebnn.h:324]
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_33 = trunc i32 %res_to_int to i23" [pynqebnnrealcodes/ebnn.h:324]
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%max_res_1_to_int = bitcast float %max_res_1 to i32" [pynqebnnrealcodes/ebnn.h:325]
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_res_1_to_int, i32 23, i32 30)" [pynqebnnrealcodes/ebnn.h:325]
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i32 %max_res_1_to_int to i23" [pynqebnnrealcodes/ebnn.h:325]
ST_7 : Operation 117 [1/1] (1.55ns)   --->   "%notlhs3 = icmp ne i8 %tmp_11, -1" [pynqebnnrealcodes/ebnn.h:324]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (2.44ns)   --->   "%notrhs4 = icmp eq i23 %tmp_33, 0" [pynqebnnrealcodes/ebnn.h:324]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tmp_20)   --->   "%tmp_13 = or i1 %notrhs4, %notlhs3" [pynqebnnrealcodes/ebnn.h:324]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (1.55ns)   --->   "%notlhs5 = icmp ne i8 %tmp_12, -1" [pynqebnnrealcodes/ebnn.h:325]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (2.44ns)   --->   "%notrhs6 = icmp eq i23 %tmp_34, 0" [pynqebnnrealcodes/ebnn.h:325]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node tmp_20)   --->   "%tmp_14 = or i1 %notrhs6, %notlhs5" [pynqebnnrealcodes/ebnn.h:325]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node tmp_20)   --->   "%tmp_16 = and i1 %tmp_13, %tmp_14" [pynqebnnrealcodes/ebnn.h:324]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp_20 = and i1 %tmp_16, %tmp_18" [pynqebnnrealcodes/ebnn.h:325]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (1.37ns) (out node of the LUT)   --->   "%res_2 = select i1 %tmp_20, float %res, float %max_res_1" [pynqebnnrealcodes/ebnn.h:325]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (1.76ns)   --->   "br label %._crit_edge" [pynqebnnrealcodes/ebnn.h:326]
ST_7 : Operation 127 [1/1] (2.55ns)   --->   "%j_in_1 = add nsw i32 %pl_i_assign_1, 1" [pynqebnnrealcodes/ebnn.h:321]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 0.00ns
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%max_res_2 = phi float [ %res_2, %7 ], [ %max_res_1, %6 ]"
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "br label %5" [pynqebnnrealcodes/ebnn.h:321]

 <State 9> : 7.26ns
ST_9 : Operation 130 [4/5] (7.25ns)   --->   "%max_res_3 = fadd float %max_res, %Bias_read" [pynqebnnrealcodes/ebnn.h:329]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 7.26ns
ST_10 : Operation 131 [3/5] (7.25ns)   --->   "%max_res_3 = fadd float %max_res, %Bias_read" [pynqebnnrealcodes/ebnn.h:329]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 7.26ns
ST_11 : Operation 132 [2/5] (7.25ns)   --->   "%max_res_3 = fadd float %max_res, %Bias_read" [pynqebnnrealcodes/ebnn.h:329]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 7.26ns
ST_12 : Operation 133 [1/5] (7.25ns)   --->   "%max_res_3 = fadd float %max_res, %Bias_read" [pynqebnnrealcodes/ebnn.h:329]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 7.26ns
ST_13 : Operation 134 [5/5] (7.25ns)   --->   "%f_assign_1 = fsub float %max_res_3, %Mean_read" [pynqebnnrealcodes/ebnn.h:237->pynqebnnrealcodes/ebnn.h:330]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 7.26ns
ST_14 : Operation 135 [4/5] (7.25ns)   --->   "%f_assign_1 = fsub float %max_res_3, %Mean_read" [pynqebnnrealcodes/ebnn.h:237->pynqebnnrealcodes/ebnn.h:330]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 7.26ns
ST_15 : Operation 136 [3/5] (7.25ns)   --->   "%f_assign_1 = fsub float %max_res_3, %Mean_read" [pynqebnnrealcodes/ebnn.h:237->pynqebnnrealcodes/ebnn.h:330]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 7.26ns
ST_16 : Operation 137 [2/5] (7.25ns)   --->   "%f_assign_1 = fsub float %max_res_3, %Mean_read" [pynqebnnrealcodes/ebnn.h:237->pynqebnnrealcodes/ebnn.h:330]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 7.26ns
ST_17 : Operation 138 [1/5] (7.25ns)   --->   "%f_assign_1 = fsub float %max_res_3, %Mean_read" [pynqebnnrealcodes/ebnn.h:237->pynqebnnrealcodes/ebnn.h:330]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 6.08ns
ST_18 : Operation 139 [16/16] (6.07ns)   --->   "%f_assign_2 = fdiv float %f_assign_1, %Std_read" [pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:330]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 6.08ns
ST_19 : Operation 140 [15/16] (6.07ns)   --->   "%f_assign_2 = fdiv float %f_assign_1, %Std_read" [pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:330]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 6.08ns
ST_20 : Operation 141 [14/16] (6.07ns)   --->   "%f_assign_2 = fdiv float %f_assign_1, %Std_read" [pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:330]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 6.08ns
ST_21 : Operation 142 [13/16] (6.07ns)   --->   "%f_assign_2 = fdiv float %f_assign_1, %Std_read" [pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:330]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 6.08ns
ST_22 : Operation 143 [12/16] (6.07ns)   --->   "%f_assign_2 = fdiv float %f_assign_1, %Std_read" [pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:330]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 23> : 6.08ns
ST_23 : Operation 144 [11/16] (6.07ns)   --->   "%f_assign_2 = fdiv float %f_assign_1, %Std_read" [pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:330]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 6.08ns
ST_24 : Operation 145 [10/16] (6.07ns)   --->   "%f_assign_2 = fdiv float %f_assign_1, %Std_read" [pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:330]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 25> : 6.08ns
ST_25 : Operation 146 [9/16] (6.07ns)   --->   "%f_assign_2 = fdiv float %f_assign_1, %Std_read" [pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:330]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 26> : 6.08ns
ST_26 : Operation 147 [8/16] (6.07ns)   --->   "%f_assign_2 = fdiv float %f_assign_1, %Std_read" [pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:330]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 27> : 6.08ns
ST_27 : Operation 148 [7/16] (6.07ns)   --->   "%f_assign_2 = fdiv float %f_assign_1, %Std_read" [pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:330]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 28> : 6.08ns
ST_28 : Operation 149 [6/16] (6.07ns)   --->   "%f_assign_2 = fdiv float %f_assign_1, %Std_read" [pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:330]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 29> : 6.08ns
ST_29 : Operation 150 [5/16] (6.07ns)   --->   "%f_assign_2 = fdiv float %f_assign_1, %Std_read" [pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:330]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 30> : 6.08ns
ST_30 : Operation 151 [4/16] (6.07ns)   --->   "%f_assign_2 = fdiv float %f_assign_1, %Std_read" [pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:330]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 31> : 6.08ns
ST_31 : Operation 152 [3/16] (6.07ns)   --->   "%f_assign_2 = fdiv float %f_assign_1, %Std_read" [pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:330]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 32> : 6.08ns
ST_32 : Operation 153 [2/16] (6.07ns)   --->   "%f_assign_2 = fdiv float %f_assign_1, %Std_read" [pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:330]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 33> : 6.08ns
ST_33 : Operation 154 [1/16] (6.07ns)   --->   "%f_assign_2 = fdiv float %f_assign_1, %Std_read" [pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:330]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 34> : 5.70ns
ST_34 : Operation 155 [4/4] (5.70ns)   --->   "%f_assign_3 = fmul float %f_assign_2, %Gamma_read" [pynqebnnrealcodes/ebnn.h:239->pynqebnnrealcodes/ebnn.h:330]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 35> : 5.70ns
ST_35 : Operation 156 [3/4] (5.70ns)   --->   "%f_assign_3 = fmul float %f_assign_2, %Gamma_read" [pynqebnnrealcodes/ebnn.h:239->pynqebnnrealcodes/ebnn.h:330]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 36> : 5.70ns
ST_36 : Operation 157 [2/4] (5.70ns)   --->   "%f_assign_3 = fmul float %f_assign_2, %Gamma_read" [pynqebnnrealcodes/ebnn.h:239->pynqebnnrealcodes/ebnn.h:330]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 37> : 5.70ns
ST_37 : Operation 158 [1/4] (5.70ns)   --->   "%f_assign_3 = fmul float %f_assign_2, %Gamma_read" [pynqebnnrealcodes/ebnn.h:239->pynqebnnrealcodes/ebnn.h:330]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 38> : 7.26ns
ST_38 : Operation 159 [5/5] (7.25ns)   --->   "%max_res_4 = fadd float %f_assign_3, %Beta_read" [pynqebnnrealcodes/ebnn.h:240->pynqebnnrealcodes/ebnn.h:330]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 39> : 7.26ns
ST_39 : Operation 160 [4/5] (7.25ns)   --->   "%max_res_4 = fadd float %f_assign_3, %Beta_read" [pynqebnnrealcodes/ebnn.h:240->pynqebnnrealcodes/ebnn.h:330]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 40> : 7.26ns
ST_40 : Operation 161 [3/5] (7.25ns)   --->   "%max_res_4 = fadd float %f_assign_3, %Beta_read" [pynqebnnrealcodes/ebnn.h:240->pynqebnnrealcodes/ebnn.h:330]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 41> : 7.26ns
ST_41 : Operation 162 [2/5] (7.25ns)   --->   "%max_res_4 = fadd float %f_assign_3, %Beta_read" [pynqebnnrealcodes/ebnn.h:240->pynqebnnrealcodes/ebnn.h:330]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 42> : 7.26ns
ST_42 : Operation 163 [1/5] (7.25ns)   --->   "%max_res_4 = fadd float %f_assign_3, %Beta_read" [pynqebnnrealcodes/ebnn.h:240->pynqebnnrealcodes/ebnn.h:330]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 43> : 7.72ns
ST_43 : Operation 164 [1/1] (0.00ns)   --->   "%c_idx_1_load = load i32* %c_idx_1" [pynqebnnrealcodes/ebnn.h:338]
ST_43 : Operation 165 [1/1] (0.00ns)   --->   "%c_mask_2_load = load i8* %c_mask_2"
ST_43 : Operation 166 [1/1] (0.00ns)   --->   "%f_assign_to_int = bitcast float %max_res_4 to i32" [pynqebnnrealcodes/ebnn.h:240->pynqebnnrealcodes/ebnn.h:330]
ST_43 : Operation 167 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %f_assign_to_int, i32 23, i32 30)" [pynqebnnrealcodes/ebnn.h:240->pynqebnnrealcodes/ebnn.h:330]
ST_43 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i32 %f_assign_to_int to i23" [pynqebnnrealcodes/ebnn.h:240->pynqebnnrealcodes/ebnn.h:330]
ST_43 : Operation 169 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp, -1" [pynqebnnrealcodes/ebnn.h:240->pynqebnnrealcodes/ebnn.h:330]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 170 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_25, 0" [pynqebnnrealcodes/ebnn.h:240->pynqebnnrealcodes/ebnn.h:330]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node tmp_8)   --->   "%tmp_6 = or i1 %notrhs, %notlhs" [pynqebnnrealcodes/ebnn.h:240->pynqebnnrealcodes/ebnn.h:330]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 172 [1/1] (6.78ns)   --->   "%tmp_7 = fcmp oge float %max_res_4, 0.000000e+00" [pynqebnnrealcodes/ebnn.h:331]   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 173 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp_8 = and i1 %tmp_6, %tmp_7" [pynqebnnrealcodes/ebnn.h:331]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_1 = sext i32 %c_idx_1_load to i64" [pynqebnnrealcodes/ebnn.h:334]
ST_43 : Operation 175 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [104 x i8]* %C, i64 0, i64 %tmp_1" [pynqebnnrealcodes/ebnn.h:334]
ST_43 : Operation 176 [2/2] (2.30ns)   --->   "%C_load = load i8* %C_addr, align 1" [pynqebnnrealcodes/ebnn.h:334]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 104> <RAM>
ST_43 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_i6 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %c_mask_2_load, i32 1, i32 7)" [pynqebnnrealcodes/ebnn.h:466->pynqebnnrealcodes/ebnn.h:337]
ST_43 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i8 %c_mask_2_load to i1"
ST_43 : Operation 179 [1/1] (0.00ns)   --->   "%c_mask_1 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %tmp_27, i7 %tmp_i6)" [pynqebnnrealcodes/ebnn.h:466->pynqebnnrealcodes/ebnn.h:337]
ST_43 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 0, i1 %tmp_27)" [pynqebnnrealcodes/ebnn.h:338]
ST_43 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i8 %tmp_3 to i32" [pynqebnnrealcodes/ebnn.h:338]
ST_43 : Operation 182 [1/1] (2.55ns)   --->   "%c_idx_2 = add nsw i32 %c_idx_1_load, %tmp_26_cast" [pynqebnnrealcodes/ebnn.h:338]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 183 [1/1] (1.76ns)   --->   "store i8 %c_mask_1, i8* %c_mask_2" [pynqebnnrealcodes/ebnn.h:337]
ST_43 : Operation 184 [1/1] (1.76ns)   --->   "store i32 %c_idx_2, i32* %c_idx_1" [pynqebnnrealcodes/ebnn.h:338]

 <State 44> : 5.69ns
ST_44 : Operation 185 [1/1] (0.00ns)   --->   "%c_shift1_load = load i32* %c_shift1" [pynqebnnrealcodes/ebnn.h:339]
ST_44 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_26 = trunc i32 %c_shift1_load to i8" [pynqebnnrealcodes/ebnn.h:315]
ST_44 : Operation 187 [1/2] (2.30ns)   --->   "%C_load = load i8* %C_addr, align 1" [pynqebnnrealcodes/ebnn.h:334]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 104> <RAM>
ST_44 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_BitSet.i8.i8.i8.i1(i8 %C_load, i8 %tmp_26, i1 %tmp_8)" [pynqebnnrealcodes/ebnn.h:334]
ST_44 : Operation 189 [1/1] (2.30ns)   --->   "store i8 %tmp_2, i8* %C_addr, align 1" [pynqebnnrealcodes/ebnn.h:334]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 104> <RAM>
ST_44 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_28 = trunc i32 %c_shift1_load to i31" [pynqebnnrealcodes/ebnn.h:339]
ST_44 : Operation 191 [1/1] (2.55ns)   --->   "%c_shift_1 = add nsw i32 -1, %c_shift1_load" [pynqebnnrealcodes/ebnn.h:339]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 192 [1/1] (2.52ns)   --->   "%c_shift_2_cast = add i31 -1, %tmp_28" [pynqebnnrealcodes/ebnn.h:339]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %c_shift_1, i32 31)" [pynqebnnrealcodes/ebnn.h:340]
ST_44 : Operation 194 [1/1] (1.37ns)   --->   "%c_shift_2 = select i1 %tmp_29, i31 7, i31 %c_shift_2_cast" [pynqebnnrealcodes/ebnn.h:340]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 195 [1/1] (0.00ns)   --->   "%c_shift_3_cast = zext i31 %c_shift_2 to i32" [pynqebnnrealcodes/ebnn.h:340]
ST_44 : Operation 196 [1/1] (1.76ns)   --->   "store i32 %c_shift_3_cast, i32* %c_shift1" [pynqebnnrealcodes/ebnn.h:340]
ST_44 : Operation 197 [1/1] (0.00ns)   --->   "br label %1" [pynqebnnrealcodes/ebnn.h:315]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.91ns
The critical path consists of the following:
	wire read on port 'c_start_idx' [21]  (0 ns)
	'xor' operation ('c_shift', pynqebnnrealcodes/ebnn.h:307) [24]  (1.01 ns)
	'shl' operation ('c_mask', pynqebnnrealcodes/ebnn.h:308) [27]  (2.13 ns)
	'store' operation (pynqebnnrealcodes/ebnn.h:308) of variable 'c_mask', pynqebnnrealcodes/ebnn.h:308 on local variable 'c_mask' [30]  (1.77 ns)

 <State 2>: 3.04ns
The critical path consists of the following:
	'phi' operation ('pl_i') with incoming values : ('pl_i', pynqebnnrealcodes/ebnn.h:314) [35]  (0 ns)
	'add' operation ('pl_i', pynqebnnrealcodes/ebnn.h:314) [37]  (1.74 ns)
	'icmp' operation ('tmp_s', pynqebnnrealcodes/ebnn.h:314) [38]  (1.3 ns)

 <State 3>: 3.04ns
The critical path consists of the following:
	'phi' operation ('pl_j') with incoming values : ('pl_j', pynqebnnrealcodes/ebnn.h:315) [46]  (0 ns)
	'add' operation ('pl_j', pynqebnnrealcodes/ebnn.h:315) [48]  (1.74 ns)
	'icmp' operation ('tmp_4', pynqebnnrealcodes/ebnn.h:315) [49]  (1.3 ns)

 <State 4>: 7.26ns
The critical path consists of the following:
	'phi' operation ('max_res', pynqebnnrealcodes/ebnn.h:325) with incoming values : ('res', pynqebnnrealcodes/ebnn.h:325) [58]  (0 ns)
	'fadd' operation ('max_res', pynqebnnrealcodes/ebnn.h:329) [108]  (7.26 ns)

 <State 5>: 4ns
The critical path consists of the following:
	'phi' operation ('j_in') with incoming values : ('j_in_cast', pynqebnnrealcodes/ebnn.h:315) ('j_in', pynqebnnrealcodes/ebnn.h:321) [67]  (0 ns)
	'shl' operation ('tmp_31', pynqebnnrealcodes/ebnn.h:454->pynqebnnrealcodes/ebnn.h:322) [73]  (0 ns)
	'select' operation ('j', pynqebnnrealcodes/ebnn.h:454->pynqebnnrealcodes/ebnn.h:322) [74]  (1.37 ns)
	'or' operation ('tmp_10', pynqebnnrealcodes/ebnn.h:323) [75]  (0.86 ns)
	multiplexor before 'phi' operation ('res') with incoming values : ('res', pynqebnnrealcodes/ebnn.h:325) [98]  (1.77 ns)

 <State 6>: 6.79ns
The critical path consists of the following:
	'call' operation ('res', pynqebnnrealcodes/ebnn.h:324) to 'fdot_3d' [79]  (0 ns)
	'fcmp' operation ('tmp_18', pynqebnnrealcodes/ebnn.h:325) [93]  (6.79 ns)

 <State 7>: 6.52ns
The critical path consists of the following:
	'icmp' operation ('notrhs4', pynqebnnrealcodes/ebnn.h:324) [87]  (2.45 ns)
	'or' operation ('tmp_13', pynqebnnrealcodes/ebnn.h:324) [88]  (0 ns)
	'and' operation ('tmp_16', pynqebnnrealcodes/ebnn.h:324) [92]  (0 ns)
	'and' operation ('tmp_20', pynqebnnrealcodes/ebnn.h:325) [94]  (0.931 ns)
	'select' operation ('res', pynqebnnrealcodes/ebnn.h:325) [95]  (1.37 ns)
	multiplexor before 'phi' operation ('res') with incoming values : ('res', pynqebnnrealcodes/ebnn.h:325) [98]  (1.77 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('max_res', pynqebnnrealcodes/ebnn.h:329) [108]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('max_res', pynqebnnrealcodes/ebnn.h:329) [108]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('max_res', pynqebnnrealcodes/ebnn.h:329) [108]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('max_res', pynqebnnrealcodes/ebnn.h:329) [108]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('f', pynqebnnrealcodes/ebnn.h:237->pynqebnnrealcodes/ebnn.h:330) [109]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('f', pynqebnnrealcodes/ebnn.h:237->pynqebnnrealcodes/ebnn.h:330) [109]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('f', pynqebnnrealcodes/ebnn.h:237->pynqebnnrealcodes/ebnn.h:330) [109]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('f', pynqebnnrealcodes/ebnn.h:237->pynqebnnrealcodes/ebnn.h:330) [109]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('f', pynqebnnrealcodes/ebnn.h:237->pynqebnnrealcodes/ebnn.h:330) [109]  (7.26 ns)

 <State 18>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('f', pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:330) [110]  (6.08 ns)

 <State 19>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('f', pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:330) [110]  (6.08 ns)

 <State 20>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('f', pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:330) [110]  (6.08 ns)

 <State 21>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('f', pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:330) [110]  (6.08 ns)

 <State 22>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('f', pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:330) [110]  (6.08 ns)

 <State 23>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('f', pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:330) [110]  (6.08 ns)

 <State 24>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('f', pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:330) [110]  (6.08 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('f', pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:330) [110]  (6.08 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('f', pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:330) [110]  (6.08 ns)

 <State 27>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('f', pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:330) [110]  (6.08 ns)

 <State 28>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('f', pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:330) [110]  (6.08 ns)

 <State 29>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('f', pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:330) [110]  (6.08 ns)

 <State 30>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('f', pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:330) [110]  (6.08 ns)

 <State 31>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('f', pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:330) [110]  (6.08 ns)

 <State 32>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('f', pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:330) [110]  (6.08 ns)

 <State 33>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('f', pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:330) [110]  (6.08 ns)

 <State 34>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('f', pynqebnnrealcodes/ebnn.h:239->pynqebnnrealcodes/ebnn.h:330) [111]  (5.7 ns)

 <State 35>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('f', pynqebnnrealcodes/ebnn.h:239->pynqebnnrealcodes/ebnn.h:330) [111]  (5.7 ns)

 <State 36>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('f', pynqebnnrealcodes/ebnn.h:239->pynqebnnrealcodes/ebnn.h:330) [111]  (5.7 ns)

 <State 37>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('f', pynqebnnrealcodes/ebnn.h:239->pynqebnnrealcodes/ebnn.h:330) [111]  (5.7 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('f', pynqebnnrealcodes/ebnn.h:240->pynqebnnrealcodes/ebnn.h:330) [112]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('f', pynqebnnrealcodes/ebnn.h:240->pynqebnnrealcodes/ebnn.h:330) [112]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('f', pynqebnnrealcodes/ebnn.h:240->pynqebnnrealcodes/ebnn.h:330) [112]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('f', pynqebnnrealcodes/ebnn.h:240->pynqebnnrealcodes/ebnn.h:330) [112]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('f', pynqebnnrealcodes/ebnn.h:240->pynqebnnrealcodes/ebnn.h:330) [112]  (7.26 ns)

 <State 43>: 7.72ns
The critical path consists of the following:
	'fcmp' operation ('tmp_7', pynqebnnrealcodes/ebnn.h:331) [119]  (6.79 ns)
	'and' operation ('tmp_8', pynqebnnrealcodes/ebnn.h:331) [120]  (0.931 ns)

 <State 44>: 5.69ns
The critical path consists of the following:
	'load' operation ('c_shift1_load', pynqebnnrealcodes/ebnn.h:339) on local variable 'c_shift1' [106]  (0 ns)
	'add' operation ('c_shift', pynqebnnrealcodes/ebnn.h:339) [134]  (2.55 ns)
	'select' operation ('c_shift', pynqebnnrealcodes/ebnn.h:340) [137]  (1.37 ns)
	'store' operation (pynqebnnrealcodes/ebnn.h:340) of variable 'c_shift_3_cast', pynqebnnrealcodes/ebnn.h:340 on local variable 'c_shift1' [140]  (1.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
