
dung_i2c.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000ef0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08000ffc  08000ffc  00010ffc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001020  08001020  00020018  2**0
                  CONTENTS
  4 .ARM          00000000  08001020  08001020  00020018  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001020  08001020  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001020  08001020  00011020  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001024  08001024  00011024  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  08001028  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000018  08001040  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000038  08001040  00020038  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .debug_info   000030ae  00000000  00000000  00020041  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000ca2  00000000  00000000  000230ef  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000003a8  00000000  00000000  00023d98  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000330  00000000  00000000  00024140  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015dfc  00000000  00000000  00024470  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00003604  00000000  00000000  0003a26c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007e164  00000000  00000000  0003d870  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000bb9d4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000cb8  00000000  00000000  000bba50  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000018 	.word	0x20000018
 8000128:	00000000 	.word	0x00000000
 800012c:	08000fe4 	.word	0x08000fe4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000001c 	.word	0x2000001c
 8000148:	08000fe4 	.word	0x08000fe4

0800014c <generate_start_bit>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_I2C2_Init(void);
/* USER CODE BEGIN PFP */
void generate_start_bit() {
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
	// Create a start bit
	I2C_2->CR1 |= (1 << 8);
 8000150:	4b0a      	ldr	r3, [pc, #40]	; (800017c <generate_start_bit+0x30>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	881a      	ldrh	r2, [r3, #0]
 8000156:	4b09      	ldr	r3, [pc, #36]	; (800017c <generate_start_bit+0x30>)
 8000158:	681b      	ldr	r3, [r3, #0]
 800015a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800015e:	b292      	uxth	r2, r2
 8000160:	801a      	strh	r2, [r3, #0]
	// Wait for SB set to 1
	while((I2C_2->SR1 & 1) == 0);
 8000162:	bf00      	nop
 8000164:	4b05      	ldr	r3, [pc, #20]	; (800017c <generate_start_bit+0x30>)
 8000166:	681b      	ldr	r3, [r3, #0]
 8000168:	895b      	ldrh	r3, [r3, #10]
 800016a:	f003 0301 	and.w	r3, r3, #1
 800016e:	2b00      	cmp	r3, #0
 8000170:	d0f8      	beq.n	8000164 <generate_start_bit+0x18>
}
 8000172:	bf00      	nop
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	20000004 	.word	0x20000004

08000180 <set_DR_register>:

void set_DR_register(uint8_t value) {
 8000180:	b480      	push	{r7}
 8000182:	b083      	sub	sp, #12
 8000184:	af00      	add	r7, sp, #0
 8000186:	4603      	mov	r3, r0
 8000188:	71fb      	strb	r3, [r7, #7]
	I2C_2->DR = value;
 800018a:	4b05      	ldr	r3, [pc, #20]	; (80001a0 <set_DR_register+0x20>)
 800018c:	681b      	ldr	r3, [r3, #0]
 800018e:	79fa      	ldrb	r2, [r7, #7]
 8000190:	b292      	uxth	r2, r2
 8000192:	811a      	strh	r2, [r3, #8]
}
 8000194:	bf00      	nop
 8000196:	370c      	adds	r7, #12
 8000198:	46bd      	mov	sp, r7
 800019a:	bc80      	pop	{r7}
 800019c:	4770      	bx	lr
 800019e:	bf00      	nop
 80001a0:	20000004 	.word	0x20000004

080001a4 <wait_ADDR>:

void wait_ADDR() {
 80001a4:	b480      	push	{r7}
 80001a6:	af00      	add	r7, sp, #0
	// Wait for ADDR set to 1
	while(((I2C_2->SR1 >> 1) & 1) == 0);
 80001a8:	bf00      	nop
 80001aa:	4b06      	ldr	r3, [pc, #24]	; (80001c4 <wait_ADDR+0x20>)
 80001ac:	681b      	ldr	r3, [r3, #0]
 80001ae:	895b      	ldrh	r3, [r3, #10]
 80001b0:	085b      	lsrs	r3, r3, #1
 80001b2:	b29b      	uxth	r3, r3
 80001b4:	f003 0301 	and.w	r3, r3, #1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d0f6      	beq.n	80001aa <wait_ADDR+0x6>
}
 80001bc:	bf00      	nop
 80001be:	46bd      	mov	sp, r7
 80001c0:	bc80      	pop	{r7}
 80001c2:	4770      	bx	lr
 80001c4:	20000004 	.word	0x20000004

080001c8 <wait_DR_empty>:

void wait_DR_empty() {
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0
	// Wait for TxE set to 1
	while(((I2C_2->SR1 >> 7) & 1) == 0);
 80001cc:	bf00      	nop
 80001ce:	4b06      	ldr	r3, [pc, #24]	; (80001e8 <wait_DR_empty+0x20>)
 80001d0:	681b      	ldr	r3, [r3, #0]
 80001d2:	895b      	ldrh	r3, [r3, #10]
 80001d4:	09db      	lsrs	r3, r3, #7
 80001d6:	b29b      	uxth	r3, r3
 80001d8:	f003 0301 	and.w	r3, r3, #1
 80001dc:	2b00      	cmp	r3, #0
 80001de:	d0f6      	beq.n	80001ce <wait_DR_empty+0x6>
}
 80001e0:	bf00      	nop
 80001e2:	46bd      	mov	sp, r7
 80001e4:	bc80      	pop	{r7}
 80001e6:	4770      	bx	lr
 80001e8:	20000004 	.word	0x20000004

080001ec <wait_DR_not_empty>:

void wait_DR_not_empty() {
 80001ec:	b480      	push	{r7}
 80001ee:	af00      	add	r7, sp, #0
	// Wait for RxNE set to 1
	while(((I2C_2->SR1 >> 6) & 1) == 0);
 80001f0:	bf00      	nop
 80001f2:	4b06      	ldr	r3, [pc, #24]	; (800020c <wait_DR_not_empty+0x20>)
 80001f4:	681b      	ldr	r3, [r3, #0]
 80001f6:	895b      	ldrh	r3, [r3, #10]
 80001f8:	099b      	lsrs	r3, r3, #6
 80001fa:	b29b      	uxth	r3, r3
 80001fc:	f003 0301 	and.w	r3, r3, #1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d0f6      	beq.n	80001f2 <wait_DR_not_empty+0x6>
}
 8000204:	bf00      	nop
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	20000004 	.word	0x20000004

08000210 <access_eeprom_data>:

void access_eeprom_data(char mode[5], uint8_t RW_address, uint8_t *msg) {
 8000210:	b580      	push	{r7, lr}
 8000212:	b084      	sub	sp, #16
 8000214:	af00      	add	r7, sp, #0
 8000216:	60f8      	str	r0, [r7, #12]
 8000218:	460b      	mov	r3, r1
 800021a:	607a      	str	r2, [r7, #4]
 800021c:	72fb      	strb	r3, [r7, #11]
	generate_start_bit();
 800021e:	f7ff ff95 	bl	800014c <generate_start_bit>
	set_DR_register((0x50 << 1) | 0);
 8000222:	20a0      	movs	r0, #160	; 0xa0
 8000224:	f7ff ffac 	bl	8000180 <set_DR_register>
	wait_ADDR();
 8000228:	f7ff ffbc 	bl	80001a4 <wait_ADDR>
	set_DR_register(RW_address);
 800022c:	7afb      	ldrb	r3, [r7, #11]
 800022e:	4618      	mov	r0, r3
 8000230:	f7ff ffa6 	bl	8000180 <set_DR_register>
	wait_DR_empty();
 8000234:	f7ff ffc8 	bl	80001c8 <wait_DR_empty>
	if(mode == 'write')
 8000238:	68fb      	ldr	r3, [r7, #12]
 800023a:	4a14      	ldr	r2, [pc, #80]	; (800028c <access_eeprom_data+0x7c>)
 800023c:	4293      	cmp	r3, r2
 800023e:	d107      	bne.n	8000250 <access_eeprom_data+0x40>
	{
		set_DR_register(*msg);
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	781b      	ldrb	r3, [r3, #0]
 8000244:	4618      	mov	r0, r3
 8000246:	f7ff ff9b 	bl	8000180 <set_DR_register>
		wait_DR_empty();
 800024a:	f7ff ffbd 	bl	80001c8 <wait_DR_empty>
 800024e:	e010      	b.n	8000272 <access_eeprom_data+0x62>
	}
	else if(mode == 'read')
 8000250:	68fb      	ldr	r3, [r7, #12]
 8000252:	4a0f      	ldr	r2, [pc, #60]	; (8000290 <access_eeprom_data+0x80>)
 8000254:	4293      	cmp	r3, r2
 8000256:	d10c      	bne.n	8000272 <access_eeprom_data+0x62>
	{
		generate_start_bit();
 8000258:	f7ff ff78 	bl	800014c <generate_start_bit>
		set_DR_register((0x50 << 1) | 1);
 800025c:	20a1      	movs	r0, #161	; 0xa1
 800025e:	f7ff ff8f 	bl	8000180 <set_DR_register>
		wait_DR_not_empty();
 8000262:	f7ff ffc3 	bl	80001ec <wait_DR_not_empty>
		*msg = I2C_2->DR;
 8000266:	4b0b      	ldr	r3, [pc, #44]	; (8000294 <access_eeprom_data+0x84>)
 8000268:	681b      	ldr	r3, [r3, #0]
 800026a:	891b      	ldrh	r3, [r3, #8]
 800026c:	b2da      	uxtb	r2, r3
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	701a      	strb	r2, [r3, #0]
	}
	// Generate a stop bit
	I2C_2->CR1 |= (1 << 9);
 8000272:	4b08      	ldr	r3, [pc, #32]	; (8000294 <access_eeprom_data+0x84>)
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	881a      	ldrh	r2, [r3, #0]
 8000278:	4b06      	ldr	r3, [pc, #24]	; (8000294 <access_eeprom_data+0x84>)
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000280:	b292      	uxth	r2, r2
 8000282:	801a      	strh	r2, [r3, #0]
}
 8000284:	bf00      	nop
 8000286:	3710      	adds	r7, #16
 8000288:	46bd      	mov	sp, r7
 800028a:	bd80      	pop	{r7, pc}
 800028c:	72697465 	.word	0x72697465
 8000290:	72656164 	.word	0x72656164
 8000294:	20000004 	.word	0x20000004

08000298 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	b082      	sub	sp, #8
 800029c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800029e:	f000 f945 	bl	800052c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002a2:	f000 f87d 	bl	80003a0 <SystemClock_Config>
  /* Initialize all configured peripherals */
//  MX_GPIO_Init();
//  MX_I2C2_Init();
  /* USER CODE BEGIN 2 */

  _RCC->APB1ENR |= (1 << 22);		// Enable clock for I2C2
 80002a6:	4b39      	ldr	r3, [pc, #228]	; (800038c <main+0xf4>)
 80002a8:	681b      	ldr	r3, [r3, #0]
 80002aa:	69da      	ldr	r2, [r3, #28]
 80002ac:	4b37      	ldr	r3, [pc, #220]	; (800038c <main+0xf4>)
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80002b4:	61da      	str	r2, [r3, #28]
  _RCC->APB2ENR |= (1 << 3);		// Enable clock for GPIOB
 80002b6:	4b35      	ldr	r3, [pc, #212]	; (800038c <main+0xf4>)
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	699a      	ldr	r2, [r3, #24]
 80002bc:	4b33      	ldr	r3, [pc, #204]	; (800038c <main+0xf4>)
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	f042 0208 	orr.w	r2, r2, #8
 80002c4:	619a      	str	r2, [r3, #24]

  GPIO_B->CRH |= (0xFF << 8);		// Set PB10, PB11 output mode AF open-drain max 50MHz
 80002c6:	4b32      	ldr	r3, [pc, #200]	; (8000390 <main+0xf8>)
 80002c8:	681b      	ldr	r3, [r3, #0]
 80002ca:	685a      	ldr	r2, [r3, #4]
 80002cc:	4b30      	ldr	r3, [pc, #192]	; (8000390 <main+0xf8>)
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
 80002d4:	605a      	str	r2, [r3, #4]

  I2C_2->CR1 &= ~(1 << 0);			// Disable I2C Peripheral
 80002d6:	4b2f      	ldr	r3, [pc, #188]	; (8000394 <main+0xfc>)
 80002d8:	681b      	ldr	r3, [r3, #0]
 80002da:	881a      	ldrh	r2, [r3, #0]
 80002dc:	4b2d      	ldr	r3, [pc, #180]	; (8000394 <main+0xfc>)
 80002de:	681b      	ldr	r3, [r3, #0]
 80002e0:	f022 0201 	bic.w	r2, r2, #1
 80002e4:	b292      	uxth	r2, r2
 80002e6:	801a      	strh	r2, [r3, #0]
  while((((I2C_2->SR2) >> 1) & 1) == 1)
 80002e8:	e013      	b.n	8000312 <main+0x7a>
  {
	  I2C_2->CR1 |= (1 << 15);
 80002ea:	4b2a      	ldr	r3, [pc, #168]	; (8000394 <main+0xfc>)
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	881b      	ldrh	r3, [r3, #0]
 80002f0:	4a28      	ldr	r2, [pc, #160]	; (8000394 <main+0xfc>)
 80002f2:	6812      	ldr	r2, [r2, #0]
 80002f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80002f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80002fc:	b29b      	uxth	r3, r3
 80002fe:	8013      	strh	r3, [r2, #0]
	  I2C_2->CR1 &= ~(1 << 15);
 8000300:	4b24      	ldr	r3, [pc, #144]	; (8000394 <main+0xfc>)
 8000302:	681b      	ldr	r3, [r3, #0]
 8000304:	881a      	ldrh	r2, [r3, #0]
 8000306:	4b23      	ldr	r3, [pc, #140]	; (8000394 <main+0xfc>)
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800030e:	b292      	uxth	r2, r2
 8000310:	801a      	strh	r2, [r3, #0]
  while((((I2C_2->SR2) >> 1) & 1) == 1)
 8000312:	4b20      	ldr	r3, [pc, #128]	; (8000394 <main+0xfc>)
 8000314:	681b      	ldr	r3, [r3, #0]
 8000316:	899b      	ldrh	r3, [r3, #12]
 8000318:	085b      	lsrs	r3, r3, #1
 800031a:	b29b      	uxth	r3, r3
 800031c:	f003 0301 	and.w	r3, r3, #1
 8000320:	2b00      	cmp	r3, #0
 8000322:	d1e2      	bne.n	80002ea <main+0x52>
  }
  I2C_2->CR2 &= ~(0b111111 << 0);	// Reset peripheral clock
 8000324:	4b1b      	ldr	r3, [pc, #108]	; (8000394 <main+0xfc>)
 8000326:	681b      	ldr	r3, [r3, #0]
 8000328:	885a      	ldrh	r2, [r3, #2]
 800032a:	4b1a      	ldr	r3, [pc, #104]	; (8000394 <main+0xfc>)
 800032c:	681b      	ldr	r3, [r3, #0]
 800032e:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8000332:	b292      	uxth	r2, r2
 8000334:	805a      	strh	r2, [r3, #2]
  I2C_2->CR2 |= (0b101101 << 0);	// Set peripheral clock to 45MHz
 8000336:	4b17      	ldr	r3, [pc, #92]	; (8000394 <main+0xfc>)
 8000338:	681b      	ldr	r3, [r3, #0]
 800033a:	885a      	ldrh	r2, [r3, #2]
 800033c:	4b15      	ldr	r3, [pc, #84]	; (8000394 <main+0xfc>)
 800033e:	681b      	ldr	r3, [r3, #0]
 8000340:	f042 022d 	orr.w	r2, r2, #45	; 0x2d
 8000344:	b292      	uxth	r2, r2
 8000346:	805a      	strh	r2, [r3, #2]
  I2C_2->CCR |= (225 << 0);			// Set SCL clock
 8000348:	4b12      	ldr	r3, [pc, #72]	; (8000394 <main+0xfc>)
 800034a:	681b      	ldr	r3, [r3, #0]
 800034c:	89da      	ldrh	r2, [r3, #14]
 800034e:	4b11      	ldr	r3, [pc, #68]	; (8000394 <main+0xfc>)
 8000350:	681b      	ldr	r3, [r3, #0]
 8000352:	f042 02e1 	orr.w	r2, r2, #225	; 0xe1
 8000356:	b292      	uxth	r2, r2
 8000358:	81da      	strh	r2, [r3, #14]
  I2C_2->CR1 |= (1 << 0);			// Enable I2C Peripheral
 800035a:	4b0e      	ldr	r3, [pc, #56]	; (8000394 <main+0xfc>)
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	881a      	ldrh	r2, [r3, #0]
 8000360:	4b0c      	ldr	r3, [pc, #48]	; (8000394 <main+0xfc>)
 8000362:	681b      	ldr	r3, [r3, #0]
 8000364:	f042 0201 	orr.w	r2, r2, #1
 8000368:	b292      	uxth	r2, r2
 800036a:	801a      	strh	r2, [r3, #0]

  uint8_t write_msg = 1;
 800036c:	2301      	movs	r3, #1
 800036e:	71fb      	strb	r3, [r7, #7]
  access_eeprom_data('write', 0x10, &write_msg);
 8000370:	1dfb      	adds	r3, r7, #7
 8000372:	461a      	mov	r2, r3
 8000374:	2110      	movs	r1, #16
 8000376:	4808      	ldr	r0, [pc, #32]	; (8000398 <main+0x100>)
 8000378:	f7ff ff4a 	bl	8000210 <access_eeprom_data>
  uint8_t read_data;
  access_eeprom_data('read', 0x1, &read_data);
 800037c:	1dbb      	adds	r3, r7, #6
 800037e:	461a      	mov	r2, r3
 8000380:	2101      	movs	r1, #1
 8000382:	4806      	ldr	r0, [pc, #24]	; (800039c <main+0x104>)
 8000384:	f7ff ff44 	bl	8000210 <access_eeprom_data>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000388:	e7fe      	b.n	8000388 <main+0xf0>
 800038a:	bf00      	nop
 800038c:	20000000 	.word	0x20000000
 8000390:	20000008 	.word	0x20000008
 8000394:	20000004 	.word	0x20000004
 8000398:	72697465 	.word	0x72697465
 800039c:	72656164 	.word	0x72656164

080003a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b090      	sub	sp, #64	; 0x40
 80003a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003a6:	f107 0318 	add.w	r3, r7, #24
 80003aa:	2228      	movs	r2, #40	; 0x28
 80003ac:	2100      	movs	r1, #0
 80003ae:	4618      	mov	r0, r3
 80003b0:	f000 fe10 	bl	8000fd4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003b4:	1d3b      	adds	r3, r7, #4
 80003b6:	2200      	movs	r2, #0
 80003b8:	601a      	str	r2, [r3, #0]
 80003ba:	605a      	str	r2, [r3, #4]
 80003bc:	609a      	str	r2, [r3, #8]
 80003be:	60da      	str	r2, [r3, #12]
 80003c0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003c2:	2302      	movs	r3, #2
 80003c4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003c6:	2301      	movs	r3, #1
 80003c8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003ca:	2310      	movs	r3, #16
 80003cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80003ce:	2300      	movs	r3, #0
 80003d0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003d2:	f107 0318 	add.w	r3, r7, #24
 80003d6:	4618      	mov	r0, r3
 80003d8:	f000 f9ee 	bl	80007b8 <HAL_RCC_OscConfig>
 80003dc:	4603      	mov	r3, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d001      	beq.n	80003e6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80003e2:	f000 f818 	bl	8000416 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003e6:	230f      	movs	r3, #15
 80003e8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80003ea:	2300      	movs	r3, #0
 80003ec:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003ee:	2300      	movs	r3, #0
 80003f0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003f2:	2300      	movs	r3, #0
 80003f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003f6:	2300      	movs	r3, #0
 80003f8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80003fa:	1d3b      	adds	r3, r7, #4
 80003fc:	2100      	movs	r1, #0
 80003fe:	4618      	mov	r0, r3
 8000400:	f000 fc5a 	bl	8000cb8 <HAL_RCC_ClockConfig>
 8000404:	4603      	mov	r3, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d001      	beq.n	800040e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800040a:	f000 f804 	bl	8000416 <Error_Handler>
  }
}
 800040e:	bf00      	nop
 8000410:	3740      	adds	r7, #64	; 0x40
 8000412:	46bd      	mov	sp, r7
 8000414:	bd80      	pop	{r7, pc}

08000416 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000416:	b480      	push	{r7}
 8000418:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800041a:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800041c:	e7fe      	b.n	800041c <Error_Handler+0x6>
	...

08000420 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000420:	b480      	push	{r7}
 8000422:	b085      	sub	sp, #20
 8000424:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000426:	4b15      	ldr	r3, [pc, #84]	; (800047c <HAL_MspInit+0x5c>)
 8000428:	699b      	ldr	r3, [r3, #24]
 800042a:	4a14      	ldr	r2, [pc, #80]	; (800047c <HAL_MspInit+0x5c>)
 800042c:	f043 0301 	orr.w	r3, r3, #1
 8000430:	6193      	str	r3, [r2, #24]
 8000432:	4b12      	ldr	r3, [pc, #72]	; (800047c <HAL_MspInit+0x5c>)
 8000434:	699b      	ldr	r3, [r3, #24]
 8000436:	f003 0301 	and.w	r3, r3, #1
 800043a:	60bb      	str	r3, [r7, #8]
 800043c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800043e:	4b0f      	ldr	r3, [pc, #60]	; (800047c <HAL_MspInit+0x5c>)
 8000440:	69db      	ldr	r3, [r3, #28]
 8000442:	4a0e      	ldr	r2, [pc, #56]	; (800047c <HAL_MspInit+0x5c>)
 8000444:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000448:	61d3      	str	r3, [r2, #28]
 800044a:	4b0c      	ldr	r3, [pc, #48]	; (800047c <HAL_MspInit+0x5c>)
 800044c:	69db      	ldr	r3, [r3, #28]
 800044e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000452:	607b      	str	r3, [r7, #4]
 8000454:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000456:	4b0a      	ldr	r3, [pc, #40]	; (8000480 <HAL_MspInit+0x60>)
 8000458:	685b      	ldr	r3, [r3, #4]
 800045a:	60fb      	str	r3, [r7, #12]
 800045c:	68fb      	ldr	r3, [r7, #12]
 800045e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000462:	60fb      	str	r3, [r7, #12]
 8000464:	68fb      	ldr	r3, [r7, #12]
 8000466:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800046a:	60fb      	str	r3, [r7, #12]
 800046c:	4a04      	ldr	r2, [pc, #16]	; (8000480 <HAL_MspInit+0x60>)
 800046e:	68fb      	ldr	r3, [r7, #12]
 8000470:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000472:	bf00      	nop
 8000474:	3714      	adds	r7, #20
 8000476:	46bd      	mov	sp, r7
 8000478:	bc80      	pop	{r7}
 800047a:	4770      	bx	lr
 800047c:	40021000 	.word	0x40021000
 8000480:	40010000 	.word	0x40010000

08000484 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000484:	b480      	push	{r7}
 8000486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000488:	e7fe      	b.n	8000488 <NMI_Handler+0x4>

0800048a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800048a:	b480      	push	{r7}
 800048c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800048e:	e7fe      	b.n	800048e <HardFault_Handler+0x4>

08000490 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000490:	b480      	push	{r7}
 8000492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000494:	e7fe      	b.n	8000494 <MemManage_Handler+0x4>

08000496 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000496:	b480      	push	{r7}
 8000498:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800049a:	e7fe      	b.n	800049a <BusFault_Handler+0x4>

0800049c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800049c:	b480      	push	{r7}
 800049e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004a0:	e7fe      	b.n	80004a0 <UsageFault_Handler+0x4>

080004a2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004a2:	b480      	push	{r7}
 80004a4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80004a6:	bf00      	nop
 80004a8:	46bd      	mov	sp, r7
 80004aa:	bc80      	pop	{r7}
 80004ac:	4770      	bx	lr

080004ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004ae:	b480      	push	{r7}
 80004b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004b2:	bf00      	nop
 80004b4:	46bd      	mov	sp, r7
 80004b6:	bc80      	pop	{r7}
 80004b8:	4770      	bx	lr

080004ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004ba:	b480      	push	{r7}
 80004bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004be:	bf00      	nop
 80004c0:	46bd      	mov	sp, r7
 80004c2:	bc80      	pop	{r7}
 80004c4:	4770      	bx	lr

080004c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004c6:	b580      	push	{r7, lr}
 80004c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004ca:	f000 f875 	bl	80005b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004ce:	bf00      	nop
 80004d0:	bd80      	pop	{r7, pc}

080004d2 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80004d2:	b480      	push	{r7}
 80004d4:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80004d6:	bf00      	nop
 80004d8:	46bd      	mov	sp, r7
 80004da:	bc80      	pop	{r7}
 80004dc:	4770      	bx	lr
	...

080004e0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80004e0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80004e2:	e003      	b.n	80004ec <LoopCopyDataInit>

080004e4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80004e4:	4b0b      	ldr	r3, [pc, #44]	; (8000514 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80004e6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80004e8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80004ea:	3104      	adds	r1, #4

080004ec <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80004ec:	480a      	ldr	r0, [pc, #40]	; (8000518 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80004ee:	4b0b      	ldr	r3, [pc, #44]	; (800051c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80004f0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80004f2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80004f4:	d3f6      	bcc.n	80004e4 <CopyDataInit>
  ldr r2, =_sbss
 80004f6:	4a0a      	ldr	r2, [pc, #40]	; (8000520 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80004f8:	e002      	b.n	8000500 <LoopFillZerobss>

080004fa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80004fa:	2300      	movs	r3, #0
  str r3, [r2], #4
 80004fc:	f842 3b04 	str.w	r3, [r2], #4

08000500 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000500:	4b08      	ldr	r3, [pc, #32]	; (8000524 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000502:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000504:	d3f9      	bcc.n	80004fa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000506:	f7ff ffe4 	bl	80004d2 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800050a:	f000 fd3f 	bl	8000f8c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800050e:	f7ff fec3 	bl	8000298 <main>
  bx lr
 8000512:	4770      	bx	lr
  ldr r3, =_sidata
 8000514:	08001028 	.word	0x08001028
  ldr r0, =_sdata
 8000518:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800051c:	20000018 	.word	0x20000018
  ldr r2, =_sbss
 8000520:	20000018 	.word	0x20000018
  ldr r3, = _ebss
 8000524:	20000038 	.word	0x20000038

08000528 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000528:	e7fe      	b.n	8000528 <ADC1_2_IRQHandler>
	...

0800052c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000530:	4b08      	ldr	r3, [pc, #32]	; (8000554 <HAL_Init+0x28>)
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	4a07      	ldr	r2, [pc, #28]	; (8000554 <HAL_Init+0x28>)
 8000536:	f043 0310 	orr.w	r3, r3, #16
 800053a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800053c:	2003      	movs	r0, #3
 800053e:	f000 f907 	bl	8000750 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000542:	2000      	movs	r0, #0
 8000544:	f000 f808 	bl	8000558 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000548:	f7ff ff6a 	bl	8000420 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800054c:	2300      	movs	r3, #0
}
 800054e:	4618      	mov	r0, r3
 8000550:	bd80      	pop	{r7, pc}
 8000552:	bf00      	nop
 8000554:	40022000 	.word	0x40022000

08000558 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b082      	sub	sp, #8
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000560:	4b12      	ldr	r3, [pc, #72]	; (80005ac <HAL_InitTick+0x54>)
 8000562:	681a      	ldr	r2, [r3, #0]
 8000564:	4b12      	ldr	r3, [pc, #72]	; (80005b0 <HAL_InitTick+0x58>)
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	4619      	mov	r1, r3
 800056a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800056e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000572:	fbb2 f3f3 	udiv	r3, r2, r3
 8000576:	4618      	mov	r0, r3
 8000578:	f000 f911 	bl	800079e <HAL_SYSTICK_Config>
 800057c:	4603      	mov	r3, r0
 800057e:	2b00      	cmp	r3, #0
 8000580:	d001      	beq.n	8000586 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000582:	2301      	movs	r3, #1
 8000584:	e00e      	b.n	80005a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	2b0f      	cmp	r3, #15
 800058a:	d80a      	bhi.n	80005a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800058c:	2200      	movs	r2, #0
 800058e:	6879      	ldr	r1, [r7, #4]
 8000590:	f04f 30ff 	mov.w	r0, #4294967295
 8000594:	f000 f8e7 	bl	8000766 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000598:	4a06      	ldr	r2, [pc, #24]	; (80005b4 <HAL_InitTick+0x5c>)
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800059e:	2300      	movs	r3, #0
 80005a0:	e000      	b.n	80005a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80005a2:	2301      	movs	r3, #1
}
 80005a4:	4618      	mov	r0, r3
 80005a6:	3708      	adds	r7, #8
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	2000000c 	.word	0x2000000c
 80005b0:	20000014 	.word	0x20000014
 80005b4:	20000010 	.word	0x20000010

080005b8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80005bc:	4b05      	ldr	r3, [pc, #20]	; (80005d4 <HAL_IncTick+0x1c>)
 80005be:	781b      	ldrb	r3, [r3, #0]
 80005c0:	461a      	mov	r2, r3
 80005c2:	4b05      	ldr	r3, [pc, #20]	; (80005d8 <HAL_IncTick+0x20>)
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	4413      	add	r3, r2
 80005c8:	4a03      	ldr	r2, [pc, #12]	; (80005d8 <HAL_IncTick+0x20>)
 80005ca:	6013      	str	r3, [r2, #0]
}
 80005cc:	bf00      	nop
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bc80      	pop	{r7}
 80005d2:	4770      	bx	lr
 80005d4:	20000014 	.word	0x20000014
 80005d8:	20000034 	.word	0x20000034

080005dc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0
  return uwTick;
 80005e0:	4b02      	ldr	r3, [pc, #8]	; (80005ec <HAL_GetTick+0x10>)
 80005e2:	681b      	ldr	r3, [r3, #0]
}
 80005e4:	4618      	mov	r0, r3
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bc80      	pop	{r7}
 80005ea:	4770      	bx	lr
 80005ec:	20000034 	.word	0x20000034

080005f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b085      	sub	sp, #20
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	f003 0307 	and.w	r3, r3, #7
 80005fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000600:	4b0c      	ldr	r3, [pc, #48]	; (8000634 <__NVIC_SetPriorityGrouping+0x44>)
 8000602:	68db      	ldr	r3, [r3, #12]
 8000604:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000606:	68ba      	ldr	r2, [r7, #8]
 8000608:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800060c:	4013      	ands	r3, r2
 800060e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000610:	68fb      	ldr	r3, [r7, #12]
 8000612:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000614:	68bb      	ldr	r3, [r7, #8]
 8000616:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000618:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800061c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000620:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000622:	4a04      	ldr	r2, [pc, #16]	; (8000634 <__NVIC_SetPriorityGrouping+0x44>)
 8000624:	68bb      	ldr	r3, [r7, #8]
 8000626:	60d3      	str	r3, [r2, #12]
}
 8000628:	bf00      	nop
 800062a:	3714      	adds	r7, #20
 800062c:	46bd      	mov	sp, r7
 800062e:	bc80      	pop	{r7}
 8000630:	4770      	bx	lr
 8000632:	bf00      	nop
 8000634:	e000ed00 	.word	0xe000ed00

08000638 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800063c:	4b04      	ldr	r3, [pc, #16]	; (8000650 <__NVIC_GetPriorityGrouping+0x18>)
 800063e:	68db      	ldr	r3, [r3, #12]
 8000640:	0a1b      	lsrs	r3, r3, #8
 8000642:	f003 0307 	and.w	r3, r3, #7
}
 8000646:	4618      	mov	r0, r3
 8000648:	46bd      	mov	sp, r7
 800064a:	bc80      	pop	{r7}
 800064c:	4770      	bx	lr
 800064e:	bf00      	nop
 8000650:	e000ed00 	.word	0xe000ed00

08000654 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000654:	b480      	push	{r7}
 8000656:	b083      	sub	sp, #12
 8000658:	af00      	add	r7, sp, #0
 800065a:	4603      	mov	r3, r0
 800065c:	6039      	str	r1, [r7, #0]
 800065e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000660:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000664:	2b00      	cmp	r3, #0
 8000666:	db0a      	blt.n	800067e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000668:	683b      	ldr	r3, [r7, #0]
 800066a:	b2da      	uxtb	r2, r3
 800066c:	490c      	ldr	r1, [pc, #48]	; (80006a0 <__NVIC_SetPriority+0x4c>)
 800066e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000672:	0112      	lsls	r2, r2, #4
 8000674:	b2d2      	uxtb	r2, r2
 8000676:	440b      	add	r3, r1
 8000678:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800067c:	e00a      	b.n	8000694 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800067e:	683b      	ldr	r3, [r7, #0]
 8000680:	b2da      	uxtb	r2, r3
 8000682:	4908      	ldr	r1, [pc, #32]	; (80006a4 <__NVIC_SetPriority+0x50>)
 8000684:	79fb      	ldrb	r3, [r7, #7]
 8000686:	f003 030f 	and.w	r3, r3, #15
 800068a:	3b04      	subs	r3, #4
 800068c:	0112      	lsls	r2, r2, #4
 800068e:	b2d2      	uxtb	r2, r2
 8000690:	440b      	add	r3, r1
 8000692:	761a      	strb	r2, [r3, #24]
}
 8000694:	bf00      	nop
 8000696:	370c      	adds	r7, #12
 8000698:	46bd      	mov	sp, r7
 800069a:	bc80      	pop	{r7}
 800069c:	4770      	bx	lr
 800069e:	bf00      	nop
 80006a0:	e000e100 	.word	0xe000e100
 80006a4:	e000ed00 	.word	0xe000ed00

080006a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006a8:	b480      	push	{r7}
 80006aa:	b089      	sub	sp, #36	; 0x24
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	60f8      	str	r0, [r7, #12]
 80006b0:	60b9      	str	r1, [r7, #8]
 80006b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	f003 0307 	and.w	r3, r3, #7
 80006ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006bc:	69fb      	ldr	r3, [r7, #28]
 80006be:	f1c3 0307 	rsb	r3, r3, #7
 80006c2:	2b04      	cmp	r3, #4
 80006c4:	bf28      	it	cs
 80006c6:	2304      	movcs	r3, #4
 80006c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006ca:	69fb      	ldr	r3, [r7, #28]
 80006cc:	3304      	adds	r3, #4
 80006ce:	2b06      	cmp	r3, #6
 80006d0:	d902      	bls.n	80006d8 <NVIC_EncodePriority+0x30>
 80006d2:	69fb      	ldr	r3, [r7, #28]
 80006d4:	3b03      	subs	r3, #3
 80006d6:	e000      	b.n	80006da <NVIC_EncodePriority+0x32>
 80006d8:	2300      	movs	r3, #0
 80006da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006dc:	f04f 32ff 	mov.w	r2, #4294967295
 80006e0:	69bb      	ldr	r3, [r7, #24]
 80006e2:	fa02 f303 	lsl.w	r3, r2, r3
 80006e6:	43da      	mvns	r2, r3
 80006e8:	68bb      	ldr	r3, [r7, #8]
 80006ea:	401a      	ands	r2, r3
 80006ec:	697b      	ldr	r3, [r7, #20]
 80006ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006f0:	f04f 31ff 	mov.w	r1, #4294967295
 80006f4:	697b      	ldr	r3, [r7, #20]
 80006f6:	fa01 f303 	lsl.w	r3, r1, r3
 80006fa:	43d9      	mvns	r1, r3
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000700:	4313      	orrs	r3, r2
         );
}
 8000702:	4618      	mov	r0, r3
 8000704:	3724      	adds	r7, #36	; 0x24
 8000706:	46bd      	mov	sp, r7
 8000708:	bc80      	pop	{r7}
 800070a:	4770      	bx	lr

0800070c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b082      	sub	sp, #8
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	3b01      	subs	r3, #1
 8000718:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800071c:	d301      	bcc.n	8000722 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800071e:	2301      	movs	r3, #1
 8000720:	e00f      	b.n	8000742 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000722:	4a0a      	ldr	r2, [pc, #40]	; (800074c <SysTick_Config+0x40>)
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	3b01      	subs	r3, #1
 8000728:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800072a:	210f      	movs	r1, #15
 800072c:	f04f 30ff 	mov.w	r0, #4294967295
 8000730:	f7ff ff90 	bl	8000654 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000734:	4b05      	ldr	r3, [pc, #20]	; (800074c <SysTick_Config+0x40>)
 8000736:	2200      	movs	r2, #0
 8000738:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800073a:	4b04      	ldr	r3, [pc, #16]	; (800074c <SysTick_Config+0x40>)
 800073c:	2207      	movs	r2, #7
 800073e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000740:	2300      	movs	r3, #0
}
 8000742:	4618      	mov	r0, r3
 8000744:	3708      	adds	r7, #8
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	e000e010 	.word	0xe000e010

08000750 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000758:	6878      	ldr	r0, [r7, #4]
 800075a:	f7ff ff49 	bl	80005f0 <__NVIC_SetPriorityGrouping>
}
 800075e:	bf00      	nop
 8000760:	3708      	adds	r7, #8
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}

08000766 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000766:	b580      	push	{r7, lr}
 8000768:	b086      	sub	sp, #24
 800076a:	af00      	add	r7, sp, #0
 800076c:	4603      	mov	r3, r0
 800076e:	60b9      	str	r1, [r7, #8]
 8000770:	607a      	str	r2, [r7, #4]
 8000772:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000774:	2300      	movs	r3, #0
 8000776:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000778:	f7ff ff5e 	bl	8000638 <__NVIC_GetPriorityGrouping>
 800077c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800077e:	687a      	ldr	r2, [r7, #4]
 8000780:	68b9      	ldr	r1, [r7, #8]
 8000782:	6978      	ldr	r0, [r7, #20]
 8000784:	f7ff ff90 	bl	80006a8 <NVIC_EncodePriority>
 8000788:	4602      	mov	r2, r0
 800078a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800078e:	4611      	mov	r1, r2
 8000790:	4618      	mov	r0, r3
 8000792:	f7ff ff5f 	bl	8000654 <__NVIC_SetPriority>
}
 8000796:	bf00      	nop
 8000798:	3718      	adds	r7, #24
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}

0800079e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800079e:	b580      	push	{r7, lr}
 80007a0:	b082      	sub	sp, #8
 80007a2:	af00      	add	r7, sp, #0
 80007a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80007a6:	6878      	ldr	r0, [r7, #4]
 80007a8:	f7ff ffb0 	bl	800070c <SysTick_Config>
 80007ac:	4603      	mov	r3, r0
}
 80007ae:	4618      	mov	r0, r3
 80007b0:	3708      	adds	r7, #8
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
	...

080007b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b086      	sub	sp, #24
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d101      	bne.n	80007ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80007c6:	2301      	movs	r3, #1
 80007c8:	e26c      	b.n	8000ca4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	f003 0301 	and.w	r3, r3, #1
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	f000 8087 	beq.w	80008e6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80007d8:	4b92      	ldr	r3, [pc, #584]	; (8000a24 <HAL_RCC_OscConfig+0x26c>)
 80007da:	685b      	ldr	r3, [r3, #4]
 80007dc:	f003 030c 	and.w	r3, r3, #12
 80007e0:	2b04      	cmp	r3, #4
 80007e2:	d00c      	beq.n	80007fe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80007e4:	4b8f      	ldr	r3, [pc, #572]	; (8000a24 <HAL_RCC_OscConfig+0x26c>)
 80007e6:	685b      	ldr	r3, [r3, #4]
 80007e8:	f003 030c 	and.w	r3, r3, #12
 80007ec:	2b08      	cmp	r3, #8
 80007ee:	d112      	bne.n	8000816 <HAL_RCC_OscConfig+0x5e>
 80007f0:	4b8c      	ldr	r3, [pc, #560]	; (8000a24 <HAL_RCC_OscConfig+0x26c>)
 80007f2:	685b      	ldr	r3, [r3, #4]
 80007f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80007f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80007fc:	d10b      	bne.n	8000816 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80007fe:	4b89      	ldr	r3, [pc, #548]	; (8000a24 <HAL_RCC_OscConfig+0x26c>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000806:	2b00      	cmp	r3, #0
 8000808:	d06c      	beq.n	80008e4 <HAL_RCC_OscConfig+0x12c>
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	685b      	ldr	r3, [r3, #4]
 800080e:	2b00      	cmp	r3, #0
 8000810:	d168      	bne.n	80008e4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000812:	2301      	movs	r3, #1
 8000814:	e246      	b.n	8000ca4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	685b      	ldr	r3, [r3, #4]
 800081a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800081e:	d106      	bne.n	800082e <HAL_RCC_OscConfig+0x76>
 8000820:	4b80      	ldr	r3, [pc, #512]	; (8000a24 <HAL_RCC_OscConfig+0x26c>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	4a7f      	ldr	r2, [pc, #508]	; (8000a24 <HAL_RCC_OscConfig+0x26c>)
 8000826:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800082a:	6013      	str	r3, [r2, #0]
 800082c:	e02e      	b.n	800088c <HAL_RCC_OscConfig+0xd4>
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	685b      	ldr	r3, [r3, #4]
 8000832:	2b00      	cmp	r3, #0
 8000834:	d10c      	bne.n	8000850 <HAL_RCC_OscConfig+0x98>
 8000836:	4b7b      	ldr	r3, [pc, #492]	; (8000a24 <HAL_RCC_OscConfig+0x26c>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	4a7a      	ldr	r2, [pc, #488]	; (8000a24 <HAL_RCC_OscConfig+0x26c>)
 800083c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000840:	6013      	str	r3, [r2, #0]
 8000842:	4b78      	ldr	r3, [pc, #480]	; (8000a24 <HAL_RCC_OscConfig+0x26c>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	4a77      	ldr	r2, [pc, #476]	; (8000a24 <HAL_RCC_OscConfig+0x26c>)
 8000848:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800084c:	6013      	str	r3, [r2, #0]
 800084e:	e01d      	b.n	800088c <HAL_RCC_OscConfig+0xd4>
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	685b      	ldr	r3, [r3, #4]
 8000854:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000858:	d10c      	bne.n	8000874 <HAL_RCC_OscConfig+0xbc>
 800085a:	4b72      	ldr	r3, [pc, #456]	; (8000a24 <HAL_RCC_OscConfig+0x26c>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	4a71      	ldr	r2, [pc, #452]	; (8000a24 <HAL_RCC_OscConfig+0x26c>)
 8000860:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000864:	6013      	str	r3, [r2, #0]
 8000866:	4b6f      	ldr	r3, [pc, #444]	; (8000a24 <HAL_RCC_OscConfig+0x26c>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	4a6e      	ldr	r2, [pc, #440]	; (8000a24 <HAL_RCC_OscConfig+0x26c>)
 800086c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000870:	6013      	str	r3, [r2, #0]
 8000872:	e00b      	b.n	800088c <HAL_RCC_OscConfig+0xd4>
 8000874:	4b6b      	ldr	r3, [pc, #428]	; (8000a24 <HAL_RCC_OscConfig+0x26c>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	4a6a      	ldr	r2, [pc, #424]	; (8000a24 <HAL_RCC_OscConfig+0x26c>)
 800087a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800087e:	6013      	str	r3, [r2, #0]
 8000880:	4b68      	ldr	r3, [pc, #416]	; (8000a24 <HAL_RCC_OscConfig+0x26c>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	4a67      	ldr	r2, [pc, #412]	; (8000a24 <HAL_RCC_OscConfig+0x26c>)
 8000886:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800088a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	685b      	ldr	r3, [r3, #4]
 8000890:	2b00      	cmp	r3, #0
 8000892:	d013      	beq.n	80008bc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000894:	f7ff fea2 	bl	80005dc <HAL_GetTick>
 8000898:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800089a:	e008      	b.n	80008ae <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800089c:	f7ff fe9e 	bl	80005dc <HAL_GetTick>
 80008a0:	4602      	mov	r2, r0
 80008a2:	693b      	ldr	r3, [r7, #16]
 80008a4:	1ad3      	subs	r3, r2, r3
 80008a6:	2b64      	cmp	r3, #100	; 0x64
 80008a8:	d901      	bls.n	80008ae <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80008aa:	2303      	movs	r3, #3
 80008ac:	e1fa      	b.n	8000ca4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008ae:	4b5d      	ldr	r3, [pc, #372]	; (8000a24 <HAL_RCC_OscConfig+0x26c>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d0f0      	beq.n	800089c <HAL_RCC_OscConfig+0xe4>
 80008ba:	e014      	b.n	80008e6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008bc:	f7ff fe8e 	bl	80005dc <HAL_GetTick>
 80008c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80008c2:	e008      	b.n	80008d6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80008c4:	f7ff fe8a 	bl	80005dc <HAL_GetTick>
 80008c8:	4602      	mov	r2, r0
 80008ca:	693b      	ldr	r3, [r7, #16]
 80008cc:	1ad3      	subs	r3, r2, r3
 80008ce:	2b64      	cmp	r3, #100	; 0x64
 80008d0:	d901      	bls.n	80008d6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80008d2:	2303      	movs	r3, #3
 80008d4:	e1e6      	b.n	8000ca4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80008d6:	4b53      	ldr	r3, [pc, #332]	; (8000a24 <HAL_RCC_OscConfig+0x26c>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d1f0      	bne.n	80008c4 <HAL_RCC_OscConfig+0x10c>
 80008e2:	e000      	b.n	80008e6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80008e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	f003 0302 	and.w	r3, r3, #2
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d063      	beq.n	80009ba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80008f2:	4b4c      	ldr	r3, [pc, #304]	; (8000a24 <HAL_RCC_OscConfig+0x26c>)
 80008f4:	685b      	ldr	r3, [r3, #4]
 80008f6:	f003 030c 	and.w	r3, r3, #12
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d00b      	beq.n	8000916 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80008fe:	4b49      	ldr	r3, [pc, #292]	; (8000a24 <HAL_RCC_OscConfig+0x26c>)
 8000900:	685b      	ldr	r3, [r3, #4]
 8000902:	f003 030c 	and.w	r3, r3, #12
 8000906:	2b08      	cmp	r3, #8
 8000908:	d11c      	bne.n	8000944 <HAL_RCC_OscConfig+0x18c>
 800090a:	4b46      	ldr	r3, [pc, #280]	; (8000a24 <HAL_RCC_OscConfig+0x26c>)
 800090c:	685b      	ldr	r3, [r3, #4]
 800090e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000912:	2b00      	cmp	r3, #0
 8000914:	d116      	bne.n	8000944 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000916:	4b43      	ldr	r3, [pc, #268]	; (8000a24 <HAL_RCC_OscConfig+0x26c>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	f003 0302 	and.w	r3, r3, #2
 800091e:	2b00      	cmp	r3, #0
 8000920:	d005      	beq.n	800092e <HAL_RCC_OscConfig+0x176>
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	691b      	ldr	r3, [r3, #16]
 8000926:	2b01      	cmp	r3, #1
 8000928:	d001      	beq.n	800092e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800092a:	2301      	movs	r3, #1
 800092c:	e1ba      	b.n	8000ca4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800092e:	4b3d      	ldr	r3, [pc, #244]	; (8000a24 <HAL_RCC_OscConfig+0x26c>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	695b      	ldr	r3, [r3, #20]
 800093a:	00db      	lsls	r3, r3, #3
 800093c:	4939      	ldr	r1, [pc, #228]	; (8000a24 <HAL_RCC_OscConfig+0x26c>)
 800093e:	4313      	orrs	r3, r2
 8000940:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000942:	e03a      	b.n	80009ba <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	691b      	ldr	r3, [r3, #16]
 8000948:	2b00      	cmp	r3, #0
 800094a:	d020      	beq.n	800098e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800094c:	4b36      	ldr	r3, [pc, #216]	; (8000a28 <HAL_RCC_OscConfig+0x270>)
 800094e:	2201      	movs	r2, #1
 8000950:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000952:	f7ff fe43 	bl	80005dc <HAL_GetTick>
 8000956:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000958:	e008      	b.n	800096c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800095a:	f7ff fe3f 	bl	80005dc <HAL_GetTick>
 800095e:	4602      	mov	r2, r0
 8000960:	693b      	ldr	r3, [r7, #16]
 8000962:	1ad3      	subs	r3, r2, r3
 8000964:	2b02      	cmp	r3, #2
 8000966:	d901      	bls.n	800096c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000968:	2303      	movs	r3, #3
 800096a:	e19b      	b.n	8000ca4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800096c:	4b2d      	ldr	r3, [pc, #180]	; (8000a24 <HAL_RCC_OscConfig+0x26c>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	f003 0302 	and.w	r3, r3, #2
 8000974:	2b00      	cmp	r3, #0
 8000976:	d0f0      	beq.n	800095a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000978:	4b2a      	ldr	r3, [pc, #168]	; (8000a24 <HAL_RCC_OscConfig+0x26c>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	695b      	ldr	r3, [r3, #20]
 8000984:	00db      	lsls	r3, r3, #3
 8000986:	4927      	ldr	r1, [pc, #156]	; (8000a24 <HAL_RCC_OscConfig+0x26c>)
 8000988:	4313      	orrs	r3, r2
 800098a:	600b      	str	r3, [r1, #0]
 800098c:	e015      	b.n	80009ba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800098e:	4b26      	ldr	r3, [pc, #152]	; (8000a28 <HAL_RCC_OscConfig+0x270>)
 8000990:	2200      	movs	r2, #0
 8000992:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000994:	f7ff fe22 	bl	80005dc <HAL_GetTick>
 8000998:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800099a:	e008      	b.n	80009ae <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800099c:	f7ff fe1e 	bl	80005dc <HAL_GetTick>
 80009a0:	4602      	mov	r2, r0
 80009a2:	693b      	ldr	r3, [r7, #16]
 80009a4:	1ad3      	subs	r3, r2, r3
 80009a6:	2b02      	cmp	r3, #2
 80009a8:	d901      	bls.n	80009ae <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80009aa:	2303      	movs	r3, #3
 80009ac:	e17a      	b.n	8000ca4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80009ae:	4b1d      	ldr	r3, [pc, #116]	; (8000a24 <HAL_RCC_OscConfig+0x26c>)
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	f003 0302 	and.w	r3, r3, #2
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d1f0      	bne.n	800099c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	f003 0308 	and.w	r3, r3, #8
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d03a      	beq.n	8000a3c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	699b      	ldr	r3, [r3, #24]
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d019      	beq.n	8000a02 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80009ce:	4b17      	ldr	r3, [pc, #92]	; (8000a2c <HAL_RCC_OscConfig+0x274>)
 80009d0:	2201      	movs	r2, #1
 80009d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80009d4:	f7ff fe02 	bl	80005dc <HAL_GetTick>
 80009d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80009da:	e008      	b.n	80009ee <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80009dc:	f7ff fdfe 	bl	80005dc <HAL_GetTick>
 80009e0:	4602      	mov	r2, r0
 80009e2:	693b      	ldr	r3, [r7, #16]
 80009e4:	1ad3      	subs	r3, r2, r3
 80009e6:	2b02      	cmp	r3, #2
 80009e8:	d901      	bls.n	80009ee <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80009ea:	2303      	movs	r3, #3
 80009ec:	e15a      	b.n	8000ca4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80009ee:	4b0d      	ldr	r3, [pc, #52]	; (8000a24 <HAL_RCC_OscConfig+0x26c>)
 80009f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009f2:	f003 0302 	and.w	r3, r3, #2
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d0f0      	beq.n	80009dc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80009fa:	2001      	movs	r0, #1
 80009fc:	f000 faa8 	bl	8000f50 <RCC_Delay>
 8000a00:	e01c      	b.n	8000a3c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000a02:	4b0a      	ldr	r3, [pc, #40]	; (8000a2c <HAL_RCC_OscConfig+0x274>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a08:	f7ff fde8 	bl	80005dc <HAL_GetTick>
 8000a0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a0e:	e00f      	b.n	8000a30 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000a10:	f7ff fde4 	bl	80005dc <HAL_GetTick>
 8000a14:	4602      	mov	r2, r0
 8000a16:	693b      	ldr	r3, [r7, #16]
 8000a18:	1ad3      	subs	r3, r2, r3
 8000a1a:	2b02      	cmp	r3, #2
 8000a1c:	d908      	bls.n	8000a30 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000a1e:	2303      	movs	r3, #3
 8000a20:	e140      	b.n	8000ca4 <HAL_RCC_OscConfig+0x4ec>
 8000a22:	bf00      	nop
 8000a24:	40021000 	.word	0x40021000
 8000a28:	42420000 	.word	0x42420000
 8000a2c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a30:	4b9e      	ldr	r3, [pc, #632]	; (8000cac <HAL_RCC_OscConfig+0x4f4>)
 8000a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a34:	f003 0302 	and.w	r3, r3, #2
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d1e9      	bne.n	8000a10 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	f003 0304 	and.w	r3, r3, #4
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	f000 80a6 	beq.w	8000b96 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a4e:	4b97      	ldr	r3, [pc, #604]	; (8000cac <HAL_RCC_OscConfig+0x4f4>)
 8000a50:	69db      	ldr	r3, [r3, #28]
 8000a52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d10d      	bne.n	8000a76 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000a5a:	4b94      	ldr	r3, [pc, #592]	; (8000cac <HAL_RCC_OscConfig+0x4f4>)
 8000a5c:	69db      	ldr	r3, [r3, #28]
 8000a5e:	4a93      	ldr	r2, [pc, #588]	; (8000cac <HAL_RCC_OscConfig+0x4f4>)
 8000a60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a64:	61d3      	str	r3, [r2, #28]
 8000a66:	4b91      	ldr	r3, [pc, #580]	; (8000cac <HAL_RCC_OscConfig+0x4f4>)
 8000a68:	69db      	ldr	r3, [r3, #28]
 8000a6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a6e:	60bb      	str	r3, [r7, #8]
 8000a70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000a72:	2301      	movs	r3, #1
 8000a74:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a76:	4b8e      	ldr	r3, [pc, #568]	; (8000cb0 <HAL_RCC_OscConfig+0x4f8>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d118      	bne.n	8000ab4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000a82:	4b8b      	ldr	r3, [pc, #556]	; (8000cb0 <HAL_RCC_OscConfig+0x4f8>)
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	4a8a      	ldr	r2, [pc, #552]	; (8000cb0 <HAL_RCC_OscConfig+0x4f8>)
 8000a88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000a8e:	f7ff fda5 	bl	80005dc <HAL_GetTick>
 8000a92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a94:	e008      	b.n	8000aa8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000a96:	f7ff fda1 	bl	80005dc <HAL_GetTick>
 8000a9a:	4602      	mov	r2, r0
 8000a9c:	693b      	ldr	r3, [r7, #16]
 8000a9e:	1ad3      	subs	r3, r2, r3
 8000aa0:	2b64      	cmp	r3, #100	; 0x64
 8000aa2:	d901      	bls.n	8000aa8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000aa4:	2303      	movs	r3, #3
 8000aa6:	e0fd      	b.n	8000ca4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000aa8:	4b81      	ldr	r3, [pc, #516]	; (8000cb0 <HAL_RCC_OscConfig+0x4f8>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d0f0      	beq.n	8000a96 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	68db      	ldr	r3, [r3, #12]
 8000ab8:	2b01      	cmp	r3, #1
 8000aba:	d106      	bne.n	8000aca <HAL_RCC_OscConfig+0x312>
 8000abc:	4b7b      	ldr	r3, [pc, #492]	; (8000cac <HAL_RCC_OscConfig+0x4f4>)
 8000abe:	6a1b      	ldr	r3, [r3, #32]
 8000ac0:	4a7a      	ldr	r2, [pc, #488]	; (8000cac <HAL_RCC_OscConfig+0x4f4>)
 8000ac2:	f043 0301 	orr.w	r3, r3, #1
 8000ac6:	6213      	str	r3, [r2, #32]
 8000ac8:	e02d      	b.n	8000b26 <HAL_RCC_OscConfig+0x36e>
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	68db      	ldr	r3, [r3, #12]
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d10c      	bne.n	8000aec <HAL_RCC_OscConfig+0x334>
 8000ad2:	4b76      	ldr	r3, [pc, #472]	; (8000cac <HAL_RCC_OscConfig+0x4f4>)
 8000ad4:	6a1b      	ldr	r3, [r3, #32]
 8000ad6:	4a75      	ldr	r2, [pc, #468]	; (8000cac <HAL_RCC_OscConfig+0x4f4>)
 8000ad8:	f023 0301 	bic.w	r3, r3, #1
 8000adc:	6213      	str	r3, [r2, #32]
 8000ade:	4b73      	ldr	r3, [pc, #460]	; (8000cac <HAL_RCC_OscConfig+0x4f4>)
 8000ae0:	6a1b      	ldr	r3, [r3, #32]
 8000ae2:	4a72      	ldr	r2, [pc, #456]	; (8000cac <HAL_RCC_OscConfig+0x4f4>)
 8000ae4:	f023 0304 	bic.w	r3, r3, #4
 8000ae8:	6213      	str	r3, [r2, #32]
 8000aea:	e01c      	b.n	8000b26 <HAL_RCC_OscConfig+0x36e>
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	68db      	ldr	r3, [r3, #12]
 8000af0:	2b05      	cmp	r3, #5
 8000af2:	d10c      	bne.n	8000b0e <HAL_RCC_OscConfig+0x356>
 8000af4:	4b6d      	ldr	r3, [pc, #436]	; (8000cac <HAL_RCC_OscConfig+0x4f4>)
 8000af6:	6a1b      	ldr	r3, [r3, #32]
 8000af8:	4a6c      	ldr	r2, [pc, #432]	; (8000cac <HAL_RCC_OscConfig+0x4f4>)
 8000afa:	f043 0304 	orr.w	r3, r3, #4
 8000afe:	6213      	str	r3, [r2, #32]
 8000b00:	4b6a      	ldr	r3, [pc, #424]	; (8000cac <HAL_RCC_OscConfig+0x4f4>)
 8000b02:	6a1b      	ldr	r3, [r3, #32]
 8000b04:	4a69      	ldr	r2, [pc, #420]	; (8000cac <HAL_RCC_OscConfig+0x4f4>)
 8000b06:	f043 0301 	orr.w	r3, r3, #1
 8000b0a:	6213      	str	r3, [r2, #32]
 8000b0c:	e00b      	b.n	8000b26 <HAL_RCC_OscConfig+0x36e>
 8000b0e:	4b67      	ldr	r3, [pc, #412]	; (8000cac <HAL_RCC_OscConfig+0x4f4>)
 8000b10:	6a1b      	ldr	r3, [r3, #32]
 8000b12:	4a66      	ldr	r2, [pc, #408]	; (8000cac <HAL_RCC_OscConfig+0x4f4>)
 8000b14:	f023 0301 	bic.w	r3, r3, #1
 8000b18:	6213      	str	r3, [r2, #32]
 8000b1a:	4b64      	ldr	r3, [pc, #400]	; (8000cac <HAL_RCC_OscConfig+0x4f4>)
 8000b1c:	6a1b      	ldr	r3, [r3, #32]
 8000b1e:	4a63      	ldr	r2, [pc, #396]	; (8000cac <HAL_RCC_OscConfig+0x4f4>)
 8000b20:	f023 0304 	bic.w	r3, r3, #4
 8000b24:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	68db      	ldr	r3, [r3, #12]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d015      	beq.n	8000b5a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b2e:	f7ff fd55 	bl	80005dc <HAL_GetTick>
 8000b32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b34:	e00a      	b.n	8000b4c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000b36:	f7ff fd51 	bl	80005dc <HAL_GetTick>
 8000b3a:	4602      	mov	r2, r0
 8000b3c:	693b      	ldr	r3, [r7, #16]
 8000b3e:	1ad3      	subs	r3, r2, r3
 8000b40:	f241 3288 	movw	r2, #5000	; 0x1388
 8000b44:	4293      	cmp	r3, r2
 8000b46:	d901      	bls.n	8000b4c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000b48:	2303      	movs	r3, #3
 8000b4a:	e0ab      	b.n	8000ca4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b4c:	4b57      	ldr	r3, [pc, #348]	; (8000cac <HAL_RCC_OscConfig+0x4f4>)
 8000b4e:	6a1b      	ldr	r3, [r3, #32]
 8000b50:	f003 0302 	and.w	r3, r3, #2
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d0ee      	beq.n	8000b36 <HAL_RCC_OscConfig+0x37e>
 8000b58:	e014      	b.n	8000b84 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b5a:	f7ff fd3f 	bl	80005dc <HAL_GetTick>
 8000b5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b60:	e00a      	b.n	8000b78 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000b62:	f7ff fd3b 	bl	80005dc <HAL_GetTick>
 8000b66:	4602      	mov	r2, r0
 8000b68:	693b      	ldr	r3, [r7, #16]
 8000b6a:	1ad3      	subs	r3, r2, r3
 8000b6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000b70:	4293      	cmp	r3, r2
 8000b72:	d901      	bls.n	8000b78 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000b74:	2303      	movs	r3, #3
 8000b76:	e095      	b.n	8000ca4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b78:	4b4c      	ldr	r3, [pc, #304]	; (8000cac <HAL_RCC_OscConfig+0x4f4>)
 8000b7a:	6a1b      	ldr	r3, [r3, #32]
 8000b7c:	f003 0302 	and.w	r3, r3, #2
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d1ee      	bne.n	8000b62 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000b84:	7dfb      	ldrb	r3, [r7, #23]
 8000b86:	2b01      	cmp	r3, #1
 8000b88:	d105      	bne.n	8000b96 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000b8a:	4b48      	ldr	r3, [pc, #288]	; (8000cac <HAL_RCC_OscConfig+0x4f4>)
 8000b8c:	69db      	ldr	r3, [r3, #28]
 8000b8e:	4a47      	ldr	r2, [pc, #284]	; (8000cac <HAL_RCC_OscConfig+0x4f4>)
 8000b90:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000b94:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	69db      	ldr	r3, [r3, #28]
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	f000 8081 	beq.w	8000ca2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000ba0:	4b42      	ldr	r3, [pc, #264]	; (8000cac <HAL_RCC_OscConfig+0x4f4>)
 8000ba2:	685b      	ldr	r3, [r3, #4]
 8000ba4:	f003 030c 	and.w	r3, r3, #12
 8000ba8:	2b08      	cmp	r3, #8
 8000baa:	d061      	beq.n	8000c70 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	69db      	ldr	r3, [r3, #28]
 8000bb0:	2b02      	cmp	r3, #2
 8000bb2:	d146      	bne.n	8000c42 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000bb4:	4b3f      	ldr	r3, [pc, #252]	; (8000cb4 <HAL_RCC_OscConfig+0x4fc>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bba:	f7ff fd0f 	bl	80005dc <HAL_GetTick>
 8000bbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000bc0:	e008      	b.n	8000bd4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000bc2:	f7ff fd0b 	bl	80005dc <HAL_GetTick>
 8000bc6:	4602      	mov	r2, r0
 8000bc8:	693b      	ldr	r3, [r7, #16]
 8000bca:	1ad3      	subs	r3, r2, r3
 8000bcc:	2b02      	cmp	r3, #2
 8000bce:	d901      	bls.n	8000bd4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000bd0:	2303      	movs	r3, #3
 8000bd2:	e067      	b.n	8000ca4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000bd4:	4b35      	ldr	r3, [pc, #212]	; (8000cac <HAL_RCC_OscConfig+0x4f4>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d1f0      	bne.n	8000bc2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	6a1b      	ldr	r3, [r3, #32]
 8000be4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000be8:	d108      	bne.n	8000bfc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000bea:	4b30      	ldr	r3, [pc, #192]	; (8000cac <HAL_RCC_OscConfig+0x4f4>)
 8000bec:	685b      	ldr	r3, [r3, #4]
 8000bee:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	689b      	ldr	r3, [r3, #8]
 8000bf6:	492d      	ldr	r1, [pc, #180]	; (8000cac <HAL_RCC_OscConfig+0x4f4>)
 8000bf8:	4313      	orrs	r3, r2
 8000bfa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000bfc:	4b2b      	ldr	r3, [pc, #172]	; (8000cac <HAL_RCC_OscConfig+0x4f4>)
 8000bfe:	685b      	ldr	r3, [r3, #4]
 8000c00:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	6a19      	ldr	r1, [r3, #32]
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c0c:	430b      	orrs	r3, r1
 8000c0e:	4927      	ldr	r1, [pc, #156]	; (8000cac <HAL_RCC_OscConfig+0x4f4>)
 8000c10:	4313      	orrs	r3, r2
 8000c12:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000c14:	4b27      	ldr	r3, [pc, #156]	; (8000cb4 <HAL_RCC_OscConfig+0x4fc>)
 8000c16:	2201      	movs	r2, #1
 8000c18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c1a:	f7ff fcdf 	bl	80005dc <HAL_GetTick>
 8000c1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000c20:	e008      	b.n	8000c34 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000c22:	f7ff fcdb 	bl	80005dc <HAL_GetTick>
 8000c26:	4602      	mov	r2, r0
 8000c28:	693b      	ldr	r3, [r7, #16]
 8000c2a:	1ad3      	subs	r3, r2, r3
 8000c2c:	2b02      	cmp	r3, #2
 8000c2e:	d901      	bls.n	8000c34 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000c30:	2303      	movs	r3, #3
 8000c32:	e037      	b.n	8000ca4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000c34:	4b1d      	ldr	r3, [pc, #116]	; (8000cac <HAL_RCC_OscConfig+0x4f4>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d0f0      	beq.n	8000c22 <HAL_RCC_OscConfig+0x46a>
 8000c40:	e02f      	b.n	8000ca2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000c42:	4b1c      	ldr	r3, [pc, #112]	; (8000cb4 <HAL_RCC_OscConfig+0x4fc>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c48:	f7ff fcc8 	bl	80005dc <HAL_GetTick>
 8000c4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c4e:	e008      	b.n	8000c62 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000c50:	f7ff fcc4 	bl	80005dc <HAL_GetTick>
 8000c54:	4602      	mov	r2, r0
 8000c56:	693b      	ldr	r3, [r7, #16]
 8000c58:	1ad3      	subs	r3, r2, r3
 8000c5a:	2b02      	cmp	r3, #2
 8000c5c:	d901      	bls.n	8000c62 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000c5e:	2303      	movs	r3, #3
 8000c60:	e020      	b.n	8000ca4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c62:	4b12      	ldr	r3, [pc, #72]	; (8000cac <HAL_RCC_OscConfig+0x4f4>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d1f0      	bne.n	8000c50 <HAL_RCC_OscConfig+0x498>
 8000c6e:	e018      	b.n	8000ca2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	69db      	ldr	r3, [r3, #28]
 8000c74:	2b01      	cmp	r3, #1
 8000c76:	d101      	bne.n	8000c7c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8000c78:	2301      	movs	r3, #1
 8000c7a:	e013      	b.n	8000ca4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000c7c:	4b0b      	ldr	r3, [pc, #44]	; (8000cac <HAL_RCC_OscConfig+0x4f4>)
 8000c7e:	685b      	ldr	r3, [r3, #4]
 8000c80:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	6a1b      	ldr	r3, [r3, #32]
 8000c8c:	429a      	cmp	r2, r3
 8000c8e:	d106      	bne.n	8000c9e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000c9a:	429a      	cmp	r2, r3
 8000c9c:	d001      	beq.n	8000ca2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	e000      	b.n	8000ca4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8000ca2:	2300      	movs	r3, #0
}
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	3718      	adds	r7, #24
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	40021000 	.word	0x40021000
 8000cb0:	40007000 	.word	0x40007000
 8000cb4:	42420060 	.word	0x42420060

08000cb8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b084      	sub	sp, #16
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
 8000cc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d101      	bne.n	8000ccc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000cc8:	2301      	movs	r3, #1
 8000cca:	e0d0      	b.n	8000e6e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000ccc:	4b6a      	ldr	r3, [pc, #424]	; (8000e78 <HAL_RCC_ClockConfig+0x1c0>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	f003 0307 	and.w	r3, r3, #7
 8000cd4:	683a      	ldr	r2, [r7, #0]
 8000cd6:	429a      	cmp	r2, r3
 8000cd8:	d910      	bls.n	8000cfc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000cda:	4b67      	ldr	r3, [pc, #412]	; (8000e78 <HAL_RCC_ClockConfig+0x1c0>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	f023 0207 	bic.w	r2, r3, #7
 8000ce2:	4965      	ldr	r1, [pc, #404]	; (8000e78 <HAL_RCC_ClockConfig+0x1c0>)
 8000ce4:	683b      	ldr	r3, [r7, #0]
 8000ce6:	4313      	orrs	r3, r2
 8000ce8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000cea:	4b63      	ldr	r3, [pc, #396]	; (8000e78 <HAL_RCC_ClockConfig+0x1c0>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	f003 0307 	and.w	r3, r3, #7
 8000cf2:	683a      	ldr	r2, [r7, #0]
 8000cf4:	429a      	cmp	r2, r3
 8000cf6:	d001      	beq.n	8000cfc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000cf8:	2301      	movs	r3, #1
 8000cfa:	e0b8      	b.n	8000e6e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	f003 0302 	and.w	r3, r3, #2
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d020      	beq.n	8000d4a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	f003 0304 	and.w	r3, r3, #4
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d005      	beq.n	8000d20 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000d14:	4b59      	ldr	r3, [pc, #356]	; (8000e7c <HAL_RCC_ClockConfig+0x1c4>)
 8000d16:	685b      	ldr	r3, [r3, #4]
 8000d18:	4a58      	ldr	r2, [pc, #352]	; (8000e7c <HAL_RCC_ClockConfig+0x1c4>)
 8000d1a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000d1e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	f003 0308 	and.w	r3, r3, #8
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d005      	beq.n	8000d38 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000d2c:	4b53      	ldr	r3, [pc, #332]	; (8000e7c <HAL_RCC_ClockConfig+0x1c4>)
 8000d2e:	685b      	ldr	r3, [r3, #4]
 8000d30:	4a52      	ldr	r2, [pc, #328]	; (8000e7c <HAL_RCC_ClockConfig+0x1c4>)
 8000d32:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000d36:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000d38:	4b50      	ldr	r3, [pc, #320]	; (8000e7c <HAL_RCC_ClockConfig+0x1c4>)
 8000d3a:	685b      	ldr	r3, [r3, #4]
 8000d3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	689b      	ldr	r3, [r3, #8]
 8000d44:	494d      	ldr	r1, [pc, #308]	; (8000e7c <HAL_RCC_ClockConfig+0x1c4>)
 8000d46:	4313      	orrs	r3, r2
 8000d48:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	f003 0301 	and.w	r3, r3, #1
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d040      	beq.n	8000dd8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	2b01      	cmp	r3, #1
 8000d5c:	d107      	bne.n	8000d6e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d5e:	4b47      	ldr	r3, [pc, #284]	; (8000e7c <HAL_RCC_ClockConfig+0x1c4>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d115      	bne.n	8000d96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	e07f      	b.n	8000e6e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	2b02      	cmp	r3, #2
 8000d74:	d107      	bne.n	8000d86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d76:	4b41      	ldr	r3, [pc, #260]	; (8000e7c <HAL_RCC_ClockConfig+0x1c4>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d109      	bne.n	8000d96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d82:	2301      	movs	r3, #1
 8000d84:	e073      	b.n	8000e6e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d86:	4b3d      	ldr	r3, [pc, #244]	; (8000e7c <HAL_RCC_ClockConfig+0x1c4>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	f003 0302 	and.w	r3, r3, #2
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d101      	bne.n	8000d96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d92:	2301      	movs	r3, #1
 8000d94:	e06b      	b.n	8000e6e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000d96:	4b39      	ldr	r3, [pc, #228]	; (8000e7c <HAL_RCC_ClockConfig+0x1c4>)
 8000d98:	685b      	ldr	r3, [r3, #4]
 8000d9a:	f023 0203 	bic.w	r2, r3, #3
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	685b      	ldr	r3, [r3, #4]
 8000da2:	4936      	ldr	r1, [pc, #216]	; (8000e7c <HAL_RCC_ClockConfig+0x1c4>)
 8000da4:	4313      	orrs	r3, r2
 8000da6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000da8:	f7ff fc18 	bl	80005dc <HAL_GetTick>
 8000dac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000dae:	e00a      	b.n	8000dc6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000db0:	f7ff fc14 	bl	80005dc <HAL_GetTick>
 8000db4:	4602      	mov	r2, r0
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	1ad3      	subs	r3, r2, r3
 8000dba:	f241 3288 	movw	r2, #5000	; 0x1388
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d901      	bls.n	8000dc6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000dc2:	2303      	movs	r3, #3
 8000dc4:	e053      	b.n	8000e6e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000dc6:	4b2d      	ldr	r3, [pc, #180]	; (8000e7c <HAL_RCC_ClockConfig+0x1c4>)
 8000dc8:	685b      	ldr	r3, [r3, #4]
 8000dca:	f003 020c 	and.w	r2, r3, #12
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	009b      	lsls	r3, r3, #2
 8000dd4:	429a      	cmp	r2, r3
 8000dd6:	d1eb      	bne.n	8000db0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000dd8:	4b27      	ldr	r3, [pc, #156]	; (8000e78 <HAL_RCC_ClockConfig+0x1c0>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	f003 0307 	and.w	r3, r3, #7
 8000de0:	683a      	ldr	r2, [r7, #0]
 8000de2:	429a      	cmp	r2, r3
 8000de4:	d210      	bcs.n	8000e08 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000de6:	4b24      	ldr	r3, [pc, #144]	; (8000e78 <HAL_RCC_ClockConfig+0x1c0>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	f023 0207 	bic.w	r2, r3, #7
 8000dee:	4922      	ldr	r1, [pc, #136]	; (8000e78 <HAL_RCC_ClockConfig+0x1c0>)
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	4313      	orrs	r3, r2
 8000df4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000df6:	4b20      	ldr	r3, [pc, #128]	; (8000e78 <HAL_RCC_ClockConfig+0x1c0>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	f003 0307 	and.w	r3, r3, #7
 8000dfe:	683a      	ldr	r2, [r7, #0]
 8000e00:	429a      	cmp	r2, r3
 8000e02:	d001      	beq.n	8000e08 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8000e04:	2301      	movs	r3, #1
 8000e06:	e032      	b.n	8000e6e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	f003 0304 	and.w	r3, r3, #4
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d008      	beq.n	8000e26 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000e14:	4b19      	ldr	r3, [pc, #100]	; (8000e7c <HAL_RCC_ClockConfig+0x1c4>)
 8000e16:	685b      	ldr	r3, [r3, #4]
 8000e18:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	68db      	ldr	r3, [r3, #12]
 8000e20:	4916      	ldr	r1, [pc, #88]	; (8000e7c <HAL_RCC_ClockConfig+0x1c4>)
 8000e22:	4313      	orrs	r3, r2
 8000e24:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	f003 0308 	and.w	r3, r3, #8
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d009      	beq.n	8000e46 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000e32:	4b12      	ldr	r3, [pc, #72]	; (8000e7c <HAL_RCC_ClockConfig+0x1c4>)
 8000e34:	685b      	ldr	r3, [r3, #4]
 8000e36:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	691b      	ldr	r3, [r3, #16]
 8000e3e:	00db      	lsls	r3, r3, #3
 8000e40:	490e      	ldr	r1, [pc, #56]	; (8000e7c <HAL_RCC_ClockConfig+0x1c4>)
 8000e42:	4313      	orrs	r3, r2
 8000e44:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000e46:	f000 f821 	bl	8000e8c <HAL_RCC_GetSysClockFreq>
 8000e4a:	4601      	mov	r1, r0
 8000e4c:	4b0b      	ldr	r3, [pc, #44]	; (8000e7c <HAL_RCC_ClockConfig+0x1c4>)
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	091b      	lsrs	r3, r3, #4
 8000e52:	f003 030f 	and.w	r3, r3, #15
 8000e56:	4a0a      	ldr	r2, [pc, #40]	; (8000e80 <HAL_RCC_ClockConfig+0x1c8>)
 8000e58:	5cd3      	ldrb	r3, [r2, r3]
 8000e5a:	fa21 f303 	lsr.w	r3, r1, r3
 8000e5e:	4a09      	ldr	r2, [pc, #36]	; (8000e84 <HAL_RCC_ClockConfig+0x1cc>)
 8000e60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8000e62:	4b09      	ldr	r3, [pc, #36]	; (8000e88 <HAL_RCC_ClockConfig+0x1d0>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	4618      	mov	r0, r3
 8000e68:	f7ff fb76 	bl	8000558 <HAL_InitTick>

  return HAL_OK;
 8000e6c:	2300      	movs	r3, #0
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	3710      	adds	r7, #16
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	40022000 	.word	0x40022000
 8000e7c:	40021000 	.word	0x40021000
 8000e80:	08001010 	.word	0x08001010
 8000e84:	2000000c 	.word	0x2000000c
 8000e88:	20000010 	.word	0x20000010

08000e8c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000e8c:	b490      	push	{r4, r7}
 8000e8e:	b08a      	sub	sp, #40	; 0x28
 8000e90:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000e92:	4b2a      	ldr	r3, [pc, #168]	; (8000f3c <HAL_RCC_GetSysClockFreq+0xb0>)
 8000e94:	1d3c      	adds	r4, r7, #4
 8000e96:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e98:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000e9c:	4b28      	ldr	r3, [pc, #160]	; (8000f40 <HAL_RCC_GetSysClockFreq+0xb4>)
 8000e9e:	881b      	ldrh	r3, [r3, #0]
 8000ea0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	61fb      	str	r3, [r7, #28]
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	61bb      	str	r3, [r7, #24]
 8000eaa:	2300      	movs	r3, #0
 8000eac:	627b      	str	r3, [r7, #36]	; 0x24
 8000eae:	2300      	movs	r3, #0
 8000eb0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000eb6:	4b23      	ldr	r3, [pc, #140]	; (8000f44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000eb8:	685b      	ldr	r3, [r3, #4]
 8000eba:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000ebc:	69fb      	ldr	r3, [r7, #28]
 8000ebe:	f003 030c 	and.w	r3, r3, #12
 8000ec2:	2b04      	cmp	r3, #4
 8000ec4:	d002      	beq.n	8000ecc <HAL_RCC_GetSysClockFreq+0x40>
 8000ec6:	2b08      	cmp	r3, #8
 8000ec8:	d003      	beq.n	8000ed2 <HAL_RCC_GetSysClockFreq+0x46>
 8000eca:	e02d      	b.n	8000f28 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000ecc:	4b1e      	ldr	r3, [pc, #120]	; (8000f48 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000ece:	623b      	str	r3, [r7, #32]
      break;
 8000ed0:	e02d      	b.n	8000f2e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000ed2:	69fb      	ldr	r3, [r7, #28]
 8000ed4:	0c9b      	lsrs	r3, r3, #18
 8000ed6:	f003 030f 	and.w	r3, r3, #15
 8000eda:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000ede:	4413      	add	r3, r2
 8000ee0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8000ee4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000ee6:	69fb      	ldr	r3, [r7, #28]
 8000ee8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d013      	beq.n	8000f18 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000ef0:	4b14      	ldr	r3, [pc, #80]	; (8000f44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000ef2:	685b      	ldr	r3, [r3, #4]
 8000ef4:	0c5b      	lsrs	r3, r3, #17
 8000ef6:	f003 0301 	and.w	r3, r3, #1
 8000efa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000efe:	4413      	add	r3, r2
 8000f00:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000f04:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	4a0f      	ldr	r2, [pc, #60]	; (8000f48 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000f0a:	fb02 f203 	mul.w	r2, r2, r3
 8000f0e:	69bb      	ldr	r3, [r7, #24]
 8000f10:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f14:	627b      	str	r3, [r7, #36]	; 0x24
 8000f16:	e004      	b.n	8000f22 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000f18:	697b      	ldr	r3, [r7, #20]
 8000f1a:	4a0c      	ldr	r2, [pc, #48]	; (8000f4c <HAL_RCC_GetSysClockFreq+0xc0>)
 8000f1c:	fb02 f303 	mul.w	r3, r2, r3
 8000f20:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8000f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f24:	623b      	str	r3, [r7, #32]
      break;
 8000f26:	e002      	b.n	8000f2e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000f28:	4b07      	ldr	r3, [pc, #28]	; (8000f48 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000f2a:	623b      	str	r3, [r7, #32]
      break;
 8000f2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000f2e:	6a3b      	ldr	r3, [r7, #32]
}
 8000f30:	4618      	mov	r0, r3
 8000f32:	3728      	adds	r7, #40	; 0x28
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bc90      	pop	{r4, r7}
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop
 8000f3c:	08000ffc 	.word	0x08000ffc
 8000f40:	0800100c 	.word	0x0800100c
 8000f44:	40021000 	.word	0x40021000
 8000f48:	007a1200 	.word	0x007a1200
 8000f4c:	003d0900 	.word	0x003d0900

08000f50 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b085      	sub	sp, #20
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000f58:	4b0a      	ldr	r3, [pc, #40]	; (8000f84 <RCC_Delay+0x34>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4a0a      	ldr	r2, [pc, #40]	; (8000f88 <RCC_Delay+0x38>)
 8000f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8000f62:	0a5b      	lsrs	r3, r3, #9
 8000f64:	687a      	ldr	r2, [r7, #4]
 8000f66:	fb02 f303 	mul.w	r3, r2, r3
 8000f6a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8000f6c:	bf00      	nop
  }
  while (Delay --);
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	1e5a      	subs	r2, r3, #1
 8000f72:	60fa      	str	r2, [r7, #12]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d1f9      	bne.n	8000f6c <RCC_Delay+0x1c>
}
 8000f78:	bf00      	nop
 8000f7a:	3714      	adds	r7, #20
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bc80      	pop	{r7}
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	2000000c 	.word	0x2000000c
 8000f88:	10624dd3 	.word	0x10624dd3

08000f8c <__libc_init_array>:
 8000f8c:	b570      	push	{r4, r5, r6, lr}
 8000f8e:	2500      	movs	r5, #0
 8000f90:	4e0c      	ldr	r6, [pc, #48]	; (8000fc4 <__libc_init_array+0x38>)
 8000f92:	4c0d      	ldr	r4, [pc, #52]	; (8000fc8 <__libc_init_array+0x3c>)
 8000f94:	1ba4      	subs	r4, r4, r6
 8000f96:	10a4      	asrs	r4, r4, #2
 8000f98:	42a5      	cmp	r5, r4
 8000f9a:	d109      	bne.n	8000fb0 <__libc_init_array+0x24>
 8000f9c:	f000 f822 	bl	8000fe4 <_init>
 8000fa0:	2500      	movs	r5, #0
 8000fa2:	4e0a      	ldr	r6, [pc, #40]	; (8000fcc <__libc_init_array+0x40>)
 8000fa4:	4c0a      	ldr	r4, [pc, #40]	; (8000fd0 <__libc_init_array+0x44>)
 8000fa6:	1ba4      	subs	r4, r4, r6
 8000fa8:	10a4      	asrs	r4, r4, #2
 8000faa:	42a5      	cmp	r5, r4
 8000fac:	d105      	bne.n	8000fba <__libc_init_array+0x2e>
 8000fae:	bd70      	pop	{r4, r5, r6, pc}
 8000fb0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000fb4:	4798      	blx	r3
 8000fb6:	3501      	adds	r5, #1
 8000fb8:	e7ee      	b.n	8000f98 <__libc_init_array+0xc>
 8000fba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000fbe:	4798      	blx	r3
 8000fc0:	3501      	adds	r5, #1
 8000fc2:	e7f2      	b.n	8000faa <__libc_init_array+0x1e>
 8000fc4:	08001020 	.word	0x08001020
 8000fc8:	08001020 	.word	0x08001020
 8000fcc:	08001020 	.word	0x08001020
 8000fd0:	08001024 	.word	0x08001024

08000fd4 <memset>:
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	4402      	add	r2, r0
 8000fd8:	4293      	cmp	r3, r2
 8000fda:	d100      	bne.n	8000fde <memset+0xa>
 8000fdc:	4770      	bx	lr
 8000fde:	f803 1b01 	strb.w	r1, [r3], #1
 8000fe2:	e7f9      	b.n	8000fd8 <memset+0x4>

08000fe4 <_init>:
 8000fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fe6:	bf00      	nop
 8000fe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000fea:	bc08      	pop	{r3}
 8000fec:	469e      	mov	lr, r3
 8000fee:	4770      	bx	lr

08000ff0 <_fini>:
 8000ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ff2:	bf00      	nop
 8000ff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000ff6:	bc08      	pop	{r3}
 8000ff8:	469e      	mov	lr, r3
 8000ffa:	4770      	bx	lr
