<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>FTN</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_axil_bram_fft2_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">50000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">6</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">50000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>bram_re</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ena</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DOUT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>douta</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DIN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dina</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>wea</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>addra</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clka</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rsta</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>MASTER_TYPE</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.BRAM_RE.MASTER_TYPE">BRAM_CTRL</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_SIZE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_RE.MEM_SIZE">8192</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_RE.MEM_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_ECC</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_RE.MEM_ECC">NONE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_RE.READ_WRITE_MODE"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_LATENCY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_RE.READ_LATENCY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>bram_im</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>enb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DOUT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>doutb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DIN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dinb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>web</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>addrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clkb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rstb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>MASTER_TYPE</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.BRAM_IM.MASTER_TYPE">BRAM_CTRL</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_SIZE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_IM.MEM_SIZE">8192</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_IM.MEM_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_ECC</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_IM.MEM_ECC">NONE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_IM.READ_WRITE_MODE"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_LATENCY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_IM.READ_LATENCY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>axi_fft2_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Oct 20 18:23:21 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:9394a708</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_axil_bram_fft2_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Oct 20 18:23:21 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:9394a708</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>axi_fft2_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Oct 20 18:23:21 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:d5bd29ba</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_axil_bram_fft2_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Oct 20 18:23:21 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:d5bd29ba</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Oct 20 18:24:07 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:9394a708</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clka</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rsta</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ena</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>addra</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dina</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">8</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>douta</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">8</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wea</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clkb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rstb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>enb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>addrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dinb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doutb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">8</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>web</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DATA_WIDTH</spirit:name>
        <spirit:displayName>Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>FFT_SIZE</spirit:name>
        <spirit:displayName>Fft Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.FFT_SIZE">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>FIXED_POINT_WIDTH</spirit:name>
        <spirit:displayName>Fixed Point Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.FIXED_POINT_WIDTH">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>CHAR_WIDTH</spirit:name>
        <spirit:displayName>Char Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.CHAR_WIDTH">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>ADDR_WIDTH</spirit:name>
        <spirit:displayName>Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ADDR_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S01_AXI_ID_WIDTH</spirit:name>
        <spirit:displayName>C S01 Axi Id Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S01_AXI_ID_WIDTH">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S01_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S01 Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S01_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S01_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S01 Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S01_AXI_ADDR_WIDTH">12</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S01_AXI_AWUSER_WIDTH</spirit:name>
        <spirit:displayName>C S01 Axi Awuser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S01_AXI_AWUSER_WIDTH">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S01_AXI_ARUSER_WIDTH</spirit:name>
        <spirit:displayName>C S01 Axi Aruser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S01_AXI_ARUSER_WIDTH">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S01_AXI_WUSER_WIDTH</spirit:name>
        <spirit:displayName>C S01 Axi Wuser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S01_AXI_WUSER_WIDTH">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S01_AXI_RUSER_WIDTH</spirit:name>
        <spirit:displayName>C S01 Axi Ruser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S01_AXI_RUSER_WIDTH">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S01_AXI_BUSER_WIDTH</spirit:name>
        <spirit:displayName>C S01 Axi Buser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S01_AXI_BUSER_WIDTH">1</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/d98b/src/utils_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d98b/src/axi_fft2_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d98b/src/mem_subsystem.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d98b/src/bram_if.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d98b/src/butterfly.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d98b/src/fft.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d98b/src/fft2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d98b/src/axi_fft2_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_axil_bram_fft2_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/d98b/src/utils_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d98b/src/axi_fft2_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d98b/src/mem_subsystem.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d98b/src/bram_if.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d98b/src/butterfly.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d98b/src/fft.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d98b/src/fft2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d98b/src/axi_fft2_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_axil_bram_fft2_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_axil_bram_fft2_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_axil_bram_fft2_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_axil_bram_fft2_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_axil_bram_fft2_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_axil_bram_fft2_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Two-dimensional FFT with AXI Lite and BRAM interfaces</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_axil_bram_fft2_0_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DATA_WIDTH</spirit:name>
      <spirit:displayName>Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>FFT_SIZE</spirit:name>
      <spirit:displayName>Fft Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FFT_SIZE">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>FIXED_POINT_WIDTH</spirit:name>
      <spirit:displayName>Fixed Point Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FIXED_POINT_WIDTH">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CHAR_WIDTH</spirit:name>
      <spirit:displayName>Char Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CHAR_WIDTH">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ADDR_WIDTH</spirit:name>
      <spirit:displayName>Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.ADDR_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S01_AXI_ID_WIDTH</spirit:name>
      <spirit:displayName>C S01 Axi Id Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S01_AXI_ID_WIDTH">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S01_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S01 Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S01_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S01_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S01 Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S01_AXI_ADDR_WIDTH">12</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S01_AXI_AWUSER_WIDTH</spirit:name>
      <spirit:displayName>C S01 Axi Awuser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S01_AXI_AWUSER_WIDTH">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S01_AXI_ARUSER_WIDTH</spirit:name>
      <spirit:displayName>C S01 Axi Aruser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S01_AXI_ARUSER_WIDTH">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S01_AXI_WUSER_WIDTH</spirit:name>
      <spirit:displayName>C S01 Axi Wuser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S01_AXI_WUSER_WIDTH">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S01_AXI_RUSER_WIDTH</spirit:name>
      <spirit:displayName>C S01 Axi Ruser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S01_AXI_RUSER_WIDTH">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S01_AXI_BUSER_WIDTH</spirit:name>
      <spirit:displayName>C S01 Axi Buser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S01_AXI_BUSER_WIDTH">1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>axil_bram_fft2_v3.1</xilinx:displayName>
      <xilinx:coreRevision>14</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25d943c_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ad1477b_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cbd9d8e_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56023cf3_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@212a0fb3_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19467372_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49e847d1_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b1edff7_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73936856_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d362995_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a29d5eb_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d270f3_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24e8ded5_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dfdf6f3_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51f147d5_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38552e03_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72f5ca89_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@630ff76f_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bb5929e_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@607040d4_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1153ac50_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4493614_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71d093dc_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@555c0e2_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50b2a89_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e8de80d_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b26e45d_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a4ec84f_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60fca3c2_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d8a3f18_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67f2c5d3_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fecb394_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf8f969_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@686af4dc_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3585180a_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52441077_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@597180ec_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d907fb9_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a8ff16_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26513c4e_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2904c519_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b787eac_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5434e301_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@681b05e9_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@470c6bf2_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@439b7acf_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cf461ea_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e14ce76_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53dfa842_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73080267_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b169709_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9991234_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f2300ec_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@375d54c5_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79bf427d_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ab07d5f_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47668e85_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bb0febc_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62433d71_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aa4d971_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68149a0a_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b6a761_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b79bc1_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45542c6e_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68cc264a_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c1fc7cd_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bcfec91_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@757f0d1a_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9fa947b_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47031a13_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bbdbb0_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b5b793_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b3ae875_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a85caef_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bdfdee0_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7904775f_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a9b403d_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62a40d20_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67475b86_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@193d3fc0_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bf922a3_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51174346_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10d0cab0_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4467e6b3_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18231d0e_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79fb1ae1_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62c06c39_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d400ae_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ad89379_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50f5dec0_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@139400d7_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69e954f7_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71786cc5_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fb7dab1_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6056f2e1_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a0b83d_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@534a34dc_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4586364e_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f503304_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fc4d7ff_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25adb2fa_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cfdf0da_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7101e9e1_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42ddb5ed_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d82a793_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32cf33a6_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57eac59a_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73194749_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8bf8a79_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5190d099_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a8a6ad4_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3df9d86b_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ce2e4c8_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@134d48fc_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10b5b3f2_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29922ceb_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a80a959_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25d0d1d2_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53499535_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61d28cf1_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ccbd37b_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54688cb9_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52e101de_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5debd1e9_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@397d0c6_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@653ad442_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@367dc90f_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6279f911_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dfbb7d_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72cb34f6_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6443912e_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b10bbfe_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a9afef5_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51d2101e_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c6db518_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15d276e0_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21c60b33_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5009211b_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51502f8b_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5210f887_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ad48e_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@716d6214_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6efa09c9_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d36e925_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a080720_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27e9dfdd_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@279d2401_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e432fb5_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55f3b35_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ba2c51_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71f1264c_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3458ec50_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f066a63_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44c26156_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ebce1ce_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e9ac952_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4325c08d_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2782456b_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d6abbb8_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8d383a3_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5393fff8_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2334abcd_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2adb3653_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@140b8c35_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aee0b39_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4130ecb2_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@91c3c50_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@190c355d_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@459731a3_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d7da16c_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46ec36be_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@450f5023_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@775e5b6_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4098b90a_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76a2a7e1_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f105d8a_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68d02e81_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65baee07_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b6a0668_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6508509e_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23232e55_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7346b263_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4577e29_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bbc158c_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a7bfbb3_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eee9a5c_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d52e114_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8c04134_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55008e6_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf854a0_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@737da88_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bdb609f_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d3bbe7b_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3163d239_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@450f242f_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41c57734_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@433aaa18_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d8fd000_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@537aaf3e_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58536b4f_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f122dd0_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e5222db_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dbf57c1_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a72335f_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76520447_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11f160ec_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d3a1263_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14572f1a_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40f8f2c8_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17971127_ARCHIVE_LOCATION">/home/bici/Desktop/hardware-acceleration-of-matrix-convolution/ip_repo/axil_bram_fft2_3.1</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.ADDR_WIDTH" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="b4e39256"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="522767a5"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="cf92e1c0"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="ef2382c2"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="a2af0bf3"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
