--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf pin.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock osc
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btn_reset   |    6.395(R)|      SLOW  |   -1.945(R)|      FAST  |osc_BUFGP         |   0.000|
btn_shoot   |    5.294(R)|      SLOW  |   -0.951(R)|      FAST  |osc_BUFGP         |   0.000|
l_move      |   16.172(R)|      SLOW  |   -1.444(R)|      FAST  |osc_BUFGP         |   0.000|
r_move      |   16.785(R)|      SLOW  |   -0.987(R)|      FAST  |osc_BUFGP         |   0.000|
reset       |    4.943(R)|      SLOW  |   -0.525(R)|      FAST  |osc_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock osc to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
common<0>   |         7.118(R)|      SLOW  |         3.656(R)|      FAST  |osc_BUFGP         |   0.000|
common<1>   |         7.118(R)|      SLOW  |         3.656(R)|      FAST  |osc_BUFGP         |   0.000|
h_sync      |         7.324(R)|      SLOW  |         3.731(R)|      FAST  |osc_BUFGP         |   0.000|
rgb_out<0>  |         6.948(R)|      SLOW  |         3.557(R)|      FAST  |osc_BUFGP         |   0.000|
rgb_out<1>  |         7.132(R)|      SLOW  |         3.629(R)|      FAST  |osc_BUFGP         |   0.000|
rgb_out<2>  |         7.238(R)|      SLOW  |         3.715(R)|      FAST  |osc_BUFGP         |   0.000|
segm_out<0> |         8.037(R)|      SLOW  |         4.279(R)|      FAST  |osc_BUFGP         |   0.000|
segm_out<1> |         8.341(R)|      SLOW  |         4.495(R)|      FAST  |osc_BUFGP         |   0.000|
segm_out<2> |         7.990(R)|      SLOW  |         4.255(R)|      FAST  |osc_BUFGP         |   0.000|
segm_out<3> |         7.850(R)|      SLOW  |         4.141(R)|      FAST  |osc_BUFGP         |   0.000|
segm_out<4> |         7.943(R)|      SLOW  |         4.229(R)|      FAST  |osc_BUFGP         |   0.000|
segm_out<5> |         8.216(R)|      SLOW  |         4.362(R)|      FAST  |osc_BUFGP         |   0.000|
segm_out<6> |         8.332(R)|      SLOW  |         4.426(R)|      FAST  |osc_BUFGP         |   0.000|
v_sync      |         7.443(R)|      SLOW  |         3.806(R)|      FAST  |osc_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock osc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
osc            |   15.611|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Nov 08 05:57:30 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4564 MB



