{
    "files.associations": {
        "*.SystemVerilog": "systemverilog",
        "vector": "cpp",
        "iostream": "cpp",
        "__locale": "cpp",
        "ios": "cpp",
        "iterator": "cpp"
    }
}