{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 06 17:43:31 2025 " "Info: Processing started: Sun Apr 06 17:43:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa2380_maxv.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file aa2380_maxv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AA2380_MAXV " "Info: Found entity 1: AA2380_MAXV" {  } { { "AA2380_MAXV.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/AA2380_MAXV.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f00_testadc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file f00_testadc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 F00_TestADC " "Info: Found entity 1: F00_TestADC" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f20_emulateadcii.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f20_emulateadcii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F20_EmulateADCII-Behavioral " "Info: Found design unit 1: F20_EmulateADCII-Behavioral" {  } { { "F20_EmulateADCII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F20_EmulateADCII.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F20_EmulateADCII " "Info: Found entity 1: F20_EmulateADCII" {  } { { "F20_EmulateADCII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F20_EmulateADCII.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_f20ii.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test_f20ii.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Test_F20II " "Info: Found entity 1: Test_F20II" {  } { { "Test_F20II.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/Test_F20II.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f1_readadc_multimodes.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f1_readadc_multimodes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F1_readADC_multimodes-Behavioral " "Info: Found design unit 1: F1_readADC_multimodes-Behavioral" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 82 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F1_readADC_multimodes " "Info: Found entity 1: F1_readADC_multimodes" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f1_readadc_multimodestst.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f1_readadc_multimodestst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F1_readADC_multimodesTST-Behavioral " "Info: Found design unit 1: F1_readADC_multimodesTST-Behavioral" {  } { { "F1_readADC_multimodesTST.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodesTST.vhd" 76 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F1_readADC_multimodesTST " "Info: Found entity 1: F1_readADC_multimodesTST" {  } { { "F1_readADC_multimodesTST.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodesTST.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f20_emulateadc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f20_emulateadc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F20_EmulateADC-Behavioral " "Info: Found design unit 1: F20_EmulateADC-Behavioral" {  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F20_EmulateADC " "Info: Found entity 1: F20_EmulateADC" {  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f0_clockenable_beta2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f0_clockenable_beta2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F0_ClockEnable_BETA2-DESCRIPTION " "Info: Found design unit 1: F0_ClockEnable_BETA2-DESCRIPTION" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F0_ClockEnable_BETA2 " "Info: Found entity 1: F0_ClockEnable_BETA2" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_multimodes_extclockenable.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test_multimodes_extclockenable.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TEST_Multimodes_ExtClockEnable " "Info: Found entity 1: TEST_Multimodes_ExtClockEnable" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f1_readadcmulti_extclk.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f1_readadcmulti_extclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F1_readADCmulti_ExtClk-Behavioral " "Info: Found design unit 1: F1_readADCmulti_ExtClk-Behavioral" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 73 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F1_readADCmulti_ExtClk " "Info: Found entity 1: F1_readADCmulti_ExtClk" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constval.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file constval.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constval-SYN " "Info: Found design unit 1: constval-SYN" {  } { { "CONSTVAL.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/CONSTVAL.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CONSTVAL " "Info: Found entity 1: CONSTVAL" {  } { { "CONSTVAL.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/CONSTVAL.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_clocks_modules.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test_clocks_modules.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TEST_Clocks_Modules " "Info: Found entity 1: TEST_Clocks_Modules" {  } { { "TEST_Clocks_Modules.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/TEST_Clocks_Modules.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f7_readyii.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f7_readyii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F7_ReadyII-Behavioral " "Info: Found design unit 1: F7_ReadyII-Behavioral" {  } { { "F7_ReadyII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F7_ReadyII.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F7_ReadyII " "Info: Found entity 1: F7_ReadyII" {  } { { "F7_ReadyII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F7_ReadyII.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4lanesrxtx.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4lanesrxtx.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4LanesRXTX " "Info: Found entity 1: 4LanesRXTX" {  } { { "4LanesRXTX.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/4LanesRXTX.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimalcounter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decimalcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecimalCounter-Behavioral " "Info: Found design unit 1: DecimalCounter-Behavioral" {  } { { "DecimalCounter.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/DecimalCounter.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DecimalCounter " "Info: Found entity 1: DecimalCounter" {  } { { "DecimalCounter.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/DecimalCounter.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_in_out_test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file spi_in_out_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_in_out_test " "Info: Found entity 1: SPI_in_out_test" {  } { { "SPI_in_out_test.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/SPI_in_out_test.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_by_64.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file divider_by_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider_by_64-Behavioral " "Info: Found design unit 1: divider_by_64-Behavioral" {  } { { "divider_by_64.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/divider_by_64.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 divider_by_64 " "Info: Found entity 1: divider_by_64" {  } { { "divider_by_64.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/divider_by_64.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f0_ctrl_encoder_e.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f0_ctrl_encoder_e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F0_ctrl_encoder_E-select_mode " "Info: Found design unit 1: F0_ctrl_encoder_E-select_mode" {  } { { "F0_ctrl_encoder_E.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ctrl_encoder_E.vhd" 67 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F0_ctrl_encoder_E " "Info: Found entity 1: F0_ctrl_encoder_E" {  } { { "F0_ctrl_encoder_E.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ctrl_encoder_E.vhd" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulseonchange.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pulseonchange.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseOnChange-Behavioral " "Info: Found design unit 1: PulseOnChange-Behavioral" {  } { { "PulseOnChange.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/PulseOnChange.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PulseOnChange " "Info: Found entity 1: PulseOnChange" {  } { { "PulseOnChange.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/PulseOnChange.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPI_in_out_test " "Info: Elaborating entity \"SPI_in_out_test\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "spi_slave.vhd 2 1 " "Warning: Using design file spi_slave.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_slave-behavioural " "Info: Found design unit 1: spi_slave-behavioural" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Info: Found entity 1: spi_slave" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:inst1 " "Info: Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:inst1\"" {  } { { "SPI_in_out_test.bdf" "inst1" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/SPI_in_out_test.bdf" { { 80 1192 1440 240 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cpha spi_slave.vhd(26) " "Warning (10540): VHDL Signal Declaration warning at spi_slave.vhd(26): used explicit default value for signal \"cpha\" because signal was never assigned a value" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cpol spi_slave.vhd(27) " "Warning (10540): VHDL Signal Declaration warning at spi_slave.vhd(27): used explicit default value for signal \"cpol\" because signal was never assigned a value" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slave.vhd(49) " "Warning (10492): VHDL Process Statement warning at spi_slave.vhd(49): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpha spi_slave.vhd(50) " "Warning (10492): VHDL Process Statement warning at spi_slave.vhd(50): signal \"cpha\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpha spi_slave.vhd(63) " "Warning (10492): VHDL Process Statement warning at spi_slave.vhd(63): signal \"cpha\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_counter spi_slave.vhd(66) " "Warning (10492): VHDL Process Statement warning at spi_slave.vhd(66): signal \"bit_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "TRUE spi_slave.vhd(66) " "Warning (10620): VHDL warning at spi_slave.vhd(66): comparison between unequal length operands always returns TRUE" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 66 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rxBuffer spi_slave.vhd(81) " "Warning (10492): VHDL Process Statement warning at spi_slave.vhd(81): signal \"rxBuffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx spi_slave.vhd(88) " "Warning (10492): VHDL Process Statement warning at spi_slave.vhd(88): signal \"tx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_counter spi_slave.vhd(89) " "Warning (10492): VHDL Process Statement warning at spi_slave.vhd(89): signal \"bit_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rx spi_slave.vhd(59) " "Warning (10631): VHDL Process Statement warning at spi_slave.vhd(59): inferring latch(es) for signal or variable \"rx\", which holds its previous value in one or more paths through the process" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[0\] spi_slave.vhd(59) " "Info (10041): Inferred latch for \"rx\[0\]\" at spi_slave.vhd(59)" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[1\] spi_slave.vhd(59) " "Info (10041): Inferred latch for \"rx\[1\]\" at spi_slave.vhd(59)" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[2\] spi_slave.vhd(59) " "Info (10041): Inferred latch for \"rx\[2\]\" at spi_slave.vhd(59)" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[3\] spi_slave.vhd(59) " "Info (10041): Inferred latch for \"rx\[3\]\" at spi_slave.vhd(59)" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[4\] spi_slave.vhd(59) " "Info (10041): Inferred latch for \"rx\[4\]\" at spi_slave.vhd(59)" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[5\] spi_slave.vhd(59) " "Info (10041): Inferred latch for \"rx\[5\]\" at spi_slave.vhd(59)" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[6\] spi_slave.vhd(59) " "Info (10041): Inferred latch for \"rx\[6\]\" at spi_slave.vhd(59)" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[7\] spi_slave.vhd(59) " "Info (10041): Inferred latch for \"rx\[7\]\" at spi_slave.vhd(59)" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[8\] spi_slave.vhd(59) " "Info (10041): Inferred latch for \"rx\[8\]\" at spi_slave.vhd(59)" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[9\] spi_slave.vhd(59) " "Info (10041): Inferred latch for \"rx\[9\]\" at spi_slave.vhd(59)" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[10\] spi_slave.vhd(59) " "Info (10041): Inferred latch for \"rx\[10\]\" at spi_slave.vhd(59)" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[11\] spi_slave.vhd(59) " "Info (10041): Inferred latch for \"rx\[11\]\" at spi_slave.vhd(59)" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[12\] spi_slave.vhd(59) " "Info (10041): Inferred latch for \"rx\[12\]\" at spi_slave.vhd(59)" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[13\] spi_slave.vhd(59) " "Info (10041): Inferred latch for \"rx\[13\]\" at spi_slave.vhd(59)" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[14\] spi_slave.vhd(59) " "Info (10041): Inferred latch for \"rx\[14\]\" at spi_slave.vhd(59)" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[15\] spi_slave.vhd(59) " "Info (10041): Inferred latch for \"rx\[15\]\" at spi_slave.vhd(59)" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[16\] spi_slave.vhd(59) " "Info (10041): Inferred latch for \"rx\[16\]\" at spi_slave.vhd(59)" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[17\] spi_slave.vhd(59) " "Info (10041): Inferred latch for \"rx\[17\]\" at spi_slave.vhd(59)" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[18\] spi_slave.vhd(59) " "Info (10041): Inferred latch for \"rx\[18\]\" at spi_slave.vhd(59)" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[19\] spi_slave.vhd(59) " "Info (10041): Inferred latch for \"rx\[19\]\" at spi_slave.vhd(59)" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[20\] spi_slave.vhd(59) " "Info (10041): Inferred latch for \"rx\[20\]\" at spi_slave.vhd(59)" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[21\] spi_slave.vhd(59) " "Info (10041): Inferred latch for \"rx\[21\]\" at spi_slave.vhd(59)" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[22\] spi_slave.vhd(59) " "Info (10041): Inferred latch for \"rx\[22\]\" at spi_slave.vhd(59)" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[23\] spi_slave.vhd(59) " "Info (10041): Inferred latch for \"rx\[23\]\" at spi_slave.vhd(59)" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "spi_master.vhd 2 1 " "Warning: Using design file spi_master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-behavioural " "Info: Found design unit 1: spi_master-behavioural" {  } { { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Info: Found entity 1: spi_master" {  } { { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master spi_master:inst " "Info: Elaborating entity \"spi_master\" for hierarchy \"spi_master:inst\"" {  } { { "SPI_in_out_test.bdf" "inst" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/SPI_in_out_test.bdf" { { 96 224 472 256 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PulseOnChange PulseOnChange:inst2 " "Info: Elaborating entity \"PulseOnChange\" for hierarchy \"PulseOnChange:inst2\"" {  } { { "SPI_in_out_test.bdf" "inst2" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/SPI_in_out_test.bdf" { { 272 256 424 368 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "spi_master:inst\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"spi_master:inst\|Add0\"" {  } { { "spi_master.vhd" "Add0" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 73 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "spi_master:inst\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"spi_master:inst\|Add1\"" {  } { { "spi_master.vhd" "Add1" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 89 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "spi_master:inst\|Add2 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"spi_master:inst\|Add2\"" {  } { { "spi_master.vhd" "Add2" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 98 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_master:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"spi_master:inst\|lpm_add_sub:Add0\"" {  } { { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 73 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_master:inst\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"spi_master:inst\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 73 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_master:inst\|lpm_add_sub:Add0\|addcore:adder spi_master:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"spi_master:inst\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"spi_master:inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 73 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_master:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node spi_master:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"spi_master:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"spi_master:inst\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 73 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_master:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node spi_master:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"spi_master:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"spi_master:inst\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 73 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_master:inst\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs spi_master:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"spi_master:inst\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"spi_master:inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 73 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_master:inst\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs spi_master:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"spi_master:inst\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"spi_master:inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } } { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 73 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_master:inst\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"spi_master:inst\|lpm_add_sub:Add1\"" {  } { { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 89 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_master:inst\|lpm_add_sub:Add1 " "Info: Instantiated megafunction \"spi_master:inst\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Info: Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 89 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_master:inst\|lpm_add_sub:Add1\|addcore:adder spi_master:inst\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"spi_master:inst\|lpm_add_sub:Add1\|addcore:adder\", which is child of megafunction instantiation \"spi_master:inst\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 89 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_master:inst\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node spi_master:inst\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"spi_master:inst\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"spi_master:inst\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 89 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_master:inst\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node spi_master:inst\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"spi_master:inst\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"spi_master:inst\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 89 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_master:inst\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs spi_master:inst\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"spi_master:inst\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"spi_master:inst\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 89 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_master:inst\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"spi_master:inst\|lpm_add_sub:Add2\"" {  } { { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 98 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_master:inst\|lpm_add_sub:Add2 " "Info: Instantiated megafunction \"spi_master:inst\|lpm_add_sub:Add2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Info: Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 98 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_master:inst\|lpm_add_sub:Add2\|addcore:adder spi_master:inst\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"spi_master:inst\|lpm_add_sub:Add2\|addcore:adder\", which is child of megafunction instantiation \"spi_master:inst\|lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 98 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_master:inst\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:oflow_node spi_master:inst\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"spi_master:inst\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"spi_master:inst\|lpm_add_sub:Add2\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 98 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_master:inst\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node spi_master:inst\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"spi_master:inst\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"spi_master:inst\|lpm_add_sub:Add2\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 98 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_master:inst\|lpm_add_sub:Add2\|altshift:result_ext_latency_ffs spi_master:inst\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"spi_master:inst\|lpm_add_sub:Add2\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"spi_master:inst\|lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 98 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 13 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 06 17:43:32 2025 " "Info: Processing ended: Sun Apr 06 17:43:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
