[
    "1",
    "ROBERT L. BOYLESTAD LOUIS NASHELSKY  \n<!-- image -->",
    "- 1 Semiconductor Diodes W = QV , 1 eV = 1.6 * 10 -19 J, I D = I s ( e VD nVT &gt; -1), VT = kT q &gt; , T K = T C + 273 , ¬∞ k = 1.38 * 10 -23 J/K, VK /H11061 0.7 V (Si), VK /H11061 0.3 V(Ge), VK /H11061 1.2 V (GaAs), RD = VD ID &gt; , r d = 26 mV &gt; I D , r av = ùö´ Vd &gt; ùö´ I d ‚à£ pt. to pt. , PD = VD I D , TC = ( ùö´ VZ &gt; VZ ) &gt; ( T 1 -T 0 ) * 100% &gt; ¬∞ C\n- 2 Diode Applications Silicon: VK /H11061 0.7 V, germanium: VK /H11061 0.3 V, GaAs: VK /H11061 1.2 V; half-wave: V dc = 0.318 Vm ; full-wave: V dc = 0.636 Vm\n- 3 Bipolar Junction Transistors I E = I C + I B , I C = I C majority + I CO minority , I C /H11061 I E , VBE = 0.7 V, a dc = I C &gt; I E , I C = a I E + I CBO , a ac = ùö´ I C &gt; ùö´ I E , I CEO = I CBO &gt; (1 -a ), b dc = I C &gt; I B , b ac = ùö´ I C &gt; ùö´ I B , a = b b &gt; ( + 1), b = a &gt; (1 -a ), I C = b I B , I E = ( b + 1) I B , PC max = VCEIC\n- 4 DC Biasing-BJTs n general: I VBE = 0.7 V, I C /H11061 I E , I C = b I B ; fixed-bias: I B = ( VCC -VBE ) &gt; RB VCE , = VCC -I CRC , I C sat = VCC RC &gt; ; emitter-stabilized: I B = ( VCC -VBE ) ( &gt; RB + ( b + 1) RE ), Ri = ( b + 1) RE , VCE = VCC -I C RC ( + RE ), I C sat = VCC &gt; ( RC + RE ); voltage-divider: exact: R Th = R 1 /H20648 R 2 , E Th = R VCC 2 &gt; ( R 1 + R 2 ), I B = ( E Th -VBE ) ( &gt; R Th + ( b + 1) RE ), VCE = VCC -I C RC ( + RE ), approximate: b RE √ö 10 R 2 , VB = R VCC 2 &gt; ( R 1 + R 2 ), VE = VB -VBE , I C /H11061 I E = VE &gt; RE ; voltage-feedback: I B = ( VCC -VBE ) &gt; ( RB + b ( RC + RE )); common-base: I B = ( VEE -VBE ) &gt; RE ; switching transistors:   on t = t r + t d , t off = t s + t f ; stability:   ( S I CO ) = ùö´ I C &gt; ùö´ I CO ; fixed-bias:   ( S I CO ) = b + 1; emitter-bias:   ( S I CO ) = ( b + 1)(1 + RB &gt; RE ) (1 &gt; + b + RB &gt; RE ); voltage-divider:   ( S I CO ) = ( b + 1)(1 + R Th &gt; RE ) (1 &gt; + b + R Th &gt; RE ); feedback-bias:   ( S I CO ) = ( b + 1)(1 + RB RC &gt; ) (1 &gt; + b + RB RC &gt; ), S VBE ( ) = ùö´ I C &gt; ùö´ VBE ; fixed-bias:   ( S VBE ) = -b &gt; RB ; emitter-bias:   ( S VBE ) = -b &gt; ( RB + ( b + 1) RE ); voltage-divider:   ( S VBE ) = -b &gt; ( R Th + ( b + 1) RE ); feedback bias:   ( S VBE ) = -b &gt; ( RB + ( b + 1) RC ), S ( b ) = ùö´ I C &gt; ùö´ b ; fixed-bias:   ( S b ) = I C 1 &gt; b 1 ; emitter-bias:   ( S b ) = I C 1 (1 + RB RE &gt; ) &gt; ( b 1 (1 + b 2 + RB RE &gt; )); voltage-divider:   ( S b ) = I C 1 (1 + R Th &gt; RE ) &gt; ( b 1 (1 + b 2 + R Th &gt; RE )); feedback-bias:   ( S b ) = I C 1 (1 + RB &gt; RC ) &gt; ( b 1 (1 + b 2 + RB &gt; RC )), ùö´ I C = S I CO ( ) ùö´ I CO + S VBE ( ) ùö´ VBE + S ( b ) ùö´ b\n- 5 BJT AC Analysis r e = 26 mV &gt; I E ; CE fixed-bias: Zi /H11061 b r e , Zo /H11061 RC , Av = -RC re &gt; ; voltage-divider bias: Zi = R 1 /H20648 R 2 /H20648 b r e , Zo /H11061 RC , Av = -RC re &gt; ; CE emitter-bias: Zi /H11061 RB /H20648 b RE , Zo /H11061 RC , Av /H11061 -RC RE &gt; ; emitter-follower: Zi /H11061 RB /H20648 b RE , Zo /H11061 r e , Av /H11061 1; common-base: Zi /H11061 RE /H20648 r e , Zo /H11061 RC , Av /H11061 RC re &gt; ; collector feedback: Zi /H11061 r e &gt; (1 &gt; b + RC RF &gt; ), Zo /H11061 RC /H20648 RF , Av = -RC re &gt; ; collector dc feedback: Zi /H11061 RF 1 /H20648 b r e , Zo /H11061 RC /H20648 RF 2 , Av = -( RF 2 /H20648 RC ) &gt; r e ; effect of load impedance: Av = RLAv NL &gt; ( RL + Ro ), Ai = -Av Z i &gt; RL ; effect of source impedance: Vi = Ri V s &gt; ( Ri + Rs ), Av s = Ri A v NL &gt; ( Ri + Rs ), I s = Vs &gt; ( Rs + Ri ); combined effect of load and source impedance: Av = RLAv NL &gt; ( RL + Ro ), Av s = ( Ri &gt; ( Ri + Rs ))( RL &gt; ( RL + Ro )) Av NL , Ai = -Av R i &gt; RL , Ai s = -Av s ( Rs + Ri ) &gt; RL ; cascode connection: Av = Av A v 1 2 ; Darlington connection: b D = b b 1 2 ; emitter-follower configuration: I B = ( VCC -VBE ) &gt; ( RB + b DRE ), I C /H11061 I E /H11061 b DI B , Zi = RB /H20648 b b 1 2 RE , Ai = b DRB &gt; ( RB + b DRE ), Av /H11061 1, Zo = r e 1 &gt; b 2 + r e 2 ; basic amplifier configuration: Zi = R 1 /H20648 R 2 /H20648 Zi ‚Ä≤ , Zi ‚Ä≤ = b 1 ( r e 1 + b 2 r e 2 ), Ai = b D R ( 1 /H20648 R 2 ) &gt; ( R 1 /H20648 R 2 + Zi ‚Ä≤ ), Av = b DRC Zi &gt; ‚Ä≤ , Zo = RC /H20648 r o 2 ; feedback pair: I B 1 = ( VCC -VBE 1 ) ( &gt; RB + b b 1 2 RC ), Zi = RB /H20648 Zi ‚Ä≤ , Zi ‚Ä≤ = b 1 r e 1 + b b 1 2 RC , Ai = -b b 1 2 RB &gt; ( RB + b b 1 2 RC ) Av = b 2 RC &gt; ( r e + b 2 RC ) /H11061 1, Zo /H11061 r e 1 &gt; b 2 .\n- 6 Field-Effect Transistors I G = 0 A, I D = I DSS (1 -VGS &gt; VP ) 2 , I D = I S , VGS = VP (1 -2 I D &gt; I DSS ), I D = I DSS &gt; 4 (if VGS = VP &gt; 2), I D = I DSS &gt; 2 (if VGS /H11061 0.3 VP ), PD = VDSID , r d = r o &gt; (1 -VGS &gt; VP ) 2 ; MOSFET: I D = k VGS ( -VT ) 2 , k = I D (on) &gt; ( VGS (on) -VT ) 2\n- 7 FET Biasing Fixed-bias: VGS = -VGG , VDS = VDD -I DRD ; self-bias: VGS = -I DRS , VDS = VDD -I D RS ( + RD ), VS = I DRS ; voltage-divider: VG = R VDD 2 &gt; ( R 1 + R 2 ), VGS = VG -I D R S , VDS = VDD -I D RD ( + RS ); common-gate configuration: VGS = VSS -I DRS , VDS = VDD + VSS -I D RD ( + RS ); special case: VGSQ = 0 V IIQ : = I DSS , VDS = VDD -I DRD , VD = VDS , VS = 0 V. enhancement-type MOSFET: I D = k VGS ( -VGS (Th) ) 2 , k = I D (on) &gt; ( VGS (on) -VGS (Th) ) 2 ; feedback bias: VDS = VGS , VGS = VDD -I DRD ; voltage-divider: VG = R VDD 2 &gt; ( R 1 + R 2 ), VGS = VG -I DRS ; universal curve: m = 0 VP 0 &gt; I DSS R S , M = m * VG &gt; 0 VP 0 , VG = R VDD 2 &gt; ( R 1 + R 2 )\n- 8 FET Amplifiers gm = y fs = ùö´ I D &gt; ùö´ VGS , gm 0 = 2 I DSS &gt; ‚à£ VP ‚à£ , gm = gm 0 (1 -VGS &gt; VP ), gm = gm 0 1 I D I DSS &gt; , r d = 1 &gt; y os = ùö´ VDS &gt; ùö´ I D VGS 0 = constant ; fixed-bias: Zi = RG , Zo /H11061 RD , Av = -gmRD ; self-bias (bypassed   s  ): R Zi = RG , Zo /H11061 RD , Av = -gmRD ; self-bias (unbypassed   s  ): R Zi = RG , Zo = RD , Av /H11061 -gmRD &gt; (1 + gmRs ); voltage-divider bias: Zi = R 1 /H20648 R 2 , Zo = RD , Av = -gmRD ; source follower: Zi = RG , Zo = RS /H20648 1 &gt; gm , Av /H11061 gmRS &gt; (1 + gmRS ); common-gate: Zi = RS /H20648 1 &gt; gm , Zo /H11061 RD , Av = gmRD ; enhancement-type MOSFETs: gm = 2 k VGS Q ( -VGS (Th) ); drain-feedback configuration: Zi /H11061 RF &gt; (1 + gmRD ), Zo /H11061 RD , Av /H11061 -gmRD ; voltage-divider bias: Zi = R 1 /H20648 R 2 , Zo /H11061 RD , Av /H11061 -gmRD .  \n9 BJT and JFET Frequency Response log e a = 2.3 log 10 a ,   log 10 1 = 0,   log 10 a &gt; b = log 10 a -log 10 b ,   log 10 1 &gt; b = -log 10 b , log 10 ab = log 10 a + log 10 b , G dB = 10 log 10 P 2 &gt; P 1 , G dBm = 10 log 10 P 2 &gt; 1 mW 600 ‚à£ ùõÄ , G dB = 20 log 10 V 2 &gt; V 1 , GdBT = GdB 1 + GdB 2 + g + GdBn PoHPF = 0.5 Po mid ,   BW = f 1 -f 2 ; low frequency (BJT): f L S = 1 2 &gt; p ( Rs + Ri ) Cs , f L C = 1 2 &gt; p ( Ro + RL CC ) , f L E = 1 2 &gt; p ReCE , Re = RE /H20648 ( Rs ‚Ä≤ &gt; b + r e ), Rs ‚Ä≤ = Rs /H20648 R 1 /H20648 R 2 , FET: f L G = 1 2 &gt; p ( R sig + Ri ) CG , f L C = 1 2 &gt; p ( Ro + RL CC ) , f LS = 1 2 &gt; p Req C S , Req = RS /H20648 1 &gt; gm r d ( /H11061 ‚àû ùõÄ ); Miller effect: CM i = (1 -Av ) Cf , CM o = (1 -1 &gt; Av ) Cf ; high frequency (BJT): f H i = 1 &gt; 2 p R Th i Ci , R Th i = Rs /H20648 R 1 /H20648 R 2 /H20648 Ri , Ci = Cw i + Cbe + (1 -Av ) Cbc , f H o = 1 2 &gt; p R Th o Co , R Th o = RC /H20648 RL /H20648 r o , Co = CW o + Cce + CM o , f b /H11061 1 2 &gt; pb mid r e ( Cbe + Cbc ), f T = b mid f b ; FET: f H i = 1 2 &gt; p R Th i Ci , R Th i = R sig /H20648 RG , Ci = CW i + Cgs + CM i , CMi = (1 -Av ) Cgd f H o = 1 &gt; 2 p R Th o Co , R Th o = RD /H20648 RL /H20648 r d , Co = CW o + Cds + CM o ; CMO = (1 -1 &gt; Av ) Cgd ; multistage: f ‚Ä≤ 1 = f 1 &gt; 2 2 1 &gt; n -1, f ‚Ä≤ 2 = ( 2 2 1 &gt; n -1) f 2 ; square-wave testing: f H i = 0.35 &gt; t r , % tilt = P % = (( V -V ‚Ä≤ ) &gt; V ) * 100%, f L o = (P &gt; p ) f s  \n- 10 Operational Amplifiers CMRR = Ad &gt; Ac ;   CMRR(log) = 20 log 10 ( Ad &gt; Ac) ; constant-gain multiplier: Vo &gt; V 1 = -Rf &gt; R 1 ; noninverting amplifier: Vo &gt; V 1 = 1 + Rf &gt; R 1 ; unity follower: Vo = V 1 ; summing amplifier: Vo = -[( Rf &gt; R 1 ) V 1 + ( Rf &gt; R 2 ) V 2 + ( Rf &gt; R 3 ) V 3 ]; integrator: v o ( ) t = -(1 &gt; R C 1 1 ) 1 v dt 1\n- 11 Op-Amp Applications Constant-gain multiplier: A = -Rf &gt; R 1 ; noninverting: A = 1 + Rf &gt; R 1 : voltage summing: Vo = -[( Rf &gt; R 1 ) V 1 + ( Rf &gt; R 2 ) V 2 + ( Rf &gt; R 3 ) V 3 ]; high-pass active filter: f oL = 1 2 &gt; p R C 1 1 ; low-pass active filter: f oH = 1 2 &gt; p R C 1 1",
    "Power in:  \nPi = VCCICQ  \npower out:  \nPo = VCEIC = I 2 CRC = VCE 2 &gt; RC rms  \n= VCEIC &gt; 2 = ( I 2 C &gt; 2) RC = VCE 2 &gt; (2 RC ) peak  \n= VCEIC &gt; 8 = ( I 2 C &gt; 8) RC = VCE 2 &gt; (8 RC ) peak to peak @ @  \nfficiency:   % e h = ( Po &gt; Pi ) * 100%; maximum effi  ciency: Class A, series-fed = 25%; Class A, transformer-coupled = 50%; Class B, push-pull = 78.5%; transformer relations: V 2 &gt; V 1 = N 2 &gt; N 1 = I 1 &gt; I 2 , R 2 = ( N 2 &gt; N 1 ) 2 R 1 ; power output: Po = [( VCE max -VCE min ) ( I C max -I C min )] &gt; 8; class B power amplifi  er: Pi = VCC 3 (2 &gt; p ) I peak 4 ; Po = VL 2 (peak) &gt; (2 RL ); % h = ( p &gt; 4) 3 VL (peak) &gt; VCC 4 * 100%; PQ = P Q 2 &gt; 2 = ( Pi -Po ) &gt; 2;  maximum Po = VCC 2 &gt; 2 RL ; maximum Pi = 2 VCC 2 &gt; p RL ; maximum P Q 2 = 2 VCC 2 &gt; p 2 RL ; % total harmonic distortion (% THD) = 2 D 2 2 + D 2 3 + D 2 4 + g * 100%; heat-sink: TJ = PD JA u + TA , u JA = 40 C/W    (free air); ¬∞ PD = ( TJ -TA ) &gt; ( u JC + u CS + u SA )  \n- 13 Linear-Digital ICs Ladder network: Vo = [( D 0 * 2 0 + D 1 * 2 1 + D 2 * 2 2 + g + Dn * 2 ) n &gt; 2 ] n V ref ; 555 oscillator: f = 1.44( RA + 2 RB C ) ; 555 monostable: T high = 1.1 RAC ; VCO: f o = (2 &gt; R C 1 1 )[( V + -VC ) &gt; V + ]; phaselocked loop (PLL): f o = 0.3 &gt; R C 1 1 , f L = { 8 f o &gt; V fC , = { (1 &gt; 2 p ) 2 2 p f L &gt; (3.6 * 10 3 ) C 2\n- 14 Feedback and Oscillator Circuits Af = A &gt; (1 + b A ); series feedback; Zif = Zi (1 + b A ); shunt feedback: Zif = Zi &gt; (1 + b A ); voltage feedback: Zof = Zo &gt; (1 + b A ); current feedback; Zof = Zo (1 + b A ); gain stability: dAf &gt; Af = 1 ( 1 &gt; ‚à£ + b A ‚à£ )( dA A &gt; ); oscillator; b A = 1; phase shift: f = 1 2 &gt; p RC 1 6, b = 1 29, &gt; A 7 29; FET phase shift: ‚à£ A ‚à£ = gmRL , RL = RDrd &gt; ( RD + r d ); transistor phase shift: f = (1 &gt; 2 p RC )[1 &gt; 2 6 + 4( RC &gt; R )], hfe 7 23 + 29( RC R &gt; ) + 4( R RC &gt; ); Wien bridge: R 3 &gt; R 4 = R 1 &gt; R 2 + C 2 &gt; C 1 , f o = 1 2 &gt; p 1 R C R C 1 1 2 2 ; tuned: f o = 1 2 &gt; p 1 LC eq , C eq = C C 1 2 &gt; ( C 1 + C 2 ), Hartley: L eq = L 1 + L 2 + 2 M fo , = 1 2 &gt; p 1 L eq C\n- 15 Power Supplies (Voltage Regulators) Filters: r = Vr (rms) &gt; V dc * 100%, V.R. = ( VNL -VFL) VFL &gt; * 100%, V dc = Vm -Vr (p p) @ &gt; 2, Vr (rms) = Vr (p p) @ &gt; 2 1 3, Vr (rms) /H11061 ( I dc &gt; 4 1 3)( V dc &gt; Vm ); full-wave, light load Vr (rms) = 2.4 I dc &gt; C V , dc = Vm -4.17 I dc &gt; C r , = (2.4 I dc CV dc ) * 100% = 2.4 &gt; RLC * 100%, I peak = T T &gt; 1 * I dc ; RC filter: V ‚Ä≤ dc = RL V dc &gt; ( R + RL ), XC = 2.653 &gt; C (half wave), @ XC = 1.326 &gt; C (full @ wave), Vr ‚Ä≤ (rms) = ( XC &gt; 2 R 2 + XC 2 ); regulators: IR = ( I NL -I FL ) &gt; I FL * 100%, VL = VZ (1 + R 1 &gt; R 2 ), Vo = V ref (1 + R 2 &gt; R 1 ) + I adj R 2\n- 16 Other Two-Terminal Devices Varactor diode: CT = C (0) &gt; (1 + ‚à£ Vr &gt; VT ‚à£ ) n , TC C = ( ùö´ C Co T &gt; ( 1 -T 0 ) ) * 100%; photodiode: W = hf , l = v &gt; f , 1 lm = 1.496 * 10 -10 W, 1 √Ö = 10 -10 m, 1 fc = 1 lm &gt; ft 2 = 1.609 * 10 -9 W m 2 &gt;\n- 17 pnpn and Other Devices Diac: VBR 1 = VBR 2 { 0.1 VBR 2 UJT: RBB = ( RB 1 + RB 2 ) ‚à£ I E = 0 , VR B 1 = h VBB IE ‚à£ = 0 , h = RB 1 &gt; ( RB 1 + RB 2 ) ‚à£ I E = 0 , VP = h VBB + VD ; phototransistor: I C /H11061 hfe I l ; PUT: h = RB 1 &gt; ( RB 1 + RB 2 ), VP = h VBB + VD"
]