

================================================================
== Vitis HLS Report for 'inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2'
================================================================
* Date:           Mon Jan 23 11:32:46 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        inverse_matrix_se
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.144 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      108|      108|  1.080 us|  1.080 us|  108|  108|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_87_1_VITIS_LOOP_88_2  |      106|      106|         8|          1|          1|   100|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     97|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|      68|     54|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|     259|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     327|    328|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+----+----+-----+
    |mul_4ns_6ns_9_1_1_U2   |mul_4ns_6ns_9_1_1   |        0|   0|   0|  23|    0|
    |urem_4ns_4ns_4_8_1_U1  |urem_4ns_4ns_4_8_1  |        0|   0|  68|  31|    0|
    +-----------------------+--------------------+---------+----+----+----+-----+
    |Total                  |                    |        0|   0|  68|  54|    0|
    +-----------------------+--------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln87_1_fu_154_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln87_fu_166_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln88_fu_222_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln95_1_fu_276_p2              |         +|   0|  0|  13|           6|           6|
    |add_ln95_fu_267_p2                |         +|   0|  0|  13|           6|           6|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln87_fu_148_p2               |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln88_fu_172_p2               |      icmp|   0|  0|   9|           4|           4|
    |select_ln87_1_fu_186_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln87_fu_178_p3             |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  97|          43|          34|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |INPUT_STREAM_TDATA_blk_n              |   9|          2|    1|          2|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_j_load               |   9|          2|    4|          8|
    |i_fu_78                               |   9|          2|    4|          8|
    |indvar_flatten_fu_82                  |   9|          2|    7|         14|
    |j_fu_74                               |   9|          2|    4|          8|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   33|         66|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |i_fu_78                           |   4|   0|    4|          0|
    |indvar_flatten_fu_82              |   7|   0|    7|          0|
    |j_fu_74                           |   4|   0|    4|          0|
    |select_ln87_reg_318               |   4|   0|    4|          0|
    |tmp_data_V_reg_332                |  32|   0|   32|          0|
    |tmp_reg_328                       |   1|   0|    1|          0|
    |select_ln87_reg_318               |  64|  32|    4|          0|
    |tmp_data_V_reg_332                |  64|  32|   32|          0|
    |tmp_reg_328                       |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 259|  96|  104|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2|  return value|
|INPUT_STREAM_TVALID  |   in|    1|        axis|                                               INPUT_STREAM_V_data_V|       pointer|
|INPUT_STREAM_TDATA   |   in|   32|        axis|                                               INPUT_STREAM_V_data_V|       pointer|
|in_r_address0        |  out|    6|   ap_memory|                                                                in_r|         array|
|in_r_ce0             |  out|    1|   ap_memory|                                                                in_r|         array|
|in_r_we0             |  out|    1|   ap_memory|                                                                in_r|         array|
|in_r_d0              |  out|   32|   ap_memory|                                                                in_r|         array|
|in_1_address0        |  out|    6|   ap_memory|                                                                in_1|         array|
|in_1_ce0             |  out|    1|   ap_memory|                                                                in_1|         array|
|in_1_we0             |  out|    1|   ap_memory|                                                                in_1|         array|
|in_1_d0              |  out|   32|   ap_memory|                                                                in_1|         array|
|INPUT_STREAM_TREADY  |  out|    1|        axis|                                               INPUT_STREAM_V_dest_V|       pointer|
|INPUT_STREAM_TDEST   |   in|    5|        axis|                                               INPUT_STREAM_V_dest_V|       pointer|
|INPUT_STREAM_TKEEP   |   in|    4|        axis|                                               INPUT_STREAM_V_keep_V|       pointer|
|INPUT_STREAM_TSTRB   |   in|    4|        axis|                                               INPUT_STREAM_V_strb_V|       pointer|
|INPUT_STREAM_TUSER   |   in|    4|        axis|                                               INPUT_STREAM_V_user_V|       pointer|
|INPUT_STREAM_TLAST   |   in|    1|        axis|                                               INPUT_STREAM_V_last_V|       pointer|
|INPUT_STREAM_TID     |   in|    5|        axis|                                                 INPUT_STREAM_V_id_V|       pointer|
+---------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

