// Seed: 2951479918
module module_0 (
    input tri0  id_0,
    input uwire id_1,
    input tri0  id_2,
    input wire  id_3,
    input uwire id_4,
    input tri0  id_5,
    input tri1  id_6,
    inout tri0  id_7
);
  assign id_7 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd82
) (
    input uwire _id_0,
    inout wire id_1,
    input tri1 id_2,
    output wire id_3,
    output wire id_4,
    output logic id_5,
    input supply1 id_6,
    input tri0 id_7,
    output supply1 id_8,
    input wor id_9,
    input wor id_10,
    output tri0 id_11
);
  wire [id_0 : 1] id_13;
  assign id_8 = -1;
  always @(posedge -1 or posedge 1) id_5 = id_9;
  module_0 modCall_1 (
      id_9,
      id_1,
      id_9,
      id_10,
      id_6,
      id_7,
      id_9,
      id_1
  );
endmodule
