============================================================
   Tang Dynasty, V4.6.14756
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/Anlogic/TD4.6.3/bin/td.exe
   Built at =   17:01:29 Oct 21 2019
   Run by =     QYJ10
   Run Date =   Sun Apr 19 19:48:36 2020

   Run on =     DESKTOP-ULUCJ37
============================================================
RUN-1002 : start command "open_project servoSG90.al"
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 487/0 useful/useless nets, 410/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 26 distributor mux.
SYN-1016 : Merged 103 instances.
SYN-1015 : Optimize round 1, 246 better
SYN-1014 : Optimize round 2
SYN-1032 : 264/273 useful/useless nets, 187/64 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 100 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/0 useful/useless nets, 174/1 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 250/0 useful/useless nets, 173/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates          120
  #and                 11
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                100
  #LATCH                0
#MACRO_ADD             12
#MACRO_EQ               7
#MACRO_MUX             32

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |20     |100    |19     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 5 instances.
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 273/0 useful/useless nets, 197/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 351/0 useful/useless nets, 275/0 useful/useless insts
SYN-2501 : Optimize round 1, 89 better
SYN-2501 : Optimize round 2
SYN-1032 : 351/0 useful/useless nets, 275/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1032 : 547/0 useful/useless nets, 471/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 58 (3.24), #lev = 4 (2.78)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 156 instances into 62 LUTs, name keeping = 61%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 445/0 useful/useless nets, 369/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 100 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 118 adder to BLE ...
SYN-4008 : Packed 118 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 59 LUT to BLE ...
SYN-4008 : Packed 59 LUT and 27 SEQ to BLE.
SYN-4003 : Packing 72 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (72 nodes)...
SYN-4004 : #1: Packed 27 SEQ (177 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 14 single LUT's are left
SYN-4006 : 45 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 104/195 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  227   out of  19600    1.16%
#reg                  100   out of  19600    0.51%
#le                   272
  #lut only           172   out of    272   63.24%
  #reg only            45   out of    272   16.54%
  #lut&reg             55   out of    272   20.22%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |272   |227   |100   |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4024 : Net "rsclk" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4025 : Tag rtl::Net rsclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rsclk to drive 7 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 145 instances
RUN-1001 : 69 mslices, 68 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 304 nets
RUN-1001 : 192 nets have 2 pins
RUN-1001 : 83 nets have [3 - 5] pins
RUN-1001 : 23 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 143 instances, 137 slices, 12 macros(84 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 982, tnet num: 302, tinst num: 143, tnode num: 1227, tedge num: 1686.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 302 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 118 clock pins, and constraint 245 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027129s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (172.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 82978.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 52898.1, overlap = 0
PHY-3002 : Step(2): len = 34303.7, overlap = 0
PHY-3002 : Step(3): len = 25801.1, overlap = 0
PHY-3002 : Step(4): len = 20377.6, overlap = 0
PHY-3002 : Step(5): len = 16232.1, overlap = 0
PHY-3002 : Step(6): len = 13702.4, overlap = 0
PHY-3002 : Step(7): len = 12137.7, overlap = 0
PHY-3002 : Step(8): len = 10710, overlap = 0
PHY-3002 : Step(9): len = 9253.9, overlap = 0
PHY-3002 : Step(10): len = 8297, overlap = 0
PHY-3002 : Step(11): len = 7495.7, overlap = 0
PHY-3002 : Step(12): len = 6654.2, overlap = 0
PHY-3002 : Step(13): len = 6082.2, overlap = 0
PHY-3002 : Step(14): len = 5325.3, overlap = 0
PHY-3002 : Step(15): len = 4943.2, overlap = 0
PHY-3002 : Step(16): len = 4742.1, overlap = 0
PHY-3002 : Step(17): len = 4863.8, overlap = 0
PHY-3002 : Step(18): len = 4712.2, overlap = 0
PHY-3002 : Step(19): len = 4408.3, overlap = 0
PHY-3002 : Step(20): len = 4384.2, overlap = 0
PHY-3002 : Step(21): len = 4109.1, overlap = 0
PHY-3002 : Step(22): len = 3990.5, overlap = 0
PHY-3002 : Step(23): len = 3878.5, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008407s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000510574
PHY-3002 : Step(24): len = 3688.5, overlap = 0
PHY-3002 : Step(25): len = 3666.2, overlap = 0
PHY-3002 : Step(26): len = 3660.7, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.62843e-05
PHY-3002 : Step(27): len = 3671.8, overlap = 3.75
PHY-3002 : Step(28): len = 3671.8, overlap = 3.75
PHY-3002 : Step(29): len = 3638, overlap = 3.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.25685e-05
PHY-3002 : Step(30): len = 3922.5, overlap = 4.25
PHY-3002 : Step(31): len = 3962.3, overlap = 4.25
PHY-3002 : Step(32): len = 3915.7, overlap = 4.25
PHY-3002 : Step(33): len = 4012.1, overlap = 4.25
PHY-3002 : Step(34): len = 4173.8, overlap = 3.5
PHY-3002 : Step(35): len = 4022.5, overlap = 3
PHY-3002 : Step(36): len = 4028.3, overlap = 3
PHY-3002 : Step(37): len = 4020.9, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000105137
PHY-3002 : Step(38): len = 4024.7, overlap = 3
PHY-3002 : Step(39): len = 4068.4, overlap = 3
PHY-3002 : Step(40): len = 4135.5, overlap = 3.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000210274
PHY-3002 : Step(41): len = 4327.9, overlap = 3.25
PHY-3002 : Step(42): len = 4466.1, overlap = 3
PHY-3002 : Step(43): len = 4686.4, overlap = 2.25
PHY-3002 : Step(44): len = 4619.4, overlap = 3
PHY-3002 : Step(45): len = 4551.3, overlap = 3.5
PHY-3002 : Step(46): len = 4479.7, overlap = 3.25
PHY-3002 : Step(47): len = 4414, overlap = 1.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000420548
PHY-3002 : Step(48): len = 4599.6, overlap = 2.5
PHY-3002 : Step(49): len = 4662.8, overlap = 2
PHY-3002 : Step(50): len = 4656.9, overlap = 2
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000841097
PHY-3002 : Step(51): len = 4779.8, overlap = 1.5
PHY-3002 : Step(52): len = 4884.1, overlap = 1.5
PHY-3002 : Step(53): len = 4905.1, overlap = 1.5
PHY-3002 : Step(54): len = 4834.8, overlap = 1
PHY-3002 : Step(55): len = 4759.5, overlap = 1
PHY-3002 : Step(56): len = 4687.7, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035469s wall, 0.031250s user + 0.062500s system = 0.093750s CPU (264.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(57): len = 6763, overlap = 1
PHY-3002 : Step(58): len = 6103.7, overlap = 1.75
PHY-3002 : Step(59): len = 5625.8, overlap = 2.25
PHY-3002 : Step(60): len = 5380.6, overlap = 3.25
PHY-3002 : Step(61): len = 5273.3, overlap = 3.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00296343
PHY-3002 : Step(62): len = 5238.9, overlap = 4.25
PHY-3002 : Step(63): len = 5208.1, overlap = 4.25
PHY-3002 : Step(64): len = 5179.7, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006505s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6255.5, Over = 0
PHY-3001 : Final: Len = 6255.5, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 9584, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 9632, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 9656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020580s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (75.9%)

RUN-1003 : finish command "place" in  1.902812s wall, 2.859375s user + 1.843750s system = 4.703125s CPU (247.2%)

RUN-1004 : used memory is 134 MB, reserved memory is 104 MB, peak memory is 145 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 114 to 100
PHY-1001 : Pin misalignment score is improved from 100 to 99
PHY-1001 : Pin misalignment score is improved from 99 to 99
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 145 instances
RUN-1001 : 69 mslices, 68 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 304 nets
RUN-1001 : 192 nets have 2 pins
RUN-1001 : 83 nets have [3 - 5] pins
RUN-1001 : 23 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 9584, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 9632, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 9656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025461s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (122.7%)

PHY-1001 : End global routing;  0.128211s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (97.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.117577s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (93.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 74% nets.
PHY-1002 : len = 26936, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.191701s wall, 0.359375s user + 0.062500s system = 0.421875s CPU (220.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 26936, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 26936
PHY-1001 : End DR Iter 1; 0.006804s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.063973s wall, 5.937500s user + 0.421875s system = 6.359375s CPU (104.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.342384s wall, 6.203125s user + 0.437500s system = 6.640625s CPU (104.7%)

RUN-1004 : used memory is 231 MB, reserved memory is 205 MB, peak memory is 647 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  227   out of  19600    1.16%
#reg                  100   out of  19600    0.51%
#le                   272
  #lut only           172   out of    272   63.24%
  #reg only            45   out of    272   16.54%
  #lut&reg             55   out of    272   20.22%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 145
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 304, pip num: 2084
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 356 valid insts, and 6761 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1003 : finish command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.379037s wall, 5.140625s user + 0.093750s system = 5.234375s CPU (379.6%)

RUN-1004 : used memory is 231 MB, reserved memory is 204 MB, peak memory is 647 MB
RUN-1002 : start command "download -bit ..\..\servoSG90-Auto\servoSG90\servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../servoSG90-Auto/servoSG90/servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../servoSG90-Auto/servoSG90/servoSG90.bit" in  1.769803s wall, 1.703125s user + 0.062500s system = 1.765625s CPU (99.8%)

RUN-1004 : used memory is 375 MB, reserved memory is 349 MB, peak memory is 647 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.640716s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (2.8%)

RUN-1004 : used memory is 401 MB, reserved memory is 377 MB, peak memory is 647 MB
RUN-1003 : finish command "download -bit ..\..\servoSG90-Auto\servoSG90\servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.086408s wall, 1.968750s user + 0.125000s system = 2.093750s CPU (23.0%)

RUN-1004 : used memory is 259 MB, reserved memory is 229 MB, peak memory is 647 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 487/0 useful/useless nets, 410/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 27 distributor mux.
SYN-1016 : Merged 101 instances.
SYN-1015 : Optimize round 1, 245 better
SYN-1014 : Optimize round 2
SYN-1032 : 266/271 useful/useless nets, 189/69 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 108 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/0 useful/useless nets, 174/1 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 250/0 useful/useless nets, 173/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates          120
  #and                 11
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                100
  #LATCH                0
#MACRO_ADD             12
#MACRO_EQ               7
#MACRO_MUX             32

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |20     |100    |19     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 5 instances.
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 273/0 useful/useless nets, 197/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 351/0 useful/useless nets, 275/0 useful/useless insts
SYN-2501 : Optimize round 1, 89 better
SYN-2501 : Optimize round 2
SYN-1032 : 351/0 useful/useless nets, 275/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1032 : 547/0 useful/useless nets, 471/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 58 (3.24), #lev = 4 (2.78)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 156 instances into 62 LUTs, name keeping = 61%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 445/0 useful/useless nets, 369/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 100 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 118 adder to BLE ...
SYN-4008 : Packed 118 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 59 LUT to BLE ...
SYN-4008 : Packed 59 LUT and 27 SEQ to BLE.
SYN-4003 : Packing 72 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (72 nodes)...
SYN-4004 : #1: Packed 27 SEQ (177 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 14 single LUT's are left
SYN-4006 : 45 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 104/195 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  227   out of  19600    1.16%
#reg                  100   out of  19600    0.51%
#le                   272
  #lut only           172   out of    272   63.24%
  #reg only            45   out of    272   16.54%
  #lut&reg             55   out of    272   20.22%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |272   |227   |100   |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4024 : Net "rsclk" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4025 : Tag rtl::Net rsclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rsclk to drive 7 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 145 instances
RUN-1001 : 69 mslices, 68 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 304 nets
RUN-1001 : 192 nets have 2 pins
RUN-1001 : 83 nets have [3 - 5] pins
RUN-1001 : 23 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 143 instances, 137 slices, 12 macros(84 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 981, tnet num: 302, tinst num: 143, tnode num: 1226, tedge num: 1684.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 302 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 118 clock pins, and constraint 245 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.034730s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (180.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 82978.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(65): len = 52901.8, overlap = 0
PHY-3002 : Step(66): len = 34294.9, overlap = 0
PHY-3002 : Step(67): len = 25797.4, overlap = 0
PHY-3002 : Step(68): len = 20373.3, overlap = 0
PHY-3002 : Step(69): len = 16233.9, overlap = 0
PHY-3002 : Step(70): len = 13699.6, overlap = 0
PHY-3002 : Step(71): len = 12142.4, overlap = 0
PHY-3002 : Step(72): len = 10673.7, overlap = 0
PHY-3002 : Step(73): len = 9335.8, overlap = 0
PHY-3002 : Step(74): len = 8034.1, overlap = 0
PHY-3002 : Step(75): len = 7340.1, overlap = 0
PHY-3002 : Step(76): len = 6488.1, overlap = 0
PHY-3002 : Step(77): len = 6121, overlap = 0
PHY-3002 : Step(78): len = 5477.3, overlap = 0
PHY-3002 : Step(79): len = 5172.5, overlap = 0
PHY-3002 : Step(80): len = 4974.4, overlap = 0
PHY-3002 : Step(81): len = 4941.2, overlap = 0
PHY-3002 : Step(82): len = 4551.1, overlap = 0
PHY-3002 : Step(83): len = 4351, overlap = 0
PHY-3002 : Step(84): len = 4118.9, overlap = 0
PHY-3002 : Step(85): len = 3998, overlap = 0
PHY-3002 : Step(86): len = 3665.3, overlap = 0
PHY-3002 : Step(87): len = 3425.6, overlap = 0
PHY-3002 : Step(88): len = 3229.1, overlap = 0
PHY-3002 : Step(89): len = 3091.8, overlap = 0
PHY-3002 : Step(90): len = 3091.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004372s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (357.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000130438
PHY-3002 : Step(91): len = 3008.8, overlap = 2
PHY-3002 : Step(92): len = 3002.7, overlap = 2
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000260877
PHY-3002 : Step(93): len = 3007.9, overlap = 2
PHY-3002 : Step(94): len = 3007.9, overlap = 2
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000521753
PHY-3002 : Step(95): len = 3061.2, overlap = 2.5
PHY-3002 : Step(96): len = 3061.2, overlap = 2.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.91528e-05
PHY-3002 : Step(97): len = 3052, overlap = 3.75
PHY-3002 : Step(98): len = 3101.7, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.83056e-05
PHY-3002 : Step(99): len = 3284.8, overlap = 4
PHY-3002 : Step(100): len = 3444.7, overlap = 3.75
PHY-3002 : Step(101): len = 3504.2, overlap = 3.5
PHY-3002 : Step(102): len = 3816.1, overlap = 2.5
PHY-3002 : Step(103): len = 3817.5, overlap = 2.5
PHY-3002 : Step(104): len = 3934.2, overlap = 3
PHY-3002 : Step(105): len = 3997.3, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.66113e-05
PHY-3002 : Step(106): len = 3971.6, overlap = 2.75
PHY-3002 : Step(107): len = 4026, overlap = 2.5
PHY-3002 : Step(108): len = 4074.2, overlap = 2.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000153223
PHY-3002 : Step(109): len = 4162, overlap = 2.25
PHY-3002 : Step(110): len = 4267.2, overlap = 1.75
PHY-3002 : Step(111): len = 4450.5, overlap = 2
PHY-3002 : Step(112): len = 4437, overlap = 0.75
PHY-3002 : Step(113): len = 4498.1, overlap = 1
PHY-3002 : Step(114): len = 4500.7, overlap = 1
PHY-3002 : Step(115): len = 4363.9, overlap = 1
PHY-3002 : Step(116): len = 4366.3, overlap = 1.75
PHY-3002 : Step(117): len = 4373.8, overlap = 2
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000306445
PHY-3002 : Step(118): len = 4448.5, overlap = 2
PHY-3002 : Step(119): len = 4483.8, overlap = 2
PHY-3002 : Step(120): len = 4511.5, overlap = 2
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00061289
PHY-3002 : Step(121): len = 4699.2, overlap = 2.5
PHY-3002 : Step(122): len = 4775.6, overlap = 2.5
PHY-3002 : Step(123): len = 4803.2, overlap = 2.5
PHY-3002 : Step(124): len = 4697.4, overlap = 2.25
PHY-3002 : Step(125): len = 4626.1, overlap = 2.25
PHY-3002 : Step(126): len = 4626.1, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.032098s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (194.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0327929
PHY-3002 : Step(127): len = 7199.7, overlap = 0.25
PHY-3002 : Step(128): len = 6173.3, overlap = 1.75
PHY-3002 : Step(129): len = 5946, overlap = 2.25
PHY-3002 : Step(130): len = 5416.4, overlap = 4.25
PHY-3002 : Step(131): len = 5299.6, overlap = 4.5
PHY-3002 : Step(132): len = 5138, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0386042
PHY-3002 : Step(133): len = 5100.3, overlap = 4.75
PHY-3002 : Step(134): len = 4994.8, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0772084
PHY-3002 : Step(135): len = 4994.4, overlap = 5.25
PHY-3002 : Step(136): len = 4949, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006499s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6281.2, Over = 0
PHY-3001 : Final: Len = 6281.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 9304, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 9320, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 9336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020598s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (227.6%)

RUN-1003 : finish command "place" in  2.079583s wall, 3.546875s user + 2.031250s system = 5.578125s CPU (268.2%)

RUN-1004 : used memory is 272 MB, reserved memory is 239 MB, peak memory is 647 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 113 to 101
PHY-1001 : Pin misalignment score is improved from 101 to 100
PHY-1001 : Pin misalignment score is improved from 100 to 100
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 145 instances
RUN-1001 : 69 mslices, 68 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 304 nets
RUN-1001 : 192 nets have 2 pins
RUN-1001 : 83 nets have [3 - 5] pins
RUN-1001 : 23 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 9304, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 9320, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 9336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025183s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (124.1%)

PHY-1001 : End global routing;  0.118826s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (118.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.145193s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (96.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 74% nets.
PHY-1002 : len = 25480, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.288113s wall, 0.437500s user + 0.046875s system = 0.484375s CPU (168.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 25480, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 25480
PHY-1001 : End DR Iter 1; 0.009602s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (162.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.930632s wall, 1.875000s user + 0.312500s system = 2.187500s CPU (113.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.185217s wall, 2.125000s user + 0.359375s system = 2.484375s CPU (113.7%)

RUN-1004 : used memory is 280 MB, reserved memory is 248 MB, peak memory is 698 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  227   out of  19600    1.16%
#reg                  100   out of  19600    0.51%
#le                   272
  #lut only           172   out of    272   63.24%
  #reg only            45   out of    272   16.54%
  #lut&reg             55   out of    272   20.22%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 145
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 304, pip num: 2044
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 328 valid insts, and 6679 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1003 : finish command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.200072s wall, 4.468750s user + 0.109375s system = 4.578125s CPU (381.5%)

RUN-1004 : used memory is 289 MB, reserved memory is 261 MB, peak memory is 698 MB
RUN-1002 : start command "download -bit ..\..\servoSG90-Auto\servoSG90\servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../servoSG90-Auto/servoSG90/servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../servoSG90-Auto/servoSG90/servoSG90.bit" in  1.746833s wall, 1.703125s user + 0.046875s system = 1.750000s CPU (100.2%)

RUN-1004 : used memory is 395 MB, reserved memory is 370 MB, peak memory is 698 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.691476s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (3.3%)

RUN-1004 : used memory is 422 MB, reserved memory is 400 MB, peak memory is 698 MB
RUN-1003 : finish command "download -bit ..\..\servoSG90-Auto\servoSG90\servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.106506s wall, 2.031250s user + 0.140625s system = 2.171875s CPU (23.8%)

RUN-1004 : used memory is 281 MB, reserved memory is 253 MB, peak memory is 698 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 487/0 useful/useless nets, 410/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 28 distributor mux.
SYN-1016 : Merged 101 instances.
SYN-1015 : Optimize round 1, 246 better
SYN-1014 : Optimize round 2
SYN-1032 : 266/271 useful/useless nets, 189/70 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 110 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/1 useful/useless nets, 173/2 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 5 better
SYN-1014 : Optimize round 4
SYN-1032 : 249/0 useful/useless nets, 172/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates          119
  #and                 10
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                100
  #LATCH                0
#MACRO_ADD             12
#MACRO_EQ               7
#MACRO_MUX             32

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |19     |100    |19     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 7 instances.
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 270/0 useful/useless nets, 194/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 349/0 useful/useless nets, 273/0 useful/useless insts
SYN-2501 : Optimize round 1, 88 better
SYN-2501 : Optimize round 2
SYN-1032 : 349/0 useful/useless nets, 273/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1032 : 545/0 useful/useless nets, 469/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 58 (3.24), #lev = 4 (2.76)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 154 instances into 62 LUTs, name keeping = 61%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 445/0 useful/useless nets, 369/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 100 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 118 adder to BLE ...
SYN-4008 : Packed 118 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 59 LUT to BLE ...
SYN-4008 : Packed 59 LUT and 27 SEQ to BLE.
SYN-4003 : Packing 72 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (72 nodes)...
SYN-4004 : #1: Packed 27 SEQ (177 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 14 single LUT's are left
SYN-4006 : 45 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 104/195 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  227   out of  19600    1.16%
#reg                  100   out of  19600    0.51%
#le                   272
  #lut only           172   out of    272   63.24%
  #reg only            45   out of    272   16.54%
  #lut&reg             55   out of    272   20.22%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |272   |227   |100   |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4024 : Net "rsclk" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4025 : Tag rtl::Net rsclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rsclk to drive 7 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 145 instances
RUN-1001 : 69 mslices, 68 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 304 nets
RUN-1001 : 192 nets have 2 pins
RUN-1001 : 82 nets have [3 - 5] pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 143 instances, 137 slices, 12 macros(84 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 981, tnet num: 302, tinst num: 143, tnode num: 1226, tedge num: 1684.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 302 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 118 clock pins, and constraint 245 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.030266s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (103.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 84308.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(137): len = 51448.5, overlap = 0
PHY-3002 : Step(138): len = 32578.1, overlap = 0
PHY-3002 : Step(139): len = 24474.2, overlap = 0
PHY-3002 : Step(140): len = 19705.6, overlap = 0
PHY-3002 : Step(141): len = 15612.5, overlap = 0
PHY-3002 : Step(142): len = 13592.7, overlap = 0
PHY-3002 : Step(143): len = 11911.3, overlap = 0
PHY-3002 : Step(144): len = 10211.6, overlap = 0
PHY-3002 : Step(145): len = 9032.6, overlap = 0
PHY-3002 : Step(146): len = 8341.1, overlap = 0
PHY-3002 : Step(147): len = 7441.2, overlap = 0
PHY-3002 : Step(148): len = 6690.7, overlap = 0
PHY-3002 : Step(149): len = 5863.3, overlap = 0
PHY-3002 : Step(150): len = 5273.2, overlap = 0
PHY-3002 : Step(151): len = 4859.1, overlap = 0
PHY-3002 : Step(152): len = 4911.8, overlap = 0
PHY-3002 : Step(153): len = 4512.5, overlap = 0
PHY-3002 : Step(154): len = 4146.1, overlap = 0
PHY-3002 : Step(155): len = 4003.5, overlap = 0
PHY-3002 : Step(156): len = 3641.7, overlap = 0
PHY-3002 : Step(157): len = 3655.9, overlap = 0
PHY-3002 : Step(158): len = 3462.1, overlap = 0
PHY-3002 : Step(159): len = 3420.1, overlap = 0
PHY-3002 : Step(160): len = 3365.6, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006679s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000258188
PHY-3002 : Step(161): len = 3217.1, overlap = 0.5
PHY-3002 : Step(162): len = 3240.9, overlap = 0.75
PHY-3002 : Step(163): len = 3240.9, overlap = 0.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000516376
PHY-3002 : Step(164): len = 3280.2, overlap = 1.25
PHY-3002 : Step(165): len = 3280.2, overlap = 1.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00103275
PHY-3002 : Step(166): len = 3421.3, overlap = 1
PHY-3002 : Step(167): len = 3450.3, overlap = 1
PHY-3002 : Step(168): len = 3477.9, overlap = 0.5
PHY-3002 : Step(169): len = 3492.6, overlap = 1
PHY-3002 : Step(170): len = 3519.9, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.70971e-05
PHY-3002 : Step(171): len = 3473, overlap = 4
PHY-3002 : Step(172): len = 3473, overlap = 4
PHY-3002 : Step(173): len = 3434.6, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.14814e-05
PHY-3002 : Step(174): len = 3589.6, overlap = 4
PHY-3002 : Step(175): len = 3628.5, overlap = 4
PHY-3002 : Step(176): len = 3620.5, overlap = 4.25
PHY-3002 : Step(177): len = 3673, overlap = 4.75
PHY-3002 : Step(178): len = 3818, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000102963
PHY-3002 : Step(179): len = 3897, overlap = 3.75
PHY-3002 : Step(180): len = 4046.7, overlap = 2.5
PHY-3002 : Step(181): len = 4266.5, overlap = 2.25
PHY-3002 : Step(182): len = 4278.8, overlap = 2.75
PHY-3002 : Step(183): len = 4293.2, overlap = 2.75
PHY-3002 : Step(184): len = 4300.3, overlap = 3
PHY-3002 : Step(185): len = 4354.8, overlap = 3
PHY-3002 : Step(186): len = 4351.4, overlap = 2.5
PHY-3002 : Step(187): len = 4343.8, overlap = 2.5
PHY-3002 : Step(188): len = 4297.4, overlap = 2.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000205925
PHY-3002 : Step(189): len = 4456.5, overlap = 2.25
PHY-3002 : Step(190): len = 4475.3, overlap = 2.25
PHY-3002 : Step(191): len = 4435.3, overlap = 2.25
PHY-3002 : Step(192): len = 4419.5, overlap = 1.75
PHY-3002 : Step(193): len = 4410.1, overlap = 1.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000411851
PHY-3002 : Step(194): len = 4509.4, overlap = 1.75
PHY-3002 : Step(195): len = 4572.9, overlap = 1.75
PHY-3002 : Step(196): len = 4644.1, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.037161s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (210.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(197): len = 6530.8, overlap = 1.25
PHY-3002 : Step(198): len = 6049.1, overlap = 1.75
PHY-3002 : Step(199): len = 5663.8, overlap = 2.25
PHY-3002 : Step(200): len = 5413.8, overlap = 4.25
PHY-3002 : Step(201): len = 5256.3, overlap = 4.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000256279
PHY-3002 : Step(202): len = 5154.3, overlap = 5
PHY-3002 : Step(203): len = 5142.5, overlap = 5
PHY-3002 : Step(204): len = 5101, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000512559
PHY-3002 : Step(205): len = 5091.5, overlap = 5.25
PHY-3002 : Step(206): len = 5091.5, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006652s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6345.4, Over = 0
PHY-3001 : Final: Len = 6345.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 9240, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 9304, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 9304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021795s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (143.4%)

RUN-1003 : finish command "place" in  1.955244s wall, 2.953125s user + 1.968750s system = 4.921875s CPU (251.7%)

RUN-1004 : used memory is 297 MB, reserved memory is 272 MB, peak memory is 698 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 115 to 101
PHY-1001 : Pin misalignment score is improved from 101 to 98
PHY-1001 : Pin misalignment score is improved from 98 to 98
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 145 instances
RUN-1001 : 69 mslices, 68 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 304 nets
RUN-1001 : 192 nets have 2 pins
RUN-1001 : 82 nets have [3 - 5] pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 9240, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 9304, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 9304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024356s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (128.3%)

PHY-1001 : End global routing;  0.132943s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (94.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.110449s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 74% nets.
PHY-1002 : len = 25696, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.188666s wall, 0.390625s user + 0.046875s system = 0.437500s CPU (231.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 25712, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 25712
PHY-1001 : End DR Iter 1; 0.007577s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (206.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.818815s wall, 1.718750s user + 0.421875s system = 2.140625s CPU (117.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.083824s wall, 1.953125s user + 0.453125s system = 2.406250s CPU (115.5%)

RUN-1004 : used memory is 294 MB, reserved memory is 270 MB, peak memory is 708 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  227   out of  19600    1.16%
#reg                  100   out of  19600    0.51%
#le                   272
  #lut only           172   out of    272   63.24%
  #reg only            45   out of    272   16.54%
  #lut&reg             55   out of    272   20.22%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 145
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 304, pip num: 2078
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 327 valid insts, and 6766 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1003 : finish command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.209134s wall, 4.562500s user + 0.031250s system = 4.593750s CPU (379.9%)

RUN-1004 : used memory is 299 MB, reserved memory is 273 MB, peak memory is 708 MB
RUN-1002 : start command "download -bit ..\..\servoSG90-Auto\servoSG90\servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../servoSG90-Auto/servoSG90/servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../servoSG90-Auto/servoSG90/servoSG90.bit" in  1.732903s wall, 1.703125s user + 0.031250s system = 1.734375s CPU (100.1%)

RUN-1004 : used memory is 406 MB, reserved memory is 383 MB, peak memory is 708 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.700824s wall, 0.250000s user + 0.062500s system = 0.312500s CPU (4.7%)

RUN-1004 : used memory is 435 MB, reserved memory is 413 MB, peak memory is 708 MB
RUN-1003 : finish command "download -bit ..\..\servoSG90-Auto\servoSG90\servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.075254s wall, 2.109375s user + 0.125000s system = 2.234375s CPU (24.6%)

RUN-1004 : used memory is 295 MB, reserved memory is 268 MB, peak memory is 708 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 487/0 useful/useless nets, 410/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 27 distributor mux.
SYN-1016 : Merged 101 instances.
SYN-1015 : Optimize round 1, 245 better
SYN-1014 : Optimize round 2
SYN-1032 : 266/271 useful/useless nets, 189/69 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 108 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/0 useful/useless nets, 174/1 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 250/0 useful/useless nets, 173/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates          120
  #and                 11
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                100
  #LATCH                0
#MACRO_ADD             12
#MACRO_EQ               7
#MACRO_MUX             32

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |20     |100    |19     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 5 instances.
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 273/0 useful/useless nets, 197/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 351/0 useful/useless nets, 275/0 useful/useless insts
SYN-2501 : Optimize round 1, 89 better
SYN-2501 : Optimize round 2
SYN-1032 : 351/0 useful/useless nets, 275/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1032 : 547/0 useful/useless nets, 471/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 58 (3.24), #lev = 4 (2.78)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 156 instances into 62 LUTs, name keeping = 61%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 445/0 useful/useless nets, 369/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 100 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 118 adder to BLE ...
SYN-4008 : Packed 118 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 59 LUT to BLE ...
SYN-4008 : Packed 59 LUT and 27 SEQ to BLE.
SYN-4003 : Packing 72 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (72 nodes)...
SYN-4004 : #1: Packed 27 SEQ (177 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 14 single LUT's are left
SYN-4006 : 45 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 104/195 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  227   out of  19600    1.16%
#reg                  100   out of  19600    0.51%
#le                   272
  #lut only           172   out of    272   63.24%
  #reg only            45   out of    272   16.54%
  #lut&reg             55   out of    272   20.22%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |272   |227   |100   |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4024 : Net "rsclk" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4025 : Tag rtl::Net rsclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rsclk to drive 7 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 145 instances
RUN-1001 : 69 mslices, 68 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 304 nets
RUN-1001 : 192 nets have 2 pins
RUN-1001 : 83 nets have [3 - 5] pins
RUN-1001 : 23 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 143 instances, 137 slices, 12 macros(84 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 981, tnet num: 302, tinst num: 143, tnode num: 1226, tedge num: 1684.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 302 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 118 clock pins, and constraint 245 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029570s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (211.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 82978.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(207): len = 52901.8, overlap = 0
PHY-3002 : Step(208): len = 34294.9, overlap = 0
PHY-3002 : Step(209): len = 25797.4, overlap = 0
PHY-3002 : Step(210): len = 20373.3, overlap = 0
PHY-3002 : Step(211): len = 16233.9, overlap = 0
PHY-3002 : Step(212): len = 13699.6, overlap = 0
PHY-3002 : Step(213): len = 12142.4, overlap = 0
PHY-3002 : Step(214): len = 10673.7, overlap = 0
PHY-3002 : Step(215): len = 9335.8, overlap = 0
PHY-3002 : Step(216): len = 8034.1, overlap = 0
PHY-3002 : Step(217): len = 7340.1, overlap = 0
PHY-3002 : Step(218): len = 6488.1, overlap = 0
PHY-3002 : Step(219): len = 6121, overlap = 0
PHY-3002 : Step(220): len = 5477.3, overlap = 0
PHY-3002 : Step(221): len = 5172.5, overlap = 0
PHY-3002 : Step(222): len = 4974.4, overlap = 0
PHY-3002 : Step(223): len = 4941.2, overlap = 0
PHY-3002 : Step(224): len = 4551.1, overlap = 0
PHY-3002 : Step(225): len = 4351, overlap = 0
PHY-3002 : Step(226): len = 4118.9, overlap = 0
PHY-3002 : Step(227): len = 3998, overlap = 0
PHY-3002 : Step(228): len = 3665.3, overlap = 0
PHY-3002 : Step(229): len = 3425.6, overlap = 0
PHY-3002 : Step(230): len = 3229.1, overlap = 0
PHY-3002 : Step(231): len = 3091.8, overlap = 0
PHY-3002 : Step(232): len = 3091.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005453s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000130438
PHY-3002 : Step(233): len = 3008.8, overlap = 2
PHY-3002 : Step(234): len = 3002.7, overlap = 2
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000260877
PHY-3002 : Step(235): len = 3007.9, overlap = 2
PHY-3002 : Step(236): len = 3007.9, overlap = 2
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000521753
PHY-3002 : Step(237): len = 3061.2, overlap = 2.5
PHY-3002 : Step(238): len = 3061.2, overlap = 2.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.91528e-05
PHY-3002 : Step(239): len = 3052, overlap = 3.75
PHY-3002 : Step(240): len = 3101.7, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.83056e-05
PHY-3002 : Step(241): len = 3284.8, overlap = 4
PHY-3002 : Step(242): len = 3444.7, overlap = 3.75
PHY-3002 : Step(243): len = 3504.2, overlap = 3.5
PHY-3002 : Step(244): len = 3816.1, overlap = 2.5
PHY-3002 : Step(245): len = 3817.5, overlap = 2.5
PHY-3002 : Step(246): len = 3934.2, overlap = 3
PHY-3002 : Step(247): len = 3997.3, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.66113e-05
PHY-3002 : Step(248): len = 3971.6, overlap = 2.75
PHY-3002 : Step(249): len = 4026, overlap = 2.5
PHY-3002 : Step(250): len = 4074.2, overlap = 2.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000153223
PHY-3002 : Step(251): len = 4162, overlap = 2.25
PHY-3002 : Step(252): len = 4267.2, overlap = 1.75
PHY-3002 : Step(253): len = 4450.5, overlap = 2
PHY-3002 : Step(254): len = 4437, overlap = 0.75
PHY-3002 : Step(255): len = 4498.1, overlap = 1
PHY-3002 : Step(256): len = 4500.7, overlap = 1
PHY-3002 : Step(257): len = 4363.9, overlap = 1
PHY-3002 : Step(258): len = 4366.3, overlap = 1.75
PHY-3002 : Step(259): len = 4373.8, overlap = 2
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000306445
PHY-3002 : Step(260): len = 4448.5, overlap = 2
PHY-3002 : Step(261): len = 4483.8, overlap = 2
PHY-3002 : Step(262): len = 4511.5, overlap = 2
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00061289
PHY-3002 : Step(263): len = 4699.2, overlap = 2.5
PHY-3002 : Step(264): len = 4775.6, overlap = 2.5
PHY-3002 : Step(265): len = 4803.2, overlap = 2.5
PHY-3002 : Step(266): len = 4697.4, overlap = 2.25
PHY-3002 : Step(267): len = 4626.1, overlap = 2.25
PHY-3002 : Step(268): len = 4626.1, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025313s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (123.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0327929
PHY-3002 : Step(269): len = 7199.7, overlap = 0.25
PHY-3002 : Step(270): len = 6173.3, overlap = 1.75
PHY-3002 : Step(271): len = 5946, overlap = 2.25
PHY-3002 : Step(272): len = 5416.4, overlap = 4.25
PHY-3002 : Step(273): len = 5299.6, overlap = 4.5
PHY-3002 : Step(274): len = 5138, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0386042
PHY-3002 : Step(275): len = 5100.3, overlap = 4.75
PHY-3002 : Step(276): len = 4994.8, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0772084
PHY-3002 : Step(277): len = 4994.4, overlap = 5.25
PHY-3002 : Step(278): len = 4949, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006976s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6281.2, Over = 0
PHY-3001 : Final: Len = 6281.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 9304, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 9320, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 9336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018878s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (82.8%)

RUN-1003 : finish command "place" in  2.078335s wall, 3.687500s user + 2.187500s system = 5.875000s CPU (282.7%)

RUN-1004 : used memory is 312 MB, reserved memory is 291 MB, peak memory is 708 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 113 to 101
PHY-1001 : Pin misalignment score is improved from 101 to 100
PHY-1001 : Pin misalignment score is improved from 100 to 100
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 145 instances
RUN-1001 : 69 mslices, 68 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 304 nets
RUN-1001 : 192 nets have 2 pins
RUN-1001 : 83 nets have [3 - 5] pins
RUN-1001 : 23 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 9304, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 9320, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 9336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022985s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (339.9%)

PHY-1001 : End global routing;  0.112434s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (152.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.131250s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (119.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000021s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 74% nets.
PHY-1002 : len = 25480, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.196608s wall, 0.328125s user + 0.062500s system = 0.390625s CPU (198.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 25480, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 25480
PHY-1001 : End DR Iter 1; 0.007816s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (199.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.893334s wall, 1.781250s user + 0.328125s system = 2.109375s CPU (111.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.140039s wall, 2.062500s user + 0.390625s system = 2.453125s CPU (114.6%)

RUN-1004 : used memory is 308 MB, reserved memory is 283 MB, peak memory is 723 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  227   out of  19600    1.16%
#reg                  100   out of  19600    0.51%
#le                   272
  #lut only           172   out of    272   63.24%
  #reg only            45   out of    272   16.54%
  #lut&reg             55   out of    272   20.22%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 145
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 304, pip num: 2044
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 328 valid insts, and 6679 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1003 : finish command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.205551s wall, 4.453125s user + 0.031250s system = 4.484375s CPU (372.0%)

RUN-1004 : used memory is 310 MB, reserved memory is 290 MB, peak memory is 723 MB
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 487/0 useful/useless nets, 410/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 27 distributor mux.
SYN-1016 : Merged 109 instances.
SYN-1015 : Optimize round 1, 253 better
SYN-1014 : Optimize round 2
SYN-1032 : 262/269 useful/useless nets, 185/60 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 94 better
SYN-1014 : Optimize round 3
SYN-1032 : 249/0 useful/useless nets, 172/1 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 248/0 useful/useless nets, 171/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates          118
  #and                 11
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 98
  #LATCH                0
#MACRO_ADD             12
#MACRO_EQ               7
#MACRO_MUX             32

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |20     |98     |19     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 5 instances.
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 268/0 useful/useless nets, 192/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 347/0 useful/useless nets, 271/0 useful/useless insts
SYN-2501 : Optimize round 1, 88 better
SYN-2501 : Optimize round 2
SYN-1032 : 347/0 useful/useless nets, 271/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1032 : 542/0 useful/useless nets, 466/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 57 (3.26), #lev = 4 (2.79)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 154 instances into 60 LUTs, name keeping = 61%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 441/0 useful/useless nets, 365/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 98 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 58 LUT to BLE ...
SYN-4008 : Packed 58 LUT and 26 SEQ to BLE.
SYN-4003 : Packing 71 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (71 nodes)...
SYN-4004 : #1: Packed 27 SEQ (162 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 14 single LUT's are left
SYN-4006 : 44 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 102/193 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  226   out of  19600    1.15%
#reg                   98   out of  19600    0.50%
#le                   270
  #lut only           172   out of    270   63.70%
  #reg only            44   out of    270   16.30%
  #lut&reg             54   out of    270   20.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |270   |226   |98    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4024 : Net "rsclk" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4025 : Tag rtl::Net rsclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rsclk to drive 6 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 143 instances
RUN-1001 : 67 mslices, 68 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 302 nets
RUN-1001 : 190 nets have 2 pins
RUN-1001 : 85 nets have [3 - 5] pins
RUN-1001 : 21 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 141 instances, 135 slices, 12 macros(84 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 970, tnet num: 300, tinst num: 141, tnode num: 1207, tedge num: 1666.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 300 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 114 clock pins, and constraint 237 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027768s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (112.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 81407.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(279): len = 53192.2, overlap = 0
PHY-3002 : Step(280): len = 35898.6, overlap = 0
PHY-3002 : Step(281): len = 27943.3, overlap = 0
PHY-3002 : Step(282): len = 22352.1, overlap = 0
PHY-3002 : Step(283): len = 18602.1, overlap = 0
PHY-3002 : Step(284): len = 16004.9, overlap = 0
PHY-3002 : Step(285): len = 14027.5, overlap = 0
PHY-3002 : Step(286): len = 12420.4, overlap = 0
PHY-3002 : Step(287): len = 10551.2, overlap = 0
PHY-3002 : Step(288): len = 9521.6, overlap = 0
PHY-3002 : Step(289): len = 8565.4, overlap = 0
PHY-3002 : Step(290): len = 7782.1, overlap = 0
PHY-3002 : Step(291): len = 7335, overlap = 0
PHY-3002 : Step(292): len = 6957.1, overlap = 0
PHY-3002 : Step(293): len = 6687.4, overlap = 0
PHY-3002 : Step(294): len = 5979.6, overlap = 0
PHY-3002 : Step(295): len = 5596.3, overlap = 0
PHY-3002 : Step(296): len = 5184.5, overlap = 0
PHY-3002 : Step(297): len = 4968.8, overlap = 0
PHY-3002 : Step(298): len = 4919.5, overlap = 0
PHY-3002 : Step(299): len = 4759.4, overlap = 0
PHY-3002 : Step(300): len = 4548, overlap = 0
PHY-3002 : Step(301): len = 4161.3, overlap = 0
PHY-3002 : Step(302): len = 3796.2, overlap = 0
PHY-3002 : Step(303): len = 3657.1, overlap = 0
PHY-3002 : Step(304): len = 3399, overlap = 0
PHY-3002 : Step(305): len = 3414.9, overlap = 0
PHY-3002 : Step(306): len = 3237.4, overlap = 0
PHY-3002 : Step(307): len = 3207.3, overlap = 0
PHY-3002 : Step(308): len = 3094.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004542s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (344.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(309): len = 2997.4, overlap = 0.5
PHY-3002 : Step(310): len = 2998.8, overlap = 0.5
PHY-3002 : Step(311): len = 2998.8, overlap = 0.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.43358e-05
PHY-3002 : Step(312): len = 2992, overlap = 5.75
PHY-3002 : Step(313): len = 3012.7, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.86716e-05
PHY-3002 : Step(314): len = 3235.1, overlap = 5.75
PHY-3002 : Step(315): len = 3319.9, overlap = 5.75
PHY-3002 : Step(316): len = 3527.3, overlap = 5.5
PHY-3002 : Step(317): len = 3728.3, overlap = 5.5
PHY-3002 : Step(318): len = 3949.6, overlap = 5
PHY-3002 : Step(319): len = 3851.3, overlap = 5.25
PHY-3002 : Step(320): len = 3828.7, overlap = 5.5
PHY-3002 : Step(321): len = 3805.7, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.73432e-05
PHY-3002 : Step(322): len = 3846.5, overlap = 5.25
PHY-3002 : Step(323): len = 3876, overlap = 5.25
PHY-3002 : Step(324): len = 4023.3, overlap = 5.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000194686
PHY-3002 : Step(325): len = 4238.2, overlap = 5
PHY-3002 : Step(326): len = 4285.2, overlap = 5
PHY-3002 : Step(327): len = 4502.6, overlap = 4.5
PHY-3002 : Step(328): len = 4652.6, overlap = 4.5
PHY-3002 : Step(329): len = 4779, overlap = 4.75
PHY-3002 : Step(330): len = 4841.2, overlap = 4.5
PHY-3002 : Step(331): len = 4820.9, overlap = 4
PHY-3002 : Step(332): len = 4826.9, overlap = 3
PHY-3002 : Step(333): len = 4725.8, overlap = 2
PHY-3002 : Step(334): len = 4734.8, overlap = 1.75
PHY-3002 : Step(335): len = 4704.9, overlap = 1.75
PHY-3002 : Step(336): len = 4531.8, overlap = 2.75
PHY-3002 : Step(337): len = 4500.6, overlap = 2.75
PHY-3002 : Step(338): len = 4415.7, overlap = 2.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000389373
PHY-3002 : Step(339): len = 4563.2, overlap = 2.25
PHY-3002 : Step(340): len = 4601.8, overlap = 3.25
PHY-3002 : Step(341): len = 4585.4, overlap = 3.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000778745
PHY-3002 : Step(342): len = 4739.6, overlap = 3.75
PHY-3002 : Step(343): len = 4806.1, overlap = 3.75
PHY-3002 : Step(344): len = 4789.4, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035504s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (176.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(345): len = 7038.9, overlap = 3.25
PHY-3002 : Step(346): len = 6124.8, overlap = 4
PHY-3002 : Step(347): len = 5697.7, overlap = 4.75
PHY-3002 : Step(348): len = 5510.8, overlap = 4.5
PHY-3002 : Step(349): len = 5367.5, overlap = 5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000352849
PHY-3002 : Step(350): len = 5325.2, overlap = 5.25
PHY-3002 : Step(351): len = 5316.2, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000705698
PHY-3002 : Step(352): len = 5303.7, overlap = 5.5
PHY-3002 : Step(353): len = 5303.7, overlap = 5.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006572s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6670.6, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 6718.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 10096, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 10192, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024656s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (253.5%)

RUN-1003 : finish command "place" in  2.100602s wall, 3.031250s user + 2.015625s system = 5.046875s CPU (240.3%)

RUN-1004 : used memory is 322 MB, reserved memory is 300 MB, peak memory is 723 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 111 to 98
PHY-1001 : Pin misalignment score is improved from 98 to 98
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 143 instances
RUN-1001 : 67 mslices, 68 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 302 nets
RUN-1001 : 190 nets have 2 pins
RUN-1001 : 85 nets have [3 - 5] pins
RUN-1001 : 21 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 10096, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 10192, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024498s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (255.1%)

PHY-1001 : End global routing;  0.117295s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (133.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.130317s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (119.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000088s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 73% nets.
PHY-1002 : len = 26112, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.240249s wall, 0.390625s user + 0.093750s system = 0.484375s CPU (201.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 26120, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 26120
PHY-1001 : End DR Iter 1; 0.007723s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.873569s wall, 1.828125s user + 0.343750s system = 2.171875s CPU (115.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.128151s wall, 2.109375s user + 0.375000s system = 2.484375s CPU (116.7%)

RUN-1004 : used memory is 326 MB, reserved memory is 309 MB, peak memory is 732 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  226   out of  19600    1.15%
#reg                   98   out of  19600    0.50%
#le                   270
  #lut only           172   out of    270   63.70%
  #reg only            44   out of    270   16.30%
  #lut&reg             54   out of    270   20.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 143
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 302, pip num: 2044
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 334 valid insts, and 6727 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1003 : finish command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.293039s wall, 4.828125s user + 0.062500s system = 4.890625s CPU (378.2%)

RUN-1004 : used memory is 323 MB, reserved memory is 302 MB, peak memory is 732 MB
RUN-1002 : start command "download -bit ..\..\servoSG90-Auto\servoSG90\servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../servoSG90-Auto/servoSG90/servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../servoSG90-Auto/servoSG90/servoSG90.bit" in  1.761945s wall, 1.687500s user + 0.062500s system = 1.750000s CPU (99.3%)

RUN-1004 : used memory is 432 MB, reserved memory is 411 MB, peak memory is 732 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.736491s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (2.3%)

RUN-1004 : used memory is 461 MB, reserved memory is 442 MB, peak memory is 732 MB
RUN-1003 : finish command "download -bit ..\..\servoSG90-Auto\servoSG90\servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.188769s wall, 1.984375s user + 0.140625s system = 2.125000s CPU (23.1%)

RUN-1004 : used memory is 325 MB, reserved memory is 302 MB, peak memory is 732 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 487/0 useful/useless nets, 410/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 28 distributor mux.
SYN-1016 : Merged 109 instances.
SYN-1015 : Optimize round 1, 254 better
SYN-1014 : Optimize round 2
SYN-1032 : 262/269 useful/useless nets, 185/61 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 3
SYN-1032 : 248/1 useful/useless nets, 171/2 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 5 better
SYN-1014 : Optimize round 4
SYN-1032 : 247/0 useful/useless nets, 170/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates          117
  #and                 10
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 98
  #LATCH                0
#MACRO_ADD             12
#MACRO_EQ               7
#MACRO_MUX             32

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |19     |98     |19     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 7 instances.
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 265/0 useful/useless nets, 189/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 345/0 useful/useless nets, 269/0 useful/useless insts
SYN-2501 : Optimize round 1, 87 better
SYN-2501 : Optimize round 2
SYN-1032 : 345/0 useful/useless nets, 269/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1032 : 540/0 useful/useless nets, 464/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 57 (3.26), #lev = 4 (2.77)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 152 instances into 60 LUTs, name keeping = 61%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 441/0 useful/useless nets, 365/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 98 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 58 LUT to BLE ...
SYN-4008 : Packed 58 LUT and 26 SEQ to BLE.
SYN-4003 : Packing 71 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (71 nodes)...
SYN-4004 : #1: Packed 27 SEQ (162 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 14 single LUT's are left
SYN-4006 : 44 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 102/193 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  226   out of  19600    1.15%
#reg                   98   out of  19600    0.50%
#le                   270
  #lut only           172   out of    270   63.70%
  #reg only            44   out of    270   16.30%
  #lut&reg             54   out of    270   20.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |270   |226   |98    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4024 : Net "rsclk" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4025 : Tag rtl::Net rsclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rsclk to drive 6 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 143 instances
RUN-1001 : 67 mslices, 68 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 302 nets
RUN-1001 : 191 nets have 2 pins
RUN-1001 : 83 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 141 instances, 135 slices, 12 macros(84 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 970, tnet num: 300, tinst num: 141, tnode num: 1207, tedge num: 1666.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 300 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 114 clock pins, and constraint 237 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027083s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (173.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 80293.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(354): len = 52289.8, overlap = 0
PHY-3002 : Step(355): len = 33397.5, overlap = 0
PHY-3002 : Step(356): len = 24629.6, overlap = 0
PHY-3002 : Step(357): len = 19788.3, overlap = 0
PHY-3002 : Step(358): len = 16063.1, overlap = 0
PHY-3002 : Step(359): len = 14211.4, overlap = 0
PHY-3002 : Step(360): len = 12243.5, overlap = 0
PHY-3002 : Step(361): len = 10694.3, overlap = 0
PHY-3002 : Step(362): len = 9589.6, overlap = 0
PHY-3002 : Step(363): len = 8602.2, overlap = 0
PHY-3002 : Step(364): len = 8042.5, overlap = 0
PHY-3002 : Step(365): len = 7602, overlap = 0
PHY-3002 : Step(366): len = 7244.7, overlap = 0
PHY-3002 : Step(367): len = 6791.2, overlap = 0
PHY-3002 : Step(368): len = 6680.7, overlap = 0
PHY-3002 : Step(369): len = 6717, overlap = 0
PHY-3002 : Step(370): len = 6846.6, overlap = 0
PHY-3002 : Step(371): len = 6218.3, overlap = 0
PHY-3002 : Step(372): len = 5727.7, overlap = 0
PHY-3002 : Step(373): len = 5018.2, overlap = 0
PHY-3002 : Step(374): len = 4863, overlap = 0
PHY-3002 : Step(375): len = 5000.4, overlap = 0
PHY-3002 : Step(376): len = 4988.3, overlap = 0
PHY-3002 : Step(377): len = 4581.3, overlap = 0
PHY-3002 : Step(378): len = 3890, overlap = 0
PHY-3002 : Step(379): len = 3590.7, overlap = 0
PHY-3002 : Step(380): len = 3508.2, overlap = 0
PHY-3002 : Step(381): len = 3288.3, overlap = 0
PHY-3002 : Step(382): len = 3210.6, overlap = 0
PHY-3002 : Step(383): len = 3210.6, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004203s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(384): len = 3089.2, overlap = 0
PHY-3002 : Step(385): len = 3086.4, overlap = 0
PHY-3002 : Step(386): len = 3086.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88219e-05
PHY-3002 : Step(387): len = 3114.5, overlap = 7
PHY-3002 : Step(388): len = 3145.2, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.76439e-05
PHY-3002 : Step(389): len = 3392.2, overlap = 7
PHY-3002 : Step(390): len = 3436.2, overlap = 6.75
PHY-3002 : Step(391): len = 3371.4, overlap = 6.75
PHY-3002 : Step(392): len = 3526.3, overlap = 7
PHY-3002 : Step(393): len = 3680.3, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000115288
PHY-3002 : Step(394): len = 3715.5, overlap = 7
PHY-3002 : Step(395): len = 3904.2, overlap = 6.75
PHY-3002 : Step(396): len = 4321.1, overlap = 5.25
PHY-3002 : Step(397): len = 4227.1, overlap = 5.5
PHY-3002 : Step(398): len = 4233.1, overlap = 5
PHY-3002 : Step(399): len = 4208.3, overlap = 5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000230576
PHY-3002 : Step(400): len = 4299, overlap = 5
PHY-3002 : Step(401): len = 4538.9, overlap = 4.75
PHY-3002 : Step(402): len = 4785.6, overlap = 4.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000461151
PHY-3002 : Step(403): len = 5094.2, overlap = 4.25
PHY-3002 : Step(404): len = 5257.8, overlap = 4
PHY-3002 : Step(405): len = 5257.9, overlap = 3.75
PHY-3002 : Step(406): len = 5308, overlap = 3.75
PHY-3002 : Step(407): len = 5055.5, overlap = 3.75
PHY-3002 : Step(408): len = 4941.9, overlap = 3.5
PHY-3002 : Step(409): len = 4842.4, overlap = 3.25
PHY-3002 : Step(410): len = 4801.6, overlap = 3.75
PHY-3002 : Step(411): len = 4822.7, overlap = 3.75
PHY-3002 : Step(412): len = 4822.7, overlap = 3.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000922302
PHY-3002 : Step(413): len = 4910.2, overlap = 3.5
PHY-3002 : Step(414): len = 4904.7, overlap = 3.5
PHY-3002 : Step(415): len = 4956.3, overlap = 3.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00172552
PHY-3002 : Step(416): len = 5067.2, overlap = 3.25
PHY-3002 : Step(417): len = 5142.1, overlap = 3.25
PHY-3002 : Step(418): len = 5184.1, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.036030s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (216.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(419): len = 7296.6, overlap = 3
PHY-3002 : Step(420): len = 6791.8, overlap = 3.5
PHY-3002 : Step(421): len = 6295.6, overlap = 4.25
PHY-3002 : Step(422): len = 6036.2, overlap = 5
PHY-3002 : Step(423): len = 5902.5, overlap = 5.75
PHY-3002 : Step(424): len = 5773.4, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000657121
PHY-3002 : Step(425): len = 5766.1, overlap = 6
PHY-3002 : Step(426): len = 5769.4, overlap = 5.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00131424
PHY-3002 : Step(427): len = 5770, overlap = 5.75
PHY-3002 : Step(428): len = 5770, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006458s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (241.9%)

PHY-3001 : Legalized: Len = 7314.9, Over = 0
PHY-3001 : Final: Len = 7314.9, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 11520, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 11640, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 11640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025845s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (181.4%)

RUN-1003 : finish command "place" in  2.148770s wall, 3.437500s user + 2.296875s system = 5.734375s CPU (266.9%)

RUN-1004 : used memory is 341 MB, reserved memory is 322 MB, peak memory is 732 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 122 to 102
PHY-1001 : Pin misalignment score is improved from 102 to 101
PHY-1001 : Pin misalignment score is improved from 101 to 101
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 143 instances
RUN-1001 : 67 mslices, 68 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 302 nets
RUN-1001 : 191 nets have 2 pins
RUN-1001 : 83 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 11520, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 11640, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 11640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025617s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (122.0%)

PHY-1001 : End global routing;  0.117421s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (93.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.128928s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (97.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 73% nets.
PHY-1002 : len = 27248, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.274564s wall, 0.500000s user + 0.046875s system = 0.546875s CPU (199.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 27248, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.006480s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 27264, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 27264
PHY-1001 : End DR Iter 2; 0.006845s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.935672s wall, 2.062500s user + 0.234375s system = 2.296875s CPU (118.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.187777s wall, 2.296875s user + 0.250000s system = 2.546875s CPU (116.4%)

RUN-1004 : used memory is 410 MB, reserved memory is 387 MB, peak memory is 750 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  226   out of  19600    1.15%
#reg                   98   out of  19600    0.50%
#le                   270
  #lut only           172   out of    270   63.70%
  #reg only            44   out of    270   16.30%
  #lut&reg             54   out of    270   20.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 143
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 302, pip num: 2105
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 340 valid insts, and 6831 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1003 : finish command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.380290s wall, 5.031250s user + 0.109375s system = 5.140625s CPU (372.4%)

RUN-1004 : used memory is 413 MB, reserved memory is 390 MB, peak memory is 750 MB
RUN-1002 : start command "download -bit ..\..\servoSG90-Auto\servoSG90\servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../servoSG90-Auto/servoSG90/servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../servoSG90-Auto/servoSG90/servoSG90.bit" in  1.722380s wall, 1.671875s user + 0.046875s system = 1.718750s CPU (99.8%)

RUN-1004 : used memory is 455 MB, reserved memory is 434 MB, peak memory is 750 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.661000s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (2.3%)

RUN-1004 : used memory is 484 MB, reserved memory is 465 MB, peak memory is 750 MB
RUN-1003 : finish command "download -bit ..\..\servoSG90-Auto\servoSG90\servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.022576s wall, 1.937500s user + 0.093750s system = 2.031250s CPU (22.5%)

RUN-1004 : used memory is 349 MB, reserved memory is 324 MB, peak memory is 750 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 487/0 useful/useless nets, 410/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 28 distributor mux.
SYN-1016 : Merged 109 instances.
SYN-1015 : Optimize round 1, 254 better
SYN-1014 : Optimize round 2
SYN-1032 : 262/269 useful/useless nets, 185/61 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 3
SYN-1032 : 248/1 useful/useless nets, 171/2 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 5 better
SYN-1014 : Optimize round 4
SYN-1032 : 247/0 useful/useless nets, 170/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates          117
  #and                 10
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 98
  #LATCH                0
#MACRO_ADD             12
#MACRO_EQ               7
#MACRO_MUX             32

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |19     |98     |19     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 7 instances.
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 265/0 useful/useless nets, 189/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 345/0 useful/useless nets, 269/0 useful/useless insts
SYN-2501 : Optimize round 1, 87 better
SYN-2501 : Optimize round 2
SYN-1032 : 345/0 useful/useless nets, 269/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1032 : 540/0 useful/useless nets, 464/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 57 (3.26), #lev = 4 (2.77)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 152 instances into 60 LUTs, name keeping = 61%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 441/0 useful/useless nets, 365/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 98 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 58 LUT to BLE ...
SYN-4008 : Packed 58 LUT and 26 SEQ to BLE.
SYN-4003 : Packing 71 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (71 nodes)...
SYN-4004 : #1: Packed 27 SEQ (162 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 14 single LUT's are left
SYN-4006 : 44 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 102/193 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  226   out of  19600    1.15%
#reg                   98   out of  19600    0.50%
#le                   270
  #lut only           172   out of    270   63.70%
  #reg only            44   out of    270   16.30%
  #lut&reg             54   out of    270   20.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |270   |226   |98    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4024 : Net "rsclk" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4025 : Tag rtl::Net rsclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rsclk to drive 6 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 143 instances
RUN-1001 : 67 mslices, 68 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 302 nets
RUN-1001 : 191 nets have 2 pins
RUN-1001 : 83 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 141 instances, 135 slices, 12 macros(84 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 970, tnet num: 300, tinst num: 141, tnode num: 1207, tedge num: 1666.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 300 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 114 clock pins, and constraint 237 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.033552s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 80293.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(429): len = 52289.8, overlap = 0
PHY-3002 : Step(430): len = 33397.5, overlap = 0
PHY-3002 : Step(431): len = 24629.6, overlap = 0
PHY-3002 : Step(432): len = 19788.3, overlap = 0
PHY-3002 : Step(433): len = 16063.1, overlap = 0
PHY-3002 : Step(434): len = 14211.4, overlap = 0
PHY-3002 : Step(435): len = 12243.5, overlap = 0
PHY-3002 : Step(436): len = 10694.3, overlap = 0
PHY-3002 : Step(437): len = 9589.6, overlap = 0
PHY-3002 : Step(438): len = 8602.2, overlap = 0
PHY-3002 : Step(439): len = 8042.5, overlap = 0
PHY-3002 : Step(440): len = 7602, overlap = 0
PHY-3002 : Step(441): len = 7244.7, overlap = 0
PHY-3002 : Step(442): len = 6791.2, overlap = 0
PHY-3002 : Step(443): len = 6680.7, overlap = 0
PHY-3002 : Step(444): len = 6717, overlap = 0
PHY-3002 : Step(445): len = 6846.6, overlap = 0
PHY-3002 : Step(446): len = 6218.3, overlap = 0
PHY-3002 : Step(447): len = 5727.7, overlap = 0
PHY-3002 : Step(448): len = 5018.2, overlap = 0
PHY-3002 : Step(449): len = 4863, overlap = 0
PHY-3002 : Step(450): len = 5000.4, overlap = 0
PHY-3002 : Step(451): len = 4988.3, overlap = 0
PHY-3002 : Step(452): len = 4581.3, overlap = 0
PHY-3002 : Step(453): len = 3890, overlap = 0
PHY-3002 : Step(454): len = 3590.7, overlap = 0
PHY-3002 : Step(455): len = 3508.2, overlap = 0
PHY-3002 : Step(456): len = 3288.3, overlap = 0
PHY-3002 : Step(457): len = 3210.6, overlap = 0
PHY-3002 : Step(458): len = 3210.6, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004911s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(459): len = 3089.2, overlap = 0
PHY-3002 : Step(460): len = 3086.4, overlap = 0
PHY-3002 : Step(461): len = 3086.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88219e-05
PHY-3002 : Step(462): len = 3114.5, overlap = 7
PHY-3002 : Step(463): len = 3145.2, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.76439e-05
PHY-3002 : Step(464): len = 3392.2, overlap = 7
PHY-3002 : Step(465): len = 3436.2, overlap = 6.75
PHY-3002 : Step(466): len = 3371.4, overlap = 6.75
PHY-3002 : Step(467): len = 3526.3, overlap = 7
PHY-3002 : Step(468): len = 3680.3, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000115288
PHY-3002 : Step(469): len = 3715.5, overlap = 7
PHY-3002 : Step(470): len = 3904.2, overlap = 6.75
PHY-3002 : Step(471): len = 4321.1, overlap = 5.25
PHY-3002 : Step(472): len = 4227.1, overlap = 5.5
PHY-3002 : Step(473): len = 4233.1, overlap = 5
PHY-3002 : Step(474): len = 4208.3, overlap = 5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000230576
PHY-3002 : Step(475): len = 4299, overlap = 5
PHY-3002 : Step(476): len = 4538.9, overlap = 4.75
PHY-3002 : Step(477): len = 4785.6, overlap = 4.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000461151
PHY-3002 : Step(478): len = 5094.2, overlap = 4.25
PHY-3002 : Step(479): len = 5257.8, overlap = 4
PHY-3002 : Step(480): len = 5257.9, overlap = 3.75
PHY-3002 : Step(481): len = 5308, overlap = 3.75
PHY-3002 : Step(482): len = 5055.5, overlap = 3.75
PHY-3002 : Step(483): len = 4941.9, overlap = 3.5
PHY-3002 : Step(484): len = 4842.4, overlap = 3.25
PHY-3002 : Step(485): len = 4801.6, overlap = 3.75
PHY-3002 : Step(486): len = 4822.7, overlap = 3.75
PHY-3002 : Step(487): len = 4822.7, overlap = 3.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000922302
PHY-3002 : Step(488): len = 4910.2, overlap = 3.5
PHY-3002 : Step(489): len = 4904.7, overlap = 3.5
PHY-3002 : Step(490): len = 4956.3, overlap = 3.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00172552
PHY-3002 : Step(491): len = 5067.2, overlap = 3.25
PHY-3002 : Step(492): len = 5142.1, overlap = 3.25
PHY-3002 : Step(493): len = 5184.1, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039141s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (119.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(494): len = 7296.6, overlap = 3
PHY-3002 : Step(495): len = 6791.8, overlap = 3.5
PHY-3002 : Step(496): len = 6295.6, overlap = 4.25
PHY-3002 : Step(497): len = 6036.2, overlap = 5
PHY-3002 : Step(498): len = 5902.5, overlap = 5.75
PHY-3002 : Step(499): len = 5773.4, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000657121
PHY-3002 : Step(500): len = 5766.1, overlap = 6
PHY-3002 : Step(501): len = 5769.4, overlap = 5.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00131424
PHY-3002 : Step(502): len = 5770, overlap = 5.75
PHY-3002 : Step(503): len = 5770, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006980s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 7314.9, Over = 0
PHY-3001 : Final: Len = 7314.9, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 11520, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 11640, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 11640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025730s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (303.6%)

RUN-1003 : finish command "place" in  2.376793s wall, 3.937500s user + 2.046875s system = 5.984375s CPU (251.8%)

RUN-1004 : used memory is 373 MB, reserved memory is 349 MB, peak memory is 750 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 122 to 102
PHY-1001 : Pin misalignment score is improved from 102 to 101
PHY-1001 : Pin misalignment score is improved from 101 to 101
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 143 instances
RUN-1001 : 67 mslices, 68 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 302 nets
RUN-1001 : 191 nets have 2 pins
RUN-1001 : 83 nets have [3 - 5] pins
RUN-1001 : 22 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 11520, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 11640, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 11640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024069s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (259.7%)

PHY-1001 : End global routing;  0.102768s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (121.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.134981s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (104.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 73% nets.
PHY-1002 : len = 27248, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.297943s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (157.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 27248, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.007088s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 27264, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 27264
PHY-1001 : End DR Iter 2; 0.008604s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.917915s wall, 1.843750s user + 0.328125s system = 2.171875s CPU (113.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.148936s wall, 2.078125s user + 0.375000s system = 2.453125s CPU (114.2%)

RUN-1004 : used memory is 437 MB, reserved memory is 408 MB, peak memory is 771 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  226   out of  19600    1.15%
#reg                   98   out of  19600    0.50%
#le                   270
  #lut only           172   out of    270   63.70%
  #reg only            44   out of    270   16.30%
  #lut&reg             54   out of    270   20.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 143
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 302, pip num: 2105
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 340 valid insts, and 6831 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1003 : finish command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.414963s wall, 5.187500s user + 0.031250s system = 5.218750s CPU (368.8%)

RUN-1004 : used memory is 438 MB, reserved memory is 409 MB, peak memory is 771 MB
RUN-1002 : start command "download -bit ..\..\servoSG90-Auto\servoSG90\servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../servoSG90-Auto/servoSG90/servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../servoSG90-Auto/servoSG90/servoSG90.bit" in  1.711369s wall, 1.671875s user + 0.046875s system = 1.718750s CPU (100.4%)

RUN-1004 : used memory is 475 MB, reserved memory is 449 MB, peak memory is 771 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.730694s wall, 0.218750s user + 0.062500s system = 0.281250s CPU (4.2%)

RUN-1004 : used memory is 504 MB, reserved memory is 480 MB, peak memory is 771 MB
RUN-1003 : finish command "download -bit ..\..\servoSG90-Auto\servoSG90\servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.124667s wall, 2.015625s user + 0.140625s system = 2.156250s CPU (23.6%)

RUN-1004 : used memory is 423 MB, reserved memory is 396 MB, peak memory is 771 MB
GUI-1001 : Download success!
