// Seed: 1253837795
module module_0 (
    output supply1 id_0,
    output supply1 id_1,
    input tri0 module_0,
    output wor id_3,
    output supply1 id_4,
    output supply1 id_5
);
  assign module_1.id_3 = 0;
  assign id_0 = id_2;
  always @(posedge (1) < id_0++
  or posedge 1)
  begin : LABEL_0
    assign id_3 = 1'b0;
  end
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    inout supply0 id_2,
    input supply0 id_3,
    input supply0 id_4
);
  id_6 :
  assert property (@(posedge 1'b0) id_3)
  else $unsigned(74);
  ;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2
  );
endmodule
