////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : ALU_Reg_Join.vf
// /___/   /\     Timestamp : 06/09/2020 01:47:54
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -sympath C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/MicroinstructionROM/ipcore_dir -intstyle ise -family artix7 -verilog C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/MicroinstructionROM/ALU_Reg_Join.vf -w C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/MicroinstructionROM/ALU_Reg_Join.sch
//Design Name: ALU_Reg_Join
//Device: artix7
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale  100 ps / 10 ps

module INV16_HXILINX_ALU_Reg_Join (O, I);
    

   output [15:0] O;

   input  [15:0] I;

assign O = ~I;
endmodule
`timescale  100 ps / 10 ps

module ADD16_HXILINX_ALU_Reg_Join (CO, OFL, S, A, B, CI);

   
   output 	       CO;
   output 	       OFL;
   output [15:0]       S;

   input  [15:0]       A;
   input  [15:0]       B;
   input               CI;


   assign   {CO, S} = A + B + CI;
   assign   OFL     = (A[15]&B[15]&(~S[15])) | ((~A[15])&(~B[15])&S[15]); 

endmodule
`timescale  100 ps / 10 ps

module D4_16E_HXILINX_ALU_Reg_Join (D0, D1, D2, D3, D4, D5, D6, D7, D8, D9, D10, D11, D12, D13, D14, D15, A0, A1, A2, A3, E);
    

   output D0;
   output D1;
   output D2;
   output D3;
   output D4;
   output D5;
   output D6;
   output D7;
   output D8;
   output D9;
   output D10;
   output D11;
   output D12;
   output D13;
   output D14;
   output D15;

   input  A0;
   input  A1;
   input  A2;
   input  A3;
   input  E;
  
   reg D0;
   reg D1;
   reg D2;
   reg D3;
   reg D4;
   reg D5;
   reg D6;
   reg D7;
   reg D8;
   reg D9;
   reg D10;
   reg D11;
   reg D12;
   reg D13;
   reg D14;
   reg D15;

      always @ (A0 or A1 or A2 or A3 or E)
      begin
         if(!E)
           {D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0} <= 16'b0000_0000_0000_0000;
        else
        begin
           case({A3,A2,A1,A0})
             4'b0000 :  {D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0} <= 16'b0000_0000_0000_0001;
             4'b0001 :  {D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0} <= 16'b0000_0000_0000_0010;
             4'b0010 :  {D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0} <= 16'b0000_0000_0000_0100;
             4'b0011 :  {D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0} <= 16'b0000_0000_0000_1000;
             4'b0100 :  {D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0} <= 16'b0000_0000_0001_0000;
             4'b0101 :  {D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0} <= 16'b0000_0000_0010_0000;
             4'b0110 :  {D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0} <= 16'b0000_0000_0100_0000;
             4'b0111 :  {D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0} <= 16'b0000_0000_1000_0000;
             4'b1000 :  {D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0} <= 16'b0000_0001_0000_0000;
             4'b1001 :  {D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0} <= 16'b0000_0010_0000_0000;
             4'b1010 :  {D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0} <= 16'b0000_0100_0000_0000;
             4'b1011 :  {D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0} <= 16'b0000_1000_0000_0000;
             4'b1100 :  {D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0} <= 16'b0001_0000_0000_0000;
             4'b1101 :  {D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0} <= 16'b0010_0000_0000_0000;
             4'b1110 :  {D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0} <= 16'b0100_0000_0000_0000;
             4'b1111 :  {D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0} <= 16'b1000_0000_0000_0000;
          endcase
        end
     end 

endmodule
`timescale  100 ps / 10 ps

module AND6_HXILINX_ALU_Reg_Join (O, I0, I1, I2, I3, I4, I5);
    

   output O;

   input I0;
   input I1;
   input I2;
   input I3;
   input I4;
   input I5;

assign O = I0 && I1 && I2 && I3 && I4 && I5;

endmodule
`timescale 100 ps / 10 ps

module IFD16_HXILINX_ALU_Reg_Join(Q, C, D);

   
   output [15:0]      Q;

   input 	      C;	
   input  [15:0]      D;
   
   reg    [15:0]      Q;
  
    (* IOB = "TRUE" *)

   always @(posedge C)
     begin
          Q <= D;
     end
   
   
endmodule
`timescale 1ns / 1ps

module ffd16_w_en_MUSER_ALU_Reg_Join(CLK, 
                                     D, 
                                     EN, 
                                     Q);

    input CLK;
    input [15:0] D;
    input EN;
   output [15:0] Q;
   
   wire XLXN_1;
   
   (* HU_SET = "XLXI_1_48" *) 
   IFD16_HXILINX_ALU_Reg_Join  XLXI_1 (.C(XLXN_1), 
                                      .D(D[15:0]), 
                                      .Q(Q[15:0]));
   AND2  XLXI_2 (.I0(CLK), 
                .I1(EN), 
                .O(XLXN_1));
endmodule
`timescale 1ns / 1ps

module ALU_main_MUSER_ALU_Reg_Join(A, 
                                   ALUC, 
                                   B, 
                                   CY, 
                                   GND, 
                                   VCC, 
                                   CO, 
                                   Z);

    input [15:0] A;
    input [3:0] ALUC;
    input [15:0] B;
    input CY;
    input [15:0] GND;
    input [15:0] VCC;
   output CO;
   output [15:0] Z;
   
   wire [15:0] AdderOut;
   wire A_AND_B;
   wire A_m_B;
   wire A_OR_B;
   wire A_p_B;
   wire A_p_B_p_CY;
   wire A_SEL_1;
   wire A_SEL_2;
   wire B_SEL_1;
   wire B_SEL_2;
   wire CO_A;
   wire CO_B;
   wire CY_EN;
   wire CY_0;
   wire CY_1;
   wire m_B;
   wire Not_A;
   wire Not_B;
   wire ONE;
   wire OP_SEL_1;
   wire OP_SEL_2;
   wire OUT_1b;
   wire XLXN_3;
   wire XLXN_4;
   wire [15:0] XLXN_5;
   wire [15:0] XLXN_6;
   wire [15:0] XLXN_7;
   wire [15:0] XLXN_8;
   wire [15:0] XLXN_37;
   wire [15:0] XLXN_38;
   wire [15:0] XLXN_40;
   wire [15:0] XLXN_143;
   wire XLXN_215;
   wire XLXN_216;
   wire XLXN_222;
   wire XLXN_291;
   wire XLXN_292;
   wire XLXN_293;
   wire XLXN_295;
   wire XLXN_343;
   wire XLXN_344;
   wire XLXN_345;
   wire XLXN_346;
   wire XLXN_347;
   wire XLXN_348;
   wire XLXN_349;
   wire XLXN_350;
   wire ZERO;
   wire _A;
   wire _B;
   wire _0xFFFF;
   
   (* HU_SET = "ALUC_Decoder_49" *) 
   D4_16E_HXILINX_ALU_Reg_Join  ALUC_Decoder (.A0(ALUC[0]), 
                                             .A1(ALUC[1]), 
                                             .A2(ALUC[2]), 
                                             .A3(ALUC[3]), 
                                             .E(VCC[0]), 
                                             .D0(_A), 
                                             .D1(_B), 
                                             .D2(Not_A), 
                                             .D3(Not_B), 
                                             .D4(A_p_B), 
                                             .D5(A_p_B_p_CY), 
                                             .D6(A_OR_B), 
                                             .D7(A_AND_B), 
                                             .D8(ZERO), 
                                             .D9(ONE), 
                                             .D10(_0xFFFF), 
                                             .D11(CY_0), 
                                             .D12(CY_1), 
                                             .D13(A_m_B), 
                                             .D14(m_B), 
                                             .D15());
   AND_Bus16  A_AND_B_OP (.IN_0(A[15:0]), 
                         .IN_1(B[15:0]), 
                         .Y(XLXN_37[15:0]));
   Mux4Bus16  A_MUX (.IN_0(A[15:0]), 
                    .IN_1(XLXN_8[15:0]), 
                    .IN_2(GND[15:0]), 
                    .IN_3(VCC[15:0]), 
                    .S_0(A_SEL_2), 
                    .S_1(A_SEL_1), 
                    .Y(XLXN_5[15:0]));
   OR_Bus16  A_OR_B_OP (.IN_0(A[15:0]), 
                       .IN_1(B[15:0]), 
                       .Y(XLXN_40[15:0]));
   Mux2Bus16  B_MUX0 (.IN_0(B[15:0]), 
                     .IN_1(XLXN_143[15:0]), 
                     .S(B_SEL_1), 
                     .Y(XLXN_7[15:0]));
   Mux2Bus16  B_MUX1 (.IN_0(XLXN_7[15:0]), 
                     .IN_1(GND[15:0]), 
                     .S(B_SEL_2), 
                     .Y(XLXN_6[15:0]));
   Mux2Bus16  LOGIC_MUX0 (.IN_0(XLXN_37[15:0]), 
                         .IN_1(XLXN_40[15:0]), 
                         .S(OP_SEL_1), 
                         .Y(XLXN_38[15:0]));
   Mux2Bus16  LOGIC_MUX1 (.IN_0(XLXN_38[15:0]), 
                         .IN_1(AdderOut[15:0]), 
                         .S(OP_SEL_2), 
                         .Y(Z[15:0]));
   (* HU_SET = "XLXI_1_50" *) 
   ADD16_HXILINX_ALU_Reg_Join  XLXI_1 (.A(XLXN_5[15:0]), 
                                      .B(XLXN_6[15:0]), 
                                      .CI(XLXN_350), 
                                      .CO(XLXN_3), 
                                      .OFL(), 
                                      .S(AdderOut[15:0]));
   OR2  XLXI_3 (.I0(OUT_1b), 
               .I1(CY), 
               .O(XLXN_349));
   AND2  XLXI_5 (.I0(CO_A), 
                .I1(XLXN_3), 
                .O(XLXN_4));
   OR2  XLXI_6 (.I0(CO_B), 
               .I1(XLXN_4), 
               .O(CO));
   (* HU_SET = "XLXI_9_51" *) 
   INV16_HXILINX_ALU_Reg_Join  XLXI_9 (.I(A[15:0]), 
                                      .O(XLXN_8[15:0]));
   (* HU_SET = "XLXI_10_52" *) 
   INV16_HXILINX_ALU_Reg_Join  XLXI_10 (.I(B[15:0]), 
                                       .O(XLXN_143[15:0]));
   OR2  XLXI_87 (.I0(CY_1), 
                .I1(CY_1), 
                .O(CO_B));
   OR2  XLXI_88 (.I0(A_OR_B), 
                .I1(A_OR_B), 
                .O(OP_SEL_1));
   AND2  XLXI_89 (.I0(XLXN_216), 
                 .I1(XLXN_215), 
                 .O(OP_SEL_2));
   INV  XLXI_90 (.I(A_OR_B), 
                .O(XLXN_215));
   INV  XLXI_91 (.I(A_AND_B), 
                .O(XLXN_216));
   INV  XLXI_92 (.I(_A), 
                .O(XLXN_222));
   INV  XLXI_93 (.I(Not_A), 
                .O(XLXN_291));
   INV  XLXI_94 (.I(A_p_B), 
                .O(XLXN_292));
   INV  XLXI_95 (.I(A_p_B_p_CY), 
                .O(XLXN_293));
   OR2  XLXI_104 (.I0(_0xFFFF), 
                 .I1(Not_A), 
                 .O(A_SEL_2));
   INV  XLXI_106 (.I(_B), 
                 .O(XLXN_343));
   INV  XLXI_107 (.I(Not_B), 
                 .O(XLXN_344));
   INV  XLXI_108 (.I(A_p_B), 
                 .O(XLXN_345));
   INV  XLXI_109 (.I(A_p_B_p_CY), 
                 .O(XLXN_346));
   OR3  XLXI_119 (.I0(m_B), 
                 .I1(A_m_B), 
                 .I2(ONE), 
                 .O(OUT_1b));
   AND5  XLXI_124 (.I0(XLXN_295), 
                  .I1(XLXN_293), 
                  .I2(XLXN_292), 
                  .I3(XLXN_291), 
                  .I4(XLXN_222), 
                  .O(A_SEL_1));
   INV  XLXI_125 (.I(A_m_B), 
                 .O(XLXN_295));
   OR3  XLXI_126 (.I0(m_B), 
                 .I1(A_m_B), 
                 .I2(Not_B), 
                 .O(B_SEL_1));
   INV  XLXI_141 (.I(A_m_B), 
                 .O(XLXN_347));
   INV  XLXI_142 (.I(m_B), 
                 .O(XLXN_348));
   (* HU_SET = "XLXI_143_53" *) 
   AND6_HXILINX_ALU_Reg_Join  XLXI_143 (.I0(XLXN_348), 
                                       .I1(XLXN_347), 
                                       .I2(XLXN_346), 
                                       .I3(XLXN_345), 
                                       .I4(XLXN_344), 
                                       .I5(XLXN_343), 
                                       .O(B_SEL_2));
   INV  XLXI_145 (.I(CY_0), 
                 .O(CO_A));
   AND2  XLXI_146 (.I0(XLXN_349), 
                  .I1(CY_EN), 
                  .O(XLXN_350));
   OR2  XLXI_147 (.I0(CY_1), 
                 .I1(A_p_B_p_CY), 
                 .O(CY_EN));
endmodule
`timescale 1ns / 1ps

module RAM_main_MUSER_ALU_Reg_Join(CLK, 
                                   GND, 
                                   MemADDR, 
                                   Rd, 
                                   Wr, 
                                   ToFromW);

    input CLK;
    input [15:0] GND;
    input [9:0] MemADDR;
    input Rd;
    input Wr;
    inout [15:0] ToFromW;
   
   wire [15:0] XLXN_23;
   
   BiMux2Bus16  XLXI_2 (.HiZ(Wr), 
                       .IN_0(XLXN_23[15:0]), 
                       .IN_1(GND[15:0]), 
                       .S(Wr), 
                       .Y(ToFromW[15:0]));
   RAM_internal_Marce  XLXI_6 (.addr(MemADDR[9:0]), 
                              .clk(CLK), 
                              .data_in(ToFromW[15:0]), 
                              .rd_enb(Rd), 
                              .wr_enb(Wr), 
                              .data_out(XLXN_23[15:0]));
endmodule
`timescale 1ns / 1ps

module reg_to_bus_2bit_sel_MUSER_ALU_Reg_Join(R0, 
                                              R1, 
                                              R2, 
                                              R3, 
                                              SEL, 
                                              TO_BUS_Z);

    input [15:0] R0;
    input [15:0] R1;
    input [15:0] R2;
    input [15:0] R3;
    input [1:0] SEL;
   output [15:0] TO_BUS_Z;
   
   wire [15:0] XLXN_5;
   wire [15:0] XLXN_6;
   
   reg_to_bus_1bit_sel  XLXI_1 (.R0(R0[15:0]), 
                               .R1(R1[15:0]), 
                               .SEL_BUS(SEL[0]), 
                               .TO_BUS(XLXN_5[15:0]));
   reg_to_bus_1bit_sel  XLXI_2 (.R0(R2[15:0]), 
                               .R1(R3[15:0]), 
                               .SEL_BUS(SEL[0]), 
                               .TO_BUS(XLXN_6[15:0]));
   reg_to_bus_1bit_sel  XLXI_3 (.R0(XLXN_5[15:0]), 
                               .R1(XLXN_6[15:0]), 
                               .SEL_BUS(SEL[1]), 
                               .TO_BUS(TO_BUS_Z[15:0]));
endmodule
`timescale 1ns / 1ps

module reg_to_bus_3bit_sel_MUSER_ALU_Reg_Join(R0, 
                                              R1, 
                                              R2, 
                                              R3, 
                                              R4, 
                                              R5, 
                                              R6, 
                                              R7, 
                                              SEL_B, 
                                              TO_BUS_3B);

    input [15:0] R0;
    input [15:0] R1;
    input [15:0] R2;
    input [15:0] R3;
    input [15:0] R4;
    input [15:0] R5;
    input [15:0] R6;
    input [15:0] R7;
    input [2:0] SEL_B;
   output [15:0] TO_BUS_3B;
   
   wire [15:0] XLXN_1;
   wire [15:0] XLXN_2;
   
   reg_to_bus_1bit_sel  XLXI_4 (.R0(XLXN_1[15:0]), 
                               .R1(XLXN_2[15:0]), 
                               .SEL_BUS(SEL_B[2]), 
                               .TO_BUS(TO_BUS_3B[15:0]));
   reg_to_bus_2bit_sel_MUSER_ALU_Reg_Join  XLXI_7 (.R0(R0[15:0]), 
                                                  .R1(R1[15:0]), 
                                                  .R2(R2[15:0]), 
                                                  .R3(R3[15:0]), 
                                                  .SEL(SEL_B[1:0]), 
                                                  .TO_BUS_Z(XLXN_1[15:0]));
   reg_to_bus_2bit_sel_MUSER_ALU_Reg_Join  XLXI_8 (.R0(R4[15:0]), 
                                                  .R1(R5[15:0]), 
                                                  .R2(R6[15:0]), 
                                                  .R3(R7[15:0]), 
                                                  .SEL(SEL_B[1:0]), 
                                                  .TO_BUS_Z(XLXN_2[15:0]));
endmodule
`timescale 1ns / 1ps

module demux2b_w_en_MUSER_ALU_Reg_Join(ENABLE, 
                                       SEL, 
                                       x, 
                                       a0, 
                                       a1, 
                                       a2, 
                                       a3);

    input ENABLE;
    input [1:0] SEL;
    input x;
   output a0;
   output a1;
   output a2;
   output a3;
   
   wire XLXN_12;
   wire XLXN_13;
   
   demux1b_w_en  XLXI_4 (.enable(ENABLE), 
                        .sel(SEL[0]), 
                        .x(XLXN_12), 
                        .a0(a0), 
                        .a1(a1));
   demux1b_w_en  XLXI_5 (.enable(ENABLE), 
                        .sel(SEL[0]), 
                        .x(XLXN_13), 
                        .a0(a2), 
                        .a1(a3));
   demux1b  XLXI_6 (.sel(SEL[1]), 
                   .x(x), 
                   .a0(XLXN_12), 
                   .a1(XLXN_13));
endmodule
`timescale 1ns / 1ps

module demux3b_w_en_MUSER_ALU_Reg_Join(ENABLE, 
                                       SEL, 
                                       x, 
                                       a0, 
                                       a1, 
                                       a2, 
                                       a3, 
                                       a4, 
                                       a5, 
                                       a6, 
                                       a7);

    input ENABLE;
    input [2:0] SEL;
    input x;
   output a0;
   output a1;
   output a2;
   output a3;
   output a4;
   output a5;
   output a6;
   output a7;
   
   wire XLXN_10;
   wire XLXN_11;
   
   demux2b_w_en_MUSER_ALU_Reg_Join  XLXI_1 (.ENABLE(ENABLE), 
                                           .SEL(SEL[1:0]), 
                                           .x(XLXN_10), 
                                           .a0(a0), 
                                           .a1(a1), 
                                           .a2(a2), 
                                           .a3(a3));
   demux2b_w_en_MUSER_ALU_Reg_Join  XLXI_2 (.ENABLE(ENABLE), 
                                           .SEL(SEL[1:0]), 
                                           .x(XLXN_11), 
                                           .a0(a4), 
                                           .a1(a5), 
                                           .a2(a6), 
                                           .a3(a7));
   demux1b  XLXI_3 (.sel(SEL[2]), 
                   .x(x), 
                   .a0(XLXN_10), 
                   .a1(XLXN_11));
endmodule
`timescale 1ns / 1ps

module demux_bus16b_sel2b_MUSER_ALU_Reg_Join(FROM_BUS, 
                                             SEL_BUS, 
                                             R0, 
                                             R1, 
                                             R2, 
                                             R3);

    input [15:0] FROM_BUS;
    input [1:0] SEL_BUS;
   output [15:0] R0;
   output [15:0] R1;
   output [15:0] R2;
   output [15:0] R3;
   
   wire [15:0] XLXN_3;
   wire [15:0] XLXN_4;
   
   demux_bus16b_sel1b  XLXI_1 (.FROM_BUS(XLXN_4[15:0]), 
                              .SEL_BUS(SEL_BUS[0]), 
                              .R0(R0[15:0]), 
                              .R1(R1[15:0]));
   demux_bus16b_sel1b  XLXI_2 (.FROM_BUS(XLXN_3[15:0]), 
                              .SEL_BUS(SEL_BUS[0]), 
                              .R0(R2[15:0]), 
                              .R1(R3[15:0]));
   demux_bus16b_sel1b  XLXI_3 (.FROM_BUS(FROM_BUS[15:0]), 
                              .SEL_BUS(SEL_BUS[1]), 
                              .R0(XLXN_4[15:0]), 
                              .R1(XLXN_3[15:0]));
endmodule
`timescale 1ns / 1ps

module demux_bus16b_sel3b_MUSER_ALU_Reg_Join(FROM_BUS, 
                                             SEL_BUS, 
                                             R0, 
                                             R1, 
                                             R2, 
                                             R3, 
                                             R4, 
                                             R5, 
                                             R6, 
                                             R7);

    input [15:0] FROM_BUS;
    input [2:0] SEL_BUS;
   output [15:0] R0;
   output [15:0] R1;
   output [15:0] R2;
   output [15:0] R3;
   output [15:0] R4;
   output [15:0] R5;
   output [15:0] R6;
   output [15:0] R7;
   
   wire [15:0] XLXN_1;
   wire [15:0] XLXN_2;
   
   demux_bus16b_sel2b_MUSER_ALU_Reg_Join  XLXI_1 (.FROM_BUS(XLXN_1[15:0]), 
                                                 .SEL_BUS(SEL_BUS[1:0]), 
                                                 .R0(R0[15:0]), 
                                                 .R1(R1[15:0]), 
                                                 .R2(R2[15:0]), 
                                                 .R3(R3[15:0]));
   demux_bus16b_sel2b_MUSER_ALU_Reg_Join  XLXI_2 (.FROM_BUS(XLXN_2[15:0]), 
                                                 .SEL_BUS(SEL_BUS[1:0]), 
                                                 .R0(R4[15:0]), 
                                                 .R1(R5[15:0]), 
                                                 .R2(R6[15:0]), 
                                                 .R3(R7[15:0]));
   demux_bus16b_sel1b  XLXI_3 (.FROM_BUS(FROM_BUS[15:0]), 
                              .SEL_BUS(SEL_BUS[2]), 
                              .R0(XLXN_1[15:0]), 
                              .R1(XLXN_2[15:0]));
endmodule
`timescale 1ns / 1ps

module jsr_backup_reg_MUSER_ALU_Reg_Join(CLK, 
                                         IN_R, 
                                         LEVEL, 
                                         OUT_R);

    input CLK;
    input [15:0] IN_R;
    input [2:0] LEVEL;
   output [15:0] OUT_R;
   
   wire [15:0] OUTFF0;
   wire [15:0] OUTFF1;
   wire [15:0] OUTFF2;
   wire [15:0] OUTFF3;
   wire [15:0] OUTFF4;
   wire [15:0] OUTFF5;
   wire [15:0] OUTFF6;
   wire [15:0] OUTFF7;
   wire W0;
   wire W1;
   wire W2;
   wire W3;
   wire W4;
   wire W5;
   wire W6;
   wire W7;
   wire [15:0] XLXN_3;
   wire [15:0] XLXN_4;
   wire [15:0] XLXN_5;
   wire [15:0] XLXN_6;
   wire [15:0] XLXN_7;
   wire [15:0] XLXN_8;
   wire [15:0] XLXN_9;
   wire [15:0] XLXN_10;
   wire XLXN_12;
   
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_1 (.CLK(CLK), 
                                         .D(XLXN_3[15:0]), 
                                         .EN(W0), 
                                         .Q(OUTFF0[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_2 (.CLK(CLK), 
                                         .D(XLXN_4[15:0]), 
                                         .EN(W1), 
                                         .Q(OUTFF1[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_3 (.CLK(CLK), 
                                         .D(XLXN_5[15:0]), 
                                         .EN(W2), 
                                         .Q(OUTFF2[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_4 (.CLK(CLK), 
                                         .D(XLXN_6[15:0]), 
                                         .EN(W3), 
                                         .Q(OUTFF3[15:0]));
   demux_bus16b_sel3b_MUSER_ALU_Reg_Join  XLXI_5 (.FROM_BUS(IN_R[15:0]), 
                                                 .SEL_BUS(LEVEL[2:0]), 
                                                 .R0(XLXN_3[15:0]), 
                                                 .R1(XLXN_4[15:0]), 
                                                 .R2(XLXN_5[15:0]), 
                                                 .R3(XLXN_6[15:0]), 
                                                 .R4(XLXN_7[15:0]), 
                                                 .R5(XLXN_8[15:0]), 
                                                 .R6(XLXN_9[15:0]), 
                                                 .R7(XLXN_10[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_10 (.CLK(CLK), 
                                          .D(XLXN_7[15:0]), 
                                          .EN(W4), 
                                          .Q(OUTFF4[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_11 (.CLK(CLK), 
                                          .D(XLXN_8[15:0]), 
                                          .EN(W5), 
                                          .Q(OUTFF5[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_12 (.CLK(CLK), 
                                          .D(XLXN_9[15:0]), 
                                          .EN(W6), 
                                          .Q(OUTFF6[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_13 (.CLK(CLK), 
                                          .D(XLXN_10[15:0]), 
                                          .EN(W7), 
                                          .Q(OUTFF7[15:0]));
   demux3b_w_en_MUSER_ALU_Reg_Join  XLXI_14 (.ENABLE(XLXN_12), 
                                            .SEL(LEVEL[2:0]), 
                                            .x(XLXN_12), 
                                            .a0(W0), 
                                            .a1(W1), 
                                            .a2(W2), 
                                            .a3(W3), 
                                            .a4(W4), 
                                            .a5(W5), 
                                            .a6(W6), 
                                            .a7(W7));
   VCC  XLXI_15 (.P(XLXN_12));
   reg_to_bus_3bit_sel_MUSER_ALU_Reg_Join  XLXI_16 (.R0(OUTFF0[15:0]), 
                                                   .R1(OUTFF1[15:0]), 
                                                   .R2(OUTFF2[15:0]), 
                                                   .R3(OUTFF3[15:0]), 
                                                   .R4(OUTFF4[15:0]), 
                                                   .R5(OUTFF5[15:0]), 
                                                   .R6(OUTFF6[15:0]), 
                                                   .R7(OUTFF7[15:0]), 
                                                   .SEL_B(LEVEL[2:0]), 
                                                   .TO_BUS_3B(OUT_R[15:0]));
endmodule
`timescale 1ns / 1ps

module demux_bus16b_sel4b_MUSER_ALU_Reg_Join(FROM_BUS, 
                                             SEL_BUS, 
                                             R0, 
                                             R1, 
                                             R2, 
                                             R3, 
                                             R4, 
                                             R5, 
                                             R6, 
                                             R7, 
                                             R8, 
                                             R9, 
                                             R10, 
                                             R11, 
                                             R12, 
                                             R13, 
                                             R14, 
                                             R15);

    input [15:0] FROM_BUS;
    input [3:0] SEL_BUS;
   output [15:0] R0;
   output [15:0] R1;
   output [15:0] R2;
   output [15:0] R3;
   output [15:0] R4;
   output [15:0] R5;
   output [15:0] R6;
   output [15:0] R7;
   output [15:0] R8;
   output [15:0] R9;
   output [15:0] R10;
   output [15:0] R11;
   output [15:0] R12;
   output [15:0] R13;
   output [15:0] R14;
   output [15:0] R15;
   
   wire [15:0] XLXN_1;
   wire [15:0] XLXN_3;
   
   demux_bus16b_sel3b_MUSER_ALU_Reg_Join  XLXI_1 (.FROM_BUS(XLXN_1[15:0]), 
                                                 .SEL_BUS(SEL_BUS[2:0]), 
                                                 .R0(R0[15:0]), 
                                                 .R1(R1[15:0]), 
                                                 .R2(R2[15:0]), 
                                                 .R3(R3[15:0]), 
                                                 .R4(R4[15:0]), 
                                                 .R5(R5[15:0]), 
                                                 .R6(R6[15:0]), 
                                                 .R7(R7[15:0]));
   demux_bus16b_sel3b_MUSER_ALU_Reg_Join  XLXI_2 (.FROM_BUS(XLXN_3[15:0]), 
                                                 .SEL_BUS(SEL_BUS[2:0]), 
                                                 .R0(R8[15:0]), 
                                                 .R1(R9[15:0]), 
                                                 .R2(R10[15:0]), 
                                                 .R3(R11[15:0]), 
                                                 .R4(R12[15:0]), 
                                                 .R5(R13[15:0]), 
                                                 .R6(R14[15:0]), 
                                                 .R7(R15[15:0]));
   demux_bus16b_sel1b  XLXI_3 (.FROM_BUS(FROM_BUS[15:0]), 
                              .SEL_BUS(SEL_BUS[3]), 
                              .R0(XLXN_1[15:0]), 
                              .R1(XLXN_3[15:0]));
endmodule
`timescale 1ns / 1ps

module demux_bus16b_sel5b_MUSER_ALU_Reg_Join(FROM_BUS, 
                                             SEL_BUS, 
                                             R0, 
                                             R1, 
                                             R2, 
                                             R3, 
                                             R4, 
                                             R5, 
                                             R6, 
                                             R7, 
                                             R8, 
                                             R9, 
                                             R10, 
                                             R11, 
                                             R12, 
                                             R13, 
                                             R14, 
                                             R15, 
                                             R16, 
                                             R17, 
                                             R18, 
                                             R19, 
                                             R20, 
                                             R21, 
                                             R22, 
                                             R23, 
                                             R24, 
                                             R25, 
                                             R26, 
                                             R27, 
                                             R28, 
                                             R29, 
                                             R30, 
                                             R31);

    input [15:0] FROM_BUS;
    input [4:0] SEL_BUS;
   output [15:0] R0;
   output [15:0] R1;
   output [15:0] R2;
   output [15:0] R3;
   output [15:0] R4;
   output [15:0] R5;
   output [15:0] R6;
   output [15:0] R7;
   output [15:0] R8;
   output [15:0] R9;
   output [15:0] R10;
   output [15:0] R11;
   output [15:0] R12;
   output [15:0] R13;
   output [15:0] R14;
   output [15:0] R15;
   output [15:0] R16;
   output [15:0] R17;
   output [15:0] R18;
   output [15:0] R19;
   output [15:0] R20;
   output [15:0] R21;
   output [15:0] R22;
   output [15:0] R23;
   output [15:0] R24;
   output [15:0] R25;
   output [15:0] R26;
   output [15:0] R27;
   output [15:0] R28;
   output [15:0] R29;
   output [15:0] R30;
   output [15:0] R31;
   
   wire [15:0] XLXN_1;
   wire [15:0] XLXN_2;
   
   demux_bus16b_sel4b_MUSER_ALU_Reg_Join  XLXI_1 (.FROM_BUS(XLXN_1[15:0]), 
                                                 .SEL_BUS(SEL_BUS[3:0]), 
                                                 .R0(R0[15:0]), 
                                                 .R1(R1[15:0]), 
                                                 .R2(R2[15:0]), 
                                                 .R3(R3[15:0]), 
                                                 .R4(R4[15:0]), 
                                                 .R5(R5[15:0]), 
                                                 .R6(R6[15:0]), 
                                                 .R7(R7[15:0]), 
                                                 .R8(R8[15:0]), 
                                                 .R9(R9[15:0]), 
                                                 .R10(R10[15:0]), 
                                                 .R11(R11[15:0]), 
                                                 .R12(R12[15:0]), 
                                                 .R13(R13[15:0]), 
                                                 .R14(R14[15:0]), 
                                                 .R15(R15[15:0]));
   demux_bus16b_sel4b_MUSER_ALU_Reg_Join  XLXI_2 (.FROM_BUS(XLXN_2[15:0]), 
                                                 .SEL_BUS(SEL_BUS[3:0]), 
                                                 .R0(R16[15:0]), 
                                                 .R1(R17[15:0]), 
                                                 .R2(R18[15:0]), 
                                                 .R3(R19[15:0]), 
                                                 .R4(R20[15:0]), 
                                                 .R5(R21[15:0]), 
                                                 .R6(R22[15:0]), 
                                                 .R7(R23[15:0]), 
                                                 .R8(R24[15:0]), 
                                                 .R9(R25[15:0]), 
                                                 .R10(R26[15:0]), 
                                                 .R11(R27[15:0]), 
                                                 .R12(R28[15:0]), 
                                                 .R13(R29[15:0]), 
                                                 .R14(R30[15:0]), 
                                                 .R15(R31[15:0]));
   demux_bus16b_sel1b  XLXI_3 (.FROM_BUS(FROM_BUS[15:0]), 
                              .SEL_BUS(SEL_BUS[4]), 
                              .R0(XLXN_1[15:0]), 
                              .R1(XLXN_2[15:0]));
endmodule
`timescale 1ns / 1ps

module demux_bus16b_sel6b_MUSER_ALU_Reg_Join(FROM_BUS, 
                                             SEL, 
                                             R0, 
                                             R1, 
                                             R2, 
                                             R3, 
                                             R4, 
                                             R5, 
                                             R6, 
                                             R7, 
                                             R8, 
                                             R9, 
                                             R10, 
                                             R11, 
                                             R12, 
                                             R13, 
                                             R14, 
                                             R15, 
                                             R16, 
                                             R17, 
                                             R18, 
                                             R19, 
                                             R20, 
                                             R21, 
                                             R22, 
                                             R23, 
                                             R24, 
                                             R25, 
                                             R26, 
                                             R27, 
                                             R28, 
                                             R29, 
                                             R30, 
                                             R31, 
                                             R32, 
                                             R33, 
                                             R34, 
                                             R35, 
                                             R36, 
                                             R37, 
                                             R38, 
                                             R39, 
                                             R40, 
                                             R41, 
                                             R42, 
                                             R43, 
                                             R44, 
                                             R45, 
                                             R46, 
                                             R47, 
                                             R48, 
                                             R49, 
                                             R50, 
                                             R51, 
                                             R52, 
                                             R53, 
                                             R54, 
                                             R55, 
                                             R56, 
                                             R57, 
                                             R58, 
                                             R59, 
                                             R60, 
                                             R61, 
                                             R62, 
                                             R63);

    input [15:0] FROM_BUS;
    input [5:0] SEL;
   output [15:0] R0;
   output [15:0] R1;
   output [15:0] R2;
   output [15:0] R3;
   output [15:0] R4;
   output [15:0] R5;
   output [15:0] R6;
   output [15:0] R7;
   output [15:0] R8;
   output [15:0] R9;
   output [15:0] R10;
   output [15:0] R11;
   output [15:0] R12;
   output [15:0] R13;
   output [15:0] R14;
   output [15:0] R15;
   output [15:0] R16;
   output [15:0] R17;
   output [15:0] R18;
   output [15:0] R19;
   output [15:0] R20;
   output [15:0] R21;
   output [15:0] R22;
   output [15:0] R23;
   output [15:0] R24;
   output [15:0] R25;
   output [15:0] R26;
   output [15:0] R27;
   output [15:0] R28;
   output [15:0] R29;
   output [15:0] R30;
   output [15:0] R31;
   output [15:0] R32;
   output [15:0] R33;
   output [15:0] R34;
   output [15:0] R35;
   output [15:0] R36;
   output [15:0] R37;
   output [15:0] R38;
   output [15:0] R39;
   output [15:0] R40;
   output [15:0] R41;
   output [15:0] R42;
   output [15:0] R43;
   output [15:0] R44;
   output [15:0] R45;
   output [15:0] R46;
   output [15:0] R47;
   output [15:0] R48;
   output [15:0] R49;
   output [15:0] R50;
   output [15:0] R51;
   output [15:0] R52;
   output [15:0] R53;
   output [15:0] R54;
   output [15:0] R55;
   output [15:0] R56;
   output [15:0] R57;
   output [15:0] R58;
   output [15:0] R59;
   output [15:0] R60;
   output [15:0] R61;
   output [15:0] R62;
   output [15:0] R63;
   
   wire [15:0] XLXN_1;
   wire [15:0] XLXN_2;
   
   demux_bus16b_sel5b_MUSER_ALU_Reg_Join  XLXI_1 (.FROM_BUS(XLXN_2[15:0]), 
                                                 .SEL_BUS(SEL[4:0]), 
                                                 .R0(R0[15:0]), 
                                                 .R1(R1[15:0]), 
                                                 .R2(R2[15:0]), 
                                                 .R3(R3[15:0]), 
                                                 .R4(R4[15:0]), 
                                                 .R5(R5[15:0]), 
                                                 .R6(R6[15:0]), 
                                                 .R7(R7[15:0]), 
                                                 .R8(R8[15:0]), 
                                                 .R9(R9[15:0]), 
                                                 .R10(R10[15:0]), 
                                                 .R11(R11[15:0]), 
                                                 .R12(R12[15:0]), 
                                                 .R13(R13[15:0]), 
                                                 .R14(R14[15:0]), 
                                                 .R15(R15[15:0]), 
                                                 .R16(R16[15:0]), 
                                                 .R17(R17[15:0]), 
                                                 .R18(R18[15:0]), 
                                                 .R19(R19[15:0]), 
                                                 .R20(R20[15:0]), 
                                                 .R21(R21[15:0]), 
                                                 .R22(R22[15:0]), 
                                                 .R23(R23[15:0]), 
                                                 .R24(R24[15:0]), 
                                                 .R25(R25[15:0]), 
                                                 .R26(R26[15:0]), 
                                                 .R27(R27[15:0]), 
                                                 .R28(R28[15:0]), 
                                                 .R29(R29[15:0]), 
                                                 .R30(R30[15:0]), 
                                                 .R31(R31[15:0]));
   demux_bus16b_sel5b_MUSER_ALU_Reg_Join  XLXI_2 (.FROM_BUS(XLXN_1[15:0]), 
                                                 .SEL_BUS(SEL[4:0]), 
                                                 .R0(R32[15:0]), 
                                                 .R1(R33[15:0]), 
                                                 .R2(R34[15:0]), 
                                                 .R3(R35[15:0]), 
                                                 .R4(R36[15:0]), 
                                                 .R5(R37[15:0]), 
                                                 .R6(R38[15:0]), 
                                                 .R7(R39[15:0]), 
                                                 .R8(R40[15:0]), 
                                                 .R9(R41[15:0]), 
                                                 .R10(R42[15:0]), 
                                                 .R11(R43[15:0]), 
                                                 .R12(R44[15:0]), 
                                                 .R13(R45[15:0]), 
                                                 .R14(R46[15:0]), 
                                                 .R15(R47[15:0]), 
                                                 .R16(R48[15:0]), 
                                                 .R17(R49[15:0]), 
                                                 .R18(R50[15:0]), 
                                                 .R19(R51[15:0]), 
                                                 .R20(R52[15:0]), 
                                                 .R21(R53[15:0]), 
                                                 .R22(R54[15:0]), 
                                                 .R23(R55[15:0]), 
                                                 .R24(R56[15:0]), 
                                                 .R25(R57[15:0]), 
                                                 .R26(R58[15:0]), 
                                                 .R27(R59[15:0]), 
                                                 .R28(R60[15:0]), 
                                                 .R29(R61[15:0]), 
                                                 .R30(R62[15:0]), 
                                                 .R31(R63[15:0]));
   demux_bus16b_sel1b  XLXI_3 (.FROM_BUS(FROM_BUS[15:0]), 
                              .SEL_BUS(SEL[5]), 
                              .R0(XLXN_2[15:0]), 
                              .R1(XLXN_1[15:0]));
endmodule
`timescale 1ns / 1ps

module demux4b_w_en_MUSER_ALU_Reg_Join(ENABLE, 
                                       SEL, 
                                       x, 
                                       a0, 
                                       a1, 
                                       a2, 
                                       a3, 
                                       a4, 
                                       a5, 
                                       a6, 
                                       a7, 
                                       a8, 
                                       a9, 
                                       a10, 
                                       a11, 
                                       a12, 
                                       a13, 
                                       a14, 
                                       a15);

    input ENABLE;
    input [3:0] SEL;
    input x;
   output a0;
   output a1;
   output a2;
   output a3;
   output a4;
   output a5;
   output a6;
   output a7;
   output a8;
   output a9;
   output a10;
   output a11;
   output a12;
   output a13;
   output a14;
   output a15;
   
   wire XLXN_1;
   wire XLXN_2;
   
   demux3b_w_en_MUSER_ALU_Reg_Join  XLXI_1 (.ENABLE(ENABLE), 
                                           .SEL(SEL[2:0]), 
                                           .x(XLXN_1), 
                                           .a0(a0), 
                                           .a1(a1), 
                                           .a2(a2), 
                                           .a3(a3), 
                                           .a4(a4), 
                                           .a5(a5), 
                                           .a6(a6), 
                                           .a7(a7));
   demux3b_w_en_MUSER_ALU_Reg_Join  XLXI_2 (.ENABLE(ENABLE), 
                                           .SEL(SEL[2:0]), 
                                           .x(XLXN_2), 
                                           .a0(a8), 
                                           .a1(a9), 
                                           .a2(a10), 
                                           .a3(a11), 
                                           .a4(a12), 
                                           .a5(a13), 
                                           .a6(a14), 
                                           .a7(a15));
   demux1b  XLXI_3 (.sel(SEL[3]), 
                   .x(x), 
                   .a0(XLXN_1), 
                   .a1(XLXN_2));
endmodule
`timescale 1ns / 1ps

module demux5b_w_en_MUSER_ALU_Reg_Join(ENABLE, 
                                       SEL, 
                                       X, 
                                       a0, 
                                       a1, 
                                       a2, 
                                       a3, 
                                       a4, 
                                       a5, 
                                       a6, 
                                       a7, 
                                       a8, 
                                       a9, 
                                       a10, 
                                       a11, 
                                       a12, 
                                       a13, 
                                       a14, 
                                       a15, 
                                       a16, 
                                       a17, 
                                       a18, 
                                       a19, 
                                       a20, 
                                       a21, 
                                       a22, 
                                       a23, 
                                       a24, 
                                       a25, 
                                       a26, 
                                       a27, 
                                       a28, 
                                       a29, 
                                       a30, 
                                       a31);

    input ENABLE;
    input [4:0] SEL;
    input X;
   output a0;
   output a1;
   output a2;
   output a3;
   output a4;
   output a5;
   output a6;
   output a7;
   output a8;
   output a9;
   output a10;
   output a11;
   output a12;
   output a13;
   output a14;
   output a15;
   output a16;
   output a17;
   output a18;
   output a19;
   output a20;
   output a21;
   output a22;
   output a23;
   output a24;
   output a25;
   output a26;
   output a27;
   output a28;
   output a29;
   output a30;
   output a31;
   
   wire XLXN_1;
   wire XLXN_2;
   
   demux4b_w_en_MUSER_ALU_Reg_Join  XLXI_1 (.ENABLE(ENABLE), 
                                           .SEL(SEL[3:0]), 
                                           .x(XLXN_1), 
                                           .a0(a0), 
                                           .a1(a1), 
                                           .a2(a2), 
                                           .a3(a3), 
                                           .a4(a4), 
                                           .a5(a5), 
                                           .a6(a6), 
                                           .a7(a7), 
                                           .a8(a8), 
                                           .a9(a9), 
                                           .a10(a10), 
                                           .a11(a11), 
                                           .a12(a12), 
                                           .a13(a13), 
                                           .a14(a14), 
                                           .a15(a15));
   demux4b_w_en_MUSER_ALU_Reg_Join  XLXI_2 (.ENABLE(ENABLE), 
                                           .SEL(SEL[3:0]), 
                                           .x(XLXN_2), 
                                           .a0(a16), 
                                           .a1(a17), 
                                           .a2(a18), 
                                           .a3(a19), 
                                           .a4(a20), 
                                           .a5(a21), 
                                           .a6(a22), 
                                           .a7(a23), 
                                           .a8(a24), 
                                           .a9(a25), 
                                           .a10(a26), 
                                           .a11(a27), 
                                           .a12(a28), 
                                           .a13(a29), 
                                           .a14(a30), 
                                           .a15(a31));
   demux1b  XLXI_3 (.sel(SEL[4]), 
                   .x(X), 
                   .a0(XLXN_1), 
                   .a1(XLXN_2));
endmodule
`timescale 1ns / 1ps

module demux6b_w_en_MUSER_ALU_Reg_Join(ENABLE, 
                                       SEL, 
                                       x, 
                                       WR0, 
                                       WR1, 
                                       WR2, 
                                       WR3, 
                                       WR4, 
                                       WR5, 
                                       WR6, 
                                       WR7, 
                                       WR8, 
                                       WR9, 
                                       WR10, 
                                       WR11, 
                                       WR12, 
                                       WR13, 
                                       WR14, 
                                       WR15, 
                                       WR16, 
                                       WR17, 
                                       WR18, 
                                       WR19, 
                                       WR20, 
                                       WR21, 
                                       WR22, 
                                       WR23, 
                                       WR24, 
                                       WR25, 
                                       WR26, 
                                       WR27, 
                                       WR28, 
                                       WR29, 
                                       WR30, 
                                       WR31, 
                                       WR32, 
                                       WR33, 
                                       WR34, 
                                       WR35, 
                                       WR36, 
                                       WR37, 
                                       WR38, 
                                       WR39, 
                                       WR40, 
                                       WR41, 
                                       WR42, 
                                       WR43, 
                                       WR44, 
                                       WR45, 
                                       WR46, 
                                       WR47, 
                                       WR48, 
                                       WR49, 
                                       WR50, 
                                       WR51, 
                                       WR52, 
                                       WR53, 
                                       WR54, 
                                       WR55, 
                                       WR56, 
                                       WR57, 
                                       WR58, 
                                       WR59, 
                                       WR60, 
                                       WR61, 
                                       WR62, 
                                       WR63);

    input ENABLE;
    input [5:0] SEL;
    input x;
   output WR0;
   output WR1;
   output WR2;
   output WR3;
   output WR4;
   output WR5;
   output WR6;
   output WR7;
   output WR8;
   output WR9;
   output WR10;
   output WR11;
   output WR12;
   output WR13;
   output WR14;
   output WR15;
   output WR16;
   output WR17;
   output WR18;
   output WR19;
   output WR20;
   output WR21;
   output WR22;
   output WR23;
   output WR24;
   output WR25;
   output WR26;
   output WR27;
   output WR28;
   output WR29;
   output WR30;
   output WR31;
   output WR32;
   output WR33;
   output WR34;
   output WR35;
   output WR36;
   output WR37;
   output WR38;
   output WR39;
   output WR40;
   output WR41;
   output WR42;
   output WR43;
   output WR44;
   output WR45;
   output WR46;
   output WR47;
   output WR48;
   output WR49;
   output WR50;
   output WR51;
   output WR52;
   output WR53;
   output WR54;
   output WR55;
   output WR56;
   output WR57;
   output WR58;
   output WR59;
   output WR60;
   output WR61;
   output WR62;
   output WR63;
   
   wire XLXN_1;
   wire XLXN_2;
   
   demux5b_w_en_MUSER_ALU_Reg_Join  XLXI_1 (.ENABLE(ENABLE), 
                                           .SEL(SEL[4:0]), 
                                           .X(XLXN_1), 
                                           .a0(WR0), 
                                           .a1(WR1), 
                                           .a2(WR2), 
                                           .a3(WR3), 
                                           .a4(WR4), 
                                           .a5(WR5), 
                                           .a6(WR6), 
                                           .a7(WR7), 
                                           .a8(WR8), 
                                           .a9(WR9), 
                                           .a10(WR10), 
                                           .a11(WR11), 
                                           .a12(WR12), 
                                           .a13(WR13), 
                                           .a14(WR14), 
                                           .a15(WR15), 
                                           .a16(WR16), 
                                           .a17(WR17), 
                                           .a18(WR18), 
                                           .a19(WR19), 
                                           .a20(WR20), 
                                           .a21(WR21), 
                                           .a22(WR22), 
                                           .a23(WR23), 
                                           .a24(WR24), 
                                           .a25(WR25), 
                                           .a26(WR26), 
                                           .a27(WR27), 
                                           .a28(WR28), 
                                           .a29(WR29), 
                                           .a30(WR30), 
                                           .a31(WR31));
   demux5b_w_en_MUSER_ALU_Reg_Join  XLXI_2 (.ENABLE(ENABLE), 
                                           .SEL(SEL[4:0]), 
                                           .X(XLXN_2), 
                                           .a0(WR32), 
                                           .a1(WR33), 
                                           .a2(WR34), 
                                           .a3(WR35), 
                                           .a4(WR36), 
                                           .a5(WR37), 
                                           .a6(WR38), 
                                           .a7(WR39), 
                                           .a8(WR40), 
                                           .a9(WR41), 
                                           .a10(WR42), 
                                           .a11(WR43), 
                                           .a12(WR44), 
                                           .a13(WR45), 
                                           .a14(WR46), 
                                           .a15(WR47), 
                                           .a16(WR48), 
                                           .a17(WR49), 
                                           .a18(WR50), 
                                           .a19(WR51), 
                                           .a20(WR52), 
                                           .a21(WR53), 
                                           .a22(WR54), 
                                           .a23(WR55), 
                                           .a24(WR56), 
                                           .a25(WR57), 
                                           .a26(WR58), 
                                           .a27(WR59), 
                                           .a28(WR60), 
                                           .a29(WR61), 
                                           .a30(WR62), 
                                           .a31(WR63));
   demux1b  XLXI_3 (.sel(SEL[5]), 
                   .x(x), 
                   .a0(XLXN_1), 
                   .a1(XLXN_2));
endmodule
`timescale 1ns / 1ps

module bloque2_MUSER_ALU_Reg_Join(C, 
                                  CLK, 
                                  FROM_BUS, 
                                  FROM_WREG, 
                                  MR, 
                                  MW, 
                                  AUX0, 
                                  AUX1, 
                                  IN_WORK_REG, 
                                  OUTPORT0, 
                                  OUTPORT1, 
                                  R0, 
                                  R1, 
                                  R2, 
                                  R3, 
                                  R4, 
                                  R5, 
                                  R6, 
                                  R7, 
                                  R8, 
                                  R9, 
                                  R10, 
                                  R11, 
                                  R12, 
                                  R13, 
                                  R14, 
                                  R15, 
                                  R16, 
                                  R17, 
                                  R18, 
                                  R19, 
                                  R20, 
                                  R21, 
                                  R22, 
                                  R23, 
                                  R24, 
                                  R25, 
                                  R26, 
                                  R27, 
                                  WAUX0, 
                                  WAUX1, 
                                  WOUTPORT0, 
                                  WOUTPORT1, 
                                  WR_WORK_REG, 
                                  WR0, 
                                  WR1, 
                                  WR2, 
                                  WR3, 
                                  WR4, 
                                  WR5, 
                                  WR6, 
                                  WR7, 
                                  WR8, 
                                  WR9, 
                                  WR10, 
                                  WR11, 
                                  WR12, 
                                  WR13, 
                                  WR14, 
                                  WR15, 
                                  WR16, 
                                  WR17, 
                                  WR18, 
                                  WR19, 
                                  WR20, 
                                  WR21, 
                                  WR22, 
                                  WR23, 
                                  WR24, 
                                  WR25, 
                                  WR26, 
                                  WR27, 
                                  TO_FROM_W);

    input [5:0] C;
    input CLK;
    input [15:0] FROM_BUS;
    input [15:0] FROM_WREG;
    input MR;
    input MW;
   output [15:0] AUX0;
   output [15:0] AUX1;
   output [15:0] IN_WORK_REG;
   output [15:0] OUTPORT0;
   output [15:0] OUTPORT1;
   output [15:0] R0;
   output [15:0] R1;
   output [15:0] R2;
   output [15:0] R3;
   output [15:0] R4;
   output [15:0] R5;
   output [15:0] R6;
   output [15:0] R7;
   output [15:0] R8;
   output [15:0] R9;
   output [15:0] R10;
   output [15:0] R11;
   output [15:0] R12;
   output [15:0] R13;
   output [15:0] R14;
   output [15:0] R15;
   output [15:0] R16;
   output [15:0] R17;
   output [15:0] R18;
   output [15:0] R19;
   output [15:0] R20;
   output [15:0] R21;
   output [15:0] R22;
   output [15:0] R23;
   output [15:0] R24;
   output [15:0] R25;
   output [15:0] R26;
   output [15:0] R27;
   output WAUX0;
   output WAUX1;
   output WOUTPORT0;
   output WOUTPORT1;
   output WR_WORK_REG;
   output WR0;
   output WR1;
   output WR2;
   output WR3;
   output WR4;
   output WR5;
   output WR6;
   output WR7;
   output WR8;
   output WR9;
   output WR10;
   output WR11;
   output WR12;
   output WR13;
   output WR14;
   output WR15;
   output WR16;
   output WR17;
   output WR18;
   output WR19;
   output WR20;
   output WR21;
   output WR22;
   output WR23;
   output WR24;
   output WR25;
   output WR26;
   output WR27;
    inout [15:0] TO_FROM_W;
   
   wire [15:0] to_wreg;
   wire [15:0] WREG_FROM_C;
   wire WR_WREG_C;
   wire XLXN_3;
   wire XLXN_6;
   wire XLXN_7;
   wire XLXN_8;
   
   demux6b_w_en_MUSER_ALU_Reg_Join  XLXI_8 (.ENABLE(XLXN_8), 
                                           .SEL(C[5:0]), 
                                           .x(XLXN_7), 
                                           .WR0(WR0), 
                                           .WR1(WR1), 
                                           .WR2(WR2), 
                                           .WR3(WR3), 
                                           .WR4(WR4), 
                                           .WR5(WR5), 
                                           .WR6(WR6), 
                                           .WR7(WR7), 
                                           .WR8(WR8), 
                                           .WR9(WR9), 
                                           .WR10(WR10), 
                                           .WR11(WR11), 
                                           .WR12(WR12), 
                                           .WR13(WR13), 
                                           .WR14(WR14), 
                                           .WR15(WR15), 
                                           .WR16(WR16), 
                                           .WR17(WR17), 
                                           .WR18(WR18), 
                                           .WR19(WR19), 
                                           .WR20(WR20), 
                                           .WR21(WR21), 
                                           .WR22(WR22), 
                                           .WR23(WR23), 
                                           .WR24(WR24), 
                                           .WR25(WR25), 
                                           .WR26(WR26), 
                                           .WR27(WR27), 
                                           .WR28(), 
                                           .WR29(), 
                                           .WR30(WOUTPORT0), 
                                           .WR31(WOUTPORT1), 
                                           .WR32(WAUX0), 
                                           .WR33(WAUX1), 
                                           .WR34(WR_WREG_C), 
                                           .WR35(), 
                                           .WR36(), 
                                           .WR37(), 
                                           .WR38(), 
                                           .WR39(), 
                                           .WR40(), 
                                           .WR41(), 
                                           .WR42(), 
                                           .WR43(), 
                                           .WR44(), 
                                           .WR45(), 
                                           .WR46(), 
                                           .WR47(), 
                                           .WR48(), 
                                           .WR49(), 
                                           .WR50(), 
                                           .WR51(), 
                                           .WR52(), 
                                           .WR53(), 
                                           .WR54(), 
                                           .WR55(), 
                                           .WR56(), 
                                           .WR57(), 
                                           .WR58(), 
                                           .WR59(), 
                                           .WR60(), 
                                           .WR61(), 
                                           .WR62(), 
                                           .WR63());
   reg_to_bus_1bit_sel  XLXI_11 (.R0(WREG_FROM_C[15:0]), 
                                .R1(to_wreg[15:0]), 
                                .SEL_BUS(XLXN_6), 
                                .TO_BUS(IN_WORK_REG[15:0]));
   bidir_port  XLXI_15 (.clk(CLK), 
                       .from_wreg(FROM_WREG[15:0]), 
                       .mem_read(MR), 
                       .mem_write(MW), 
                       .to_wreg(to_wreg[15:0]), 
                       .data(TO_FROM_W[15:0]));
   demux_bus16b_sel6b_MUSER_ALU_Reg_Join  XLXI_19 (.FROM_BUS(FROM_BUS[15:0]), 
                                                  .SEL(C[5:0]), 
                                                  .R0(R0[15:0]), 
                                                  .R1(R1[15:0]), 
                                                  .R2(R2[15:0]), 
                                                  .R3(R3[15:0]), 
                                                  .R4(R4[15:0]), 
                                                  .R5(R5[15:0]), 
                                                  .R6(R6[15:0]), 
                                                  .R7(R7[15:0]), 
                                                  .R8(R8[15:0]), 
                                                  .R9(R9[15:0]), 
                                                  .R10(R10[15:0]), 
                                                  .R11(R11[15:0]), 
                                                  .R12(R12[15:0]), 
                                                  .R13(R13[15:0]), 
                                                  .R14(R14[15:0]), 
                                                  .R15(R15[15:0]), 
                                                  .R16(R16[15:0]), 
                                                  .R17(R17[15:0]), 
                                                  .R18(R18[15:0]), 
                                                  .R19(R19[15:0]), 
                                                  .R20(R20[15:0]), 
                                                  .R21(R21[15:0]), 
                                                  .R22(R22[15:0]), 
                                                  .R23(R23[15:0]), 
                                                  .R24(R24[15:0]), 
                                                  .R25(R25[15:0]), 
                                                  .R26(R26[15:0]), 
                                                  .R27(R27[15:0]), 
                                                  .R28(), 
                                                  .R29(), 
                                                  .R30(OUTPORT0[15:0]), 
                                                  .R31(OUTPORT1[15:0]), 
                                                  .R32(AUX0[15:0]), 
                                                  .R33(AUX1[15:0]), 
                                                  .R34(WREG_FROM_C[15:0]), 
                                                  .R35(), 
                                                  .R36(), 
                                                  .R37(), 
                                                  .R38(), 
                                                  .R39(), 
                                                  .R40(), 
                                                  .R41(), 
                                                  .R42(), 
                                                  .R43(), 
                                                  .R44(), 
                                                  .R45(), 
                                                  .R46(), 
                                                  .R47(), 
                                                  .R48(), 
                                                  .R49(), 
                                                  .R50(), 
                                                  .R51(), 
                                                  .R52(), 
                                                  .R53(), 
                                                  .R54(), 
                                                  .R55(), 
                                                  .R56(), 
                                                  .R57(), 
                                                  .R58(), 
                                                  .R59(), 
                                                  .R60(), 
                                                  .R61(), 
                                                  .R62(), 
                                                  .R63());
   XOR2  XLXI_20 (.I0(XLXN_6), 
                 .I1(WR_WREG_C), 
                 .O(WR_WORK_REG));
   AND2  XLXI_21 (.I0(XLXN_3), 
                 .I1(MW), 
                 .O(XLXN_6));
   INV  XLXI_22 (.I(MR), 
                .O(XLXN_3));
   VCC  XLXI_23 (.P(XLXN_7));
   VCC  XLXI_24 (.P(XLXN_8));
endmodule
`timescale 1ns / 1ps

module reg_to_bus_4bit_sel_MUSER_ALU_Reg_Join(R0, 
                                              R1, 
                                              R2, 
                                              R3, 
                                              R4, 
                                              R5, 
                                              R6, 
                                              R7, 
                                              R8, 
                                              R9, 
                                              R10, 
                                              R11, 
                                              R12, 
                                              R13, 
                                              R14, 
                                              R15, 
                                              SEL_4B, 
                                              TO_BUS_X);

    input [15:0] R0;
    input [15:0] R1;
    input [15:0] R2;
    input [15:0] R3;
    input [15:0] R4;
    input [15:0] R5;
    input [15:0] R6;
    input [15:0] R7;
    input [15:0] R8;
    input [15:0] R9;
    input [15:0] R10;
    input [15:0] R11;
    input [15:0] R12;
    input [15:0] R13;
    input [15:0] R14;
    input [15:0] R15;
    input [3:0] SEL_4B;
   output [15:0] TO_BUS_X;
   
   wire [15:0] XLXN_1;
   wire [15:0] XLXN_2;
   
   reg_to_bus_3bit_sel_MUSER_ALU_Reg_Join  XLXI_2 (.R0(R0[15:0]), 
                                                  .R1(R1[15:0]), 
                                                  .R2(R2[15:0]), 
                                                  .R3(R3[15:0]), 
                                                  .R4(R4[15:0]), 
                                                  .R5(R5[15:0]), 
                                                  .R6(R6[15:0]), 
                                                  .R7(R7[15:0]), 
                                                  .SEL_B(SEL_4B[2:0]), 
                                                  .TO_BUS_3B(XLXN_1[15:0]));
   reg_to_bus_3bit_sel_MUSER_ALU_Reg_Join  XLXI_3 (.R0(R8[15:0]), 
                                                  .R1(R9[15:0]), 
                                                  .R2(R10[15:0]), 
                                                  .R3(R11[15:0]), 
                                                  .R4(R12[15:0]), 
                                                  .R5(R13[15:0]), 
                                                  .R6(R14[15:0]), 
                                                  .R7(R15[15:0]), 
                                                  .SEL_B(SEL_4B[2:0]), 
                                                  .TO_BUS_3B(XLXN_2[15:0]));
   reg_to_bus_1bit_sel  XLXI_4 (.R0(XLXN_1[15:0]), 
                               .R1(XLXN_2[15:0]), 
                               .SEL_BUS(SEL_4B[3]), 
                               .TO_BUS(TO_BUS_X[15:0]));
endmodule
`timescale 1ns / 1ps

module reg_to_bus_5bit_sel_MUSER_ALU_Reg_Join(R0, 
                                              R1, 
                                              R2, 
                                              R3, 
                                              R4, 
                                              R5, 
                                              R6, 
                                              R7, 
                                              R8, 
                                              R9, 
                                              R10, 
                                              R11, 
                                              R12, 
                                              R13, 
                                              R14, 
                                              R15, 
                                              R16, 
                                              R17, 
                                              R18, 
                                              R19, 
                                              R20, 
                                              R21, 
                                              R22, 
                                              R23, 
                                              R24, 
                                              R25, 
                                              R26, 
                                              R27, 
                                              R28, 
                                              R29, 
                                              R30, 
                                              R31, 
                                              SEL_5B, 
                                              TO_BUS);

    input [15:0] R0;
    input [15:0] R1;
    input [15:0] R2;
    input [15:0] R3;
    input [15:0] R4;
    input [15:0] R5;
    input [15:0] R6;
    input [15:0] R7;
    input [15:0] R8;
    input [15:0] R9;
    input [15:0] R10;
    input [15:0] R11;
    input [15:0] R12;
    input [15:0] R13;
    input [15:0] R14;
    input [15:0] R15;
    input [15:0] R16;
    input [15:0] R17;
    input [15:0] R18;
    input [15:0] R19;
    input [15:0] R20;
    input [15:0] R21;
    input [15:0] R22;
    input [15:0] R23;
    input [15:0] R24;
    input [15:0] R25;
    input [15:0] R26;
    input [15:0] R27;
    input [15:0] R28;
    input [15:0] R29;
    input [15:0] R30;
    input [15:0] R31;
    input [4:0] SEL_5B;
   output [15:0] TO_BUS;
   
   wire [15:0] XLXN_1;
   wire [15:0] XLXN_2;
   
   reg_to_bus_4bit_sel_MUSER_ALU_Reg_Join  XLXI_1 (.R0(R0[15:0]), 
                                                  .R1(R1[15:0]), 
                                                  .R2(R2[15:0]), 
                                                  .R3(R3[15:0]), 
                                                  .R4(R4[15:0]), 
                                                  .R5(R5[15:0]), 
                                                  .R6(R6[15:0]), 
                                                  .R7(R7[15:0]), 
                                                  .R8(R8[15:0]), 
                                                  .R9(R9[15:0]), 
                                                  .R10(R10[15:0]), 
                                                  .R11(R11[15:0]), 
                                                  .R12(R12[15:0]), 
                                                  .R13(R13[15:0]), 
                                                  .R14(R14[15:0]), 
                                                  .R15(R15[15:0]), 
                                                  .SEL_4B(SEL_5B[3:0]), 
                                                  .TO_BUS_X(XLXN_1[15:0]));
   reg_to_bus_4bit_sel_MUSER_ALU_Reg_Join  XLXI_2 (.R0(R16[15:0]), 
                                                  .R1(R17[15:0]), 
                                                  .R2(R18[15:0]), 
                                                  .R3(R19[15:0]), 
                                                  .R4(R20[15:0]), 
                                                  .R5(R21[15:0]), 
                                                  .R6(R22[15:0]), 
                                                  .R7(R23[15:0]), 
                                                  .R8(R24[15:0]), 
                                                  .R9(R25[15:0]), 
                                                  .R10(R26[15:0]), 
                                                  .R11(R27[15:0]), 
                                                  .R12(R28[15:0]), 
                                                  .R13(R29[15:0]), 
                                                  .R14(R30[15:0]), 
                                                  .R15(R31[15:0]), 
                                                  .SEL_4B(SEL_5B[3:0]), 
                                                  .TO_BUS_X(XLXN_2[15:0]));
   reg_to_bus_1bit_sel  XLXI_3 (.R0(XLXN_1[15:0]), 
                               .R1(XLXN_2[15:0]), 
                               .SEL_BUS(SEL_5B[4]), 
                               .TO_BUS(TO_BUS[15:0]));
endmodule
`timescale 1ns / 1ps

module reg_to_bus_6bit_sel_MUSER_ALU_Reg_Join(R0, 
                                              R1, 
                                              R2, 
                                              R3, 
                                              R4, 
                                              R5, 
                                              R6, 
                                              R7, 
                                              R8, 
                                              R9, 
                                              R10, 
                                              R11, 
                                              R12, 
                                              R13, 
                                              R14, 
                                              R15, 
                                              R16, 
                                              R17, 
                                              R18, 
                                              R19, 
                                              R20, 
                                              R21, 
                                              R22, 
                                              R23, 
                                              R24, 
                                              R25, 
                                              R26, 
                                              R27, 
                                              R28, 
                                              R29, 
                                              R30, 
                                              R31, 
                                              R32, 
                                              R33, 
                                              R34, 
                                              R35, 
                                              R36, 
                                              R37, 
                                              R38, 
                                              R39, 
                                              R40, 
                                              R41, 
                                              R42, 
                                              R43, 
                                              R44, 
                                              R45, 
                                              R46, 
                                              R47, 
                                              R48, 
                                              R49, 
                                              R50, 
                                              R51, 
                                              R52, 
                                              R53, 
                                              R54, 
                                              R55, 
                                              R56, 
                                              R57, 
                                              R58, 
                                              R59, 
                                              R60, 
                                              R61, 
                                              R62, 
                                              R63, 
                                              SEL, 
                                              TO_BUS);

    input [15:0] R0;
    input [15:0] R1;
    input [15:0] R2;
    input [15:0] R3;
    input [15:0] R4;
    input [15:0] R5;
    input [15:0] R6;
    input [15:0] R7;
    input [15:0] R8;
    input [15:0] R9;
    input [15:0] R10;
    input [15:0] R11;
    input [15:0] R12;
    input [15:0] R13;
    input [15:0] R14;
    input [15:0] R15;
    input [15:0] R16;
    input [15:0] R17;
    input [15:0] R18;
    input [15:0] R19;
    input [15:0] R20;
    input [15:0] R21;
    input [15:0] R22;
    input [15:0] R23;
    input [15:0] R24;
    input [15:0] R25;
    input [15:0] R26;
    input [15:0] R27;
    input [15:0] R28;
    input [15:0] R29;
    input [15:0] R30;
    input [15:0] R31;
    input [15:0] R32;
    input [15:0] R33;
    input [15:0] R34;
    input [15:0] R35;
    input [15:0] R36;
    input [15:0] R37;
    input [15:0] R38;
    input [15:0] R39;
    input [15:0] R40;
    input [15:0] R41;
    input [15:0] R42;
    input [15:0] R43;
    input [15:0] R44;
    input [15:0] R45;
    input [15:0] R46;
    input [15:0] R47;
    input [15:0] R48;
    input [15:0] R49;
    input [15:0] R50;
    input [15:0] R51;
    input [15:0] R52;
    input [15:0] R53;
    input [15:0] R54;
    input [15:0] R55;
    input [15:0] R56;
    input [15:0] R57;
    input [15:0] R58;
    input [15:0] R59;
    input [15:0] R60;
    input [15:0] R61;
    input [15:0] R62;
    input [15:0] R63;
    input [5:0] SEL;
   output [15:0] TO_BUS;
   
   wire [15:0] XLXN_1;
   wire [15:0] XLXN_2;
   
   reg_to_bus_5bit_sel_MUSER_ALU_Reg_Join  XLXI_1 (.R0(R0[15:0]), 
                                                  .R1(R1[15:0]), 
                                                  .R2(R2[15:0]), 
                                                  .R3(R3[15:0]), 
                                                  .R4(R4[15:0]), 
                                                  .R5(R5[15:0]), 
                                                  .R6(R6[15:0]), 
                                                  .R7(R7[15:0]), 
                                                  .R8(R8[15:0]), 
                                                  .R9(R9[15:0]), 
                                                  .R10(R10[15:0]), 
                                                  .R11(R11[15:0]), 
                                                  .R12(R12[15:0]), 
                                                  .R13(R13[15:0]), 
                                                  .R14(R14[15:0]), 
                                                  .R15(R15[15:0]), 
                                                  .R16(R16[15:0]), 
                                                  .R17(R17[15:0]), 
                                                  .R18(R18[15:0]), 
                                                  .R19(R19[15:0]), 
                                                  .R20(R20[15:0]), 
                                                  .R21(R21[15:0]), 
                                                  .R22(R22[15:0]), 
                                                  .R23(R23[15:0]), 
                                                  .R24(R24[15:0]), 
                                                  .R25(R25[15:0]), 
                                                  .R26(R26[15:0]), 
                                                  .R27(R27[15:0]), 
                                                  .R28(R28[15:0]), 
                                                  .R29(R29[15:0]), 
                                                  .R30(R30[15:0]), 
                                                  .R31(R31[15:0]), 
                                                  .SEL_5B(SEL[4:0]), 
                                                  .TO_BUS(XLXN_2[15:0]));
   reg_to_bus_5bit_sel_MUSER_ALU_Reg_Join  XLXI_2 (.R0(R32[15:0]), 
                                                  .R1(R33[15:0]), 
                                                  .R2(R34[15:0]), 
                                                  .R3(R35[15:0]), 
                                                  .R4(R36[15:0]), 
                                                  .R5(R37[15:0]), 
                                                  .R6(R38[15:0]), 
                                                  .R7(R39[15:0]), 
                                                  .R8(R40[15:0]), 
                                                  .R9(R41[15:0]), 
                                                  .R10(R42[15:0]), 
                                                  .R11(R43[15:0]), 
                                                  .R12(R44[15:0]), 
                                                  .R13(R45[15:0]), 
                                                  .R14(R46[15:0]), 
                                                  .R15(R47[15:0]), 
                                                  .R16(R48[15:0]), 
                                                  .R17(R49[15:0]), 
                                                  .R18(R50[15:0]), 
                                                  .R19(R51[15:0]), 
                                                  .R20(R52[15:0]), 
                                                  .R21(R53[15:0]), 
                                                  .R22(R54[15:0]), 
                                                  .R23(R55[15:0]), 
                                                  .R24(R56[15:0]), 
                                                  .R25(R57[15:0]), 
                                                  .R26(R58[15:0]), 
                                                  .R27(R59[15:0]), 
                                                  .R28(R60[15:0]), 
                                                  .R29(R61[15:0]), 
                                                  .R30(R62[15:0]), 
                                                  .R31(R63[15:0]), 
                                                  .SEL_5B(SEL[4:0]), 
                                                  .TO_BUS(XLXN_1[15:0]));
   reg_to_bus_1bit_sel  XLXI_3 (.R0(XLXN_2[15:0]), 
                               .R1(XLXN_1[15:0]), 
                               .SEL_BUS(SEL[5]), 
                               .TO_BUS(TO_BUS[15:0]));
endmodule
`timescale 1ns / 1ps

module bloque_3_MUSER_ALU_Reg_Join(R0, 
                                   R1, 
                                   R2, 
                                   R3, 
                                   R4, 
                                   R5, 
                                   R6, 
                                   R7, 
                                   R8, 
                                   R9, 
                                   R10, 
                                   R11, 
                                   R12, 
                                   R13, 
                                   R14, 
                                   R15, 
                                   R16, 
                                   R17, 
                                   R18, 
                                   R19, 
                                   R20, 
                                   R21, 
                                   R22, 
                                   R23, 
                                   R24, 
                                   R25, 
                                   R26, 
                                   R27, 
                                   R28, 
                                   R29, 
                                   R30, 
                                   R31, 
                                   R32, 
                                   R33, 
                                   R34, 
                                   SEL_BUS_A, 
                                   SEL_BUS_B, 
                                   TO_BUS_A, 
                                   TO_BUS_B);

    input [15:0] R0;
    input [15:0] R1;
    input [15:0] R2;
    input [15:0] R3;
    input [15:0] R4;
    input [15:0] R5;
    input [15:0] R6;
    input [15:0] R7;
    input [15:0] R8;
    input [15:0] R9;
    input [15:0] R10;
    input [15:0] R11;
    input [15:0] R12;
    input [15:0] R13;
    input [15:0] R14;
    input [15:0] R15;
    input [15:0] R16;
    input [15:0] R17;
    input [15:0] R18;
    input [15:0] R19;
    input [15:0] R20;
    input [15:0] R21;
    input [15:0] R22;
    input [15:0] R23;
    input [15:0] R24;
    input [15:0] R25;
    input [15:0] R26;
    input [15:0] R27;
    input [15:0] R28;
    input [15:0] R29;
    input [15:0] R30;
    input [15:0] R31;
    input [15:0] R32;
    input [15:0] R33;
    input [15:0] R34;
    input [5:0] SEL_BUS_A;
    input [5:0] SEL_BUS_B;
   output [15:0] TO_BUS_A;
   output [15:0] TO_BUS_B;
   
   
   reg_to_bus_6bit_sel_MUSER_ALU_Reg_Join  XLXI_3 (.R0(R0[15:0]), 
                                                  .R1(R1[15:0]), 
                                                  .R2(R2[15:0]), 
                                                  .R3(R3[15:0]), 
                                                  .R4(R4[15:0]), 
                                                  .R5(R5[15:0]), 
                                                  .R6(R6[15:0]), 
                                                  .R7(R7[15:0]), 
                                                  .R8(R8[15:0]), 
                                                  .R9(R9[15:0]), 
                                                  .R10(R10[15:0]), 
                                                  .R11(R11[15:0]), 
                                                  .R12(R12[15:0]), 
                                                  .R13(R13[15:0]), 
                                                  .R14(R14[15:0]), 
                                                  .R15(R15[15:0]), 
                                                  .R16(R16[15:0]), 
                                                  .R17(R17[15:0]), 
                                                  .R18(R18[15:0]), 
                                                  .R19(R19[15:0]), 
                                                  .R20(R20[15:0]), 
                                                  .R21(R21[15:0]), 
                                                  .R22(R22[15:0]), 
                                                  .R23(R23[15:0]), 
                                                  .R24(R24[15:0]), 
                                                  .R25(R25[15:0]), 
                                                  .R26(R26[15:0]), 
                                                  .R27(R27[15:0]), 
                                                  .R28(R28[15:0]), 
                                                  .R29(R29[15:0]), 
                                                  .R30(R30[15:0]), 
                                                  .R31(R31[15:0]), 
                                                  .R32(R32[15:0]), 
                                                  .R33(R33[15:0]), 
                                                  .R34(R34[15:0]), 
                                                  .R35(), 
                                                  .R36(), 
                                                  .R37(), 
                                                  .R38(), 
                                                  .R39(), 
                                                  .R40(), 
                                                  .R41(), 
                                                  .R42(), 
                                                  .R43(), 
                                                  .R44(), 
                                                  .R45(), 
                                                  .R46(), 
                                                  .R47(), 
                                                  .R48(), 
                                                  .R49(), 
                                                  .R50(), 
                                                  .R51(), 
                                                  .R52(), 
                                                  .R53(), 
                                                  .R54(), 
                                                  .R55(), 
                                                  .R56(), 
                                                  .R57(), 
                                                  .R58(), 
                                                  .R59(), 
                                                  .R60(), 
                                                  .R61(), 
                                                  .R62(), 
                                                  .R63(), 
                                                  .SEL(SEL_BUS_A[5:0]), 
                                                  .TO_BUS(TO_BUS_A[15:0]));
   reg_to_bus_6bit_sel_MUSER_ALU_Reg_Join  XLXI_4 (.R0(R0[15:0]), 
                                                  .R1(R1[15:0]), 
                                                  .R2(R2[15:0]), 
                                                  .R3(R3[15:0]), 
                                                  .R4(R4[15:0]), 
                                                  .R5(R5[15:0]), 
                                                  .R6(R6[15:0]), 
                                                  .R7(R7[15:0]), 
                                                  .R8(R8[15:0]), 
                                                  .R9(R9[15:0]), 
                                                  .R10(R10[15:0]), 
                                                  .R11(R11[15:0]), 
                                                  .R12(R12[15:0]), 
                                                  .R13(R13[15:0]), 
                                                  .R14(R14[15:0]), 
                                                  .R15(R15[15:0]), 
                                                  .R16(R16[15:0]), 
                                                  .R17(R17[15:0]), 
                                                  .R18(R18[15:0]), 
                                                  .R19(R19[15:0]), 
                                                  .R20(R20[15:0]), 
                                                  .R21(R21[15:0]), 
                                                  .R22(R22[15:0]), 
                                                  .R23(R23[15:0]), 
                                                  .R24(R24[15:0]), 
                                                  .R25(R25[15:0]), 
                                                  .R26(R26[15:0]), 
                                                  .R27(R27[15:0]), 
                                                  .R28(R28[15:0]), 
                                                  .R29(R29[15:0]), 
                                                  .R30(R30[15:0]), 
                                                  .R31(R31[15:0]), 
                                                  .R32(R32[15:0]), 
                                                  .R33(R33[15:0]), 
                                                  .R34(R34[15:0]), 
                                                  .R35(), 
                                                  .R36(), 
                                                  .R37(), 
                                                  .R38(), 
                                                  .R39(), 
                                                  .R40(), 
                                                  .R41(), 
                                                  .R42(), 
                                                  .R43(), 
                                                  .R44(), 
                                                  .R45(), 
                                                  .R46(), 
                                                  .R47(), 
                                                  .R48(), 
                                                  .R49(), 
                                                  .R50(), 
                                                  .R51(), 
                                                  .R52(), 
                                                  .R53(), 
                                                  .R54(), 
                                                  .R55(), 
                                                  .R56(), 
                                                  .R57(), 
                                                  .R58(), 
                                                  .R59(), 
                                                  .R60(), 
                                                  .R61(), 
                                                  .R62(), 
                                                  .R63(), 
                                                  .SEL(SEL_BUS_B[5:0]), 
                                                  .TO_BUS(TO_BUS_B[15:0]));
endmodule
`timescale 1ns / 1ps

module register_bank_MUSER_ALU_Reg_Join(C, 
                                        CLK, 
                                        FROM_BUS, 
                                        IN0, 
                                        IN1, 
                                        LEVEL, 
                                        MR, 
                                        MW, 
                                        SEL_A, 
                                        SEL_B, 
                                        TO_BUS_A, 
                                        TO_BUS_B, 
                                        WORKING_REGISTER, 
                                        TO_FROM_W);

    input [5:0] C;
    input CLK;
    input [15:0] FROM_BUS;
    input [15:0] IN0;
    input [15:0] IN1;
    input [2:0] LEVEL;
    input MR;
    input MW;
    input [5:0] SEL_A;
    input [5:0] SEL_B;
   output [15:0] TO_BUS_A;
   output [15:0] TO_BUS_B;
   output [15:0] WORKING_REGISTER;
    inout [15:0] TO_FROM_W;
   
   wire [15:0] AUX0;
   wire [15:0] AUX1;
   wire [15:0] MUXAUX0;
   wire [15:0] MUXAUX1;
   wire [15:0] MUXIN0;
   wire [15:0] MUXIN1;
   wire [15:0] MUXOUT0;
   wire [15:0] MUXOUT1;
   wire [15:0] MUXR0;
   wire [15:0] MUXR1;
   wire [15:0] MUXR2;
   wire [15:0] MUXR3;
   wire [15:0] MUXR4;
   wire [15:0] MUXR5;
   wire [15:0] MUXR6;
   wire [15:0] MUXR7;
   wire [15:0] MUXR8;
   wire [15:0] MUXR9;
   wire [15:0] MUXR10;
   wire [15:0] MUXR11;
   wire [15:0] MUXR12;
   wire [15:0] MUXR13;
   wire [15:0] MUXR14;
   wire [15:0] MUXR15;
   wire [15:0] MUXR16;
   wire [15:0] MUXR17;
   wire [15:0] MUXR18;
   wire [15:0] MUXR19;
   wire [15:0] MUXR20;
   wire [15:0] MUXR21;
   wire [15:0] MUXR22;
   wire [15:0] MUXR23;
   wire [15:0] MUXR24;
   wire [15:0] MUXR25;
   wire [15:0] MUXR26;
   wire [15:0] MUXR27;
   wire [15:0] OUT0;
   wire [15:0] OUT1;
   wire [15:0] R0;
   wire [15:0] R1;
   wire [15:0] R2;
   wire [15:0] R3;
   wire [15:0] R4;
   wire [15:0] R5;
   wire [15:0] R6;
   wire [15:0] R7;
   wire [15:0] R8;
   wire [15:0] R9;
   wire [15:0] R10;
   wire [15:0] R11;
   wire [15:0] R12;
   wire [15:0] R13;
   wire [15:0] R14;
   wire [15:0] R15;
   wire [15:0] R16;
   wire [15:0] R17;
   wire [15:0] R18;
   wire [15:0] R19;
   wire [15:0] R20;
   wire [15:0] R21;
   wire [15:0] R22;
   wire [15:0] R23;
   wire [15:0] R24;
   wire [15:0] R25;
   wire [15:0] R26;
   wire [15:0] R27;
   wire WAUX0;
   wire WAUX1;
   wire [15:0] WORK_REG;
   wire WOUT0;
   wire WOUT1;
   wire WR_WORK_REG;
   wire WR0;
   wire WR1;
   wire WR2;
   wire WR3;
   wire WR4;
   wire WR5;
   wire WR6;
   wire WR7;
   wire WR8;
   wire WR9;
   wire WR10;
   wire WR11;
   wire WR12;
   wire WR13;
   wire WR14;
   wire WR15;
   wire WR16;
   wire WR17;
   wire WR18;
   wire WR19;
   wire WR20;
   wire WR21;
   wire WR22;
   wire WR23;
   wire WR24;
   wire WR25;
   wire WR26;
   wire WR27;
   wire XLXN_1;
   wire XLXN_37;
   wire XLXN_40;
   wire XLXN_41;
   wire XLXN_42;
   wire [15:0] WORKING_REGISTER_DUMMY;
   
   assign WORKING_REGISTER[15:0] = WORKING_REGISTER_DUMMY[15:0];
   bloque2_MUSER_ALU_Reg_Join  XLXI_1 (.C(C[5:0]), 
                                      .CLK(CLK), 
                                      .FROM_BUS(FROM_BUS[15:0]), 
                                      .FROM_WREG(WORKING_REGISTER_DUMMY[15:0]), 
                                      .MR(MR), 
                                      .MW(MW), 
                                      .AUX0(AUX0[15:0]), 
                                      .AUX1(AUX1[15:0]), 
                                      .IN_WORK_REG(WORK_REG[15:0]), 
                                      .OUTPORT0(OUT0[15:0]), 
                                      .OUTPORT1(OUT1[15:0]), 
                                      .R0(R0[15:0]), 
                                      .R1(R1[15:0]), 
                                      .R2(R2[15:0]), 
                                      .R3(R3[15:0]), 
                                      .R4(R4[15:0]), 
                                      .R5(R5[15:0]), 
                                      .R6(R6[15:0]), 
                                      .R7(R7[15:0]), 
                                      .R8(R8[15:0]), 
                                      .R9(R9[15:0]), 
                                      .R10(R10[15:0]), 
                                      .R11(R11[15:0]), 
                                      .R12(R12[15:0]), 
                                      .R13(R13[15:0]), 
                                      .R14(R14[15:0]), 
                                      .R15(R15[15:0]), 
                                      .R16(R16[15:0]), 
                                      .R17(R17[15:0]), 
                                      .R18(R18[15:0]), 
                                      .R19(R19[15:0]), 
                                      .R20(R20[15:0]), 
                                      .R21(R21[15:0]), 
                                      .R22(R22[15:0]), 
                                      .R23(R23[15:0]), 
                                      .R24(R24[15:0]), 
                                      .R25(R25[15:0]), 
                                      .R26(R26[15:0]), 
                                      .R27(R27[15:0]), 
                                      .WAUX0(WAUX0), 
                                      .WAUX1(WAUX1), 
                                      .WOUTPORT0(WOUT0), 
                                      .WOUTPORT1(WOUT1), 
                                      .WR_WORK_REG(WR_WORK_REG), 
                                      .WR0(WR0), 
                                      .WR1(WR1), 
                                      .WR2(WR2), 
                                      .WR3(WR3), 
                                      .WR4(WR4), 
                                      .WR5(WR5), 
                                      .WR6(WR6), 
                                      .WR7(WR7), 
                                      .WR8(WR8), 
                                      .WR9(WR9), 
                                      .WR10(WR10), 
                                      .WR11(WR11), 
                                      .WR12(WR12), 
                                      .WR13(WR13), 
                                      .WR14(WR14), 
                                      .WR15(WR15), 
                                      .WR16(WR16), 
                                      .WR17(WR17), 
                                      .WR18(WR18), 
                                      .WR19(WR19), 
                                      .WR20(WR20), 
                                      .WR21(WR21), 
                                      .WR22(WR22), 
                                      .WR23(WR23), 
                                      .WR24(WR24), 
                                      .WR25(WR25), 
                                      .WR26(WR26), 
                                      .WR27(WR27), 
                                      .TO_FROM_W(TO_FROM_W[15:0]));
   bloque_3_MUSER_ALU_Reg_Join  XLXI_2 (.R0(MUXR0[15:0]), 
                                       .R1(MUXR1[15:0]), 
                                       .R2(MUXR2[15:0]), 
                                       .R3(MUXR3[15:0]), 
                                       .R4(MUXR4[15:0]), 
                                       .R5(MUXR5[15:0]), 
                                       .R6(MUXR6[15:0]), 
                                       .R7(MUXR7[15:0]), 
                                       .R8(MUXR8[15:0]), 
                                       .R9(MUXR9[15:0]), 
                                       .R10(MUXR10[15:0]), 
                                       .R11(MUXR11[15:0]), 
                                       .R12(MUXR12[15:0]), 
                                       .R13(MUXR13[15:0]), 
                                       .R14(MUXR14[15:0]), 
                                       .R15(MUXR15[15:0]), 
                                       .R16(MUXR16[15:0]), 
                                       .R17(MUXR17[15:0]), 
                                       .R18(MUXR18[15:0]), 
                                       .R19(MUXR19[15:0]), 
                                       .R20(MUXR20[15:0]), 
                                       .R21(MUXR21[15:0]), 
                                       .R22(MUXR22[15:0]), 
                                       .R23(MUXR23[15:0]), 
                                       .R24(MUXR24[15:0]), 
                                       .R25(MUXR25[15:0]), 
                                       .R26(MUXR26[15:0]), 
                                       .R27(MUXR27[15:0]), 
                                       .R28(MUXIN0[15:0]), 
                                       .R29(MUXIN1[15:0]), 
                                       .R30(MUXOUT0[15:0]), 
                                       .R31(MUXOUT1[15:0]), 
                                       .R32(MUXAUX0[15:0]), 
                                       .R33(MUXAUX1[15:0]), 
                                       .R34(WORKING_REGISTER_DUMMY[15:0]), 
                                       .SEL_BUS_A(SEL_A[5:0]), 
                                       .SEL_BUS_B(SEL_B[5:0]), 
                                       .TO_BUS_A(TO_BUS_A[15:0]), 
                                       .TO_BUS_B(TO_BUS_B[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_100 (.CLK(CLK), 
                                           .D(R4[15:0]), 
                                           .EN(WR4), 
                                           .Q(MUXR4[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_101 (.CLK(CLK), 
                                           .D(R5[15:0]), 
                                           .EN(WR5), 
                                           .Q(MUXR5[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_102 (.CLK(CLK), 
                                           .D(R6[15:0]), 
                                           .EN(WR6), 
                                           .Q(MUXR6[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_103 (.CLK(CLK), 
                                           .D(R7[15:0]), 
                                           .EN(WR7), 
                                           .Q(MUXR7[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_104 (.CLK(CLK), 
                                           .D(R8[15:0]), 
                                           .EN(WR8), 
                                           .Q(MUXR8[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_105 (.CLK(CLK), 
                                           .D(R9[15:0]), 
                                           .EN(WR9), 
                                           .Q(MUXR9[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_107 (.CLK(CLK), 
                                           .D(R10[15:0]), 
                                           .EN(WR10), 
                                           .Q(MUXR10[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_108 (.CLK(CLK), 
                                           .D(R11[15:0]), 
                                           .EN(WR11), 
                                           .Q(MUXR11[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_109 (.CLK(CLK), 
                                           .D(R12[15:0]), 
                                           .EN(WR12), 
                                           .Q(MUXR12[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_110 (.CLK(CLK), 
                                           .D(R13[15:0]), 
                                           .EN(WR13), 
                                           .Q(MUXR13[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_111 (.CLK(CLK), 
                                           .D(R14[15:0]), 
                                           .EN(WR14), 
                                           .Q(MUXR14[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_112 (.CLK(CLK), 
                                           .D(R15[15:0]), 
                                           .EN(WR15), 
                                           .Q(MUXR15[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_113 (.CLK(CLK), 
                                           .D(R16[15:0]), 
                                           .EN(WR16), 
                                           .Q(MUXR16[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_114 (.CLK(CLK), 
                                           .D(R17[15:0]), 
                                           .EN(WR17), 
                                           .Q(MUXR17[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_115 (.CLK(CLK), 
                                           .D(R18[15:0]), 
                                           .EN(WR18), 
                                           .Q(MUXR18[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_116 (.CLK(CLK), 
                                           .D(R19[15:0]), 
                                           .EN(WR19), 
                                           .Q(MUXR19[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_117 (.CLK(CLK), 
                                           .D(R20[15:0]), 
                                           .EN(WR20), 
                                           .Q(MUXR20[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_118 (.CLK(CLK), 
                                           .D(R21[15:0]), 
                                           .EN(WR21), 
                                           .Q(MUXR21[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_119 (.CLK(CLK), 
                                           .D(R22[15:0]), 
                                           .EN(WR22), 
                                           .Q(MUXR22[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_120 (.CLK(CLK), 
                                           .D(R23[15:0]), 
                                           .EN(WR23), 
                                           .Q(MUXR23[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_121 (.CLK(CLK), 
                                           .D(R24[15:0]), 
                                           .EN(WR24), 
                                           .Q(MUXR24[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_122 (.CLK(CLK), 
                                           .D(R25[15:0]), 
                                           .EN(WR25), 
                                           .Q(MUXR25[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_123 (.CLK(CLK), 
                                           .D(R26[15:0]), 
                                           .EN(WR26), 
                                           .Q(MUXR26[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_124 (.CLK(CLK), 
                                           .D(R27[15:0]), 
                                           .EN(WR27), 
                                           .Q(MUXR27[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_125 (.CLK(CLK), 
                                           .D(IN0[15:0]), 
                                           .EN(XLXN_1), 
                                           .Q(MUXIN0[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_126 (.CLK(CLK), 
                                           .D(IN1[15:0]), 
                                           .EN(XLXN_1), 
                                           .Q(MUXIN1[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_127 (.CLK(CLK), 
                                           .D(OUT0[15:0]), 
                                           .EN(WOUT0), 
                                           .Q(MUXOUT0[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_128 (.CLK(CLK), 
                                           .D(OUT1[15:0]), 
                                           .EN(WOUT1), 
                                           .Q(MUXOUT1[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_129 (.CLK(CLK), 
                                           .D(AUX0[15:0]), 
                                           .EN(WAUX0), 
                                           .Q(MUXAUX0[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_130 (.CLK(CLK), 
                                           .D(AUX1[15:0]), 
                                           .EN(WAUX1), 
                                           .Q(MUXAUX1[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_131 (.CLK(CLK), 
                                           .D(WORK_REG[15:0]), 
                                           .EN(WR_WORK_REG), 
                                           .Q(WORKING_REGISTER_DUMMY[15:0]));
   VCC  XLXI_132 (.P(XLXN_1));
   jsr_backup_reg_MUSER_ALU_Reg_Join  XLXI_133 (.CLK(XLXN_42), 
                                               .IN_R(R0[15:0]), 
                                               .LEVEL(LEVEL[2:0]), 
                                               .OUT_R(MUXR0[15:0]));
   jsr_backup_reg_MUSER_ALU_Reg_Join  XLXI_134 (.CLK(XLXN_41), 
                                               .IN_R(R1[15:0]), 
                                               .LEVEL(LEVEL[2:0]), 
                                               .OUT_R(MUXR1[15:0]));
   jsr_backup_reg_MUSER_ALU_Reg_Join  XLXI_135 (.CLK(XLXN_40), 
                                               .IN_R(R2[15:0]), 
                                               .LEVEL(LEVEL[2:0]), 
                                               .OUT_R(MUXR2[15:0]));
   jsr_backup_reg_MUSER_ALU_Reg_Join  XLXI_136 (.CLK(XLXN_37), 
                                               .IN_R(R3[15:0]), 
                                               .LEVEL(LEVEL[2:0]), 
                                               .OUT_R(MUXR3[15:0]));
   AND2  XLXI_137 (.I0(WR3), 
                  .I1(CLK), 
                  .O(XLXN_37));
   AND2  XLXI_138 (.I0(WR2), 
                  .I1(CLK), 
                  .O(XLXN_40));
   AND2  XLXI_139 (.I0(WR1), 
                  .I1(CLK), 
                  .O(XLXN_41));
   AND2  XLXI_140 (.I0(WR0), 
                  .I1(CLK), 
                  .O(XLXN_42));
endmodule
`timescale 1ns / 1ps

module register_bank_easy_MUSER_ALU_Reg_Join(CLK, 
                                             C_SEL, 
                                             FROM_C_LATCH, 
                                             IN0, 
                                             IN1, 
                                             LEVEL, 
                                             MR, 
                                             MW, 
                                             SEL_A, 
                                             SEL_B, 
                                             TO_BUS_A, 
                                             TO_BUS_B, 
                                             WORKING_REGISTER, 
                                             TO_FROM_W);

    input CLK;
    input [5:0] C_SEL;
    input [15:0] FROM_C_LATCH;
    input [15:0] IN0;
    input [15:0] IN1;
    input [2:0] LEVEL;
    input MR;
    input MW;
    input [5:0] SEL_A;
    input [5:0] SEL_B;
   output [15:0] TO_BUS_A;
   output [15:0] TO_BUS_B;
   output [15:0] WORKING_REGISTER;
    inout [15:0] TO_FROM_W;
   
   
   register_bank_MUSER_ALU_Reg_Join  XLXI_14 (.C(C_SEL[5:0]), 
                                             .CLK(CLK), 
                                             .FROM_BUS(FROM_C_LATCH[15:0]), 
                                             .IN0(IN0[15:0]), 
                                             .IN1(IN1[15:0]), 
                                             .LEVEL(LEVEL[2:0]), 
                                             .MR(MR), 
                                             .MW(MW), 
                                             .SEL_A(SEL_A[5:0]), 
                                             .SEL_B(SEL_B[5:0]), 
                                             .TO_BUS_A(TO_BUS_A[15:0]), 
                                             .TO_BUS_B(TO_BUS_B[15:0]), 
                                             
         .WORKING_REGISTER(WORKING_REGISTER[15:0]), 
                                             .TO_FROM_W(TO_FROM_W[15:0]));
endmodule
`timescale 1ns / 1ps

module ALU_Reg_Join(ALUC_IN, 
                    CLK, 
                    CY_IN, 
                    C_SEL_RB, 
                    DAddr, 
                    LEVEL, 
                    Rd, 
                    SEL_A_RB, 
                    SEL_B_RB, 
                    Shifter_Sel, 
                    Wr, 
                    Y_KMx_IN, 
                    Y_X_Kmx_Sel, 
                    CY_OUT, 
                    W_Block1);

    input [3:0] ALUC_IN;
    input CLK;
    input CY_IN;
    input [5:0] C_SEL_RB;
    input [9:0] DAddr;
    input [2:0] LEVEL;
    input Rd;
    input [5:0] SEL_A_RB;
    input [5:0] SEL_B_RB;
    input [1:0] Shifter_Sel;
    input Wr;
    input [15:0] Y_KMx_IN;
    input Y_X_Kmx_Sel;
   output CY_OUT;
   output [15:0] W_Block1;
   
   wire [15:0] XLXN_1;
   wire [15:0] XLXN_3;
   wire [15:0] XLXN_4;
   wire [15:0] XLXN_5;
   wire [15:0] XLXN_6;
   wire [15:0] XLXN_7;
   wire [15:0] XLXN_10;
   wire [15:0] XLXN_11;
   wire [15:0] XLXN_12;
   wire [15:0] XLXN_13;
   wire [15:0] XLXN_27;
   wire XLXN_31;
   wire XLXN_32;
   wire XLXN_33;
   wire [15:0] XLXN_49;
   wire XLXN_52;
   wire XLXN_53;
   wire XLXN_56;
   wire [15:0] Y_KMx_IN_LT;
   
   GND  GND_0 (.G(XLXN_13[0]));
   GND  GND_1 (.G(XLXN_13[1]));
   GND  GND_2 (.G(XLXN_13[2]));
   GND  GND_3 (.G(XLXN_13[3]));
   GND  GND_4 (.G(XLXN_13[4]));
   GND  GND_5 (.G(XLXN_13[5]));
   GND  GND_6 (.G(XLXN_13[6]));
   GND  GND_7 (.G(XLXN_13[7]));
   GND  GND_8 (.G(XLXN_13[8]));
   GND  GND_9 (.G(XLXN_13[9]));
   GND  GND_10 (.G(XLXN_13[10]));
   GND  GND_11 (.G(XLXN_13[11]));
   GND  GND_12 (.G(XLXN_13[12]));
   GND  GND_13 (.G(XLXN_13[13]));
   GND  GND_14 (.G(XLXN_13[14]));
   GND  GND_15 (.G(XLXN_13[15]));
   GND  GND2_0 (.G(XLXN_27[0]));
   GND  GND2_1 (.G(XLXN_27[1]));
   GND  GND2_2 (.G(XLXN_27[2]));
   GND  GND2_3 (.G(XLXN_27[3]));
   GND  GND2_4 (.G(XLXN_27[4]));
   GND  GND2_5 (.G(XLXN_27[5]));
   GND  GND2_6 (.G(XLXN_27[6]));
   GND  GND2_7 (.G(XLXN_27[7]));
   GND  GND2_8 (.G(XLXN_27[8]));
   GND  GND2_9 (.G(XLXN_27[9]));
   GND  GND2_10 (.G(XLXN_27[10]));
   GND  GND2_11 (.G(XLXN_27[11]));
   GND  GND2_12 (.G(XLXN_27[12]));
   GND  GND2_13 (.G(XLXN_27[13]));
   GND  GND2_14 (.G(XLXN_27[14]));
   GND  GND2_15 (.G(XLXN_27[15]));
   VCC  VCC_0 (.P(XLXN_12[0]));
   VCC  VCC_1 (.P(XLXN_12[1]));
   VCC  VCC_2 (.P(XLXN_12[2]));
   VCC  VCC_3 (.P(XLXN_12[3]));
   VCC  VCC_4 (.P(XLXN_12[4]));
   VCC  VCC_5 (.P(XLXN_12[5]));
   VCC  VCC_6 (.P(XLXN_12[6]));
   VCC  VCC_7 (.P(XLXN_12[7]));
   VCC  VCC_8 (.P(XLXN_12[8]));
   VCC  VCC_9 (.P(XLXN_12[9]));
   VCC  VCC_10 (.P(XLXN_12[10]));
   VCC  VCC_11 (.P(XLXN_12[11]));
   VCC  VCC_12 (.P(XLXN_12[12]));
   VCC  VCC_13 (.P(XLXN_12[13]));
   VCC  VCC_14 (.P(XLXN_12[14]));
   VCC  VCC_15 (.P(XLXN_12[15]));
   Shifter  XLXI_2 (.IN_Z(XLXN_1[15:0]), 
                   .S0(Shifter_Sel[0]), 
                   .S1(Shifter_Sel[1]), 
                   .OUT_C(XLXN_10[15:0]));
   Mux2Bus16  XLXI_13 (.IN_0(XLXN_7[15:0]), 
                      .IN_1(Y_KMx_IN_LT[15:0]), 
                      .S(Y_X_Kmx_Sel), 
                      .Y(XLXN_6[15:0]));
   RAM_main_MUSER_ALU_Reg_Join  XLXI_27 (.CLK(CLK), 
                                        .GND(XLXN_27[15:0]), 
                                        .MemADDR(DAddr[9:0]), 
                                        .Rd(Rd), 
                                        .Wr(Wr), 
                                        .ToFromW(XLXN_49[15:0]));
   VCC  XLXI_28 (.P(XLXN_31));
   VCC  XLXI_29 (.P(XLXN_32));
   VCC  XLXI_30 (.P(XLXN_33));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_34 (.CLK(CLK), 
                                          .D(XLXN_10[15:0]), 
                                          .EN(XLXN_33), 
                                          .Q(XLXN_11[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_35 (.CLK(CLK), 
                                          .D(XLXN_6[15:0]), 
                                          .EN(XLXN_31), 
                                          .Q(XLXN_3[15:0]));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_36 (.CLK(CLK), 
                                          .D(XLXN_5[15:0]), 
                                          .EN(XLXN_32), 
                                          .Q(XLXN_4[15:0]));
   register_bank_easy_MUSER_ALU_Reg_Join  XLXI_37 (.CLK(CLK), 
                                                  .C_SEL(C_SEL_RB[5:0]), 
                                                  .FROM_C_LATCH(XLXN_11[15:0]), 
                                                  .IN0(), 
                                                  .IN1(), 
                                                  .LEVEL(LEVEL[2:0]), 
                                                  .MR(Wr), 
                                                  .MW(Rd), 
                                                  .SEL_A(SEL_A_RB[5:0]), 
                                                  .SEL_B(SEL_B_RB[5:0]), 
                                                  .TO_BUS_A(XLXN_7[15:0]), 
                                                  .TO_BUS_B(XLXN_5[15:0]), 
                                                  
         .WORKING_REGISTER(W_Block1[15:0]), 
                                                  .TO_FROM_W(XLXN_49[15:0]));
   ALU_main_MUSER_ALU_Reg_Join  XLXI_39 (.A(XLXN_3[15:0]), 
                                        .ALUC(ALUC_IN[3:0]), 
                                        .B(XLXN_4[15:0]), 
                                        .CY(CY_IN), 
                                        .GND(XLXN_13[15:0]), 
                                        .VCC(XLXN_12[15:0]), 
                                        .CO(XLXN_52), 
                                        .Z(XLXN_1[15:0]));
   CY_Block  XLXI_40 (.ALUC(ALUC_IN[3:0]), 
                     .CY_forced(XLXN_53));
   OR2  XLXI_41 (.I0(XLXN_52), 
                .I1(XLXN_53), 
                .O(CY_OUT));
   ffd16_w_en_MUSER_ALU_Reg_Join  XLXI_42 (.CLK(CLK), 
                                          .D(Y_KMx_IN[15:0]), 
                                          .EN(XLXN_56), 
                                          .Q(Y_KMx_IN_LT[15:0]));
   VCC  XLXI_43 (.P(XLXN_56));
endmodule
