// Seed: 2613826395
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_7 = 1;
  assign id_6 = (1);
endmodule
module module_1 #(
    parameter id_1 = 32'd82
) (
    _id_1,
    id_2,
    id_3,
    id_4[id_1 :-1],
    id_5,
    id_6
);
  output wire id_6;
  xor primCall (id_5, id_8, id_9, id_2, id_4, id_7, id_3);
  output wire id_5;
  input logic [7:0] id_4;
  inout tri0 id_3;
  inout wire id_2;
  inout wire _id_1;
  assign id_3 = -1;
  wire id_7;
  logic id_8, id_9;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_7,
      id_2,
      id_8,
      id_6,
      id_7,
      id_8,
      id_8
  );
  wire id_10, id_11, id_12, id_13, id_14;
endmodule
