-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "11/18/2019 15:33:12"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	PipelineCPU IS
    PORT (
	Clock : IN std_logic;
	Debugdata : BUFFER std_logic_vector(31 DOWNTO 0);
	DEBUGREGWRITE : BUFFER std_logic;
	Debugaddress : BUFFER std_logic_vector(4 DOWNTO 0);
	DEBUGFUNC1 : BUFFER std_logic_vector(5 DOWNTO 0);
	DEBUGFUNC2 : BUFFER std_logic_vector(5 DOWNTO 0);
	ALUCTRLDEBUG : BUFFER std_logic_vector(2 DOWNTO 0)
	);
END PipelineCPU;

ARCHITECTURE structure OF PipelineCPU IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_Clock : std_logic;
SIGNAL ww_Debugdata : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_DEBUGREGWRITE : std_logic;
SIGNAL ww_Debugaddress : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_DEBUGFUNC1 : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_DEBUGFUNC2 : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_ALUCTRLDEBUG : std_logic_vector(2 DOWNTO 0);
SIGNAL \Debugdata[0]~output_o\ : std_logic;
SIGNAL \Debugdata[1]~output_o\ : std_logic;
SIGNAL \Debugdata[2]~output_o\ : std_logic;
SIGNAL \Debugdata[3]~output_o\ : std_logic;
SIGNAL \Debugdata[4]~output_o\ : std_logic;
SIGNAL \Debugdata[5]~output_o\ : std_logic;
SIGNAL \Debugdata[6]~output_o\ : std_logic;
SIGNAL \Debugdata[7]~output_o\ : std_logic;
SIGNAL \Debugdata[8]~output_o\ : std_logic;
SIGNAL \Debugdata[9]~output_o\ : std_logic;
SIGNAL \Debugdata[10]~output_o\ : std_logic;
SIGNAL \Debugdata[11]~output_o\ : std_logic;
SIGNAL \Debugdata[12]~output_o\ : std_logic;
SIGNAL \Debugdata[13]~output_o\ : std_logic;
SIGNAL \Debugdata[14]~output_o\ : std_logic;
SIGNAL \Debugdata[15]~output_o\ : std_logic;
SIGNAL \Debugdata[16]~output_o\ : std_logic;
SIGNAL \Debugdata[17]~output_o\ : std_logic;
SIGNAL \Debugdata[18]~output_o\ : std_logic;
SIGNAL \Debugdata[19]~output_o\ : std_logic;
SIGNAL \Debugdata[20]~output_o\ : std_logic;
SIGNAL \Debugdata[21]~output_o\ : std_logic;
SIGNAL \Debugdata[22]~output_o\ : std_logic;
SIGNAL \Debugdata[23]~output_o\ : std_logic;
SIGNAL \Debugdata[24]~output_o\ : std_logic;
SIGNAL \Debugdata[25]~output_o\ : std_logic;
SIGNAL \Debugdata[26]~output_o\ : std_logic;
SIGNAL \Debugdata[27]~output_o\ : std_logic;
SIGNAL \Debugdata[28]~output_o\ : std_logic;
SIGNAL \Debugdata[29]~output_o\ : std_logic;
SIGNAL \Debugdata[30]~output_o\ : std_logic;
SIGNAL \Debugdata[31]~output_o\ : std_logic;
SIGNAL \DEBUGREGWRITE~output_o\ : std_logic;
SIGNAL \Debugaddress[0]~output_o\ : std_logic;
SIGNAL \Debugaddress[1]~output_o\ : std_logic;
SIGNAL \Debugaddress[2]~output_o\ : std_logic;
SIGNAL \Debugaddress[3]~output_o\ : std_logic;
SIGNAL \Debugaddress[4]~output_o\ : std_logic;
SIGNAL \DEBUGFUNC1[0]~output_o\ : std_logic;
SIGNAL \DEBUGFUNC1[1]~output_o\ : std_logic;
SIGNAL \DEBUGFUNC1[2]~output_o\ : std_logic;
SIGNAL \DEBUGFUNC1[3]~output_o\ : std_logic;
SIGNAL \DEBUGFUNC1[4]~output_o\ : std_logic;
SIGNAL \DEBUGFUNC1[5]~output_o\ : std_logic;
SIGNAL \DEBUGFUNC2[0]~output_o\ : std_logic;
SIGNAL \DEBUGFUNC2[1]~output_o\ : std_logic;
SIGNAL \DEBUGFUNC2[2]~output_o\ : std_logic;
SIGNAL \DEBUGFUNC2[3]~output_o\ : std_logic;
SIGNAL \DEBUGFUNC2[4]~output_o\ : std_logic;
SIGNAL \DEBUGFUNC2[5]~output_o\ : std_logic;
SIGNAL \ALUCTRLDEBUG[0]~output_o\ : std_logic;
SIGNAL \ALUCTRLDEBUG[1]~output_o\ : std_logic;
SIGNAL \ALUCTRLDEBUG[2]~output_o\ : std_logic;
SIGNAL \Clock~input_o\ : std_logic;
SIGNAL \adderParaPC|Add0~0_combout\ : std_logic;
SIGNAL \memoriaInstrucoes|Mux31~0_combout\ : std_logic;
SIGNAL \adderParaPC|Add0~9\ : std_logic;
SIGNAL \adderParaPC|Add0~10_combout\ : std_logic;
SIGNAL \memoriaInstrucoes|Mux29~0_combout\ : std_logic;
SIGNAL \adderParaPC|Add0~11\ : std_logic;
SIGNAL \adderParaPC|Add0~12_combout\ : std_logic;
SIGNAL \memoriaInstrucoes|Mux28~0_combout\ : std_logic;
SIGNAL \memoriaInstrucoes|Mux28~1_combout\ : std_logic;
SIGNAL \memoriaInstrucoes|Mux30~0_combout\ : std_logic;
SIGNAL \memoriaInstrucoes|Mux30~1_combout\ : std_logic;
SIGNAL \REXMEM|output_pc[2]~8\ : std_logic;
SIGNAL \REXMEM|output_pc[3]~10\ : std_logic;
SIGNAL \REXMEM|output_pc[4]~12\ : std_logic;
SIGNAL \REXMEM|output_pc[5]~14\ : std_logic;
SIGNAL \REXMEM|output_pc[6]~16\ : std_logic;
SIGNAL \REXMEM|output_pc[7]~18\ : std_logic;
SIGNAL \REXMEM|output_pc[8]~19_combout\ : std_logic;
SIGNAL \memoriaInstrucoes|Mux4~0_combout\ : std_logic;
SIGNAL \memoriaInstrucoes|Mux4~1_combout\ : std_logic;
SIGNAL \memoriaInstrucoes|Mux3~0_combout\ : std_logic;
SIGNAL \memoriaInstrucoes|Mux3~1_combout\ : std_logic;
SIGNAL \ContUnit|Mux1~0_combout\ : std_logic;
SIGNAL \ContUnit|Mux2~0_combout\ : std_logic;
SIGNAL \ULACONTROL|Mux5~0_combout\ : std_logic;
SIGNAL \ULACONTROL|Mux3~0_combout\ : std_logic;
SIGNAL \ULACONTROL|Mux4~0_combout\ : std_logic;
SIGNAL \ALU|Add0~26_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[100][0]~38_combout\ : std_logic;
SIGNAL \memoriaInstrucoes|Mux15~0_combout\ : std_logic;
SIGNAL \memoriaInstrucoes|Mux15~1_combout\ : std_logic;
SIGNAL \ContUnit|Mux5~1_combout\ : std_logic;
SIGNAL \ContUnit|RegDst~combout\ : std_logic;
SIGNAL \muxregsrc|Saida[0]~0_combout\ : std_logic;
SIGNAL \muxregsrc|Saida[3]~2_combout\ : std_logic;
SIGNAL \ContUnit|Mux0~0_combout\ : std_logic;
SIGNAL \muxregsrc|Saida[1]~1_combout\ : std_logic;
SIGNAL \regBd|Rin1[9]~0_combout\ : std_logic;
SIGNAL \regBd|Rin1[9]~6_combout\ : std_logic;
SIGNAL \regBd|Rin1[23]~2_combout\ : std_logic;
SIGNAL \regBd|Rin1[23]~7_combout\ : std_logic;
SIGNAL \regBd|Rin1[1]~1_combout\ : std_logic;
SIGNAL \regBd|readData2[0]~25_combout\ : std_logic;
SIGNAL \regBd|Rin1[31]~5_combout\ : std_logic;
SIGNAL \regBd|readData2[0]~26_combout\ : std_logic;
SIGNAL \regBd|Rin1[8]~8_combout\ : std_logic;
SIGNAL \regBd|Rin1[22]~9_combout\ : std_logic;
SIGNAL \regBd|Rin1[0]~4_combout\ : std_logic;
SIGNAL \regBd|readData2[0]~27_combout\ : std_logic;
SIGNAL \regBd|Rin1[30]~3_combout\ : std_logic;
SIGNAL \regBd|readData2[0]~28_combout\ : std_logic;
SIGNAL \regBd|readData2[0]~29_combout\ : std_logic;
SIGNAL \ContUnit|Mux4~0_combout\ : std_logic;
SIGNAL \MUXALU|Saida[0]~2_combout\ : std_logic;
SIGNAL \memoriaInstrucoes|Mux10~0_combout\ : std_logic;
SIGNAL \memoriaInstrucoes|Mux10~1_combout\ : std_logic;
SIGNAL \regBd|readData1[0]~10_combout\ : std_logic;
SIGNAL \regBd|readData1[0]~11_combout\ : std_logic;
SIGNAL \ALU|Add0~27_combout\ : std_logic;
SIGNAL \ALU|Add0~36_combout\ : std_logic;
SIGNAL \ALU|Add0~7_combout\ : std_logic;
SIGNAL \ALU|Add0~8_combout\ : std_logic;
SIGNAL \ALU|Add0~10_cout\ : std_logic;
SIGNAL \ALU|Add0~11_combout\ : std_logic;
SIGNAL \ALU|Add0~29_combout\ : std_logic;
SIGNAL \ALU|Add0~37_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~135_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~171_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~148_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~151_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~365_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~366_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[75][6]~367_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~147_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~212_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~236_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~237_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[98][7]~525_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~759_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~760_combout\ : std_logic;
SIGNAL \ContUnit|Mux5~0_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~136_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~190_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[4][6]~140_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[98][7]~200_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[98][0]~528_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[98][1]~q\ : std_logic;
SIGNAL \RMEMWB|output_rdData[28]~28_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~146_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~203_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~204_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[8][4]~179_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[88][7]~253_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[88][7]~254_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~651_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~652_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~205_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[8][4]~143_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[88][7]~257_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[88][0]~258_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[88][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~206_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~207_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[72][2]~259_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[72][2]~260_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~653_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~654_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~208_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[72][2]~263_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[72][0]~264_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[72][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~29_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~200_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[16][4]~171_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[80][6]~246_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[80][6]~247_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~649_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~650_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~202_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[80][0]~252_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[80][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~73_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~138_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~194_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~125_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~189_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[64][4]~192_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[64][4]~237_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~629_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~630_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~122_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~187_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~133_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[64][4]~134_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[64][4]~194_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[64][0]~240_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[64][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux6~0_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~149_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~150_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[12][4]~148_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[76][4]~265_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[76][4]~266_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~655_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~656_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[12][4]~166_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[76][4]~269_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[76][0]~270_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[76][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~152_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~153_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[84][0]~271_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[84][0]~272_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~657_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~658_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~154_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[4][6]~174_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[84][0]~275_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[84][0]~276_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[84][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~199_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~209_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[68][5]~198_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[68][5]~277_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~659_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~660_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~210_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[68][5]~280_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[68][0]~281_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[68][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~30_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~155_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~156_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[92][5]~282_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[92][5]~283_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~661_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~662_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~157_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[92][5]~286_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[92][0]~287_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[92][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~31_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux6~1_combout\ : std_logic;
SIGNAL \RMEMWB|output_rdData[28]~30_combout\ : std_logic;
SIGNAL \RMEMWB|output_rdData[28]~29_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~145_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~225_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~158_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~226_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[16][4]~335_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[16][4]~336_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~679_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~680_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[16][4]~339_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~159_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~227_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[16][0]~340_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[16][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~214_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~215_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[24][5]~294_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[24][5]~295_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~665_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~666_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~216_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[24][5]~298_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[24][0]~299_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[24][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~217_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~218_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[8][4]~300_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[8][4]~301_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~667_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~668_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~219_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[8][4]~304_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[8][0]~305_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[8][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~34_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[0][1]~241_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~143_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[0][1]~242_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~631_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~632_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[0][1]~136_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~137_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[0][0]~206_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[0][0]~245_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[0][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux6~2_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~160_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~161_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[12][4]~306_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[12][4]~307_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~669_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~670_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~162_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[12][4]~310_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[12][0]~311_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[12][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~163_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~164_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[20][4]~312_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[20][4]~313_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~671_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~672_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~165_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[20][4]~316_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[20][0]~317_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[20][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~198_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~220_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[4][6]~141_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[4][6]~318_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~673_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~674_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~221_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[4][6]~321_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[4][0]~322_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[4][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~35_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~166_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~167_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[28][5]~323_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[28][5]~324_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~675_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~676_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~168_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[28][5]~327_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[28][0]~328_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[28][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~36_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux6~3_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux6~4_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~169_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~387_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[81][5]~433_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~713_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~714_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[81][0]~436_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[81][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~173_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~363_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[89][7]~437_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~715_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~716_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~409_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~410_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[89][0]~440_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[89][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~85_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~407_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[73][0]~441_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~717_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~718_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[73][0]~444_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[73][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~50_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~188_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~44_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~81_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[65][0]~82_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~575_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~576_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~86_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[65][0]~87_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[65][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~79_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~231_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~1988_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[77][6]~445_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~1982_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~719_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~720_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~383_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[77][0]~448_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[77][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~229_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[85][7]~449_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~1980_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~721_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~722_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~359_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[85][0]~452_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[85][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~233_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[69][4]~453_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~1984_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~723_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~724_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~403_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[69][0]~456_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[69][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~51_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~235_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[93][0]~457_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~1986_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~725_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~726_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~427_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[93][0]~460_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[93][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~52_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~80_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~142_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~174_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~347_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~352_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[25][7]~465_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~729_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~730_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~415_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~422_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[25][0]~468_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[25][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~172_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~131_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~397_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[9][2]~469_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~731_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~732_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~371_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~378_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[9][0]~472_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[9][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~55_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~170_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~376_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[17][4]~493_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~743_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~744_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~354_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[17][0]~496_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[17][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~126_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~127_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~197_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[1][1]~128_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~595_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~596_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[1][1]~1979_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~144_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~132_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[1][0]~133_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[1][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~81_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~230_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[13][4]~473_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~1983_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~733_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~734_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~372_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[13][0]~476_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[13][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~228_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[21][4]~477_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~1981_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~735_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~736_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~348_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[21][0]~480_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[21][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~232_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[5][6]~481_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~1985_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~737_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~738_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~393_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[5][0]~484_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[5][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~56_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~234_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[29][2]~485_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~1987_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~739_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~740_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~416_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[29][0]~488_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[29][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~57_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~82_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~83_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~84_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux6~5_combout\ : std_logic;
SIGNAL \RMEMWB|output_rdData[11]~23_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~211_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[96][7]~288_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[96][7]~289_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~663_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~664_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~213_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[96][0]~293_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[96][1]~q\ : std_logic;
SIGNAL \RMEMWB|output_rdData[0]~19_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~180_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~140_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[40][5]~157_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[48][7]~159_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[48][7]~160_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[50][7]~161_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~597_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~598_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~123_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~127_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[52][7]~164_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[50][0]~165_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[50][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~176_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~141_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[56][7]~144_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[58][7]~145_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~599_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~600_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~124_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[60][7]~149_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[58][0]~150_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[58][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~178_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~139_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[40][5]~151_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[42][7]~152_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~601_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~602_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~126_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[44][1]~155_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[42][0]~156_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[42][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~12_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~223_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~196_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[32][0]~333_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[34][6]~557_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~647_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~648_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~195_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[34][6]~228_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[34][0]~560_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[34][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~75_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~129_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~191_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[44][1]~167_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[46][1]~168_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~603_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~604_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~181_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[48][7]~172_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[46][0]~173_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[46][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~131_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~192_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[52][7]~175_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[54][7]~176_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~605_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~606_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~182_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[56][7]~180_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[54][0]~181_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[54][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~185_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~193_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[36][1]~182_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[38][5]~183_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~607_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~608_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~184_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[40][5]~186_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[38][0]~187_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[38][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~13_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~134_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[60][7]~188_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[62][6]~189_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~609_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~610_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~186_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[62][0]~193_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[62][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~14_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~76_combout\ : std_logic;
SIGNAL \RMEMWB|output_rdData[0]~18_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[48][7]~208_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~619_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~620_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~179_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[48][0]~211_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[48][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory[56][7]~212_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~615_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~616_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~175_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[56][0]~215_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[56][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory[40][5]~216_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~617_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~618_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~177_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[40][0]~219_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[40][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~17_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~222_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[32][0]~329_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[32][0]~330_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~677_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~678_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~224_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[32][0]~334_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[32][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux6~6_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[44][1]~220_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~621_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~622_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~128_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[44][0]~223_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[44][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory[52][7]~224_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~623_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~624_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~130_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[52][0]~227_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[52][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory[36][1]~229_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~625_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~626_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~183_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[36][0]~232_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[36][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~18_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[60][7]~233_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~627_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~628_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~132_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[60][0]~236_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[60][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~19_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux6~7_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux6~8_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[100][5]~201_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~613_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~614_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[100][0]~204_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[100][0]~205_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[100][0]~207_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[100][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux6~9_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux6~10_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~52_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~64_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[47][2]~93_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~579_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~580_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~55_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[47][0]~96_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[47][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~39_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~69_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[55][7]~97_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~581_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~582_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[55][0]~100_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[55][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~47_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~74_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[39][1]~101_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~583_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~584_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~48_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[39][0]~104_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[39][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~5_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~79_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[63][4]~105_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~585_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~586_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[63][0]~108_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[63][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~6_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~53_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[43][6]~109_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~587_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~588_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~1975_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[43][0]~112_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[43][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~59_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[51][7]~113_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~589_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~590_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~1976_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[51][0]~116_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[51][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~117_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[35][1]~118_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~591_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~592_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~1977_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[35][0]~121_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[35][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~7_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~45_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[59][7]~122_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~593_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~594_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~1978_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[59][0]~125_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[59][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~8_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~9_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~431_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[97][7]~461_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~727_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~728_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~88_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~89_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[97][0]~464_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[97][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory[57][7]~41_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~563_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~564_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[57][0]~46_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[57][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory[41][2]~49_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~565_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~566_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[41][0]~54_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[41][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~0_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~420_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[33][0]~489_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~741_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~742_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[33][0]~492_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[33][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~77_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[45][4]~61_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~567_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~568_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[45][0]~65_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[45][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory[53][7]~66_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~569_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~570_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[53][0]~70_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[53][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory[37][3]~71_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~571_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~572_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[37][0]~75_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[37][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~1_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[61][7]~76_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~573_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~574_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[61][0]~80_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[61][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~2_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~78_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux14~0_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[99][3]~90_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~577_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~578_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[99][0]~29_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[99][0]~1989_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[99][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux14~1_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux6~11_combout\ : std_logic;
SIGNAL \MUXALU|Saida[25]~20_combout\ : std_logic;
SIGNAL \regBd|readData1[25]~50_combout\ : std_logic;
SIGNAL \regBd|readData1[25]~51_combout\ : std_logic;
SIGNAL \ALU|Add0~146_combout\ : std_logic;
SIGNAL \ALU|Add0~147_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[83][0]~343_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~344_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~345_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[83][0]~346_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[83][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory[23][0]~349_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~350_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~351_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[23][0]~353_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[23][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory[19][2]~355_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~356_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~357_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[19][0]~358_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[19][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~39_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[87][7]~360_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~361_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~362_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[87][0]~364_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[87][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~40_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~368_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~369_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[75][0]~370_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[75][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory[15][4]~373_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~374_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~375_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[15][0]~377_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[15][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory[11][4]~379_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~380_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~381_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[11][0]~382_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[11][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~41_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[79][4]~384_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~385_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~386_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[79][0]~388_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[79][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~42_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[67][5]~389_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~390_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~391_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[67][0]~392_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[67][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory[7][7]~394_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~395_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~396_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[7][0]~398_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[7][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~399_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~400_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~401_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][0]~402_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~43_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[71][4]~404_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~405_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~406_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[71][0]~408_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[71][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~44_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~45_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[91][5]~411_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~412_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~413_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[91][0]~414_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[91][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory[31][5]~417_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~418_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~419_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[31][0]~421_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[31][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory[27][2]~423_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~424_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~425_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[27][0]~426_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[27][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~46_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[95][4]~428_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~429_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~430_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[95][0]~432_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[95][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~47_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~48_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~434_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~435_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[81][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~1_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~438_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~439_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[89][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~442_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~443_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[73][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~49_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~0_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~446_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~447_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[77][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~450_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~451_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[85][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~454_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~455_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[69][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~50_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~458_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~459_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[93][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~51_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~52_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~462_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~463_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[97][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~53_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~466_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~467_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[25][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~470_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~471_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[9][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~54_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~474_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~475_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[13][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~478_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~479_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[21][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~482_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~483_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[5][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~55_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~486_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~487_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[29][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~56_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~490_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~491_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[33][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~494_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~495_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[17][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~57_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~58_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~59_combout\ : std_logic;
SIGNAL \RMEMWB|output_rdData[8]~0_combout\ : std_logic;
SIGNAL \RMEMWB|output_rdData[11]~22_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~209_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~210_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[48][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~213_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~214_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[56][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~217_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~218_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[40][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~21_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~221_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~222_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[44][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~225_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~226_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[52][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~230_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~231_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[36][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~22_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~234_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~235_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[60][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~23_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~24_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~238_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~239_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[64][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~25_combout\ : std_logic;
SIGNAL \RMEMWB|output_rdData[11]~24_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~202_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~203_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[100][0]~q\ : std_logic;
SIGNAL \RMEMWB|output_rdData[0]~25_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~146_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~147_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[58][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~153_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~154_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[42][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~16_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~162_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~163_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[50][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~558_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~559_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[34][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~79_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~169_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~170_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[46][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~177_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~178_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[54][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~184_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~185_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[38][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~17_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~190_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~191_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[62][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~18_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~80_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux23~0_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~243_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~244_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[0][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux23~1_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux23~2_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~42_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~43_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[57][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~50_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~51_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[41][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~4_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[49][7]~56_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~57_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~58_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[49][0]~60_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[49][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~62_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~63_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[45][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~67_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~68_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[53][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~72_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~73_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[37][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~5_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~77_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~78_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[61][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~6_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~7_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~83_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~84_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[65][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~8_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~91_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~92_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[99][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~94_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~95_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[47][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~98_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~99_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[55][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~102_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~103_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[39][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~9_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~106_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~107_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[63][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~10_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~110_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~111_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[43][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~114_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~115_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[51][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~119_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~120_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[35][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~11_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~123_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~124_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[59][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~12_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~13_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~14_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~129_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~130_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[1][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~15_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux23~3_combout\ : std_logic;
SIGNAL \RMEMWB|output_rdData[11]~26_combout\ : std_logic;
SIGNAL \MUXALU|Saida[8]~6_combout\ : std_logic;
SIGNAL \regBd|readData1[8]~16_combout\ : std_logic;
SIGNAL \regBd|readData1[8]~17_combout\ : std_logic;
SIGNAL \ALU|Add0~52_combout\ : std_logic;
SIGNAL \ALU|Add0~53_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1971_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1972_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[98][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1863_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1864_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[88][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1865_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1866_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[72][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~29_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1861_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1862_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[80][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1839_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1840_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[64][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux0~0_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1867_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1868_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[76][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1869_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1870_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[84][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1871_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1872_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[68][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~30_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1873_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1874_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[92][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~31_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux0~1_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1891_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1892_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[16][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1877_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1878_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[24][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1879_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1880_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[8][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~34_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1843_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1844_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[0][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux0~2_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1881_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1882_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[12][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1883_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1884_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[20][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1885_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1886_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[4][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~35_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1887_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1888_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[28][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~36_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux0~3_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux0~4_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1925_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1926_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[81][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1927_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1928_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[89][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1929_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1930_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[73][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~50_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1787_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1788_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[65][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~79_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1931_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1932_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[77][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1933_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1934_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[85][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1935_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1936_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[69][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~51_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1937_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1938_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[93][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~52_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~80_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1941_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1942_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[25][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1943_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1944_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[9][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~55_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1955_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1956_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[17][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1807_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1808_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[1][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~81_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1945_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1946_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[13][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1947_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1948_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[5][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1949_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1950_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[29][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1951_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1952_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[21][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~56_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~57_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~82_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~83_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~84_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux0~5_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1875_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1876_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[96][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1811_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1812_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[50][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1813_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1814_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[58][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1815_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1816_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[42][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~12_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1859_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1860_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[34][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~75_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1817_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1818_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[46][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1819_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1820_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[54][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1821_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1822_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[38][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~13_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1823_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1824_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[62][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~14_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~76_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1841_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1842_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[48][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1827_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1828_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[56][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1829_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1830_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[40][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~17_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1889_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1890_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[32][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux0~6_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1831_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1832_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[44][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1833_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1834_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[52][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1835_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1836_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[36][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~18_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1837_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1838_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[60][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~19_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux0~7_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux0~8_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1809_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1810_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[100][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux0~9_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux0~10_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1791_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1792_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[47][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1793_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1794_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[55][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1795_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1796_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[39][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~5_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1797_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1798_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[63][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~6_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1799_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1800_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[51][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1801_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1802_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[43][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1803_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1804_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[35][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~7_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1805_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1806_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[59][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~8_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~9_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1939_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1940_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[97][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1775_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1776_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[57][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1777_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1778_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[41][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~0_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1953_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1954_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[33][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~77_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1779_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1780_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[45][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1781_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1782_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[53][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1783_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1784_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[37][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~1_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1785_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1786_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[61][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~2_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~78_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux8~0_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1789_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1790_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[99][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux8~1_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux0~11_combout\ : std_logic;
SIGNAL \MUXALU|Saida[31]~26_combout\ : std_logic;
SIGNAL \regBd|readData1[31]~62_combout\ : std_logic;
SIGNAL \regBd|readData1[31]~63_combout\ : std_logic;
SIGNAL \ALU|Add0~176_combout\ : std_logic;
SIGNAL \ALU|Add0~177_combout\ : std_logic;
SIGNAL \ALU|Add0~172_combout\ : std_logic;
SIGNAL \regBd|readData1[30]~60_combout\ : std_logic;
SIGNAL \regBd|readData1[30]~61_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1489_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1369_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1370_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[49][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1371_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1372_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[57][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1373_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1374_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[41][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~2_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1375_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1376_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[45][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1377_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1378_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[53][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1379_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1380_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[37][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~3_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1381_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1382_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[61][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~4_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~5_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1383_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1384_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[65][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~6_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1385_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1386_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[99][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1387_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1388_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[47][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1389_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1390_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[55][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1391_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1392_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[39][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~7_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1393_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1394_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[63][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~8_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1395_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1396_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[51][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1397_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1398_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[43][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1399_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1400_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[35][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~9_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1401_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1402_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[59][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~10_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~11_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~12_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1403_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1404_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[1][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~13_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1405_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1406_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[100][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1407_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1408_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[50][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1409_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1410_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[58][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1411_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1412_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[42][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~14_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1413_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1414_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[46][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1415_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1416_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[54][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1417_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1418_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[38][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~15_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1419_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1420_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[62][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~16_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~17_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[66][5]~195_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1421_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1422_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[66][0]~199_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[66][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~18_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1423_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1424_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[56][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1425_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1426_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[40][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~19_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1427_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1428_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[44][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1429_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1430_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[52][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1431_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1432_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[36][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~20_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1433_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1434_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[60][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~21_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1435_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1436_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[64][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1437_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1438_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[48][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~22_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~23_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~24_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1439_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1440_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[0][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~25_combout\ : std_logic;
SIGNAL \RMEMWB|output_rdData[0]~17_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[18][4]~537_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1441_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1442_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[18][0]~540_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[18][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory[26][7]~529_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1443_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1444_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[26][0]~532_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[26][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory[10][4]~533_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1445_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1446_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[10][0]~536_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[10][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~26_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[14][4]~541_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1447_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1448_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[14][0]~544_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[14][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory[22][2]~545_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1449_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1450_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[22][0]~548_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[22][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory[6][6]~549_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1451_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1452_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[6][0]~552_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[6][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~27_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[30][2]~553_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1453_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1454_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[30][0]~556_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[30][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~28_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~29_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1455_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1456_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[34][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~30_combout\ : std_logic;
SIGNAL \RMEMWB|output_rdData[0]~20_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1457_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1458_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[80][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1459_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1460_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[88][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1461_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1462_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[72][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~31_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1463_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1464_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[76][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1465_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1466_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[84][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1467_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1468_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[68][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~32_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1469_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1470_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[92][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~33_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~34_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1471_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1472_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[96][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~35_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1473_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1474_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[24][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1475_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1476_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[8][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~36_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1477_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1478_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[12][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1479_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1480_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[20][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1481_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1482_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[4][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~37_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1483_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1484_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[28][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~38_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1485_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1486_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[32][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1487_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1488_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[16][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~39_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~40_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~41_combout\ : std_logic;
SIGNAL \RMEMWB|output_rdData[0]~21_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~63_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[90][6]~501_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1553_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1554_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[90][0]~504_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[90][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory[74][2]~505_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1555_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1556_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[74][0]~508_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[74][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~64_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[78][6]~509_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1559_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1560_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[78][0]~512_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[78][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory[86][0]~513_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1561_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1562_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[86][0]~516_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[86][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory[70][1]~517_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1563_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1564_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[70][0]~520_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[70][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~65_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[94][6]~521_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1565_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1566_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[94][0]~524_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[94][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~66_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~67_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~68_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~69_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~70_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[2][6]~137_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1569_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1570_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[2][0]~142_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[2][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~71_combout\ : std_logic;
SIGNAL \ContUnit|Mux7~0_combout\ : std_logic;
SIGNAL \ContUnit|Memtoreg~combout\ : std_logic;
SIGNAL \MUXWB|Saida[5]~5_combout\ : std_logic;
SIGNAL \regBd|readData2[5]~0_combout\ : std_logic;
SIGNAL \regBd|readData2[5]~1_combout\ : std_logic;
SIGNAL \regBd|readData2[5]~2_combout\ : std_logic;
SIGNAL \regBd|readData2[5]~3_combout\ : std_logic;
SIGNAL \regBd|readData2[5]~4_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1490_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[75][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1491_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1492_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[15][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1493_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1494_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[11][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~42_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1495_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1496_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[79][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~43_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1497_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1498_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[83][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1499_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1500_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[23][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1501_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1502_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[19][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~44_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1503_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1504_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[87][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~45_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1505_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1506_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[67][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1507_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1508_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[7][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1509_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1510_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~46_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1511_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1512_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[71][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~47_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~48_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1513_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1514_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[91][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1515_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1516_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[31][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1517_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1518_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[27][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~49_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1519_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1520_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[95][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~50_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~51_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1521_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1522_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[81][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1523_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1524_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[89][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1525_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1526_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[73][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~52_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1527_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1528_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[77][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1529_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1530_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[85][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1531_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1532_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[69][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~53_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1533_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1534_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[93][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~54_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~55_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1535_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1536_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[97][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~56_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1537_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1538_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[25][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1539_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1540_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[9][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~57_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1541_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1542_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[13][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1543_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1544_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[21][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1545_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1546_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[5][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~58_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1547_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1548_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[29][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~59_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1549_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1550_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[33][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1551_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1552_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[17][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~60_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~61_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~62_combout\ : std_logic;
SIGNAL \RMEMWB|output_rdData[13]~5_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~72_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~73_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux18~0_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux18~1_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux18~2_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux18~3_combout\ : std_logic;
SIGNAL \MUXALU|Saida[13]~9_combout\ : std_logic;
SIGNAL \regBd|readData1[13]~26_combout\ : std_logic;
SIGNAL \regBd|readData1[13]~27_combout\ : std_logic;
SIGNAL \ALU|Add0~83_combout\ : std_logic;
SIGNAL \ALU|Add0~84_combout\ : std_logic;
SIGNAL \ALU|Add0~77_combout\ : std_logic;
SIGNAL \regBd|readData1[12]~24_combout\ : std_logic;
SIGNAL \regBd|readData1[12]~25_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1163_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1164_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[98][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1055_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1056_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[88][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1057_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1058_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[72][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~29_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1053_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1054_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[80][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1031_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1032_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[64][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux4~0_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1059_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1060_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[76][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1061_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1062_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[84][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1063_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1064_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[68][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~30_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1065_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1066_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[92][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~31_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux4~1_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1083_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1084_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[16][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1069_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1070_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[24][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1071_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1072_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[8][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~34_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1035_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1036_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[0][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux4~2_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1073_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1074_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[12][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1075_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1076_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[20][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1077_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1078_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[4][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~35_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1079_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1080_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[28][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~36_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux4~3_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux4~4_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1117_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1118_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[81][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1119_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1120_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[89][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1121_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1122_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[73][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~50_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~979_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~980_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[65][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~79_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1123_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1124_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[77][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1125_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1126_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[85][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1127_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1128_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[69][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~51_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1129_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1130_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[93][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~52_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~80_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1133_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1134_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[25][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1135_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1136_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[9][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~55_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1147_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1148_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[17][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~999_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1000_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[1][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~81_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1137_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1138_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[13][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1139_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1140_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[21][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1141_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1142_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[5][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~56_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1143_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1144_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[29][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~57_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~82_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~83_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~84_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux4~5_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1067_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1068_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[96][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1003_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1004_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[50][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1005_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1006_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[58][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1007_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1008_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[42][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~12_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1051_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1052_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[34][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~75_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1009_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1010_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[46][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1011_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1012_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[54][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1013_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1014_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[38][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~13_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1015_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1016_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[62][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~14_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~76_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1033_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1034_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[48][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1019_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1020_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[56][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1021_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1022_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[40][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~17_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1081_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1082_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[32][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux4~6_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1023_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1024_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[44][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1025_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1026_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[52][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1027_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1028_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[36][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~18_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1029_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1030_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[60][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~19_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux4~7_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux4~8_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1001_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1002_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[100][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux4~9_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux4~10_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~983_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~984_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[47][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~985_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~986_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[55][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~987_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~988_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[39][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~5_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~989_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~990_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[63][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~6_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~991_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~992_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[51][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~993_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~994_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[43][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~995_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~996_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[35][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~7_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~997_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~998_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[59][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~8_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~9_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1131_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1132_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[97][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~967_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~968_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[57][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~969_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~970_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[41][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~0_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1145_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1146_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[33][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~77_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~971_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~972_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[45][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~973_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~974_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[53][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~975_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~976_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[37][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~1_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~977_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~978_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[61][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~2_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~78_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux12~0_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~981_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~982_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[99][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux12~1_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux4~11_combout\ : std_logic;
SIGNAL \MUXALU|Saida[27]~22_combout\ : std_logic;
SIGNAL \regBd|readData1[27]~54_combout\ : std_logic;
SIGNAL \regBd|readData1[27]~55_combout\ : std_logic;
SIGNAL \ALU|Add0~156_combout\ : std_logic;
SIGNAL \ALU|Add0~157_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~957_combout\ : std_logic;
SIGNAL \regBd|readData2[2]~15_combout\ : std_logic;
SIGNAL \regBd|readData2[2]~16_combout\ : std_logic;
SIGNAL \regBd|readData2[2]~17_combout\ : std_logic;
SIGNAL \regBd|readData2[2]~18_combout\ : std_logic;
SIGNAL \regBd|readData2[2]~19_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~958_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[98][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~835_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~836_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[80][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~837_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~838_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[88][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~839_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~840_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[72][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~24_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~831_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~832_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[64][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux5~0_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~841_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~842_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[76][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~843_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~844_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[84][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~845_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~846_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[68][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~25_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~847_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~848_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[92][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~26_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux5~1_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~851_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~852_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[24][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~853_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~854_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[8][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~29_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~865_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~866_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[16][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~833_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~834_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[0][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux5~2_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~855_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~856_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[12][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~857_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~858_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[20][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~859_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~860_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[4][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~30_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~861_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~862_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[28][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~31_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux5~3_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux5~4_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~899_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~900_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[81][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~901_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~902_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[89][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~903_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~904_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[73][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~45_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~777_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~778_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[65][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~79_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~905_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~906_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[77][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~907_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~908_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[85][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~909_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~910_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[69][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~46_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~911_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~912_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[93][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~47_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~80_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~915_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~916_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[25][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~917_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~918_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[9][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~50_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~929_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~930_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[17][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~797_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~798_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[1][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~81_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~919_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~920_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[13][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~921_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~922_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[21][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~923_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~924_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[5][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~51_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~925_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~926_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[29][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~52_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~82_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~83_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~84_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux5~5_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~799_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~800_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[58][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~801_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~802_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[42][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~12_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~803_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~804_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[50][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~941_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~942_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[34][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~75_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~805_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~806_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[46][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~807_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~808_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[54][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~809_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~810_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[38][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~13_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~811_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~812_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[62][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~14_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~76_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~849_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~850_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[96][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~819_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~820_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[56][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~821_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~822_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[40][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~17_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~817_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~818_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[48][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~863_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~864_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[32][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux5~6_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~823_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~824_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[44][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~825_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~826_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[52][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~827_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~828_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[36][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~18_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~829_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~830_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[60][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~19_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux5~7_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux5~8_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~815_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~816_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[100][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux5~9_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux5~10_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~781_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~782_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[47][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~783_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~784_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[55][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~785_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~786_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[39][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~5_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~787_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~788_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[63][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~6_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~789_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~790_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[43][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~791_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~792_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[51][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~793_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~794_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[35][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~7_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~795_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~796_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[59][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~8_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~9_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~913_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~914_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[97][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~767_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~768_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[49][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~927_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~928_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[33][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~77_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~769_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~770_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[45][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~771_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~772_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[53][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~773_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~774_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[37][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~1_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~775_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~776_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[61][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~2_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~78_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux13~0_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~779_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~780_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[99][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux13~1_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux5~11_combout\ : std_logic;
SIGNAL \MUXALU|Saida[26]~21_combout\ : std_logic;
SIGNAL \regBd|readData1[26]~52_combout\ : std_logic;
SIGNAL \regBd|readData1[26]~53_combout\ : std_logic;
SIGNAL \ALU|Add0~151_combout\ : std_logic;
SIGNAL \ALU|Add0~149\ : std_logic;
SIGNAL \ALU|Add0~153_combout\ : std_logic;
SIGNAL \ALU|Add0~155_combout\ : std_logic;
SIGNAL \MUXWB|Saida[26]~26_combout\ : std_logic;
SIGNAL \regBd|readData2[26]~130_combout\ : std_logic;
SIGNAL \regBd|readData2[26]~131_combout\ : std_logic;
SIGNAL \regBd|readData2[26]~132_combout\ : std_logic;
SIGNAL \regBd|readData2[26]~133_combout\ : std_logic;
SIGNAL \regBd|readData2[26]~134_combout\ : std_logic;
SIGNAL \ALU|Add0~152_combout\ : std_logic;
SIGNAL \ALU|Add0~154\ : std_logic;
SIGNAL \ALU|Add0~158_combout\ : std_logic;
SIGNAL \ALU|Add0~160_combout\ : std_logic;
SIGNAL \MUXWB|Saida[27]~27_combout\ : std_logic;
SIGNAL \regBd|readData2[27]~135_combout\ : std_logic;
SIGNAL \regBd|readData2[27]~136_combout\ : std_logic;
SIGNAL \regBd|readData2[27]~137_combout\ : std_logic;
SIGNAL \regBd|readData2[27]~138_combout\ : std_logic;
SIGNAL \regBd|readData2[27]~139_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1085_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1086_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[75][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1087_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1088_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[15][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1089_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1090_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[11][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~40_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1091_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1092_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[79][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~41_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1093_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1094_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[83][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1095_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1096_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[23][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1097_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1098_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[19][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~42_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1099_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1100_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[87][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~43_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1101_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1102_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[67][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1103_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1104_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[7][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1105_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1106_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~44_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1107_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1108_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[71][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~45_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~46_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1109_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1110_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[91][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1111_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1112_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[31][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1113_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1114_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[27][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~47_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1115_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1116_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[95][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~48_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~49_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~53_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~54_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~58_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~59_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~60_combout\ : std_logic;
SIGNAL \RMEMWB|output_rdData[11]~3_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~20_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~21_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux20~0_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux20~1_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux20~2_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux20~3_combout\ : std_logic;
SIGNAL \MUXALU|Saida[11]~8_combout\ : std_logic;
SIGNAL \regBd|readData1[11]~22_combout\ : std_logic;
SIGNAL \regBd|readData1[11]~23_combout\ : std_logic;
SIGNAL \ALU|Add0~70_combout\ : std_logic;
SIGNAL \ALU|Add0~66_combout\ : std_logic;
SIGNAL \regBd|readData1[10]~20_combout\ : std_logic;
SIGNAL \regBd|readData1[10]~21_combout\ : std_logic;
SIGNAL \ALU|Add0~59_combout\ : std_logic;
SIGNAL \regBd|readData1[9]~18_combout\ : std_logic;
SIGNAL \regBd|readData1[9]~19_combout\ : std_logic;
SIGNAL \ALU|Add0~55\ : std_logic;
SIGNAL \ALU|Add0~61\ : std_logic;
SIGNAL \ALU|Add0~68\ : std_logic;
SIGNAL \ALU|Add0~72_combout\ : std_logic;
SIGNAL \ALU|Add0~74_combout\ : std_logic;
SIGNAL \MUXWB|Saida[11]~11_combout\ : std_logic;
SIGNAL \regBd|readData2[11]~55_combout\ : std_logic;
SIGNAL \regBd|readData2[11]~56_combout\ : std_logic;
SIGNAL \regBd|readData2[11]~57_combout\ : std_logic;
SIGNAL \regBd|readData2[11]~58_combout\ : std_logic;
SIGNAL \regBd|readData2[11]~59_combout\ : std_logic;
SIGNAL \ALU|Add0~71_combout\ : std_logic;
SIGNAL \ALU|Add0~73\ : std_logic;
SIGNAL \ALU|Add0~79\ : std_logic;
SIGNAL \ALU|Add0~85_combout\ : std_logic;
SIGNAL \ALU|Add0~87_combout\ : std_logic;
SIGNAL \MUXWB|Saida[13]~13_combout\ : std_logic;
SIGNAL \regBd|readData2[13]~65_combout\ : std_logic;
SIGNAL \regBd|readData2[13]~66_combout\ : std_logic;
SIGNAL \regBd|readData2[13]~67_combout\ : std_logic;
SIGNAL \regBd|readData2[13]~68_combout\ : std_logic;
SIGNAL \regBd|readData2[13]~69_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1557_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1558_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[82][0]~500_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[82][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~74_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~75_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~76_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~77_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~78_combout\ : std_logic;
SIGNAL \RMEMWB|output_rdData[21]~13_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~79_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~80_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux10~0_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux10~1_combout\ : std_logic;
SIGNAL \RMEMWB|output_rdData[20]~27_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~81_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~82_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~83_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~84_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~85_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux26~86_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux10~2_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux10~3_combout\ : std_logic;
SIGNAL \MUXALU|Saida[21]~16_combout\ : std_logic;
SIGNAL \regBd|readData1[21]~42_combout\ : std_logic;
SIGNAL \regBd|readData1[21]~43_combout\ : std_logic;
SIGNAL \ALU|Add0~126_combout\ : std_logic;
SIGNAL \ALU|Add0~127_combout\ : std_logic;
SIGNAL \ALU|Add0~122_combout\ : std_logic;
SIGNAL \regBd|readData1[20]~40_combout\ : std_logic;
SIGNAL \regBd|readData1[20]~41_combout\ : std_logic;
SIGNAL \ALU|Add0~117_combout\ : std_logic;
SIGNAL \regBd|readData1[19]~38_combout\ : std_logic;
SIGNAL \regBd|readData1[19]~39_combout\ : std_logic;
SIGNAL \ALU|Add0~112_combout\ : std_logic;
SIGNAL \regBd|readData1[18]~36_combout\ : std_logic;
SIGNAL \regBd|readData1[18]~37_combout\ : std_logic;
SIGNAL \ALU|Add0~107_combout\ : std_logic;
SIGNAL \regBd|readData1[17]~34_combout\ : std_logic;
SIGNAL \regBd|readData1[17]~35_combout\ : std_logic;
SIGNAL \ALU|Add0~102_combout\ : std_logic;
SIGNAL \regBd|readData1[16]~32_combout\ : std_logic;
SIGNAL \regBd|readData1[16]~33_combout\ : std_logic;
SIGNAL \ALU|Add0~95_combout\ : std_logic;
SIGNAL \regBd|readData1[15]~30_combout\ : std_logic;
SIGNAL \regBd|readData1[15]~31_combout\ : std_logic;
SIGNAL \ALU|Add0~89_combout\ : std_logic;
SIGNAL \regBd|readData1[14]~28_combout\ : std_logic;
SIGNAL \regBd|readData1[14]~29_combout\ : std_logic;
SIGNAL \ALU|Add0~86\ : std_logic;
SIGNAL \ALU|Add0~91\ : std_logic;
SIGNAL \ALU|Add0~97\ : std_logic;
SIGNAL \ALU|Add0~104\ : std_logic;
SIGNAL \ALU|Add0~109\ : std_logic;
SIGNAL \ALU|Add0~114\ : std_logic;
SIGNAL \ALU|Add0~119\ : std_logic;
SIGNAL \ALU|Add0~124\ : std_logic;
SIGNAL \ALU|Add0~128_combout\ : std_logic;
SIGNAL \ALU|Add0~130_combout\ : std_logic;
SIGNAL \MUXWB|Saida[21]~21_combout\ : std_logic;
SIGNAL \regBd|readData2[21]~105_combout\ : std_logic;
SIGNAL \regBd|readData2[21]~106_combout\ : std_logic;
SIGNAL \regBd|readData2[21]~107_combout\ : std_logic;
SIGNAL \regBd|readData2[21]~108_combout\ : std_logic;
SIGNAL \regBd|readData2[21]~109_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1567_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1568_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[98][5]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux2~0_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux2~1_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux2~2_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux2~3_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux2~4_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux2~5_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux2~6_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux2~7_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux2~8_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux2~9_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux2~10_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux2~11_combout\ : std_logic;
SIGNAL \MUXALU|Saida[29]~24_combout\ : std_logic;
SIGNAL \regBd|readData1[29]~58_combout\ : std_logic;
SIGNAL \regBd|readData1[29]~59_combout\ : std_logic;
SIGNAL \ALU|Add0~166_combout\ : std_logic;
SIGNAL \ALU|Add0~162_combout\ : std_logic;
SIGNAL \regBd|readData1[28]~56_combout\ : std_logic;
SIGNAL \regBd|readData1[28]~57_combout\ : std_logic;
SIGNAL \ALU|Add0~159\ : std_logic;
SIGNAL \ALU|Add0~164\ : std_logic;
SIGNAL \ALU|Add0~168_combout\ : std_logic;
SIGNAL \ALU|Add0~170_combout\ : std_logic;
SIGNAL \MUXWB|Saida[29]~29_combout\ : std_logic;
SIGNAL \regBd|readData2[29]~145_combout\ : std_logic;
SIGNAL \regBd|readData2[29]~146_combout\ : std_logic;
SIGNAL \regBd|readData2[29]~147_combout\ : std_logic;
SIGNAL \regBd|readData2[29]~148_combout\ : std_logic;
SIGNAL \regBd|readData2[29]~149_combout\ : std_logic;
SIGNAL \ALU|Add0~167_combout\ : std_logic;
SIGNAL \ALU|Add0~169\ : std_logic;
SIGNAL \ALU|Add0~174\ : std_logic;
SIGNAL \ALU|Add0~178_combout\ : std_logic;
SIGNAL \ALU|Add0~180_combout\ : std_logic;
SIGNAL \MUXWB|Saida[31]~31_combout\ : std_logic;
SIGNAL \regBd|readData2[31]~155_combout\ : std_logic;
SIGNAL \regBd|readData2[31]~156_combout\ : std_logic;
SIGNAL \regBd|readData2[31]~157_combout\ : std_logic;
SIGNAL \regBd|readData2[31]~158_combout\ : std_logic;
SIGNAL \regBd|readData2[31]~159_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1893_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1894_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[15][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1895_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1896_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[75][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1897_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1898_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[11][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~40_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1899_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1900_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[79][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~41_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1901_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1902_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[83][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1903_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1904_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[23][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1905_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1906_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[19][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~42_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1907_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1908_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[87][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~43_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1909_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1910_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[67][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1911_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1912_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[7][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1913_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1914_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~44_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1915_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1916_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[71][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~45_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~46_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1917_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1918_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[31][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1919_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1920_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[91][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1921_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1922_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[27][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~47_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1923_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1924_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[95][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~48_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~49_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~53_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~54_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~58_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~59_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~60_combout\ : std_logic;
SIGNAL \RMEMWB|output_rdData[15]~7_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~20_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~21_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux16~0_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux16~1_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux16~2_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux16~3_combout\ : std_logic;
SIGNAL \ALU|Add0~93_combout\ : std_logic;
SIGNAL \ALU|Add0~94_combout\ : std_logic;
SIGNAL \ALU|Add0~96_combout\ : std_logic;
SIGNAL \ALU|Add0~98_combout\ : std_logic;
SIGNAL \ALU|Add0~99_combout\ : std_logic;
SIGNAL \ALU|Add0~100_combout\ : std_logic;
SIGNAL \MUXWB|Saida[15]~15_combout\ : std_logic;
SIGNAL \regBd|readData2[15]~75_combout\ : std_logic;
SIGNAL \regBd|readData2[15]~76_combout\ : std_logic;
SIGNAL \regBd|readData2[15]~77_combout\ : std_logic;
SIGNAL \regBd|readData2[15]~78_combout\ : std_logic;
SIGNAL \regBd|readData2[15]~79_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1961_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1962_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[82][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1957_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1958_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[90][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1959_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1960_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[74][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~62_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1825_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1826_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[66][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~70_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1963_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1964_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[78][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1965_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1966_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[86][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1967_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1968_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[70][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~63_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1969_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1970_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[94][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~64_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~71_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1847_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1848_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[26][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1849_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1850_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[10][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~24_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1845_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1846_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[18][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1973_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1974_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[2][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~72_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1851_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1852_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[14][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1853_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1854_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[22][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1855_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1856_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[6][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~25_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1857_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1858_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[30][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~26_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~73_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~74_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~32_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~33_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~37_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~38_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~39_combout\ : std_logic;
SIGNAL \RMEMWB|output_rdData[23]~15_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux8~2_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux8~3_combout\ : std_logic;
SIGNAL \MUXALU|Saida[23]~18_combout\ : std_logic;
SIGNAL \regBd|readData1[23]~46_combout\ : std_logic;
SIGNAL \regBd|readData1[23]~47_combout\ : std_logic;
SIGNAL \ALU|Add0~136_combout\ : std_logic;
SIGNAL \ALU|Add0~137_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1755_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1756_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[82][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1757_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1758_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[90][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1759_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1760_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[74][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~67_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1621_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1622_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[66][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~75_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1761_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1762_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[78][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1763_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1764_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[86][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1765_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1766_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[70][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~68_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1767_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1768_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[94][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~69_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~76_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1707_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1708_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[26][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1709_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1710_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[10][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~52_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1721_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1722_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[18][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1771_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1772_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[2][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~77_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1711_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1712_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[14][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1713_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1714_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[22][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1715_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1716_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[6][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~53_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1717_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1718_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[30][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~54_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~78_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~79_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1643_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1644_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[80][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1645_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1646_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[88][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1647_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1648_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[72][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~30_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1649_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1650_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[76][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1651_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1652_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[84][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1653_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1654_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[68][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~31_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1655_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1656_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[92][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~32_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~33_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1657_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1658_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[96][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~34_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1659_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1660_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[24][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1661_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1662_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[8][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~35_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1663_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1664_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[12][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1665_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1666_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[20][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1667_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1668_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[4][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~36_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1669_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1670_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[28][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~37_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1671_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1672_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[32][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1673_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1674_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[16][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~38_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~39_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~40_combout\ : std_logic;
SIGNAL \RMEMWB|output_rdData[22]~14_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1589_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1590_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[47][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1591_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1592_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[55][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1593_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1594_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[39][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~11_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1595_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1596_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[63][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~12_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1597_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1598_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[51][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1599_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1600_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[43][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1601_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1602_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[35][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~13_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1603_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1604_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[59][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~14_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~15_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1689_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1690_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[97][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1575_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1576_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[49][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1703_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1704_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[33][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~82_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1577_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1578_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[45][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1579_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1580_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[53][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1581_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1582_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[37][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~7_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1583_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1584_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[61][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~8_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~83_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux9~0_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1587_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1588_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[99][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux9~1_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1625_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1626_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[48][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1627_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1628_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[56][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1629_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1630_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[40][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~23_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1631_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1632_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[44][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1633_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1634_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[52][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1635_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1636_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[36][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~24_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1637_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1638_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[60][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~25_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~26_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1639_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1640_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[64][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~27_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1623_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1624_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[100][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1607_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1608_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[58][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1609_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1610_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[42][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~18_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1611_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1612_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[50][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1719_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1720_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[34][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~80_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1613_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1614_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[46][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1615_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1616_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[54][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1617_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1618_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[38][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~19_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1619_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1620_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[62][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~20_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~81_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux17~0_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1641_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1642_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[0][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux17~1_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1675_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1676_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[81][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1677_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1678_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[89][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1679_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1680_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[73][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~41_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1585_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1586_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[65][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~84_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1681_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1682_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[77][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1683_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1684_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[85][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1685_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1686_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[69][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~42_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1687_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1688_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[93][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~43_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~85_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1691_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1692_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[25][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1693_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1694_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[9][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~46_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1705_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1706_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[17][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1605_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1606_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[1][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~86_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1695_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1696_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[13][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1697_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1698_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[21][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1699_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1700_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[5][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~47_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1701_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1702_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[29][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~48_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~87_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~88_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~89_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux9~2_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux9~3_combout\ : std_logic;
SIGNAL \MUXALU|Saida[22]~17_combout\ : std_logic;
SIGNAL \regBd|readData1[22]~44_combout\ : std_logic;
SIGNAL \regBd|readData1[22]~45_combout\ : std_logic;
SIGNAL \ALU|Add0~131_combout\ : std_logic;
SIGNAL \ALU|Add0~129\ : std_logic;
SIGNAL \ALU|Add0~133_combout\ : std_logic;
SIGNAL \ALU|Add0~135_combout\ : std_logic;
SIGNAL \MUXWB|Saida[22]~22_combout\ : std_logic;
SIGNAL \regBd|readData2[22]~110_combout\ : std_logic;
SIGNAL \regBd|readData2[22]~111_combout\ : std_logic;
SIGNAL \regBd|readData2[22]~112_combout\ : std_logic;
SIGNAL \regBd|readData2[22]~113_combout\ : std_logic;
SIGNAL \regBd|readData2[22]~114_combout\ : std_logic;
SIGNAL \ALU|Add0~132_combout\ : std_logic;
SIGNAL \ALU|Add0~134\ : std_logic;
SIGNAL \ALU|Add0~138_combout\ : std_logic;
SIGNAL \ALU|Add0~140_combout\ : std_logic;
SIGNAL \MUXWB|Saida[23]~23_combout\ : std_logic;
SIGNAL \regBd|readData2[23]~115_combout\ : std_logic;
SIGNAL \regBd|readData2[23]~116_combout\ : std_logic;
SIGNAL \regBd|readData2[23]~117_combout\ : std_logic;
SIGNAL \regBd|readData2[23]~118_combout\ : std_logic;
SIGNAL \regBd|readData2[23]~119_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1773_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1774_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[49][7]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~3_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~4_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~10_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~11_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~15_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~16_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~22_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~23_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~27_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~28_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~61_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~65_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~66_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~67_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~68_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux24~69_combout\ : std_logic;
SIGNAL \MUXALU|Saida[7]~5_combout\ : std_logic;
SIGNAL \regBd|readData1[7]~14_combout\ : std_logic;
SIGNAL \regBd|readData1[7]~15_combout\ : std_logic;
SIGNAL \ALU|Add0~47_combout\ : std_logic;
SIGNAL \ALU|Add0~32_combout\ : std_logic;
SIGNAL \regBd|readData1[6]~12_combout\ : std_logic;
SIGNAL \regBd|readData1[6]~13_combout\ : std_logic;
SIGNAL \ALU|Add0~2_combout\ : std_logic;
SIGNAL \regBd|readData1[5]~0_combout\ : std_logic;
SIGNAL \regBd|readData1[5]~1_combout\ : std_logic;
SIGNAL \ALU|Add0~3_combout\ : std_logic;
SIGNAL \regBd|readData1[4]~2_combout\ : std_logic;
SIGNAL \regBd|readData1[4]~3_combout\ : std_logic;
SIGNAL \ALU|Add0~4_combout\ : std_logic;
SIGNAL \regBd|readData1[3]~4_combout\ : std_logic;
SIGNAL \regBd|readData1[3]~5_combout\ : std_logic;
SIGNAL \ALU|Add0~5_combout\ : std_logic;
SIGNAL \ALU|Add0~6_combout\ : std_logic;
SIGNAL \regBd|readData1[1]~8_combout\ : std_logic;
SIGNAL \regBd|readData1[1]~9_combout\ : std_logic;
SIGNAL \ALU|Add0~12\ : std_logic;
SIGNAL \ALU|Add0~14\ : std_logic;
SIGNAL \ALU|Add0~16\ : std_logic;
SIGNAL \ALU|Add0~18\ : std_logic;
SIGNAL \ALU|Add0~20\ : std_logic;
SIGNAL \ALU|Add0~22\ : std_logic;
SIGNAL \ALU|Add0~34\ : std_logic;
SIGNAL \ALU|Add0~49_combout\ : std_logic;
SIGNAL \ALU|Add0~51_combout\ : std_logic;
SIGNAL \MUXWB|Saida[7]~7_combout\ : std_logic;
SIGNAL \regBd|readData2[7]~35_combout\ : std_logic;
SIGNAL \regBd|readData2[7]~36_combout\ : std_logic;
SIGNAL \regBd|readData2[7]~37_combout\ : std_logic;
SIGNAL \regBd|readData2[7]~38_combout\ : std_logic;
SIGNAL \regBd|readData2[7]~39_combout\ : std_logic;
SIGNAL \ALU|Add0~48_combout\ : std_logic;
SIGNAL \ALU|Add0~50\ : std_logic;
SIGNAL \ALU|Add0~54_combout\ : std_logic;
SIGNAL \ALU|Add0~56_combout\ : std_logic;
SIGNAL \MUXWB|Saida[8]~8_combout\ : std_logic;
SIGNAL \regBd|readData2[8]~40_combout\ : std_logic;
SIGNAL \regBd|readData2[8]~41_combout\ : std_logic;
SIGNAL \regBd|readData2[8]~42_combout\ : std_logic;
SIGNAL \regBd|readData2[8]~43_combout\ : std_logic;
SIGNAL \regBd|readData2[8]~44_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~498_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~499_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[82][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~502_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~503_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[90][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~506_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~507_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[74][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~60_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~196_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~197_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[66][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~74_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~510_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~511_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[78][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~514_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~515_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[86][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~518_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~519_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[70][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~61_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~522_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~523_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[94][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~62_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~75_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~530_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~531_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[26][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~534_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~535_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[10][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~65_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~538_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~539_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[18][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~138_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~139_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[2][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~76_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~542_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~543_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[14][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~546_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~547_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[22][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~550_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~551_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[6][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~66_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~554_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~555_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[30][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~67_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~77_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~78_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~248_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~249_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[80][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~255_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~256_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[88][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~261_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~262_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[72][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~28_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~267_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~268_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[76][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~273_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~274_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[84][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~278_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~279_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[68][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~29_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~284_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~285_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[92][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~30_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~31_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~290_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~291_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[96][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~32_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~296_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~297_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[24][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~302_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~303_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[8][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~33_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~308_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~309_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[12][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~314_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~315_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[20][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~319_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~320_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[4][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~34_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~325_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~326_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[28][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~35_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~331_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~332_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[32][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~337_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~338_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[16][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~36_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~37_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~38_combout\ : std_logic;
SIGNAL \RMEMWB|output_rdData[16]~8_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~81_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~82_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux15~0_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux15~1_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~83_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~84_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~85_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~86_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~87_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~88_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux15~2_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux15~3_combout\ : std_logic;
SIGNAL \MUXALU|Saida[16]~11_combout\ : std_logic;
SIGNAL \ALU|Add0~101_combout\ : std_logic;
SIGNAL \ALU|Add0~103_combout\ : std_logic;
SIGNAL \ALU|Add0~105_combout\ : std_logic;
SIGNAL \MUXWB|Saida[16]~16_combout\ : std_logic;
SIGNAL \regBd|readData2[16]~80_combout\ : std_logic;
SIGNAL \regBd|readData2[16]~81_combout\ : std_logic;
SIGNAL \regBd|readData2[16]~82_combout\ : std_logic;
SIGNAL \regBd|readData2[16]~83_combout\ : std_logic;
SIGNAL \regBd|readData2[16]~84_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~526_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~527_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[98][0]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux7~0_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux7~1_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux7~2_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux7~3_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux7~4_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux7~5_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux7~6_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux7~7_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux7~8_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux7~9_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux7~10_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux7~11_combout\ : std_logic;
SIGNAL \MUXALU|Saida[24]~19_combout\ : std_logic;
SIGNAL \regBd|readData1[24]~48_combout\ : std_logic;
SIGNAL \regBd|readData1[24]~49_combout\ : std_logic;
SIGNAL \ALU|Add0~141_combout\ : std_logic;
SIGNAL \ALU|Add0~139\ : std_logic;
SIGNAL \ALU|Add0~143_combout\ : std_logic;
SIGNAL \ALU|Add0~145_combout\ : std_logic;
SIGNAL \MUXWB|Saida[24]~24_combout\ : std_logic;
SIGNAL \regBd|readData2[24]~120_combout\ : std_logic;
SIGNAL \regBd|readData2[24]~121_combout\ : std_logic;
SIGNAL \regBd|readData2[24]~122_combout\ : std_logic;
SIGNAL \regBd|readData2[24]~123_combout\ : std_logic;
SIGNAL \regBd|readData2[24]~124_combout\ : std_logic;
SIGNAL \ALU|Add0~142_combout\ : std_logic;
SIGNAL \ALU|Add0~144\ : std_logic;
SIGNAL \ALU|Add0~148_combout\ : std_logic;
SIGNAL \ALU|Add0~150_combout\ : std_logic;
SIGNAL \MUXWB|Saida[25]~25_combout\ : std_logic;
SIGNAL \regBd|readData2[25]~125_combout\ : std_logic;
SIGNAL \regBd|readData2[25]~126_combout\ : std_logic;
SIGNAL \regBd|readData2[25]~127_combout\ : std_logic;
SIGNAL \regBd|readData2[25]~128_combout\ : std_logic;
SIGNAL \regBd|readData2[25]~129_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~681_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~682_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[75][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~683_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~684_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[15][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~685_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~686_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[11][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~40_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~687_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~688_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[79][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~41_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~689_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~690_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[83][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~691_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~692_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[23][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~693_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~694_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[19][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~42_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~695_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~696_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[87][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~43_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~697_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~698_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[67][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~699_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~700_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[7][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~701_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~702_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~44_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~703_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~704_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[71][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~45_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~46_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~705_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~706_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[91][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~707_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~708_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[31][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~709_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~710_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[27][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~47_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~711_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~712_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[95][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~48_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~49_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~53_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~54_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~58_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~59_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~60_combout\ : std_logic;
SIGNAL \RMEMWB|output_rdData[9]~1_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~20_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~21_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux22~0_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux22~1_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux22~2_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux22~3_combout\ : std_logic;
SIGNAL \ALU|Add0~57_combout\ : std_logic;
SIGNAL \ALU|Add0~58_combout\ : std_logic;
SIGNAL \ALU|Add0~60_combout\ : std_logic;
SIGNAL \ALU|Add0~62_combout\ : std_logic;
SIGNAL \ALU|Add0~63_combout\ : std_logic;
SIGNAL \ALU|Add0~64_combout\ : std_logic;
SIGNAL \MUXWB|Saida[9]~9_combout\ : std_logic;
SIGNAL \regBd|readData2[9]~45_combout\ : std_logic;
SIGNAL \regBd|readData2[9]~46_combout\ : std_logic;
SIGNAL \regBd|readData2[9]~47_combout\ : std_logic;
SIGNAL \regBd|readData2[9]~48_combout\ : std_logic;
SIGNAL \regBd|readData2[9]~49_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~749_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~750_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[82][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~745_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~746_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[90][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~747_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~748_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[74][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~62_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~611_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~612_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[66][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~70_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~751_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~752_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[78][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~753_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~754_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[86][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~755_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~756_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[70][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~63_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~757_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~758_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[94][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~64_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~71_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~635_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~636_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[26][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~637_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~638_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[10][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~24_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~633_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~634_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[18][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~761_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~762_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[2][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~72_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~639_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~640_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[14][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~641_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~642_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[22][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~643_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~644_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[6][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~25_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~645_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~646_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[30][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~26_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~73_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~74_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~32_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~33_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~37_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~38_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~39_combout\ : std_logic;
SIGNAL \RMEMWB|output_rdData[17]~9_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux14~2_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux14~3_combout\ : std_logic;
SIGNAL \MUXALU|Saida[17]~12_combout\ : std_logic;
SIGNAL \ALU|Add0~106_combout\ : std_logic;
SIGNAL \ALU|Add0~108_combout\ : std_logic;
SIGNAL \ALU|Add0~110_combout\ : std_logic;
SIGNAL \MUXWB|Saida[17]~17_combout\ : std_logic;
SIGNAL \regBd|readData2[17]~85_combout\ : std_logic;
SIGNAL \regBd|readData2[17]~86_combout\ : std_logic;
SIGNAL \regBd|readData2[17]~87_combout\ : std_logic;
SIGNAL \regBd|readData2[17]~88_combout\ : std_logic;
SIGNAL \regBd|readData2[17]~89_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~561_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~562_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[49][1]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~3_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~4_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~10_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~11_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~15_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~16_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~22_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~23_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~27_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~28_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~61_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~65_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~66_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~67_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~68_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux30~69_combout\ : std_logic;
SIGNAL \MUXWB|Saida[1]~1_combout\ : std_logic;
SIGNAL \regBd|readData2[1]~20_combout\ : std_logic;
SIGNAL \regBd|readData2[1]~21_combout\ : std_logic;
SIGNAL \regBd|readData2[1]~22_combout\ : std_logic;
SIGNAL \regBd|readData2[1]~23_combout\ : std_logic;
SIGNAL \regBd|readData2[1]~24_combout\ : std_logic;
SIGNAL \MUXALU|Saida[1]~0_combout\ : std_logic;
SIGNAL \ALU|Add0~28_combout\ : std_logic;
SIGNAL \ALU|Add0~13_combout\ : std_logic;
SIGNAL \ALU|Add0~30_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[64][4]~135_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[96][7]~292_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1365_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1366_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[98][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1239_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1240_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[80][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1241_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1242_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[88][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1243_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1244_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[72][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~30_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1235_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1236_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[64][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux3~0_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1245_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1246_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[76][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1247_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1248_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[84][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1249_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1250_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[68][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~31_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1251_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1252_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[92][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~32_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux3~1_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1255_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1256_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[24][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1257_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1258_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[8][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~35_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1269_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1270_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[16][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1237_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1238_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[0][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux3~2_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1259_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1260_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[12][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1261_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1262_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[20][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1263_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1264_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[4][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~36_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1265_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1266_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[28][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~37_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux3~3_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux3~4_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1271_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1272_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[81][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1273_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1274_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[89][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1275_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1276_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[73][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~41_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1181_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1182_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[65][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~84_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1277_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1278_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[77][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1279_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1280_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[85][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1281_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1282_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[69][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~42_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1283_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1284_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[93][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~43_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~85_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1287_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1288_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[25][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1289_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1290_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[9][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~46_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1301_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1302_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[17][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1201_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1202_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[1][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~86_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1291_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1292_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[13][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1293_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1294_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[21][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1295_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1296_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[5][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~47_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1297_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1298_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[29][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~48_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~87_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~88_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~89_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux3~5_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1203_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1204_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[58][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1205_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1206_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[42][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~18_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1207_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1208_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[50][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1317_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1318_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[34][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~80_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1209_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1210_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[46][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1211_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1212_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[54][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1213_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1214_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[38][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~19_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1215_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1216_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[62][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~20_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~81_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1253_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1254_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[96][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1223_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1224_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[56][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1225_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1226_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[40][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~23_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1221_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1222_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[48][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1267_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1268_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[32][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux3~6_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1227_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1228_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[44][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1229_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1230_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[52][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1231_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1232_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[36][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~24_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1233_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1234_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[60][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~25_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux3~7_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux3~8_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1219_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1220_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[100][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux3~9_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux3~10_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1185_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1186_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[47][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1187_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1188_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[55][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1189_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1190_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[39][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~11_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1191_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1192_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[63][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~12_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1193_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1194_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[51][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1195_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1196_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[43][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1197_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1198_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[35][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~13_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1199_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1200_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[59][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~14_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~15_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1285_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1286_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[97][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1171_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1172_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[49][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1299_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1300_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[33][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~82_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1173_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1174_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[45][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1175_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1176_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[53][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1177_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1178_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[37][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~7_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1179_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1180_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[61][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~8_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~83_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux11~0_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1183_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1184_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[99][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux11~1_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux3~11_combout\ : std_logic;
SIGNAL \MUXALU|Saida[28]~23_combout\ : std_logic;
SIGNAL \ALU|Add0~161_combout\ : std_logic;
SIGNAL \ALU|Add0~163_combout\ : std_logic;
SIGNAL \ALU|Add0~165_combout\ : std_logic;
SIGNAL \MUXWB|Saida[28]~28_combout\ : std_logic;
SIGNAL \regBd|readData2[28]~140_combout\ : std_logic;
SIGNAL \regBd|readData2[28]~141_combout\ : std_logic;
SIGNAL \regBd|readData2[28]~142_combout\ : std_logic;
SIGNAL \regBd|readData2[28]~143_combout\ : std_logic;
SIGNAL \regBd|readData2[28]~144_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1351_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1352_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[82][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1353_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1354_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[90][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1355_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1356_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[74][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~67_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1217_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1218_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[66][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~75_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1357_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1358_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[78][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1359_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1360_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[86][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1361_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1362_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[70][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~68_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1363_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1364_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[94][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~69_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~76_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1313_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1314_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[26][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1315_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1316_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[10][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~54_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1303_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1304_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[18][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1367_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1368_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[2][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~77_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1305_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1306_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[14][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1307_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1308_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[22][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1309_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1310_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[6][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~52_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1311_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1312_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[30][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~53_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~78_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~79_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~33_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~34_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~38_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~39_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~40_combout\ : std_logic;
SIGNAL \RMEMWB|output_rdData[20]~12_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~26_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~27_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux19~0_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux19~1_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux11~2_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux11~3_combout\ : std_logic;
SIGNAL \MUXALU|Saida[20]~15_combout\ : std_logic;
SIGNAL \ALU|Add0~121_combout\ : std_logic;
SIGNAL \ALU|Add0~123_combout\ : std_logic;
SIGNAL \ALU|Add0~125_combout\ : std_logic;
SIGNAL \MUXWB|Saida[20]~20_combout\ : std_logic;
SIGNAL \regBd|readData2[20]~100_combout\ : std_logic;
SIGNAL \regBd|readData2[20]~101_combout\ : std_logic;
SIGNAL \regBd|readData2[20]~102_combout\ : std_logic;
SIGNAL \regBd|readData2[20]~103_combout\ : std_logic;
SIGNAL \regBd|readData2[20]~104_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1319_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1320_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[83][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1321_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1322_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[23][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1323_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1324_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[19][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~57_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1325_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1326_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[87][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~58_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1327_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1328_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[75][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1329_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1330_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[15][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1331_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1332_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[11][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~59_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1333_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1334_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[79][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~60_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1335_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1336_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[67][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1337_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1338_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[7][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1339_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1340_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~61_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1341_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1342_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[71][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~62_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~63_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1343_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1344_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[91][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1345_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1346_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[31][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1347_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1348_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[27][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~64_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1349_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1350_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[95][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~65_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~66_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~44_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~45_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~49_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~50_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~51_combout\ : std_logic;
SIGNAL \RMEMWB|output_rdData[12]~4_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux19~2_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux19~3_combout\ : std_logic;
SIGNAL \ALU|Add0~75_combout\ : std_logic;
SIGNAL \ALU|Add0~76_combout\ : std_logic;
SIGNAL \ALU|Add0~78_combout\ : std_logic;
SIGNAL \ALU|Add0~80_combout\ : std_logic;
SIGNAL \ALU|Add0~81_combout\ : std_logic;
SIGNAL \ALU|Add0~82_combout\ : std_logic;
SIGNAL \MUXWB|Saida[12]~12_combout\ : std_logic;
SIGNAL \regBd|readData2[12]~60_combout\ : std_logic;
SIGNAL \regBd|readData2[12]~61_combout\ : std_logic;
SIGNAL \regBd|readData2[12]~62_combout\ : std_logic;
SIGNAL \regBd|readData2[12]~63_combout\ : std_logic;
SIGNAL \regBd|readData2[12]~64_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1167_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1168_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[57][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1169_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1170_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[41][4]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~6_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~9_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~10_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~16_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~17_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~21_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~22_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~28_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~29_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~55_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~56_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~90_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~91_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~70_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~71_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~72_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~73_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux27~74_combout\ : std_logic;
SIGNAL \MUXWB|Saida[4]~4_combout\ : std_logic;
SIGNAL \regBd|readData2[4]~5_combout\ : std_logic;
SIGNAL \regBd|readData2[4]~6_combout\ : std_logic;
SIGNAL \regBd|readData2[4]~7_combout\ : std_logic;
SIGNAL \regBd|readData2[4]~8_combout\ : std_logic;
SIGNAL \regBd|readData2[4]~9_combout\ : std_logic;
SIGNAL \MUXALU|Saida[4]~3_combout\ : std_logic;
SIGNAL \ALU|Add0~38_combout\ : std_logic;
SIGNAL \ALU|Add0~19_combout\ : std_logic;
SIGNAL \ALU|Add0~39_combout\ : std_logic;
SIGNAL \DATAMEMORY|Decoder0~201_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[82][4]~497_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1153_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1154_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[82][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1149_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1150_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[90][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1151_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1152_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[74][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~62_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1017_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1018_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[66][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~70_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1155_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1156_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[78][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1157_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1158_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[86][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1159_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1160_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[70][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~63_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1161_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1162_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[94][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~64_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~71_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1039_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1040_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[26][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1041_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1042_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[10][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~24_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1037_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1038_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[18][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1165_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1166_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[2][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~72_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1043_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1044_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[14][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1045_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1046_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[22][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1047_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1048_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[6][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~25_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1049_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1050_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[30][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~26_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~73_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~74_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~32_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~33_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~37_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~38_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~39_combout\ : std_logic;
SIGNAL \RMEMWB|output_rdData[19]~11_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux12~2_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux12~3_combout\ : std_logic;
SIGNAL \MUXALU|Saida[19]~14_combout\ : std_logic;
SIGNAL \ALU|Add0~116_combout\ : std_logic;
SIGNAL \ALU|Add0~118_combout\ : std_logic;
SIGNAL \ALU|Add0~120_combout\ : std_logic;
SIGNAL \MUXWB|Saida[19]~19_combout\ : std_logic;
SIGNAL \regBd|readData2[19]~95_combout\ : std_logic;
SIGNAL \regBd|readData2[19]~96_combout\ : std_logic;
SIGNAL \regBd|readData2[19]~97_combout\ : std_logic;
SIGNAL \regBd|readData2[19]~98_combout\ : std_logic;
SIGNAL \regBd|readData2[19]~99_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~965_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~966_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[49][3]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~3_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~4_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~10_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~11_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~15_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~16_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~22_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~23_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~27_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~28_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~61_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~65_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~66_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~67_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~68_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux28~69_combout\ : std_logic;
SIGNAL \MUXWB|Saida[3]~3_combout\ : std_logic;
SIGNAL \regBd|readData2[3]~10_combout\ : std_logic;
SIGNAL \regBd|readData2[3]~11_combout\ : std_logic;
SIGNAL \regBd|readData2[3]~12_combout\ : std_logic;
SIGNAL \regBd|readData2[3]~13_combout\ : std_logic;
SIGNAL \regBd|readData2[3]~14_combout\ : std_logic;
SIGNAL \MUXALU|Saida[3]~4_combout\ : std_logic;
SIGNAL \ALU|Add0~45_combout\ : std_logic;
SIGNAL \ALU|Add0~17_combout\ : std_logic;
SIGNAL \ALU|Add0~46_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[48][7]~158_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[16][4]~250_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[80][6]~251_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~947_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~948_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[82][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~959_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~960_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[90][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~961_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~962_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[74][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~63_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~813_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~814_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[66][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~70_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~949_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~950_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[78][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~951_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~952_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[86][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~953_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~954_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[70][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~61_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~955_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~956_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[94][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~62_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~71_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~943_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~944_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[26][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~945_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~946_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[10][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~58_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~931_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~932_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[18][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~963_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~964_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[2][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~72_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~933_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~934_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[14][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~935_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~936_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[22][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~937_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~938_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[6][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~56_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~939_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~940_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[30][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~57_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~73_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~74_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~27_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~28_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~32_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~33_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~34_combout\ : std_logic;
SIGNAL \RMEMWB|output_rdData[18]~10_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~20_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~21_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux21~0_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux21~1_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux13~2_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux13~3_combout\ : std_logic;
SIGNAL \MUXALU|Saida[18]~13_combout\ : std_logic;
SIGNAL \ALU|Add0~111_combout\ : std_logic;
SIGNAL \ALU|Add0~113_combout\ : std_logic;
SIGNAL \ALU|Add0~115_combout\ : std_logic;
SIGNAL \MUXWB|Saida[18]~18_combout\ : std_logic;
SIGNAL \regBd|readData2[18]~90_combout\ : std_logic;
SIGNAL \regBd|readData2[18]~91_combout\ : std_logic;
SIGNAL \regBd|readData2[18]~92_combout\ : std_logic;
SIGNAL \regBd|readData2[18]~93_combout\ : std_logic;
SIGNAL \regBd|readData2[18]~94_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~867_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~868_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[83][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~869_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~870_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[23][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~871_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~872_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[19][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~35_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~873_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~874_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[87][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~36_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~875_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~876_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[75][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~877_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~878_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[15][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~879_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~880_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[11][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~37_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~881_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~882_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[79][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~38_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~883_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~884_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[67][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~885_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~886_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[7][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~887_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~888_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~39_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~889_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~890_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[71][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~40_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~41_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~891_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~892_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[91][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~893_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~894_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[31][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~895_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~896_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[27][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~42_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~897_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~898_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[95][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~43_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~44_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~48_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~49_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~53_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~54_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~55_combout\ : std_logic;
SIGNAL \RMEMWB|output_rdData[10]~2_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux21~2_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux21~3_combout\ : std_logic;
SIGNAL \MUXALU|Saida[10]~7_combout\ : std_logic;
SIGNAL \ALU|Add0~65_combout\ : std_logic;
SIGNAL \ALU|Add0~67_combout\ : std_logic;
SIGNAL \ALU|Add0~69_combout\ : std_logic;
SIGNAL \MUXWB|Saida[10]~10_combout\ : std_logic;
SIGNAL \regBd|readData2[10]~50_combout\ : std_logic;
SIGNAL \regBd|readData2[10]~51_combout\ : std_logic;
SIGNAL \regBd|readData2[10]~52_combout\ : std_logic;
SIGNAL \regBd|readData2[10]~53_combout\ : std_logic;
SIGNAL \regBd|readData2[10]~54_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~763_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~764_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[57][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~765_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~766_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[41][2]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~0_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~3_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~4_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~10_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~11_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~15_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~16_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~22_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~23_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~59_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~60_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~64_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~65_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~66_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~67_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~68_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux29~69_combout\ : std_logic;
SIGNAL \MUXWB|Saida[2]~2_combout\ : std_logic;
SIGNAL \regBd|readData1[2]~6_combout\ : std_logic;
SIGNAL \regBd|readData1[2]~7_combout\ : std_logic;
SIGNAL \ALU|Add0~40_combout\ : std_logic;
SIGNAL \ALU|Add0~41_combout\ : std_logic;
SIGNAL \ALU|Add0~15_combout\ : std_logic;
SIGNAL \ALU|Add0~42_combout\ : std_logic;
SIGNAL \ALU|Add0~43_combout\ : std_logic;
SIGNAL \ALU|Add0~44_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~40_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1571_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1572_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[57][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1573_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1574_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[41][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~6_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~9_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~10_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~16_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~17_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~21_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~22_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~28_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~29_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~55_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~56_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~44_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~45_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~49_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~50_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~51_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~90_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~91_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~70_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~71_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~72_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~73_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~74_combout\ : std_logic;
SIGNAL \MUXWB|Saida[6]~6_combout\ : std_logic;
SIGNAL \regBd|readData2[6]~30_combout\ : std_logic;
SIGNAL \regBd|readData2[6]~31_combout\ : std_logic;
SIGNAL \regBd|readData2[6]~32_combout\ : std_logic;
SIGNAL \regBd|readData2[6]~33_combout\ : std_logic;
SIGNAL \regBd|readData2[6]~34_combout\ : std_logic;
SIGNAL \MUXALU|Saida[6]~1_combout\ : std_logic;
SIGNAL \ALU|Add0~31_combout\ : std_logic;
SIGNAL \ALU|Add0~33_combout\ : std_logic;
SIGNAL \ALU|Add0~35_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~341_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][3]~342_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1723_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1724_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[83][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1725_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1726_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[23][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1727_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1728_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[19][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~57_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1729_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1730_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[87][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~58_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1731_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1732_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[75][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1733_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1734_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[15][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1735_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1736_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[11][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~59_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1737_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1738_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[79][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~60_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1739_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1740_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[67][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1741_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1742_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[7][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1743_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1744_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[3][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~61_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1745_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1746_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[71][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~62_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~63_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1747_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1748_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[91][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1749_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1750_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[31][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|memory~1751_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1752_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[27][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~64_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1753_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1754_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[95][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~65_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux25~66_combout\ : std_logic;
SIGNAL \RMEMWB|output_rdData[14]~6_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux17~2_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux17~3_combout\ : std_logic;
SIGNAL \MUXALU|Saida[14]~10_combout\ : std_logic;
SIGNAL \ALU|Add0~88_combout\ : std_logic;
SIGNAL \ALU|Add0~90_combout\ : std_logic;
SIGNAL \ALU|Add0~92_combout\ : std_logic;
SIGNAL \MUXWB|Saida[14]~14_combout\ : std_logic;
SIGNAL \regBd|readData2[14]~70_combout\ : std_logic;
SIGNAL \regBd|readData2[14]~71_combout\ : std_logic;
SIGNAL \regBd|readData2[14]~72_combout\ : std_logic;
SIGNAL \regBd|readData2[14]~73_combout\ : std_logic;
SIGNAL \regBd|readData2[14]~74_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1769_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory~1770_combout\ : std_logic;
SIGNAL \DATAMEMORY|memory[98][6]~q\ : std_logic;
SIGNAL \DATAMEMORY|Mux1~0_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux1~1_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux1~2_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux1~3_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux1~4_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux1~5_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux1~6_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux1~7_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux1~8_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux1~9_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux1~10_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux1~11_combout\ : std_logic;
SIGNAL \MUXWB|Saida[30]~30_combout\ : std_logic;
SIGNAL \regBd|readData2[30]~150_combout\ : std_logic;
SIGNAL \regBd|readData2[30]~151_combout\ : std_logic;
SIGNAL \regBd|readData2[30]~152_combout\ : std_logic;
SIGNAL \regBd|readData2[30]~153_combout\ : std_logic;
SIGNAL \regBd|readData2[30]~154_combout\ : std_logic;
SIGNAL \MUXALU|Saida[30]~25_combout\ : std_logic;
SIGNAL \ALU|Add0~171_combout\ : std_logic;
SIGNAL \ALU|Add0~173_combout\ : std_logic;
SIGNAL \ALU|Add0~175_combout\ : std_logic;
SIGNAL \ALU|Equal0~0_combout\ : std_logic;
SIGNAL \ALU|Equal0~1_combout\ : std_logic;
SIGNAL \ALU|Equal0~2_combout\ : std_logic;
SIGNAL \ALU|Equal0~3_combout\ : std_logic;
SIGNAL \ALU|Equal0~4_combout\ : std_logic;
SIGNAL \ALU|Equal0~5_combout\ : std_logic;
SIGNAL \ALU|Equal0~6_combout\ : std_logic;
SIGNAL \ALU|Equal0~7_combout\ : std_logic;
SIGNAL \ALU|Equal0~8_combout\ : std_logic;
SIGNAL \ALU|Equal0~9_combout\ : std_logic;
SIGNAL \ALU|Equal0~10_combout\ : std_logic;
SIGNAL \REXMEM|output_zero~q\ : std_logic;
SIGNAL \ContUnit|Mux6~0_combout\ : std_logic;
SIGNAL \muxpc|Saida[8]~6_combout\ : std_logic;
SIGNAL \memoriaInstrucoes|Mux29~1_combout\ : std_logic;
SIGNAL \REXMEM|output_pc[7]~17_combout\ : std_logic;
SIGNAL \muxpc|Saida[7]~5_combout\ : std_logic;
SIGNAL \memoriaInstrucoes|Mux31~1_combout\ : std_logic;
SIGNAL \REXMEM|output_pc[2]~7_combout\ : std_logic;
SIGNAL \muxpc|Saida[2]~0_combout\ : std_logic;
SIGNAL \adderParaPC|Add0~1\ : std_logic;
SIGNAL \adderParaPC|Add0~2_combout\ : std_logic;
SIGNAL \REXMEM|output_pc[3]~9_combout\ : std_logic;
SIGNAL \muxpc|Saida[3]~1_combout\ : std_logic;
SIGNAL \adderParaPC|Add0~3\ : std_logic;
SIGNAL \adderParaPC|Add0~4_combout\ : std_logic;
SIGNAL \REXMEM|output_pc[4]~11_combout\ : std_logic;
SIGNAL \muxpc|Saida[4]~2_combout\ : std_logic;
SIGNAL \adderParaPC|Add0~5\ : std_logic;
SIGNAL \adderParaPC|Add0~6_combout\ : std_logic;
SIGNAL \REXMEM|output_pc[5]~13_combout\ : std_logic;
SIGNAL \muxpc|Saida[5]~3_combout\ : std_logic;
SIGNAL \adderParaPC|Add0~7\ : std_logic;
SIGNAL \adderParaPC|Add0~8_combout\ : std_logic;
SIGNAL \REXMEM|output_pc[6]~15_combout\ : std_logic;
SIGNAL \muxpc|Saida[6]~4_combout\ : std_logic;
SIGNAL \memoriaInstrucoes|Mux5~0_combout\ : std_logic;
SIGNAL \memoriaInstrucoes|Mux5~1_combout\ : std_logic;
SIGNAL \ContUnit|Mux3~0_combout\ : std_logic;
SIGNAL \ALU|Mux28~0_combout\ : std_logic;
SIGNAL \ALU|Mux28~1_combout\ : std_logic;
SIGNAL \ALU|Add0~0_combout\ : std_logic;
SIGNAL \ALU|Add0~1_combout\ : std_logic;
SIGNAL \ALU|Add0~21_combout\ : std_logic;
SIGNAL \ALU|Add0~23_combout\ : std_logic;
SIGNAL \ALU|Add0~24_combout\ : std_logic;
SIGNAL \ALU|Add0~25_combout\ : std_logic;
SIGNAL \RMEMWB|output_rdData[0]~16_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~89_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~19_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~20_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~26_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~27_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~63_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~64_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~68_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~69_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~70_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~71_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~90_combout\ : std_logic;
SIGNAL \DATAMEMORY|Mux31~72_combout\ : std_logic;
SIGNAL \MUXWB|Saida[0]~0_combout\ : std_logic;
SIGNAL \ULACONTROL|Mux2~0_combout\ : std_logic;
SIGNAL \ULACONTROL|Mux1~0_combout\ : std_logic;
SIGNAL \RMEMWB|output_rdData\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \REXMEM|output_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regBd|reg9|reg|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RIDEX|output_instruction_EX\ : std_logic_vector(0 TO 4);
SIGNAL \RMEMWB|output_regdst\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \REXMEM|output_pc\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RMEMWB|output_addr\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RIDEX|output_rd\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \RMEMWB|output_WB\ : std_logic_vector(0 TO 1);
SIGNAL \RIDEX|output_imed\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regBd|reg30|reg|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \REXMEM|output_WB\ : std_logic_vector(0 TO 1);
SIGNAL \regBd|reg22|reg|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \REXMEM|output_regdst\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \RIFIF|out_instr\ : std_logic_vector(0 TO 31);
SIGNAL \RIDEX|output_read1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RIDEX|output_read2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regBd|reg8|reg|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \REXMEM|output_wrData\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \REXMEM|output_ME\ : std_logic_vector(0 TO 2);
SIGNAL \regBd|reg1|reg|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RIDEX|output_instruction_WB\ : std_logic_vector(0 TO 1);
SIGNAL \RIDEX|output_rt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \pcounter|pc\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regBd|reg0|reg|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regBd|reg31|reg|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RIDEX|output_ProgramCounter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regBd|reg23|reg|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RIDEX|output_instruction_M\ : std_logic_vector(0 TO 2);
SIGNAL \RIFIF|out_pc\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ULACONTROL|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \ALT_INV_Clock~input_o\ : std_logic;

BEGIN

ww_Clock <= Clock;
Debugdata <= ww_Debugdata;
DEBUGREGWRITE <= ww_DEBUGREGWRITE;
Debugaddress <= ww_Debugaddress;
DEBUGFUNC1 <= ww_DEBUGFUNC1;
DEBUGFUNC2 <= ww_DEBUGFUNC2;
ALUCTRLDEBUG <= ww_ALUCTRLDEBUG;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\ULACONTROL|ALT_INV_Mux5~0_combout\ <= NOT \ULACONTROL|Mux5~0_combout\;
\ALT_INV_Clock~input_o\ <= NOT \Clock~input_o\;

\Debugdata[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXWB|Saida[0]~0_combout\,
	devoe => ww_devoe,
	o => \Debugdata[0]~output_o\);

\Debugdata[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXWB|Saida[1]~1_combout\,
	devoe => ww_devoe,
	o => \Debugdata[1]~output_o\);

\Debugdata[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXWB|Saida[2]~2_combout\,
	devoe => ww_devoe,
	o => \Debugdata[2]~output_o\);

\Debugdata[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXWB|Saida[3]~3_combout\,
	devoe => ww_devoe,
	o => \Debugdata[3]~output_o\);

\Debugdata[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXWB|Saida[4]~4_combout\,
	devoe => ww_devoe,
	o => \Debugdata[4]~output_o\);

\Debugdata[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXWB|Saida[5]~5_combout\,
	devoe => ww_devoe,
	o => \Debugdata[5]~output_o\);

\Debugdata[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXWB|Saida[6]~6_combout\,
	devoe => ww_devoe,
	o => \Debugdata[6]~output_o\);

\Debugdata[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXWB|Saida[7]~7_combout\,
	devoe => ww_devoe,
	o => \Debugdata[7]~output_o\);

\Debugdata[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXWB|Saida[8]~8_combout\,
	devoe => ww_devoe,
	o => \Debugdata[8]~output_o\);

\Debugdata[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXWB|Saida[9]~9_combout\,
	devoe => ww_devoe,
	o => \Debugdata[9]~output_o\);

\Debugdata[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXWB|Saida[10]~10_combout\,
	devoe => ww_devoe,
	o => \Debugdata[10]~output_o\);

\Debugdata[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXWB|Saida[11]~11_combout\,
	devoe => ww_devoe,
	o => \Debugdata[11]~output_o\);

\Debugdata[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXWB|Saida[12]~12_combout\,
	devoe => ww_devoe,
	o => \Debugdata[12]~output_o\);

\Debugdata[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXWB|Saida[13]~13_combout\,
	devoe => ww_devoe,
	o => \Debugdata[13]~output_o\);

\Debugdata[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXWB|Saida[14]~14_combout\,
	devoe => ww_devoe,
	o => \Debugdata[14]~output_o\);

\Debugdata[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXWB|Saida[15]~15_combout\,
	devoe => ww_devoe,
	o => \Debugdata[15]~output_o\);

\Debugdata[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXWB|Saida[16]~16_combout\,
	devoe => ww_devoe,
	o => \Debugdata[16]~output_o\);

\Debugdata[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXWB|Saida[17]~17_combout\,
	devoe => ww_devoe,
	o => \Debugdata[17]~output_o\);

\Debugdata[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXWB|Saida[18]~18_combout\,
	devoe => ww_devoe,
	o => \Debugdata[18]~output_o\);

\Debugdata[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXWB|Saida[19]~19_combout\,
	devoe => ww_devoe,
	o => \Debugdata[19]~output_o\);

\Debugdata[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXWB|Saida[20]~20_combout\,
	devoe => ww_devoe,
	o => \Debugdata[20]~output_o\);

\Debugdata[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXWB|Saida[21]~21_combout\,
	devoe => ww_devoe,
	o => \Debugdata[21]~output_o\);

\Debugdata[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXWB|Saida[22]~22_combout\,
	devoe => ww_devoe,
	o => \Debugdata[22]~output_o\);

\Debugdata[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXWB|Saida[23]~23_combout\,
	devoe => ww_devoe,
	o => \Debugdata[23]~output_o\);

\Debugdata[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXWB|Saida[24]~24_combout\,
	devoe => ww_devoe,
	o => \Debugdata[24]~output_o\);

\Debugdata[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXWB|Saida[25]~25_combout\,
	devoe => ww_devoe,
	o => \Debugdata[25]~output_o\);

\Debugdata[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXWB|Saida[26]~26_combout\,
	devoe => ww_devoe,
	o => \Debugdata[26]~output_o\);

\Debugdata[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXWB|Saida[27]~27_combout\,
	devoe => ww_devoe,
	o => \Debugdata[27]~output_o\);

\Debugdata[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXWB|Saida[28]~28_combout\,
	devoe => ww_devoe,
	o => \Debugdata[28]~output_o\);

\Debugdata[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXWB|Saida[29]~29_combout\,
	devoe => ww_devoe,
	o => \Debugdata[29]~output_o\);

\Debugdata[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXWB|Saida[30]~30_combout\,
	devoe => ww_devoe,
	o => \Debugdata[30]~output_o\);

\Debugdata[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUXWB|Saida[31]~31_combout\,
	devoe => ww_devoe,
	o => \Debugdata[31]~output_o\);

\DEBUGREGWRITE~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RMEMWB|output_WB\(1),
	devoe => ww_devoe,
	o => \DEBUGREGWRITE~output_o\);

\Debugaddress[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RMEMWB|output_regdst\(0),
	devoe => ww_devoe,
	o => \Debugaddress[0]~output_o\);

\Debugaddress[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RMEMWB|output_regdst\(1),
	devoe => ww_devoe,
	o => \Debugaddress[1]~output_o\);

\Debugaddress[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RMEMWB|output_regdst\(2),
	devoe => ww_devoe,
	o => \Debugaddress[2]~output_o\);

\Debugaddress[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RMEMWB|output_regdst\(3),
	devoe => ww_devoe,
	o => \Debugaddress[3]~output_o\);

\Debugaddress[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RMEMWB|output_regdst\(2),
	devoe => ww_devoe,
	o => \Debugaddress[4]~output_o\);

\DEBUGFUNC1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RIDEX|output_imed\(7),
	devoe => ww_devoe,
	o => \DEBUGFUNC1[0]~output_o\);

\DEBUGFUNC1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RIDEX|output_rd\(1),
	devoe => ww_devoe,
	o => \DEBUGFUNC1[1]~output_o\);

\DEBUGFUNC1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RIDEX|output_imed\(6),
	devoe => ww_devoe,
	o => \DEBUGFUNC1[2]~output_o\);

\DEBUGFUNC1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RIDEX|output_imed\(3),
	devoe => ww_devoe,
	o => \DEBUGFUNC1[3]~output_o\);

\DEBUGFUNC1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RIDEX|output_imed\(6),
	devoe => ww_devoe,
	o => \DEBUGFUNC1[4]~output_o\);

\DEBUGFUNC1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RIDEX|output_imed\(6),
	devoe => ww_devoe,
	o => \DEBUGFUNC1[5]~output_o\);

\DEBUGFUNC2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULACONTROL|ALT_INV_Mux5~0_combout\,
	devoe => ww_devoe,
	o => \DEBUGFUNC2[0]~output_o\);

\DEBUGFUNC2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULACONTROL|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \DEBUGFUNC2[1]~output_o\);

\DEBUGFUNC2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULACONTROL|Mux3~0_combout\,
	devoe => ww_devoe,
	o => \DEBUGFUNC2[2]~output_o\);

\DEBUGFUNC2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULACONTROL|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \DEBUGFUNC2[3]~output_o\);

\DEBUGFUNC2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULACONTROL|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \DEBUGFUNC2[4]~output_o\);

\DEBUGFUNC2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULACONTROL|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \DEBUGFUNC2[5]~output_o\);

\ALUCTRLDEBUG[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RIDEX|output_instruction_EX\(3),
	devoe => ww_devoe,
	o => \ALUCTRLDEBUG[0]~output_o\);

\ALUCTRLDEBUG[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RIDEX|output_instruction_EX\(2),
	devoe => ww_devoe,
	o => \ALUCTRLDEBUG[1]~output_o\);

\ALUCTRLDEBUG[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RIDEX|output_instruction_EX\(1),
	devoe => ww_devoe,
	o => \ALUCTRLDEBUG[2]~output_o\);

\Clock~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Clock,
	o => \Clock~input_o\);

\adderParaPC|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \adderParaPC|Add0~0_combout\ = \pcounter|pc\(2) $ (VCC)
-- \adderParaPC|Add0~1\ = CARRY(\pcounter|pc\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcounter|pc\(2),
	datad => VCC,
	combout => \adderParaPC|Add0~0_combout\,
	cout => \adderParaPC|Add0~1\);

\RIFIF|out_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \adderParaPC|Add0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIFIF|out_pc\(2));

\RIDEX|output_ProgramCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIFIF|out_pc\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_ProgramCounter\(2));

\memoriaInstrucoes|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memoriaInstrucoes|Mux31~0_combout\ = (\pcounter|pc\(2) & ((\pcounter|pc\(3) & ((!\pcounter|pc\(5)))) # (!\pcounter|pc\(3) & ((\pcounter|pc\(5)) # (!\pcounter|pc\(4)))))) # (!\pcounter|pc\(2) & ((\pcounter|pc\(5)) # (\pcounter|pc\(3) $ 
-- (\pcounter|pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcounter|pc\(2),
	datab => \pcounter|pc\(3),
	datac => \pcounter|pc\(4),
	datad => \pcounter|pc\(5),
	combout => \memoriaInstrucoes|Mux31~0_combout\);

\adderParaPC|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \adderParaPC|Add0~8_combout\ = (\pcounter|pc\(6) & (\adderParaPC|Add0~7\ $ (GND))) # (!\pcounter|pc\(6) & (!\adderParaPC|Add0~7\ & VCC))
-- \adderParaPC|Add0~9\ = CARRY((\pcounter|pc\(6) & !\adderParaPC|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pcounter|pc\(6),
	datad => VCC,
	cin => \adderParaPC|Add0~7\,
	combout => \adderParaPC|Add0~8_combout\,
	cout => \adderParaPC|Add0~9\);

\adderParaPC|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \adderParaPC|Add0~10_combout\ = (\pcounter|pc\(7) & (!\adderParaPC|Add0~9\)) # (!\pcounter|pc\(7) & ((\adderParaPC|Add0~9\) # (GND)))
-- \adderParaPC|Add0~11\ = CARRY((!\adderParaPC|Add0~9\) # (!\pcounter|pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pcounter|pc\(7),
	datad => VCC,
	cin => \adderParaPC|Add0~9\,
	combout => \adderParaPC|Add0~10_combout\,
	cout => \adderParaPC|Add0~11\);

\RIFIF|out_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \adderParaPC|Add0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIFIF|out_pc\(7));

\RIDEX|output_ProgramCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIFIF|out_pc\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_ProgramCounter\(7));

\memoriaInstrucoes|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memoriaInstrucoes|Mux29~0_combout\ = (\pcounter|pc\(2) & (\pcounter|pc\(3) $ (((\pcounter|pc\(5)))))) # (!\pcounter|pc\(2) & ((\pcounter|pc\(5)) # (\pcounter|pc\(3) $ (\pcounter|pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcounter|pc\(2),
	datab => \pcounter|pc\(3),
	datac => \pcounter|pc\(4),
	datad => \pcounter|pc\(5),
	combout => \memoriaInstrucoes|Mux29~0_combout\);

\adderParaPC|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \adderParaPC|Add0~12_combout\ = \pcounter|pc\(8) $ (!\adderParaPC|Add0~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pcounter|pc\(8),
	cin => \adderParaPC|Add0~11\,
	combout => \adderParaPC|Add0~12_combout\);

\RIFIF|out_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \adderParaPC|Add0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIFIF|out_pc\(8));

\RIDEX|output_ProgramCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIFIF|out_pc\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_ProgramCounter\(8));

\memoriaInstrucoes|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memoriaInstrucoes|Mux28~0_combout\ = (\pcounter|pc\(2) & (\pcounter|pc\(3) $ (((!\pcounter|pc\(5)))))) # (!\pcounter|pc\(2) & (\pcounter|pc\(3) & (\pcounter|pc\(4) & !\pcounter|pc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcounter|pc\(2),
	datab => \pcounter|pc\(3),
	datac => \pcounter|pc\(4),
	datad => \pcounter|pc\(5),
	combout => \memoriaInstrucoes|Mux28~0_combout\);

\memoriaInstrucoes|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memoriaInstrucoes|Mux28~1_combout\ = (!\pcounter|pc\(6) & (!\pcounter|pc\(7) & (!\pcounter|pc\(8) & !\memoriaInstrucoes|Mux28~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcounter|pc\(6),
	datab => \pcounter|pc\(7),
	datac => \pcounter|pc\(8),
	datad => \memoriaInstrucoes|Mux28~0_combout\,
	combout => \memoriaInstrucoes|Mux28~1_combout\);

\RIFIF|out_instr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \memoriaInstrucoes|Mux28~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIFIF|out_instr\(28));

\RIDEX|output_imed[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIFIF|out_instr\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_imed\(3));

\memoriaInstrucoes|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memoriaInstrucoes|Mux30~0_combout\ = (\pcounter|pc\(3) & ((\pcounter|pc\(2) & ((!\pcounter|pc\(5)))) # (!\pcounter|pc\(2) & ((\pcounter|pc\(5)) # (!\pcounter|pc\(4)))))) # (!\pcounter|pc\(3) & (((\pcounter|pc\(4)) # (\pcounter|pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcounter|pc\(2),
	datab => \pcounter|pc\(3),
	datac => \pcounter|pc\(4),
	datad => \pcounter|pc\(5),
	combout => \memoriaInstrucoes|Mux30~0_combout\);

\memoriaInstrucoes|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memoriaInstrucoes|Mux30~1_combout\ = (\memoriaInstrucoes|Mux30~0_combout\ & (!\pcounter|pc\(6) & (!\pcounter|pc\(7) & !\pcounter|pc\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaInstrucoes|Mux30~0_combout\,
	datab => \pcounter|pc\(6),
	datac => \pcounter|pc\(7),
	datad => \pcounter|pc\(8),
	combout => \memoriaInstrucoes|Mux30~1_combout\);

\RIFIF|out_instr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \memoriaInstrucoes|Mux30~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIFIF|out_instr\(30));

\RIDEX|output_rd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIFIF|out_instr\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_rd\(1));

\REXMEM|output_pc[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \REXMEM|output_pc[2]~7_combout\ = (\RIDEX|output_ProgramCounter\(2) & (\RIDEX|output_imed\(7) $ (VCC))) # (!\RIDEX|output_ProgramCounter\(2) & (\RIDEX|output_imed\(7) & VCC))
-- \REXMEM|output_pc[2]~8\ = CARRY((\RIDEX|output_ProgramCounter\(2) & \RIDEX|output_imed\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_ProgramCounter\(2),
	datab => \RIDEX|output_imed\(7),
	datad => VCC,
	combout => \REXMEM|output_pc[2]~7_combout\,
	cout => \REXMEM|output_pc[2]~8\);

\REXMEM|output_pc[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \REXMEM|output_pc[3]~9_combout\ = (\RIDEX|output_ProgramCounter\(3) & ((\RIDEX|output_rd\(1) & (\REXMEM|output_pc[2]~8\ & VCC)) # (!\RIDEX|output_rd\(1) & (!\REXMEM|output_pc[2]~8\)))) # (!\RIDEX|output_ProgramCounter\(3) & ((\RIDEX|output_rd\(1) & 
-- (!\REXMEM|output_pc[2]~8\)) # (!\RIDEX|output_rd\(1) & ((\REXMEM|output_pc[2]~8\) # (GND)))))
-- \REXMEM|output_pc[3]~10\ = CARRY((\RIDEX|output_ProgramCounter\(3) & (!\RIDEX|output_rd\(1) & !\REXMEM|output_pc[2]~8\)) # (!\RIDEX|output_ProgramCounter\(3) & ((!\REXMEM|output_pc[2]~8\) # (!\RIDEX|output_rd\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_ProgramCounter\(3),
	datab => \RIDEX|output_rd\(1),
	datad => VCC,
	cin => \REXMEM|output_pc[2]~8\,
	combout => \REXMEM|output_pc[3]~9_combout\,
	cout => \REXMEM|output_pc[3]~10\);

\REXMEM|output_pc[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \REXMEM|output_pc[4]~11_combout\ = ((\RIDEX|output_ProgramCounter\(4) $ (\RIDEX|output_imed\(6) $ (!\REXMEM|output_pc[3]~10\)))) # (GND)
-- \REXMEM|output_pc[4]~12\ = CARRY((\RIDEX|output_ProgramCounter\(4) & ((\RIDEX|output_imed\(6)) # (!\REXMEM|output_pc[3]~10\))) # (!\RIDEX|output_ProgramCounter\(4) & (\RIDEX|output_imed\(6) & !\REXMEM|output_pc[3]~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_ProgramCounter\(4),
	datab => \RIDEX|output_imed\(6),
	datad => VCC,
	cin => \REXMEM|output_pc[3]~10\,
	combout => \REXMEM|output_pc[4]~11_combout\,
	cout => \REXMEM|output_pc[4]~12\);

\REXMEM|output_pc[5]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \REXMEM|output_pc[5]~13_combout\ = (\RIDEX|output_ProgramCounter\(5) & ((\RIDEX|output_imed\(3) & (\REXMEM|output_pc[4]~12\ & VCC)) # (!\RIDEX|output_imed\(3) & (!\REXMEM|output_pc[4]~12\)))) # (!\RIDEX|output_ProgramCounter\(5) & ((\RIDEX|output_imed\(3) 
-- & (!\REXMEM|output_pc[4]~12\)) # (!\RIDEX|output_imed\(3) & ((\REXMEM|output_pc[4]~12\) # (GND)))))
-- \REXMEM|output_pc[5]~14\ = CARRY((\RIDEX|output_ProgramCounter\(5) & (!\RIDEX|output_imed\(3) & !\REXMEM|output_pc[4]~12\)) # (!\RIDEX|output_ProgramCounter\(5) & ((!\REXMEM|output_pc[4]~12\) # (!\RIDEX|output_imed\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_ProgramCounter\(5),
	datab => \RIDEX|output_imed\(3),
	datad => VCC,
	cin => \REXMEM|output_pc[4]~12\,
	combout => \REXMEM|output_pc[5]~13_combout\,
	cout => \REXMEM|output_pc[5]~14\);

\REXMEM|output_pc[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \REXMEM|output_pc[6]~15_combout\ = ((\RIDEX|output_ProgramCounter\(6) $ (\RIDEX|output_imed\(6) $ (!\REXMEM|output_pc[5]~14\)))) # (GND)
-- \REXMEM|output_pc[6]~16\ = CARRY((\RIDEX|output_ProgramCounter\(6) & ((\RIDEX|output_imed\(6)) # (!\REXMEM|output_pc[5]~14\))) # (!\RIDEX|output_ProgramCounter\(6) & (\RIDEX|output_imed\(6) & !\REXMEM|output_pc[5]~14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_ProgramCounter\(6),
	datab => \RIDEX|output_imed\(6),
	datad => VCC,
	cin => \REXMEM|output_pc[5]~14\,
	combout => \REXMEM|output_pc[6]~15_combout\,
	cout => \REXMEM|output_pc[6]~16\);

\REXMEM|output_pc[7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \REXMEM|output_pc[7]~17_combout\ = (\RIDEX|output_ProgramCounter\(7) & ((\RIDEX|output_imed\(6) & (\REXMEM|output_pc[6]~16\ & VCC)) # (!\RIDEX|output_imed\(6) & (!\REXMEM|output_pc[6]~16\)))) # (!\RIDEX|output_ProgramCounter\(7) & ((\RIDEX|output_imed\(6) 
-- & (!\REXMEM|output_pc[6]~16\)) # (!\RIDEX|output_imed\(6) & ((\REXMEM|output_pc[6]~16\) # (GND)))))
-- \REXMEM|output_pc[7]~18\ = CARRY((\RIDEX|output_ProgramCounter\(7) & (!\RIDEX|output_imed\(6) & !\REXMEM|output_pc[6]~16\)) # (!\RIDEX|output_ProgramCounter\(7) & ((!\REXMEM|output_pc[6]~16\) # (!\RIDEX|output_imed\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_ProgramCounter\(7),
	datab => \RIDEX|output_imed\(6),
	datad => VCC,
	cin => \REXMEM|output_pc[6]~16\,
	combout => \REXMEM|output_pc[7]~17_combout\,
	cout => \REXMEM|output_pc[7]~18\);

\REXMEM|output_pc[8]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \REXMEM|output_pc[8]~19_combout\ = \RIDEX|output_ProgramCounter\(8) $ (\RIDEX|output_imed\(6) $ (!\REXMEM|output_pc[7]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_ProgramCounter\(8),
	datab => \RIDEX|output_imed\(6),
	cin => \REXMEM|output_pc[7]~18\,
	combout => \REXMEM|output_pc[8]~19_combout\);

\REXMEM|output_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_pc[8]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_pc\(8));

\memoriaInstrucoes|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memoriaInstrucoes|Mux4~0_combout\ = (\pcounter|pc\(3) & ((\pcounter|pc\(2) $ (\pcounter|pc\(5))) # (!\pcounter|pc\(4)))) # (!\pcounter|pc\(3) & ((\pcounter|pc\(5)) # ((!\pcounter|pc\(2) & \pcounter|pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcounter|pc\(2),
	datab => \pcounter|pc\(3),
	datac => \pcounter|pc\(4),
	datad => \pcounter|pc\(5),
	combout => \memoriaInstrucoes|Mux4~0_combout\);

\memoriaInstrucoes|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memoriaInstrucoes|Mux4~1_combout\ = (\memoriaInstrucoes|Mux4~0_combout\ & (!\pcounter|pc\(6) & (!\pcounter|pc\(7) & !\pcounter|pc\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaInstrucoes|Mux4~0_combout\,
	datab => \pcounter|pc\(6),
	datac => \pcounter|pc\(7),
	datad => \pcounter|pc\(8),
	combout => \memoriaInstrucoes|Mux4~1_combout\);

\RIFIF|out_instr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \memoriaInstrucoes|Mux4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIFIF|out_instr\(4));

\memoriaInstrucoes|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memoriaInstrucoes|Mux3~0_combout\ = (\pcounter|pc\(4) & ((\pcounter|pc\(3) $ (\pcounter|pc\(5))) # (!\pcounter|pc\(2)))) # (!\pcounter|pc\(4) & (((\pcounter|pc\(3)) # (\pcounter|pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcounter|pc\(2),
	datab => \pcounter|pc\(3),
	datac => \pcounter|pc\(4),
	datad => \pcounter|pc\(5),
	combout => \memoriaInstrucoes|Mux3~0_combout\);

\memoriaInstrucoes|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memoriaInstrucoes|Mux3~1_combout\ = (\memoriaInstrucoes|Mux3~0_combout\ & (!\pcounter|pc\(6) & (!\pcounter|pc\(7) & !\pcounter|pc\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaInstrucoes|Mux3~0_combout\,
	datab => \pcounter|pc\(6),
	datac => \pcounter|pc\(7),
	datad => \pcounter|pc\(8),
	combout => \memoriaInstrucoes|Mux3~1_combout\);

\RIFIF|out_instr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \memoriaInstrucoes|Mux3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIFIF|out_instr\(3));

\ContUnit|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContUnit|Mux1~0_combout\ = (!\RIFIF|out_instr\(0) & (!\RIFIF|out_instr\(5) & (!\RIFIF|out_instr\(4) & !\RIFIF|out_instr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(0),
	datab => \RIFIF|out_instr\(5),
	datac => \RIFIF|out_instr\(4),
	datad => \RIFIF|out_instr\(3),
	combout => \ContUnit|Mux1~0_combout\);

\RIDEX|output_instruction_EX[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ContUnit|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_instruction_EX\(1));

\ContUnit|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContUnit|Mux2~0_combout\ = (!\RIFIF|out_instr\(0) & ((\RIFIF|out_instr\(5) & (\RIFIF|out_instr\(4) & !\RIFIF|out_instr\(3))) # (!\RIFIF|out_instr\(5) & (!\RIFIF|out_instr\(4) & \RIFIF|out_instr\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(5),
	datab => \RIFIF|out_instr\(4),
	datac => \RIFIF|out_instr\(3),
	datad => \RIFIF|out_instr\(0),
	combout => \ContUnit|Mux2~0_combout\);

\RIDEX|output_instruction_EX[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ContUnit|Mux2~0_combout\,
	sclr => \RIFIF|out_instr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_instruction_EX\(2));

\ULACONTROL|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULACONTROL|Mux5~0_combout\ = (\RIDEX|output_instruction_EX\(3)) # ((\RIDEX|output_instruction_EX\(1) & ((\RIDEX|output_instruction_EX\(2)) # (!\RIDEX|output_imed\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(3),
	datab => \RIDEX|output_instruction_EX\(1),
	datac => \RIDEX|output_instruction_EX\(2),
	datad => \RIDEX|output_imed\(7),
	combout => \ULACONTROL|Mux5~0_combout\);

\ULACONTROL|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULACONTROL|Mux3~0_combout\ = (\RIDEX|output_instruction_EX\(3) & (((\RIDEX|output_instruction_EX\(2) & !\RIDEX|output_instruction_EX\(1))))) # (!\RIDEX|output_instruction_EX\(3) & (\RIDEX|output_imed\(6) & (!\RIDEX|output_instruction_EX\(2) & 
-- \RIDEX|output_instruction_EX\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_imed\(6),
	datab => \RIDEX|output_instruction_EX\(3),
	datac => \RIDEX|output_instruction_EX\(2),
	datad => \RIDEX|output_instruction_EX\(1),
	combout => \ULACONTROL|Mux3~0_combout\);

\ULACONTROL|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULACONTROL|Mux4~0_combout\ = (\RIDEX|output_instruction_EX\(1) & (\RIDEX|output_rd\(1) & (!\RIDEX|output_instruction_EX\(3) & !\RIDEX|output_instruction_EX\(2)))) # (!\RIDEX|output_instruction_EX\(1) & ((\RIDEX|output_instruction_EX\(3) $ 
-- (\RIDEX|output_instruction_EX\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_rd\(1),
	datab => \RIDEX|output_instruction_EX\(3),
	datac => \RIDEX|output_instruction_EX\(2),
	datad => \RIDEX|output_instruction_EX\(1),
	combout => \ULACONTROL|Mux4~0_combout\);

\ALU|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~26_combout\ = (\ULACONTROL|Mux5~0_combout\ & (\ULACONTROL|Mux3~0_combout\ & !\ULACONTROL|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULACONTROL|Mux5~0_combout\,
	datab => \ULACONTROL|Mux3~0_combout\,
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~26_combout\);

\DATAMEMORY|memory[100][0]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[100][0]~38_combout\ = (!\REXMEM|output_result\(2) & !\REXMEM|output_result\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|memory[100][0]~38_combout\);

\memoriaInstrucoes|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memoriaInstrucoes|Mux15~0_combout\ = (\pcounter|pc\(3) & (((!\pcounter|pc\(5))) # (!\pcounter|pc\(2)))) # (!\pcounter|pc\(3) & ((\pcounter|pc\(5)) # (\pcounter|pc\(2) $ (\pcounter|pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcounter|pc\(2),
	datab => \pcounter|pc\(3),
	datac => \pcounter|pc\(4),
	datad => \pcounter|pc\(5),
	combout => \memoriaInstrucoes|Mux15~0_combout\);

\memoriaInstrucoes|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memoriaInstrucoes|Mux15~1_combout\ = (\memoriaInstrucoes|Mux15~0_combout\ & (!\pcounter|pc\(6) & (!\pcounter|pc\(7) & !\pcounter|pc\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaInstrucoes|Mux15~0_combout\,
	datab => \pcounter|pc\(6),
	datac => \pcounter|pc\(7),
	datad => \pcounter|pc\(8),
	combout => \memoriaInstrucoes|Mux15~1_combout\);

\RIFIF|out_instr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \memoriaInstrucoes|Mux15~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIFIF|out_instr\(15));

\RIDEX|output_rt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIFIF|out_instr\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_rt\(0));

\ContUnit|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContUnit|Mux5~1_combout\ = (\RIFIF|out_instr\(5) & (\RIFIF|out_instr\(3) & !\RIFIF|out_instr\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(5),
	datab => \RIFIF|out_instr\(3),
	datad => \RIFIF|out_instr\(0),
	combout => \ContUnit|Mux5~1_combout\);

\ContUnit|RegDst\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContUnit|RegDst~combout\ = (\ContUnit|Mux5~1_combout\ & ((\ContUnit|RegDst~combout\))) # (!\ContUnit|Mux5~1_combout\ & (\ContUnit|Mux1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ContUnit|Mux1~0_combout\,
	datac => \ContUnit|RegDst~combout\,
	datad => \ContUnit|Mux5~1_combout\,
	combout => \ContUnit|RegDst~combout\);

\RIDEX|output_instruction_EX[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ContUnit|RegDst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_instruction_EX\(0));

\muxregsrc|Saida[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxregsrc|Saida[0]~0_combout\ = (\RIDEX|output_instruction_EX\(0) & (\RIDEX|output_imed\(6))) # (!\RIDEX|output_instruction_EX\(0) & ((\RIDEX|output_rt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_imed\(6),
	datab => \RIDEX|output_rt\(0),
	datad => \RIDEX|output_instruction_EX\(0),
	combout => \muxregsrc|Saida[0]~0_combout\);

\REXMEM|output_regdst[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \muxregsrc|Saida[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_regdst\(0));

\RMEMWB|output_regdst[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_regdst\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_regdst\(0));

\RIDEX|output_rt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIFIF|out_instr\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_rt\(3));

\muxregsrc|Saida[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxregsrc|Saida[3]~2_combout\ = (\RIDEX|output_instruction_EX\(0) & (\RIDEX|output_imed\(6))) # (!\RIDEX|output_instruction_EX\(0) & ((\RIDEX|output_rt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_imed\(6),
	datab => \RIDEX|output_rt\(3),
	datad => \RIDEX|output_instruction_EX\(0),
	combout => \muxregsrc|Saida[3]~2_combout\);

\REXMEM|output_regdst[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \muxregsrc|Saida[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_regdst\(3));

\RMEMWB|output_regdst[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_regdst\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_regdst\(3));

\ContUnit|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContUnit|Mux0~0_combout\ = (!\RIFIF|out_instr\(0) & ((!\RIFIF|out_instr\(3)) # (!\RIFIF|out_instr\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(0),
	datab => \RIFIF|out_instr\(5),
	datac => \RIFIF|out_instr\(3),
	combout => \ContUnit|Mux0~0_combout\);

\RIDEX|output_instruction_WB[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ContUnit|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_instruction_WB\(1));

\REXMEM|output_WB[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_instruction_WB\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_WB\(1));

\RMEMWB|output_WB[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_WB\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_WB\(1));

\muxregsrc|Saida[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxregsrc|Saida[1]~1_combout\ = (\RIDEX|output_instruction_EX\(0) & (\RIDEX|output_rd\(1))) # (!\RIDEX|output_instruction_EX\(0) & ((\RIDEX|output_imed\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_rd\(1),
	datab => \RIDEX|output_imed\(6),
	datad => \RIDEX|output_instruction_EX\(0),
	combout => \muxregsrc|Saida[1]~1_combout\);

\REXMEM|output_regdst[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \muxregsrc|Saida[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_regdst\(1));

\RMEMWB|output_regdst[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_regdst\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_regdst\(1));

\REXMEM|output_regdst[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_imed\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_regdst\(2));

\RMEMWB|output_regdst[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_regdst\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_regdst\(2));

\regBd|Rin1[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|Rin1[9]~0_combout\ = (\RMEMWB|output_WB\(1) & (!\RMEMWB|output_regdst\(1) & !\RMEMWB|output_regdst\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_WB\(1),
	datac => \RMEMWB|output_regdst\(1),
	datad => \RMEMWB|output_regdst\(2),
	combout => \regBd|Rin1[9]~0_combout\);

\regBd|Rin1[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|Rin1[9]~6_combout\ = (\RMEMWB|output_regdst\(0) & (\RMEMWB|output_regdst\(3) & \regBd|Rin1[9]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_regdst\(0),
	datab => \RMEMWB|output_regdst\(3),
	datac => \regBd|Rin1[9]~0_combout\,
	combout => \regBd|Rin1[9]~6_combout\);

\regBd|reg9|reg|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[0]~0_combout\,
	ena => \regBd|Rin1[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg9|reg|Q\(0));

\regBd|Rin1[23]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|Rin1[23]~2_combout\ = (\RMEMWB|output_WB\(1) & (\RMEMWB|output_regdst\(1) & \RMEMWB|output_regdst\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_WB\(1),
	datab => \RMEMWB|output_regdst\(1),
	datac => \RMEMWB|output_regdst\(2),
	combout => \regBd|Rin1[23]~2_combout\);

\regBd|Rin1[23]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|Rin1[23]~7_combout\ = (\RMEMWB|output_regdst\(0) & (\regBd|Rin1[23]~2_combout\ & !\RMEMWB|output_regdst\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_regdst\(0),
	datab => \regBd|Rin1[23]~2_combout\,
	datad => \RMEMWB|output_regdst\(3),
	combout => \regBd|Rin1[23]~7_combout\);

\regBd|reg23|reg|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[0]~0_combout\,
	ena => \regBd|Rin1[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg23|reg|Q\(0));

\regBd|Rin1[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|Rin1[1]~1_combout\ = (\RMEMWB|output_regdst\(0) & (\regBd|Rin1[9]~0_combout\ & !\RMEMWB|output_regdst\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_regdst\(0),
	datab => \regBd|Rin1[9]~0_combout\,
	datad => \RMEMWB|output_regdst\(3),
	combout => \regBd|Rin1[1]~1_combout\);

\regBd|reg1|reg|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[0]~0_combout\,
	ena => \regBd|Rin1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg1|reg|Q\(0));

\regBd|readData2[0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[0]~25_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg23|reg|Q\(0))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg1|reg|Q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg23|reg|Q\(0),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg1|reg|Q\(0),
	combout => \regBd|readData2[0]~25_combout\);

\regBd|Rin1[31]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|Rin1[31]~5_combout\ = (\RMEMWB|output_regdst\(0) & (\RMEMWB|output_regdst\(3) & \regBd|Rin1[23]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_regdst\(0),
	datab => \RMEMWB|output_regdst\(3),
	datac => \regBd|Rin1[23]~2_combout\,
	combout => \regBd|Rin1[31]~5_combout\);

\regBd|reg31|reg|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[0]~0_combout\,
	ena => \regBd|Rin1[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg31|reg|Q\(0));

\regBd|readData2[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[0]~26_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[0]~25_combout\ & ((\regBd|reg31|reg|Q\(0)))) # (!\regBd|readData2[0]~25_combout\ & (\regBd|reg9|reg|Q\(0))))) # (!\RIFIF|out_instr\(4) & (((\regBd|readData2[0]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg9|reg|Q\(0),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[0]~25_combout\,
	datad => \regBd|reg31|reg|Q\(0),
	combout => \regBd|readData2[0]~26_combout\);

\regBd|Rin1[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|Rin1[8]~8_combout\ = (\RMEMWB|output_regdst\(3) & (\regBd|Rin1[9]~0_combout\ & !\RMEMWB|output_regdst\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_regdst\(3),
	datab => \regBd|Rin1[9]~0_combout\,
	datad => \RMEMWB|output_regdst\(0),
	combout => \regBd|Rin1[8]~8_combout\);

\regBd|reg8|reg|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[0]~0_combout\,
	ena => \regBd|Rin1[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg8|reg|Q\(0));

\regBd|Rin1[22]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|Rin1[22]~9_combout\ = (\regBd|Rin1[23]~2_combout\ & (!\RMEMWB|output_regdst\(0) & !\RMEMWB|output_regdst\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|Rin1[23]~2_combout\,
	datac => \RMEMWB|output_regdst\(0),
	datad => \RMEMWB|output_regdst\(3),
	combout => \regBd|Rin1[22]~9_combout\);

\regBd|reg22|reg|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[0]~0_combout\,
	ena => \regBd|Rin1[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg22|reg|Q\(0));

\regBd|Rin1[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|Rin1[0]~4_combout\ = (\regBd|Rin1[9]~0_combout\ & (!\RMEMWB|output_regdst\(0) & !\RMEMWB|output_regdst\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|Rin1[9]~0_combout\,
	datac => \RMEMWB|output_regdst\(0),
	datad => \RMEMWB|output_regdst\(3),
	combout => \regBd|Rin1[0]~4_combout\);

\regBd|reg0|reg|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[0]~0_combout\,
	ena => \regBd|Rin1[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg0|reg|Q\(0));

\regBd|readData2[0]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[0]~27_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg22|reg|Q\(0))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg22|reg|Q\(0),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(0),
	combout => \regBd|readData2[0]~27_combout\);

\regBd|Rin1[30]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|Rin1[30]~3_combout\ = (\RMEMWB|output_regdst\(3) & (\regBd|Rin1[23]~2_combout\ & !\RMEMWB|output_regdst\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_regdst\(3),
	datab => \regBd|Rin1[23]~2_combout\,
	datad => \RMEMWB|output_regdst\(0),
	combout => \regBd|Rin1[30]~3_combout\);

\regBd|reg30|reg|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[0]~0_combout\,
	ena => \regBd|Rin1[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg30|reg|Q\(0));

\regBd|readData2[0]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[0]~28_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[0]~27_combout\ & ((\regBd|reg30|reg|Q\(0)))) # (!\regBd|readData2[0]~27_combout\ & (\regBd|reg8|reg|Q\(0))))) # (!\RIFIF|out_instr\(4) & (((\regBd|readData2[0]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg8|reg|Q\(0),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[0]~27_combout\,
	datad => \regBd|reg30|reg|Q\(0),
	combout => \regBd|readData2[0]~28_combout\);

\regBd|readData2[0]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[0]~29_combout\ = (\RIFIF|out_instr\(15) & (\regBd|readData2[0]~26_combout\)) # (!\RIFIF|out_instr\(15) & ((\regBd|readData2[0]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|readData2[0]~26_combout\,
	datab => \regBd|readData2[0]~28_combout\,
	datad => \RIFIF|out_instr\(15),
	combout => \regBd|readData2[0]~29_combout\);

\RIDEX|output_read2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData2[0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read2\(0));

\ContUnit|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContUnit|Mux4~0_combout\ = (!\RIFIF|out_instr\(0) & ((\RIFIF|out_instr\(5) & ((!\RIFIF|out_instr\(3)) # (!\RIFIF|out_instr\(4)))) # (!\RIFIF|out_instr\(5) & ((\RIFIF|out_instr\(4)) # (\RIFIF|out_instr\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(5),
	datab => \RIFIF|out_instr\(4),
	datac => \RIFIF|out_instr\(3),
	datad => \RIFIF|out_instr\(0),
	combout => \ContUnit|Mux4~0_combout\);

\RIDEX|output_instruction_EX[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ContUnit|Mux4~0_combout\,
	sclr => \RIFIF|out_instr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_instruction_EX\(4));

\MUXALU|Saida[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXALU|Saida[0]~2_combout\ = (\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(7))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_imed\(7),
	datab => \RIDEX|output_read2\(0),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \MUXALU|Saida[0]~2_combout\);

\memoriaInstrucoes|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memoriaInstrucoes|Mux10~0_combout\ = (\pcounter|pc\(2) & (((!\pcounter|pc\(5))) # (!\pcounter|pc\(3)))) # (!\pcounter|pc\(2) & ((\pcounter|pc\(5)) # (\pcounter|pc\(3) $ (\pcounter|pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcounter|pc\(2),
	datab => \pcounter|pc\(3),
	datac => \pcounter|pc\(4),
	datad => \pcounter|pc\(5),
	combout => \memoriaInstrucoes|Mux10~0_combout\);

\memoriaInstrucoes|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memoriaInstrucoes|Mux10~1_combout\ = (\memoriaInstrucoes|Mux10~0_combout\ & (!\pcounter|pc\(6) & (!\pcounter|pc\(7) & !\pcounter|pc\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaInstrucoes|Mux10~0_combout\,
	datab => \pcounter|pc\(6),
	datac => \pcounter|pc\(7),
	datad => \pcounter|pc\(8),
	combout => \memoriaInstrucoes|Mux10~1_combout\);

\RIFIF|out_instr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \memoriaInstrucoes|Mux10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIFIF|out_instr\(10));

\regBd|readData1[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[0]~10_combout\ = (\RIFIF|out_instr\(10) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(10) & ((\RIFIF|out_instr\(0) & (\regBd|reg30|reg|Q\(0))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(10),
	datab => \regBd|reg30|reg|Q\(0),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(0),
	combout => \regBd|readData1[0]~10_combout\);

\regBd|readData1[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[0]~11_combout\ = (\RIFIF|out_instr\(10) & ((\regBd|readData1[0]~10_combout\ & ((\regBd|reg31|reg|Q\(0)))) # (!\regBd|readData1[0]~10_combout\ & (\regBd|reg1|reg|Q\(0))))) # (!\RIFIF|out_instr\(10) & (((\regBd|readData1[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg1|reg|Q\(0),
	datab => \RIFIF|out_instr\(10),
	datac => \regBd|readData1[0]~10_combout\,
	datad => \regBd|reg31|reg|Q\(0),
	combout => \regBd|readData1[0]~11_combout\);

\RIDEX|output_read1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData1[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read1\(0));

\ALU|Add0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~27_combout\ = (\ULACONTROL|Mux4~0_combout\ & (!\ULACONTROL|Mux5~0_combout\ & !\ULACONTROL|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULACONTROL|Mux4~0_combout\,
	datac => \ULACONTROL|Mux5~0_combout\,
	datad => \ULACONTROL|Mux3~0_combout\,
	combout => \ALU|Add0~27_combout\);

\ALU|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~36_combout\ = (\ALU|Add0~26_combout\ & ((\MUXALU|Saida[0]~2_combout\) # ((\RIDEX|output_read1\(0))))) # (!\ALU|Add0~26_combout\ & (\MUXALU|Saida[0]~2_combout\ & (\RIDEX|output_read1\(0) & \ALU|Add0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~26_combout\,
	datab => \MUXALU|Saida[0]~2_combout\,
	datac => \RIDEX|output_read1\(0),
	datad => \ALU|Add0~27_combout\,
	combout => \ALU|Add0~36_combout\);

\ALU|Add0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~7_combout\ = \ULACONTROL|Mux4~0_combout\ $ (((\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_imed\(7)))) # (!\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_read2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(4),
	datab => \RIDEX|output_read2\(0),
	datac => \RIDEX|output_imed\(7),
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~7_combout\);

\ALU|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~8_combout\ = (\ULACONTROL|Mux5~0_combout\ & (\ULACONTROL|Mux4~0_combout\ & !\ULACONTROL|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULACONTROL|Mux5~0_combout\,
	datab => \ULACONTROL|Mux4~0_combout\,
	datad => \ULACONTROL|Mux3~0_combout\,
	combout => \ALU|Add0~8_combout\);

\ALU|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~10_cout\ = CARRY(\ALU|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~8_combout\,
	datad => VCC,
	cout => \ALU|Add0~10_cout\);

\ALU|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~11_combout\ = (\ALU|Add0~7_combout\ & ((\RIDEX|output_read1\(0) & (\ALU|Add0~10_cout\ & VCC)) # (!\RIDEX|output_read1\(0) & (!\ALU|Add0~10_cout\)))) # (!\ALU|Add0~7_combout\ & ((\RIDEX|output_read1\(0) & (!\ALU|Add0~10_cout\)) # 
-- (!\RIDEX|output_read1\(0) & ((\ALU|Add0~10_cout\) # (GND)))))
-- \ALU|Add0~12\ = CARRY((\ALU|Add0~7_combout\ & (!\RIDEX|output_read1\(0) & !\ALU|Add0~10_cout\)) # (!\ALU|Add0~7_combout\ & ((!\ALU|Add0~10_cout\) # (!\RIDEX|output_read1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~7_combout\,
	datab => \RIDEX|output_read1\(0),
	datad => VCC,
	cin => \ALU|Add0~10_cout\,
	combout => \ALU|Add0~11_combout\,
	cout => \ALU|Add0~12\);

\ALU|Add0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~29_combout\ = (!\ULACONTROL|Mux3~0_combout\ & (\ULACONTROL|Mux5~0_combout\ $ (!\ULACONTROL|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULACONTROL|Mux5~0_combout\,
	datab => \ULACONTROL|Mux4~0_combout\,
	datad => \ULACONTROL|Mux3~0_combout\,
	combout => \ALU|Add0~29_combout\);

\ALU|Add0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~37_combout\ = (\ALU|Mux28~1_combout\ & ((\ALU|Add0~36_combout\) # ((\ALU|Add0~11_combout\ & \ALU|Add0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux28~1_combout\,
	datab => \ALU|Add0~36_combout\,
	datac => \ALU|Add0~11_combout\,
	datad => \ALU|Add0~29_combout\,
	combout => \ALU|Add0~37_combout\);

\REXMEM|output_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ALU|Add0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_result\(0));

\DATAMEMORY|Decoder0~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~135_combout\ = (!\REXMEM|output_result\(5) & (\REXMEM|output_result\(6) & (!\REXMEM|output_result\(0) & !\REXMEM|output_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(5),
	datab => \REXMEM|output_result\(6),
	datac => \REXMEM|output_result\(0),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|Decoder0~135_combout\);

\DATAMEMORY|Decoder0~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~171_combout\ = (\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~135_combout\ & (!\REXMEM|output_result\(4) & !\REXMEM|output_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|Decoder0~135_combout\,
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(2),
	combout => \DATAMEMORY|Decoder0~171_combout\);

\DATAMEMORY|Decoder0~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~148_combout\ = (!\REXMEM|output_result\(5) & (\REXMEM|output_result\(6) & (!\REXMEM|output_result\(0) & \REXMEM|output_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(5),
	datab => \REXMEM|output_result\(6),
	datac => \REXMEM|output_result\(0),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|Decoder0~148_combout\);

\DATAMEMORY|Decoder0~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~151_combout\ = (\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~148_combout\ & (!\REXMEM|output_result\(4) & !\REXMEM|output_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|Decoder0~148_combout\,
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(2),
	combout => \DATAMEMORY|Decoder0~151_combout\);

\DATAMEMORY|memory[3][3]~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~365_combout\ = (\REXMEM|output_result\(6) & (!\REXMEM|output_result\(5) & (!\REXMEM|output_result\(4) & \REXMEM|output_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \REXMEM|output_result\(5),
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|memory[3][3]~365_combout\);

\DATAMEMORY|memory[3][3]~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~366_combout\ = (\DATAMEMORY|memory[3][3]~365_combout\ & (!\REXMEM|output_result\(2) & !\REXMEM|output_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~365_combout\,
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|memory[3][3]~366_combout\);

\DATAMEMORY|memory[75][6]~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[75][6]~367_combout\ = (\DATAMEMORY|memory[3][3]~366_combout\ & (\DATAMEMORY|Decoder0~171_combout\)) # (!\DATAMEMORY|memory[3][3]~366_combout\ & ((\DATAMEMORY|Decoder0~151_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~171_combout\,
	datab => \DATAMEMORY|Decoder0~151_combout\,
	datad => \DATAMEMORY|memory[3][3]~366_combout\,
	combout => \DATAMEMORY|memory[75][6]~367_combout\);

\DATAMEMORY|Decoder0~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~147_combout\ = (!\REXMEM|output_result\(5) & (\REXMEM|output_result\(6) & (\REXMEM|output_result\(0) & \REXMEM|output_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(5),
	datab => \REXMEM|output_result\(6),
	datac => \REXMEM|output_result\(0),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|Decoder0~147_combout\);

\DATAMEMORY|Decoder0~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~212_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(2) & (\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~147_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(2),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~147_combout\,
	combout => \DATAMEMORY|Decoder0~212_combout\);

\DATAMEMORY|Decoder0~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~236_combout\ = (!\REXMEM|output_result\(4) & (!\REXMEM|output_result\(2) & !\REXMEM|output_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \REXMEM|output_result\(4),
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|Decoder0~236_combout\);

\DATAMEMORY|Decoder0~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~237_combout\ = (\REXMEM|output_result\(5) & (\REXMEM|output_result\(6) & (\REXMEM|output_result\(0) & !\REXMEM|output_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(5),
	datab => \REXMEM|output_result\(6),
	datac => \REXMEM|output_result\(0),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|Decoder0~237_combout\);

\DATAMEMORY|memory[98][7]~525\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[98][7]~525_combout\ = (\DATAMEMORY|memory[96][7]~292_combout\ & (\DATAMEMORY|Decoder0~212_combout\)) # (!\DATAMEMORY|memory[96][7]~292_combout\ & (((\DATAMEMORY|Decoder0~236_combout\ & \DATAMEMORY|Decoder0~237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~212_combout\,
	datab => \DATAMEMORY|Decoder0~236_combout\,
	datac => \DATAMEMORY|Decoder0~237_combout\,
	datad => \DATAMEMORY|memory[96][7]~292_combout\,
	combout => \DATAMEMORY|memory[98][7]~525_combout\);

\DATAMEMORY|memory~759\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~759_combout\ = (\DATAMEMORY|memory[98][7]~525_combout\ & (((\DATAMEMORY|memory[96][7]~292_combout\)))) # (!\DATAMEMORY|memory[98][7]~525_combout\ & ((\DATAMEMORY|memory[96][7]~292_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[96][7]~292_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[98][7]~525_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[96][7]~292_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~759_combout\);

\REXMEM|output_wrData[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_read2\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_wrData\(1));

\DATAMEMORY|memory~760\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~760_combout\ = (\DATAMEMORY|memory[98][7]~525_combout\ & ((\DATAMEMORY|memory~759_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~759_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[98][7]~525_combout\ 
-- & (((\DATAMEMORY|memory~759_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[98][7]~525_combout\,
	datac => \DATAMEMORY|memory~759_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~760_combout\);

\ContUnit|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContUnit|Mux5~0_combout\ = (\RIFIF|out_instr\(5) & (\RIFIF|out_instr\(3) & (!\RIFIF|out_instr\(0) & !\RIFIF|out_instr\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(5),
	datab => \RIFIF|out_instr\(3),
	datac => \RIFIF|out_instr\(0),
	datad => \RIFIF|out_instr\(4),
	combout => \ContUnit|Mux5~0_combout\);

\RIDEX|output_instruction_M[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ContUnit|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_instruction_M\(1));

\REXMEM|output_ME[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_instruction_M\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_ME\(1));

\DATAMEMORY|Decoder0~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~136_combout\ = (\REXMEM|output_result\(5) & (\REXMEM|output_result\(6) & (!\REXMEM|output_result\(0) & !\REXMEM|output_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(5),
	datab => \REXMEM|output_result\(6),
	datac => \REXMEM|output_result\(0),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|Decoder0~136_combout\);

\DATAMEMORY|Decoder0~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~190_combout\ = (!\REXMEM|output_result\(2) & (!\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~136_combout\ & !\REXMEM|output_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Decoder0~136_combout\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Decoder0~190_combout\);

\DATAMEMORY|memory[4][6]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[4][6]~140_combout\ = (!\REXMEM|output_result\(2) & (!\REXMEM|output_result\(3) & (\REXMEM|output_result\(0) $ (\REXMEM|output_result\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(0),
	datab => \REXMEM|output_result\(1),
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|memory[4][6]~140_combout\);

\DATAMEMORY|memory[98][7]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[98][7]~200_combout\ = (\REXMEM|output_result\(6) & (\REXMEM|output_result\(5) & (\DATAMEMORY|memory[4][6]~140_combout\ & !\REXMEM|output_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \REXMEM|output_result\(5),
	datac => \DATAMEMORY|memory[4][6]~140_combout\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|memory[98][7]~200_combout\);

\DATAMEMORY|memory[98][0]~528\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[98][0]~528_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~190_combout\) # ((\DATAMEMORY|memory[98][7]~200_combout\) # (\DATAMEMORY|Decoder0~212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~190_combout\,
	datac => \DATAMEMORY|memory[98][7]~200_combout\,
	datad => \DATAMEMORY|Decoder0~212_combout\,
	combout => \DATAMEMORY|memory[98][0]~528_combout\);

\DATAMEMORY|memory[98][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~760_combout\,
	ena => \DATAMEMORY|memory[98][0]~528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[98][1]~q\);

\RMEMWB|output_rdData[28]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \RMEMWB|output_rdData[28]~28_combout\ = (\REXMEM|output_result\(5) & ((\REXMEM|output_result\(0)) # ((\REXMEM|output_result\(1) & \REXMEM|output_result\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(5),
	datab => \REXMEM|output_result\(0),
	datac => \REXMEM|output_result\(1),
	datad => \REXMEM|output_result\(6),
	combout => \RMEMWB|output_rdData[28]~28_combout\);

\DATAMEMORY|Decoder0~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~146_combout\ = (!\REXMEM|output_result\(5) & (\REXMEM|output_result\(6) & (\REXMEM|output_result\(0) & !\REXMEM|output_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(5),
	datab => \REXMEM|output_result\(6),
	datac => \REXMEM|output_result\(0),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|Decoder0~146_combout\);

\DATAMEMORY|Decoder0~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~203_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(2) & (!\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~146_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(2),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~146_combout\,
	combout => \DATAMEMORY|Decoder0~203_combout\);

\DATAMEMORY|Decoder0~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~204_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(2) & (!\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~147_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(2),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~147_combout\,
	combout => \DATAMEMORY|Decoder0~204_combout\);

\DATAMEMORY|memory[8][4]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[8][4]~179_combout\ = (\REXMEM|output_result\(2) & (!\REXMEM|output_result\(3) & (\REXMEM|output_result\(0) $ (\REXMEM|output_result\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(0),
	datab => \REXMEM|output_result\(1),
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|memory[8][4]~179_combout\);

\DATAMEMORY|memory[88][7]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[88][7]~253_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(6) & (\DATAMEMORY|memory[8][4]~179_combout\ & !\REXMEM|output_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|memory[8][4]~179_combout\,
	datad => \REXMEM|output_result\(5),
	combout => \DATAMEMORY|memory[88][7]~253_combout\);

\DATAMEMORY|memory[88][7]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[88][7]~254_combout\ = (\DATAMEMORY|memory[88][7]~253_combout\ & (\DATAMEMORY|Decoder0~203_combout\)) # (!\DATAMEMORY|memory[88][7]~253_combout\ & ((\DATAMEMORY|Decoder0~204_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~203_combout\,
	datab => \DATAMEMORY|Decoder0~204_combout\,
	datad => \DATAMEMORY|memory[88][7]~253_combout\,
	combout => \DATAMEMORY|memory[88][7]~254_combout\);

\DATAMEMORY|memory~651\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~651_combout\ = (\DATAMEMORY|memory[88][7]~254_combout\ & (((\DATAMEMORY|memory[88][7]~253_combout\)))) # (!\DATAMEMORY|memory[88][7]~254_combout\ & ((\DATAMEMORY|memory[88][7]~253_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[88][7]~253_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[88][7]~254_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[88][7]~253_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~651_combout\);

\DATAMEMORY|memory~652\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~652_combout\ = (\DATAMEMORY|memory[88][7]~254_combout\ & ((\DATAMEMORY|memory~651_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~651_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[88][7]~254_combout\ 
-- & (((\DATAMEMORY|memory~651_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[88][7]~254_combout\,
	datac => \DATAMEMORY|memory~651_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~652_combout\);

\DATAMEMORY|Decoder0~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~205_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(2) & (!\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~148_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(2),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~148_combout\,
	combout => \DATAMEMORY|Decoder0~205_combout\);

\DATAMEMORY|memory[8][4]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[8][4]~143_combout\ = (\REXMEM|output_result\(0) & (\REXMEM|output_result\(1) & (\REXMEM|output_result\(2) & !\REXMEM|output_result\(3)))) # (!\REXMEM|output_result\(0) & (!\REXMEM|output_result\(1) & (!\REXMEM|output_result\(2) & 
-- \REXMEM|output_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(0),
	datab => \REXMEM|output_result\(1),
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|memory[8][4]~143_combout\);

\DATAMEMORY|memory[88][7]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[88][7]~257_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(6) & (\DATAMEMORY|memory[8][4]~143_combout\ & !\REXMEM|output_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|memory[8][4]~143_combout\,
	datad => \REXMEM|output_result\(5),
	combout => \DATAMEMORY|memory[88][7]~257_combout\);

\DATAMEMORY|memory[88][0]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[88][0]~258_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~203_combout\) # ((\DATAMEMORY|Decoder0~205_combout\) # (\DATAMEMORY|memory[88][7]~257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~203_combout\,
	datac => \DATAMEMORY|Decoder0~205_combout\,
	datad => \DATAMEMORY|memory[88][7]~257_combout\,
	combout => \DATAMEMORY|memory[88][0]~258_combout\);

\DATAMEMORY|memory[88][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~652_combout\,
	ena => \DATAMEMORY|memory[88][0]~258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[88][1]~q\);

\DATAMEMORY|Decoder0~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~206_combout\ = (\REXMEM|output_result\(2) & (!\REXMEM|output_result\(4) & (!\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~146_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(4),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~146_combout\,
	combout => \DATAMEMORY|Decoder0~206_combout\);

\DATAMEMORY|Decoder0~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~207_combout\ = (\REXMEM|output_result\(2) & (!\REXMEM|output_result\(4) & (!\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~147_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(4),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~147_combout\,
	combout => \DATAMEMORY|Decoder0~207_combout\);

\DATAMEMORY|memory[72][2]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[72][2]~259_combout\ = (\REXMEM|output_result\(6) & (\DATAMEMORY|memory[8][4]~179_combout\ & (!\REXMEM|output_result\(4) & !\REXMEM|output_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[8][4]~179_combout\,
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(5),
	combout => \DATAMEMORY|memory[72][2]~259_combout\);

\DATAMEMORY|memory[72][2]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[72][2]~260_combout\ = (\DATAMEMORY|memory[72][2]~259_combout\ & (\DATAMEMORY|Decoder0~206_combout\)) # (!\DATAMEMORY|memory[72][2]~259_combout\ & ((\DATAMEMORY|Decoder0~207_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~206_combout\,
	datab => \DATAMEMORY|Decoder0~207_combout\,
	datad => \DATAMEMORY|memory[72][2]~259_combout\,
	combout => \DATAMEMORY|memory[72][2]~260_combout\);

\DATAMEMORY|memory~653\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~653_combout\ = (\DATAMEMORY|memory[72][2]~260_combout\ & (((\DATAMEMORY|memory[72][2]~259_combout\)))) # (!\DATAMEMORY|memory[72][2]~260_combout\ & ((\DATAMEMORY|memory[72][2]~259_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[72][2]~259_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[72][2]~260_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[72][2]~259_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~653_combout\);

\DATAMEMORY|memory~654\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~654_combout\ = (\DATAMEMORY|memory[72][2]~260_combout\ & ((\DATAMEMORY|memory~653_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~653_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[72][2]~260_combout\ 
-- & (((\DATAMEMORY|memory~653_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[72][2]~260_combout\,
	datac => \DATAMEMORY|memory~653_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~654_combout\);

\DATAMEMORY|Decoder0~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~208_combout\ = (\REXMEM|output_result\(2) & (!\REXMEM|output_result\(4) & (!\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~148_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(4),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~148_combout\,
	combout => \DATAMEMORY|Decoder0~208_combout\);

\DATAMEMORY|memory[72][2]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[72][2]~263_combout\ = (\REXMEM|output_result\(6) & (\DATAMEMORY|memory[8][4]~143_combout\ & (!\REXMEM|output_result\(4) & !\REXMEM|output_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[8][4]~143_combout\,
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(5),
	combout => \DATAMEMORY|memory[72][2]~263_combout\);

\DATAMEMORY|memory[72][0]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[72][0]~264_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~206_combout\) # ((\DATAMEMORY|Decoder0~208_combout\) # (\DATAMEMORY|memory[72][2]~263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~206_combout\,
	datac => \DATAMEMORY|Decoder0~208_combout\,
	datad => \DATAMEMORY|memory[72][2]~263_combout\,
	combout => \DATAMEMORY|memory[72][0]~264_combout\);

\DATAMEMORY|memory[72][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~654_combout\,
	ena => \DATAMEMORY|memory[72][0]~264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[72][1]~q\);

\DATAMEMORY|Mux30~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~29_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[88][1]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[72][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[88][1]~q\,
	datab => \DATAMEMORY|memory[72][1]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux30~29_combout\);

\DATAMEMORY|Decoder0~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~200_combout\ = (\REXMEM|output_result\(2) & (\REXMEM|output_result\(3) & (!\REXMEM|output_result\(4) & \DATAMEMORY|Decoder0~146_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(3),
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|Decoder0~146_combout\,
	combout => \DATAMEMORY|Decoder0~200_combout\);

\DATAMEMORY|memory[16][4]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[16][4]~171_combout\ = (\REXMEM|output_result\(2) & (\REXMEM|output_result\(3) & (\REXMEM|output_result\(0) $ (\REXMEM|output_result\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(0),
	datab => \REXMEM|output_result\(1),
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|memory[16][4]~171_combout\);

\DATAMEMORY|memory[80][6]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[80][6]~246_combout\ = (\REXMEM|output_result\(6) & (\DATAMEMORY|memory[16][4]~171_combout\ & (!\REXMEM|output_result\(4) & !\REXMEM|output_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[16][4]~171_combout\,
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(5),
	combout => \DATAMEMORY|memory[80][6]~246_combout\);

\DATAMEMORY|memory[80][6]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[80][6]~247_combout\ = (\DATAMEMORY|memory[80][6]~246_combout\ & (\DATAMEMORY|Decoder0~200_combout\)) # (!\DATAMEMORY|memory[80][6]~246_combout\ & ((\DATAMEMORY|Decoder0~201_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~200_combout\,
	datab => \DATAMEMORY|Decoder0~201_combout\,
	datad => \DATAMEMORY|memory[80][6]~246_combout\,
	combout => \DATAMEMORY|memory[80][6]~247_combout\);

\DATAMEMORY|memory~649\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~649_combout\ = (\DATAMEMORY|memory[80][6]~247_combout\ & (((\DATAMEMORY|memory[80][6]~246_combout\)))) # (!\DATAMEMORY|memory[80][6]~247_combout\ & ((\DATAMEMORY|memory[80][6]~246_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[80][6]~246_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[80][6]~247_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[80][6]~246_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~649_combout\);

\DATAMEMORY|memory~650\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~650_combout\ = (\DATAMEMORY|memory[80][6]~247_combout\ & ((\DATAMEMORY|memory~649_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~649_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[80][6]~247_combout\ 
-- & (((\DATAMEMORY|memory~649_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[80][6]~247_combout\,
	datac => \DATAMEMORY|memory~649_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~650_combout\);

\DATAMEMORY|Decoder0~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~202_combout\ = (\REXMEM|output_result\(2) & (\REXMEM|output_result\(3) & (!\REXMEM|output_result\(4) & \DATAMEMORY|Decoder0~148_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(3),
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|Decoder0~148_combout\,
	combout => \DATAMEMORY|Decoder0~202_combout\);

\DATAMEMORY|memory[80][0]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[80][0]~252_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~200_combout\) # ((\DATAMEMORY|memory[80][6]~251_combout\) # (\DATAMEMORY|Decoder0~202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~200_combout\,
	datac => \DATAMEMORY|memory[80][6]~251_combout\,
	datad => \DATAMEMORY|Decoder0~202_combout\,
	combout => \DATAMEMORY|memory[80][0]~252_combout\);

\DATAMEMORY|memory[80][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~650_combout\,
	ena => \DATAMEMORY|memory[80][0]~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[80][1]~q\);

\DATAMEMORY|Mux31~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~73_combout\ = (\REXMEM|output_result\(2)) # ((\REXMEM|output_result\(4) & !\REXMEM|output_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|Mux31~73_combout\);

\DATAMEMORY|Decoder0~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~138_combout\ = (\REXMEM|output_result\(5) & (!\REXMEM|output_result\(6) & (\REXMEM|output_result\(0) & !\REXMEM|output_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(5),
	datab => \REXMEM|output_result\(6),
	datac => \REXMEM|output_result\(0),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|Decoder0~138_combout\);

\DATAMEMORY|Decoder0~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~194_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(2) & (\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~138_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(2),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~138_combout\,
	combout => \DATAMEMORY|Decoder0~194_combout\);

\DATAMEMORY|Decoder0~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~125_combout\ = (\REXMEM|output_result\(5) & (!\REXMEM|output_result\(6) & (\REXMEM|output_result\(0) & \REXMEM|output_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(5),
	datab => \REXMEM|output_result\(6),
	datac => \REXMEM|output_result\(0),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|Decoder0~125_combout\);

\DATAMEMORY|Decoder0~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~189_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(2) & (\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~125_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(2),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~125_combout\,
	combout => \DATAMEMORY|Decoder0~189_combout\);

\DATAMEMORY|memory[64][4]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[64][4]~192_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(5) & (\DATAMEMORY|memory[16][4]~171_combout\ & !\REXMEM|output_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(5),
	datac => \DATAMEMORY|memory[16][4]~171_combout\,
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|memory[64][4]~192_combout\);

\DATAMEMORY|memory[64][4]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[64][4]~237_combout\ = (\DATAMEMORY|memory[64][4]~192_combout\ & (\DATAMEMORY|Decoder0~194_combout\)) # (!\DATAMEMORY|memory[64][4]~192_combout\ & ((\DATAMEMORY|Decoder0~189_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~194_combout\,
	datab => \DATAMEMORY|Decoder0~189_combout\,
	datad => \DATAMEMORY|memory[64][4]~192_combout\,
	combout => \DATAMEMORY|memory[64][4]~237_combout\);

\DATAMEMORY|memory~629\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~629_combout\ = (\DATAMEMORY|memory[64][4]~237_combout\ & (((\DATAMEMORY|memory[64][4]~192_combout\)))) # (!\DATAMEMORY|memory[64][4]~237_combout\ & ((\DATAMEMORY|memory[64][4]~192_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[64][4]~192_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[64][4]~237_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[64][4]~192_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~629_combout\);

\DATAMEMORY|memory~630\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~630_combout\ = (\DATAMEMORY|memory[64][4]~237_combout\ & ((\DATAMEMORY|memory~629_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~629_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[64][4]~237_combout\ 
-- & (((\DATAMEMORY|memory~629_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[64][4]~237_combout\,
	datac => \DATAMEMORY|memory~629_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~630_combout\);

\DATAMEMORY|Decoder0~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~122_combout\ = (\REXMEM|output_result\(5) & (!\REXMEM|output_result\(6) & (!\REXMEM|output_result\(0) & \REXMEM|output_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(5),
	datab => \REXMEM|output_result\(6),
	datac => \REXMEM|output_result\(0),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|Decoder0~122_combout\);

\DATAMEMORY|Decoder0~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~187_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(2) & (\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(2),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~122_combout\,
	combout => \DATAMEMORY|Decoder0~187_combout\);

\DATAMEMORY|Decoder0~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~133_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(2) & \REXMEM|output_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(2),
	datac => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|Decoder0~133_combout\);

\DATAMEMORY|memory[64][4]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[64][4]~134_combout\ = (\REXMEM|output_result\(1) & (\REXMEM|output_result\(0) & \DATAMEMORY|Decoder0~133_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datab => \REXMEM|output_result\(0),
	datac => \DATAMEMORY|Decoder0~133_combout\,
	combout => \DATAMEMORY|memory[64][4]~134_combout\);

\DATAMEMORY|memory[64][4]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[64][4]~194_combout\ = (\REXMEM|output_result\(6) & (((\DATAMEMORY|memory[64][4]~135_combout\ & !\REXMEM|output_result\(5))))) # (!\REXMEM|output_result\(6) & (\DATAMEMORY|memory[64][4]~134_combout\ & ((\REXMEM|output_result\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[64][4]~134_combout\,
	datab => \DATAMEMORY|memory[64][4]~135_combout\,
	datac => \REXMEM|output_result\(6),
	datad => \REXMEM|output_result\(5),
	combout => \DATAMEMORY|memory[64][4]~194_combout\);

\DATAMEMORY|memory[64][0]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[64][0]~240_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~187_combout\) # ((\DATAMEMORY|Decoder0~194_combout\) # (\DATAMEMORY|memory[64][4]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~187_combout\,
	datac => \DATAMEMORY|Decoder0~194_combout\,
	datad => \DATAMEMORY|memory[64][4]~194_combout\,
	combout => \DATAMEMORY|memory[64][0]~240_combout\);

\DATAMEMORY|memory[64][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~630_combout\,
	ena => \DATAMEMORY|memory[64][0]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[64][1]~q\);

\DATAMEMORY|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux6~0_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[80][1]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[64][1]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & 
-- (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[80][1]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[64][1]~q\,
	combout => \DATAMEMORY|Mux6~0_combout\);

\DATAMEMORY|Decoder0~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~149_combout\ = (\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~146_combout\ & (!\REXMEM|output_result\(4) & !\REXMEM|output_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|Decoder0~146_combout\,
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(2),
	combout => \DATAMEMORY|Decoder0~149_combout\);

\DATAMEMORY|Decoder0~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~150_combout\ = (\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~147_combout\ & (!\REXMEM|output_result\(4) & !\REXMEM|output_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|Decoder0~147_combout\,
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(2),
	combout => \DATAMEMORY|Decoder0~150_combout\);

\DATAMEMORY|memory[12][4]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[12][4]~148_combout\ = (!\REXMEM|output_result\(2) & (\REXMEM|output_result\(3) & (\REXMEM|output_result\(0) $ (\REXMEM|output_result\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(0),
	datab => \REXMEM|output_result\(1),
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|memory[12][4]~148_combout\);

\DATAMEMORY|memory[76][4]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[76][4]~265_combout\ = (\REXMEM|output_result\(6) & (\DATAMEMORY|memory[12][4]~148_combout\ & (!\REXMEM|output_result\(4) & !\REXMEM|output_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[12][4]~148_combout\,
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(5),
	combout => \DATAMEMORY|memory[76][4]~265_combout\);

\DATAMEMORY|memory[76][4]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[76][4]~266_combout\ = (\DATAMEMORY|memory[76][4]~265_combout\ & (\DATAMEMORY|Decoder0~149_combout\)) # (!\DATAMEMORY|memory[76][4]~265_combout\ & ((\DATAMEMORY|Decoder0~150_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~149_combout\,
	datab => \DATAMEMORY|Decoder0~150_combout\,
	datad => \DATAMEMORY|memory[76][4]~265_combout\,
	combout => \DATAMEMORY|memory[76][4]~266_combout\);

\DATAMEMORY|memory~655\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~655_combout\ = (\DATAMEMORY|memory[76][4]~266_combout\ & (((\DATAMEMORY|memory[76][4]~265_combout\)))) # (!\DATAMEMORY|memory[76][4]~266_combout\ & ((\DATAMEMORY|memory[76][4]~265_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[76][4]~265_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[76][4]~266_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[76][4]~265_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~655_combout\);

\DATAMEMORY|memory~656\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~656_combout\ = (\DATAMEMORY|memory[76][4]~266_combout\ & ((\DATAMEMORY|memory~655_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~655_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[76][4]~266_combout\ 
-- & (((\DATAMEMORY|memory~655_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[76][4]~266_combout\,
	datac => \DATAMEMORY|memory~655_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~656_combout\);

\DATAMEMORY|memory[12][4]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[12][4]~166_combout\ = (\REXMEM|output_result\(3) & ((\REXMEM|output_result\(0) & (\REXMEM|output_result\(1) & !\REXMEM|output_result\(2))) # (!\REXMEM|output_result\(0) & (!\REXMEM|output_result\(1) & \REXMEM|output_result\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(0),
	datab => \REXMEM|output_result\(1),
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|memory[12][4]~166_combout\);

\DATAMEMORY|memory[76][4]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[76][4]~269_combout\ = (\REXMEM|output_result\(6) & (\DATAMEMORY|memory[12][4]~166_combout\ & (!\REXMEM|output_result\(4) & !\REXMEM|output_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[12][4]~166_combout\,
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(5),
	combout => \DATAMEMORY|memory[76][4]~269_combout\);

\DATAMEMORY|memory[76][0]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[76][0]~270_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~149_combout\) # ((\DATAMEMORY|Decoder0~151_combout\) # (\DATAMEMORY|memory[76][4]~269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~149_combout\,
	datac => \DATAMEMORY|Decoder0~151_combout\,
	datad => \DATAMEMORY|memory[76][4]~269_combout\,
	combout => \DATAMEMORY|memory[76][0]~270_combout\);

\DATAMEMORY|memory[76][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~656_combout\,
	ena => \DATAMEMORY|memory[76][0]~270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[76][1]~q\);

\DATAMEMORY|Decoder0~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~152_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|Decoder0~146_combout\ & (!\REXMEM|output_result\(2) & !\REXMEM|output_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \DATAMEMORY|Decoder0~146_combout\,
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|Decoder0~152_combout\);

\DATAMEMORY|Decoder0~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~153_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|Decoder0~147_combout\ & (!\REXMEM|output_result\(2) & !\REXMEM|output_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \DATAMEMORY|Decoder0~147_combout\,
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|Decoder0~153_combout\);

\DATAMEMORY|memory[84][0]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[84][0]~271_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(6) & (\DATAMEMORY|memory[4][6]~140_combout\ & !\REXMEM|output_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|memory[4][6]~140_combout\,
	datad => \REXMEM|output_result\(5),
	combout => \DATAMEMORY|memory[84][0]~271_combout\);

\DATAMEMORY|memory[84][0]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[84][0]~272_combout\ = (\DATAMEMORY|memory[84][0]~271_combout\ & (\DATAMEMORY|Decoder0~152_combout\)) # (!\DATAMEMORY|memory[84][0]~271_combout\ & ((\DATAMEMORY|Decoder0~153_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~152_combout\,
	datab => \DATAMEMORY|Decoder0~153_combout\,
	datad => \DATAMEMORY|memory[84][0]~271_combout\,
	combout => \DATAMEMORY|memory[84][0]~272_combout\);

\DATAMEMORY|memory~657\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~657_combout\ = (\DATAMEMORY|memory[84][0]~272_combout\ & (((\DATAMEMORY|memory[84][0]~271_combout\)))) # (!\DATAMEMORY|memory[84][0]~272_combout\ & ((\DATAMEMORY|memory[84][0]~271_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[84][0]~271_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[84][0]~272_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[84][0]~271_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~657_combout\);

\DATAMEMORY|memory~658\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~658_combout\ = (\DATAMEMORY|memory[84][0]~272_combout\ & ((\DATAMEMORY|memory~657_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~657_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[84][0]~272_combout\ 
-- & (((\DATAMEMORY|memory~657_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[84][0]~272_combout\,
	datac => \DATAMEMORY|memory~657_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~658_combout\);

\DATAMEMORY|Decoder0~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~154_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|Decoder0~148_combout\ & (!\REXMEM|output_result\(2) & !\REXMEM|output_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \DATAMEMORY|Decoder0~148_combout\,
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|Decoder0~154_combout\);

\DATAMEMORY|memory[4][6]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[4][6]~174_combout\ = (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(0) & (\REXMEM|output_result\(1) & !\REXMEM|output_result\(2))) # (!\REXMEM|output_result\(0) & (!\REXMEM|output_result\(1) & \REXMEM|output_result\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(0),
	datab => \REXMEM|output_result\(1),
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|memory[4][6]~174_combout\);

\DATAMEMORY|memory[84][0]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[84][0]~275_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(6) & (\DATAMEMORY|memory[4][6]~174_combout\ & !\REXMEM|output_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|memory[4][6]~174_combout\,
	datad => \REXMEM|output_result\(5),
	combout => \DATAMEMORY|memory[84][0]~275_combout\);

\DATAMEMORY|memory[84][0]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[84][0]~276_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~152_combout\) # ((\DATAMEMORY|Decoder0~154_combout\) # (\DATAMEMORY|memory[84][0]~275_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~152_combout\,
	datac => \DATAMEMORY|Decoder0~154_combout\,
	datad => \DATAMEMORY|memory[84][0]~275_combout\,
	combout => \DATAMEMORY|memory[84][0]~276_combout\);

\DATAMEMORY|memory[84][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~658_combout\,
	ena => \DATAMEMORY|memory[84][0]~276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[84][1]~q\);

\DATAMEMORY|Decoder0~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~199_combout\ = (!\REXMEM|output_result\(2) & (!\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~146_combout\ & !\REXMEM|output_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Decoder0~146_combout\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Decoder0~199_combout\);

\DATAMEMORY|Decoder0~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~209_combout\ = (!\REXMEM|output_result\(2) & (!\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~147_combout\ & !\REXMEM|output_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Decoder0~147_combout\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Decoder0~209_combout\);

\DATAMEMORY|memory[68][5]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[68][5]~198_combout\ = (\REXMEM|output_result\(6) & (\DATAMEMORY|memory[4][6]~140_combout\ & (!\REXMEM|output_result\(4) & !\REXMEM|output_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[4][6]~140_combout\,
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(5),
	combout => \DATAMEMORY|memory[68][5]~198_combout\);

\DATAMEMORY|memory[68][5]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[68][5]~277_combout\ = (\DATAMEMORY|memory[68][5]~198_combout\ & (\DATAMEMORY|Decoder0~199_combout\)) # (!\DATAMEMORY|memory[68][5]~198_combout\ & ((\DATAMEMORY|Decoder0~209_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~199_combout\,
	datab => \DATAMEMORY|Decoder0~209_combout\,
	datad => \DATAMEMORY|memory[68][5]~198_combout\,
	combout => \DATAMEMORY|memory[68][5]~277_combout\);

\DATAMEMORY|memory~659\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~659_combout\ = (\DATAMEMORY|memory[68][5]~277_combout\ & (((\DATAMEMORY|memory[68][5]~198_combout\)))) # (!\DATAMEMORY|memory[68][5]~277_combout\ & ((\DATAMEMORY|memory[68][5]~198_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[68][5]~198_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[68][5]~277_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[68][5]~198_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~659_combout\);

\DATAMEMORY|memory~660\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~660_combout\ = (\DATAMEMORY|memory[68][5]~277_combout\ & ((\DATAMEMORY|memory~659_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~659_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[68][5]~277_combout\ 
-- & (((\DATAMEMORY|memory~659_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[68][5]~277_combout\,
	datac => \DATAMEMORY|memory~659_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~660_combout\);

\DATAMEMORY|Decoder0~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~210_combout\ = (!\REXMEM|output_result\(2) & (!\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~148_combout\ & !\REXMEM|output_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Decoder0~148_combout\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Decoder0~210_combout\);

\DATAMEMORY|memory[68][5]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[68][5]~280_combout\ = (\REXMEM|output_result\(6) & (\DATAMEMORY|memory[4][6]~174_combout\ & (!\REXMEM|output_result\(4) & !\REXMEM|output_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[4][6]~174_combout\,
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(5),
	combout => \DATAMEMORY|memory[68][5]~280_combout\);

\DATAMEMORY|memory[68][0]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[68][0]~281_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~199_combout\) # ((\DATAMEMORY|Decoder0~210_combout\) # (\DATAMEMORY|memory[68][5]~280_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~199_combout\,
	datac => \DATAMEMORY|Decoder0~210_combout\,
	datad => \DATAMEMORY|memory[68][5]~280_combout\,
	combout => \DATAMEMORY|memory[68][0]~281_combout\);

\DATAMEMORY|memory[68][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~660_combout\,
	ena => \DATAMEMORY|memory[68][0]~281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[68][1]~q\);

\DATAMEMORY|Mux30~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~30_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[84][1]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[68][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[84][1]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[68][1]~q\,
	combout => \DATAMEMORY|Mux30~30_combout\);

\DATAMEMORY|Decoder0~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~155_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~146_combout\ & !\REXMEM|output_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Decoder0~146_combout\,
	datad => \REXMEM|output_result\(2),
	combout => \DATAMEMORY|Decoder0~155_combout\);

\DATAMEMORY|Decoder0~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~156_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~147_combout\ & !\REXMEM|output_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Decoder0~147_combout\,
	datad => \REXMEM|output_result\(2),
	combout => \DATAMEMORY|Decoder0~156_combout\);

\DATAMEMORY|memory[92][5]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[92][5]~282_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(6) & (\DATAMEMORY|memory[12][4]~148_combout\ & !\REXMEM|output_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|memory[12][4]~148_combout\,
	datad => \REXMEM|output_result\(5),
	combout => \DATAMEMORY|memory[92][5]~282_combout\);

\DATAMEMORY|memory[92][5]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[92][5]~283_combout\ = (\DATAMEMORY|memory[92][5]~282_combout\ & (\DATAMEMORY|Decoder0~155_combout\)) # (!\DATAMEMORY|memory[92][5]~282_combout\ & ((\DATAMEMORY|Decoder0~156_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~155_combout\,
	datab => \DATAMEMORY|Decoder0~156_combout\,
	datad => \DATAMEMORY|memory[92][5]~282_combout\,
	combout => \DATAMEMORY|memory[92][5]~283_combout\);

\DATAMEMORY|memory~661\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~661_combout\ = (\DATAMEMORY|memory[92][5]~283_combout\ & (((\DATAMEMORY|memory[92][5]~282_combout\)))) # (!\DATAMEMORY|memory[92][5]~283_combout\ & ((\DATAMEMORY|memory[92][5]~282_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[92][5]~282_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[92][5]~283_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[92][5]~282_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~661_combout\);

\DATAMEMORY|memory~662\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~662_combout\ = (\DATAMEMORY|memory[92][5]~283_combout\ & ((\DATAMEMORY|memory~661_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~661_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[92][5]~283_combout\ 
-- & (((\DATAMEMORY|memory~661_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[92][5]~283_combout\,
	datac => \DATAMEMORY|memory~661_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~662_combout\);

\DATAMEMORY|Decoder0~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~157_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~148_combout\ & !\REXMEM|output_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Decoder0~148_combout\,
	datad => \REXMEM|output_result\(2),
	combout => \DATAMEMORY|Decoder0~157_combout\);

\DATAMEMORY|memory[92][5]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[92][5]~286_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(6) & (\DATAMEMORY|memory[12][4]~166_combout\ & !\REXMEM|output_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|memory[12][4]~166_combout\,
	datad => \REXMEM|output_result\(5),
	combout => \DATAMEMORY|memory[92][5]~286_combout\);

\DATAMEMORY|memory[92][0]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[92][0]~287_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~155_combout\) # ((\DATAMEMORY|Decoder0~157_combout\) # (\DATAMEMORY|memory[92][5]~286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~155_combout\,
	datac => \DATAMEMORY|Decoder0~157_combout\,
	datad => \DATAMEMORY|memory[92][5]~286_combout\,
	combout => \DATAMEMORY|memory[92][0]~287_combout\);

\DATAMEMORY|memory[92][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~662_combout\,
	ena => \DATAMEMORY|memory[92][0]~287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[92][1]~q\);

\DATAMEMORY|Mux30~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~31_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux30~30_combout\ & ((\DATAMEMORY|memory[92][1]~q\))) # (!\DATAMEMORY|Mux30~30_combout\ & (\DATAMEMORY|memory[76][1]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux30~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[76][1]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux30~30_combout\,
	datad => \DATAMEMORY|memory[92][1]~q\,
	combout => \DATAMEMORY|Mux30~31_combout\);

\DATAMEMORY|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux6~1_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux6~0_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux6~0_combout\ & ((\DATAMEMORY|Mux30~31_combout\))) # (!\DATAMEMORY|Mux6~0_combout\ & 
-- (\DATAMEMORY|Mux30~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux30~29_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux6~0_combout\,
	datad => \DATAMEMORY|Mux30~31_combout\,
	combout => \DATAMEMORY|Mux6~1_combout\);

\RMEMWB|output_rdData[28]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \RMEMWB|output_rdData[28]~30_combout\ = (\REXMEM|output_result\(0)) # ((\REXMEM|output_result\(6) & !\REXMEM|output_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(0),
	datab => \REXMEM|output_result\(6),
	datad => \REXMEM|output_result\(1),
	combout => \RMEMWB|output_rdData[28]~30_combout\);

\RMEMWB|output_rdData[28]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \RMEMWB|output_rdData[28]~29_combout\ = (!\REXMEM|output_result\(1) & !\REXMEM|output_result\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \REXMEM|output_result\(1),
	datad => \REXMEM|output_result\(0),
	combout => \RMEMWB|output_rdData[28]~29_combout\);

\DATAMEMORY|Decoder0~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~145_combout\ = (!\REXMEM|output_result\(5) & (!\REXMEM|output_result\(6) & (\REXMEM|output_result\(0) & !\REXMEM|output_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(5),
	datab => \REXMEM|output_result\(6),
	datac => \REXMEM|output_result\(0),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|Decoder0~145_combout\);

\DATAMEMORY|Decoder0~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~225_combout\ = (\REXMEM|output_result\(2) & (\REXMEM|output_result\(3) & (!\REXMEM|output_result\(4) & \DATAMEMORY|Decoder0~145_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(3),
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|Decoder0~145_combout\,
	combout => \DATAMEMORY|Decoder0~225_combout\);

\DATAMEMORY|Decoder0~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~158_combout\ = (!\REXMEM|output_result\(5) & (!\REXMEM|output_result\(6) & (\REXMEM|output_result\(0) & \REXMEM|output_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(5),
	datab => \REXMEM|output_result\(6),
	datac => \REXMEM|output_result\(0),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|Decoder0~158_combout\);

\DATAMEMORY|Decoder0~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~226_combout\ = (\REXMEM|output_result\(2) & (\REXMEM|output_result\(3) & (!\REXMEM|output_result\(4) & \DATAMEMORY|Decoder0~158_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(3),
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|Decoder0~158_combout\,
	combout => \DATAMEMORY|Decoder0~226_combout\);

\DATAMEMORY|memory[16][4]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[16][4]~335_combout\ = (\DATAMEMORY|memory[16][4]~171_combout\ & (!\REXMEM|output_result\(4) & (!\REXMEM|output_result\(6) & !\REXMEM|output_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[16][4]~171_combout\,
	datab => \REXMEM|output_result\(4),
	datac => \REXMEM|output_result\(6),
	datad => \REXMEM|output_result\(5),
	combout => \DATAMEMORY|memory[16][4]~335_combout\);

\DATAMEMORY|memory[16][4]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[16][4]~336_combout\ = (\DATAMEMORY|memory[16][4]~335_combout\ & (\DATAMEMORY|Decoder0~225_combout\)) # (!\DATAMEMORY|memory[16][4]~335_combout\ & ((\DATAMEMORY|Decoder0~226_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~225_combout\,
	datab => \DATAMEMORY|Decoder0~226_combout\,
	datad => \DATAMEMORY|memory[16][4]~335_combout\,
	combout => \DATAMEMORY|memory[16][4]~336_combout\);

\DATAMEMORY|memory~679\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~679_combout\ = (\DATAMEMORY|memory[16][4]~336_combout\ & (((\DATAMEMORY|memory[16][4]~335_combout\)))) # (!\DATAMEMORY|memory[16][4]~336_combout\ & ((\DATAMEMORY|memory[16][4]~335_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[16][4]~335_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[16][4]~336_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[16][4]~335_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~679_combout\);

\DATAMEMORY|memory~680\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~680_combout\ = (\DATAMEMORY|memory[16][4]~336_combout\ & ((\DATAMEMORY|memory~679_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~679_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[16][4]~336_combout\ 
-- & (((\DATAMEMORY|memory~679_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[16][4]~336_combout\,
	datac => \DATAMEMORY|memory~679_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~680_combout\);

\DATAMEMORY|memory[16][4]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[16][4]~339_combout\ = (\DATAMEMORY|memory[16][4]~250_combout\ & !\REXMEM|output_result\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[16][4]~250_combout\,
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|memory[16][4]~339_combout\);

\DATAMEMORY|Decoder0~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~159_combout\ = (!\REXMEM|output_result\(5) & (!\REXMEM|output_result\(6) & (!\REXMEM|output_result\(0) & \REXMEM|output_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(5),
	datab => \REXMEM|output_result\(6),
	datac => \REXMEM|output_result\(0),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|Decoder0~159_combout\);

\DATAMEMORY|Decoder0~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~227_combout\ = (\REXMEM|output_result\(2) & (\REXMEM|output_result\(3) & (!\REXMEM|output_result\(4) & \DATAMEMORY|Decoder0~159_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(3),
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|Decoder0~159_combout\,
	combout => \DATAMEMORY|Decoder0~227_combout\);

\DATAMEMORY|memory[16][0]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[16][0]~340_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~225_combout\) # ((\DATAMEMORY|memory[16][4]~339_combout\) # (\DATAMEMORY|Decoder0~227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~225_combout\,
	datac => \DATAMEMORY|memory[16][4]~339_combout\,
	datad => \DATAMEMORY|Decoder0~227_combout\,
	combout => \DATAMEMORY|memory[16][0]~340_combout\);

\DATAMEMORY|memory[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~680_combout\,
	ena => \DATAMEMORY|memory[16][0]~340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[16][1]~q\);

\DATAMEMORY|Decoder0~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~214_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(2) & (!\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~145_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(2),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~145_combout\,
	combout => \DATAMEMORY|Decoder0~214_combout\);

\DATAMEMORY|Decoder0~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~215_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(2) & (!\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~158_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(2),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~158_combout\,
	combout => \DATAMEMORY|Decoder0~215_combout\);

\DATAMEMORY|memory[24][5]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[24][5]~294_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[8][4]~179_combout\ & (!\REXMEM|output_result\(6) & !\REXMEM|output_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \DATAMEMORY|memory[8][4]~179_combout\,
	datac => \REXMEM|output_result\(6),
	datad => \REXMEM|output_result\(5),
	combout => \DATAMEMORY|memory[24][5]~294_combout\);

\DATAMEMORY|memory[24][5]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[24][5]~295_combout\ = (\DATAMEMORY|memory[24][5]~294_combout\ & (\DATAMEMORY|Decoder0~214_combout\)) # (!\DATAMEMORY|memory[24][5]~294_combout\ & ((\DATAMEMORY|Decoder0~215_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~214_combout\,
	datab => \DATAMEMORY|Decoder0~215_combout\,
	datad => \DATAMEMORY|memory[24][5]~294_combout\,
	combout => \DATAMEMORY|memory[24][5]~295_combout\);

\DATAMEMORY|memory~665\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~665_combout\ = (\DATAMEMORY|memory[24][5]~295_combout\ & (((\DATAMEMORY|memory[24][5]~294_combout\)))) # (!\DATAMEMORY|memory[24][5]~295_combout\ & ((\DATAMEMORY|memory[24][5]~294_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[24][5]~294_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[24][5]~295_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[24][5]~294_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~665_combout\);

\DATAMEMORY|memory~666\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~666_combout\ = (\DATAMEMORY|memory[24][5]~295_combout\ & ((\DATAMEMORY|memory~665_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~665_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[24][5]~295_combout\ 
-- & (((\DATAMEMORY|memory~665_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[24][5]~295_combout\,
	datac => \DATAMEMORY|memory~665_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~666_combout\);

\DATAMEMORY|Decoder0~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~216_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(2) & (!\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~159_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(2),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~159_combout\,
	combout => \DATAMEMORY|Decoder0~216_combout\);

\DATAMEMORY|memory[24][5]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[24][5]~298_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[8][4]~143_combout\ & (!\REXMEM|output_result\(6) & !\REXMEM|output_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \DATAMEMORY|memory[8][4]~143_combout\,
	datac => \REXMEM|output_result\(6),
	datad => \REXMEM|output_result\(5),
	combout => \DATAMEMORY|memory[24][5]~298_combout\);

\DATAMEMORY|memory[24][0]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[24][0]~299_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~214_combout\) # ((\DATAMEMORY|Decoder0~216_combout\) # (\DATAMEMORY|memory[24][5]~298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~214_combout\,
	datac => \DATAMEMORY|Decoder0~216_combout\,
	datad => \DATAMEMORY|memory[24][5]~298_combout\,
	combout => \DATAMEMORY|memory[24][0]~299_combout\);

\DATAMEMORY|memory[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~666_combout\,
	ena => \DATAMEMORY|memory[24][0]~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[24][1]~q\);

\DATAMEMORY|Decoder0~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~217_combout\ = (\REXMEM|output_result\(2) & (!\REXMEM|output_result\(4) & (!\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~145_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(4),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~145_combout\,
	combout => \DATAMEMORY|Decoder0~217_combout\);

\DATAMEMORY|Decoder0~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~218_combout\ = (\REXMEM|output_result\(2) & (!\REXMEM|output_result\(4) & (!\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~158_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(4),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~158_combout\,
	combout => \DATAMEMORY|Decoder0~218_combout\);

\DATAMEMORY|memory[8][4]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[8][4]~300_combout\ = (\DATAMEMORY|memory[8][4]~179_combout\ & (!\REXMEM|output_result\(4) & (!\REXMEM|output_result\(6) & !\REXMEM|output_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[8][4]~179_combout\,
	datab => \REXMEM|output_result\(4),
	datac => \REXMEM|output_result\(6),
	datad => \REXMEM|output_result\(5),
	combout => \DATAMEMORY|memory[8][4]~300_combout\);

\DATAMEMORY|memory[8][4]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[8][4]~301_combout\ = (\DATAMEMORY|memory[8][4]~300_combout\ & (\DATAMEMORY|Decoder0~217_combout\)) # (!\DATAMEMORY|memory[8][4]~300_combout\ & ((\DATAMEMORY|Decoder0~218_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~217_combout\,
	datab => \DATAMEMORY|Decoder0~218_combout\,
	datad => \DATAMEMORY|memory[8][4]~300_combout\,
	combout => \DATAMEMORY|memory[8][4]~301_combout\);

\DATAMEMORY|memory~667\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~667_combout\ = (\DATAMEMORY|memory[8][4]~301_combout\ & (((\DATAMEMORY|memory[8][4]~300_combout\)))) # (!\DATAMEMORY|memory[8][4]~301_combout\ & ((\DATAMEMORY|memory[8][4]~300_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[8][4]~300_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[8][4]~301_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[8][4]~300_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~667_combout\);

\DATAMEMORY|memory~668\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~668_combout\ = (\DATAMEMORY|memory[8][4]~301_combout\ & ((\DATAMEMORY|memory~667_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~667_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[8][4]~301_combout\ & 
-- (((\DATAMEMORY|memory~667_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[8][4]~301_combout\,
	datac => \DATAMEMORY|memory~667_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~668_combout\);

\DATAMEMORY|Decoder0~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~219_combout\ = (\REXMEM|output_result\(2) & (!\REXMEM|output_result\(4) & (!\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~159_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(4),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~159_combout\,
	combout => \DATAMEMORY|Decoder0~219_combout\);

\DATAMEMORY|memory[8][4]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[8][4]~304_combout\ = (\DATAMEMORY|memory[8][4]~143_combout\ & (!\REXMEM|output_result\(4) & (!\REXMEM|output_result\(6) & !\REXMEM|output_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[8][4]~143_combout\,
	datab => \REXMEM|output_result\(4),
	datac => \REXMEM|output_result\(6),
	datad => \REXMEM|output_result\(5),
	combout => \DATAMEMORY|memory[8][4]~304_combout\);

\DATAMEMORY|memory[8][0]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[8][0]~305_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~217_combout\) # ((\DATAMEMORY|Decoder0~219_combout\) # (\DATAMEMORY|memory[8][4]~304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~217_combout\,
	datac => \DATAMEMORY|Decoder0~219_combout\,
	datad => \DATAMEMORY|memory[8][4]~304_combout\,
	combout => \DATAMEMORY|memory[8][0]~305_combout\);

\DATAMEMORY|memory[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~668_combout\,
	ena => \DATAMEMORY|memory[8][0]~305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[8][1]~q\);

\DATAMEMORY|Mux30~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~34_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[24][1]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[8][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[24][1]~q\,
	datab => \DATAMEMORY|memory[8][1]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux30~34_combout\);

\DATAMEMORY|memory[0][1]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[0][1]~241_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(6) & (\REXMEM|output_result\(5) & \DATAMEMORY|memory[16][4]~171_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(6),
	datac => \REXMEM|output_result\(5),
	datad => \DATAMEMORY|memory[16][4]~171_combout\,
	combout => \DATAMEMORY|memory[0][1]~241_combout\);

\DATAMEMORY|Decoder0~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~143_combout\ = (\REXMEM|output_result\(5) & (\REXMEM|output_result\(6) & (\REXMEM|output_result\(0) & \REXMEM|output_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(5),
	datab => \REXMEM|output_result\(6),
	datac => \REXMEM|output_result\(0),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|Decoder0~143_combout\);

\DATAMEMORY|memory[0][1]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[0][1]~242_combout\ = (\DATAMEMORY|Decoder0~133_combout\ & ((\DATAMEMORY|memory[0][1]~241_combout\ & (\DATAMEMORY|Decoder0~237_combout\)) # (!\DATAMEMORY|memory[0][1]~241_combout\ & ((\DATAMEMORY|Decoder0~143_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~133_combout\,
	datab => \DATAMEMORY|Decoder0~237_combout\,
	datac => \DATAMEMORY|Decoder0~143_combout\,
	datad => \DATAMEMORY|memory[0][1]~241_combout\,
	combout => \DATAMEMORY|memory[0][1]~242_combout\);

\DATAMEMORY|memory~631\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~631_combout\ = (\DATAMEMORY|memory[0][1]~241_combout\ & (((\DATAMEMORY|memory[0][1]~242_combout\)))) # (!\DATAMEMORY|memory[0][1]~241_combout\ & ((\DATAMEMORY|memory[0][1]~242_combout\ & (\REXMEM|output_wrData\(17))) # 
-- (!\DATAMEMORY|memory[0][1]~242_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[0][1]~241_combout\,
	datab => \REXMEM|output_wrData\(17),
	datac => \DATAMEMORY|memory[0][1]~242_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~631_combout\);

\DATAMEMORY|memory~632\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~632_combout\ = (\DATAMEMORY|memory[0][1]~241_combout\ & ((\DATAMEMORY|memory~631_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~631_combout\ & (\REXMEM|output_wrData\(9))))) # (!\DATAMEMORY|memory[0][1]~241_combout\ & 
-- (((\DATAMEMORY|memory~631_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(9),
	datab => \DATAMEMORY|memory[0][1]~241_combout\,
	datac => \DATAMEMORY|memory~631_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~632_combout\);

\DATAMEMORY|memory[0][1]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[0][1]~136_combout\ = (\REXMEM|output_result\(6) & (\DATAMEMORY|memory[64][4]~134_combout\ & (\REXMEM|output_result\(5)))) # (!\REXMEM|output_result\(6) & (((!\REXMEM|output_result\(5) & \DATAMEMORY|memory[64][4]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[64][4]~134_combout\,
	datab => \REXMEM|output_result\(6),
	datac => \REXMEM|output_result\(5),
	datad => \DATAMEMORY|memory[64][4]~135_combout\,
	combout => \DATAMEMORY|memory[0][1]~136_combout\);

\DATAMEMORY|Decoder0~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~137_combout\ = (\REXMEM|output_result\(5) & (\REXMEM|output_result\(6) & (!\REXMEM|output_result\(0) & \REXMEM|output_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(5),
	datab => \REXMEM|output_result\(6),
	datac => \REXMEM|output_result\(0),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|Decoder0~137_combout\);

\DATAMEMORY|memory[0][0]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[0][0]~206_combout\ = (\DATAMEMORY|Decoder0~137_combout\) # (\DATAMEMORY|Decoder0~237_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~137_combout\,
	datab => \DATAMEMORY|Decoder0~237_combout\,
	combout => \DATAMEMORY|memory[0][0]~206_combout\);

\DATAMEMORY|memory[0][0]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[0][0]~245_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|memory[0][1]~136_combout\) # ((\DATAMEMORY|Decoder0~133_combout\ & \DATAMEMORY|memory[0][0]~206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|memory[0][1]~136_combout\,
	datac => \DATAMEMORY|Decoder0~133_combout\,
	datad => \DATAMEMORY|memory[0][0]~206_combout\,
	combout => \DATAMEMORY|memory[0][0]~245_combout\);

\DATAMEMORY|memory[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~632_combout\,
	ena => \DATAMEMORY|memory[0][0]~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[0][1]~q\);

\DATAMEMORY|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux6~2_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[0][1]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux30~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux30~34_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[0][1]~q\,
	combout => \DATAMEMORY|Mux6~2_combout\);

\DATAMEMORY|Decoder0~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~160_combout\ = (\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~145_combout\ & (!\REXMEM|output_result\(4) & !\REXMEM|output_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|Decoder0~145_combout\,
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(2),
	combout => \DATAMEMORY|Decoder0~160_combout\);

\DATAMEMORY|Decoder0~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~161_combout\ = (\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~158_combout\ & (!\REXMEM|output_result\(4) & !\REXMEM|output_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|Decoder0~158_combout\,
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(2),
	combout => \DATAMEMORY|Decoder0~161_combout\);

\DATAMEMORY|memory[12][4]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[12][4]~306_combout\ = (\DATAMEMORY|memory[12][4]~148_combout\ & (!\REXMEM|output_result\(4) & (!\REXMEM|output_result\(6) & !\REXMEM|output_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[12][4]~148_combout\,
	datab => \REXMEM|output_result\(4),
	datac => \REXMEM|output_result\(6),
	datad => \REXMEM|output_result\(5),
	combout => \DATAMEMORY|memory[12][4]~306_combout\);

\DATAMEMORY|memory[12][4]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[12][4]~307_combout\ = (\DATAMEMORY|memory[12][4]~306_combout\ & (\DATAMEMORY|Decoder0~160_combout\)) # (!\DATAMEMORY|memory[12][4]~306_combout\ & ((\DATAMEMORY|Decoder0~161_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~160_combout\,
	datab => \DATAMEMORY|Decoder0~161_combout\,
	datad => \DATAMEMORY|memory[12][4]~306_combout\,
	combout => \DATAMEMORY|memory[12][4]~307_combout\);

\DATAMEMORY|memory~669\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~669_combout\ = (\DATAMEMORY|memory[12][4]~307_combout\ & (((\DATAMEMORY|memory[12][4]~306_combout\)))) # (!\DATAMEMORY|memory[12][4]~307_combout\ & ((\DATAMEMORY|memory[12][4]~306_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[12][4]~306_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[12][4]~307_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[12][4]~306_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~669_combout\);

\DATAMEMORY|memory~670\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~670_combout\ = (\DATAMEMORY|memory[12][4]~307_combout\ & ((\DATAMEMORY|memory~669_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~669_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[12][4]~307_combout\ 
-- & (((\DATAMEMORY|memory~669_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[12][4]~307_combout\,
	datac => \DATAMEMORY|memory~669_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~670_combout\);

\DATAMEMORY|Decoder0~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~162_combout\ = (\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~159_combout\ & (!\REXMEM|output_result\(4) & !\REXMEM|output_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|Decoder0~159_combout\,
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(2),
	combout => \DATAMEMORY|Decoder0~162_combout\);

\DATAMEMORY|memory[12][4]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[12][4]~310_combout\ = (\DATAMEMORY|memory[12][4]~166_combout\ & (!\REXMEM|output_result\(4) & (!\REXMEM|output_result\(6) & !\REXMEM|output_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[12][4]~166_combout\,
	datab => \REXMEM|output_result\(4),
	datac => \REXMEM|output_result\(6),
	datad => \REXMEM|output_result\(5),
	combout => \DATAMEMORY|memory[12][4]~310_combout\);

\DATAMEMORY|memory[12][0]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[12][0]~311_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~160_combout\) # ((\DATAMEMORY|Decoder0~162_combout\) # (\DATAMEMORY|memory[12][4]~310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~160_combout\,
	datac => \DATAMEMORY|Decoder0~162_combout\,
	datad => \DATAMEMORY|memory[12][4]~310_combout\,
	combout => \DATAMEMORY|memory[12][0]~311_combout\);

\DATAMEMORY|memory[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~670_combout\,
	ena => \DATAMEMORY|memory[12][0]~311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[12][1]~q\);

\DATAMEMORY|Decoder0~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~163_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|Decoder0~145_combout\ & (!\REXMEM|output_result\(2) & !\REXMEM|output_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \DATAMEMORY|Decoder0~145_combout\,
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|Decoder0~163_combout\);

\DATAMEMORY|Decoder0~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~164_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|Decoder0~158_combout\ & (!\REXMEM|output_result\(2) & !\REXMEM|output_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \DATAMEMORY|Decoder0~158_combout\,
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|Decoder0~164_combout\);

\DATAMEMORY|memory[20][4]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[20][4]~312_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[4][6]~140_combout\ & (!\REXMEM|output_result\(6) & !\REXMEM|output_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \DATAMEMORY|memory[4][6]~140_combout\,
	datac => \REXMEM|output_result\(6),
	datad => \REXMEM|output_result\(5),
	combout => \DATAMEMORY|memory[20][4]~312_combout\);

\DATAMEMORY|memory[20][4]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[20][4]~313_combout\ = (\DATAMEMORY|memory[20][4]~312_combout\ & (\DATAMEMORY|Decoder0~163_combout\)) # (!\DATAMEMORY|memory[20][4]~312_combout\ & ((\DATAMEMORY|Decoder0~164_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~163_combout\,
	datab => \DATAMEMORY|Decoder0~164_combout\,
	datad => \DATAMEMORY|memory[20][4]~312_combout\,
	combout => \DATAMEMORY|memory[20][4]~313_combout\);

\DATAMEMORY|memory~671\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~671_combout\ = (\DATAMEMORY|memory[20][4]~313_combout\ & (((\DATAMEMORY|memory[20][4]~312_combout\)))) # (!\DATAMEMORY|memory[20][4]~313_combout\ & ((\DATAMEMORY|memory[20][4]~312_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[20][4]~312_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[20][4]~313_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[20][4]~312_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~671_combout\);

\DATAMEMORY|memory~672\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~672_combout\ = (\DATAMEMORY|memory[20][4]~313_combout\ & ((\DATAMEMORY|memory~671_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~671_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[20][4]~313_combout\ 
-- & (((\DATAMEMORY|memory~671_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[20][4]~313_combout\,
	datac => \DATAMEMORY|memory~671_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~672_combout\);

\DATAMEMORY|Decoder0~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~165_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|Decoder0~159_combout\ & (!\REXMEM|output_result\(2) & !\REXMEM|output_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \DATAMEMORY|Decoder0~159_combout\,
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|Decoder0~165_combout\);

\DATAMEMORY|memory[20][4]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[20][4]~316_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[4][6]~174_combout\ & (!\REXMEM|output_result\(6) & !\REXMEM|output_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \DATAMEMORY|memory[4][6]~174_combout\,
	datac => \REXMEM|output_result\(6),
	datad => \REXMEM|output_result\(5),
	combout => \DATAMEMORY|memory[20][4]~316_combout\);

\DATAMEMORY|memory[20][0]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[20][0]~317_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~163_combout\) # ((\DATAMEMORY|Decoder0~165_combout\) # (\DATAMEMORY|memory[20][4]~316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~163_combout\,
	datac => \DATAMEMORY|Decoder0~165_combout\,
	datad => \DATAMEMORY|memory[20][4]~316_combout\,
	combout => \DATAMEMORY|memory[20][0]~317_combout\);

\DATAMEMORY|memory[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~672_combout\,
	ena => \DATAMEMORY|memory[20][0]~317_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[20][1]~q\);

\DATAMEMORY|Decoder0~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~198_combout\ = (!\REXMEM|output_result\(2) & (!\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~145_combout\ & !\REXMEM|output_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Decoder0~145_combout\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Decoder0~198_combout\);

\DATAMEMORY|Decoder0~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~220_combout\ = (!\REXMEM|output_result\(2) & (!\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~158_combout\ & !\REXMEM|output_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Decoder0~158_combout\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Decoder0~220_combout\);

\DATAMEMORY|memory[4][6]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[4][6]~141_combout\ = (\DATAMEMORY|memory[4][6]~140_combout\ & (!\REXMEM|output_result\(4) & (!\REXMEM|output_result\(6) & !\REXMEM|output_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[4][6]~140_combout\,
	datab => \REXMEM|output_result\(4),
	datac => \REXMEM|output_result\(6),
	datad => \REXMEM|output_result\(5),
	combout => \DATAMEMORY|memory[4][6]~141_combout\);

\DATAMEMORY|memory[4][6]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[4][6]~318_combout\ = (\DATAMEMORY|memory[4][6]~141_combout\ & (\DATAMEMORY|Decoder0~198_combout\)) # (!\DATAMEMORY|memory[4][6]~141_combout\ & ((\DATAMEMORY|Decoder0~220_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~198_combout\,
	datab => \DATAMEMORY|Decoder0~220_combout\,
	datad => \DATAMEMORY|memory[4][6]~141_combout\,
	combout => \DATAMEMORY|memory[4][6]~318_combout\);

\DATAMEMORY|memory~673\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~673_combout\ = (\DATAMEMORY|memory[4][6]~318_combout\ & (((\DATAMEMORY|memory[4][6]~141_combout\)))) # (!\DATAMEMORY|memory[4][6]~318_combout\ & ((\DATAMEMORY|memory[4][6]~141_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[4][6]~141_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[4][6]~318_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[4][6]~141_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~673_combout\);

\DATAMEMORY|memory~674\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~674_combout\ = (\DATAMEMORY|memory[4][6]~318_combout\ & ((\DATAMEMORY|memory~673_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~673_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[4][6]~318_combout\ & 
-- (((\DATAMEMORY|memory~673_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[4][6]~318_combout\,
	datac => \DATAMEMORY|memory~673_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~674_combout\);

\DATAMEMORY|Decoder0~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~221_combout\ = (!\REXMEM|output_result\(2) & (!\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~159_combout\ & !\REXMEM|output_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Decoder0~159_combout\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Decoder0~221_combout\);

\DATAMEMORY|memory[4][6]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[4][6]~321_combout\ = (\DATAMEMORY|memory[4][6]~174_combout\ & (!\REXMEM|output_result\(4) & (!\REXMEM|output_result\(6) & !\REXMEM|output_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[4][6]~174_combout\,
	datab => \REXMEM|output_result\(4),
	datac => \REXMEM|output_result\(6),
	datad => \REXMEM|output_result\(5),
	combout => \DATAMEMORY|memory[4][6]~321_combout\);

\DATAMEMORY|memory[4][0]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[4][0]~322_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~198_combout\) # ((\DATAMEMORY|Decoder0~221_combout\) # (\DATAMEMORY|memory[4][6]~321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~198_combout\,
	datac => \DATAMEMORY|Decoder0~221_combout\,
	datad => \DATAMEMORY|memory[4][6]~321_combout\,
	combout => \DATAMEMORY|memory[4][0]~322_combout\);

\DATAMEMORY|memory[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~674_combout\,
	ena => \DATAMEMORY|memory[4][0]~322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[4][1]~q\);

\DATAMEMORY|Mux30~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~35_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[20][1]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[4][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[20][1]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[4][1]~q\,
	combout => \DATAMEMORY|Mux30~35_combout\);

\DATAMEMORY|Decoder0~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~166_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~145_combout\ & !\REXMEM|output_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Decoder0~145_combout\,
	datad => \REXMEM|output_result\(2),
	combout => \DATAMEMORY|Decoder0~166_combout\);

\DATAMEMORY|Decoder0~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~167_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~158_combout\ & !\REXMEM|output_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Decoder0~158_combout\,
	datad => \REXMEM|output_result\(2),
	combout => \DATAMEMORY|Decoder0~167_combout\);

\DATAMEMORY|memory[28][5]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[28][5]~323_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[12][4]~148_combout\ & (!\REXMEM|output_result\(6) & !\REXMEM|output_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \DATAMEMORY|memory[12][4]~148_combout\,
	datac => \REXMEM|output_result\(6),
	datad => \REXMEM|output_result\(5),
	combout => \DATAMEMORY|memory[28][5]~323_combout\);

\DATAMEMORY|memory[28][5]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[28][5]~324_combout\ = (\DATAMEMORY|memory[28][5]~323_combout\ & (\DATAMEMORY|Decoder0~166_combout\)) # (!\DATAMEMORY|memory[28][5]~323_combout\ & ((\DATAMEMORY|Decoder0~167_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~166_combout\,
	datab => \DATAMEMORY|Decoder0~167_combout\,
	datad => \DATAMEMORY|memory[28][5]~323_combout\,
	combout => \DATAMEMORY|memory[28][5]~324_combout\);

\DATAMEMORY|memory~675\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~675_combout\ = (\DATAMEMORY|memory[28][5]~324_combout\ & (((\DATAMEMORY|memory[28][5]~323_combout\)))) # (!\DATAMEMORY|memory[28][5]~324_combout\ & ((\DATAMEMORY|memory[28][5]~323_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[28][5]~323_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[28][5]~324_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[28][5]~323_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~675_combout\);

\DATAMEMORY|memory~676\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~676_combout\ = (\DATAMEMORY|memory[28][5]~324_combout\ & ((\DATAMEMORY|memory~675_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~675_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[28][5]~324_combout\ 
-- & (((\DATAMEMORY|memory~675_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[28][5]~324_combout\,
	datac => \DATAMEMORY|memory~675_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~676_combout\);

\DATAMEMORY|Decoder0~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~168_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~159_combout\ & !\REXMEM|output_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Decoder0~159_combout\,
	datad => \REXMEM|output_result\(2),
	combout => \DATAMEMORY|Decoder0~168_combout\);

\DATAMEMORY|memory[28][5]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[28][5]~327_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[12][4]~166_combout\ & (!\REXMEM|output_result\(6) & !\REXMEM|output_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \DATAMEMORY|memory[12][4]~166_combout\,
	datac => \REXMEM|output_result\(6),
	datad => \REXMEM|output_result\(5),
	combout => \DATAMEMORY|memory[28][5]~327_combout\);

\DATAMEMORY|memory[28][0]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[28][0]~328_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~166_combout\) # ((\DATAMEMORY|Decoder0~168_combout\) # (\DATAMEMORY|memory[28][5]~327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~166_combout\,
	datac => \DATAMEMORY|Decoder0~168_combout\,
	datad => \DATAMEMORY|memory[28][5]~327_combout\,
	combout => \DATAMEMORY|memory[28][0]~328_combout\);

\DATAMEMORY|memory[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~676_combout\,
	ena => \DATAMEMORY|memory[28][0]~328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[28][1]~q\);

\DATAMEMORY|Mux30~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~36_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux30~35_combout\ & ((\DATAMEMORY|memory[28][1]~q\))) # (!\DATAMEMORY|Mux30~35_combout\ & (\DATAMEMORY|memory[12][1]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux30~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[12][1]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux30~35_combout\,
	datad => \DATAMEMORY|memory[28][1]~q\,
	combout => \DATAMEMORY|Mux30~36_combout\);

\DATAMEMORY|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux6~3_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux6~2_combout\ & ((\DATAMEMORY|Mux30~36_combout\))) # (!\DATAMEMORY|Mux6~2_combout\ & (\DATAMEMORY|memory[16][1]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[16][1]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux6~2_combout\,
	datad => \DATAMEMORY|Mux30~36_combout\,
	combout => \DATAMEMORY|Mux6~3_combout\);

\DATAMEMORY|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux6~4_combout\ = (\RMEMWB|output_rdData[28]~30_combout\ & (((!\RMEMWB|output_rdData[28]~29_combout\)))) # (!\RMEMWB|output_rdData[28]~30_combout\ & ((\RMEMWB|output_rdData[28]~29_combout\ & ((\DATAMEMORY|Mux6~3_combout\))) # 
-- (!\RMEMWB|output_rdData[28]~29_combout\ & (\DATAMEMORY|Mux30~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[28]~30_combout\,
	datab => \DATAMEMORY|Mux30~74_combout\,
	datac => \RMEMWB|output_rdData[28]~29_combout\,
	datad => \DATAMEMORY|Mux6~3_combout\,
	combout => \DATAMEMORY|Mux6~4_combout\);

\DATAMEMORY|Decoder0~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~169_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|Decoder0~135_combout\ & (!\REXMEM|output_result\(2) & !\REXMEM|output_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \DATAMEMORY|Decoder0~135_combout\,
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|Decoder0~169_combout\);

\DATAMEMORY|memory[3][3]~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~387_combout\ = (\REXMEM|output_result\(2) & (\REXMEM|output_result\(1) & \DATAMEMORY|memory[3][3]~365_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|memory[3][3]~365_combout\,
	combout => \DATAMEMORY|memory[3][3]~387_combout\);

\DATAMEMORY|memory[81][5]~433\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[81][5]~433_combout\ = (\DATAMEMORY|memory[3][3]~387_combout\ & (\DATAMEMORY|Decoder0~202_combout\)) # (!\DATAMEMORY|memory[3][3]~387_combout\ & ((\DATAMEMORY|Decoder0~169_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~202_combout\,
	datab => \DATAMEMORY|Decoder0~169_combout\,
	datad => \DATAMEMORY|memory[3][3]~387_combout\,
	combout => \DATAMEMORY|memory[81][5]~433_combout\);

\DATAMEMORY|memory~713\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~713_combout\ = (\DATAMEMORY|memory[81][5]~433_combout\ & (((\DATAMEMORY|memory[3][3]~387_combout\)))) # (!\DATAMEMORY|memory[81][5]~433_combout\ & ((\DATAMEMORY|memory[3][3]~387_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~387_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[81][5]~433_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~387_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~713_combout\);

\DATAMEMORY|memory~714\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~714_combout\ = (\DATAMEMORY|memory[81][5]~433_combout\ & ((\DATAMEMORY|memory~713_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~713_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[81][5]~433_combout\ 
-- & (((\DATAMEMORY|memory~713_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[81][5]~433_combout\,
	datac => \DATAMEMORY|memory~713_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~714_combout\);

\DATAMEMORY|memory[81][0]~436\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[81][0]~436_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~201_combout\) # ((\DATAMEMORY|Decoder0~202_combout\) # (\DATAMEMORY|memory[3][3]~342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~201_combout\,
	datac => \DATAMEMORY|Decoder0~202_combout\,
	datad => \DATAMEMORY|memory[3][3]~342_combout\,
	combout => \DATAMEMORY|memory[81][0]~436_combout\);

\DATAMEMORY|memory[81][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~714_combout\,
	ena => \DATAMEMORY|memory[81][0]~436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[81][1]~q\);

\DATAMEMORY|Decoder0~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~173_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~135_combout\ & !\REXMEM|output_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Decoder0~135_combout\,
	datad => \REXMEM|output_result\(2),
	combout => \DATAMEMORY|Decoder0~173_combout\);

\DATAMEMORY|memory[3][3]~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~363_combout\ = (\REXMEM|output_result\(2) & (\REXMEM|output_result\(1) & \DATAMEMORY|memory[3][3]~341_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|memory[3][3]~341_combout\,
	combout => \DATAMEMORY|memory[3][3]~363_combout\);

\DATAMEMORY|memory[89][7]~437\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[89][7]~437_combout\ = (\DATAMEMORY|memory[3][3]~363_combout\ & (\DATAMEMORY|Decoder0~205_combout\)) # (!\DATAMEMORY|memory[3][3]~363_combout\ & ((\DATAMEMORY|Decoder0~173_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~205_combout\,
	datab => \DATAMEMORY|Decoder0~173_combout\,
	datad => \DATAMEMORY|memory[3][3]~363_combout\,
	combout => \DATAMEMORY|memory[89][7]~437_combout\);

\DATAMEMORY|memory~715\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~715_combout\ = (\DATAMEMORY|memory[89][7]~437_combout\ & (((\DATAMEMORY|memory[3][3]~363_combout\)))) # (!\DATAMEMORY|memory[89][7]~437_combout\ & ((\DATAMEMORY|memory[3][3]~363_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~363_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[89][7]~437_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~363_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~715_combout\);

\DATAMEMORY|memory~716\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~716_combout\ = (\DATAMEMORY|memory[89][7]~437_combout\ & ((\DATAMEMORY|memory~715_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~715_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[89][7]~437_combout\ 
-- & (((\DATAMEMORY|memory~715_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[89][7]~437_combout\,
	datac => \DATAMEMORY|memory~715_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~716_combout\);

\DATAMEMORY|memory[3][3]~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~409_combout\ = (\REXMEM|output_result\(6) & (!\REXMEM|output_result\(5) & (\REXMEM|output_result\(4) & \REXMEM|output_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \REXMEM|output_result\(5),
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|memory[3][3]~409_combout\);

\DATAMEMORY|memory[3][3]~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~410_combout\ = (\DATAMEMORY|memory[3][3]~409_combout\ & (!\REXMEM|output_result\(2) & !\REXMEM|output_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~409_combout\,
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|memory[3][3]~410_combout\);

\DATAMEMORY|memory[89][0]~440\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[89][0]~440_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~204_combout\) # ((\DATAMEMORY|Decoder0~205_combout\) # (\DATAMEMORY|memory[3][3]~410_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~204_combout\,
	datac => \DATAMEMORY|Decoder0~205_combout\,
	datad => \DATAMEMORY|memory[3][3]~410_combout\,
	combout => \DATAMEMORY|memory[89][0]~440_combout\);

\DATAMEMORY|memory[89][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~716_combout\,
	ena => \DATAMEMORY|memory[89][0]~440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[89][1]~q\);

\DATAMEMORY|memory[3][3]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~85_combout\ = (\REXMEM|output_result\(6) & (!\REXMEM|output_result\(5) & (!\REXMEM|output_result\(4) & !\REXMEM|output_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \REXMEM|output_result\(5),
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|memory[3][3]~85_combout\);

\DATAMEMORY|memory[3][3]~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~407_combout\ = (\REXMEM|output_result\(2) & (\REXMEM|output_result\(1) & \DATAMEMORY|memory[3][3]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|memory[3][3]~85_combout\,
	combout => \DATAMEMORY|memory[3][3]~407_combout\);

\DATAMEMORY|memory[73][0]~441\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[73][0]~441_combout\ = (\DATAMEMORY|memory[3][3]~407_combout\ & (\DATAMEMORY|Decoder0~208_combout\)) # (!\DATAMEMORY|memory[3][3]~407_combout\ & ((\DATAMEMORY|Decoder0~171_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~208_combout\,
	datab => \DATAMEMORY|Decoder0~171_combout\,
	datad => \DATAMEMORY|memory[3][3]~407_combout\,
	combout => \DATAMEMORY|memory[73][0]~441_combout\);

\DATAMEMORY|memory~717\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~717_combout\ = (\DATAMEMORY|memory[73][0]~441_combout\ & (((\DATAMEMORY|memory[3][3]~407_combout\)))) # (!\DATAMEMORY|memory[73][0]~441_combout\ & ((\DATAMEMORY|memory[3][3]~407_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~407_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[73][0]~441_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~407_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~717_combout\);

\DATAMEMORY|memory~718\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~718_combout\ = (\DATAMEMORY|memory[73][0]~441_combout\ & ((\DATAMEMORY|memory~717_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~717_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[73][0]~441_combout\ 
-- & (((\DATAMEMORY|memory~717_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[73][0]~441_combout\,
	datac => \DATAMEMORY|memory~717_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~718_combout\);

\DATAMEMORY|memory[73][0]~444\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[73][0]~444_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~207_combout\) # ((\DATAMEMORY|Decoder0~208_combout\) # (\DATAMEMORY|memory[3][3]~366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~207_combout\,
	datac => \DATAMEMORY|Decoder0~208_combout\,
	datad => \DATAMEMORY|memory[3][3]~366_combout\,
	combout => \DATAMEMORY|memory[73][0]~444_combout\);

\DATAMEMORY|memory[73][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~718_combout\,
	ena => \DATAMEMORY|memory[73][0]~444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[73][1]~q\);

\DATAMEMORY|Mux30~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~50_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[89][1]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[73][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[89][1]~q\,
	datab => \DATAMEMORY|memory[73][1]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux30~50_combout\);

\DATAMEMORY|Decoder0~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~188_combout\ = (!\REXMEM|output_result\(2) & (!\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~135_combout\ & !\REXMEM|output_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Decoder0~135_combout\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Decoder0~188_combout\);

\DATAMEMORY|memory[3][3]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~44_combout\ = (!\REXMEM|output_result\(6) & (\REXMEM|output_result\(5) & (\REXMEM|output_result\(4) & \REXMEM|output_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \REXMEM|output_result\(5),
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|memory[3][3]~44_combout\);

\DATAMEMORY|memory[3][3]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~81_combout\ = (\REXMEM|output_result\(2) & (\REXMEM|output_result\(1) & \DATAMEMORY|memory[3][3]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|memory[3][3]~44_combout\,
	combout => \DATAMEMORY|memory[3][3]~81_combout\);

\DATAMEMORY|memory[65][0]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[65][0]~82_combout\ = (\DATAMEMORY|memory[3][3]~81_combout\ & (\DATAMEMORY|Decoder0~187_combout\)) # (!\DATAMEMORY|memory[3][3]~81_combout\ & ((\DATAMEMORY|Decoder0~188_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~187_combout\,
	datab => \DATAMEMORY|Decoder0~188_combout\,
	datad => \DATAMEMORY|memory[3][3]~81_combout\,
	combout => \DATAMEMORY|memory[65][0]~82_combout\);

\DATAMEMORY|memory~575\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~575_combout\ = (\DATAMEMORY|memory[65][0]~82_combout\ & (((\DATAMEMORY|memory[3][3]~81_combout\)))) # (!\DATAMEMORY|memory[65][0]~82_combout\ & ((\DATAMEMORY|memory[3][3]~81_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~81_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[65][0]~82_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~81_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~575_combout\);

\DATAMEMORY|memory~576\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~576_combout\ = (\DATAMEMORY|memory[65][0]~82_combout\ & ((\DATAMEMORY|memory~575_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~575_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[65][0]~82_combout\ & 
-- (((\DATAMEMORY|memory~575_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[65][0]~82_combout\,
	datac => \DATAMEMORY|memory~575_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~576_combout\);

\DATAMEMORY|memory[3][3]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~86_combout\ = (\DATAMEMORY|memory[3][3]~85_combout\ & (!\REXMEM|output_result\(2) & !\REXMEM|output_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~85_combout\,
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|memory[3][3]~86_combout\);

\DATAMEMORY|memory[65][0]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[65][0]~87_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~187_combout\) # ((\DATAMEMORY|Decoder0~189_combout\) # (\DATAMEMORY|memory[3][3]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~187_combout\,
	datac => \DATAMEMORY|Decoder0~189_combout\,
	datad => \DATAMEMORY|memory[3][3]~86_combout\,
	combout => \DATAMEMORY|memory[65][0]~87_combout\);

\DATAMEMORY|memory[65][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~576_combout\,
	ena => \DATAMEMORY|memory[65][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[65][1]~q\);

\DATAMEMORY|Mux30~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~79_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[65][1]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux30~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux30~50_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[65][1]~q\,
	combout => \DATAMEMORY|Mux30~79_combout\);

\DATAMEMORY|Decoder0~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~231_combout\ = (\REXMEM|output_result\(2) & (\REXMEM|output_result\(3) & (!\REXMEM|output_result\(4) & \DATAMEMORY|Decoder0~135_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(3),
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|Decoder0~135_combout\,
	combout => \DATAMEMORY|Decoder0~231_combout\);

\DATAMEMORY|memory[3][3]~1988\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~1988_combout\ = (\REXMEM|output_result\(1) & !\REXMEM|output_result\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datad => \REXMEM|output_result\(2),
	combout => \DATAMEMORY|memory[3][3]~1988_combout\);

\DATAMEMORY|memory[77][6]~445\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[77][6]~445_combout\ = (\DATAMEMORY|memory[3][3]~1988_combout\ & ((\DATAMEMORY|memory[3][3]~365_combout\ & (\DATAMEMORY|Decoder0~151_combout\)) # (!\DATAMEMORY|memory[3][3]~365_combout\ & ((\DATAMEMORY|Decoder0~231_combout\))))) # 
-- (!\DATAMEMORY|memory[3][3]~1988_combout\ & (((\DATAMEMORY|Decoder0~231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~151_combout\,
	datab => \DATAMEMORY|Decoder0~231_combout\,
	datac => \DATAMEMORY|memory[3][3]~1988_combout\,
	datad => \DATAMEMORY|memory[3][3]~365_combout\,
	combout => \DATAMEMORY|memory[77][6]~445_combout\);

\DATAMEMORY|memory[3][3]~1982\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~1982_combout\ = (\REXMEM|output_result\(1) & (!\REXMEM|output_result\(2) & \DATAMEMORY|memory[3][3]~365_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datab => \REXMEM|output_result\(2),
	datac => \DATAMEMORY|memory[3][3]~365_combout\,
	combout => \DATAMEMORY|memory[3][3]~1982_combout\);

\DATAMEMORY|memory~719\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~719_combout\ = (\DATAMEMORY|memory[77][6]~445_combout\ & (((\DATAMEMORY|memory[3][3]~1982_combout\)))) # (!\DATAMEMORY|memory[77][6]~445_combout\ & ((\DATAMEMORY|memory[3][3]~1982_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~1982_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[77][6]~445_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~1982_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~719_combout\);

\DATAMEMORY|memory~720\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~720_combout\ = (\DATAMEMORY|memory[77][6]~445_combout\ & ((\DATAMEMORY|memory~719_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~719_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[77][6]~445_combout\ 
-- & (((\DATAMEMORY|memory~719_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[77][6]~445_combout\,
	datac => \DATAMEMORY|memory~719_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~720_combout\);

\DATAMEMORY|memory[3][3]~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~383_combout\ = (\REXMEM|output_result\(2) & (\DATAMEMORY|memory[3][3]~365_combout\ & !\REXMEM|output_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \DATAMEMORY|memory[3][3]~365_combout\,
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|memory[3][3]~383_combout\);

\DATAMEMORY|memory[77][0]~448\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[77][0]~448_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~150_combout\) # ((\DATAMEMORY|Decoder0~151_combout\) # (\DATAMEMORY|memory[3][3]~383_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~150_combout\,
	datac => \DATAMEMORY|Decoder0~151_combout\,
	datad => \DATAMEMORY|memory[3][3]~383_combout\,
	combout => \DATAMEMORY|memory[77][0]~448_combout\);

\DATAMEMORY|memory[77][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~720_combout\,
	ena => \DATAMEMORY|memory[77][0]~448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[77][1]~q\);

\DATAMEMORY|Decoder0~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~229_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(2) & (!\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~135_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(2),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~135_combout\,
	combout => \DATAMEMORY|Decoder0~229_combout\);

\DATAMEMORY|memory[85][7]~449\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[85][7]~449_combout\ = (\DATAMEMORY|memory[3][3]~1988_combout\ & ((\DATAMEMORY|memory[3][3]~341_combout\ & (\DATAMEMORY|Decoder0~154_combout\)) # (!\DATAMEMORY|memory[3][3]~341_combout\ & ((\DATAMEMORY|Decoder0~229_combout\))))) # 
-- (!\DATAMEMORY|memory[3][3]~1988_combout\ & (((\DATAMEMORY|Decoder0~229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~154_combout\,
	datab => \DATAMEMORY|Decoder0~229_combout\,
	datac => \DATAMEMORY|memory[3][3]~1988_combout\,
	datad => \DATAMEMORY|memory[3][3]~341_combout\,
	combout => \DATAMEMORY|memory[85][7]~449_combout\);

\DATAMEMORY|memory[3][3]~1980\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~1980_combout\ = (\REXMEM|output_result\(1) & (!\REXMEM|output_result\(2) & \DATAMEMORY|memory[3][3]~341_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datab => \REXMEM|output_result\(2),
	datac => \DATAMEMORY|memory[3][3]~341_combout\,
	combout => \DATAMEMORY|memory[3][3]~1980_combout\);

\DATAMEMORY|memory~721\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~721_combout\ = (\DATAMEMORY|memory[85][7]~449_combout\ & (((\DATAMEMORY|memory[3][3]~1980_combout\)))) # (!\DATAMEMORY|memory[85][7]~449_combout\ & ((\DATAMEMORY|memory[3][3]~1980_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~1980_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[85][7]~449_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~1980_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~721_combout\);

\DATAMEMORY|memory~722\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~722_combout\ = (\DATAMEMORY|memory[85][7]~449_combout\ & ((\DATAMEMORY|memory~721_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~721_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[85][7]~449_combout\ 
-- & (((\DATAMEMORY|memory~721_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[85][7]~449_combout\,
	datac => \DATAMEMORY|memory~721_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~722_combout\);

\DATAMEMORY|memory[3][3]~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~359_combout\ = (\REXMEM|output_result\(2) & (\DATAMEMORY|memory[3][3]~341_combout\ & !\REXMEM|output_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \DATAMEMORY|memory[3][3]~341_combout\,
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|memory[3][3]~359_combout\);

\DATAMEMORY|memory[85][0]~452\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[85][0]~452_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~153_combout\) # ((\DATAMEMORY|Decoder0~154_combout\) # (\DATAMEMORY|memory[3][3]~359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~153_combout\,
	datac => \DATAMEMORY|Decoder0~154_combout\,
	datad => \DATAMEMORY|memory[3][3]~359_combout\,
	combout => \DATAMEMORY|memory[85][0]~452_combout\);

\DATAMEMORY|memory[85][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~722_combout\,
	ena => \DATAMEMORY|memory[85][0]~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[85][1]~q\);

\DATAMEMORY|Decoder0~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~233_combout\ = (\REXMEM|output_result\(2) & (!\REXMEM|output_result\(4) & (!\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~135_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(4),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~135_combout\,
	combout => \DATAMEMORY|Decoder0~233_combout\);

\DATAMEMORY|memory[69][4]~453\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[69][4]~453_combout\ = (\DATAMEMORY|memory[3][3]~1988_combout\ & ((\DATAMEMORY|memory[3][3]~85_combout\ & (\DATAMEMORY|Decoder0~210_combout\)) # (!\DATAMEMORY|memory[3][3]~85_combout\ & ((\DATAMEMORY|Decoder0~233_combout\))))) # 
-- (!\DATAMEMORY|memory[3][3]~1988_combout\ & (((\DATAMEMORY|Decoder0~233_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~210_combout\,
	datab => \DATAMEMORY|Decoder0~233_combout\,
	datac => \DATAMEMORY|memory[3][3]~1988_combout\,
	datad => \DATAMEMORY|memory[3][3]~85_combout\,
	combout => \DATAMEMORY|memory[69][4]~453_combout\);

\DATAMEMORY|memory[3][3]~1984\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~1984_combout\ = (\REXMEM|output_result\(1) & (!\REXMEM|output_result\(2) & \DATAMEMORY|memory[3][3]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datab => \REXMEM|output_result\(2),
	datac => \DATAMEMORY|memory[3][3]~85_combout\,
	combout => \DATAMEMORY|memory[3][3]~1984_combout\);

\DATAMEMORY|memory~723\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~723_combout\ = (\DATAMEMORY|memory[69][4]~453_combout\ & (((\DATAMEMORY|memory[3][3]~1984_combout\)))) # (!\DATAMEMORY|memory[69][4]~453_combout\ & ((\DATAMEMORY|memory[3][3]~1984_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~1984_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[69][4]~453_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~1984_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~723_combout\);

\DATAMEMORY|memory~724\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~724_combout\ = (\DATAMEMORY|memory[69][4]~453_combout\ & ((\DATAMEMORY|memory~723_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~723_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[69][4]~453_combout\ 
-- & (((\DATAMEMORY|memory~723_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[69][4]~453_combout\,
	datac => \DATAMEMORY|memory~723_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~724_combout\);

\DATAMEMORY|memory[3][3]~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~403_combout\ = (\REXMEM|output_result\(2) & (\DATAMEMORY|memory[3][3]~85_combout\ & !\REXMEM|output_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \DATAMEMORY|memory[3][3]~85_combout\,
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|memory[3][3]~403_combout\);

\DATAMEMORY|memory[69][0]~456\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[69][0]~456_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~209_combout\) # ((\DATAMEMORY|Decoder0~210_combout\) # (\DATAMEMORY|memory[3][3]~403_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~209_combout\,
	datac => \DATAMEMORY|Decoder0~210_combout\,
	datad => \DATAMEMORY|memory[3][3]~403_combout\,
	combout => \DATAMEMORY|memory[69][0]~456_combout\);

\DATAMEMORY|memory[69][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~724_combout\,
	ena => \DATAMEMORY|memory[69][0]~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[69][1]~q\);

\DATAMEMORY|Mux30~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~51_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[85][1]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[69][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[85][1]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[69][1]~q\,
	combout => \DATAMEMORY|Mux30~51_combout\);

\DATAMEMORY|Decoder0~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~235_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(2) & (\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~135_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(2),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~135_combout\,
	combout => \DATAMEMORY|Decoder0~235_combout\);

\DATAMEMORY|memory[93][0]~457\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[93][0]~457_combout\ = (\DATAMEMORY|memory[3][3]~1988_combout\ & ((\DATAMEMORY|memory[3][3]~409_combout\ & (\DATAMEMORY|Decoder0~157_combout\)) # (!\DATAMEMORY|memory[3][3]~409_combout\ & ((\DATAMEMORY|Decoder0~235_combout\))))) # 
-- (!\DATAMEMORY|memory[3][3]~1988_combout\ & (((\DATAMEMORY|Decoder0~235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~157_combout\,
	datab => \DATAMEMORY|Decoder0~235_combout\,
	datac => \DATAMEMORY|memory[3][3]~1988_combout\,
	datad => \DATAMEMORY|memory[3][3]~409_combout\,
	combout => \DATAMEMORY|memory[93][0]~457_combout\);

\DATAMEMORY|memory[3][3]~1986\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~1986_combout\ = (\REXMEM|output_result\(1) & (!\REXMEM|output_result\(2) & \DATAMEMORY|memory[3][3]~409_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datab => \REXMEM|output_result\(2),
	datac => \DATAMEMORY|memory[3][3]~409_combout\,
	combout => \DATAMEMORY|memory[3][3]~1986_combout\);

\DATAMEMORY|memory~725\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~725_combout\ = (\DATAMEMORY|memory[93][0]~457_combout\ & (((\DATAMEMORY|memory[3][3]~1986_combout\)))) # (!\DATAMEMORY|memory[93][0]~457_combout\ & ((\DATAMEMORY|memory[3][3]~1986_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~1986_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[93][0]~457_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~1986_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~725_combout\);

\DATAMEMORY|memory~726\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~726_combout\ = (\DATAMEMORY|memory[93][0]~457_combout\ & ((\DATAMEMORY|memory~725_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~725_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[93][0]~457_combout\ 
-- & (((\DATAMEMORY|memory~725_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[93][0]~457_combout\,
	datac => \DATAMEMORY|memory~725_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~726_combout\);

\DATAMEMORY|memory[3][3]~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~427_combout\ = (\REXMEM|output_result\(2) & (\DATAMEMORY|memory[3][3]~409_combout\ & !\REXMEM|output_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \DATAMEMORY|memory[3][3]~409_combout\,
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|memory[3][3]~427_combout\);

\DATAMEMORY|memory[93][0]~460\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[93][0]~460_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~156_combout\) # ((\DATAMEMORY|Decoder0~157_combout\) # (\DATAMEMORY|memory[3][3]~427_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~156_combout\,
	datac => \DATAMEMORY|Decoder0~157_combout\,
	datad => \DATAMEMORY|memory[3][3]~427_combout\,
	combout => \DATAMEMORY|memory[93][0]~460_combout\);

\DATAMEMORY|memory[93][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~726_combout\,
	ena => \DATAMEMORY|memory[93][0]~460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[93][1]~q\);

\DATAMEMORY|Mux30~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~52_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux30~51_combout\ & ((\DATAMEMORY|memory[93][1]~q\))) # (!\DATAMEMORY|Mux30~51_combout\ & (\DATAMEMORY|memory[77][1]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux30~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[77][1]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux30~51_combout\,
	datad => \DATAMEMORY|memory[93][1]~q\,
	combout => \DATAMEMORY|Mux30~52_combout\);

\DATAMEMORY|Mux30~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~80_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux30~79_combout\ & ((\DATAMEMORY|Mux30~52_combout\))) # (!\DATAMEMORY|Mux30~79_combout\ & (\DATAMEMORY|memory[81][1]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux30~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[81][1]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux30~79_combout\,
	datad => \DATAMEMORY|Mux30~52_combout\,
	combout => \DATAMEMORY|Mux30~80_combout\);

\DATAMEMORY|Decoder0~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~142_combout\ = (!\REXMEM|output_result\(5) & (!\REXMEM|output_result\(6) & (!\REXMEM|output_result\(0) & !\REXMEM|output_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(5),
	datab => \REXMEM|output_result\(6),
	datac => \REXMEM|output_result\(0),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|Decoder0~142_combout\);

\DATAMEMORY|Decoder0~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~174_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~142_combout\ & !\REXMEM|output_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Decoder0~142_combout\,
	datad => \REXMEM|output_result\(2),
	combout => \DATAMEMORY|Decoder0~174_combout\);

\DATAMEMORY|memory[3][3]~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~347_combout\ = (!\REXMEM|output_result\(6) & (!\REXMEM|output_result\(5) & (\REXMEM|output_result\(4) & !\REXMEM|output_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \REXMEM|output_result\(5),
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|memory[3][3]~347_combout\);

\DATAMEMORY|memory[3][3]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~352_combout\ = (\REXMEM|output_result\(2) & (\REXMEM|output_result\(1) & \DATAMEMORY|memory[3][3]~347_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|memory[3][3]~347_combout\,
	combout => \DATAMEMORY|memory[3][3]~352_combout\);

\DATAMEMORY|memory[25][7]~465\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[25][7]~465_combout\ = (\DATAMEMORY|memory[3][3]~352_combout\ & (\DATAMEMORY|Decoder0~216_combout\)) # (!\DATAMEMORY|memory[3][3]~352_combout\ & ((\DATAMEMORY|Decoder0~174_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~216_combout\,
	datab => \DATAMEMORY|Decoder0~174_combout\,
	datad => \DATAMEMORY|memory[3][3]~352_combout\,
	combout => \DATAMEMORY|memory[25][7]~465_combout\);

\DATAMEMORY|memory~729\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~729_combout\ = (\DATAMEMORY|memory[25][7]~465_combout\ & (((\DATAMEMORY|memory[3][3]~352_combout\)))) # (!\DATAMEMORY|memory[25][7]~465_combout\ & ((\DATAMEMORY|memory[3][3]~352_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~352_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[25][7]~465_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~352_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~729_combout\);

\DATAMEMORY|memory~730\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~730_combout\ = (\DATAMEMORY|memory[25][7]~465_combout\ & ((\DATAMEMORY|memory~729_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~729_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[25][7]~465_combout\ 
-- & (((\DATAMEMORY|memory~729_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[25][7]~465_combout\,
	datac => \DATAMEMORY|memory~729_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~730_combout\);

\DATAMEMORY|memory[3][3]~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~415_combout\ = (!\REXMEM|output_result\(6) & (!\REXMEM|output_result\(5) & (\REXMEM|output_result\(4) & \REXMEM|output_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \REXMEM|output_result\(5),
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|memory[3][3]~415_combout\);

\DATAMEMORY|memory[3][3]~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~422_combout\ = (\DATAMEMORY|memory[3][3]~415_combout\ & (!\REXMEM|output_result\(2) & !\REXMEM|output_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~415_combout\,
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|memory[3][3]~422_combout\);

\DATAMEMORY|memory[25][0]~468\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[25][0]~468_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~215_combout\) # ((\DATAMEMORY|Decoder0~216_combout\) # (\DATAMEMORY|memory[3][3]~422_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~215_combout\,
	datac => \DATAMEMORY|Decoder0~216_combout\,
	datad => \DATAMEMORY|memory[3][3]~422_combout\,
	combout => \DATAMEMORY|memory[25][0]~468_combout\);

\DATAMEMORY|memory[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~730_combout\,
	ena => \DATAMEMORY|memory[25][0]~468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[25][1]~q\);

\DATAMEMORY|Decoder0~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~172_combout\ = (\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~142_combout\ & (!\REXMEM|output_result\(4) & !\REXMEM|output_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|Decoder0~142_combout\,
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(2),
	combout => \DATAMEMORY|Decoder0~172_combout\);

\DATAMEMORY|memory[3][3]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~131_combout\ = (!\REXMEM|output_result\(6) & (!\REXMEM|output_result\(5) & (!\REXMEM|output_result\(4) & !\REXMEM|output_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \REXMEM|output_result\(5),
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|memory[3][3]~131_combout\);

\DATAMEMORY|memory[3][3]~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~397_combout\ = (\REXMEM|output_result\(2) & (\REXMEM|output_result\(1) & \DATAMEMORY|memory[3][3]~131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|memory[3][3]~131_combout\,
	combout => \DATAMEMORY|memory[3][3]~397_combout\);

\DATAMEMORY|memory[9][2]~469\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[9][2]~469_combout\ = (\DATAMEMORY|memory[3][3]~397_combout\ & (\DATAMEMORY|Decoder0~219_combout\)) # (!\DATAMEMORY|memory[3][3]~397_combout\ & ((\DATAMEMORY|Decoder0~172_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~219_combout\,
	datab => \DATAMEMORY|Decoder0~172_combout\,
	datad => \DATAMEMORY|memory[3][3]~397_combout\,
	combout => \DATAMEMORY|memory[9][2]~469_combout\);

\DATAMEMORY|memory~731\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~731_combout\ = (\DATAMEMORY|memory[9][2]~469_combout\ & (((\DATAMEMORY|memory[3][3]~397_combout\)))) # (!\DATAMEMORY|memory[9][2]~469_combout\ & ((\DATAMEMORY|memory[3][3]~397_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~397_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[9][2]~469_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~397_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~731_combout\);

\DATAMEMORY|memory~732\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~732_combout\ = (\DATAMEMORY|memory[9][2]~469_combout\ & ((\DATAMEMORY|memory~731_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~731_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[9][2]~469_combout\ & 
-- (((\DATAMEMORY|memory~731_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[9][2]~469_combout\,
	datac => \DATAMEMORY|memory~731_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~732_combout\);

\DATAMEMORY|memory[3][3]~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~371_combout\ = (!\REXMEM|output_result\(6) & (!\REXMEM|output_result\(5) & (!\REXMEM|output_result\(4) & \REXMEM|output_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \REXMEM|output_result\(5),
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|memory[3][3]~371_combout\);

\DATAMEMORY|memory[3][3]~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~378_combout\ = (\DATAMEMORY|memory[3][3]~371_combout\ & (!\REXMEM|output_result\(2) & !\REXMEM|output_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~371_combout\,
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|memory[3][3]~378_combout\);

\DATAMEMORY|memory[9][0]~472\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[9][0]~472_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~218_combout\) # ((\DATAMEMORY|Decoder0~219_combout\) # (\DATAMEMORY|memory[3][3]~378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~218_combout\,
	datac => \DATAMEMORY|Decoder0~219_combout\,
	datad => \DATAMEMORY|memory[3][3]~378_combout\,
	combout => \DATAMEMORY|memory[9][0]~472_combout\);

\DATAMEMORY|memory[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~732_combout\,
	ena => \DATAMEMORY|memory[9][0]~472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[9][1]~q\);

\DATAMEMORY|Mux30~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~55_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[25][1]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[9][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[25][1]~q\,
	datab => \DATAMEMORY|memory[9][1]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux30~55_combout\);

\DATAMEMORY|Decoder0~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~170_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|Decoder0~142_combout\ & (!\REXMEM|output_result\(2) & !\REXMEM|output_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \DATAMEMORY|Decoder0~142_combout\,
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|Decoder0~170_combout\);

\DATAMEMORY|memory[3][3]~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~376_combout\ = (\REXMEM|output_result\(2) & (\REXMEM|output_result\(1) & \DATAMEMORY|memory[3][3]~371_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|memory[3][3]~371_combout\,
	combout => \DATAMEMORY|memory[3][3]~376_combout\);

\DATAMEMORY|memory[17][4]~493\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[17][4]~493_combout\ = (\DATAMEMORY|memory[3][3]~376_combout\ & (\DATAMEMORY|Decoder0~227_combout\)) # (!\DATAMEMORY|memory[3][3]~376_combout\ & ((\DATAMEMORY|Decoder0~170_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~227_combout\,
	datab => \DATAMEMORY|Decoder0~170_combout\,
	datad => \DATAMEMORY|memory[3][3]~376_combout\,
	combout => \DATAMEMORY|memory[17][4]~493_combout\);

\DATAMEMORY|memory~743\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~743_combout\ = (\DATAMEMORY|memory[17][4]~493_combout\ & (((\DATAMEMORY|memory[3][3]~376_combout\)))) # (!\DATAMEMORY|memory[17][4]~493_combout\ & ((\DATAMEMORY|memory[3][3]~376_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~376_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[17][4]~493_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~376_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~743_combout\);

\DATAMEMORY|memory~744\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~744_combout\ = (\DATAMEMORY|memory[17][4]~493_combout\ & ((\DATAMEMORY|memory~743_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~743_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[17][4]~493_combout\ 
-- & (((\DATAMEMORY|memory~743_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[17][4]~493_combout\,
	datac => \DATAMEMORY|memory~743_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~744_combout\);

\DATAMEMORY|memory[3][3]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~354_combout\ = (\DATAMEMORY|memory[3][3]~347_combout\ & (!\REXMEM|output_result\(2) & !\REXMEM|output_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~347_combout\,
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|memory[3][3]~354_combout\);

\DATAMEMORY|memory[17][0]~496\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[17][0]~496_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~226_combout\) # ((\DATAMEMORY|Decoder0~227_combout\) # (\DATAMEMORY|memory[3][3]~354_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~226_combout\,
	datac => \DATAMEMORY|Decoder0~227_combout\,
	datad => \DATAMEMORY|memory[3][3]~354_combout\,
	combout => \DATAMEMORY|memory[17][0]~496_combout\);

\DATAMEMORY|memory[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~744_combout\,
	ena => \DATAMEMORY|memory[17][0]~496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[17][1]~q\);

\DATAMEMORY|memory[3][3]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~126_combout\ = (\REXMEM|output_result\(6) & (\REXMEM|output_result\(5) & (\REXMEM|output_result\(4) & \REXMEM|output_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \REXMEM|output_result\(5),
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|memory[3][3]~126_combout\);

\DATAMEMORY|memory[3][3]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~127_combout\ = (\REXMEM|output_result\(2) & (\REXMEM|output_result\(1) & \DATAMEMORY|memory[3][3]~126_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|memory[3][3]~126_combout\,
	combout => \DATAMEMORY|memory[3][3]~127_combout\);

\DATAMEMORY|Decoder0~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~197_combout\ = (!\REXMEM|output_result\(2) & (!\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~142_combout\ & !\REXMEM|output_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Decoder0~142_combout\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Decoder0~197_combout\);

\DATAMEMORY|memory[1][1]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[1][1]~128_combout\ = (\DATAMEMORY|memory[3][3]~127_combout\ & (\DATAMEMORY|Decoder0~133_combout\ & (\DATAMEMORY|Decoder0~137_combout\))) # (!\DATAMEMORY|memory[3][3]~127_combout\ & (((\DATAMEMORY|Decoder0~197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~133_combout\,
	datab => \DATAMEMORY|Decoder0~137_combout\,
	datac => \DATAMEMORY|Decoder0~197_combout\,
	datad => \DATAMEMORY|memory[3][3]~127_combout\,
	combout => \DATAMEMORY|memory[1][1]~128_combout\);

\DATAMEMORY|memory~595\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~595_combout\ = (\DATAMEMORY|memory[3][3]~127_combout\ & (((\DATAMEMORY|memory[1][1]~128_combout\)))) # (!\DATAMEMORY|memory[3][3]~127_combout\ & ((\DATAMEMORY|memory[1][1]~128_combout\ & (\REXMEM|output_wrData\(17))) # 
-- (!\DATAMEMORY|memory[1][1]~128_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~127_combout\,
	datab => \REXMEM|output_wrData\(17),
	datac => \DATAMEMORY|memory[1][1]~128_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~595_combout\);

\DATAMEMORY|memory~596\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~596_combout\ = (\DATAMEMORY|memory[3][3]~127_combout\ & ((\DATAMEMORY|memory~595_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~595_combout\ & (\REXMEM|output_wrData\(9))))) # (!\DATAMEMORY|memory[3][3]~127_combout\ & 
-- (((\DATAMEMORY|memory~595_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(9),
	datab => \DATAMEMORY|memory[3][3]~127_combout\,
	datac => \DATAMEMORY|memory~595_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~596_combout\);

\DATAMEMORY|memory[1][1]~1979\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[1][1]~1979_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(2) & (\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~137_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(2),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~137_combout\,
	combout => \DATAMEMORY|memory[1][1]~1979_combout\);

\DATAMEMORY|Decoder0~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~144_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(2) & (\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~143_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(2),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~143_combout\,
	combout => \DATAMEMORY|Decoder0~144_combout\);

\DATAMEMORY|memory[3][3]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~132_combout\ = (\DATAMEMORY|memory[3][3]~131_combout\ & (!\REXMEM|output_result\(2) & !\REXMEM|output_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~131_combout\,
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|memory[3][3]~132_combout\);

\DATAMEMORY|memory[1][0]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[1][0]~133_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|memory[1][1]~1979_combout\) # ((\DATAMEMORY|Decoder0~144_combout\) # (\DATAMEMORY|memory[3][3]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|memory[1][1]~1979_combout\,
	datac => \DATAMEMORY|Decoder0~144_combout\,
	datad => \DATAMEMORY|memory[3][3]~132_combout\,
	combout => \DATAMEMORY|memory[1][0]~133_combout\);

\DATAMEMORY|memory[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~596_combout\,
	ena => \DATAMEMORY|memory[1][0]~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[1][1]~q\);

\DATAMEMORY|Mux30~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~81_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[17][1]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[1][1]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & 
-- (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[17][1]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[1][1]~q\,
	combout => \DATAMEMORY|Mux30~81_combout\);

\DATAMEMORY|Decoder0~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~230_combout\ = (\REXMEM|output_result\(2) & (\REXMEM|output_result\(3) & (!\REXMEM|output_result\(4) & \DATAMEMORY|Decoder0~142_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(3),
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|Decoder0~142_combout\,
	combout => \DATAMEMORY|Decoder0~230_combout\);

\DATAMEMORY|memory[13][4]~473\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[13][4]~473_combout\ = (\DATAMEMORY|memory[3][3]~1988_combout\ & ((\DATAMEMORY|memory[3][3]~371_combout\ & (\DATAMEMORY|Decoder0~162_combout\)) # (!\DATAMEMORY|memory[3][3]~371_combout\ & ((\DATAMEMORY|Decoder0~230_combout\))))) # 
-- (!\DATAMEMORY|memory[3][3]~1988_combout\ & (((\DATAMEMORY|Decoder0~230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~162_combout\,
	datab => \DATAMEMORY|Decoder0~230_combout\,
	datac => \DATAMEMORY|memory[3][3]~1988_combout\,
	datad => \DATAMEMORY|memory[3][3]~371_combout\,
	combout => \DATAMEMORY|memory[13][4]~473_combout\);

\DATAMEMORY|memory[3][3]~1983\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~1983_combout\ = (\REXMEM|output_result\(1) & (!\REXMEM|output_result\(2) & \DATAMEMORY|memory[3][3]~371_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datab => \REXMEM|output_result\(2),
	datac => \DATAMEMORY|memory[3][3]~371_combout\,
	combout => \DATAMEMORY|memory[3][3]~1983_combout\);

\DATAMEMORY|memory~733\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~733_combout\ = (\DATAMEMORY|memory[13][4]~473_combout\ & (((\DATAMEMORY|memory[3][3]~1983_combout\)))) # (!\DATAMEMORY|memory[13][4]~473_combout\ & ((\DATAMEMORY|memory[3][3]~1983_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~1983_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[13][4]~473_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~1983_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~733_combout\);

\DATAMEMORY|memory~734\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~734_combout\ = (\DATAMEMORY|memory[13][4]~473_combout\ & ((\DATAMEMORY|memory~733_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~733_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[13][4]~473_combout\ 
-- & (((\DATAMEMORY|memory~733_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[13][4]~473_combout\,
	datac => \DATAMEMORY|memory~733_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~734_combout\);

\DATAMEMORY|memory[3][3]~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~372_combout\ = (\REXMEM|output_result\(2) & (\DATAMEMORY|memory[3][3]~371_combout\ & !\REXMEM|output_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \DATAMEMORY|memory[3][3]~371_combout\,
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|memory[3][3]~372_combout\);

\DATAMEMORY|memory[13][0]~476\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[13][0]~476_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~161_combout\) # ((\DATAMEMORY|Decoder0~162_combout\) # (\DATAMEMORY|memory[3][3]~372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~161_combout\,
	datac => \DATAMEMORY|Decoder0~162_combout\,
	datad => \DATAMEMORY|memory[3][3]~372_combout\,
	combout => \DATAMEMORY|memory[13][0]~476_combout\);

\DATAMEMORY|memory[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~734_combout\,
	ena => \DATAMEMORY|memory[13][0]~476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[13][1]~q\);

\DATAMEMORY|Decoder0~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~228_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(2) & (!\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~142_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(2),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~142_combout\,
	combout => \DATAMEMORY|Decoder0~228_combout\);

\DATAMEMORY|memory[21][4]~477\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[21][4]~477_combout\ = (\DATAMEMORY|memory[3][3]~1988_combout\ & ((\DATAMEMORY|memory[3][3]~347_combout\ & (\DATAMEMORY|Decoder0~165_combout\)) # (!\DATAMEMORY|memory[3][3]~347_combout\ & ((\DATAMEMORY|Decoder0~228_combout\))))) # 
-- (!\DATAMEMORY|memory[3][3]~1988_combout\ & (((\DATAMEMORY|Decoder0~228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~165_combout\,
	datab => \DATAMEMORY|Decoder0~228_combout\,
	datac => \DATAMEMORY|memory[3][3]~1988_combout\,
	datad => \DATAMEMORY|memory[3][3]~347_combout\,
	combout => \DATAMEMORY|memory[21][4]~477_combout\);

\DATAMEMORY|memory[3][3]~1981\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~1981_combout\ = (\REXMEM|output_result\(1) & (!\REXMEM|output_result\(2) & \DATAMEMORY|memory[3][3]~347_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datab => \REXMEM|output_result\(2),
	datac => \DATAMEMORY|memory[3][3]~347_combout\,
	combout => \DATAMEMORY|memory[3][3]~1981_combout\);

\DATAMEMORY|memory~735\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~735_combout\ = (\DATAMEMORY|memory[21][4]~477_combout\ & (((\DATAMEMORY|memory[3][3]~1981_combout\)))) # (!\DATAMEMORY|memory[21][4]~477_combout\ & ((\DATAMEMORY|memory[3][3]~1981_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~1981_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[21][4]~477_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~1981_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~735_combout\);

\DATAMEMORY|memory~736\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~736_combout\ = (\DATAMEMORY|memory[21][4]~477_combout\ & ((\DATAMEMORY|memory~735_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~735_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[21][4]~477_combout\ 
-- & (((\DATAMEMORY|memory~735_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[21][4]~477_combout\,
	datac => \DATAMEMORY|memory~735_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~736_combout\);

\DATAMEMORY|memory[3][3]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~348_combout\ = (\REXMEM|output_result\(2) & (\DATAMEMORY|memory[3][3]~347_combout\ & !\REXMEM|output_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \DATAMEMORY|memory[3][3]~347_combout\,
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|memory[3][3]~348_combout\);

\DATAMEMORY|memory[21][0]~480\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[21][0]~480_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~164_combout\) # ((\DATAMEMORY|Decoder0~165_combout\) # (\DATAMEMORY|memory[3][3]~348_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~164_combout\,
	datac => \DATAMEMORY|Decoder0~165_combout\,
	datad => \DATAMEMORY|memory[3][3]~348_combout\,
	combout => \DATAMEMORY|memory[21][0]~480_combout\);

\DATAMEMORY|memory[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~736_combout\,
	ena => \DATAMEMORY|memory[21][0]~480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[21][1]~q\);

\DATAMEMORY|Decoder0~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~232_combout\ = (\REXMEM|output_result\(2) & (!\REXMEM|output_result\(4) & (!\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~142_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(4),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~142_combout\,
	combout => \DATAMEMORY|Decoder0~232_combout\);

\DATAMEMORY|memory[5][6]~481\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[5][6]~481_combout\ = (\DATAMEMORY|memory[3][3]~1988_combout\ & ((\DATAMEMORY|memory[3][3]~131_combout\ & (\DATAMEMORY|Decoder0~221_combout\)) # (!\DATAMEMORY|memory[3][3]~131_combout\ & ((\DATAMEMORY|Decoder0~232_combout\))))) # 
-- (!\DATAMEMORY|memory[3][3]~1988_combout\ & (((\DATAMEMORY|Decoder0~232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~221_combout\,
	datab => \DATAMEMORY|Decoder0~232_combout\,
	datac => \DATAMEMORY|memory[3][3]~1988_combout\,
	datad => \DATAMEMORY|memory[3][3]~131_combout\,
	combout => \DATAMEMORY|memory[5][6]~481_combout\);

\DATAMEMORY|memory[3][3]~1985\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~1985_combout\ = (\REXMEM|output_result\(1) & (!\REXMEM|output_result\(2) & \DATAMEMORY|memory[3][3]~131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datab => \REXMEM|output_result\(2),
	datac => \DATAMEMORY|memory[3][3]~131_combout\,
	combout => \DATAMEMORY|memory[3][3]~1985_combout\);

\DATAMEMORY|memory~737\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~737_combout\ = (\DATAMEMORY|memory[5][6]~481_combout\ & (((\DATAMEMORY|memory[3][3]~1985_combout\)))) # (!\DATAMEMORY|memory[5][6]~481_combout\ & ((\DATAMEMORY|memory[3][3]~1985_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~1985_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[5][6]~481_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~1985_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~737_combout\);

\DATAMEMORY|memory~738\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~738_combout\ = (\DATAMEMORY|memory[5][6]~481_combout\ & ((\DATAMEMORY|memory~737_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~737_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[5][6]~481_combout\ & 
-- (((\DATAMEMORY|memory~737_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[5][6]~481_combout\,
	datac => \DATAMEMORY|memory~737_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~738_combout\);

\DATAMEMORY|memory[3][3]~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~393_combout\ = (\REXMEM|output_result\(2) & (\DATAMEMORY|memory[3][3]~131_combout\ & !\REXMEM|output_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \DATAMEMORY|memory[3][3]~131_combout\,
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|memory[3][3]~393_combout\);

\DATAMEMORY|memory[5][0]~484\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[5][0]~484_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~220_combout\) # ((\DATAMEMORY|Decoder0~221_combout\) # (\DATAMEMORY|memory[3][3]~393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~220_combout\,
	datac => \DATAMEMORY|Decoder0~221_combout\,
	datad => \DATAMEMORY|memory[3][3]~393_combout\,
	combout => \DATAMEMORY|memory[5][0]~484_combout\);

\DATAMEMORY|memory[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~738_combout\,
	ena => \DATAMEMORY|memory[5][0]~484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[5][1]~q\);

\DATAMEMORY|Mux30~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~56_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[21][1]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[5][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[21][1]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[5][1]~q\,
	combout => \DATAMEMORY|Mux30~56_combout\);

\DATAMEMORY|Decoder0~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~234_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(2) & (\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~142_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(2),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~142_combout\,
	combout => \DATAMEMORY|Decoder0~234_combout\);

\DATAMEMORY|memory[29][2]~485\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[29][2]~485_combout\ = (\DATAMEMORY|memory[3][3]~1988_combout\ & ((\DATAMEMORY|memory[3][3]~415_combout\ & (\DATAMEMORY|Decoder0~168_combout\)) # (!\DATAMEMORY|memory[3][3]~415_combout\ & ((\DATAMEMORY|Decoder0~234_combout\))))) # 
-- (!\DATAMEMORY|memory[3][3]~1988_combout\ & (((\DATAMEMORY|Decoder0~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~168_combout\,
	datab => \DATAMEMORY|Decoder0~234_combout\,
	datac => \DATAMEMORY|memory[3][3]~1988_combout\,
	datad => \DATAMEMORY|memory[3][3]~415_combout\,
	combout => \DATAMEMORY|memory[29][2]~485_combout\);

\DATAMEMORY|memory[3][3]~1987\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~1987_combout\ = (\REXMEM|output_result\(1) & (!\REXMEM|output_result\(2) & \DATAMEMORY|memory[3][3]~415_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datab => \REXMEM|output_result\(2),
	datac => \DATAMEMORY|memory[3][3]~415_combout\,
	combout => \DATAMEMORY|memory[3][3]~1987_combout\);

\DATAMEMORY|memory~739\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~739_combout\ = (\DATAMEMORY|memory[29][2]~485_combout\ & (((\DATAMEMORY|memory[3][3]~1987_combout\)))) # (!\DATAMEMORY|memory[29][2]~485_combout\ & ((\DATAMEMORY|memory[3][3]~1987_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~1987_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[29][2]~485_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~1987_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~739_combout\);

\DATAMEMORY|memory~740\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~740_combout\ = (\DATAMEMORY|memory[29][2]~485_combout\ & ((\DATAMEMORY|memory~739_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~739_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[29][2]~485_combout\ 
-- & (((\DATAMEMORY|memory~739_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[29][2]~485_combout\,
	datac => \DATAMEMORY|memory~739_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~740_combout\);

\DATAMEMORY|memory[3][3]~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~416_combout\ = (\REXMEM|output_result\(2) & (\DATAMEMORY|memory[3][3]~415_combout\ & !\REXMEM|output_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \DATAMEMORY|memory[3][3]~415_combout\,
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|memory[3][3]~416_combout\);

\DATAMEMORY|memory[29][0]~488\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[29][0]~488_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~167_combout\) # ((\DATAMEMORY|Decoder0~168_combout\) # (\DATAMEMORY|memory[3][3]~416_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~167_combout\,
	datac => \DATAMEMORY|Decoder0~168_combout\,
	datad => \DATAMEMORY|memory[3][3]~416_combout\,
	combout => \DATAMEMORY|memory[29][0]~488_combout\);

\DATAMEMORY|memory[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~740_combout\,
	ena => \DATAMEMORY|memory[29][0]~488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[29][1]~q\);

\DATAMEMORY|Mux30~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~57_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux30~56_combout\ & ((\DATAMEMORY|memory[29][1]~q\))) # (!\DATAMEMORY|Mux30~56_combout\ & (\DATAMEMORY|memory[13][1]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux30~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[13][1]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux30~56_combout\,
	datad => \DATAMEMORY|memory[29][1]~q\,
	combout => \DATAMEMORY|Mux30~57_combout\);

\DATAMEMORY|Mux30~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~82_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux30~81_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux30~81_combout\ & ((\DATAMEMORY|Mux30~57_combout\))) # 
-- (!\DATAMEMORY|Mux30~81_combout\ & (\DATAMEMORY|Mux30~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux30~55_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux30~81_combout\,
	datad => \DATAMEMORY|Mux30~57_combout\,
	combout => \DATAMEMORY|Mux30~82_combout\);

\DATAMEMORY|Mux30~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~83_combout\ = (!\REXMEM|output_result\(1) & ((\REXMEM|output_result\(6) & (\DATAMEMORY|Mux30~80_combout\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux30~82_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux30~80_combout\,
	datab => \DATAMEMORY|Mux30~82_combout\,
	datac => \REXMEM|output_result\(6),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|Mux30~83_combout\);

\DATAMEMORY|Mux30~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~84_combout\ = (\DATAMEMORY|Mux30~83_combout\) # ((\REXMEM|output_result\(1) & \DATAMEMORY|Mux30~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux30~83_combout\,
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|Mux30~49_combout\,
	combout => \DATAMEMORY|Mux30~84_combout\);

\DATAMEMORY|Mux6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux6~5_combout\ = (\RMEMWB|output_rdData[28]~30_combout\ & ((\DATAMEMORY|Mux6~4_combout\ & ((\DATAMEMORY|Mux30~84_combout\))) # (!\DATAMEMORY|Mux6~4_combout\ & (\DATAMEMORY|Mux6~1_combout\)))) # (!\RMEMWB|output_rdData[28]~30_combout\ & 
-- (((\DATAMEMORY|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux6~1_combout\,
	datab => \RMEMWB|output_rdData[28]~30_combout\,
	datac => \DATAMEMORY|Mux6~4_combout\,
	datad => \DATAMEMORY|Mux30~84_combout\,
	combout => \DATAMEMORY|Mux6~5_combout\);

\RMEMWB|output_rdData[11]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \RMEMWB|output_rdData[11]~23_combout\ = (\REXMEM|output_result\(0)) # (!\REXMEM|output_result\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(0),
	datad => \REXMEM|output_result\(5),
	combout => \RMEMWB|output_rdData[11]~23_combout\);

\DATAMEMORY|Decoder0~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~211_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(2) & (\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~146_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(2),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~146_combout\,
	combout => \DATAMEMORY|Decoder0~211_combout\);

\DATAMEMORY|memory[96][7]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[96][7]~288_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(6) & (\DATAMEMORY|memory[16][4]~171_combout\ & !\REXMEM|output_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|memory[16][4]~171_combout\,
	datad => \REXMEM|output_result\(5),
	combout => \DATAMEMORY|memory[96][7]~288_combout\);

\DATAMEMORY|memory[96][7]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[96][7]~289_combout\ = (\DATAMEMORY|memory[96][7]~288_combout\ & (\DATAMEMORY|Decoder0~211_combout\)) # (!\DATAMEMORY|memory[96][7]~288_combout\ & ((\DATAMEMORY|Decoder0~212_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~211_combout\,
	datab => \DATAMEMORY|Decoder0~212_combout\,
	datad => \DATAMEMORY|memory[96][7]~288_combout\,
	combout => \DATAMEMORY|memory[96][7]~289_combout\);

\DATAMEMORY|memory~663\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~663_combout\ = (\DATAMEMORY|memory[96][7]~289_combout\ & (((\DATAMEMORY|memory[96][7]~288_combout\)))) # (!\DATAMEMORY|memory[96][7]~289_combout\ & ((\DATAMEMORY|memory[96][7]~288_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[96][7]~288_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[96][7]~289_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[96][7]~288_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~663_combout\);

\DATAMEMORY|memory~664\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~664_combout\ = (\DATAMEMORY|memory[96][7]~289_combout\ & ((\DATAMEMORY|memory~663_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~663_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[96][7]~289_combout\ 
-- & (((\DATAMEMORY|memory~663_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[96][7]~289_combout\,
	datac => \DATAMEMORY|memory~663_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~664_combout\);

\DATAMEMORY|Decoder0~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~213_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(2) & (\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~148_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(2),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~148_combout\,
	combout => \DATAMEMORY|Decoder0~213_combout\);

\DATAMEMORY|memory[96][0]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[96][0]~293_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~211_combout\) # ((\DATAMEMORY|memory[96][7]~292_combout\) # (\DATAMEMORY|Decoder0~213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~211_combout\,
	datac => \DATAMEMORY|memory[96][7]~292_combout\,
	datad => \DATAMEMORY|Decoder0~213_combout\,
	combout => \DATAMEMORY|memory[96][0]~293_combout\);

\DATAMEMORY|memory[96][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~664_combout\,
	ena => \DATAMEMORY|memory[96][0]~293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[96][1]~q\);

\RMEMWB|output_rdData[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \RMEMWB|output_rdData[0]~19_combout\ = (\REXMEM|output_result\(6) & !\REXMEM|output_result\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datad => \REXMEM|output_result\(1),
	combout => \RMEMWB|output_rdData[0]~19_combout\);

\DATAMEMORY|Decoder0~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~180_combout\ = (\REXMEM|output_result\(2) & (\REXMEM|output_result\(3) & (!\REXMEM|output_result\(4) & \DATAMEMORY|Decoder0~125_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(3),
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|Decoder0~125_combout\,
	combout => \DATAMEMORY|Decoder0~180_combout\);

\DATAMEMORY|Decoder0~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~140_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|Decoder0~138_combout\ & (!\REXMEM|output_result\(2) & !\REXMEM|output_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \DATAMEMORY|Decoder0~138_combout\,
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|Decoder0~140_combout\);

\DATAMEMORY|memory[40][5]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[40][5]~157_combout\ = (\REXMEM|output_result\(5) & !\REXMEM|output_result\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(5),
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|memory[40][5]~157_combout\);

\DATAMEMORY|memory[48][7]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[48][7]~159_combout\ = (\REXMEM|output_result\(4) & (!\REXMEM|output_result\(2) & (!\REXMEM|output_result\(3) & !\REXMEM|output_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(2),
	datac => \REXMEM|output_result\(3),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|memory[48][7]~159_combout\);

\DATAMEMORY|memory[48][7]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[48][7]~160_combout\ = (\DATAMEMORY|memory[40][5]~157_combout\ & ((\REXMEM|output_result\(0) & (\DATAMEMORY|memory[48][7]~158_combout\)) # (!\REXMEM|output_result\(0) & ((\DATAMEMORY|memory[48][7]~159_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[40][5]~157_combout\,
	datab => \DATAMEMORY|memory[48][7]~158_combout\,
	datac => \DATAMEMORY|memory[48][7]~159_combout\,
	datad => \REXMEM|output_result\(0),
	combout => \DATAMEMORY|memory[48][7]~160_combout\);

\DATAMEMORY|memory[50][7]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[50][7]~161_combout\ = (\DATAMEMORY|memory[48][7]~160_combout\ & (\DATAMEMORY|Decoder0~180_combout\)) # (!\DATAMEMORY|memory[48][7]~160_combout\ & ((\DATAMEMORY|Decoder0~140_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~180_combout\,
	datab => \DATAMEMORY|Decoder0~140_combout\,
	datad => \DATAMEMORY|memory[48][7]~160_combout\,
	combout => \DATAMEMORY|memory[50][7]~161_combout\);

\DATAMEMORY|memory~597\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~597_combout\ = (\DATAMEMORY|memory[50][7]~161_combout\ & (((\DATAMEMORY|memory[48][7]~160_combout\)))) # (!\DATAMEMORY|memory[50][7]~161_combout\ & ((\DATAMEMORY|memory[48][7]~160_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[48][7]~160_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[50][7]~161_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[48][7]~160_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~597_combout\);

\DATAMEMORY|memory~598\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~598_combout\ = (\DATAMEMORY|memory[50][7]~161_combout\ & ((\DATAMEMORY|memory~597_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~597_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[50][7]~161_combout\ 
-- & (((\DATAMEMORY|memory~597_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[50][7]~161_combout\,
	datac => \DATAMEMORY|memory~597_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~598_combout\);

\DATAMEMORY|Decoder0~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~123_combout\ = (\REXMEM|output_result\(5) & (!\REXMEM|output_result\(6) & (!\REXMEM|output_result\(0) & !\REXMEM|output_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(5),
	datab => \REXMEM|output_result\(6),
	datac => \REXMEM|output_result\(0),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|Decoder0~123_combout\);

\DATAMEMORY|Decoder0~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~127_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|Decoder0~123_combout\ & (!\REXMEM|output_result\(2) & !\REXMEM|output_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \DATAMEMORY|Decoder0~123_combout\,
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|Decoder0~127_combout\);

\DATAMEMORY|memory[52][7]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[52][7]~164_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(5) & (\DATAMEMORY|memory[4][6]~140_combout\ & !\REXMEM|output_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(5),
	datac => \DATAMEMORY|memory[4][6]~140_combout\,
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|memory[52][7]~164_combout\);

\DATAMEMORY|memory[50][0]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[50][0]~165_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~127_combout\) # ((\DATAMEMORY|Decoder0~180_combout\) # (\DATAMEMORY|memory[52][7]~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~127_combout\,
	datac => \DATAMEMORY|Decoder0~180_combout\,
	datad => \DATAMEMORY|memory[52][7]~164_combout\,
	combout => \DATAMEMORY|memory[50][0]~165_combout\);

\DATAMEMORY|memory[50][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~598_combout\,
	ena => \DATAMEMORY|memory[50][0]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[50][1]~q\);

\DATAMEMORY|Decoder0~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~176_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(2) & (!\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~125_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(2),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~125_combout\,
	combout => \DATAMEMORY|Decoder0~176_combout\);

\DATAMEMORY|Decoder0~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~141_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~138_combout\ & !\REXMEM|output_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Decoder0~138_combout\,
	datad => \REXMEM|output_result\(2),
	combout => \DATAMEMORY|Decoder0~141_combout\);

\DATAMEMORY|memory[56][7]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[56][7]~144_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(5) & (\DATAMEMORY|memory[8][4]~143_combout\ & !\REXMEM|output_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(5),
	datac => \DATAMEMORY|memory[8][4]~143_combout\,
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|memory[56][7]~144_combout\);

\DATAMEMORY|memory[58][7]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[58][7]~145_combout\ = (\DATAMEMORY|memory[56][7]~144_combout\ & (\DATAMEMORY|Decoder0~176_combout\)) # (!\DATAMEMORY|memory[56][7]~144_combout\ & ((\DATAMEMORY|Decoder0~141_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~176_combout\,
	datab => \DATAMEMORY|Decoder0~141_combout\,
	datad => \DATAMEMORY|memory[56][7]~144_combout\,
	combout => \DATAMEMORY|memory[58][7]~145_combout\);

\DATAMEMORY|memory~599\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~599_combout\ = (\DATAMEMORY|memory[58][7]~145_combout\ & (((\DATAMEMORY|memory[56][7]~144_combout\)))) # (!\DATAMEMORY|memory[58][7]~145_combout\ & ((\DATAMEMORY|memory[56][7]~144_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[56][7]~144_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[58][7]~145_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[56][7]~144_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~599_combout\);

\DATAMEMORY|memory~600\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~600_combout\ = (\DATAMEMORY|memory[58][7]~145_combout\ & ((\DATAMEMORY|memory~599_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~599_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[58][7]~145_combout\ 
-- & (((\DATAMEMORY|memory~599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[58][7]~145_combout\,
	datac => \DATAMEMORY|memory~599_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~600_combout\);

\DATAMEMORY|Decoder0~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~124_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~123_combout\ & !\REXMEM|output_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Decoder0~123_combout\,
	datad => \REXMEM|output_result\(2),
	combout => \DATAMEMORY|Decoder0~124_combout\);

\DATAMEMORY|memory[60][7]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[60][7]~149_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(5) & (\DATAMEMORY|memory[12][4]~148_combout\ & !\REXMEM|output_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(5),
	datac => \DATAMEMORY|memory[12][4]~148_combout\,
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|memory[60][7]~149_combout\);

\DATAMEMORY|memory[58][0]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[58][0]~150_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~124_combout\) # ((\DATAMEMORY|Decoder0~176_combout\) # (\DATAMEMORY|memory[60][7]~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~124_combout\,
	datac => \DATAMEMORY|Decoder0~176_combout\,
	datad => \DATAMEMORY|memory[60][7]~149_combout\,
	combout => \DATAMEMORY|memory[58][0]~150_combout\);

\DATAMEMORY|memory[58][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~600_combout\,
	ena => \DATAMEMORY|memory[58][0]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[58][1]~q\);

\DATAMEMORY|Decoder0~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~178_combout\ = (\REXMEM|output_result\(2) & (!\REXMEM|output_result\(4) & (!\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~125_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(4),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~125_combout\,
	combout => \DATAMEMORY|Decoder0~178_combout\);

\DATAMEMORY|Decoder0~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~139_combout\ = (\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~138_combout\ & (!\REXMEM|output_result\(4) & !\REXMEM|output_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|Decoder0~138_combout\,
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(2),
	combout => \DATAMEMORY|Decoder0~139_combout\);

\DATAMEMORY|memory[40][5]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[40][5]~151_combout\ = (\REXMEM|output_result\(5) & (\DATAMEMORY|memory[8][4]~143_combout\ & (!\REXMEM|output_result\(4) & !\REXMEM|output_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(5),
	datab => \DATAMEMORY|memory[8][4]~143_combout\,
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|memory[40][5]~151_combout\);

\DATAMEMORY|memory[42][7]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[42][7]~152_combout\ = (\DATAMEMORY|memory[40][5]~151_combout\ & (\DATAMEMORY|Decoder0~178_combout\)) # (!\DATAMEMORY|memory[40][5]~151_combout\ & ((\DATAMEMORY|Decoder0~139_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~178_combout\,
	datab => \DATAMEMORY|Decoder0~139_combout\,
	datad => \DATAMEMORY|memory[40][5]~151_combout\,
	combout => \DATAMEMORY|memory[42][7]~152_combout\);

\DATAMEMORY|memory~601\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~601_combout\ = (\DATAMEMORY|memory[42][7]~152_combout\ & (((\DATAMEMORY|memory[40][5]~151_combout\)))) # (!\DATAMEMORY|memory[42][7]~152_combout\ & ((\DATAMEMORY|memory[40][5]~151_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[40][5]~151_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[42][7]~152_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[40][5]~151_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~601_combout\);

\DATAMEMORY|memory~602\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~602_combout\ = (\DATAMEMORY|memory[42][7]~152_combout\ & ((\DATAMEMORY|memory~601_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~601_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[42][7]~152_combout\ 
-- & (((\DATAMEMORY|memory~601_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[42][7]~152_combout\,
	datac => \DATAMEMORY|memory~601_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~602_combout\);

\DATAMEMORY|Decoder0~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~126_combout\ = (\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~123_combout\ & (!\REXMEM|output_result\(4) & !\REXMEM|output_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|Decoder0~123_combout\,
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(2),
	combout => \DATAMEMORY|Decoder0~126_combout\);

\DATAMEMORY|memory[44][1]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[44][1]~155_combout\ = (\REXMEM|output_result\(5) & (\DATAMEMORY|memory[12][4]~148_combout\ & (!\REXMEM|output_result\(4) & !\REXMEM|output_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(5),
	datab => \DATAMEMORY|memory[12][4]~148_combout\,
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|memory[44][1]~155_combout\);

\DATAMEMORY|memory[42][0]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[42][0]~156_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~126_combout\) # ((\DATAMEMORY|Decoder0~178_combout\) # (\DATAMEMORY|memory[44][1]~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~126_combout\,
	datac => \DATAMEMORY|Decoder0~178_combout\,
	datad => \DATAMEMORY|memory[44][1]~155_combout\,
	combout => \DATAMEMORY|memory[42][0]~156_combout\);

\DATAMEMORY|memory[42][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~602_combout\,
	ena => \DATAMEMORY|memory[42][0]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[42][1]~q\);

\DATAMEMORY|Mux30~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~12_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[58][1]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[42][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[58][1]~q\,
	datab => \DATAMEMORY|memory[42][1]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux30~12_combout\);

\DATAMEMORY|Decoder0~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~223_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(2) & (\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~158_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(2),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~158_combout\,
	combout => \DATAMEMORY|Decoder0~223_combout\);

\DATAMEMORY|Decoder0~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~196_combout\ = (!\REXMEM|output_result\(2) & (!\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~138_combout\ & !\REXMEM|output_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Decoder0~138_combout\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Decoder0~196_combout\);

\DATAMEMORY|memory[32][0]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[32][0]~333_combout\ = (!\REXMEM|output_result\(6) & ((\REXMEM|output_result\(5) & (\DATAMEMORY|memory[64][4]~135_combout\)) # (!\REXMEM|output_result\(5) & ((\DATAMEMORY|memory[64][4]~134_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[64][4]~135_combout\,
	datab => \DATAMEMORY|memory[64][4]~134_combout\,
	datac => \REXMEM|output_result\(5),
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|memory[32][0]~333_combout\);

\DATAMEMORY|memory[34][6]~557\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[34][6]~557_combout\ = (\DATAMEMORY|memory[32][0]~333_combout\ & (\DATAMEMORY|Decoder0~223_combout\)) # (!\DATAMEMORY|memory[32][0]~333_combout\ & ((\DATAMEMORY|Decoder0~196_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~223_combout\,
	datab => \DATAMEMORY|Decoder0~196_combout\,
	datad => \DATAMEMORY|memory[32][0]~333_combout\,
	combout => \DATAMEMORY|memory[34][6]~557_combout\);

\DATAMEMORY|memory~647\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~647_combout\ = (\DATAMEMORY|memory[34][6]~557_combout\ & (((\DATAMEMORY|memory[32][0]~333_combout\)))) # (!\DATAMEMORY|memory[34][6]~557_combout\ & ((\DATAMEMORY|memory[32][0]~333_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[32][0]~333_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[34][6]~557_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[32][0]~333_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~647_combout\);

\DATAMEMORY|memory~648\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~648_combout\ = (\DATAMEMORY|memory[34][6]~557_combout\ & ((\DATAMEMORY|memory~647_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~647_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[34][6]~557_combout\ 
-- & (((\DATAMEMORY|memory~647_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[34][6]~557_combout\,
	datac => \DATAMEMORY|memory~647_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~648_combout\);

\DATAMEMORY|Decoder0~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~195_combout\ = (!\REXMEM|output_result\(2) & (!\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~123_combout\ & !\REXMEM|output_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Decoder0~123_combout\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Decoder0~195_combout\);

\DATAMEMORY|memory[34][6]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[34][6]~228_combout\ = (\REXMEM|output_result\(5) & (\DATAMEMORY|memory[4][6]~140_combout\ & (!\REXMEM|output_result\(4) & !\REXMEM|output_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(5),
	datab => \DATAMEMORY|memory[4][6]~140_combout\,
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|memory[34][6]~228_combout\);

\DATAMEMORY|memory[34][0]~560\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[34][0]~560_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~195_combout\) # ((\DATAMEMORY|memory[34][6]~228_combout\) # (\DATAMEMORY|Decoder0~223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~195_combout\,
	datac => \DATAMEMORY|memory[34][6]~228_combout\,
	datad => \DATAMEMORY|Decoder0~223_combout\,
	combout => \DATAMEMORY|memory[34][0]~560_combout\);

\DATAMEMORY|memory[34][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~648_combout\,
	ena => \DATAMEMORY|memory[34][0]~560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[34][1]~q\);

\DATAMEMORY|Mux30~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~75_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[34][1]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux30~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux30~12_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[34][1]~q\,
	combout => \DATAMEMORY|Mux30~75_combout\);

\DATAMEMORY|Decoder0~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~129_combout\ = (\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~125_combout\ & (!\REXMEM|output_result\(4) & !\REXMEM|output_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|Decoder0~125_combout\,
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(2),
	combout => \DATAMEMORY|Decoder0~129_combout\);

\DATAMEMORY|Decoder0~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~191_combout\ = (\REXMEM|output_result\(2) & (\REXMEM|output_result\(3) & (!\REXMEM|output_result\(4) & \DATAMEMORY|Decoder0~138_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(3),
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|Decoder0~138_combout\,
	combout => \DATAMEMORY|Decoder0~191_combout\);

\DATAMEMORY|memory[44][1]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[44][1]~167_combout\ = (\REXMEM|output_result\(5) & (\DATAMEMORY|memory[12][4]~166_combout\ & (!\REXMEM|output_result\(4) & !\REXMEM|output_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(5),
	datab => \DATAMEMORY|memory[12][4]~166_combout\,
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|memory[44][1]~167_combout\);

\DATAMEMORY|memory[46][1]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[46][1]~168_combout\ = (\DATAMEMORY|memory[44][1]~167_combout\ & (\DATAMEMORY|Decoder0~129_combout\)) # (!\DATAMEMORY|memory[44][1]~167_combout\ & ((\DATAMEMORY|Decoder0~191_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~129_combout\,
	datab => \DATAMEMORY|Decoder0~191_combout\,
	datad => \DATAMEMORY|memory[44][1]~167_combout\,
	combout => \DATAMEMORY|memory[46][1]~168_combout\);

\DATAMEMORY|memory~603\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~603_combout\ = (\DATAMEMORY|memory[46][1]~168_combout\ & (((\DATAMEMORY|memory[44][1]~167_combout\)))) # (!\DATAMEMORY|memory[46][1]~168_combout\ & ((\DATAMEMORY|memory[44][1]~167_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[44][1]~167_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[46][1]~168_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[44][1]~167_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~603_combout\);

\DATAMEMORY|memory~604\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~604_combout\ = (\DATAMEMORY|memory[46][1]~168_combout\ & ((\DATAMEMORY|memory~603_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~603_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[46][1]~168_combout\ 
-- & (((\DATAMEMORY|memory~603_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[46][1]~168_combout\,
	datac => \DATAMEMORY|memory~603_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~604_combout\);

\DATAMEMORY|Decoder0~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~181_combout\ = (\REXMEM|output_result\(2) & (\REXMEM|output_result\(3) & (!\REXMEM|output_result\(4) & \DATAMEMORY|Decoder0~123_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(3),
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|Decoder0~123_combout\,
	combout => \DATAMEMORY|Decoder0~181_combout\);

\DATAMEMORY|memory[48][7]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[48][7]~172_combout\ = (\REXMEM|output_result\(5) & (\DATAMEMORY|memory[16][4]~171_combout\ & (!\REXMEM|output_result\(4) & !\REXMEM|output_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(5),
	datab => \DATAMEMORY|memory[16][4]~171_combout\,
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|memory[48][7]~172_combout\);

\DATAMEMORY|memory[46][0]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[46][0]~173_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~181_combout\) # ((\DATAMEMORY|Decoder0~129_combout\) # (\DATAMEMORY|memory[48][7]~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~181_combout\,
	datac => \DATAMEMORY|Decoder0~129_combout\,
	datad => \DATAMEMORY|memory[48][7]~172_combout\,
	combout => \DATAMEMORY|memory[46][0]~173_combout\);

\DATAMEMORY|memory[46][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~604_combout\,
	ena => \DATAMEMORY|memory[46][0]~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[46][1]~q\);

\DATAMEMORY|Decoder0~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~131_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|Decoder0~125_combout\ & (!\REXMEM|output_result\(2) & !\REXMEM|output_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \DATAMEMORY|Decoder0~125_combout\,
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|Decoder0~131_combout\);

\DATAMEMORY|Decoder0~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~192_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(2) & (!\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~138_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(2),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~138_combout\,
	combout => \DATAMEMORY|Decoder0~192_combout\);

\DATAMEMORY|memory[52][7]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[52][7]~175_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(5) & (\DATAMEMORY|memory[4][6]~174_combout\ & !\REXMEM|output_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(5),
	datac => \DATAMEMORY|memory[4][6]~174_combout\,
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|memory[52][7]~175_combout\);

\DATAMEMORY|memory[54][7]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[54][7]~176_combout\ = (\DATAMEMORY|memory[52][7]~175_combout\ & (\DATAMEMORY|Decoder0~131_combout\)) # (!\DATAMEMORY|memory[52][7]~175_combout\ & ((\DATAMEMORY|Decoder0~192_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~131_combout\,
	datab => \DATAMEMORY|Decoder0~192_combout\,
	datad => \DATAMEMORY|memory[52][7]~175_combout\,
	combout => \DATAMEMORY|memory[54][7]~176_combout\);

\DATAMEMORY|memory~605\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~605_combout\ = (\DATAMEMORY|memory[54][7]~176_combout\ & (((\DATAMEMORY|memory[52][7]~175_combout\)))) # (!\DATAMEMORY|memory[54][7]~176_combout\ & ((\DATAMEMORY|memory[52][7]~175_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[52][7]~175_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[54][7]~176_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[52][7]~175_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~605_combout\);

\DATAMEMORY|memory~606\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~606_combout\ = (\DATAMEMORY|memory[54][7]~176_combout\ & ((\DATAMEMORY|memory~605_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~605_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[54][7]~176_combout\ 
-- & (((\DATAMEMORY|memory~605_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[54][7]~176_combout\,
	datac => \DATAMEMORY|memory~605_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~606_combout\);

\DATAMEMORY|Decoder0~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~182_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(2) & (!\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~123_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(2),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~123_combout\,
	combout => \DATAMEMORY|Decoder0~182_combout\);

\DATAMEMORY|memory[56][7]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[56][7]~180_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(5) & (\DATAMEMORY|memory[8][4]~179_combout\ & !\REXMEM|output_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(5),
	datac => \DATAMEMORY|memory[8][4]~179_combout\,
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|memory[56][7]~180_combout\);

\DATAMEMORY|memory[54][0]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[54][0]~181_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~182_combout\) # ((\DATAMEMORY|Decoder0~131_combout\) # (\DATAMEMORY|memory[56][7]~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~182_combout\,
	datac => \DATAMEMORY|Decoder0~131_combout\,
	datad => \DATAMEMORY|memory[56][7]~180_combout\,
	combout => \DATAMEMORY|memory[54][0]~181_combout\);

\DATAMEMORY|memory[54][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~606_combout\,
	ena => \DATAMEMORY|memory[54][0]~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[54][1]~q\);

\DATAMEMORY|Decoder0~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~185_combout\ = (!\REXMEM|output_result\(2) & (!\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~125_combout\ & !\REXMEM|output_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Decoder0~125_combout\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Decoder0~185_combout\);

\DATAMEMORY|Decoder0~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~193_combout\ = (\REXMEM|output_result\(2) & (!\REXMEM|output_result\(4) & (!\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~138_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(4),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~138_combout\,
	combout => \DATAMEMORY|Decoder0~193_combout\);

\DATAMEMORY|memory[36][1]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[36][1]~182_combout\ = (\REXMEM|output_result\(5) & (\DATAMEMORY|memory[4][6]~174_combout\ & (!\REXMEM|output_result\(4) & !\REXMEM|output_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(5),
	datab => \DATAMEMORY|memory[4][6]~174_combout\,
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|memory[36][1]~182_combout\);

\DATAMEMORY|memory[38][5]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[38][5]~183_combout\ = (\DATAMEMORY|memory[36][1]~182_combout\ & (\DATAMEMORY|Decoder0~185_combout\)) # (!\DATAMEMORY|memory[36][1]~182_combout\ & ((\DATAMEMORY|Decoder0~193_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~185_combout\,
	datab => \DATAMEMORY|Decoder0~193_combout\,
	datad => \DATAMEMORY|memory[36][1]~182_combout\,
	combout => \DATAMEMORY|memory[38][5]~183_combout\);

\DATAMEMORY|memory~607\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~607_combout\ = (\DATAMEMORY|memory[38][5]~183_combout\ & (((\DATAMEMORY|memory[36][1]~182_combout\)))) # (!\DATAMEMORY|memory[38][5]~183_combout\ & ((\DATAMEMORY|memory[36][1]~182_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[36][1]~182_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[38][5]~183_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[36][1]~182_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~607_combout\);

\DATAMEMORY|memory~608\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~608_combout\ = (\DATAMEMORY|memory[38][5]~183_combout\ & ((\DATAMEMORY|memory~607_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~607_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[38][5]~183_combout\ 
-- & (((\DATAMEMORY|memory~607_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[38][5]~183_combout\,
	datac => \DATAMEMORY|memory~607_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~608_combout\);

\DATAMEMORY|Decoder0~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~184_combout\ = (\REXMEM|output_result\(2) & (!\REXMEM|output_result\(4) & (!\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~123_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(4),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~123_combout\,
	combout => \DATAMEMORY|Decoder0~184_combout\);

\DATAMEMORY|memory[40][5]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[40][5]~186_combout\ = (\REXMEM|output_result\(5) & (\DATAMEMORY|memory[8][4]~179_combout\ & (!\REXMEM|output_result\(4) & !\REXMEM|output_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(5),
	datab => \DATAMEMORY|memory[8][4]~179_combout\,
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|memory[40][5]~186_combout\);

\DATAMEMORY|memory[38][0]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[38][0]~187_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~184_combout\) # ((\DATAMEMORY|Decoder0~185_combout\) # (\DATAMEMORY|memory[40][5]~186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~184_combout\,
	datac => \DATAMEMORY|Decoder0~185_combout\,
	datad => \DATAMEMORY|memory[40][5]~186_combout\,
	combout => \DATAMEMORY|memory[38][0]~187_combout\);

\DATAMEMORY|memory[38][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~608_combout\,
	ena => \DATAMEMORY|memory[38][0]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[38][1]~q\);

\DATAMEMORY|Mux30~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~13_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[54][1]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[38][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[54][1]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[38][1]~q\,
	combout => \DATAMEMORY|Mux30~13_combout\);

\DATAMEMORY|Decoder0~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~134_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~125_combout\ & !\REXMEM|output_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Decoder0~125_combout\,
	datad => \REXMEM|output_result\(2),
	combout => \DATAMEMORY|Decoder0~134_combout\);

\DATAMEMORY|memory[60][7]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[60][7]~188_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(5) & (\DATAMEMORY|memory[12][4]~166_combout\ & !\REXMEM|output_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(5),
	datac => \DATAMEMORY|memory[12][4]~166_combout\,
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|memory[60][7]~188_combout\);

\DATAMEMORY|memory[62][6]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[62][6]~189_combout\ = (\DATAMEMORY|memory[60][7]~188_combout\ & (\DATAMEMORY|Decoder0~134_combout\)) # (!\DATAMEMORY|memory[60][7]~188_combout\ & ((\DATAMEMORY|Decoder0~194_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~134_combout\,
	datab => \DATAMEMORY|Decoder0~194_combout\,
	datad => \DATAMEMORY|memory[60][7]~188_combout\,
	combout => \DATAMEMORY|memory[62][6]~189_combout\);

\DATAMEMORY|memory~609\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~609_combout\ = (\DATAMEMORY|memory[62][6]~189_combout\ & (((\DATAMEMORY|memory[60][7]~188_combout\)))) # (!\DATAMEMORY|memory[62][6]~189_combout\ & ((\DATAMEMORY|memory[60][7]~188_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[60][7]~188_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[62][6]~189_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[60][7]~188_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~609_combout\);

\DATAMEMORY|memory~610\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~610_combout\ = (\DATAMEMORY|memory[62][6]~189_combout\ & ((\DATAMEMORY|memory~609_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~609_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[62][6]~189_combout\ 
-- & (((\DATAMEMORY|memory~609_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[62][6]~189_combout\,
	datac => \DATAMEMORY|memory~609_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~610_combout\);

\DATAMEMORY|Decoder0~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~186_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(2) & (\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~123_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(2),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~123_combout\,
	combout => \DATAMEMORY|Decoder0~186_combout\);

\DATAMEMORY|memory[62][0]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[62][0]~193_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~186_combout\) # ((\DATAMEMORY|Decoder0~134_combout\) # (\DATAMEMORY|memory[64][4]~192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~186_combout\,
	datac => \DATAMEMORY|Decoder0~134_combout\,
	datad => \DATAMEMORY|memory[64][4]~192_combout\,
	combout => \DATAMEMORY|memory[62][0]~193_combout\);

\DATAMEMORY|memory[62][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~610_combout\,
	ena => \DATAMEMORY|memory[62][0]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[62][1]~q\);

\DATAMEMORY|Mux30~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~14_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux30~13_combout\ & ((\DATAMEMORY|memory[62][1]~q\))) # (!\DATAMEMORY|Mux30~13_combout\ & (\DATAMEMORY|memory[46][1]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux30~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[46][1]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux30~13_combout\,
	datad => \DATAMEMORY|memory[62][1]~q\,
	combout => \DATAMEMORY|Mux30~14_combout\);

\DATAMEMORY|Mux30~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~76_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux30~75_combout\ & ((\DATAMEMORY|Mux30~14_combout\))) # (!\DATAMEMORY|Mux30~75_combout\ & (\DATAMEMORY|memory[50][1]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux30~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[50][1]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux30~75_combout\,
	datad => \DATAMEMORY|Mux30~14_combout\,
	combout => \DATAMEMORY|Mux30~76_combout\);

\RMEMWB|output_rdData[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \RMEMWB|output_rdData[0]~18_combout\ = (\REXMEM|output_result\(1)) # ((\REXMEM|output_result\(2) & \REXMEM|output_result\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datab => \REXMEM|output_result\(2),
	datac => \REXMEM|output_result\(6),
	combout => \RMEMWB|output_rdData[0]~18_combout\);

\DATAMEMORY|memory[48][7]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[48][7]~208_combout\ = (\DATAMEMORY|memory[48][7]~172_combout\ & (\DATAMEMORY|Decoder0~191_combout\)) # (!\DATAMEMORY|memory[48][7]~172_combout\ & ((\DATAMEMORY|Decoder0~180_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~191_combout\,
	datab => \DATAMEMORY|Decoder0~180_combout\,
	datad => \DATAMEMORY|memory[48][7]~172_combout\,
	combout => \DATAMEMORY|memory[48][7]~208_combout\);

\DATAMEMORY|memory~619\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~619_combout\ = (\DATAMEMORY|memory[48][7]~208_combout\ & (((\DATAMEMORY|memory[48][7]~172_combout\)))) # (!\DATAMEMORY|memory[48][7]~208_combout\ & ((\DATAMEMORY|memory[48][7]~172_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[48][7]~172_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[48][7]~208_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[48][7]~172_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~619_combout\);

\DATAMEMORY|memory~620\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~620_combout\ = (\DATAMEMORY|memory[48][7]~208_combout\ & ((\DATAMEMORY|memory~619_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~619_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[48][7]~208_combout\ 
-- & (((\DATAMEMORY|memory~619_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[48][7]~208_combout\,
	datac => \DATAMEMORY|memory~619_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~620_combout\);

\DATAMEMORY|Decoder0~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~179_combout\ = (\REXMEM|output_result\(2) & (\REXMEM|output_result\(3) & (!\REXMEM|output_result\(4) & \DATAMEMORY|Decoder0~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(3),
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|Decoder0~122_combout\,
	combout => \DATAMEMORY|Decoder0~179_combout\);

\DATAMEMORY|memory[48][0]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[48][0]~211_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~179_combout\) # ((\DATAMEMORY|Decoder0~191_combout\) # (\DATAMEMORY|memory[48][7]~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~179_combout\,
	datac => \DATAMEMORY|Decoder0~191_combout\,
	datad => \DATAMEMORY|memory[48][7]~160_combout\,
	combout => \DATAMEMORY|memory[48][0]~211_combout\);

\DATAMEMORY|memory[48][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~620_combout\,
	ena => \DATAMEMORY|memory[48][0]~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[48][1]~q\);

\DATAMEMORY|memory[56][7]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[56][7]~212_combout\ = (\DATAMEMORY|memory[56][7]~180_combout\ & (\DATAMEMORY|Decoder0~192_combout\)) # (!\DATAMEMORY|memory[56][7]~180_combout\ & ((\DATAMEMORY|Decoder0~176_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~192_combout\,
	datab => \DATAMEMORY|Decoder0~176_combout\,
	datad => \DATAMEMORY|memory[56][7]~180_combout\,
	combout => \DATAMEMORY|memory[56][7]~212_combout\);

\DATAMEMORY|memory~615\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~615_combout\ = (\DATAMEMORY|memory[56][7]~212_combout\ & (((\DATAMEMORY|memory[56][7]~180_combout\)))) # (!\DATAMEMORY|memory[56][7]~212_combout\ & ((\DATAMEMORY|memory[56][7]~180_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[56][7]~180_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[56][7]~212_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[56][7]~180_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~615_combout\);

\DATAMEMORY|memory~616\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~616_combout\ = (\DATAMEMORY|memory[56][7]~212_combout\ & ((\DATAMEMORY|memory~615_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~615_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[56][7]~212_combout\ 
-- & (((\DATAMEMORY|memory~615_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[56][7]~212_combout\,
	datac => \DATAMEMORY|memory~615_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~616_combout\);

\DATAMEMORY|Decoder0~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~175_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(2) & (!\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(2),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~122_combout\,
	combout => \DATAMEMORY|Decoder0~175_combout\);

\DATAMEMORY|memory[56][0]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[56][0]~215_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~175_combout\) # ((\DATAMEMORY|Decoder0~192_combout\) # (\DATAMEMORY|memory[56][7]~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~175_combout\,
	datac => \DATAMEMORY|Decoder0~192_combout\,
	datad => \DATAMEMORY|memory[56][7]~144_combout\,
	combout => \DATAMEMORY|memory[56][0]~215_combout\);

\DATAMEMORY|memory[56][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~616_combout\,
	ena => \DATAMEMORY|memory[56][0]~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[56][1]~q\);

\DATAMEMORY|memory[40][5]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[40][5]~216_combout\ = (\DATAMEMORY|memory[40][5]~186_combout\ & (\DATAMEMORY|Decoder0~193_combout\)) # (!\DATAMEMORY|memory[40][5]~186_combout\ & ((\DATAMEMORY|Decoder0~178_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~193_combout\,
	datab => \DATAMEMORY|Decoder0~178_combout\,
	datad => \DATAMEMORY|memory[40][5]~186_combout\,
	combout => \DATAMEMORY|memory[40][5]~216_combout\);

\DATAMEMORY|memory~617\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~617_combout\ = (\DATAMEMORY|memory[40][5]~216_combout\ & (((\DATAMEMORY|memory[40][5]~186_combout\)))) # (!\DATAMEMORY|memory[40][5]~216_combout\ & ((\DATAMEMORY|memory[40][5]~186_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[40][5]~186_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[40][5]~216_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[40][5]~186_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~617_combout\);

\DATAMEMORY|memory~618\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~618_combout\ = (\DATAMEMORY|memory[40][5]~216_combout\ & ((\DATAMEMORY|memory~617_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~617_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[40][5]~216_combout\ 
-- & (((\DATAMEMORY|memory~617_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[40][5]~216_combout\,
	datac => \DATAMEMORY|memory~617_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~618_combout\);

\DATAMEMORY|Decoder0~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~177_combout\ = (\REXMEM|output_result\(2) & (!\REXMEM|output_result\(4) & (!\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(4),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~122_combout\,
	combout => \DATAMEMORY|Decoder0~177_combout\);

\DATAMEMORY|memory[40][0]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[40][0]~219_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~177_combout\) # ((\DATAMEMORY|Decoder0~193_combout\) # (\DATAMEMORY|memory[40][5]~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~177_combout\,
	datac => \DATAMEMORY|Decoder0~193_combout\,
	datad => \DATAMEMORY|memory[40][5]~151_combout\,
	combout => \DATAMEMORY|memory[40][0]~219_combout\);

\DATAMEMORY|memory[40][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~618_combout\,
	ena => \DATAMEMORY|memory[40][0]~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[40][1]~q\);

\DATAMEMORY|Mux30~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~17_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[56][1]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[40][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[56][1]~q\,
	datab => \DATAMEMORY|memory[40][1]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux30~17_combout\);

\DATAMEMORY|Decoder0~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~222_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(2) & (\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~145_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(2),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~145_combout\,
	combout => \DATAMEMORY|Decoder0~222_combout\);

\DATAMEMORY|memory[32][0]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[32][0]~329_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[16][4]~171_combout\ & (!\REXMEM|output_result\(6) & !\REXMEM|output_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \DATAMEMORY|memory[16][4]~171_combout\,
	datac => \REXMEM|output_result\(6),
	datad => \REXMEM|output_result\(5),
	combout => \DATAMEMORY|memory[32][0]~329_combout\);

\DATAMEMORY|memory[32][0]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[32][0]~330_combout\ = (\DATAMEMORY|memory[32][0]~329_combout\ & (\DATAMEMORY|Decoder0~222_combout\)) # (!\DATAMEMORY|memory[32][0]~329_combout\ & ((\DATAMEMORY|Decoder0~223_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~222_combout\,
	datab => \DATAMEMORY|Decoder0~223_combout\,
	datad => \DATAMEMORY|memory[32][0]~329_combout\,
	combout => \DATAMEMORY|memory[32][0]~330_combout\);

\DATAMEMORY|memory~677\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~677_combout\ = (\DATAMEMORY|memory[32][0]~330_combout\ & (((\DATAMEMORY|memory[32][0]~329_combout\)))) # (!\DATAMEMORY|memory[32][0]~330_combout\ & ((\DATAMEMORY|memory[32][0]~329_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[32][0]~329_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[32][0]~330_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[32][0]~329_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~677_combout\);

\DATAMEMORY|memory~678\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~678_combout\ = (\DATAMEMORY|memory[32][0]~330_combout\ & ((\DATAMEMORY|memory~677_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~677_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[32][0]~330_combout\ 
-- & (((\DATAMEMORY|memory~677_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[32][0]~330_combout\,
	datac => \DATAMEMORY|memory~677_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~678_combout\);

\DATAMEMORY|Decoder0~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~224_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(2) & (\REXMEM|output_result\(3) & \DATAMEMORY|Decoder0~159_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(2),
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Decoder0~159_combout\,
	combout => \DATAMEMORY|Decoder0~224_combout\);

\DATAMEMORY|memory[32][0]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[32][0]~334_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~222_combout\) # ((\DATAMEMORY|memory[32][0]~333_combout\) # (\DATAMEMORY|Decoder0~224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~222_combout\,
	datac => \DATAMEMORY|memory[32][0]~333_combout\,
	datad => \DATAMEMORY|Decoder0~224_combout\,
	combout => \DATAMEMORY|memory[32][0]~334_combout\);

\DATAMEMORY|memory[32][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~678_combout\,
	ena => \DATAMEMORY|memory[32][0]~334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[32][1]~q\);

\DATAMEMORY|Mux6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux6~6_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[32][1]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux30~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux30~17_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[32][1]~q\,
	combout => \DATAMEMORY|Mux6~6_combout\);

\DATAMEMORY|memory[44][1]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[44][1]~220_combout\ = (\DATAMEMORY|memory[44][1]~155_combout\ & (\DATAMEMORY|Decoder0~139_combout\)) # (!\DATAMEMORY|memory[44][1]~155_combout\ & ((\DATAMEMORY|Decoder0~129_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~139_combout\,
	datab => \DATAMEMORY|Decoder0~129_combout\,
	datad => \DATAMEMORY|memory[44][1]~155_combout\,
	combout => \DATAMEMORY|memory[44][1]~220_combout\);

\DATAMEMORY|memory~621\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~621_combout\ = (\DATAMEMORY|memory[44][1]~220_combout\ & (((\DATAMEMORY|memory[44][1]~155_combout\)))) # (!\DATAMEMORY|memory[44][1]~220_combout\ & ((\DATAMEMORY|memory[44][1]~155_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[44][1]~155_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[44][1]~220_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[44][1]~155_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~621_combout\);

\DATAMEMORY|memory~622\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~622_combout\ = (\DATAMEMORY|memory[44][1]~220_combout\ & ((\DATAMEMORY|memory~621_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~621_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[44][1]~220_combout\ 
-- & (((\DATAMEMORY|memory~621_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[44][1]~220_combout\,
	datac => \DATAMEMORY|memory~621_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~622_combout\);

\DATAMEMORY|Decoder0~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~128_combout\ = (\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~122_combout\ & (!\REXMEM|output_result\(4) & !\REXMEM|output_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|Decoder0~122_combout\,
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(2),
	combout => \DATAMEMORY|Decoder0~128_combout\);

\DATAMEMORY|memory[44][0]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[44][0]~223_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~128_combout\) # ((\DATAMEMORY|Decoder0~139_combout\) # (\DATAMEMORY|memory[44][1]~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~128_combout\,
	datac => \DATAMEMORY|Decoder0~139_combout\,
	datad => \DATAMEMORY|memory[44][1]~167_combout\,
	combout => \DATAMEMORY|memory[44][0]~223_combout\);

\DATAMEMORY|memory[44][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~622_combout\,
	ena => \DATAMEMORY|memory[44][0]~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[44][1]~q\);

\DATAMEMORY|memory[52][7]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[52][7]~224_combout\ = (\DATAMEMORY|memory[52][7]~164_combout\ & (\DATAMEMORY|Decoder0~140_combout\)) # (!\DATAMEMORY|memory[52][7]~164_combout\ & ((\DATAMEMORY|Decoder0~131_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~140_combout\,
	datab => \DATAMEMORY|Decoder0~131_combout\,
	datad => \DATAMEMORY|memory[52][7]~164_combout\,
	combout => \DATAMEMORY|memory[52][7]~224_combout\);

\DATAMEMORY|memory~623\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~623_combout\ = (\DATAMEMORY|memory[52][7]~224_combout\ & (((\DATAMEMORY|memory[52][7]~164_combout\)))) # (!\DATAMEMORY|memory[52][7]~224_combout\ & ((\DATAMEMORY|memory[52][7]~164_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[52][7]~164_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[52][7]~224_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[52][7]~164_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~623_combout\);

\DATAMEMORY|memory~624\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~624_combout\ = (\DATAMEMORY|memory[52][7]~224_combout\ & ((\DATAMEMORY|memory~623_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~623_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[52][7]~224_combout\ 
-- & (((\DATAMEMORY|memory~623_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[52][7]~224_combout\,
	datac => \DATAMEMORY|memory~623_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~624_combout\);

\DATAMEMORY|Decoder0~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~130_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|Decoder0~122_combout\ & (!\REXMEM|output_result\(2) & !\REXMEM|output_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \DATAMEMORY|Decoder0~122_combout\,
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|Decoder0~130_combout\);

\DATAMEMORY|memory[52][0]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[52][0]~227_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~130_combout\) # ((\DATAMEMORY|Decoder0~140_combout\) # (\DATAMEMORY|memory[52][7]~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~130_combout\,
	datac => \DATAMEMORY|Decoder0~140_combout\,
	datad => \DATAMEMORY|memory[52][7]~175_combout\,
	combout => \DATAMEMORY|memory[52][0]~227_combout\);

\DATAMEMORY|memory[52][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~624_combout\,
	ena => \DATAMEMORY|memory[52][0]~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[52][1]~q\);

\DATAMEMORY|memory[36][1]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[36][1]~229_combout\ = (\DATAMEMORY|memory[34][6]~228_combout\ & (\DATAMEMORY|Decoder0~196_combout\)) # (!\DATAMEMORY|memory[34][6]~228_combout\ & ((\DATAMEMORY|Decoder0~185_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~196_combout\,
	datab => \DATAMEMORY|Decoder0~185_combout\,
	datad => \DATAMEMORY|memory[34][6]~228_combout\,
	combout => \DATAMEMORY|memory[36][1]~229_combout\);

\DATAMEMORY|memory~625\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~625_combout\ = (\DATAMEMORY|memory[36][1]~229_combout\ & (((\DATAMEMORY|memory[34][6]~228_combout\)))) # (!\DATAMEMORY|memory[36][1]~229_combout\ & ((\DATAMEMORY|memory[34][6]~228_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[34][6]~228_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[36][1]~229_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[34][6]~228_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~625_combout\);

\DATAMEMORY|memory~626\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~626_combout\ = (\DATAMEMORY|memory[36][1]~229_combout\ & ((\DATAMEMORY|memory~625_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~625_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[36][1]~229_combout\ 
-- & (((\DATAMEMORY|memory~625_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[36][1]~229_combout\,
	datac => \DATAMEMORY|memory~625_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~626_combout\);

\DATAMEMORY|Decoder0~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~183_combout\ = (!\REXMEM|output_result\(2) & (!\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~122_combout\ & !\REXMEM|output_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Decoder0~122_combout\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Decoder0~183_combout\);

\DATAMEMORY|memory[36][0]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[36][0]~232_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~183_combout\) # ((\DATAMEMORY|Decoder0~196_combout\) # (\DATAMEMORY|memory[36][1]~182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~183_combout\,
	datac => \DATAMEMORY|Decoder0~196_combout\,
	datad => \DATAMEMORY|memory[36][1]~182_combout\,
	combout => \DATAMEMORY|memory[36][0]~232_combout\);

\DATAMEMORY|memory[36][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~626_combout\,
	ena => \DATAMEMORY|memory[36][0]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[36][1]~q\);

\DATAMEMORY|Mux30~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~18_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[52][1]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[36][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[52][1]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[36][1]~q\,
	combout => \DATAMEMORY|Mux30~18_combout\);

\DATAMEMORY|memory[60][7]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[60][7]~233_combout\ = (\DATAMEMORY|memory[60][7]~149_combout\ & (\DATAMEMORY|Decoder0~141_combout\)) # (!\DATAMEMORY|memory[60][7]~149_combout\ & ((\DATAMEMORY|Decoder0~134_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~141_combout\,
	datab => \DATAMEMORY|Decoder0~134_combout\,
	datad => \DATAMEMORY|memory[60][7]~149_combout\,
	combout => \DATAMEMORY|memory[60][7]~233_combout\);

\DATAMEMORY|memory~627\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~627_combout\ = (\DATAMEMORY|memory[60][7]~233_combout\ & (((\DATAMEMORY|memory[60][7]~149_combout\)))) # (!\DATAMEMORY|memory[60][7]~233_combout\ & ((\DATAMEMORY|memory[60][7]~149_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[60][7]~149_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[60][7]~233_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[60][7]~149_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~627_combout\);

\DATAMEMORY|memory~628\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~628_combout\ = (\DATAMEMORY|memory[60][7]~233_combout\ & ((\DATAMEMORY|memory~627_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~627_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[60][7]~233_combout\ 
-- & (((\DATAMEMORY|memory~627_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[60][7]~233_combout\,
	datac => \DATAMEMORY|memory~627_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~628_combout\);

\DATAMEMORY|Decoder0~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~132_combout\ = (\REXMEM|output_result\(4) & (\REXMEM|output_result\(3) & (\DATAMEMORY|Decoder0~122_combout\ & !\REXMEM|output_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Decoder0~122_combout\,
	datad => \REXMEM|output_result\(2),
	combout => \DATAMEMORY|Decoder0~132_combout\);

\DATAMEMORY|memory[60][0]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[60][0]~236_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~132_combout\) # ((\DATAMEMORY|Decoder0~141_combout\) # (\DATAMEMORY|memory[60][7]~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~132_combout\,
	datac => \DATAMEMORY|Decoder0~141_combout\,
	datad => \DATAMEMORY|memory[60][7]~188_combout\,
	combout => \DATAMEMORY|memory[60][0]~236_combout\);

\DATAMEMORY|memory[60][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~628_combout\,
	ena => \DATAMEMORY|memory[60][0]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[60][1]~q\);

\DATAMEMORY|Mux30~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~19_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux30~18_combout\ & ((\DATAMEMORY|memory[60][1]~q\))) # (!\DATAMEMORY|Mux30~18_combout\ & (\DATAMEMORY|memory[44][1]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux30~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[44][1]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux30~18_combout\,
	datad => \DATAMEMORY|memory[60][1]~q\,
	combout => \DATAMEMORY|Mux30~19_combout\);

\DATAMEMORY|Mux6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux6~7_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux6~6_combout\ & ((\DATAMEMORY|Mux30~19_combout\))) # (!\DATAMEMORY|Mux6~6_combout\ & (\DATAMEMORY|memory[48][1]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[48][1]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux6~6_combout\,
	datad => \DATAMEMORY|Mux30~19_combout\,
	combout => \DATAMEMORY|Mux6~7_combout\);

\DATAMEMORY|Mux6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux6~8_combout\ = (\RMEMWB|output_rdData[0]~19_combout\ & (((\RMEMWB|output_rdData[0]~18_combout\)))) # (!\RMEMWB|output_rdData[0]~19_combout\ & ((\RMEMWB|output_rdData[0]~18_combout\ & (\DATAMEMORY|Mux30~76_combout\)) # 
-- (!\RMEMWB|output_rdData[0]~18_combout\ & ((\DATAMEMORY|Mux6~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[0]~19_combout\,
	datab => \DATAMEMORY|Mux30~76_combout\,
	datac => \RMEMWB|output_rdData[0]~18_combout\,
	datad => \DATAMEMORY|Mux6~7_combout\,
	combout => \DATAMEMORY|Mux6~8_combout\);

\DATAMEMORY|memory[100][5]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[100][5]~201_combout\ = (\DATAMEMORY|Decoder0~236_combout\ & ((\DATAMEMORY|memory[98][7]~200_combout\ & (\DATAMEMORY|Decoder0~237_combout\)) # (!\DATAMEMORY|memory[98][7]~200_combout\ & ((\DATAMEMORY|Decoder0~143_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~236_combout\,
	datab => \DATAMEMORY|Decoder0~237_combout\,
	datac => \DATAMEMORY|Decoder0~143_combout\,
	datad => \DATAMEMORY|memory[98][7]~200_combout\,
	combout => \DATAMEMORY|memory[100][5]~201_combout\);

\DATAMEMORY|memory~613\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~613_combout\ = (\DATAMEMORY|memory[100][5]~201_combout\ & (((\DATAMEMORY|memory[98][7]~200_combout\)))) # (!\DATAMEMORY|memory[100][5]~201_combout\ & ((\DATAMEMORY|memory[98][7]~200_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[98][7]~200_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][5]~201_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[98][7]~200_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~613_combout\);

\DATAMEMORY|memory~614\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~614_combout\ = (\DATAMEMORY|memory[100][5]~201_combout\ & ((\DATAMEMORY|memory~613_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~613_combout\ & (\REXMEM|output_wrData\(17))))) # 
-- (!\DATAMEMORY|memory[100][5]~201_combout\ & (((\DATAMEMORY|memory~613_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[100][5]~201_combout\,
	datac => \DATAMEMORY|memory~613_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~614_combout\);

\DATAMEMORY|memory[100][0]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[100][0]~204_combout\ = (\REXMEM|output_ME\(1) & !\REXMEM|output_result\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|memory[100][0]~204_combout\);

\DATAMEMORY|memory[100][0]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[100][0]~205_combout\ = (\REXMEM|output_result\(6) & (\REXMEM|output_result\(5) & \DATAMEMORY|memory[4][6]~174_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \REXMEM|output_result\(5),
	datac => \DATAMEMORY|memory[4][6]~174_combout\,
	combout => \DATAMEMORY|memory[100][0]~205_combout\);

\DATAMEMORY|memory[100][0]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[100][0]~207_combout\ = (\DATAMEMORY|memory[100][0]~204_combout\ & ((\DATAMEMORY|memory[100][0]~205_combout\) # ((\DATAMEMORY|memory[100][0]~38_combout\ & \DATAMEMORY|memory[0][0]~206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~204_combout\,
	datab => \DATAMEMORY|memory[100][0]~205_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[0][0]~206_combout\,
	combout => \DATAMEMORY|memory[100][0]~207_combout\);

\DATAMEMORY|memory[100][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~614_combout\,
	ena => \DATAMEMORY|memory[100][0]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[100][1]~q\);

\DATAMEMORY|Mux6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux6~9_combout\ = (\RMEMWB|output_rdData[0]~19_combout\ & ((\DATAMEMORY|Mux6~8_combout\ & ((\DATAMEMORY|memory[100][1]~q\))) # (!\DATAMEMORY|Mux6~8_combout\ & (\DATAMEMORY|memory[96][1]~q\)))) # (!\RMEMWB|output_rdData[0]~19_combout\ & 
-- (((\DATAMEMORY|Mux6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[96][1]~q\,
	datab => \RMEMWB|output_rdData[0]~19_combout\,
	datac => \DATAMEMORY|Mux6~8_combout\,
	datad => \DATAMEMORY|memory[100][1]~q\,
	combout => \DATAMEMORY|Mux6~9_combout\);

\DATAMEMORY|Mux6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux6~10_combout\ = (\RMEMWB|output_rdData[28]~28_combout\ & (((\RMEMWB|output_rdData[11]~23_combout\)))) # (!\RMEMWB|output_rdData[28]~28_combout\ & ((\RMEMWB|output_rdData[11]~23_combout\ & (\DATAMEMORY|Mux6~5_combout\)) # 
-- (!\RMEMWB|output_rdData[11]~23_combout\ & ((\DATAMEMORY|Mux6~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[28]~28_combout\,
	datab => \DATAMEMORY|Mux6~5_combout\,
	datac => \RMEMWB|output_rdData[11]~23_combout\,
	datad => \DATAMEMORY|Mux6~9_combout\,
	combout => \DATAMEMORY|Mux6~10_combout\);

\DATAMEMORY|memory[3][3]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~52_combout\ = (!\REXMEM|output_result\(6) & (\REXMEM|output_result\(5) & (!\REXMEM|output_result\(4) & \REXMEM|output_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \REXMEM|output_result\(5),
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|memory[3][3]~52_combout\);

\DATAMEMORY|memory[3][3]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~64_combout\ = (\REXMEM|output_result\(2) & (\DATAMEMORY|memory[3][3]~52_combout\ & !\REXMEM|output_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \DATAMEMORY|memory[3][3]~52_combout\,
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|memory[3][3]~64_combout\);

\DATAMEMORY|memory[47][2]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[47][2]~93_combout\ = (\DATAMEMORY|memory[3][3]~64_combout\ & (\DATAMEMORY|Decoder0~181_combout\)) # (!\DATAMEMORY|memory[3][3]~64_combout\ & ((\DATAMEMORY|Decoder0~179_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~181_combout\,
	datab => \DATAMEMORY|Decoder0~179_combout\,
	datad => \DATAMEMORY|memory[3][3]~64_combout\,
	combout => \DATAMEMORY|memory[47][2]~93_combout\);

\DATAMEMORY|memory~579\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~579_combout\ = (\DATAMEMORY|memory[47][2]~93_combout\ & (((\DATAMEMORY|memory[3][3]~64_combout\)))) # (!\DATAMEMORY|memory[47][2]~93_combout\ & ((\DATAMEMORY|memory[3][3]~64_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~64_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[47][2]~93_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~64_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~579_combout\);

\DATAMEMORY|memory~580\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~580_combout\ = (\DATAMEMORY|memory[47][2]~93_combout\ & ((\DATAMEMORY|memory~579_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~579_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[47][2]~93_combout\ & 
-- (((\DATAMEMORY|memory~579_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[47][2]~93_combout\,
	datac => \DATAMEMORY|memory~579_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~580_combout\);

\DATAMEMORY|memory[3][3]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~55_combout\ = (\REXMEM|output_result\(2) & (\REXMEM|output_result\(1) & \DATAMEMORY|memory[3][3]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|memory[3][3]~52_combout\,
	combout => \DATAMEMORY|memory[3][3]~55_combout\);

\DATAMEMORY|memory[47][0]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[47][0]~96_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|memory[3][3]~55_combout\) # ((\DATAMEMORY|Decoder0~181_combout\) # (\DATAMEMORY|Decoder0~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|memory[3][3]~55_combout\,
	datac => \DATAMEMORY|Decoder0~181_combout\,
	datad => \DATAMEMORY|Decoder0~191_combout\,
	combout => \DATAMEMORY|memory[47][0]~96_combout\);

\DATAMEMORY|memory[47][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~580_combout\,
	ena => \DATAMEMORY|memory[47][0]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[47][1]~q\);

\DATAMEMORY|memory[3][3]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~39_combout\ = (!\REXMEM|output_result\(6) & (\REXMEM|output_result\(5) & (\REXMEM|output_result\(4) & !\REXMEM|output_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \REXMEM|output_result\(5),
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|memory[3][3]~39_combout\);

\DATAMEMORY|memory[3][3]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~69_combout\ = (\REXMEM|output_result\(2) & (\DATAMEMORY|memory[3][3]~39_combout\ & !\REXMEM|output_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \DATAMEMORY|memory[3][3]~39_combout\,
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|memory[3][3]~69_combout\);

\DATAMEMORY|memory[55][7]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[55][7]~97_combout\ = (\DATAMEMORY|memory[3][3]~69_combout\ & (\DATAMEMORY|Decoder0~182_combout\)) # (!\DATAMEMORY|memory[3][3]~69_combout\ & ((\DATAMEMORY|Decoder0~175_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~182_combout\,
	datab => \DATAMEMORY|Decoder0~175_combout\,
	datad => \DATAMEMORY|memory[3][3]~69_combout\,
	combout => \DATAMEMORY|memory[55][7]~97_combout\);

\DATAMEMORY|memory~581\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~581_combout\ = (\DATAMEMORY|memory[55][7]~97_combout\ & (((\DATAMEMORY|memory[3][3]~69_combout\)))) # (!\DATAMEMORY|memory[55][7]~97_combout\ & ((\DATAMEMORY|memory[3][3]~69_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~69_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[55][7]~97_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~69_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~581_combout\);

\DATAMEMORY|memory~582\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~582_combout\ = (\DATAMEMORY|memory[55][7]~97_combout\ & ((\DATAMEMORY|memory~581_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~581_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[55][7]~97_combout\ & 
-- (((\DATAMEMORY|memory~581_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[55][7]~97_combout\,
	datac => \DATAMEMORY|memory~581_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~582_combout\);

\DATAMEMORY|memory[55][0]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[55][0]~100_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|memory[3][3]~40_combout\) # ((\DATAMEMORY|Decoder0~182_combout\) # (\DATAMEMORY|Decoder0~192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|memory[3][3]~40_combout\,
	datac => \DATAMEMORY|Decoder0~182_combout\,
	datad => \DATAMEMORY|Decoder0~192_combout\,
	combout => \DATAMEMORY|memory[55][0]~100_combout\);

\DATAMEMORY|memory[55][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~582_combout\,
	ena => \DATAMEMORY|memory[55][0]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[55][1]~q\);

\DATAMEMORY|memory[3][3]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~47_combout\ = (!\REXMEM|output_result\(6) & (\REXMEM|output_result\(5) & (!\REXMEM|output_result\(4) & !\REXMEM|output_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \REXMEM|output_result\(5),
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|memory[3][3]~47_combout\);

\DATAMEMORY|memory[3][3]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~74_combout\ = (\REXMEM|output_result\(2) & (\DATAMEMORY|memory[3][3]~47_combout\ & !\REXMEM|output_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \DATAMEMORY|memory[3][3]~47_combout\,
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|memory[3][3]~74_combout\);

\DATAMEMORY|memory[39][1]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[39][1]~101_combout\ = (\DATAMEMORY|memory[3][3]~74_combout\ & (\DATAMEMORY|Decoder0~184_combout\)) # (!\DATAMEMORY|memory[3][3]~74_combout\ & ((\DATAMEMORY|Decoder0~177_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~184_combout\,
	datab => \DATAMEMORY|Decoder0~177_combout\,
	datad => \DATAMEMORY|memory[3][3]~74_combout\,
	combout => \DATAMEMORY|memory[39][1]~101_combout\);

\DATAMEMORY|memory~583\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~583_combout\ = (\DATAMEMORY|memory[39][1]~101_combout\ & (((\DATAMEMORY|memory[3][3]~74_combout\)))) # (!\DATAMEMORY|memory[39][1]~101_combout\ & ((\DATAMEMORY|memory[3][3]~74_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~74_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[39][1]~101_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~74_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~583_combout\);

\DATAMEMORY|memory~584\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~584_combout\ = (\DATAMEMORY|memory[39][1]~101_combout\ & ((\DATAMEMORY|memory~583_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~583_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[39][1]~101_combout\ 
-- & (((\DATAMEMORY|memory~583_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[39][1]~101_combout\,
	datac => \DATAMEMORY|memory~583_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~584_combout\);

\DATAMEMORY|memory[3][3]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~48_combout\ = (\REXMEM|output_result\(2) & (\REXMEM|output_result\(1) & \DATAMEMORY|memory[3][3]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|memory[3][3]~47_combout\,
	combout => \DATAMEMORY|memory[3][3]~48_combout\);

\DATAMEMORY|memory[39][0]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[39][0]~104_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|memory[3][3]~48_combout\) # ((\DATAMEMORY|Decoder0~184_combout\) # (\DATAMEMORY|Decoder0~193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|memory[3][3]~48_combout\,
	datac => \DATAMEMORY|Decoder0~184_combout\,
	datad => \DATAMEMORY|Decoder0~193_combout\,
	combout => \DATAMEMORY|memory[39][0]~104_combout\);

\DATAMEMORY|memory[39][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~584_combout\,
	ena => \DATAMEMORY|memory[39][0]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[39][1]~q\);

\DATAMEMORY|Mux30~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~5_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[55][1]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[39][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[55][1]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[39][1]~q\,
	combout => \DATAMEMORY|Mux30~5_combout\);

\DATAMEMORY|memory[3][3]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~79_combout\ = (\REXMEM|output_result\(2) & (\DATAMEMORY|memory[3][3]~44_combout\ & !\REXMEM|output_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \DATAMEMORY|memory[3][3]~44_combout\,
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|memory[3][3]~79_combout\);

\DATAMEMORY|memory[63][4]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[63][4]~105_combout\ = (\DATAMEMORY|memory[3][3]~79_combout\ & (\DATAMEMORY|Decoder0~186_combout\)) # (!\DATAMEMORY|memory[3][3]~79_combout\ & ((\DATAMEMORY|Decoder0~187_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~186_combout\,
	datab => \DATAMEMORY|Decoder0~187_combout\,
	datad => \DATAMEMORY|memory[3][3]~79_combout\,
	combout => \DATAMEMORY|memory[63][4]~105_combout\);

\DATAMEMORY|memory~585\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~585_combout\ = (\DATAMEMORY|memory[63][4]~105_combout\ & (((\DATAMEMORY|memory[3][3]~79_combout\)))) # (!\DATAMEMORY|memory[63][4]~105_combout\ & ((\DATAMEMORY|memory[3][3]~79_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~79_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[63][4]~105_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~79_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~585_combout\);

\DATAMEMORY|memory~586\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~586_combout\ = (\DATAMEMORY|memory[63][4]~105_combout\ & ((\DATAMEMORY|memory~585_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~585_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[63][4]~105_combout\ 
-- & (((\DATAMEMORY|memory~585_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[63][4]~105_combout\,
	datac => \DATAMEMORY|memory~585_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~586_combout\);

\DATAMEMORY|memory[63][0]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[63][0]~108_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~186_combout\) # ((\DATAMEMORY|memory[3][3]~81_combout\) # (\DATAMEMORY|Decoder0~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~186_combout\,
	datac => \DATAMEMORY|memory[3][3]~81_combout\,
	datad => \DATAMEMORY|Decoder0~194_combout\,
	combout => \DATAMEMORY|memory[63][0]~108_combout\);

\DATAMEMORY|memory[63][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~586_combout\,
	ena => \DATAMEMORY|memory[63][0]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[63][1]~q\);

\DATAMEMORY|Mux30~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~6_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux30~5_combout\ & ((\DATAMEMORY|memory[63][1]~q\))) # (!\DATAMEMORY|Mux30~5_combout\ & (\DATAMEMORY|memory[47][1]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux30~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[47][1]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux30~5_combout\,
	datad => \DATAMEMORY|memory[63][1]~q\,
	combout => \DATAMEMORY|Mux30~6_combout\);

\DATAMEMORY|memory[3][3]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~53_combout\ = (\DATAMEMORY|memory[3][3]~52_combout\ & (!\REXMEM|output_result\(2) & !\REXMEM|output_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~52_combout\,
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|memory[3][3]~53_combout\);

\DATAMEMORY|memory[43][6]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[43][6]~109_combout\ = (\DATAMEMORY|memory[3][3]~53_combout\ & (\DATAMEMORY|Decoder0~126_combout\)) # (!\DATAMEMORY|memory[3][3]~53_combout\ & ((\DATAMEMORY|Decoder0~128_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~126_combout\,
	datab => \DATAMEMORY|Decoder0~128_combout\,
	datad => \DATAMEMORY|memory[3][3]~53_combout\,
	combout => \DATAMEMORY|memory[43][6]~109_combout\);

\DATAMEMORY|memory~587\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~587_combout\ = (\DATAMEMORY|memory[43][6]~109_combout\ & (((\DATAMEMORY|memory[3][3]~53_combout\)))) # (!\DATAMEMORY|memory[43][6]~109_combout\ & ((\DATAMEMORY|memory[3][3]~53_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~53_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[43][6]~109_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~53_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~587_combout\);

\DATAMEMORY|memory~588\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~588_combout\ = (\DATAMEMORY|memory[43][6]~109_combout\ & ((\DATAMEMORY|memory~587_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~587_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[43][6]~109_combout\ 
-- & (((\DATAMEMORY|memory~587_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[43][6]~109_combout\,
	datac => \DATAMEMORY|memory~587_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~588_combout\);

\DATAMEMORY|memory[3][3]~1975\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~1975_combout\ = (\REXMEM|output_result\(1) & (!\REXMEM|output_result\(2) & \DATAMEMORY|memory[3][3]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datab => \REXMEM|output_result\(2),
	datac => \DATAMEMORY|memory[3][3]~52_combout\,
	combout => \DATAMEMORY|memory[3][3]~1975_combout\);

\DATAMEMORY|memory[43][0]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[43][0]~112_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~126_combout\) # ((\DATAMEMORY|memory[3][3]~1975_combout\) # (\DATAMEMORY|Decoder0~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~126_combout\,
	datac => \DATAMEMORY|memory[3][3]~1975_combout\,
	datad => \DATAMEMORY|Decoder0~139_combout\,
	combout => \DATAMEMORY|memory[43][0]~112_combout\);

\DATAMEMORY|memory[43][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~588_combout\,
	ena => \DATAMEMORY|memory[43][0]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[43][1]~q\);

\DATAMEMORY|memory[3][3]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~59_combout\ = (\DATAMEMORY|memory[3][3]~39_combout\ & (!\REXMEM|output_result\(2) & !\REXMEM|output_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~39_combout\,
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|memory[3][3]~59_combout\);

\DATAMEMORY|memory[51][7]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[51][7]~113_combout\ = (\DATAMEMORY|memory[3][3]~59_combout\ & (\DATAMEMORY|Decoder0~127_combout\)) # (!\DATAMEMORY|memory[3][3]~59_combout\ & ((\DATAMEMORY|Decoder0~130_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~127_combout\,
	datab => \DATAMEMORY|Decoder0~130_combout\,
	datad => \DATAMEMORY|memory[3][3]~59_combout\,
	combout => \DATAMEMORY|memory[51][7]~113_combout\);

\DATAMEMORY|memory~589\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~589_combout\ = (\DATAMEMORY|memory[51][7]~113_combout\ & (((\DATAMEMORY|memory[3][3]~59_combout\)))) # (!\DATAMEMORY|memory[51][7]~113_combout\ & ((\DATAMEMORY|memory[3][3]~59_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~59_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[51][7]~113_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~59_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~589_combout\);

\DATAMEMORY|memory~590\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~590_combout\ = (\DATAMEMORY|memory[51][7]~113_combout\ & ((\DATAMEMORY|memory~589_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~589_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[51][7]~113_combout\ 
-- & (((\DATAMEMORY|memory~589_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[51][7]~113_combout\,
	datac => \DATAMEMORY|memory~589_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~590_combout\);

\DATAMEMORY|memory[3][3]~1976\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~1976_combout\ = (\REXMEM|output_result\(1) & (!\REXMEM|output_result\(2) & \DATAMEMORY|memory[3][3]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datab => \REXMEM|output_result\(2),
	datac => \DATAMEMORY|memory[3][3]~39_combout\,
	combout => \DATAMEMORY|memory[3][3]~1976_combout\);

\DATAMEMORY|memory[51][0]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[51][0]~116_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~127_combout\) # ((\DATAMEMORY|memory[3][3]~1976_combout\) # (\DATAMEMORY|Decoder0~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~127_combout\,
	datac => \DATAMEMORY|memory[3][3]~1976_combout\,
	datad => \DATAMEMORY|Decoder0~140_combout\,
	combout => \DATAMEMORY|memory[51][0]~116_combout\);

\DATAMEMORY|memory[51][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~590_combout\,
	ena => \DATAMEMORY|memory[51][0]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[51][1]~q\);

\DATAMEMORY|memory[3][3]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~117_combout\ = (\DATAMEMORY|memory[3][3]~47_combout\ & (!\REXMEM|output_result\(2) & !\REXMEM|output_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~47_combout\,
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|memory[3][3]~117_combout\);

\DATAMEMORY|memory[35][1]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[35][1]~118_combout\ = (\DATAMEMORY|memory[3][3]~117_combout\ & (\DATAMEMORY|Decoder0~195_combout\)) # (!\DATAMEMORY|memory[3][3]~117_combout\ & ((\DATAMEMORY|Decoder0~183_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~195_combout\,
	datab => \DATAMEMORY|Decoder0~183_combout\,
	datad => \DATAMEMORY|memory[3][3]~117_combout\,
	combout => \DATAMEMORY|memory[35][1]~118_combout\);

\DATAMEMORY|memory~591\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~591_combout\ = (\DATAMEMORY|memory[35][1]~118_combout\ & (((\DATAMEMORY|memory[3][3]~117_combout\)))) # (!\DATAMEMORY|memory[35][1]~118_combout\ & ((\DATAMEMORY|memory[3][3]~117_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~117_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[35][1]~118_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~117_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~591_combout\);

\DATAMEMORY|memory~592\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~592_combout\ = (\DATAMEMORY|memory[35][1]~118_combout\ & ((\DATAMEMORY|memory~591_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~591_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[35][1]~118_combout\ 
-- & (((\DATAMEMORY|memory~591_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[35][1]~118_combout\,
	datac => \DATAMEMORY|memory~591_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~592_combout\);

\DATAMEMORY|memory[3][3]~1977\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~1977_combout\ = (\REXMEM|output_result\(1) & (!\REXMEM|output_result\(2) & \DATAMEMORY|memory[3][3]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datab => \REXMEM|output_result\(2),
	datac => \DATAMEMORY|memory[3][3]~47_combout\,
	combout => \DATAMEMORY|memory[3][3]~1977_combout\);

\DATAMEMORY|memory[35][0]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[35][0]~121_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|memory[3][3]~1977_combout\) # ((\DATAMEMORY|Decoder0~195_combout\) # (\DATAMEMORY|Decoder0~196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|memory[3][3]~1977_combout\,
	datac => \DATAMEMORY|Decoder0~195_combout\,
	datad => \DATAMEMORY|Decoder0~196_combout\,
	combout => \DATAMEMORY|memory[35][0]~121_combout\);

\DATAMEMORY|memory[35][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~592_combout\,
	ena => \DATAMEMORY|memory[35][0]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[35][1]~q\);

\DATAMEMORY|Mux30~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~7_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[51][1]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[35][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[51][1]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[35][1]~q\,
	combout => \DATAMEMORY|Mux30~7_combout\);

\DATAMEMORY|memory[3][3]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~45_combout\ = (\DATAMEMORY|memory[3][3]~44_combout\ & (!\REXMEM|output_result\(2) & !\REXMEM|output_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~44_combout\,
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|memory[3][3]~45_combout\);

\DATAMEMORY|memory[59][7]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[59][7]~122_combout\ = (\DATAMEMORY|memory[3][3]~45_combout\ & (\DATAMEMORY|Decoder0~124_combout\)) # (!\DATAMEMORY|memory[3][3]~45_combout\ & ((\DATAMEMORY|Decoder0~132_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~124_combout\,
	datab => \DATAMEMORY|Decoder0~132_combout\,
	datad => \DATAMEMORY|memory[3][3]~45_combout\,
	combout => \DATAMEMORY|memory[59][7]~122_combout\);

\DATAMEMORY|memory~593\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~593_combout\ = (\DATAMEMORY|memory[59][7]~122_combout\ & (((\DATAMEMORY|memory[3][3]~45_combout\)))) # (!\DATAMEMORY|memory[59][7]~122_combout\ & ((\DATAMEMORY|memory[3][3]~45_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~45_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[59][7]~122_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~45_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~593_combout\);

\DATAMEMORY|memory~594\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~594_combout\ = (\DATAMEMORY|memory[59][7]~122_combout\ & ((\DATAMEMORY|memory~593_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~593_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[59][7]~122_combout\ 
-- & (((\DATAMEMORY|memory~593_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[59][7]~122_combout\,
	datac => \DATAMEMORY|memory~593_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~594_combout\);

\DATAMEMORY|memory[3][3]~1978\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~1978_combout\ = (\REXMEM|output_result\(1) & (!\REXMEM|output_result\(2) & \DATAMEMORY|memory[3][3]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datab => \REXMEM|output_result\(2),
	datac => \DATAMEMORY|memory[3][3]~44_combout\,
	combout => \DATAMEMORY|memory[3][3]~1978_combout\);

\DATAMEMORY|memory[59][0]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[59][0]~125_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~124_combout\) # ((\DATAMEMORY|memory[3][3]~1978_combout\) # (\DATAMEMORY|Decoder0~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~124_combout\,
	datac => \DATAMEMORY|memory[3][3]~1978_combout\,
	datad => \DATAMEMORY|Decoder0~141_combout\,
	combout => \DATAMEMORY|memory[59][0]~125_combout\);

\DATAMEMORY|memory[59][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~594_combout\,
	ena => \DATAMEMORY|memory[59][0]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[59][1]~q\);

\DATAMEMORY|Mux30~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~8_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux30~7_combout\ & ((\DATAMEMORY|memory[59][1]~q\))) # (!\DATAMEMORY|Mux30~7_combout\ & (\DATAMEMORY|memory[43][1]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux30~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[43][1]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux30~7_combout\,
	datad => \DATAMEMORY|memory[59][1]~q\,
	combout => \DATAMEMORY|Mux30~8_combout\);

\DATAMEMORY|Mux30~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~9_combout\ = (\REXMEM|output_result\(2) & (\DATAMEMORY|Mux30~6_combout\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|Mux30~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux30~6_combout\,
	datab => \DATAMEMORY|Mux30~8_combout\,
	datad => \REXMEM|output_result\(2),
	combout => \DATAMEMORY|Mux30~9_combout\);

\DATAMEMORY|memory[3][3]~431\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~431_combout\ = (\REXMEM|output_result\(2) & (\REXMEM|output_result\(1) & \DATAMEMORY|memory[3][3]~409_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|memory[3][3]~409_combout\,
	combout => \DATAMEMORY|memory[3][3]~431_combout\);

\DATAMEMORY|memory[97][7]~461\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[97][7]~461_combout\ = (\DATAMEMORY|memory[3][3]~431_combout\ & (\DATAMEMORY|Decoder0~213_combout\)) # (!\DATAMEMORY|memory[3][3]~431_combout\ & ((\DATAMEMORY|Decoder0~190_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~213_combout\,
	datab => \DATAMEMORY|Decoder0~190_combout\,
	datad => \DATAMEMORY|memory[3][3]~431_combout\,
	combout => \DATAMEMORY|memory[97][7]~461_combout\);

\DATAMEMORY|memory~727\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~727_combout\ = (\DATAMEMORY|memory[97][7]~461_combout\ & (((\DATAMEMORY|memory[3][3]~431_combout\)))) # (!\DATAMEMORY|memory[97][7]~461_combout\ & ((\DATAMEMORY|memory[3][3]~431_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~431_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[97][7]~461_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~431_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~727_combout\);

\DATAMEMORY|memory~728\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~728_combout\ = (\DATAMEMORY|memory[97][7]~461_combout\ & ((\DATAMEMORY|memory~727_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~727_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[97][7]~461_combout\ 
-- & (((\DATAMEMORY|memory~727_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[97][7]~461_combout\,
	datac => \DATAMEMORY|memory~727_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~728_combout\);

\DATAMEMORY|memory[3][3]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~88_combout\ = (\REXMEM|output_result\(6) & (\REXMEM|output_result\(5) & (!\REXMEM|output_result\(4) & !\REXMEM|output_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \REXMEM|output_result\(5),
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|memory[3][3]~88_combout\);

\DATAMEMORY|memory[3][3]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~89_combout\ = (\DATAMEMORY|memory[3][3]~88_combout\ & (!\REXMEM|output_result\(2) & !\REXMEM|output_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~88_combout\,
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|memory[3][3]~89_combout\);

\DATAMEMORY|memory[97][0]~464\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[97][0]~464_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|memory[3][3]~89_combout\) # ((\DATAMEMORY|Decoder0~212_combout\) # (\DATAMEMORY|Decoder0~213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|memory[3][3]~89_combout\,
	datac => \DATAMEMORY|Decoder0~212_combout\,
	datad => \DATAMEMORY|Decoder0~213_combout\,
	combout => \DATAMEMORY|memory[97][0]~464_combout\);

\DATAMEMORY|memory[97][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~728_combout\,
	ena => \DATAMEMORY|memory[97][0]~464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[97][1]~q\);

\DATAMEMORY|memory[57][7]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[57][7]~41_combout\ = (\DATAMEMORY|memory[3][3]~40_combout\ & (\DATAMEMORY|Decoder0~175_combout\)) # (!\DATAMEMORY|memory[3][3]~40_combout\ & ((\DATAMEMORY|Decoder0~124_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~175_combout\,
	datab => \DATAMEMORY|Decoder0~124_combout\,
	datad => \DATAMEMORY|memory[3][3]~40_combout\,
	combout => \DATAMEMORY|memory[57][7]~41_combout\);

\DATAMEMORY|memory~563\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~563_combout\ = (\DATAMEMORY|memory[57][7]~41_combout\ & (((\DATAMEMORY|memory[3][3]~40_combout\)))) # (!\DATAMEMORY|memory[57][7]~41_combout\ & ((\DATAMEMORY|memory[3][3]~40_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~40_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[57][7]~41_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~40_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~563_combout\);

\DATAMEMORY|memory~564\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~564_combout\ = (\DATAMEMORY|memory[57][7]~41_combout\ & ((\DATAMEMORY|memory~563_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~563_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[57][7]~41_combout\ & 
-- (((\DATAMEMORY|memory~563_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[57][7]~41_combout\,
	datac => \DATAMEMORY|memory~563_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~564_combout\);

\DATAMEMORY|memory[57][0]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[57][0]~46_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~175_combout\) # ((\DATAMEMORY|Decoder0~176_combout\) # (\DATAMEMORY|memory[3][3]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~175_combout\,
	datac => \DATAMEMORY|Decoder0~176_combout\,
	datad => \DATAMEMORY|memory[3][3]~45_combout\,
	combout => \DATAMEMORY|memory[57][0]~46_combout\);

\DATAMEMORY|memory[57][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~564_combout\,
	ena => \DATAMEMORY|memory[57][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[57][1]~q\);

\DATAMEMORY|memory[41][2]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[41][2]~49_combout\ = (\DATAMEMORY|memory[3][3]~48_combout\ & (\DATAMEMORY|Decoder0~177_combout\)) # (!\DATAMEMORY|memory[3][3]~48_combout\ & ((\DATAMEMORY|Decoder0~126_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~177_combout\,
	datab => \DATAMEMORY|Decoder0~126_combout\,
	datad => \DATAMEMORY|memory[3][3]~48_combout\,
	combout => \DATAMEMORY|memory[41][2]~49_combout\);

\DATAMEMORY|memory~565\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~565_combout\ = (\DATAMEMORY|memory[41][2]~49_combout\ & (((\DATAMEMORY|memory[3][3]~48_combout\)))) # (!\DATAMEMORY|memory[41][2]~49_combout\ & ((\DATAMEMORY|memory[3][3]~48_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~48_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[41][2]~49_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~48_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~565_combout\);

\DATAMEMORY|memory~566\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~566_combout\ = (\DATAMEMORY|memory[41][2]~49_combout\ & ((\DATAMEMORY|memory~565_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~565_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[41][2]~49_combout\ & 
-- (((\DATAMEMORY|memory~565_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[41][2]~49_combout\,
	datac => \DATAMEMORY|memory~565_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~566_combout\);

\DATAMEMORY|memory[41][0]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[41][0]~54_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~177_combout\) # ((\DATAMEMORY|Decoder0~178_combout\) # (\DATAMEMORY|memory[3][3]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~177_combout\,
	datac => \DATAMEMORY|Decoder0~178_combout\,
	datad => \DATAMEMORY|memory[3][3]~53_combout\,
	combout => \DATAMEMORY|memory[41][0]~54_combout\);

\DATAMEMORY|memory[41][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~566_combout\,
	ena => \DATAMEMORY|memory[41][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[41][1]~q\);

\DATAMEMORY|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~0_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[57][1]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[41][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[57][1]~q\,
	datab => \DATAMEMORY|memory[41][1]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux30~0_combout\);

\DATAMEMORY|memory[3][3]~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~420_combout\ = (\REXMEM|output_result\(2) & (\REXMEM|output_result\(1) & \DATAMEMORY|memory[3][3]~415_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|memory[3][3]~415_combout\,
	combout => \DATAMEMORY|memory[3][3]~420_combout\);

\DATAMEMORY|memory[33][0]~489\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[33][0]~489_combout\ = (\DATAMEMORY|memory[3][3]~420_combout\ & (\DATAMEMORY|Decoder0~224_combout\)) # (!\DATAMEMORY|memory[3][3]~420_combout\ & ((\DATAMEMORY|Decoder0~195_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~224_combout\,
	datab => \DATAMEMORY|Decoder0~195_combout\,
	datad => \DATAMEMORY|memory[3][3]~420_combout\,
	combout => \DATAMEMORY|memory[33][0]~489_combout\);

\DATAMEMORY|memory~741\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~741_combout\ = (\DATAMEMORY|memory[33][0]~489_combout\ & (((\DATAMEMORY|memory[3][3]~420_combout\)))) # (!\DATAMEMORY|memory[33][0]~489_combout\ & ((\DATAMEMORY|memory[3][3]~420_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~420_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[33][0]~489_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~420_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~741_combout\);

\DATAMEMORY|memory~742\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~742_combout\ = (\DATAMEMORY|memory[33][0]~489_combout\ & ((\DATAMEMORY|memory~741_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~741_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[33][0]~489_combout\ 
-- & (((\DATAMEMORY|memory~741_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[33][0]~489_combout\,
	datac => \DATAMEMORY|memory~741_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~742_combout\);

\DATAMEMORY|memory[33][0]~492\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[33][0]~492_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|memory[3][3]~117_combout\) # ((\DATAMEMORY|Decoder0~223_combout\) # (\DATAMEMORY|Decoder0~224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|memory[3][3]~117_combout\,
	datac => \DATAMEMORY|Decoder0~223_combout\,
	datad => \DATAMEMORY|Decoder0~224_combout\,
	combout => \DATAMEMORY|memory[33][0]~492_combout\);

\DATAMEMORY|memory[33][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~742_combout\,
	ena => \DATAMEMORY|memory[33][0]~492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[33][1]~q\);

\DATAMEMORY|Mux30~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~77_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[33][1]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux30~0_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[33][1]~q\,
	combout => \DATAMEMORY|Mux30~77_combout\);

\DATAMEMORY|memory[45][4]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[45][4]~61_combout\ = (\DATAMEMORY|memory[3][3]~52_combout\ & ((\DATAMEMORY|memory[3][3]~1988_combout\ & (\DATAMEMORY|Decoder0~128_combout\)) # (!\DATAMEMORY|memory[3][3]~1988_combout\ & ((\DATAMEMORY|Decoder0~181_combout\))))) # 
-- (!\DATAMEMORY|memory[3][3]~52_combout\ & (((\DATAMEMORY|Decoder0~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~128_combout\,
	datab => \DATAMEMORY|Decoder0~181_combout\,
	datac => \DATAMEMORY|memory[3][3]~52_combout\,
	datad => \DATAMEMORY|memory[3][3]~1988_combout\,
	combout => \DATAMEMORY|memory[45][4]~61_combout\);

\DATAMEMORY|memory~567\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~567_combout\ = (\DATAMEMORY|memory[45][4]~61_combout\ & (((\DATAMEMORY|memory[3][3]~1975_combout\)))) # (!\DATAMEMORY|memory[45][4]~61_combout\ & ((\DATAMEMORY|memory[3][3]~1975_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~1975_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[45][4]~61_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~1975_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~567_combout\);

\DATAMEMORY|memory~568\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~568_combout\ = (\DATAMEMORY|memory[45][4]~61_combout\ & ((\DATAMEMORY|memory~567_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~567_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[45][4]~61_combout\ & 
-- (((\DATAMEMORY|memory~567_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[45][4]~61_combout\,
	datac => \DATAMEMORY|memory~567_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~568_combout\);

\DATAMEMORY|memory[45][0]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[45][0]~65_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~128_combout\) # ((\DATAMEMORY|Decoder0~129_combout\) # (\DATAMEMORY|memory[3][3]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~128_combout\,
	datac => \DATAMEMORY|Decoder0~129_combout\,
	datad => \DATAMEMORY|memory[3][3]~64_combout\,
	combout => \DATAMEMORY|memory[45][0]~65_combout\);

\DATAMEMORY|memory[45][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~568_combout\,
	ena => \DATAMEMORY|memory[45][0]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[45][1]~q\);

\DATAMEMORY|memory[53][7]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[53][7]~66_combout\ = (\DATAMEMORY|memory[3][3]~39_combout\ & ((\DATAMEMORY|memory[3][3]~1988_combout\ & (\DATAMEMORY|Decoder0~130_combout\)) # (!\DATAMEMORY|memory[3][3]~1988_combout\ & ((\DATAMEMORY|Decoder0~182_combout\))))) # 
-- (!\DATAMEMORY|memory[3][3]~39_combout\ & (((\DATAMEMORY|Decoder0~182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~130_combout\,
	datab => \DATAMEMORY|Decoder0~182_combout\,
	datac => \DATAMEMORY|memory[3][3]~39_combout\,
	datad => \DATAMEMORY|memory[3][3]~1988_combout\,
	combout => \DATAMEMORY|memory[53][7]~66_combout\);

\DATAMEMORY|memory~569\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~569_combout\ = (\DATAMEMORY|memory[53][7]~66_combout\ & (((\DATAMEMORY|memory[3][3]~1976_combout\)))) # (!\DATAMEMORY|memory[53][7]~66_combout\ & ((\DATAMEMORY|memory[3][3]~1976_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~1976_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[53][7]~66_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~1976_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~569_combout\);

\DATAMEMORY|memory~570\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~570_combout\ = (\DATAMEMORY|memory[53][7]~66_combout\ & ((\DATAMEMORY|memory~569_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~569_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[53][7]~66_combout\ & 
-- (((\DATAMEMORY|memory~569_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[53][7]~66_combout\,
	datac => \DATAMEMORY|memory~569_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~570_combout\);

\DATAMEMORY|memory[53][0]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[53][0]~70_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~130_combout\) # ((\DATAMEMORY|Decoder0~131_combout\) # (\DATAMEMORY|memory[3][3]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~130_combout\,
	datac => \DATAMEMORY|Decoder0~131_combout\,
	datad => \DATAMEMORY|memory[3][3]~69_combout\,
	combout => \DATAMEMORY|memory[53][0]~70_combout\);

\DATAMEMORY|memory[53][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~570_combout\,
	ena => \DATAMEMORY|memory[53][0]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[53][1]~q\);

\DATAMEMORY|memory[37][3]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[37][3]~71_combout\ = (\DATAMEMORY|memory[3][3]~47_combout\ & ((\DATAMEMORY|memory[3][3]~1988_combout\ & (\DATAMEMORY|Decoder0~183_combout\)) # (!\DATAMEMORY|memory[3][3]~1988_combout\ & ((\DATAMEMORY|Decoder0~184_combout\))))) # 
-- (!\DATAMEMORY|memory[3][3]~47_combout\ & (((\DATAMEMORY|Decoder0~184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~183_combout\,
	datab => \DATAMEMORY|Decoder0~184_combout\,
	datac => \DATAMEMORY|memory[3][3]~47_combout\,
	datad => \DATAMEMORY|memory[3][3]~1988_combout\,
	combout => \DATAMEMORY|memory[37][3]~71_combout\);

\DATAMEMORY|memory~571\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~571_combout\ = (\DATAMEMORY|memory[37][3]~71_combout\ & (((\DATAMEMORY|memory[3][3]~1977_combout\)))) # (!\DATAMEMORY|memory[37][3]~71_combout\ & ((\DATAMEMORY|memory[3][3]~1977_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~1977_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[37][3]~71_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~1977_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~571_combout\);

\DATAMEMORY|memory~572\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~572_combout\ = (\DATAMEMORY|memory[37][3]~71_combout\ & ((\DATAMEMORY|memory~571_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~571_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[37][3]~71_combout\ & 
-- (((\DATAMEMORY|memory~571_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[37][3]~71_combout\,
	datac => \DATAMEMORY|memory~571_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~572_combout\);

\DATAMEMORY|memory[37][0]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[37][0]~75_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~183_combout\) # ((\DATAMEMORY|Decoder0~185_combout\) # (\DATAMEMORY|memory[3][3]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~183_combout\,
	datac => \DATAMEMORY|Decoder0~185_combout\,
	datad => \DATAMEMORY|memory[3][3]~74_combout\,
	combout => \DATAMEMORY|memory[37][0]~75_combout\);

\DATAMEMORY|memory[37][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~572_combout\,
	ena => \DATAMEMORY|memory[37][0]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[37][1]~q\);

\DATAMEMORY|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~1_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[53][1]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[37][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[53][1]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[37][1]~q\,
	combout => \DATAMEMORY|Mux30~1_combout\);

\DATAMEMORY|memory[61][7]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[61][7]~76_combout\ = (\DATAMEMORY|memory[3][3]~44_combout\ & ((\DATAMEMORY|memory[3][3]~1988_combout\ & (\DATAMEMORY|Decoder0~132_combout\)) # (!\DATAMEMORY|memory[3][3]~1988_combout\ & ((\DATAMEMORY|Decoder0~186_combout\))))) # 
-- (!\DATAMEMORY|memory[3][3]~44_combout\ & (((\DATAMEMORY|Decoder0~186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~132_combout\,
	datab => \DATAMEMORY|Decoder0~186_combout\,
	datac => \DATAMEMORY|memory[3][3]~44_combout\,
	datad => \DATAMEMORY|memory[3][3]~1988_combout\,
	combout => \DATAMEMORY|memory[61][7]~76_combout\);

\DATAMEMORY|memory~573\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~573_combout\ = (\DATAMEMORY|memory[61][7]~76_combout\ & (((\DATAMEMORY|memory[3][3]~1978_combout\)))) # (!\DATAMEMORY|memory[61][7]~76_combout\ & ((\DATAMEMORY|memory[3][3]~1978_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~1978_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[61][7]~76_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~1978_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~573_combout\);

\DATAMEMORY|memory~574\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~574_combout\ = (\DATAMEMORY|memory[61][7]~76_combout\ & ((\DATAMEMORY|memory~573_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~573_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[61][7]~76_combout\ & 
-- (((\DATAMEMORY|memory~573_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[61][7]~76_combout\,
	datac => \DATAMEMORY|memory~573_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~574_combout\);

\DATAMEMORY|memory[61][0]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[61][0]~80_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~132_combout\) # ((\DATAMEMORY|Decoder0~134_combout\) # (\DATAMEMORY|memory[3][3]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~132_combout\,
	datac => \DATAMEMORY|Decoder0~134_combout\,
	datad => \DATAMEMORY|memory[3][3]~79_combout\,
	combout => \DATAMEMORY|memory[61][0]~80_combout\);

\DATAMEMORY|memory[61][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~574_combout\,
	ena => \DATAMEMORY|memory[61][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[61][1]~q\);

\DATAMEMORY|Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~2_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux30~1_combout\ & ((\DATAMEMORY|memory[61][1]~q\))) # (!\DATAMEMORY|Mux30~1_combout\ & (\DATAMEMORY|memory[45][1]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[45][1]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux30~1_combout\,
	datad => \DATAMEMORY|memory[61][1]~q\,
	combout => \DATAMEMORY|Mux30~2_combout\);

\DATAMEMORY|Mux30~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~78_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux30~77_combout\ & ((\DATAMEMORY|Mux30~2_combout\))) # (!\DATAMEMORY|Mux30~77_combout\ & (\DATAMEMORY|memory[49][1]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux30~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[49][1]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux30~77_combout\,
	datad => \DATAMEMORY|Mux30~2_combout\,
	combout => \DATAMEMORY|Mux30~78_combout\);

\DATAMEMORY|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux14~0_combout\ = (\REXMEM|output_result\(1) & (((\REXMEM|output_result\(6))))) # (!\REXMEM|output_result\(1) & ((\REXMEM|output_result\(6) & (\DATAMEMORY|memory[97][1]~q\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux30~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datab => \DATAMEMORY|memory[97][1]~q\,
	datac => \REXMEM|output_result\(6),
	datad => \DATAMEMORY|Mux30~78_combout\,
	combout => \DATAMEMORY|Mux14~0_combout\);

\DATAMEMORY|memory[99][3]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[99][3]~90_combout\ = (\DATAMEMORY|memory[3][3]~89_combout\ & (\DATAMEMORY|Decoder0~190_combout\)) # (!\DATAMEMORY|memory[3][3]~89_combout\ & (((\DATAMEMORY|Decoder0~236_combout\ & \DATAMEMORY|Decoder0~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~190_combout\,
	datab => \DATAMEMORY|Decoder0~236_combout\,
	datac => \DATAMEMORY|Decoder0~137_combout\,
	datad => \DATAMEMORY|memory[3][3]~89_combout\,
	combout => \DATAMEMORY|memory[99][3]~90_combout\);

\DATAMEMORY|memory~577\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~577_combout\ = (\DATAMEMORY|memory[99][3]~90_combout\ & (((\DATAMEMORY|memory[3][3]~89_combout\)))) # (!\DATAMEMORY|memory[99][3]~90_combout\ & ((\DATAMEMORY|memory[3][3]~89_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~89_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[99][3]~90_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~89_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~577_combout\);

\DATAMEMORY|memory~578\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~578_combout\ = (\DATAMEMORY|memory[99][3]~90_combout\ & ((\DATAMEMORY|memory~577_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~577_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[99][3]~90_combout\ & 
-- (((\DATAMEMORY|memory~577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[99][3]~90_combout\,
	datac => \DATAMEMORY|memory~577_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~578_combout\);

\DATAMEMORY|memory[99][0]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[99][0]~29_combout\ = (!\REXMEM|output_result\(4) & (\REXMEM|output_result\(6) & \REXMEM|output_result\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \REXMEM|output_result\(6),
	datac => \REXMEM|output_result\(5),
	combout => \DATAMEMORY|memory[99][0]~29_combout\);

\DATAMEMORY|memory[99][0]~1989\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[99][0]~1989_combout\ = (\DATAMEMORY|memory[99][0]~29_combout\ & (!\REXMEM|output_result\(3) & (!\REXMEM|output_result\(2) & \REXMEM|output_ME\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[99][0]~29_combout\,
	datab => \REXMEM|output_result\(3),
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_ME\(1),
	combout => \DATAMEMORY|memory[99][0]~1989_combout\);

\DATAMEMORY|memory[99][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~578_combout\,
	ena => \DATAMEMORY|memory[99][0]~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[99][1]~q\);

\DATAMEMORY|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux14~1_combout\ = (\REXMEM|output_result\(1) & ((\DATAMEMORY|Mux14~0_combout\ & ((\DATAMEMORY|memory[99][1]~q\))) # (!\DATAMEMORY|Mux14~0_combout\ & (\DATAMEMORY|Mux30~9_combout\)))) # (!\REXMEM|output_result\(1) & 
-- (((\DATAMEMORY|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux30~9_combout\,
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|Mux14~0_combout\,
	datad => \DATAMEMORY|memory[99][1]~q\,
	combout => \DATAMEMORY|Mux14~1_combout\);

\DATAMEMORY|Mux6~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux6~11_combout\ = (\RMEMWB|output_rdData[28]~28_combout\ & ((\DATAMEMORY|Mux6~10_combout\ & ((\DATAMEMORY|Mux14~1_combout\))) # (!\DATAMEMORY|Mux6~10_combout\ & (\DATAMEMORY|memory[98][1]~q\)))) # (!\RMEMWB|output_rdData[28]~28_combout\ & 
-- (((\DATAMEMORY|Mux6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[98][1]~q\,
	datab => \RMEMWB|output_rdData[28]~28_combout\,
	datac => \DATAMEMORY|Mux6~10_combout\,
	datad => \DATAMEMORY|Mux14~1_combout\,
	combout => \DATAMEMORY|Mux6~11_combout\);

\RMEMWB|output_rdData[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \DATAMEMORY|Mux6~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_rdData\(25));

\MUXALU|Saida[25]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXALU|Saida[25]~20_combout\ = (\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(6))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_imed\(6),
	datab => \RIDEX|output_read2\(25),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \MUXALU|Saida[25]~20_combout\);

\regBd|reg1|reg|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[25]~25_combout\,
	ena => \regBd|Rin1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg1|reg|Q\(25));

\regBd|reg30|reg|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[25]~25_combout\,
	ena => \regBd|Rin1[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg30|reg|Q\(25));

\regBd|reg0|reg|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[25]~25_combout\,
	ena => \regBd|Rin1[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg0|reg|Q\(25));

\regBd|readData1[25]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[25]~50_combout\ = (\RIFIF|out_instr\(10) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(10) & ((\RIFIF|out_instr\(0) & (\regBd|reg30|reg|Q\(25))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(10),
	datab => \regBd|reg30|reg|Q\(25),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(25),
	combout => \regBd|readData1[25]~50_combout\);

\regBd|reg31|reg|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[25]~25_combout\,
	ena => \regBd|Rin1[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg31|reg|Q\(25));

\regBd|readData1[25]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[25]~51_combout\ = (\RIFIF|out_instr\(10) & ((\regBd|readData1[25]~50_combout\ & ((\regBd|reg31|reg|Q\(25)))) # (!\regBd|readData1[25]~50_combout\ & (\regBd|reg1|reg|Q\(25))))) # (!\RIFIF|out_instr\(10) & 
-- (((\regBd|readData1[25]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg1|reg|Q\(25),
	datab => \RIFIF|out_instr\(10),
	datac => \regBd|readData1[25]~50_combout\,
	datad => \regBd|reg31|reg|Q\(25),
	combout => \regBd|readData1[25]~51_combout\);

\RIDEX|output_read1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData1[25]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read1\(25));

\ALU|Add0~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~146_combout\ = (\ALU|Add0~26_combout\ & ((\MUXALU|Saida[25]~20_combout\) # ((\RIDEX|output_read1\(25))))) # (!\ALU|Add0~26_combout\ & (\MUXALU|Saida[25]~20_combout\ & (\RIDEX|output_read1\(25) & \ALU|Add0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~26_combout\,
	datab => \MUXALU|Saida[25]~20_combout\,
	datac => \RIDEX|output_read1\(25),
	datad => \ALU|Add0~27_combout\,
	combout => \ALU|Add0~146_combout\);

\ALU|Add0~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~147_combout\ = \ULACONTROL|Mux4~0_combout\ $ (((\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_imed\(6)))) # (!\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_read2\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(4),
	datab => \RIDEX|output_read2\(25),
	datac => \RIDEX|output_imed\(6),
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~147_combout\);

\DATAMEMORY|memory[83][0]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[83][0]~343_combout\ = (\DATAMEMORY|memory[3][3]~342_combout\ & (\DATAMEMORY|Decoder0~169_combout\)) # (!\DATAMEMORY|memory[3][3]~342_combout\ & ((\DATAMEMORY|Decoder0~154_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~169_combout\,
	datab => \DATAMEMORY|Decoder0~154_combout\,
	datad => \DATAMEMORY|memory[3][3]~342_combout\,
	combout => \DATAMEMORY|memory[83][0]~343_combout\);

\REXMEM|output_wrData[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_read2\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_wrData\(24));

\DATAMEMORY|memory~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~344_combout\ = (\DATAMEMORY|memory[83][0]~343_combout\ & (((\DATAMEMORY|memory[3][3]~342_combout\)))) # (!\DATAMEMORY|memory[83][0]~343_combout\ & ((\DATAMEMORY|memory[3][3]~342_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~342_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[83][0]~343_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~342_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~344_combout\);

\REXMEM|output_wrData[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_read2\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_wrData\(0));

\DATAMEMORY|memory~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~345_combout\ = (\DATAMEMORY|memory[83][0]~343_combout\ & ((\DATAMEMORY|memory~344_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~344_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[83][0]~343_combout\ 
-- & (((\DATAMEMORY|memory~344_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[83][0]~343_combout\,
	datac => \DATAMEMORY|memory~344_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~345_combout\);

\DATAMEMORY|memory[83][0]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[83][0]~346_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~152_combout\) # ((\DATAMEMORY|Decoder0~169_combout\) # (\DATAMEMORY|memory[3][3]~1980_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~152_combout\,
	datac => \DATAMEMORY|Decoder0~169_combout\,
	datad => \DATAMEMORY|memory[3][3]~1980_combout\,
	combout => \DATAMEMORY|memory[83][0]~346_combout\);

\DATAMEMORY|memory[83][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~345_combout\,
	ena => \DATAMEMORY|memory[83][0]~346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[83][0]~q\);

\DATAMEMORY|memory[23][0]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[23][0]~349_combout\ = (\DATAMEMORY|memory[3][3]~348_combout\ & (\DATAMEMORY|Decoder0~228_combout\)) # (!\DATAMEMORY|memory[3][3]~348_combout\ & ((\DATAMEMORY|Decoder0~216_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~228_combout\,
	datab => \DATAMEMORY|Decoder0~216_combout\,
	datad => \DATAMEMORY|memory[3][3]~348_combout\,
	combout => \DATAMEMORY|memory[23][0]~349_combout\);

\DATAMEMORY|memory~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~350_combout\ = (\DATAMEMORY|memory[23][0]~349_combout\ & (((\DATAMEMORY|memory[3][3]~348_combout\)))) # (!\DATAMEMORY|memory[23][0]~349_combout\ & ((\DATAMEMORY|memory[3][3]~348_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~348_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[23][0]~349_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~348_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~350_combout\);

\DATAMEMORY|memory~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~351_combout\ = (\DATAMEMORY|memory[23][0]~349_combout\ & ((\DATAMEMORY|memory~350_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~350_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[23][0]~349_combout\ 
-- & (((\DATAMEMORY|memory~350_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[23][0]~349_combout\,
	datac => \DATAMEMORY|memory~350_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~351_combout\);

\DATAMEMORY|memory[23][0]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[23][0]~353_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~214_combout\) # ((\DATAMEMORY|Decoder0~228_combout\) # (\DATAMEMORY|memory[3][3]~352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~214_combout\,
	datac => \DATAMEMORY|Decoder0~228_combout\,
	datad => \DATAMEMORY|memory[3][3]~352_combout\,
	combout => \DATAMEMORY|memory[23][0]~353_combout\);

\DATAMEMORY|memory[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~351_combout\,
	ena => \DATAMEMORY|memory[23][0]~353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[23][0]~q\);

\DATAMEMORY|memory[19][2]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[19][2]~355_combout\ = (\DATAMEMORY|memory[3][3]~354_combout\ & (\DATAMEMORY|Decoder0~170_combout\)) # (!\DATAMEMORY|memory[3][3]~354_combout\ & ((\DATAMEMORY|Decoder0~165_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~170_combout\,
	datab => \DATAMEMORY|Decoder0~165_combout\,
	datad => \DATAMEMORY|memory[3][3]~354_combout\,
	combout => \DATAMEMORY|memory[19][2]~355_combout\);

\DATAMEMORY|memory~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~356_combout\ = (\DATAMEMORY|memory[19][2]~355_combout\ & (((\DATAMEMORY|memory[3][3]~354_combout\)))) # (!\DATAMEMORY|memory[19][2]~355_combout\ & ((\DATAMEMORY|memory[3][3]~354_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~354_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[19][2]~355_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~354_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~356_combout\);

\DATAMEMORY|memory~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~357_combout\ = (\DATAMEMORY|memory[19][2]~355_combout\ & ((\DATAMEMORY|memory~356_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~356_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[19][2]~355_combout\ 
-- & (((\DATAMEMORY|memory~356_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[19][2]~355_combout\,
	datac => \DATAMEMORY|memory~356_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~357_combout\);

\DATAMEMORY|memory[19][0]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[19][0]~358_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~163_combout\) # ((\DATAMEMORY|Decoder0~170_combout\) # (\DATAMEMORY|memory[3][3]~1981_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~163_combout\,
	datac => \DATAMEMORY|Decoder0~170_combout\,
	datad => \DATAMEMORY|memory[3][3]~1981_combout\,
	combout => \DATAMEMORY|memory[19][0]~358_combout\);

\DATAMEMORY|memory[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~357_combout\,
	ena => \DATAMEMORY|memory[19][0]~358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[19][0]~q\);

\DATAMEMORY|Mux31~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~39_combout\ = (\REXMEM|output_result\(6) & (((\REXMEM|output_result\(2))))) # (!\REXMEM|output_result\(6) & ((\REXMEM|output_result\(2) & (\DATAMEMORY|memory[23][0]~q\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|memory[19][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[23][0]~q\,
	datac => \REXMEM|output_result\(2),
	datad => \DATAMEMORY|memory[19][0]~q\,
	combout => \DATAMEMORY|Mux31~39_combout\);

\DATAMEMORY|memory[87][7]~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[87][7]~360_combout\ = (\DATAMEMORY|memory[3][3]~359_combout\ & (\DATAMEMORY|Decoder0~229_combout\)) # (!\DATAMEMORY|memory[3][3]~359_combout\ & ((\DATAMEMORY|Decoder0~205_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~229_combout\,
	datab => \DATAMEMORY|Decoder0~205_combout\,
	datad => \DATAMEMORY|memory[3][3]~359_combout\,
	combout => \DATAMEMORY|memory[87][7]~360_combout\);

\DATAMEMORY|memory~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~361_combout\ = (\DATAMEMORY|memory[87][7]~360_combout\ & (((\DATAMEMORY|memory[3][3]~359_combout\)))) # (!\DATAMEMORY|memory[87][7]~360_combout\ & ((\DATAMEMORY|memory[3][3]~359_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~359_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[87][7]~360_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~359_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~361_combout\);

\DATAMEMORY|memory~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~362_combout\ = (\DATAMEMORY|memory[87][7]~360_combout\ & ((\DATAMEMORY|memory~361_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~361_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[87][7]~360_combout\ 
-- & (((\DATAMEMORY|memory~361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[87][7]~360_combout\,
	datac => \DATAMEMORY|memory~361_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~362_combout\);

\DATAMEMORY|memory[87][0]~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[87][0]~364_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~203_combout\) # ((\DATAMEMORY|Decoder0~229_combout\) # (\DATAMEMORY|memory[3][3]~363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~203_combout\,
	datac => \DATAMEMORY|Decoder0~229_combout\,
	datad => \DATAMEMORY|memory[3][3]~363_combout\,
	combout => \DATAMEMORY|memory[87][0]~364_combout\);

\DATAMEMORY|memory[87][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~362_combout\,
	ena => \DATAMEMORY|memory[87][0]~364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[87][0]~q\);

\DATAMEMORY|Mux31~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~40_combout\ = (\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux31~39_combout\ & ((\DATAMEMORY|memory[87][0]~q\))) # (!\DATAMEMORY|Mux31~39_combout\ & (\DATAMEMORY|memory[83][0]~q\)))) # (!\REXMEM|output_result\(6) & 
-- (((\DATAMEMORY|Mux31~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[83][0]~q\,
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|Mux31~39_combout\,
	datad => \DATAMEMORY|memory[87][0]~q\,
	combout => \DATAMEMORY|Mux31~40_combout\);

\DATAMEMORY|memory~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~368_combout\ = (\DATAMEMORY|memory[75][6]~367_combout\ & (((\DATAMEMORY|memory[3][3]~366_combout\)))) # (!\DATAMEMORY|memory[75][6]~367_combout\ & ((\DATAMEMORY|memory[3][3]~366_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~366_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[75][6]~367_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~366_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~368_combout\);

\DATAMEMORY|memory~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~369_combout\ = (\DATAMEMORY|memory[75][6]~367_combout\ & ((\DATAMEMORY|memory~368_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~368_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[75][6]~367_combout\ 
-- & (((\DATAMEMORY|memory~368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[75][6]~367_combout\,
	datac => \DATAMEMORY|memory~368_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~369_combout\);

\DATAMEMORY|memory[75][0]~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[75][0]~370_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~149_combout\) # ((\DATAMEMORY|Decoder0~171_combout\) # (\DATAMEMORY|memory[3][3]~1982_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~149_combout\,
	datac => \DATAMEMORY|Decoder0~171_combout\,
	datad => \DATAMEMORY|memory[3][3]~1982_combout\,
	combout => \DATAMEMORY|memory[75][0]~370_combout\);

\DATAMEMORY|memory[75][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~369_combout\,
	ena => \DATAMEMORY|memory[75][0]~370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[75][0]~q\);

\DATAMEMORY|memory[15][4]~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[15][4]~373_combout\ = (\DATAMEMORY|memory[3][3]~372_combout\ & (\DATAMEMORY|Decoder0~230_combout\)) # (!\DATAMEMORY|memory[3][3]~372_combout\ & ((\DATAMEMORY|Decoder0~227_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~230_combout\,
	datab => \DATAMEMORY|Decoder0~227_combout\,
	datad => \DATAMEMORY|memory[3][3]~372_combout\,
	combout => \DATAMEMORY|memory[15][4]~373_combout\);

\DATAMEMORY|memory~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~374_combout\ = (\DATAMEMORY|memory[15][4]~373_combout\ & (((\DATAMEMORY|memory[3][3]~372_combout\)))) # (!\DATAMEMORY|memory[15][4]~373_combout\ & ((\DATAMEMORY|memory[3][3]~372_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~372_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[15][4]~373_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~372_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~374_combout\);

\DATAMEMORY|memory~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~375_combout\ = (\DATAMEMORY|memory[15][4]~373_combout\ & ((\DATAMEMORY|memory~374_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~374_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[15][4]~373_combout\ 
-- & (((\DATAMEMORY|memory~374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[15][4]~373_combout\,
	datac => \DATAMEMORY|memory~374_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~375_combout\);

\DATAMEMORY|memory[15][0]~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[15][0]~377_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~225_combout\) # ((\DATAMEMORY|Decoder0~230_combout\) # (\DATAMEMORY|memory[3][3]~376_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~225_combout\,
	datac => \DATAMEMORY|Decoder0~230_combout\,
	datad => \DATAMEMORY|memory[3][3]~376_combout\,
	combout => \DATAMEMORY|memory[15][0]~377_combout\);

\DATAMEMORY|memory[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~375_combout\,
	ena => \DATAMEMORY|memory[15][0]~377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[15][0]~q\);

\DATAMEMORY|memory[11][4]~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[11][4]~379_combout\ = (\DATAMEMORY|memory[3][3]~378_combout\ & (\DATAMEMORY|Decoder0~172_combout\)) # (!\DATAMEMORY|memory[3][3]~378_combout\ & ((\DATAMEMORY|Decoder0~162_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~172_combout\,
	datab => \DATAMEMORY|Decoder0~162_combout\,
	datad => \DATAMEMORY|memory[3][3]~378_combout\,
	combout => \DATAMEMORY|memory[11][4]~379_combout\);

\DATAMEMORY|memory~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~380_combout\ = (\DATAMEMORY|memory[11][4]~379_combout\ & (((\DATAMEMORY|memory[3][3]~378_combout\)))) # (!\DATAMEMORY|memory[11][4]~379_combout\ & ((\DATAMEMORY|memory[3][3]~378_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~378_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[11][4]~379_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~378_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~380_combout\);

\DATAMEMORY|memory~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~381_combout\ = (\DATAMEMORY|memory[11][4]~379_combout\ & ((\DATAMEMORY|memory~380_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~380_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[11][4]~379_combout\ 
-- & (((\DATAMEMORY|memory~380_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[11][4]~379_combout\,
	datac => \DATAMEMORY|memory~380_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~381_combout\);

\DATAMEMORY|memory[11][0]~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[11][0]~382_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~160_combout\) # ((\DATAMEMORY|Decoder0~172_combout\) # (\DATAMEMORY|memory[3][3]~1983_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~160_combout\,
	datac => \DATAMEMORY|Decoder0~172_combout\,
	datad => \DATAMEMORY|memory[3][3]~1983_combout\,
	combout => \DATAMEMORY|memory[11][0]~382_combout\);

\DATAMEMORY|memory[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~381_combout\,
	ena => \DATAMEMORY|memory[11][0]~382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[11][0]~q\);

\DATAMEMORY|Mux31~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~41_combout\ = (\REXMEM|output_result\(6) & (((\REXMEM|output_result\(2))))) # (!\REXMEM|output_result\(6) & ((\REXMEM|output_result\(2) & (\DATAMEMORY|memory[15][0]~q\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|memory[11][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[15][0]~q\,
	datac => \REXMEM|output_result\(2),
	datad => \DATAMEMORY|memory[11][0]~q\,
	combout => \DATAMEMORY|Mux31~41_combout\);

\DATAMEMORY|memory[79][4]~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[79][4]~384_combout\ = (\DATAMEMORY|memory[3][3]~383_combout\ & (\DATAMEMORY|Decoder0~231_combout\)) # (!\DATAMEMORY|memory[3][3]~383_combout\ & ((\DATAMEMORY|Decoder0~202_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~231_combout\,
	datab => \DATAMEMORY|Decoder0~202_combout\,
	datad => \DATAMEMORY|memory[3][3]~383_combout\,
	combout => \DATAMEMORY|memory[79][4]~384_combout\);

\DATAMEMORY|memory~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~385_combout\ = (\DATAMEMORY|memory[79][4]~384_combout\ & (((\DATAMEMORY|memory[3][3]~383_combout\)))) # (!\DATAMEMORY|memory[79][4]~384_combout\ & ((\DATAMEMORY|memory[3][3]~383_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~383_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[79][4]~384_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~383_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~385_combout\);

\DATAMEMORY|memory~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~386_combout\ = (\DATAMEMORY|memory[79][4]~384_combout\ & ((\DATAMEMORY|memory~385_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~385_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[79][4]~384_combout\ 
-- & (((\DATAMEMORY|memory~385_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[79][4]~384_combout\,
	datac => \DATAMEMORY|memory~385_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~386_combout\);

\DATAMEMORY|memory[79][0]~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[79][0]~388_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~200_combout\) # ((\DATAMEMORY|Decoder0~231_combout\) # (\DATAMEMORY|memory[3][3]~387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~200_combout\,
	datac => \DATAMEMORY|Decoder0~231_combout\,
	datad => \DATAMEMORY|memory[3][3]~387_combout\,
	combout => \DATAMEMORY|memory[79][0]~388_combout\);

\DATAMEMORY|memory[79][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~386_combout\,
	ena => \DATAMEMORY|memory[79][0]~388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[79][0]~q\);

\DATAMEMORY|Mux31~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~42_combout\ = (\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux31~41_combout\ & ((\DATAMEMORY|memory[79][0]~q\))) # (!\DATAMEMORY|Mux31~41_combout\ & (\DATAMEMORY|memory[75][0]~q\)))) # (!\REXMEM|output_result\(6) & 
-- (((\DATAMEMORY|Mux31~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[75][0]~q\,
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|Mux31~41_combout\,
	datad => \DATAMEMORY|memory[79][0]~q\,
	combout => \DATAMEMORY|Mux31~42_combout\);

\DATAMEMORY|memory[67][5]~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[67][5]~389_combout\ = (\DATAMEMORY|memory[3][3]~86_combout\ & (\DATAMEMORY|Decoder0~188_combout\)) # (!\DATAMEMORY|memory[3][3]~86_combout\ & ((\DATAMEMORY|Decoder0~210_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~188_combout\,
	datab => \DATAMEMORY|Decoder0~210_combout\,
	datad => \DATAMEMORY|memory[3][3]~86_combout\,
	combout => \DATAMEMORY|memory[67][5]~389_combout\);

\DATAMEMORY|memory~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~390_combout\ = (\DATAMEMORY|memory[67][5]~389_combout\ & (((\DATAMEMORY|memory[3][3]~86_combout\)))) # (!\DATAMEMORY|memory[67][5]~389_combout\ & ((\DATAMEMORY|memory[3][3]~86_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~86_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[67][5]~389_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~86_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~390_combout\);

\DATAMEMORY|memory~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~391_combout\ = (\DATAMEMORY|memory[67][5]~389_combout\ & ((\DATAMEMORY|memory~390_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~390_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[67][5]~389_combout\ 
-- & (((\DATAMEMORY|memory~390_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[67][5]~389_combout\,
	datac => \DATAMEMORY|memory~390_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~391_combout\);

\DATAMEMORY|memory[67][0]~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[67][0]~392_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~188_combout\) # ((\DATAMEMORY|Decoder0~199_combout\) # (\DATAMEMORY|memory[3][3]~1984_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~188_combout\,
	datac => \DATAMEMORY|Decoder0~199_combout\,
	datad => \DATAMEMORY|memory[3][3]~1984_combout\,
	combout => \DATAMEMORY|memory[67][0]~392_combout\);

\DATAMEMORY|memory[67][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~391_combout\,
	ena => \DATAMEMORY|memory[67][0]~392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[67][0]~q\);

\DATAMEMORY|memory[7][7]~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[7][7]~394_combout\ = (\DATAMEMORY|memory[3][3]~393_combout\ & (\DATAMEMORY|Decoder0~232_combout\)) # (!\DATAMEMORY|memory[3][3]~393_combout\ & ((\DATAMEMORY|Decoder0~219_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~232_combout\,
	datab => \DATAMEMORY|Decoder0~219_combout\,
	datad => \DATAMEMORY|memory[3][3]~393_combout\,
	combout => \DATAMEMORY|memory[7][7]~394_combout\);

\DATAMEMORY|memory~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~395_combout\ = (\DATAMEMORY|memory[7][7]~394_combout\ & (((\DATAMEMORY|memory[3][3]~393_combout\)))) # (!\DATAMEMORY|memory[7][7]~394_combout\ & ((\DATAMEMORY|memory[3][3]~393_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~393_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[7][7]~394_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~393_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~395_combout\);

\DATAMEMORY|memory~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~396_combout\ = (\DATAMEMORY|memory[7][7]~394_combout\ & ((\DATAMEMORY|memory~395_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~395_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[7][7]~394_combout\ & 
-- (((\DATAMEMORY|memory~395_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[7][7]~394_combout\,
	datac => \DATAMEMORY|memory~395_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~396_combout\);

\DATAMEMORY|memory[7][0]~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[7][0]~398_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~217_combout\) # ((\DATAMEMORY|Decoder0~232_combout\) # (\DATAMEMORY|memory[3][3]~397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~217_combout\,
	datac => \DATAMEMORY|Decoder0~232_combout\,
	datad => \DATAMEMORY|memory[3][3]~397_combout\,
	combout => \DATAMEMORY|memory[7][0]~398_combout\);

\DATAMEMORY|memory[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~396_combout\,
	ena => \DATAMEMORY|memory[7][0]~398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[7][0]~q\);

\DATAMEMORY|memory[3][3]~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~399_combout\ = (\DATAMEMORY|memory[3][3]~132_combout\ & (\DATAMEMORY|Decoder0~197_combout\)) # (!\DATAMEMORY|memory[3][3]~132_combout\ & ((\DATAMEMORY|Decoder0~221_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~197_combout\,
	datab => \DATAMEMORY|Decoder0~221_combout\,
	datad => \DATAMEMORY|memory[3][3]~132_combout\,
	combout => \DATAMEMORY|memory[3][3]~399_combout\);

\DATAMEMORY|memory~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~400_combout\ = (\DATAMEMORY|memory[3][3]~399_combout\ & (((\DATAMEMORY|memory[3][3]~132_combout\)))) # (!\DATAMEMORY|memory[3][3]~399_combout\ & ((\DATAMEMORY|memory[3][3]~132_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~132_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~399_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~132_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~400_combout\);

\DATAMEMORY|memory~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~401_combout\ = (\DATAMEMORY|memory[3][3]~399_combout\ & ((\DATAMEMORY|memory~400_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~400_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[3][3]~399_combout\ & 
-- (((\DATAMEMORY|memory~400_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[3][3]~399_combout\,
	datac => \DATAMEMORY|memory~400_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~401_combout\);

\DATAMEMORY|memory[3][0]~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][0]~402_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~197_combout\) # ((\DATAMEMORY|Decoder0~198_combout\) # (\DATAMEMORY|memory[3][3]~1985_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~197_combout\,
	datac => \DATAMEMORY|Decoder0~198_combout\,
	datad => \DATAMEMORY|memory[3][3]~1985_combout\,
	combout => \DATAMEMORY|memory[3][0]~402_combout\);

\DATAMEMORY|memory[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~401_combout\,
	ena => \DATAMEMORY|memory[3][0]~402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[3][0]~q\);

\DATAMEMORY|Mux31~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~43_combout\ = (\REXMEM|output_result\(6) & (((\REXMEM|output_result\(2))))) # (!\REXMEM|output_result\(6) & ((\REXMEM|output_result\(2) & (\DATAMEMORY|memory[7][0]~q\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|memory[3][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[7][0]~q\,
	datac => \REXMEM|output_result\(2),
	datad => \DATAMEMORY|memory[3][0]~q\,
	combout => \DATAMEMORY|Mux31~43_combout\);

\DATAMEMORY|memory[71][4]~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[71][4]~404_combout\ = (\DATAMEMORY|memory[3][3]~403_combout\ & (\DATAMEMORY|Decoder0~233_combout\)) # (!\DATAMEMORY|memory[3][3]~403_combout\ & ((\DATAMEMORY|Decoder0~208_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~233_combout\,
	datab => \DATAMEMORY|Decoder0~208_combout\,
	datad => \DATAMEMORY|memory[3][3]~403_combout\,
	combout => \DATAMEMORY|memory[71][4]~404_combout\);

\DATAMEMORY|memory~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~405_combout\ = (\DATAMEMORY|memory[71][4]~404_combout\ & (((\DATAMEMORY|memory[3][3]~403_combout\)))) # (!\DATAMEMORY|memory[71][4]~404_combout\ & ((\DATAMEMORY|memory[3][3]~403_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~403_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[71][4]~404_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~403_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~405_combout\);

\DATAMEMORY|memory~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~406_combout\ = (\DATAMEMORY|memory[71][4]~404_combout\ & ((\DATAMEMORY|memory~405_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~405_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[71][4]~404_combout\ 
-- & (((\DATAMEMORY|memory~405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[71][4]~404_combout\,
	datac => \DATAMEMORY|memory~405_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~406_combout\);

\DATAMEMORY|memory[71][0]~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[71][0]~408_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~206_combout\) # ((\DATAMEMORY|Decoder0~233_combout\) # (\DATAMEMORY|memory[3][3]~407_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~206_combout\,
	datac => \DATAMEMORY|Decoder0~233_combout\,
	datad => \DATAMEMORY|memory[3][3]~407_combout\,
	combout => \DATAMEMORY|memory[71][0]~408_combout\);

\DATAMEMORY|memory[71][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~406_combout\,
	ena => \DATAMEMORY|memory[71][0]~408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[71][0]~q\);

\DATAMEMORY|Mux31~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~44_combout\ = (\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux31~43_combout\ & ((\DATAMEMORY|memory[71][0]~q\))) # (!\DATAMEMORY|Mux31~43_combout\ & (\DATAMEMORY|memory[67][0]~q\)))) # (!\REXMEM|output_result\(6) & 
-- (((\DATAMEMORY|Mux31~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[67][0]~q\,
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|Mux31~43_combout\,
	datad => \DATAMEMORY|memory[71][0]~q\,
	combout => \DATAMEMORY|Mux31~44_combout\);

\DATAMEMORY|Mux31~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~45_combout\ = (\REXMEM|output_result\(4) & (((\REXMEM|output_result\(3))))) # (!\REXMEM|output_result\(4) & ((\REXMEM|output_result\(3) & (\DATAMEMORY|Mux31~42_combout\)) # (!\REXMEM|output_result\(3) & 
-- ((\DATAMEMORY|Mux31~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \DATAMEMORY|Mux31~42_combout\,
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Mux31~44_combout\,
	combout => \DATAMEMORY|Mux31~45_combout\);

\DATAMEMORY|memory[91][5]~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[91][5]~411_combout\ = (\DATAMEMORY|memory[3][3]~410_combout\ & (\DATAMEMORY|Decoder0~173_combout\)) # (!\DATAMEMORY|memory[3][3]~410_combout\ & ((\DATAMEMORY|Decoder0~157_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~173_combout\,
	datab => \DATAMEMORY|Decoder0~157_combout\,
	datad => \DATAMEMORY|memory[3][3]~410_combout\,
	combout => \DATAMEMORY|memory[91][5]~411_combout\);

\DATAMEMORY|memory~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~412_combout\ = (\DATAMEMORY|memory[91][5]~411_combout\ & (((\DATAMEMORY|memory[3][3]~410_combout\)))) # (!\DATAMEMORY|memory[91][5]~411_combout\ & ((\DATAMEMORY|memory[3][3]~410_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~410_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[91][5]~411_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~410_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~412_combout\);

\DATAMEMORY|memory~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~413_combout\ = (\DATAMEMORY|memory[91][5]~411_combout\ & ((\DATAMEMORY|memory~412_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~412_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[91][5]~411_combout\ 
-- & (((\DATAMEMORY|memory~412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[91][5]~411_combout\,
	datac => \DATAMEMORY|memory~412_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~413_combout\);

\DATAMEMORY|memory[91][0]~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[91][0]~414_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~155_combout\) # ((\DATAMEMORY|Decoder0~173_combout\) # (\DATAMEMORY|memory[3][3]~1986_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~155_combout\,
	datac => \DATAMEMORY|Decoder0~173_combout\,
	datad => \DATAMEMORY|memory[3][3]~1986_combout\,
	combout => \DATAMEMORY|memory[91][0]~414_combout\);

\DATAMEMORY|memory[91][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~413_combout\,
	ena => \DATAMEMORY|memory[91][0]~414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[91][0]~q\);

\DATAMEMORY|memory[31][5]~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[31][5]~417_combout\ = (\DATAMEMORY|memory[3][3]~416_combout\ & (\DATAMEMORY|Decoder0~234_combout\)) # (!\DATAMEMORY|memory[3][3]~416_combout\ & ((\DATAMEMORY|Decoder0~224_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~234_combout\,
	datab => \DATAMEMORY|Decoder0~224_combout\,
	datad => \DATAMEMORY|memory[3][3]~416_combout\,
	combout => \DATAMEMORY|memory[31][5]~417_combout\);

\DATAMEMORY|memory~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~418_combout\ = (\DATAMEMORY|memory[31][5]~417_combout\ & (((\DATAMEMORY|memory[3][3]~416_combout\)))) # (!\DATAMEMORY|memory[31][5]~417_combout\ & ((\DATAMEMORY|memory[3][3]~416_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~416_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[31][5]~417_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~416_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~418_combout\);

\DATAMEMORY|memory~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~419_combout\ = (\DATAMEMORY|memory[31][5]~417_combout\ & ((\DATAMEMORY|memory~418_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~418_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[31][5]~417_combout\ 
-- & (((\DATAMEMORY|memory~418_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[31][5]~417_combout\,
	datac => \DATAMEMORY|memory~418_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~419_combout\);

\DATAMEMORY|memory[31][0]~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[31][0]~421_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~222_combout\) # ((\DATAMEMORY|Decoder0~234_combout\) # (\DATAMEMORY|memory[3][3]~420_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~222_combout\,
	datac => \DATAMEMORY|Decoder0~234_combout\,
	datad => \DATAMEMORY|memory[3][3]~420_combout\,
	combout => \DATAMEMORY|memory[31][0]~421_combout\);

\DATAMEMORY|memory[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~419_combout\,
	ena => \DATAMEMORY|memory[31][0]~421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[31][0]~q\);

\DATAMEMORY|memory[27][2]~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[27][2]~423_combout\ = (\DATAMEMORY|memory[3][3]~422_combout\ & (\DATAMEMORY|Decoder0~174_combout\)) # (!\DATAMEMORY|memory[3][3]~422_combout\ & ((\DATAMEMORY|Decoder0~168_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~174_combout\,
	datab => \DATAMEMORY|Decoder0~168_combout\,
	datad => \DATAMEMORY|memory[3][3]~422_combout\,
	combout => \DATAMEMORY|memory[27][2]~423_combout\);

\DATAMEMORY|memory~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~424_combout\ = (\DATAMEMORY|memory[27][2]~423_combout\ & (((\DATAMEMORY|memory[3][3]~422_combout\)))) # (!\DATAMEMORY|memory[27][2]~423_combout\ & ((\DATAMEMORY|memory[3][3]~422_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~422_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[27][2]~423_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~422_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~424_combout\);

\DATAMEMORY|memory~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~425_combout\ = (\DATAMEMORY|memory[27][2]~423_combout\ & ((\DATAMEMORY|memory~424_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~424_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[27][2]~423_combout\ 
-- & (((\DATAMEMORY|memory~424_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[27][2]~423_combout\,
	datac => \DATAMEMORY|memory~424_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~425_combout\);

\DATAMEMORY|memory[27][0]~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[27][0]~426_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~166_combout\) # ((\DATAMEMORY|Decoder0~174_combout\) # (\DATAMEMORY|memory[3][3]~1987_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~166_combout\,
	datac => \DATAMEMORY|Decoder0~174_combout\,
	datad => \DATAMEMORY|memory[3][3]~1987_combout\,
	combout => \DATAMEMORY|memory[27][0]~426_combout\);

\DATAMEMORY|memory[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~425_combout\,
	ena => \DATAMEMORY|memory[27][0]~426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[27][0]~q\);

\DATAMEMORY|Mux31~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~46_combout\ = (\REXMEM|output_result\(6) & (((\REXMEM|output_result\(2))))) # (!\REXMEM|output_result\(6) & ((\REXMEM|output_result\(2) & (\DATAMEMORY|memory[31][0]~q\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|memory[27][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[31][0]~q\,
	datac => \REXMEM|output_result\(2),
	datad => \DATAMEMORY|memory[27][0]~q\,
	combout => \DATAMEMORY|Mux31~46_combout\);

\DATAMEMORY|memory[95][4]~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[95][4]~428_combout\ = (\DATAMEMORY|memory[3][3]~427_combout\ & (\DATAMEMORY|Decoder0~235_combout\)) # (!\DATAMEMORY|memory[3][3]~427_combout\ & ((\DATAMEMORY|Decoder0~213_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~235_combout\,
	datab => \DATAMEMORY|Decoder0~213_combout\,
	datad => \DATAMEMORY|memory[3][3]~427_combout\,
	combout => \DATAMEMORY|memory[95][4]~428_combout\);

\DATAMEMORY|memory~429\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~429_combout\ = (\DATAMEMORY|memory[95][4]~428_combout\ & (((\DATAMEMORY|memory[3][3]~427_combout\)))) # (!\DATAMEMORY|memory[95][4]~428_combout\ & ((\DATAMEMORY|memory[3][3]~427_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~427_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[95][4]~428_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~427_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~429_combout\);

\DATAMEMORY|memory~430\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~430_combout\ = (\DATAMEMORY|memory[95][4]~428_combout\ & ((\DATAMEMORY|memory~429_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~429_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[95][4]~428_combout\ 
-- & (((\DATAMEMORY|memory~429_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[95][4]~428_combout\,
	datac => \DATAMEMORY|memory~429_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~430_combout\);

\DATAMEMORY|memory[95][0]~432\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[95][0]~432_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~211_combout\) # ((\DATAMEMORY|Decoder0~235_combout\) # (\DATAMEMORY|memory[3][3]~431_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~211_combout\,
	datac => \DATAMEMORY|Decoder0~235_combout\,
	datad => \DATAMEMORY|memory[3][3]~431_combout\,
	combout => \DATAMEMORY|memory[95][0]~432_combout\);

\DATAMEMORY|memory[95][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~430_combout\,
	ena => \DATAMEMORY|memory[95][0]~432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[95][0]~q\);

\DATAMEMORY|Mux31~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~47_combout\ = (\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux31~46_combout\ & ((\DATAMEMORY|memory[95][0]~q\))) # (!\DATAMEMORY|Mux31~46_combout\ & (\DATAMEMORY|memory[91][0]~q\)))) # (!\REXMEM|output_result\(6) & 
-- (((\DATAMEMORY|Mux31~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[91][0]~q\,
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|Mux31~46_combout\,
	datad => \DATAMEMORY|memory[95][0]~q\,
	combout => \DATAMEMORY|Mux31~47_combout\);

\DATAMEMORY|Mux31~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~48_combout\ = (\REXMEM|output_result\(4) & ((\DATAMEMORY|Mux31~45_combout\ & ((\DATAMEMORY|Mux31~47_combout\))) # (!\DATAMEMORY|Mux31~45_combout\ & (\DATAMEMORY|Mux31~40_combout\)))) # (!\REXMEM|output_result\(4) & 
-- (((\DATAMEMORY|Mux31~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~40_combout\,
	datab => \REXMEM|output_result\(4),
	datac => \DATAMEMORY|Mux31~45_combout\,
	datad => \DATAMEMORY|Mux31~47_combout\,
	combout => \DATAMEMORY|Mux31~48_combout\);

\DATAMEMORY|memory~434\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~434_combout\ = (\DATAMEMORY|memory[81][5]~433_combout\ & (((\DATAMEMORY|memory[3][3]~387_combout\)))) # (!\DATAMEMORY|memory[81][5]~433_combout\ & ((\DATAMEMORY|memory[3][3]~387_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~387_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[81][5]~433_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~387_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~434_combout\);

\DATAMEMORY|memory~435\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~435_combout\ = (\DATAMEMORY|memory[81][5]~433_combout\ & ((\DATAMEMORY|memory~434_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~434_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[81][5]~433_combout\ 
-- & (((\DATAMEMORY|memory~434_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[81][5]~433_combout\,
	datac => \DATAMEMORY|memory~434_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~435_combout\);

\DATAMEMORY|memory[81][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~435_combout\,
	ena => \DATAMEMORY|memory[81][0]~436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[81][0]~q\);

\DATAMEMORY|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~1_combout\ = (\REXMEM|output_result\(2) & \REXMEM|output_result\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|Mux26~1_combout\);

\DATAMEMORY|memory~438\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~438_combout\ = (\DATAMEMORY|memory[89][7]~437_combout\ & (((\DATAMEMORY|memory[3][3]~363_combout\)))) # (!\DATAMEMORY|memory[89][7]~437_combout\ & ((\DATAMEMORY|memory[3][3]~363_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~363_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[89][7]~437_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~363_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~438_combout\);

\DATAMEMORY|memory~439\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~439_combout\ = (\DATAMEMORY|memory[89][7]~437_combout\ & ((\DATAMEMORY|memory~438_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~438_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[89][7]~437_combout\ 
-- & (((\DATAMEMORY|memory~438_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[89][7]~437_combout\,
	datac => \DATAMEMORY|memory~438_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~439_combout\);

\DATAMEMORY|memory[89][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~439_combout\,
	ena => \DATAMEMORY|memory[89][0]~440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[89][0]~q\);

\DATAMEMORY|memory~442\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~442_combout\ = (\DATAMEMORY|memory[73][0]~441_combout\ & (((\DATAMEMORY|memory[3][3]~407_combout\)))) # (!\DATAMEMORY|memory[73][0]~441_combout\ & ((\DATAMEMORY|memory[3][3]~407_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~407_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[73][0]~441_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~407_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~442_combout\);

\DATAMEMORY|memory~443\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~443_combout\ = (\DATAMEMORY|memory[73][0]~441_combout\ & ((\DATAMEMORY|memory~442_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~442_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[73][0]~441_combout\ 
-- & (((\DATAMEMORY|memory~442_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[73][0]~441_combout\,
	datac => \DATAMEMORY|memory~442_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~443_combout\);

\DATAMEMORY|memory[73][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~443_combout\,
	ena => \DATAMEMORY|memory[73][0]~444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[73][0]~q\);

\DATAMEMORY|Mux31~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~49_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[89][0]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[73][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[89][0]~q\,
	datab => \DATAMEMORY|memory[73][0]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux31~49_combout\);

\DATAMEMORY|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~0_combout\ = (\REXMEM|output_result\(2) & ((\REXMEM|output_result\(4)) # (!\REXMEM|output_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|Mux26~0_combout\);

\DATAMEMORY|memory~446\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~446_combout\ = (\DATAMEMORY|memory[77][6]~445_combout\ & (((\DATAMEMORY|memory[3][3]~1982_combout\)))) # (!\DATAMEMORY|memory[77][6]~445_combout\ & ((\DATAMEMORY|memory[3][3]~1982_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~1982_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[77][6]~445_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~1982_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~446_combout\);

\DATAMEMORY|memory~447\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~447_combout\ = (\DATAMEMORY|memory[77][6]~445_combout\ & ((\DATAMEMORY|memory~446_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~446_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[77][6]~445_combout\ 
-- & (((\DATAMEMORY|memory~446_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[77][6]~445_combout\,
	datac => \DATAMEMORY|memory~446_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~447_combout\);

\DATAMEMORY|memory[77][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~447_combout\,
	ena => \DATAMEMORY|memory[77][0]~448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[77][0]~q\);

\DATAMEMORY|memory~450\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~450_combout\ = (\DATAMEMORY|memory[85][7]~449_combout\ & (((\DATAMEMORY|memory[3][3]~1980_combout\)))) # (!\DATAMEMORY|memory[85][7]~449_combout\ & ((\DATAMEMORY|memory[3][3]~1980_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~1980_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[85][7]~449_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~1980_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~450_combout\);

\DATAMEMORY|memory~451\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~451_combout\ = (\DATAMEMORY|memory[85][7]~449_combout\ & ((\DATAMEMORY|memory~450_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~450_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[85][7]~449_combout\ 
-- & (((\DATAMEMORY|memory~450_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[85][7]~449_combout\,
	datac => \DATAMEMORY|memory~450_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~451_combout\);

\DATAMEMORY|memory[85][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~451_combout\,
	ena => \DATAMEMORY|memory[85][0]~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[85][0]~q\);

\DATAMEMORY|memory~454\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~454_combout\ = (\DATAMEMORY|memory[69][4]~453_combout\ & (((\DATAMEMORY|memory[3][3]~1984_combout\)))) # (!\DATAMEMORY|memory[69][4]~453_combout\ & ((\DATAMEMORY|memory[3][3]~1984_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~1984_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[69][4]~453_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~1984_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~454_combout\);

\DATAMEMORY|memory~455\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~455_combout\ = (\DATAMEMORY|memory[69][4]~453_combout\ & ((\DATAMEMORY|memory~454_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~454_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[69][4]~453_combout\ 
-- & (((\DATAMEMORY|memory~454_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[69][4]~453_combout\,
	datac => \DATAMEMORY|memory~454_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~455_combout\);

\DATAMEMORY|memory[69][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~455_combout\,
	ena => \DATAMEMORY|memory[69][0]~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[69][0]~q\);

\DATAMEMORY|Mux31~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~50_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[85][0]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[69][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[85][0]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[69][0]~q\,
	combout => \DATAMEMORY|Mux31~50_combout\);

\DATAMEMORY|memory~458\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~458_combout\ = (\DATAMEMORY|memory[93][0]~457_combout\ & (((\DATAMEMORY|memory[3][3]~1986_combout\)))) # (!\DATAMEMORY|memory[93][0]~457_combout\ & ((\DATAMEMORY|memory[3][3]~1986_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~1986_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[93][0]~457_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~1986_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~458_combout\);

\DATAMEMORY|memory~459\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~459_combout\ = (\DATAMEMORY|memory[93][0]~457_combout\ & ((\DATAMEMORY|memory~458_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~458_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[93][0]~457_combout\ 
-- & (((\DATAMEMORY|memory~458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[93][0]~457_combout\,
	datac => \DATAMEMORY|memory~458_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~459_combout\);

\DATAMEMORY|memory[93][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~459_combout\,
	ena => \DATAMEMORY|memory[93][0]~460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[93][0]~q\);

\DATAMEMORY|Mux31~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~51_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux31~50_combout\ & ((\DATAMEMORY|memory[93][0]~q\))) # (!\DATAMEMORY|Mux31~50_combout\ & (\DATAMEMORY|memory[77][0]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux31~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[77][0]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux31~50_combout\,
	datad => \DATAMEMORY|memory[93][0]~q\,
	combout => \DATAMEMORY|Mux31~51_combout\);

\DATAMEMORY|Mux31~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~52_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux31~49_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux31~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux31~49_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux31~51_combout\,
	combout => \DATAMEMORY|Mux31~52_combout\);

\DATAMEMORY|memory~462\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~462_combout\ = (\DATAMEMORY|memory[97][7]~461_combout\ & (((\DATAMEMORY|memory[3][3]~431_combout\)))) # (!\DATAMEMORY|memory[97][7]~461_combout\ & ((\DATAMEMORY|memory[3][3]~431_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~431_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[97][7]~461_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~431_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~462_combout\);

\DATAMEMORY|memory~463\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~463_combout\ = (\DATAMEMORY|memory[97][7]~461_combout\ & ((\DATAMEMORY|memory~462_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~462_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[97][7]~461_combout\ 
-- & (((\DATAMEMORY|memory~462_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[97][7]~461_combout\,
	datac => \DATAMEMORY|memory~462_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~463_combout\);

\DATAMEMORY|memory[97][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~463_combout\,
	ena => \DATAMEMORY|memory[97][0]~464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[97][0]~q\);

\DATAMEMORY|Mux31~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~53_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux31~52_combout\ & ((\DATAMEMORY|memory[97][0]~q\))) # (!\DATAMEMORY|Mux31~52_combout\ & (\DATAMEMORY|memory[81][0]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux31~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[81][0]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux31~52_combout\,
	datad => \DATAMEMORY|memory[97][0]~q\,
	combout => \DATAMEMORY|Mux31~53_combout\);

\DATAMEMORY|memory~466\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~466_combout\ = (\DATAMEMORY|memory[25][7]~465_combout\ & (((\DATAMEMORY|memory[3][3]~352_combout\)))) # (!\DATAMEMORY|memory[25][7]~465_combout\ & ((\DATAMEMORY|memory[3][3]~352_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~352_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[25][7]~465_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~352_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~466_combout\);

\DATAMEMORY|memory~467\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~467_combout\ = (\DATAMEMORY|memory[25][7]~465_combout\ & ((\DATAMEMORY|memory~466_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~466_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[25][7]~465_combout\ 
-- & (((\DATAMEMORY|memory~466_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[25][7]~465_combout\,
	datac => \DATAMEMORY|memory~466_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~467_combout\);

\DATAMEMORY|memory[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~467_combout\,
	ena => \DATAMEMORY|memory[25][0]~468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[25][0]~q\);

\DATAMEMORY|memory~470\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~470_combout\ = (\DATAMEMORY|memory[9][2]~469_combout\ & (((\DATAMEMORY|memory[3][3]~397_combout\)))) # (!\DATAMEMORY|memory[9][2]~469_combout\ & ((\DATAMEMORY|memory[3][3]~397_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~397_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[9][2]~469_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~397_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~470_combout\);

\DATAMEMORY|memory~471\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~471_combout\ = (\DATAMEMORY|memory[9][2]~469_combout\ & ((\DATAMEMORY|memory~470_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~470_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[9][2]~469_combout\ & 
-- (((\DATAMEMORY|memory~470_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[9][2]~469_combout\,
	datac => \DATAMEMORY|memory~470_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~471_combout\);

\DATAMEMORY|memory[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~471_combout\,
	ena => \DATAMEMORY|memory[9][0]~472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[9][0]~q\);

\DATAMEMORY|Mux31~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~54_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[25][0]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[9][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[25][0]~q\,
	datab => \DATAMEMORY|memory[9][0]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux31~54_combout\);

\DATAMEMORY|memory~474\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~474_combout\ = (\DATAMEMORY|memory[13][4]~473_combout\ & (((\DATAMEMORY|memory[3][3]~1983_combout\)))) # (!\DATAMEMORY|memory[13][4]~473_combout\ & ((\DATAMEMORY|memory[3][3]~1983_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~1983_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[13][4]~473_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~1983_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~474_combout\);

\DATAMEMORY|memory~475\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~475_combout\ = (\DATAMEMORY|memory[13][4]~473_combout\ & ((\DATAMEMORY|memory~474_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~474_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[13][4]~473_combout\ 
-- & (((\DATAMEMORY|memory~474_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[13][4]~473_combout\,
	datac => \DATAMEMORY|memory~474_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~475_combout\);

\DATAMEMORY|memory[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~475_combout\,
	ena => \DATAMEMORY|memory[13][0]~476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[13][0]~q\);

\DATAMEMORY|memory~478\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~478_combout\ = (\DATAMEMORY|memory[21][4]~477_combout\ & (((\DATAMEMORY|memory[3][3]~1981_combout\)))) # (!\DATAMEMORY|memory[21][4]~477_combout\ & ((\DATAMEMORY|memory[3][3]~1981_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~1981_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[21][4]~477_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~1981_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~478_combout\);

\DATAMEMORY|memory~479\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~479_combout\ = (\DATAMEMORY|memory[21][4]~477_combout\ & ((\DATAMEMORY|memory~478_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~478_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[21][4]~477_combout\ 
-- & (((\DATAMEMORY|memory~478_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[21][4]~477_combout\,
	datac => \DATAMEMORY|memory~478_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~479_combout\);

\DATAMEMORY|memory[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~479_combout\,
	ena => \DATAMEMORY|memory[21][0]~480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[21][0]~q\);

\DATAMEMORY|memory~482\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~482_combout\ = (\DATAMEMORY|memory[5][6]~481_combout\ & (((\DATAMEMORY|memory[3][3]~1985_combout\)))) # (!\DATAMEMORY|memory[5][6]~481_combout\ & ((\DATAMEMORY|memory[3][3]~1985_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~1985_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[5][6]~481_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~1985_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~482_combout\);

\DATAMEMORY|memory~483\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~483_combout\ = (\DATAMEMORY|memory[5][6]~481_combout\ & ((\DATAMEMORY|memory~482_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~482_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[5][6]~481_combout\ & 
-- (((\DATAMEMORY|memory~482_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[5][6]~481_combout\,
	datac => \DATAMEMORY|memory~482_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~483_combout\);

\DATAMEMORY|memory[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~483_combout\,
	ena => \DATAMEMORY|memory[5][0]~484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[5][0]~q\);

\DATAMEMORY|Mux31~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~55_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[21][0]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[5][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[21][0]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[5][0]~q\,
	combout => \DATAMEMORY|Mux31~55_combout\);

\DATAMEMORY|memory~486\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~486_combout\ = (\DATAMEMORY|memory[29][2]~485_combout\ & (((\DATAMEMORY|memory[3][3]~1987_combout\)))) # (!\DATAMEMORY|memory[29][2]~485_combout\ & ((\DATAMEMORY|memory[3][3]~1987_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~1987_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[29][2]~485_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~1987_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~486_combout\);

\DATAMEMORY|memory~487\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~487_combout\ = (\DATAMEMORY|memory[29][2]~485_combout\ & ((\DATAMEMORY|memory~486_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~486_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[29][2]~485_combout\ 
-- & (((\DATAMEMORY|memory~486_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[29][2]~485_combout\,
	datac => \DATAMEMORY|memory~486_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~487_combout\);

\DATAMEMORY|memory[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~487_combout\,
	ena => \DATAMEMORY|memory[29][0]~488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[29][0]~q\);

\DATAMEMORY|Mux31~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~56_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux31~55_combout\ & ((\DATAMEMORY|memory[29][0]~q\))) # (!\DATAMEMORY|Mux31~55_combout\ & (\DATAMEMORY|memory[13][0]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux31~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[13][0]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux31~55_combout\,
	datad => \DATAMEMORY|memory[29][0]~q\,
	combout => \DATAMEMORY|Mux31~56_combout\);

\DATAMEMORY|memory~490\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~490_combout\ = (\DATAMEMORY|memory[33][0]~489_combout\ & (((\DATAMEMORY|memory[3][3]~420_combout\)))) # (!\DATAMEMORY|memory[33][0]~489_combout\ & ((\DATAMEMORY|memory[3][3]~420_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~420_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[33][0]~489_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~420_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~490_combout\);

\DATAMEMORY|memory~491\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~491_combout\ = (\DATAMEMORY|memory[33][0]~489_combout\ & ((\DATAMEMORY|memory~490_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~490_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[33][0]~489_combout\ 
-- & (((\DATAMEMORY|memory~490_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[33][0]~489_combout\,
	datac => \DATAMEMORY|memory~490_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~491_combout\);

\DATAMEMORY|memory[33][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~491_combout\,
	ena => \DATAMEMORY|memory[33][0]~492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[33][0]~q\);

\DATAMEMORY|memory~494\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~494_combout\ = (\DATAMEMORY|memory[17][4]~493_combout\ & (((\DATAMEMORY|memory[3][3]~376_combout\)))) # (!\DATAMEMORY|memory[17][4]~493_combout\ & ((\DATAMEMORY|memory[3][3]~376_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~376_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[17][4]~493_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~376_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~494_combout\);

\DATAMEMORY|memory~495\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~495_combout\ = (\DATAMEMORY|memory[17][4]~493_combout\ & ((\DATAMEMORY|memory~494_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~494_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[17][4]~493_combout\ 
-- & (((\DATAMEMORY|memory~494_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[17][4]~493_combout\,
	datac => \DATAMEMORY|memory~494_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~495_combout\);

\DATAMEMORY|memory[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~495_combout\,
	ena => \DATAMEMORY|memory[17][0]~496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[17][0]~q\);

\DATAMEMORY|Mux31~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~57_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|memory[33][0]~q\ & ((\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|memory[17][0]~q\) # (!\DATAMEMORY|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[33][0]~q\,
	datac => \DATAMEMORY|memory[17][0]~q\,
	datad => \DATAMEMORY|Mux26~1_combout\,
	combout => \DATAMEMORY|Mux31~57_combout\);

\DATAMEMORY|Mux31~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~58_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux31~57_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux31~57_combout\ & ((\DATAMEMORY|Mux31~56_combout\))) # (!\DATAMEMORY|Mux31~57_combout\ & 
-- (\DATAMEMORY|Mux31~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~54_combout\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux31~56_combout\,
	datad => \DATAMEMORY|Mux31~57_combout\,
	combout => \DATAMEMORY|Mux31~58_combout\);

\DATAMEMORY|Mux31~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~59_combout\ = (\REXMEM|output_result\(6) & (\DATAMEMORY|Mux31~53_combout\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux31~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~53_combout\,
	datab => \DATAMEMORY|Mux31~58_combout\,
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|Mux31~59_combout\);

\RMEMWB|output_rdData[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RMEMWB|output_rdData[8]~0_combout\ = (\REXMEM|output_result\(1) & ((\DATAMEMORY|Mux31~59_combout\))) # (!\REXMEM|output_result\(1) & (\DATAMEMORY|Mux31~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~48_combout\,
	datab => \DATAMEMORY|Mux31~59_combout\,
	datad => \REXMEM|output_result\(1),
	combout => \RMEMWB|output_rdData[8]~0_combout\);

\RMEMWB|output_rdData[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \RMEMWB|output_rdData[11]~22_combout\ = (\REXMEM|output_result\(5) & ((\REXMEM|output_result\(0)) # ((\REXMEM|output_result\(6) & !\REXMEM|output_result\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(5),
	datab => \REXMEM|output_result\(0),
	datac => \REXMEM|output_result\(6),
	datad => \REXMEM|output_result\(1),
	combout => \RMEMWB|output_rdData[11]~22_combout\);

\DATAMEMORY|memory~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~209_combout\ = (\DATAMEMORY|memory[48][7]~208_combout\ & (((\DATAMEMORY|memory[48][7]~172_combout\)))) # (!\DATAMEMORY|memory[48][7]~208_combout\ & ((\DATAMEMORY|memory[48][7]~172_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[48][7]~172_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[48][7]~208_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[48][7]~172_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~209_combout\);

\DATAMEMORY|memory~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~210_combout\ = (\DATAMEMORY|memory[48][7]~208_combout\ & ((\DATAMEMORY|memory~209_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~209_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[48][7]~208_combout\ 
-- & (((\DATAMEMORY|memory~209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[48][7]~208_combout\,
	datac => \DATAMEMORY|memory~209_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~210_combout\);

\DATAMEMORY|memory[48][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~210_combout\,
	ena => \DATAMEMORY|memory[48][0]~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[48][0]~q\);

\DATAMEMORY|memory~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~213_combout\ = (\DATAMEMORY|memory[56][7]~212_combout\ & (((\DATAMEMORY|memory[56][7]~180_combout\)))) # (!\DATAMEMORY|memory[56][7]~212_combout\ & ((\DATAMEMORY|memory[56][7]~180_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[56][7]~180_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[56][7]~212_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[56][7]~180_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~213_combout\);

\DATAMEMORY|memory~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~214_combout\ = (\DATAMEMORY|memory[56][7]~212_combout\ & ((\DATAMEMORY|memory~213_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~213_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[56][7]~212_combout\ 
-- & (((\DATAMEMORY|memory~213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[56][7]~212_combout\,
	datac => \DATAMEMORY|memory~213_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~214_combout\);

\DATAMEMORY|memory[56][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~214_combout\,
	ena => \DATAMEMORY|memory[56][0]~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[56][0]~q\);

\DATAMEMORY|memory~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~217_combout\ = (\DATAMEMORY|memory[40][5]~216_combout\ & (((\DATAMEMORY|memory[40][5]~186_combout\)))) # (!\DATAMEMORY|memory[40][5]~216_combout\ & ((\DATAMEMORY|memory[40][5]~186_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[40][5]~186_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[40][5]~216_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[40][5]~186_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~217_combout\);

\DATAMEMORY|memory~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~218_combout\ = (\DATAMEMORY|memory[40][5]~216_combout\ & ((\DATAMEMORY|memory~217_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~217_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[40][5]~216_combout\ 
-- & (((\DATAMEMORY|memory~217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[40][5]~216_combout\,
	datac => \DATAMEMORY|memory~217_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~218_combout\);

\DATAMEMORY|memory[40][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~218_combout\,
	ena => \DATAMEMORY|memory[40][0]~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[40][0]~q\);

\DATAMEMORY|Mux31~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~21_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[56][0]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[40][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[56][0]~q\,
	datab => \DATAMEMORY|memory[40][0]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux31~21_combout\);

\DATAMEMORY|memory~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~221_combout\ = (\DATAMEMORY|memory[44][1]~220_combout\ & (((\DATAMEMORY|memory[44][1]~155_combout\)))) # (!\DATAMEMORY|memory[44][1]~220_combout\ & ((\DATAMEMORY|memory[44][1]~155_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[44][1]~155_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[44][1]~220_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[44][1]~155_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~221_combout\);

\DATAMEMORY|memory~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~222_combout\ = (\DATAMEMORY|memory[44][1]~220_combout\ & ((\DATAMEMORY|memory~221_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~221_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[44][1]~220_combout\ 
-- & (((\DATAMEMORY|memory~221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[44][1]~220_combout\,
	datac => \DATAMEMORY|memory~221_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~222_combout\);

\DATAMEMORY|memory[44][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~222_combout\,
	ena => \DATAMEMORY|memory[44][0]~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[44][0]~q\);

\DATAMEMORY|memory~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~225_combout\ = (\DATAMEMORY|memory[52][7]~224_combout\ & (((\DATAMEMORY|memory[52][7]~164_combout\)))) # (!\DATAMEMORY|memory[52][7]~224_combout\ & ((\DATAMEMORY|memory[52][7]~164_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[52][7]~164_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[52][7]~224_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[52][7]~164_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~225_combout\);

\DATAMEMORY|memory~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~226_combout\ = (\DATAMEMORY|memory[52][7]~224_combout\ & ((\DATAMEMORY|memory~225_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~225_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[52][7]~224_combout\ 
-- & (((\DATAMEMORY|memory~225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[52][7]~224_combout\,
	datac => \DATAMEMORY|memory~225_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~226_combout\);

\DATAMEMORY|memory[52][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~226_combout\,
	ena => \DATAMEMORY|memory[52][0]~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[52][0]~q\);

\DATAMEMORY|memory~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~230_combout\ = (\DATAMEMORY|memory[36][1]~229_combout\ & (((\DATAMEMORY|memory[34][6]~228_combout\)))) # (!\DATAMEMORY|memory[36][1]~229_combout\ & ((\DATAMEMORY|memory[34][6]~228_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[34][6]~228_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[36][1]~229_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[34][6]~228_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~230_combout\);

\DATAMEMORY|memory~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~231_combout\ = (\DATAMEMORY|memory[36][1]~229_combout\ & ((\DATAMEMORY|memory~230_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~230_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[36][1]~229_combout\ 
-- & (((\DATAMEMORY|memory~230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[36][1]~229_combout\,
	datac => \DATAMEMORY|memory~230_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~231_combout\);

\DATAMEMORY|memory[36][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~231_combout\,
	ena => \DATAMEMORY|memory[36][0]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[36][0]~q\);

\DATAMEMORY|Mux31~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~22_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[52][0]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[36][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[52][0]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[36][0]~q\,
	combout => \DATAMEMORY|Mux31~22_combout\);

\DATAMEMORY|memory~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~234_combout\ = (\DATAMEMORY|memory[60][7]~233_combout\ & (((\DATAMEMORY|memory[60][7]~149_combout\)))) # (!\DATAMEMORY|memory[60][7]~233_combout\ & ((\DATAMEMORY|memory[60][7]~149_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[60][7]~149_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[60][7]~233_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[60][7]~149_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~234_combout\);

\DATAMEMORY|memory~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~235_combout\ = (\DATAMEMORY|memory[60][7]~233_combout\ & ((\DATAMEMORY|memory~234_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~234_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[60][7]~233_combout\ 
-- & (((\DATAMEMORY|memory~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[60][7]~233_combout\,
	datac => \DATAMEMORY|memory~234_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~235_combout\);

\DATAMEMORY|memory[60][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~235_combout\,
	ena => \DATAMEMORY|memory[60][0]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[60][0]~q\);

\DATAMEMORY|Mux31~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~23_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux31~22_combout\ & ((\DATAMEMORY|memory[60][0]~q\))) # (!\DATAMEMORY|Mux31~22_combout\ & (\DATAMEMORY|memory[44][0]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux31~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[44][0]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux31~22_combout\,
	datad => \DATAMEMORY|memory[60][0]~q\,
	combout => \DATAMEMORY|Mux31~23_combout\);

\DATAMEMORY|Mux31~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~24_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux31~21_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux31~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux31~21_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux31~23_combout\,
	combout => \DATAMEMORY|Mux31~24_combout\);

\DATAMEMORY|memory~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~238_combout\ = (\DATAMEMORY|memory[64][4]~237_combout\ & (((\DATAMEMORY|memory[64][4]~192_combout\)))) # (!\DATAMEMORY|memory[64][4]~237_combout\ & ((\DATAMEMORY|memory[64][4]~192_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[64][4]~192_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[64][4]~237_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[64][4]~192_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~238_combout\);

\DATAMEMORY|memory~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~239_combout\ = (\DATAMEMORY|memory[64][4]~237_combout\ & ((\DATAMEMORY|memory~238_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~238_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[64][4]~237_combout\ 
-- & (((\DATAMEMORY|memory~238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[64][4]~237_combout\,
	datac => \DATAMEMORY|memory~238_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~239_combout\);

\DATAMEMORY|memory[64][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~239_combout\,
	ena => \DATAMEMORY|memory[64][0]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[64][0]~q\);

\DATAMEMORY|Mux31~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~25_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux31~24_combout\ & ((\DATAMEMORY|memory[64][0]~q\))) # (!\DATAMEMORY|Mux31~24_combout\ & (\DATAMEMORY|memory[48][0]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux31~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[48][0]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux31~24_combout\,
	datad => \DATAMEMORY|memory[64][0]~q\,
	combout => \DATAMEMORY|Mux31~25_combout\);

\RMEMWB|output_rdData[11]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \RMEMWB|output_rdData[11]~24_combout\ = (\REXMEM|output_result\(1) & ((\REXMEM|output_result\(2)) # (!\REXMEM|output_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datab => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(6),
	combout => \RMEMWB|output_rdData[11]~24_combout\);

\DATAMEMORY|memory~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~202_combout\ = (\DATAMEMORY|memory[100][5]~201_combout\ & (((\DATAMEMORY|memory[98][7]~200_combout\)))) # (!\DATAMEMORY|memory[100][5]~201_combout\ & ((\DATAMEMORY|memory[98][7]~200_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[98][7]~200_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][5]~201_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[98][7]~200_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~202_combout\);

\DATAMEMORY|memory~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~203_combout\ = (\DATAMEMORY|memory[100][5]~201_combout\ & ((\DATAMEMORY|memory~202_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~202_combout\ & (\REXMEM|output_wrData\(16))))) # 
-- (!\DATAMEMORY|memory[100][5]~201_combout\ & (((\DATAMEMORY|memory~202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[100][5]~201_combout\,
	datac => \DATAMEMORY|memory~202_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~203_combout\);

\DATAMEMORY|memory[100][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~203_combout\,
	ena => \DATAMEMORY|memory[100][0]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[100][0]~q\);

\RMEMWB|output_rdData[0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \RMEMWB|output_rdData[0]~25_combout\ = (\REXMEM|output_result\(1) & \REXMEM|output_result\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datab => \REXMEM|output_result\(6),
	combout => \RMEMWB|output_rdData[0]~25_combout\);

\DATAMEMORY|memory~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~146_combout\ = (\DATAMEMORY|memory[58][7]~145_combout\ & (((\DATAMEMORY|memory[56][7]~144_combout\)))) # (!\DATAMEMORY|memory[58][7]~145_combout\ & ((\DATAMEMORY|memory[56][7]~144_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[56][7]~144_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[58][7]~145_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[56][7]~144_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~146_combout\);

\DATAMEMORY|memory~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~147_combout\ = (\DATAMEMORY|memory[58][7]~145_combout\ & ((\DATAMEMORY|memory~146_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~146_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[58][7]~145_combout\ 
-- & (((\DATAMEMORY|memory~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[58][7]~145_combout\,
	datac => \DATAMEMORY|memory~146_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~147_combout\);

\DATAMEMORY|memory[58][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~147_combout\,
	ena => \DATAMEMORY|memory[58][0]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[58][0]~q\);

\DATAMEMORY|memory~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~153_combout\ = (\DATAMEMORY|memory[42][7]~152_combout\ & (((\DATAMEMORY|memory[40][5]~151_combout\)))) # (!\DATAMEMORY|memory[42][7]~152_combout\ & ((\DATAMEMORY|memory[40][5]~151_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[40][5]~151_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[42][7]~152_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[40][5]~151_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~153_combout\);

\DATAMEMORY|memory~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~154_combout\ = (\DATAMEMORY|memory[42][7]~152_combout\ & ((\DATAMEMORY|memory~153_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~153_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[42][7]~152_combout\ 
-- & (((\DATAMEMORY|memory~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[42][7]~152_combout\,
	datac => \DATAMEMORY|memory~153_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~154_combout\);

\DATAMEMORY|memory[42][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~154_combout\,
	ena => \DATAMEMORY|memory[42][0]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[42][0]~q\);

\DATAMEMORY|Mux31~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~16_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[58][0]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[42][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[58][0]~q\,
	datab => \DATAMEMORY|memory[42][0]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux31~16_combout\);

\DATAMEMORY|memory~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~162_combout\ = (\DATAMEMORY|memory[50][7]~161_combout\ & (((\DATAMEMORY|memory[48][7]~160_combout\)))) # (!\DATAMEMORY|memory[50][7]~161_combout\ & ((\DATAMEMORY|memory[48][7]~160_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[48][7]~160_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[50][7]~161_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[48][7]~160_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~162_combout\);

\DATAMEMORY|memory~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~163_combout\ = (\DATAMEMORY|memory[50][7]~161_combout\ & ((\DATAMEMORY|memory~162_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~162_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[50][7]~161_combout\ 
-- & (((\DATAMEMORY|memory~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[50][7]~161_combout\,
	datac => \DATAMEMORY|memory~162_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~163_combout\);

\DATAMEMORY|memory[50][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~163_combout\,
	ena => \DATAMEMORY|memory[50][0]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[50][0]~q\);

\DATAMEMORY|memory~558\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~558_combout\ = (\DATAMEMORY|memory[34][6]~557_combout\ & (((\DATAMEMORY|memory[32][0]~333_combout\)))) # (!\DATAMEMORY|memory[34][6]~557_combout\ & ((\DATAMEMORY|memory[32][0]~333_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[32][0]~333_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[34][6]~557_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[32][0]~333_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~558_combout\);

\DATAMEMORY|memory~559\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~559_combout\ = (\DATAMEMORY|memory[34][6]~557_combout\ & ((\DATAMEMORY|memory~558_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~558_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[34][6]~557_combout\ 
-- & (((\DATAMEMORY|memory~558_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[34][6]~557_combout\,
	datac => \DATAMEMORY|memory~558_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~559_combout\);

\DATAMEMORY|memory[34][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~559_combout\,
	ena => \DATAMEMORY|memory[34][0]~560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[34][0]~q\);

\DATAMEMORY|Mux31~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~79_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[50][0]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[34][0]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ 
-- & (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[50][0]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[34][0]~q\,
	combout => \DATAMEMORY|Mux31~79_combout\);

\DATAMEMORY|memory~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~169_combout\ = (\DATAMEMORY|memory[46][1]~168_combout\ & (((\DATAMEMORY|memory[44][1]~167_combout\)))) # (!\DATAMEMORY|memory[46][1]~168_combout\ & ((\DATAMEMORY|memory[44][1]~167_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[44][1]~167_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[46][1]~168_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[44][1]~167_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~169_combout\);

\DATAMEMORY|memory~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~170_combout\ = (\DATAMEMORY|memory[46][1]~168_combout\ & ((\DATAMEMORY|memory~169_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~169_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[46][1]~168_combout\ 
-- & (((\DATAMEMORY|memory~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[46][1]~168_combout\,
	datac => \DATAMEMORY|memory~169_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~170_combout\);

\DATAMEMORY|memory[46][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~170_combout\,
	ena => \DATAMEMORY|memory[46][0]~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[46][0]~q\);

\DATAMEMORY|memory~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~177_combout\ = (\DATAMEMORY|memory[54][7]~176_combout\ & (((\DATAMEMORY|memory[52][7]~175_combout\)))) # (!\DATAMEMORY|memory[54][7]~176_combout\ & ((\DATAMEMORY|memory[52][7]~175_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[52][7]~175_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[54][7]~176_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[52][7]~175_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~177_combout\);

\DATAMEMORY|memory~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~178_combout\ = (\DATAMEMORY|memory[54][7]~176_combout\ & ((\DATAMEMORY|memory~177_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~177_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[54][7]~176_combout\ 
-- & (((\DATAMEMORY|memory~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[54][7]~176_combout\,
	datac => \DATAMEMORY|memory~177_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~178_combout\);

\DATAMEMORY|memory[54][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~178_combout\,
	ena => \DATAMEMORY|memory[54][0]~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[54][0]~q\);

\DATAMEMORY|memory~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~184_combout\ = (\DATAMEMORY|memory[38][5]~183_combout\ & (((\DATAMEMORY|memory[36][1]~182_combout\)))) # (!\DATAMEMORY|memory[38][5]~183_combout\ & ((\DATAMEMORY|memory[36][1]~182_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[36][1]~182_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[38][5]~183_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[36][1]~182_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~184_combout\);

\DATAMEMORY|memory~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~185_combout\ = (\DATAMEMORY|memory[38][5]~183_combout\ & ((\DATAMEMORY|memory~184_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~184_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[38][5]~183_combout\ 
-- & (((\DATAMEMORY|memory~184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[38][5]~183_combout\,
	datac => \DATAMEMORY|memory~184_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~185_combout\);

\DATAMEMORY|memory[38][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~185_combout\,
	ena => \DATAMEMORY|memory[38][0]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[38][0]~q\);

\DATAMEMORY|Mux31~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~17_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[54][0]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[38][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[54][0]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[38][0]~q\,
	combout => \DATAMEMORY|Mux31~17_combout\);

\DATAMEMORY|memory~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~190_combout\ = (\DATAMEMORY|memory[62][6]~189_combout\ & (((\DATAMEMORY|memory[60][7]~188_combout\)))) # (!\DATAMEMORY|memory[62][6]~189_combout\ & ((\DATAMEMORY|memory[60][7]~188_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[60][7]~188_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[62][6]~189_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[60][7]~188_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~190_combout\);

\DATAMEMORY|memory~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~191_combout\ = (\DATAMEMORY|memory[62][6]~189_combout\ & ((\DATAMEMORY|memory~190_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~190_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[62][6]~189_combout\ 
-- & (((\DATAMEMORY|memory~190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[62][6]~189_combout\,
	datac => \DATAMEMORY|memory~190_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~191_combout\);

\DATAMEMORY|memory[62][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~191_combout\,
	ena => \DATAMEMORY|memory[62][0]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[62][0]~q\);

\DATAMEMORY|Mux31~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~18_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux31~17_combout\ & ((\DATAMEMORY|memory[62][0]~q\))) # (!\DATAMEMORY|Mux31~17_combout\ & (\DATAMEMORY|memory[46][0]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux31~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[46][0]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux31~17_combout\,
	datad => \DATAMEMORY|memory[62][0]~q\,
	combout => \DATAMEMORY|Mux31~18_combout\);

\DATAMEMORY|Mux31~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~80_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux31~79_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~79_combout\ & ((\DATAMEMORY|Mux31~18_combout\))) # 
-- (!\DATAMEMORY|Mux31~79_combout\ & (\DATAMEMORY|Mux31~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~16_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux31~79_combout\,
	datad => \DATAMEMORY|Mux31~18_combout\,
	combout => \DATAMEMORY|Mux31~80_combout\);

\DATAMEMORY|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux23~0_combout\ = (\RMEMWB|output_rdData[11]~24_combout\ & (((\RMEMWB|output_rdData[0]~25_combout\)))) # (!\RMEMWB|output_rdData[11]~24_combout\ & ((\RMEMWB|output_rdData[0]~25_combout\ & (\DATAMEMORY|memory[100][0]~q\)) # 
-- (!\RMEMWB|output_rdData[0]~25_combout\ & ((\DATAMEMORY|Mux31~80_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[11]~24_combout\,
	datab => \DATAMEMORY|memory[100][0]~q\,
	datac => \RMEMWB|output_rdData[0]~25_combout\,
	datad => \DATAMEMORY|Mux31~80_combout\,
	combout => \DATAMEMORY|Mux23~0_combout\);

\DATAMEMORY|memory~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~243_combout\ = (\DATAMEMORY|memory[0][1]~242_combout\ & (((\DATAMEMORY|memory[0][1]~241_combout\)))) # (!\DATAMEMORY|memory[0][1]~242_combout\ & ((\DATAMEMORY|memory[0][1]~241_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[0][1]~241_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[0][1]~242_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[0][1]~241_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~243_combout\);

\DATAMEMORY|memory~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~244_combout\ = (\DATAMEMORY|memory[0][1]~242_combout\ & ((\DATAMEMORY|memory~243_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~243_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[0][1]~242_combout\ & 
-- (((\DATAMEMORY|memory~243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[0][1]~242_combout\,
	datac => \DATAMEMORY|memory~243_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~244_combout\);

\DATAMEMORY|memory[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~244_combout\,
	ena => \DATAMEMORY|memory[0][0]~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[0][0]~q\);

\DATAMEMORY|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux23~1_combout\ = (\RMEMWB|output_rdData[11]~24_combout\ & ((\DATAMEMORY|Mux23~0_combout\ & ((\DATAMEMORY|memory[0][0]~q\))) # (!\DATAMEMORY|Mux23~0_combout\ & (\DATAMEMORY|Mux31~25_combout\)))) # (!\RMEMWB|output_rdData[11]~24_combout\ & 
-- (((\DATAMEMORY|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~25_combout\,
	datab => \RMEMWB|output_rdData[11]~24_combout\,
	datac => \DATAMEMORY|Mux23~0_combout\,
	datad => \DATAMEMORY|memory[0][0]~q\,
	combout => \DATAMEMORY|Mux23~1_combout\);

\DATAMEMORY|Mux23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux23~2_combout\ = (\RMEMWB|output_rdData[11]~22_combout\ & (((\RMEMWB|output_rdData[11]~23_combout\)))) # (!\RMEMWB|output_rdData[11]~22_combout\ & ((\RMEMWB|output_rdData[11]~23_combout\ & (\RMEMWB|output_rdData[16]~8_combout\)) # 
-- (!\RMEMWB|output_rdData[11]~23_combout\ & ((\DATAMEMORY|Mux23~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[11]~22_combout\,
	datab => \RMEMWB|output_rdData[16]~8_combout\,
	datac => \RMEMWB|output_rdData[11]~23_combout\,
	datad => \DATAMEMORY|Mux23~1_combout\,
	combout => \DATAMEMORY|Mux23~2_combout\);

\DATAMEMORY|memory~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~42_combout\ = (\DATAMEMORY|memory[57][7]~41_combout\ & (((\DATAMEMORY|memory[3][3]~40_combout\)))) # (!\DATAMEMORY|memory[57][7]~41_combout\ & ((\DATAMEMORY|memory[3][3]~40_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~40_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[57][7]~41_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~40_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~42_combout\);

\DATAMEMORY|memory~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~43_combout\ = (\DATAMEMORY|memory[57][7]~41_combout\ & ((\DATAMEMORY|memory~42_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~42_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[57][7]~41_combout\ & 
-- (((\DATAMEMORY|memory~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[57][7]~41_combout\,
	datac => \DATAMEMORY|memory~42_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~43_combout\);

\DATAMEMORY|memory[57][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~43_combout\,
	ena => \DATAMEMORY|memory[57][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[57][0]~q\);

\DATAMEMORY|memory~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~50_combout\ = (\DATAMEMORY|memory[41][2]~49_combout\ & (((\DATAMEMORY|memory[3][3]~48_combout\)))) # (!\DATAMEMORY|memory[41][2]~49_combout\ & ((\DATAMEMORY|memory[3][3]~48_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~48_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[41][2]~49_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~48_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~50_combout\);

\DATAMEMORY|memory~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~51_combout\ = (\DATAMEMORY|memory[41][2]~49_combout\ & ((\DATAMEMORY|memory~50_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~50_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[41][2]~49_combout\ & 
-- (((\DATAMEMORY|memory~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[41][2]~49_combout\,
	datac => \DATAMEMORY|memory~50_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~51_combout\);

\DATAMEMORY|memory[41][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~51_combout\,
	ena => \DATAMEMORY|memory[41][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[41][0]~q\);

\DATAMEMORY|Mux31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~4_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[57][0]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[41][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[57][0]~q\,
	datab => \DATAMEMORY|memory[41][0]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux31~4_combout\);

\DATAMEMORY|memory[49][7]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[49][7]~56_combout\ = (\DATAMEMORY|memory[3][3]~55_combout\ & (\DATAMEMORY|Decoder0~179_combout\)) # (!\DATAMEMORY|memory[3][3]~55_combout\ & ((\DATAMEMORY|Decoder0~127_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~179_combout\,
	datab => \DATAMEMORY|Decoder0~127_combout\,
	datad => \DATAMEMORY|memory[3][3]~55_combout\,
	combout => \DATAMEMORY|memory[49][7]~56_combout\);

\DATAMEMORY|memory~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~57_combout\ = (\DATAMEMORY|memory[49][7]~56_combout\ & (((\DATAMEMORY|memory[3][3]~55_combout\)))) # (!\DATAMEMORY|memory[49][7]~56_combout\ & ((\DATAMEMORY|memory[3][3]~55_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~55_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[49][7]~56_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~55_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~57_combout\);

\DATAMEMORY|memory~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~58_combout\ = (\DATAMEMORY|memory[49][7]~56_combout\ & ((\DATAMEMORY|memory~57_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~57_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[49][7]~56_combout\ & 
-- (((\DATAMEMORY|memory~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[49][7]~56_combout\,
	datac => \DATAMEMORY|memory~57_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~58_combout\);

\DATAMEMORY|memory[49][0]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[49][0]~60_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~179_combout\) # ((\DATAMEMORY|Decoder0~180_combout\) # (\DATAMEMORY|memory[3][3]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~179_combout\,
	datac => \DATAMEMORY|Decoder0~180_combout\,
	datad => \DATAMEMORY|memory[3][3]~59_combout\,
	combout => \DATAMEMORY|memory[49][0]~60_combout\);

\DATAMEMORY|memory[49][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~58_combout\,
	ena => \DATAMEMORY|memory[49][0]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[49][0]~q\);

\DATAMEMORY|memory~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~62_combout\ = (\DATAMEMORY|memory[45][4]~61_combout\ & (((\DATAMEMORY|memory[3][3]~1975_combout\)))) # (!\DATAMEMORY|memory[45][4]~61_combout\ & ((\DATAMEMORY|memory[3][3]~1975_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~1975_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[45][4]~61_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~1975_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~62_combout\);

\DATAMEMORY|memory~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~63_combout\ = (\DATAMEMORY|memory[45][4]~61_combout\ & ((\DATAMEMORY|memory~62_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~62_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[45][4]~61_combout\ & 
-- (((\DATAMEMORY|memory~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[45][4]~61_combout\,
	datac => \DATAMEMORY|memory~62_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~63_combout\);

\DATAMEMORY|memory[45][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~63_combout\,
	ena => \DATAMEMORY|memory[45][0]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[45][0]~q\);

\DATAMEMORY|memory~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~67_combout\ = (\DATAMEMORY|memory[53][7]~66_combout\ & (((\DATAMEMORY|memory[3][3]~1976_combout\)))) # (!\DATAMEMORY|memory[53][7]~66_combout\ & ((\DATAMEMORY|memory[3][3]~1976_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~1976_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[53][7]~66_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~1976_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~67_combout\);

\DATAMEMORY|memory~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~68_combout\ = (\DATAMEMORY|memory[53][7]~66_combout\ & ((\DATAMEMORY|memory~67_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~67_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[53][7]~66_combout\ & 
-- (((\DATAMEMORY|memory~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[53][7]~66_combout\,
	datac => \DATAMEMORY|memory~67_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~68_combout\);

\DATAMEMORY|memory[53][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~68_combout\,
	ena => \DATAMEMORY|memory[53][0]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[53][0]~q\);

\DATAMEMORY|memory~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~72_combout\ = (\DATAMEMORY|memory[37][3]~71_combout\ & (((\DATAMEMORY|memory[3][3]~1977_combout\)))) # (!\DATAMEMORY|memory[37][3]~71_combout\ & ((\DATAMEMORY|memory[3][3]~1977_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~1977_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[37][3]~71_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~1977_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~72_combout\);

\DATAMEMORY|memory~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~73_combout\ = (\DATAMEMORY|memory[37][3]~71_combout\ & ((\DATAMEMORY|memory~72_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~72_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[37][3]~71_combout\ & 
-- (((\DATAMEMORY|memory~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[37][3]~71_combout\,
	datac => \DATAMEMORY|memory~72_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~73_combout\);

\DATAMEMORY|memory[37][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~73_combout\,
	ena => \DATAMEMORY|memory[37][0]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[37][0]~q\);

\DATAMEMORY|Mux31~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~5_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[53][0]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[37][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[53][0]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[37][0]~q\,
	combout => \DATAMEMORY|Mux31~5_combout\);

\DATAMEMORY|memory~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~77_combout\ = (\DATAMEMORY|memory[61][7]~76_combout\ & (((\DATAMEMORY|memory[3][3]~1978_combout\)))) # (!\DATAMEMORY|memory[61][7]~76_combout\ & ((\DATAMEMORY|memory[3][3]~1978_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~1978_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[61][7]~76_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~1978_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~77_combout\);

\DATAMEMORY|memory~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~78_combout\ = (\DATAMEMORY|memory[61][7]~76_combout\ & ((\DATAMEMORY|memory~77_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~77_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[61][7]~76_combout\ & 
-- (((\DATAMEMORY|memory~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[61][7]~76_combout\,
	datac => \DATAMEMORY|memory~77_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~78_combout\);

\DATAMEMORY|memory[61][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~78_combout\,
	ena => \DATAMEMORY|memory[61][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[61][0]~q\);

\DATAMEMORY|Mux31~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~6_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux31~5_combout\ & ((\DATAMEMORY|memory[61][0]~q\))) # (!\DATAMEMORY|Mux31~5_combout\ & (\DATAMEMORY|memory[45][0]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux31~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[45][0]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux31~5_combout\,
	datad => \DATAMEMORY|memory[61][0]~q\,
	combout => \DATAMEMORY|Mux31~6_combout\);

\DATAMEMORY|Mux31~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~7_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|Mux26~1_combout\ & (\DATAMEMORY|memory[49][0]~q\)) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- ((\DATAMEMORY|Mux31~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[49][0]~q\,
	datac => \DATAMEMORY|Mux26~1_combout\,
	datad => \DATAMEMORY|Mux31~6_combout\,
	combout => \DATAMEMORY|Mux31~7_combout\);

\DATAMEMORY|memory~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~83_combout\ = (\DATAMEMORY|memory[65][0]~82_combout\ & (((\DATAMEMORY|memory[3][3]~81_combout\)))) # (!\DATAMEMORY|memory[65][0]~82_combout\ & ((\DATAMEMORY|memory[3][3]~81_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~81_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[65][0]~82_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~81_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~83_combout\);

\DATAMEMORY|memory~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~84_combout\ = (\DATAMEMORY|memory[65][0]~82_combout\ & ((\DATAMEMORY|memory~83_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~83_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[65][0]~82_combout\ & 
-- (((\DATAMEMORY|memory~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[65][0]~82_combout\,
	datac => \DATAMEMORY|memory~83_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~84_combout\);

\DATAMEMORY|memory[65][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~84_combout\,
	ena => \DATAMEMORY|memory[65][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[65][0]~q\);

\DATAMEMORY|Mux31~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~8_combout\ = (\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|Mux31~7_combout\ & ((\DATAMEMORY|memory[65][0]~q\))) # (!\DATAMEMORY|Mux31~7_combout\ & (\DATAMEMORY|Mux31~4_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- (((\DATAMEMORY|Mux31~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~4_combout\,
	datab => \DATAMEMORY|Mux26~0_combout\,
	datac => \DATAMEMORY|Mux31~7_combout\,
	datad => \DATAMEMORY|memory[65][0]~q\,
	combout => \DATAMEMORY|Mux31~8_combout\);

\DATAMEMORY|memory~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~91_combout\ = (\DATAMEMORY|memory[99][3]~90_combout\ & (((\DATAMEMORY|memory[3][3]~89_combout\)))) # (!\DATAMEMORY|memory[99][3]~90_combout\ & ((\DATAMEMORY|memory[3][3]~89_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~89_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[99][3]~90_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~89_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~91_combout\);

\DATAMEMORY|memory~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~92_combout\ = (\DATAMEMORY|memory[99][3]~90_combout\ & ((\DATAMEMORY|memory~91_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~91_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[99][3]~90_combout\ & 
-- (((\DATAMEMORY|memory~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[99][3]~90_combout\,
	datac => \DATAMEMORY|memory~91_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~92_combout\);

\DATAMEMORY|memory[99][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~92_combout\,
	ena => \DATAMEMORY|memory[99][0]~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[99][0]~q\);

\DATAMEMORY|memory~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~94_combout\ = (\DATAMEMORY|memory[47][2]~93_combout\ & (((\DATAMEMORY|memory[3][3]~64_combout\)))) # (!\DATAMEMORY|memory[47][2]~93_combout\ & ((\DATAMEMORY|memory[3][3]~64_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~64_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[47][2]~93_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~64_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~94_combout\);

\DATAMEMORY|memory~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~95_combout\ = (\DATAMEMORY|memory[47][2]~93_combout\ & ((\DATAMEMORY|memory~94_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~94_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[47][2]~93_combout\ & 
-- (((\DATAMEMORY|memory~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[47][2]~93_combout\,
	datac => \DATAMEMORY|memory~94_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~95_combout\);

\DATAMEMORY|memory[47][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~95_combout\,
	ena => \DATAMEMORY|memory[47][0]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[47][0]~q\);

\DATAMEMORY|memory~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~98_combout\ = (\DATAMEMORY|memory[55][7]~97_combout\ & (((\DATAMEMORY|memory[3][3]~69_combout\)))) # (!\DATAMEMORY|memory[55][7]~97_combout\ & ((\DATAMEMORY|memory[3][3]~69_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~69_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[55][7]~97_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~69_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~98_combout\);

\DATAMEMORY|memory~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~99_combout\ = (\DATAMEMORY|memory[55][7]~97_combout\ & ((\DATAMEMORY|memory~98_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~98_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[55][7]~97_combout\ & 
-- (((\DATAMEMORY|memory~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[55][7]~97_combout\,
	datac => \DATAMEMORY|memory~98_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~99_combout\);

\DATAMEMORY|memory[55][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~99_combout\,
	ena => \DATAMEMORY|memory[55][0]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[55][0]~q\);

\DATAMEMORY|memory~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~102_combout\ = (\DATAMEMORY|memory[39][1]~101_combout\ & (((\DATAMEMORY|memory[3][3]~74_combout\)))) # (!\DATAMEMORY|memory[39][1]~101_combout\ & ((\DATAMEMORY|memory[3][3]~74_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~74_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[39][1]~101_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~74_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~102_combout\);

\DATAMEMORY|memory~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~103_combout\ = (\DATAMEMORY|memory[39][1]~101_combout\ & ((\DATAMEMORY|memory~102_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~102_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[39][1]~101_combout\ 
-- & (((\DATAMEMORY|memory~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[39][1]~101_combout\,
	datac => \DATAMEMORY|memory~102_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~103_combout\);

\DATAMEMORY|memory[39][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~103_combout\,
	ena => \DATAMEMORY|memory[39][0]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[39][0]~q\);

\DATAMEMORY|Mux31~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~9_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[55][0]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[39][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[55][0]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[39][0]~q\,
	combout => \DATAMEMORY|Mux31~9_combout\);

\DATAMEMORY|memory~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~106_combout\ = (\DATAMEMORY|memory[63][4]~105_combout\ & (((\DATAMEMORY|memory[3][3]~79_combout\)))) # (!\DATAMEMORY|memory[63][4]~105_combout\ & ((\DATAMEMORY|memory[3][3]~79_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~79_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[63][4]~105_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~79_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~106_combout\);

\DATAMEMORY|memory~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~107_combout\ = (\DATAMEMORY|memory[63][4]~105_combout\ & ((\DATAMEMORY|memory~106_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~106_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[63][4]~105_combout\ 
-- & (((\DATAMEMORY|memory~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[63][4]~105_combout\,
	datac => \DATAMEMORY|memory~106_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~107_combout\);

\DATAMEMORY|memory[63][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~107_combout\,
	ena => \DATAMEMORY|memory[63][0]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[63][0]~q\);

\DATAMEMORY|Mux31~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~10_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux31~9_combout\ & ((\DATAMEMORY|memory[63][0]~q\))) # (!\DATAMEMORY|Mux31~9_combout\ & (\DATAMEMORY|memory[47][0]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[47][0]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux31~9_combout\,
	datad => \DATAMEMORY|memory[63][0]~q\,
	combout => \DATAMEMORY|Mux31~10_combout\);

\DATAMEMORY|memory~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~110_combout\ = (\DATAMEMORY|memory[43][6]~109_combout\ & (((\DATAMEMORY|memory[3][3]~53_combout\)))) # (!\DATAMEMORY|memory[43][6]~109_combout\ & ((\DATAMEMORY|memory[3][3]~53_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~53_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[43][6]~109_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~53_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~110_combout\);

\DATAMEMORY|memory~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~111_combout\ = (\DATAMEMORY|memory[43][6]~109_combout\ & ((\DATAMEMORY|memory~110_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~110_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[43][6]~109_combout\ 
-- & (((\DATAMEMORY|memory~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[43][6]~109_combout\,
	datac => \DATAMEMORY|memory~110_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~111_combout\);

\DATAMEMORY|memory[43][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~111_combout\,
	ena => \DATAMEMORY|memory[43][0]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[43][0]~q\);

\DATAMEMORY|memory~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~114_combout\ = (\DATAMEMORY|memory[51][7]~113_combout\ & (((\DATAMEMORY|memory[3][3]~59_combout\)))) # (!\DATAMEMORY|memory[51][7]~113_combout\ & ((\DATAMEMORY|memory[3][3]~59_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~59_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[51][7]~113_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~59_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~114_combout\);

\DATAMEMORY|memory~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~115_combout\ = (\DATAMEMORY|memory[51][7]~113_combout\ & ((\DATAMEMORY|memory~114_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~114_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[51][7]~113_combout\ 
-- & (((\DATAMEMORY|memory~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[51][7]~113_combout\,
	datac => \DATAMEMORY|memory~114_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~115_combout\);

\DATAMEMORY|memory[51][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~115_combout\,
	ena => \DATAMEMORY|memory[51][0]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[51][0]~q\);

\DATAMEMORY|memory~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~119_combout\ = (\DATAMEMORY|memory[35][1]~118_combout\ & (((\DATAMEMORY|memory[3][3]~117_combout\)))) # (!\DATAMEMORY|memory[35][1]~118_combout\ & ((\DATAMEMORY|memory[3][3]~117_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~117_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[35][1]~118_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~117_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~119_combout\);

\DATAMEMORY|memory~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~120_combout\ = (\DATAMEMORY|memory[35][1]~118_combout\ & ((\DATAMEMORY|memory~119_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~119_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[35][1]~118_combout\ 
-- & (((\DATAMEMORY|memory~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[35][1]~118_combout\,
	datac => \DATAMEMORY|memory~119_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~120_combout\);

\DATAMEMORY|memory[35][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~120_combout\,
	ena => \DATAMEMORY|memory[35][0]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[35][0]~q\);

\DATAMEMORY|Mux31~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~11_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[51][0]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[35][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[51][0]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[35][0]~q\,
	combout => \DATAMEMORY|Mux31~11_combout\);

\DATAMEMORY|memory~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~123_combout\ = (\DATAMEMORY|memory[59][7]~122_combout\ & (((\DATAMEMORY|memory[3][3]~45_combout\)))) # (!\DATAMEMORY|memory[59][7]~122_combout\ & ((\DATAMEMORY|memory[3][3]~45_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~45_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[59][7]~122_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~45_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~123_combout\);

\DATAMEMORY|memory~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~124_combout\ = (\DATAMEMORY|memory[59][7]~122_combout\ & ((\DATAMEMORY|memory~123_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~123_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[59][7]~122_combout\ 
-- & (((\DATAMEMORY|memory~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[59][7]~122_combout\,
	datac => \DATAMEMORY|memory~123_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~124_combout\);

\DATAMEMORY|memory[59][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~124_combout\,
	ena => \DATAMEMORY|memory[59][0]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[59][0]~q\);

\DATAMEMORY|Mux31~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~12_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux31~11_combout\ & ((\DATAMEMORY|memory[59][0]~q\))) # (!\DATAMEMORY|Mux31~11_combout\ & (\DATAMEMORY|memory[43][0]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux31~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[43][0]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux31~11_combout\,
	datad => \DATAMEMORY|memory[59][0]~q\,
	combout => \DATAMEMORY|Mux31~12_combout\);

\DATAMEMORY|Mux31~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~13_combout\ = (\REXMEM|output_result\(2) & (\DATAMEMORY|Mux31~10_combout\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|Mux31~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~10_combout\,
	datab => \DATAMEMORY|Mux31~12_combout\,
	datad => \REXMEM|output_result\(2),
	combout => \DATAMEMORY|Mux31~13_combout\);

\DATAMEMORY|Mux31~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~14_combout\ = (\REXMEM|output_result\(1) & (((\REXMEM|output_result\(6))))) # (!\REXMEM|output_result\(1) & ((\REXMEM|output_result\(6) & (\DATAMEMORY|memory[99][0]~q\)) # (!\REXMEM|output_result\(6) & 
-- ((\DATAMEMORY|Mux31~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datab => \DATAMEMORY|memory[99][0]~q\,
	datac => \REXMEM|output_result\(6),
	datad => \DATAMEMORY|Mux31~13_combout\,
	combout => \DATAMEMORY|Mux31~14_combout\);

\DATAMEMORY|memory~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~129_combout\ = (\DATAMEMORY|memory[1][1]~128_combout\ & (((\DATAMEMORY|memory[3][3]~127_combout\)))) # (!\DATAMEMORY|memory[1][1]~128_combout\ & ((\DATAMEMORY|memory[3][3]~127_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[3][3]~127_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[1][1]~128_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[3][3]~127_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~129_combout\);

\DATAMEMORY|memory~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~130_combout\ = (\DATAMEMORY|memory[1][1]~128_combout\ & ((\DATAMEMORY|memory~129_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~129_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[1][1]~128_combout\ & 
-- (((\DATAMEMORY|memory~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[1][1]~128_combout\,
	datac => \DATAMEMORY|memory~129_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~130_combout\);

\DATAMEMORY|memory[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~130_combout\,
	ena => \DATAMEMORY|memory[1][0]~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[1][0]~q\);

\DATAMEMORY|Mux31~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~15_combout\ = (\REXMEM|output_result\(1) & ((\DATAMEMORY|Mux31~14_combout\ & ((\DATAMEMORY|memory[1][0]~q\))) # (!\DATAMEMORY|Mux31~14_combout\ & (\DATAMEMORY|Mux31~8_combout\)))) # (!\REXMEM|output_result\(1) & 
-- (((\DATAMEMORY|Mux31~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~8_combout\,
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|Mux31~14_combout\,
	datad => \DATAMEMORY|memory[1][0]~q\,
	combout => \DATAMEMORY|Mux31~15_combout\);

\DATAMEMORY|Mux23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux23~3_combout\ = (\RMEMWB|output_rdData[11]~22_combout\ & ((\DATAMEMORY|Mux23~2_combout\ & ((\DATAMEMORY|Mux31~15_combout\))) # (!\DATAMEMORY|Mux23~2_combout\ & (\DATAMEMORY|memory[98][0]~q\)))) # (!\RMEMWB|output_rdData[11]~22_combout\ & 
-- (((\DATAMEMORY|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[98][0]~q\,
	datab => \RMEMWB|output_rdData[11]~22_combout\,
	datac => \DATAMEMORY|Mux23~2_combout\,
	datad => \DATAMEMORY|Mux31~15_combout\,
	combout => \DATAMEMORY|Mux23~3_combout\);

\RMEMWB|output_rdData[11]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \RMEMWB|output_rdData[11]~26_combout\ = (\REXMEM|output_result\(5)) # (!\REXMEM|output_result\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(0),
	datad => \REXMEM|output_result\(5),
	combout => \RMEMWB|output_rdData[11]~26_combout\);

\RMEMWB|output_rdData[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RMEMWB|output_rdData[8]~0_combout\,
	asdata => \DATAMEMORY|Mux23~3_combout\,
	sload => \RMEMWB|output_rdData[11]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_rdData\(8));

\MUXALU|Saida[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXALU|Saida[8]~6_combout\ = (\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(6))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_imed\(6),
	datab => \RIDEX|output_read2\(8),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \MUXALU|Saida[8]~6_combout\);

\regBd|reg1|reg|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[8]~8_combout\,
	ena => \regBd|Rin1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg1|reg|Q\(8));

\regBd|reg30|reg|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[8]~8_combout\,
	ena => \regBd|Rin1[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg30|reg|Q\(8));

\regBd|reg0|reg|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[8]~8_combout\,
	ena => \regBd|Rin1[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg0|reg|Q\(8));

\regBd|readData1[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[8]~16_combout\ = (\RIFIF|out_instr\(10) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(10) & ((\RIFIF|out_instr\(0) & (\regBd|reg30|reg|Q\(8))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(10),
	datab => \regBd|reg30|reg|Q\(8),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(8),
	combout => \regBd|readData1[8]~16_combout\);

\regBd|reg31|reg|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[8]~8_combout\,
	ena => \regBd|Rin1[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg31|reg|Q\(8));

\regBd|readData1[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[8]~17_combout\ = (\RIFIF|out_instr\(10) & ((\regBd|readData1[8]~16_combout\ & ((\regBd|reg31|reg|Q\(8)))) # (!\regBd|readData1[8]~16_combout\ & (\regBd|reg1|reg|Q\(8))))) # (!\RIFIF|out_instr\(10) & (((\regBd|readData1[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg1|reg|Q\(8),
	datab => \RIFIF|out_instr\(10),
	datac => \regBd|readData1[8]~16_combout\,
	datad => \regBd|reg31|reg|Q\(8),
	combout => \regBd|readData1[8]~17_combout\);

\RIDEX|output_read1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData1[8]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read1\(8));

\ALU|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~52_combout\ = (\ALU|Add0~26_combout\ & ((\MUXALU|Saida[8]~6_combout\) # ((\RIDEX|output_read1\(8))))) # (!\ALU|Add0~26_combout\ & (\MUXALU|Saida[8]~6_combout\ & (\RIDEX|output_read1\(8) & \ALU|Add0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~26_combout\,
	datab => \MUXALU|Saida[8]~6_combout\,
	datac => \RIDEX|output_read1\(8),
	datad => \ALU|Add0~27_combout\,
	combout => \ALU|Add0~52_combout\);

\ALU|Add0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~53_combout\ = \ULACONTROL|Mux4~0_combout\ $ (((\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_imed\(6)))) # (!\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_read2\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(4),
	datab => \RIDEX|output_read2\(8),
	datac => \RIDEX|output_imed\(6),
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~53_combout\);

\DATAMEMORY|memory~1971\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1971_combout\ = (\DATAMEMORY|memory[98][7]~525_combout\ & (((\DATAMEMORY|memory[96][7]~292_combout\)))) # (!\DATAMEMORY|memory[98][7]~525_combout\ & ((\DATAMEMORY|memory[96][7]~292_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[96][7]~292_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[98][7]~525_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[96][7]~292_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1971_combout\);

\REXMEM|output_wrData[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_read2\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_wrData\(7));

\DATAMEMORY|memory~1972\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1972_combout\ = (\DATAMEMORY|memory[98][7]~525_combout\ & ((\DATAMEMORY|memory~1971_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1971_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[98][7]~525_combout\ & (((\DATAMEMORY|memory~1971_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[98][7]~525_combout\,
	datac => \DATAMEMORY|memory~1971_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1972_combout\);

\DATAMEMORY|memory[98][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1972_combout\,
	ena => \DATAMEMORY|memory[98][0]~528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[98][7]~q\);

\DATAMEMORY|memory~1863\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1863_combout\ = (\DATAMEMORY|memory[88][7]~254_combout\ & (((\DATAMEMORY|memory[88][7]~253_combout\)))) # (!\DATAMEMORY|memory[88][7]~254_combout\ & ((\DATAMEMORY|memory[88][7]~253_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[88][7]~253_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[88][7]~254_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[88][7]~253_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1863_combout\);

\DATAMEMORY|memory~1864\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1864_combout\ = (\DATAMEMORY|memory[88][7]~254_combout\ & ((\DATAMEMORY|memory~1863_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1863_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[88][7]~254_combout\ & (((\DATAMEMORY|memory~1863_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[88][7]~254_combout\,
	datac => \DATAMEMORY|memory~1863_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1864_combout\);

\DATAMEMORY|memory[88][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1864_combout\,
	ena => \DATAMEMORY|memory[88][0]~258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[88][7]~q\);

\DATAMEMORY|memory~1865\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1865_combout\ = (\DATAMEMORY|memory[72][2]~260_combout\ & (((\DATAMEMORY|memory[72][2]~259_combout\)))) # (!\DATAMEMORY|memory[72][2]~260_combout\ & ((\DATAMEMORY|memory[72][2]~259_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[72][2]~259_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[72][2]~260_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[72][2]~259_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1865_combout\);

\DATAMEMORY|memory~1866\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1866_combout\ = (\DATAMEMORY|memory[72][2]~260_combout\ & ((\DATAMEMORY|memory~1865_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1865_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[72][2]~260_combout\ & (((\DATAMEMORY|memory~1865_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[72][2]~260_combout\,
	datac => \DATAMEMORY|memory~1865_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1866_combout\);

\DATAMEMORY|memory[72][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1866_combout\,
	ena => \DATAMEMORY|memory[72][0]~264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[72][7]~q\);

\DATAMEMORY|Mux24~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~29_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[88][7]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[72][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[88][7]~q\,
	datab => \DATAMEMORY|memory[72][7]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux24~29_combout\);

\DATAMEMORY|memory~1861\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1861_combout\ = (\DATAMEMORY|memory[80][6]~247_combout\ & (((\DATAMEMORY|memory[80][6]~246_combout\)))) # (!\DATAMEMORY|memory[80][6]~247_combout\ & ((\DATAMEMORY|memory[80][6]~246_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[80][6]~246_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[80][6]~247_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[80][6]~246_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1861_combout\);

\DATAMEMORY|memory~1862\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1862_combout\ = (\DATAMEMORY|memory[80][6]~247_combout\ & ((\DATAMEMORY|memory~1861_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1861_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[80][6]~247_combout\ & (((\DATAMEMORY|memory~1861_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[80][6]~247_combout\,
	datac => \DATAMEMORY|memory~1861_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1862_combout\);

\DATAMEMORY|memory[80][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1862_combout\,
	ena => \DATAMEMORY|memory[80][0]~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[80][7]~q\);

\DATAMEMORY|memory~1839\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1839_combout\ = (\DATAMEMORY|memory[64][4]~237_combout\ & (((\DATAMEMORY|memory[64][4]~192_combout\)))) # (!\DATAMEMORY|memory[64][4]~237_combout\ & ((\DATAMEMORY|memory[64][4]~192_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[64][4]~192_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[64][4]~237_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[64][4]~192_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1839_combout\);

\DATAMEMORY|memory~1840\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1840_combout\ = (\DATAMEMORY|memory[64][4]~237_combout\ & ((\DATAMEMORY|memory~1839_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1839_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[64][4]~237_combout\ & (((\DATAMEMORY|memory~1839_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[64][4]~237_combout\,
	datac => \DATAMEMORY|memory~1839_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1840_combout\);

\DATAMEMORY|memory[64][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1840_combout\,
	ena => \DATAMEMORY|memory[64][0]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[64][7]~q\);

\DATAMEMORY|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux0~0_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[80][7]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[64][7]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & 
-- (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[80][7]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[64][7]~q\,
	combout => \DATAMEMORY|Mux0~0_combout\);

\DATAMEMORY|memory~1867\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1867_combout\ = (\DATAMEMORY|memory[76][4]~266_combout\ & (((\DATAMEMORY|memory[76][4]~265_combout\)))) # (!\DATAMEMORY|memory[76][4]~266_combout\ & ((\DATAMEMORY|memory[76][4]~265_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[76][4]~265_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[76][4]~266_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[76][4]~265_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1867_combout\);

\DATAMEMORY|memory~1868\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1868_combout\ = (\DATAMEMORY|memory[76][4]~266_combout\ & ((\DATAMEMORY|memory~1867_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1867_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[76][4]~266_combout\ & (((\DATAMEMORY|memory~1867_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[76][4]~266_combout\,
	datac => \DATAMEMORY|memory~1867_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1868_combout\);

\DATAMEMORY|memory[76][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1868_combout\,
	ena => \DATAMEMORY|memory[76][0]~270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[76][7]~q\);

\DATAMEMORY|memory~1869\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1869_combout\ = (\DATAMEMORY|memory[84][0]~272_combout\ & (((\DATAMEMORY|memory[84][0]~271_combout\)))) # (!\DATAMEMORY|memory[84][0]~272_combout\ & ((\DATAMEMORY|memory[84][0]~271_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[84][0]~271_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[84][0]~272_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[84][0]~271_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1869_combout\);

\DATAMEMORY|memory~1870\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1870_combout\ = (\DATAMEMORY|memory[84][0]~272_combout\ & ((\DATAMEMORY|memory~1869_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1869_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[84][0]~272_combout\ & (((\DATAMEMORY|memory~1869_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[84][0]~272_combout\,
	datac => \DATAMEMORY|memory~1869_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1870_combout\);

\DATAMEMORY|memory[84][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1870_combout\,
	ena => \DATAMEMORY|memory[84][0]~276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[84][7]~q\);

\DATAMEMORY|memory~1871\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1871_combout\ = (\DATAMEMORY|memory[68][5]~277_combout\ & (((\DATAMEMORY|memory[68][5]~198_combout\)))) # (!\DATAMEMORY|memory[68][5]~277_combout\ & ((\DATAMEMORY|memory[68][5]~198_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[68][5]~198_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[68][5]~277_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[68][5]~198_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1871_combout\);

\DATAMEMORY|memory~1872\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1872_combout\ = (\DATAMEMORY|memory[68][5]~277_combout\ & ((\DATAMEMORY|memory~1871_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1871_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[68][5]~277_combout\ & (((\DATAMEMORY|memory~1871_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[68][5]~277_combout\,
	datac => \DATAMEMORY|memory~1871_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1872_combout\);

\DATAMEMORY|memory[68][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1872_combout\,
	ena => \DATAMEMORY|memory[68][0]~281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[68][7]~q\);

\DATAMEMORY|Mux24~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~30_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[84][7]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[68][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[84][7]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[68][7]~q\,
	combout => \DATAMEMORY|Mux24~30_combout\);

\DATAMEMORY|memory~1873\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1873_combout\ = (\DATAMEMORY|memory[92][5]~283_combout\ & (((\DATAMEMORY|memory[92][5]~282_combout\)))) # (!\DATAMEMORY|memory[92][5]~283_combout\ & ((\DATAMEMORY|memory[92][5]~282_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[92][5]~282_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[92][5]~283_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[92][5]~282_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1873_combout\);

\DATAMEMORY|memory~1874\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1874_combout\ = (\DATAMEMORY|memory[92][5]~283_combout\ & ((\DATAMEMORY|memory~1873_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1873_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[92][5]~283_combout\ & (((\DATAMEMORY|memory~1873_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[92][5]~283_combout\,
	datac => \DATAMEMORY|memory~1873_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1874_combout\);

\DATAMEMORY|memory[92][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1874_combout\,
	ena => \DATAMEMORY|memory[92][0]~287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[92][7]~q\);

\DATAMEMORY|Mux24~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~31_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux24~30_combout\ & ((\DATAMEMORY|memory[92][7]~q\))) # (!\DATAMEMORY|Mux24~30_combout\ & (\DATAMEMORY|memory[76][7]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux24~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[76][7]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux24~30_combout\,
	datad => \DATAMEMORY|memory[92][7]~q\,
	combout => \DATAMEMORY|Mux24~31_combout\);

\DATAMEMORY|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux0~1_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux0~0_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux0~0_combout\ & ((\DATAMEMORY|Mux24~31_combout\))) # (!\DATAMEMORY|Mux0~0_combout\ & 
-- (\DATAMEMORY|Mux24~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux24~29_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux0~0_combout\,
	datad => \DATAMEMORY|Mux24~31_combout\,
	combout => \DATAMEMORY|Mux0~1_combout\);

\DATAMEMORY|memory~1891\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1891_combout\ = (\DATAMEMORY|memory[16][4]~336_combout\ & (((\DATAMEMORY|memory[16][4]~335_combout\)))) # (!\DATAMEMORY|memory[16][4]~336_combout\ & ((\DATAMEMORY|memory[16][4]~335_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[16][4]~335_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[16][4]~336_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[16][4]~335_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1891_combout\);

\DATAMEMORY|memory~1892\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1892_combout\ = (\DATAMEMORY|memory[16][4]~336_combout\ & ((\DATAMEMORY|memory~1891_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1891_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[16][4]~336_combout\ & (((\DATAMEMORY|memory~1891_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[16][4]~336_combout\,
	datac => \DATAMEMORY|memory~1891_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1892_combout\);

\DATAMEMORY|memory[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1892_combout\,
	ena => \DATAMEMORY|memory[16][0]~340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[16][7]~q\);

\DATAMEMORY|memory~1877\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1877_combout\ = (\DATAMEMORY|memory[24][5]~295_combout\ & (((\DATAMEMORY|memory[24][5]~294_combout\)))) # (!\DATAMEMORY|memory[24][5]~295_combout\ & ((\DATAMEMORY|memory[24][5]~294_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[24][5]~294_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[24][5]~295_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[24][5]~294_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1877_combout\);

\DATAMEMORY|memory~1878\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1878_combout\ = (\DATAMEMORY|memory[24][5]~295_combout\ & ((\DATAMEMORY|memory~1877_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1877_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[24][5]~295_combout\ & (((\DATAMEMORY|memory~1877_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[24][5]~295_combout\,
	datac => \DATAMEMORY|memory~1877_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1878_combout\);

\DATAMEMORY|memory[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1878_combout\,
	ena => \DATAMEMORY|memory[24][0]~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[24][7]~q\);

\DATAMEMORY|memory~1879\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1879_combout\ = (\DATAMEMORY|memory[8][4]~301_combout\ & (((\DATAMEMORY|memory[8][4]~300_combout\)))) # (!\DATAMEMORY|memory[8][4]~301_combout\ & ((\DATAMEMORY|memory[8][4]~300_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[8][4]~300_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[8][4]~301_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[8][4]~300_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1879_combout\);

\DATAMEMORY|memory~1880\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1880_combout\ = (\DATAMEMORY|memory[8][4]~301_combout\ & ((\DATAMEMORY|memory~1879_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1879_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[8][4]~301_combout\ & (((\DATAMEMORY|memory~1879_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[8][4]~301_combout\,
	datac => \DATAMEMORY|memory~1879_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1880_combout\);

\DATAMEMORY|memory[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1880_combout\,
	ena => \DATAMEMORY|memory[8][0]~305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[8][7]~q\);

\DATAMEMORY|Mux24~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~34_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[24][7]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[8][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[24][7]~q\,
	datab => \DATAMEMORY|memory[8][7]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux24~34_combout\);

\DATAMEMORY|memory~1843\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1843_combout\ = (\DATAMEMORY|memory[0][1]~241_combout\ & (((\DATAMEMORY|memory[0][1]~242_combout\)))) # (!\DATAMEMORY|memory[0][1]~241_combout\ & ((\DATAMEMORY|memory[0][1]~242_combout\ & (\REXMEM|output_wrData\(23))) # 
-- (!\DATAMEMORY|memory[0][1]~242_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[0][1]~241_combout\,
	datab => \REXMEM|output_wrData\(23),
	datac => \DATAMEMORY|memory[0][1]~242_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1843_combout\);

\DATAMEMORY|memory~1844\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1844_combout\ = (\DATAMEMORY|memory[0][1]~241_combout\ & ((\DATAMEMORY|memory~1843_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1843_combout\ & (\REXMEM|output_wrData\(15))))) # 
-- (!\DATAMEMORY|memory[0][1]~241_combout\ & (((\DATAMEMORY|memory~1843_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(15),
	datab => \DATAMEMORY|memory[0][1]~241_combout\,
	datac => \DATAMEMORY|memory~1843_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1844_combout\);

\DATAMEMORY|memory[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1844_combout\,
	ena => \DATAMEMORY|memory[0][0]~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[0][7]~q\);

\DATAMEMORY|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux0~2_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[0][7]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux24~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux24~34_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[0][7]~q\,
	combout => \DATAMEMORY|Mux0~2_combout\);

\DATAMEMORY|memory~1881\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1881_combout\ = (\DATAMEMORY|memory[12][4]~307_combout\ & (((\DATAMEMORY|memory[12][4]~306_combout\)))) # (!\DATAMEMORY|memory[12][4]~307_combout\ & ((\DATAMEMORY|memory[12][4]~306_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[12][4]~306_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[12][4]~307_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[12][4]~306_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1881_combout\);

\DATAMEMORY|memory~1882\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1882_combout\ = (\DATAMEMORY|memory[12][4]~307_combout\ & ((\DATAMEMORY|memory~1881_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1881_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[12][4]~307_combout\ & (((\DATAMEMORY|memory~1881_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[12][4]~307_combout\,
	datac => \DATAMEMORY|memory~1881_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1882_combout\);

\DATAMEMORY|memory[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1882_combout\,
	ena => \DATAMEMORY|memory[12][0]~311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[12][7]~q\);

\DATAMEMORY|memory~1883\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1883_combout\ = (\DATAMEMORY|memory[20][4]~313_combout\ & (((\DATAMEMORY|memory[20][4]~312_combout\)))) # (!\DATAMEMORY|memory[20][4]~313_combout\ & ((\DATAMEMORY|memory[20][4]~312_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[20][4]~312_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[20][4]~313_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[20][4]~312_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1883_combout\);

\DATAMEMORY|memory~1884\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1884_combout\ = (\DATAMEMORY|memory[20][4]~313_combout\ & ((\DATAMEMORY|memory~1883_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1883_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[20][4]~313_combout\ & (((\DATAMEMORY|memory~1883_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[20][4]~313_combout\,
	datac => \DATAMEMORY|memory~1883_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1884_combout\);

\DATAMEMORY|memory[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1884_combout\,
	ena => \DATAMEMORY|memory[20][0]~317_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[20][7]~q\);

\DATAMEMORY|memory~1885\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1885_combout\ = (\DATAMEMORY|memory[4][6]~318_combout\ & (((\DATAMEMORY|memory[4][6]~141_combout\)))) # (!\DATAMEMORY|memory[4][6]~318_combout\ & ((\DATAMEMORY|memory[4][6]~141_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[4][6]~141_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[4][6]~318_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[4][6]~141_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1885_combout\);

\DATAMEMORY|memory~1886\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1886_combout\ = (\DATAMEMORY|memory[4][6]~318_combout\ & ((\DATAMEMORY|memory~1885_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1885_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[4][6]~318_combout\ & (((\DATAMEMORY|memory~1885_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[4][6]~318_combout\,
	datac => \DATAMEMORY|memory~1885_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1886_combout\);

\DATAMEMORY|memory[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1886_combout\,
	ena => \DATAMEMORY|memory[4][0]~322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[4][7]~q\);

\DATAMEMORY|Mux24~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~35_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[20][7]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[4][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[20][7]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[4][7]~q\,
	combout => \DATAMEMORY|Mux24~35_combout\);

\DATAMEMORY|memory~1887\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1887_combout\ = (\DATAMEMORY|memory[28][5]~324_combout\ & (((\DATAMEMORY|memory[28][5]~323_combout\)))) # (!\DATAMEMORY|memory[28][5]~324_combout\ & ((\DATAMEMORY|memory[28][5]~323_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[28][5]~323_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[28][5]~324_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[28][5]~323_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1887_combout\);

\DATAMEMORY|memory~1888\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1888_combout\ = (\DATAMEMORY|memory[28][5]~324_combout\ & ((\DATAMEMORY|memory~1887_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1887_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[28][5]~324_combout\ & (((\DATAMEMORY|memory~1887_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[28][5]~324_combout\,
	datac => \DATAMEMORY|memory~1887_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1888_combout\);

\DATAMEMORY|memory[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1888_combout\,
	ena => \DATAMEMORY|memory[28][0]~328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[28][7]~q\);

\DATAMEMORY|Mux24~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~36_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux24~35_combout\ & ((\DATAMEMORY|memory[28][7]~q\))) # (!\DATAMEMORY|Mux24~35_combout\ & (\DATAMEMORY|memory[12][7]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux24~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[12][7]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux24~35_combout\,
	datad => \DATAMEMORY|memory[28][7]~q\,
	combout => \DATAMEMORY|Mux24~36_combout\);

\DATAMEMORY|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux0~3_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux0~2_combout\ & ((\DATAMEMORY|Mux24~36_combout\))) # (!\DATAMEMORY|Mux0~2_combout\ & (\DATAMEMORY|memory[16][7]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[16][7]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux0~2_combout\,
	datad => \DATAMEMORY|Mux24~36_combout\,
	combout => \DATAMEMORY|Mux0~3_combout\);

\DATAMEMORY|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux0~4_combout\ = (\RMEMWB|output_rdData[28]~30_combout\ & (((!\RMEMWB|output_rdData[28]~29_combout\)))) # (!\RMEMWB|output_rdData[28]~30_combout\ & ((\RMEMWB|output_rdData[28]~29_combout\ & ((\DATAMEMORY|Mux0~3_combout\))) # 
-- (!\RMEMWB|output_rdData[28]~29_combout\ & (\DATAMEMORY|Mux24~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[28]~30_combout\,
	datab => \DATAMEMORY|Mux24~74_combout\,
	datac => \RMEMWB|output_rdData[28]~29_combout\,
	datad => \DATAMEMORY|Mux0~3_combout\,
	combout => \DATAMEMORY|Mux0~4_combout\);

\DATAMEMORY|memory~1925\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1925_combout\ = (\DATAMEMORY|memory[81][5]~433_combout\ & (((\DATAMEMORY|memory[3][3]~387_combout\)))) # (!\DATAMEMORY|memory[81][5]~433_combout\ & ((\DATAMEMORY|memory[3][3]~387_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~387_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[81][5]~433_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~387_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1925_combout\);

\DATAMEMORY|memory~1926\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1926_combout\ = (\DATAMEMORY|memory[81][5]~433_combout\ & ((\DATAMEMORY|memory~1925_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1925_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[81][5]~433_combout\ & (((\DATAMEMORY|memory~1925_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[81][5]~433_combout\,
	datac => \DATAMEMORY|memory~1925_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1926_combout\);

\DATAMEMORY|memory[81][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1926_combout\,
	ena => \DATAMEMORY|memory[81][0]~436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[81][7]~q\);

\DATAMEMORY|memory~1927\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1927_combout\ = (\DATAMEMORY|memory[89][7]~437_combout\ & (((\DATAMEMORY|memory[3][3]~363_combout\)))) # (!\DATAMEMORY|memory[89][7]~437_combout\ & ((\DATAMEMORY|memory[3][3]~363_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~363_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[89][7]~437_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~363_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1927_combout\);

\DATAMEMORY|memory~1928\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1928_combout\ = (\DATAMEMORY|memory[89][7]~437_combout\ & ((\DATAMEMORY|memory~1927_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1927_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[89][7]~437_combout\ & (((\DATAMEMORY|memory~1927_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[89][7]~437_combout\,
	datac => \DATAMEMORY|memory~1927_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1928_combout\);

\DATAMEMORY|memory[89][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1928_combout\,
	ena => \DATAMEMORY|memory[89][0]~440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[89][7]~q\);

\DATAMEMORY|memory~1929\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1929_combout\ = (\DATAMEMORY|memory[73][0]~441_combout\ & (((\DATAMEMORY|memory[3][3]~407_combout\)))) # (!\DATAMEMORY|memory[73][0]~441_combout\ & ((\DATAMEMORY|memory[3][3]~407_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~407_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[73][0]~441_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~407_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1929_combout\);

\DATAMEMORY|memory~1930\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1930_combout\ = (\DATAMEMORY|memory[73][0]~441_combout\ & ((\DATAMEMORY|memory~1929_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1929_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[73][0]~441_combout\ & (((\DATAMEMORY|memory~1929_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[73][0]~441_combout\,
	datac => \DATAMEMORY|memory~1929_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1930_combout\);

\DATAMEMORY|memory[73][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1930_combout\,
	ena => \DATAMEMORY|memory[73][0]~444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[73][7]~q\);

\DATAMEMORY|Mux24~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~50_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[89][7]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[73][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[89][7]~q\,
	datab => \DATAMEMORY|memory[73][7]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux24~50_combout\);

\DATAMEMORY|memory~1787\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1787_combout\ = (\DATAMEMORY|memory[65][0]~82_combout\ & (((\DATAMEMORY|memory[3][3]~81_combout\)))) # (!\DATAMEMORY|memory[65][0]~82_combout\ & ((\DATAMEMORY|memory[3][3]~81_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~81_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[65][0]~82_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~81_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1787_combout\);

\DATAMEMORY|memory~1788\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1788_combout\ = (\DATAMEMORY|memory[65][0]~82_combout\ & ((\DATAMEMORY|memory~1787_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1787_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[65][0]~82_combout\ & (((\DATAMEMORY|memory~1787_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[65][0]~82_combout\,
	datac => \DATAMEMORY|memory~1787_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1788_combout\);

\DATAMEMORY|memory[65][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1788_combout\,
	ena => \DATAMEMORY|memory[65][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[65][7]~q\);

\DATAMEMORY|Mux24~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~79_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[65][7]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux24~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux24~50_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[65][7]~q\,
	combout => \DATAMEMORY|Mux24~79_combout\);

\DATAMEMORY|memory~1931\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1931_combout\ = (\DATAMEMORY|memory[77][6]~445_combout\ & (((\DATAMEMORY|memory[3][3]~1982_combout\)))) # (!\DATAMEMORY|memory[77][6]~445_combout\ & ((\DATAMEMORY|memory[3][3]~1982_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~1982_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[77][6]~445_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~1982_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1931_combout\);

\DATAMEMORY|memory~1932\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1932_combout\ = (\DATAMEMORY|memory[77][6]~445_combout\ & ((\DATAMEMORY|memory~1931_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1931_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[77][6]~445_combout\ & (((\DATAMEMORY|memory~1931_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[77][6]~445_combout\,
	datac => \DATAMEMORY|memory~1931_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1932_combout\);

\DATAMEMORY|memory[77][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1932_combout\,
	ena => \DATAMEMORY|memory[77][0]~448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[77][7]~q\);

\DATAMEMORY|memory~1933\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1933_combout\ = (\DATAMEMORY|memory[85][7]~449_combout\ & (((\DATAMEMORY|memory[3][3]~1980_combout\)))) # (!\DATAMEMORY|memory[85][7]~449_combout\ & ((\DATAMEMORY|memory[3][3]~1980_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~1980_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[85][7]~449_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~1980_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1933_combout\);

\DATAMEMORY|memory~1934\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1934_combout\ = (\DATAMEMORY|memory[85][7]~449_combout\ & ((\DATAMEMORY|memory~1933_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1933_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[85][7]~449_combout\ & (((\DATAMEMORY|memory~1933_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[85][7]~449_combout\,
	datac => \DATAMEMORY|memory~1933_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1934_combout\);

\DATAMEMORY|memory[85][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1934_combout\,
	ena => \DATAMEMORY|memory[85][0]~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[85][7]~q\);

\DATAMEMORY|memory~1935\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1935_combout\ = (\DATAMEMORY|memory[69][4]~453_combout\ & (((\DATAMEMORY|memory[3][3]~1984_combout\)))) # (!\DATAMEMORY|memory[69][4]~453_combout\ & ((\DATAMEMORY|memory[3][3]~1984_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~1984_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[69][4]~453_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~1984_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1935_combout\);

\DATAMEMORY|memory~1936\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1936_combout\ = (\DATAMEMORY|memory[69][4]~453_combout\ & ((\DATAMEMORY|memory~1935_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1935_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[69][4]~453_combout\ & (((\DATAMEMORY|memory~1935_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[69][4]~453_combout\,
	datac => \DATAMEMORY|memory~1935_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1936_combout\);

\DATAMEMORY|memory[69][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1936_combout\,
	ena => \DATAMEMORY|memory[69][0]~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[69][7]~q\);

\DATAMEMORY|Mux24~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~51_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[85][7]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[69][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[85][7]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[69][7]~q\,
	combout => \DATAMEMORY|Mux24~51_combout\);

\DATAMEMORY|memory~1937\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1937_combout\ = (\DATAMEMORY|memory[93][0]~457_combout\ & (((\DATAMEMORY|memory[3][3]~1986_combout\)))) # (!\DATAMEMORY|memory[93][0]~457_combout\ & ((\DATAMEMORY|memory[3][3]~1986_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~1986_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[93][0]~457_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~1986_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1937_combout\);

\DATAMEMORY|memory~1938\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1938_combout\ = (\DATAMEMORY|memory[93][0]~457_combout\ & ((\DATAMEMORY|memory~1937_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1937_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[93][0]~457_combout\ & (((\DATAMEMORY|memory~1937_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[93][0]~457_combout\,
	datac => \DATAMEMORY|memory~1937_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1938_combout\);

\DATAMEMORY|memory[93][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1938_combout\,
	ena => \DATAMEMORY|memory[93][0]~460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[93][7]~q\);

\DATAMEMORY|Mux24~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~52_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux24~51_combout\ & ((\DATAMEMORY|memory[93][7]~q\))) # (!\DATAMEMORY|Mux24~51_combout\ & (\DATAMEMORY|memory[77][7]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux24~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[77][7]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux24~51_combout\,
	datad => \DATAMEMORY|memory[93][7]~q\,
	combout => \DATAMEMORY|Mux24~52_combout\);

\DATAMEMORY|Mux24~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~80_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux24~79_combout\ & ((\DATAMEMORY|Mux24~52_combout\))) # (!\DATAMEMORY|Mux24~79_combout\ & (\DATAMEMORY|memory[81][7]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux24~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[81][7]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux24~79_combout\,
	datad => \DATAMEMORY|Mux24~52_combout\,
	combout => \DATAMEMORY|Mux24~80_combout\);

\DATAMEMORY|memory~1941\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1941_combout\ = (\DATAMEMORY|memory[25][7]~465_combout\ & (((\DATAMEMORY|memory[3][3]~352_combout\)))) # (!\DATAMEMORY|memory[25][7]~465_combout\ & ((\DATAMEMORY|memory[3][3]~352_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~352_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[25][7]~465_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~352_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1941_combout\);

\DATAMEMORY|memory~1942\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1942_combout\ = (\DATAMEMORY|memory[25][7]~465_combout\ & ((\DATAMEMORY|memory~1941_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1941_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[25][7]~465_combout\ & (((\DATAMEMORY|memory~1941_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[25][7]~465_combout\,
	datac => \DATAMEMORY|memory~1941_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1942_combout\);

\DATAMEMORY|memory[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1942_combout\,
	ena => \DATAMEMORY|memory[25][0]~468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[25][7]~q\);

\DATAMEMORY|memory~1943\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1943_combout\ = (\DATAMEMORY|memory[9][2]~469_combout\ & (((\DATAMEMORY|memory[3][3]~397_combout\)))) # (!\DATAMEMORY|memory[9][2]~469_combout\ & ((\DATAMEMORY|memory[3][3]~397_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~397_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[9][2]~469_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~397_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1943_combout\);

\DATAMEMORY|memory~1944\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1944_combout\ = (\DATAMEMORY|memory[9][2]~469_combout\ & ((\DATAMEMORY|memory~1943_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1943_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[9][2]~469_combout\ & (((\DATAMEMORY|memory~1943_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[9][2]~469_combout\,
	datac => \DATAMEMORY|memory~1943_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1944_combout\);

\DATAMEMORY|memory[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1944_combout\,
	ena => \DATAMEMORY|memory[9][0]~472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[9][7]~q\);

\DATAMEMORY|Mux24~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~55_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[25][7]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[9][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[25][7]~q\,
	datab => \DATAMEMORY|memory[9][7]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux24~55_combout\);

\DATAMEMORY|memory~1955\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1955_combout\ = (\DATAMEMORY|memory[17][4]~493_combout\ & (((\DATAMEMORY|memory[3][3]~376_combout\)))) # (!\DATAMEMORY|memory[17][4]~493_combout\ & ((\DATAMEMORY|memory[3][3]~376_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~376_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[17][4]~493_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~376_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1955_combout\);

\DATAMEMORY|memory~1956\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1956_combout\ = (\DATAMEMORY|memory[17][4]~493_combout\ & ((\DATAMEMORY|memory~1955_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1955_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[17][4]~493_combout\ & (((\DATAMEMORY|memory~1955_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[17][4]~493_combout\,
	datac => \DATAMEMORY|memory~1955_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1956_combout\);

\DATAMEMORY|memory[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1956_combout\,
	ena => \DATAMEMORY|memory[17][0]~496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[17][7]~q\);

\DATAMEMORY|memory~1807\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1807_combout\ = (\DATAMEMORY|memory[3][3]~127_combout\ & (((\DATAMEMORY|memory[1][1]~128_combout\)))) # (!\DATAMEMORY|memory[3][3]~127_combout\ & ((\DATAMEMORY|memory[1][1]~128_combout\ & (\REXMEM|output_wrData\(23))) # 
-- (!\DATAMEMORY|memory[1][1]~128_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~127_combout\,
	datab => \REXMEM|output_wrData\(23),
	datac => \DATAMEMORY|memory[1][1]~128_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1807_combout\);

\DATAMEMORY|memory~1808\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1808_combout\ = (\DATAMEMORY|memory[3][3]~127_combout\ & ((\DATAMEMORY|memory~1807_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1807_combout\ & (\REXMEM|output_wrData\(15))))) # 
-- (!\DATAMEMORY|memory[3][3]~127_combout\ & (((\DATAMEMORY|memory~1807_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(15),
	datab => \DATAMEMORY|memory[3][3]~127_combout\,
	datac => \DATAMEMORY|memory~1807_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1808_combout\);

\DATAMEMORY|memory[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1808_combout\,
	ena => \DATAMEMORY|memory[1][0]~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[1][7]~q\);

\DATAMEMORY|Mux24~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~81_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[17][7]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[1][7]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & 
-- (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[17][7]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[1][7]~q\,
	combout => \DATAMEMORY|Mux24~81_combout\);

\DATAMEMORY|memory~1945\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1945_combout\ = (\DATAMEMORY|memory[13][4]~473_combout\ & (((\DATAMEMORY|memory[3][3]~1983_combout\)))) # (!\DATAMEMORY|memory[13][4]~473_combout\ & ((\DATAMEMORY|memory[3][3]~1983_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~1983_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[13][4]~473_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~1983_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1945_combout\);

\DATAMEMORY|memory~1946\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1946_combout\ = (\DATAMEMORY|memory[13][4]~473_combout\ & ((\DATAMEMORY|memory~1945_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1945_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[13][4]~473_combout\ & (((\DATAMEMORY|memory~1945_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[13][4]~473_combout\,
	datac => \DATAMEMORY|memory~1945_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1946_combout\);

\DATAMEMORY|memory[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1946_combout\,
	ena => \DATAMEMORY|memory[13][0]~476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[13][7]~q\);

\DATAMEMORY|memory~1947\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1947_combout\ = (\DATAMEMORY|memory[5][6]~481_combout\ & (((\DATAMEMORY|memory[3][3]~1985_combout\)))) # (!\DATAMEMORY|memory[5][6]~481_combout\ & ((\DATAMEMORY|memory[3][3]~1985_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~1985_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[5][6]~481_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~1985_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1947_combout\);

\DATAMEMORY|memory~1948\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1948_combout\ = (\DATAMEMORY|memory[5][6]~481_combout\ & ((\DATAMEMORY|memory~1947_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1947_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[5][6]~481_combout\ & (((\DATAMEMORY|memory~1947_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[5][6]~481_combout\,
	datac => \DATAMEMORY|memory~1947_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1948_combout\);

\DATAMEMORY|memory[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1948_combout\,
	ena => \DATAMEMORY|memory[5][0]~484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[5][7]~q\);

\DATAMEMORY|memory~1949\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1949_combout\ = (\DATAMEMORY|memory[29][2]~485_combout\ & (((\DATAMEMORY|memory[3][3]~1987_combout\)))) # (!\DATAMEMORY|memory[29][2]~485_combout\ & ((\DATAMEMORY|memory[3][3]~1987_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~1987_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[29][2]~485_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~1987_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1949_combout\);

\DATAMEMORY|memory~1950\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1950_combout\ = (\DATAMEMORY|memory[29][2]~485_combout\ & ((\DATAMEMORY|memory~1949_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1949_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[29][2]~485_combout\ & (((\DATAMEMORY|memory~1949_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[29][2]~485_combout\,
	datac => \DATAMEMORY|memory~1949_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1950_combout\);

\DATAMEMORY|memory[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1950_combout\,
	ena => \DATAMEMORY|memory[29][0]~488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[29][7]~q\);

\DATAMEMORY|memory~1951\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1951_combout\ = (\DATAMEMORY|memory[21][4]~477_combout\ & (((\DATAMEMORY|memory[3][3]~1981_combout\)))) # (!\DATAMEMORY|memory[21][4]~477_combout\ & ((\DATAMEMORY|memory[3][3]~1981_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~1981_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[21][4]~477_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~1981_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1951_combout\);

\DATAMEMORY|memory~1952\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1952_combout\ = (\DATAMEMORY|memory[21][4]~477_combout\ & ((\DATAMEMORY|memory~1951_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1951_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[21][4]~477_combout\ & (((\DATAMEMORY|memory~1951_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[21][4]~477_combout\,
	datac => \DATAMEMORY|memory~1951_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1952_combout\);

\DATAMEMORY|memory[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1952_combout\,
	ena => \DATAMEMORY|memory[21][0]~480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[21][7]~q\);

\DATAMEMORY|Mux24~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~56_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|memory[29][7]~q\) # ((!\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & (((\DATAMEMORY|memory[21][7]~q\ & \REXMEM|output_result\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[29][7]~q\,
	datac => \DATAMEMORY|memory[21][7]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux24~56_combout\);

\DATAMEMORY|Mux24~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~57_combout\ = (\REXMEM|output_result\(4) & (((\DATAMEMORY|Mux24~56_combout\)))) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|Mux24~56_combout\ & (\DATAMEMORY|memory[13][7]~q\)) # (!\DATAMEMORY|Mux24~56_combout\ & 
-- ((\DATAMEMORY|memory[5][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[13][7]~q\,
	datab => \REXMEM|output_result\(4),
	datac => \DATAMEMORY|memory[5][7]~q\,
	datad => \DATAMEMORY|Mux24~56_combout\,
	combout => \DATAMEMORY|Mux24~57_combout\);

\DATAMEMORY|Mux24~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~82_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux24~81_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux24~81_combout\ & ((\DATAMEMORY|Mux24~57_combout\))) # 
-- (!\DATAMEMORY|Mux24~81_combout\ & (\DATAMEMORY|Mux24~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux24~55_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux24~81_combout\,
	datad => \DATAMEMORY|Mux24~57_combout\,
	combout => \DATAMEMORY|Mux24~82_combout\);

\DATAMEMORY|Mux24~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~83_combout\ = (!\REXMEM|output_result\(1) & ((\REXMEM|output_result\(6) & (\DATAMEMORY|Mux24~80_combout\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux24~82_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux24~80_combout\,
	datab => \DATAMEMORY|Mux24~82_combout\,
	datac => \REXMEM|output_result\(6),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|Mux24~83_combout\);

\DATAMEMORY|Mux24~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~84_combout\ = (\DATAMEMORY|Mux24~83_combout\) # ((\REXMEM|output_result\(1) & \DATAMEMORY|Mux24~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux24~83_combout\,
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|Mux24~49_combout\,
	combout => \DATAMEMORY|Mux24~84_combout\);

\DATAMEMORY|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux0~5_combout\ = (\RMEMWB|output_rdData[28]~30_combout\ & ((\DATAMEMORY|Mux0~4_combout\ & ((\DATAMEMORY|Mux24~84_combout\))) # (!\DATAMEMORY|Mux0~4_combout\ & (\DATAMEMORY|Mux0~1_combout\)))) # (!\RMEMWB|output_rdData[28]~30_combout\ & 
-- (((\DATAMEMORY|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux0~1_combout\,
	datab => \RMEMWB|output_rdData[28]~30_combout\,
	datac => \DATAMEMORY|Mux0~4_combout\,
	datad => \DATAMEMORY|Mux24~84_combout\,
	combout => \DATAMEMORY|Mux0~5_combout\);

\DATAMEMORY|memory~1875\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1875_combout\ = (\DATAMEMORY|memory[96][7]~289_combout\ & (((\DATAMEMORY|memory[96][7]~288_combout\)))) # (!\DATAMEMORY|memory[96][7]~289_combout\ & ((\DATAMEMORY|memory[96][7]~288_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[96][7]~288_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[96][7]~289_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[96][7]~288_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1875_combout\);

\DATAMEMORY|memory~1876\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1876_combout\ = (\DATAMEMORY|memory[96][7]~289_combout\ & ((\DATAMEMORY|memory~1875_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1875_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[96][7]~289_combout\ & (((\DATAMEMORY|memory~1875_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[96][7]~289_combout\,
	datac => \DATAMEMORY|memory~1875_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1876_combout\);

\DATAMEMORY|memory[96][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1876_combout\,
	ena => \DATAMEMORY|memory[96][0]~293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[96][7]~q\);

\DATAMEMORY|memory~1811\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1811_combout\ = (\DATAMEMORY|memory[50][7]~161_combout\ & (((\DATAMEMORY|memory[48][7]~160_combout\)))) # (!\DATAMEMORY|memory[50][7]~161_combout\ & ((\DATAMEMORY|memory[48][7]~160_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[48][7]~160_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[50][7]~161_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[48][7]~160_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1811_combout\);

\DATAMEMORY|memory~1812\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1812_combout\ = (\DATAMEMORY|memory[50][7]~161_combout\ & ((\DATAMEMORY|memory~1811_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1811_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[50][7]~161_combout\ & (((\DATAMEMORY|memory~1811_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[50][7]~161_combout\,
	datac => \DATAMEMORY|memory~1811_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1812_combout\);

\DATAMEMORY|memory[50][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1812_combout\,
	ena => \DATAMEMORY|memory[50][0]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[50][7]~q\);

\DATAMEMORY|memory~1813\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1813_combout\ = (\DATAMEMORY|memory[58][7]~145_combout\ & (((\DATAMEMORY|memory[56][7]~144_combout\)))) # (!\DATAMEMORY|memory[58][7]~145_combout\ & ((\DATAMEMORY|memory[56][7]~144_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[56][7]~144_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[58][7]~145_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[56][7]~144_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1813_combout\);

\DATAMEMORY|memory~1814\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1814_combout\ = (\DATAMEMORY|memory[58][7]~145_combout\ & ((\DATAMEMORY|memory~1813_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1813_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[58][7]~145_combout\ & (((\DATAMEMORY|memory~1813_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[58][7]~145_combout\,
	datac => \DATAMEMORY|memory~1813_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1814_combout\);

\DATAMEMORY|memory[58][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1814_combout\,
	ena => \DATAMEMORY|memory[58][0]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[58][7]~q\);

\DATAMEMORY|memory~1815\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1815_combout\ = (\DATAMEMORY|memory[42][7]~152_combout\ & (((\DATAMEMORY|memory[40][5]~151_combout\)))) # (!\DATAMEMORY|memory[42][7]~152_combout\ & ((\DATAMEMORY|memory[40][5]~151_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[40][5]~151_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[42][7]~152_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[40][5]~151_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1815_combout\);

\DATAMEMORY|memory~1816\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1816_combout\ = (\DATAMEMORY|memory[42][7]~152_combout\ & ((\DATAMEMORY|memory~1815_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1815_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[42][7]~152_combout\ & (((\DATAMEMORY|memory~1815_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[42][7]~152_combout\,
	datac => \DATAMEMORY|memory~1815_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1816_combout\);

\DATAMEMORY|memory[42][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1816_combout\,
	ena => \DATAMEMORY|memory[42][0]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[42][7]~q\);

\DATAMEMORY|Mux24~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~12_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[58][7]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[42][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[58][7]~q\,
	datab => \DATAMEMORY|memory[42][7]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux24~12_combout\);

\DATAMEMORY|memory~1859\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1859_combout\ = (\DATAMEMORY|memory[34][6]~557_combout\ & (((\DATAMEMORY|memory[32][0]~333_combout\)))) # (!\DATAMEMORY|memory[34][6]~557_combout\ & ((\DATAMEMORY|memory[32][0]~333_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[32][0]~333_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[34][6]~557_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[32][0]~333_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1859_combout\);

\DATAMEMORY|memory~1860\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1860_combout\ = (\DATAMEMORY|memory[34][6]~557_combout\ & ((\DATAMEMORY|memory~1859_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1859_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[34][6]~557_combout\ & (((\DATAMEMORY|memory~1859_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[34][6]~557_combout\,
	datac => \DATAMEMORY|memory~1859_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1860_combout\);

\DATAMEMORY|memory[34][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1860_combout\,
	ena => \DATAMEMORY|memory[34][0]~560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[34][7]~q\);

\DATAMEMORY|Mux24~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~75_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[34][7]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux24~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux24~12_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[34][7]~q\,
	combout => \DATAMEMORY|Mux24~75_combout\);

\DATAMEMORY|memory~1817\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1817_combout\ = (\DATAMEMORY|memory[46][1]~168_combout\ & (((\DATAMEMORY|memory[44][1]~167_combout\)))) # (!\DATAMEMORY|memory[46][1]~168_combout\ & ((\DATAMEMORY|memory[44][1]~167_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[44][1]~167_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[46][1]~168_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[44][1]~167_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1817_combout\);

\DATAMEMORY|memory~1818\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1818_combout\ = (\DATAMEMORY|memory[46][1]~168_combout\ & ((\DATAMEMORY|memory~1817_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1817_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[46][1]~168_combout\ & (((\DATAMEMORY|memory~1817_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[46][1]~168_combout\,
	datac => \DATAMEMORY|memory~1817_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1818_combout\);

\DATAMEMORY|memory[46][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1818_combout\,
	ena => \DATAMEMORY|memory[46][0]~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[46][7]~q\);

\DATAMEMORY|memory~1819\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1819_combout\ = (\DATAMEMORY|memory[54][7]~176_combout\ & (((\DATAMEMORY|memory[52][7]~175_combout\)))) # (!\DATAMEMORY|memory[54][7]~176_combout\ & ((\DATAMEMORY|memory[52][7]~175_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[52][7]~175_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[54][7]~176_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[52][7]~175_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1819_combout\);

\DATAMEMORY|memory~1820\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1820_combout\ = (\DATAMEMORY|memory[54][7]~176_combout\ & ((\DATAMEMORY|memory~1819_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1819_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[54][7]~176_combout\ & (((\DATAMEMORY|memory~1819_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[54][7]~176_combout\,
	datac => \DATAMEMORY|memory~1819_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1820_combout\);

\DATAMEMORY|memory[54][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1820_combout\,
	ena => \DATAMEMORY|memory[54][0]~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[54][7]~q\);

\DATAMEMORY|memory~1821\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1821_combout\ = (\DATAMEMORY|memory[38][5]~183_combout\ & (((\DATAMEMORY|memory[36][1]~182_combout\)))) # (!\DATAMEMORY|memory[38][5]~183_combout\ & ((\DATAMEMORY|memory[36][1]~182_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[36][1]~182_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[38][5]~183_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[36][1]~182_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1821_combout\);

\DATAMEMORY|memory~1822\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1822_combout\ = (\DATAMEMORY|memory[38][5]~183_combout\ & ((\DATAMEMORY|memory~1821_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1821_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[38][5]~183_combout\ & (((\DATAMEMORY|memory~1821_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[38][5]~183_combout\,
	datac => \DATAMEMORY|memory~1821_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1822_combout\);

\DATAMEMORY|memory[38][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1822_combout\,
	ena => \DATAMEMORY|memory[38][0]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[38][7]~q\);

\DATAMEMORY|Mux24~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~13_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[54][7]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[38][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[54][7]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[38][7]~q\,
	combout => \DATAMEMORY|Mux24~13_combout\);

\DATAMEMORY|memory~1823\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1823_combout\ = (\DATAMEMORY|memory[62][6]~189_combout\ & (((\DATAMEMORY|memory[60][7]~188_combout\)))) # (!\DATAMEMORY|memory[62][6]~189_combout\ & ((\DATAMEMORY|memory[60][7]~188_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[60][7]~188_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[62][6]~189_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[60][7]~188_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1823_combout\);

\DATAMEMORY|memory~1824\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1824_combout\ = (\DATAMEMORY|memory[62][6]~189_combout\ & ((\DATAMEMORY|memory~1823_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1823_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[62][6]~189_combout\ & (((\DATAMEMORY|memory~1823_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[62][6]~189_combout\,
	datac => \DATAMEMORY|memory~1823_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1824_combout\);

\DATAMEMORY|memory[62][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1824_combout\,
	ena => \DATAMEMORY|memory[62][0]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[62][7]~q\);

\DATAMEMORY|Mux24~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~14_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux24~13_combout\ & ((\DATAMEMORY|memory[62][7]~q\))) # (!\DATAMEMORY|Mux24~13_combout\ & (\DATAMEMORY|memory[46][7]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux24~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[46][7]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux24~13_combout\,
	datad => \DATAMEMORY|memory[62][7]~q\,
	combout => \DATAMEMORY|Mux24~14_combout\);

\DATAMEMORY|Mux24~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~76_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux24~75_combout\ & ((\DATAMEMORY|Mux24~14_combout\))) # (!\DATAMEMORY|Mux24~75_combout\ & (\DATAMEMORY|memory[50][7]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux24~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[50][7]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux24~75_combout\,
	datad => \DATAMEMORY|Mux24~14_combout\,
	combout => \DATAMEMORY|Mux24~76_combout\);

\DATAMEMORY|memory~1841\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1841_combout\ = (\DATAMEMORY|memory[48][7]~208_combout\ & (((\DATAMEMORY|memory[48][7]~172_combout\)))) # (!\DATAMEMORY|memory[48][7]~208_combout\ & ((\DATAMEMORY|memory[48][7]~172_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[48][7]~172_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[48][7]~208_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[48][7]~172_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1841_combout\);

\DATAMEMORY|memory~1842\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1842_combout\ = (\DATAMEMORY|memory[48][7]~208_combout\ & ((\DATAMEMORY|memory~1841_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1841_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[48][7]~208_combout\ & (((\DATAMEMORY|memory~1841_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[48][7]~208_combout\,
	datac => \DATAMEMORY|memory~1841_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1842_combout\);

\DATAMEMORY|memory[48][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1842_combout\,
	ena => \DATAMEMORY|memory[48][0]~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[48][7]~q\);

\DATAMEMORY|memory~1827\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1827_combout\ = (\DATAMEMORY|memory[56][7]~212_combout\ & (((\DATAMEMORY|memory[56][7]~180_combout\)))) # (!\DATAMEMORY|memory[56][7]~212_combout\ & ((\DATAMEMORY|memory[56][7]~180_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[56][7]~180_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[56][7]~212_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[56][7]~180_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1827_combout\);

\DATAMEMORY|memory~1828\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1828_combout\ = (\DATAMEMORY|memory[56][7]~212_combout\ & ((\DATAMEMORY|memory~1827_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1827_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[56][7]~212_combout\ & (((\DATAMEMORY|memory~1827_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[56][7]~212_combout\,
	datac => \DATAMEMORY|memory~1827_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1828_combout\);

\DATAMEMORY|memory[56][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1828_combout\,
	ena => \DATAMEMORY|memory[56][0]~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[56][7]~q\);

\DATAMEMORY|memory~1829\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1829_combout\ = (\DATAMEMORY|memory[40][5]~216_combout\ & (((\DATAMEMORY|memory[40][5]~186_combout\)))) # (!\DATAMEMORY|memory[40][5]~216_combout\ & ((\DATAMEMORY|memory[40][5]~186_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[40][5]~186_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[40][5]~216_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[40][5]~186_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1829_combout\);

\DATAMEMORY|memory~1830\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1830_combout\ = (\DATAMEMORY|memory[40][5]~216_combout\ & ((\DATAMEMORY|memory~1829_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1829_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[40][5]~216_combout\ & (((\DATAMEMORY|memory~1829_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[40][5]~216_combout\,
	datac => \DATAMEMORY|memory~1829_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1830_combout\);

\DATAMEMORY|memory[40][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1830_combout\,
	ena => \DATAMEMORY|memory[40][0]~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[40][7]~q\);

\DATAMEMORY|Mux24~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~17_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[56][7]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[40][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[56][7]~q\,
	datab => \DATAMEMORY|memory[40][7]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux24~17_combout\);

\DATAMEMORY|memory~1889\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1889_combout\ = (\DATAMEMORY|memory[32][0]~330_combout\ & (((\DATAMEMORY|memory[32][0]~329_combout\)))) # (!\DATAMEMORY|memory[32][0]~330_combout\ & ((\DATAMEMORY|memory[32][0]~329_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[32][0]~329_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[32][0]~330_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[32][0]~329_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1889_combout\);

\DATAMEMORY|memory~1890\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1890_combout\ = (\DATAMEMORY|memory[32][0]~330_combout\ & ((\DATAMEMORY|memory~1889_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1889_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[32][0]~330_combout\ & (((\DATAMEMORY|memory~1889_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[32][0]~330_combout\,
	datac => \DATAMEMORY|memory~1889_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1890_combout\);

\DATAMEMORY|memory[32][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1890_combout\,
	ena => \DATAMEMORY|memory[32][0]~334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[32][7]~q\);

\DATAMEMORY|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux0~6_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[32][7]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux24~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux24~17_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[32][7]~q\,
	combout => \DATAMEMORY|Mux0~6_combout\);

\DATAMEMORY|memory~1831\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1831_combout\ = (\DATAMEMORY|memory[44][1]~220_combout\ & (((\DATAMEMORY|memory[44][1]~155_combout\)))) # (!\DATAMEMORY|memory[44][1]~220_combout\ & ((\DATAMEMORY|memory[44][1]~155_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[44][1]~155_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[44][1]~220_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[44][1]~155_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1831_combout\);

\DATAMEMORY|memory~1832\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1832_combout\ = (\DATAMEMORY|memory[44][1]~220_combout\ & ((\DATAMEMORY|memory~1831_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1831_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[44][1]~220_combout\ & (((\DATAMEMORY|memory~1831_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[44][1]~220_combout\,
	datac => \DATAMEMORY|memory~1831_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1832_combout\);

\DATAMEMORY|memory[44][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1832_combout\,
	ena => \DATAMEMORY|memory[44][0]~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[44][7]~q\);

\DATAMEMORY|memory~1833\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1833_combout\ = (\DATAMEMORY|memory[52][7]~224_combout\ & (((\DATAMEMORY|memory[52][7]~164_combout\)))) # (!\DATAMEMORY|memory[52][7]~224_combout\ & ((\DATAMEMORY|memory[52][7]~164_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[52][7]~164_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[52][7]~224_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[52][7]~164_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1833_combout\);

\DATAMEMORY|memory~1834\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1834_combout\ = (\DATAMEMORY|memory[52][7]~224_combout\ & ((\DATAMEMORY|memory~1833_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1833_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[52][7]~224_combout\ & (((\DATAMEMORY|memory~1833_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[52][7]~224_combout\,
	datac => \DATAMEMORY|memory~1833_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1834_combout\);

\DATAMEMORY|memory[52][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1834_combout\,
	ena => \DATAMEMORY|memory[52][0]~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[52][7]~q\);

\DATAMEMORY|memory~1835\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1835_combout\ = (\DATAMEMORY|memory[36][1]~229_combout\ & (((\DATAMEMORY|memory[34][6]~228_combout\)))) # (!\DATAMEMORY|memory[36][1]~229_combout\ & ((\DATAMEMORY|memory[34][6]~228_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[34][6]~228_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[36][1]~229_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[34][6]~228_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1835_combout\);

\DATAMEMORY|memory~1836\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1836_combout\ = (\DATAMEMORY|memory[36][1]~229_combout\ & ((\DATAMEMORY|memory~1835_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1835_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[36][1]~229_combout\ & (((\DATAMEMORY|memory~1835_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[36][1]~229_combout\,
	datac => \DATAMEMORY|memory~1835_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1836_combout\);

\DATAMEMORY|memory[36][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1836_combout\,
	ena => \DATAMEMORY|memory[36][0]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[36][7]~q\);

\DATAMEMORY|Mux24~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~18_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[52][7]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[36][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[52][7]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[36][7]~q\,
	combout => \DATAMEMORY|Mux24~18_combout\);

\DATAMEMORY|memory~1837\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1837_combout\ = (\DATAMEMORY|memory[60][7]~233_combout\ & (((\DATAMEMORY|memory[60][7]~149_combout\)))) # (!\DATAMEMORY|memory[60][7]~233_combout\ & ((\DATAMEMORY|memory[60][7]~149_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[60][7]~149_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[60][7]~233_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[60][7]~149_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1837_combout\);

\DATAMEMORY|memory~1838\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1838_combout\ = (\DATAMEMORY|memory[60][7]~233_combout\ & ((\DATAMEMORY|memory~1837_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1837_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[60][7]~233_combout\ & (((\DATAMEMORY|memory~1837_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[60][7]~233_combout\,
	datac => \DATAMEMORY|memory~1837_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1838_combout\);

\DATAMEMORY|memory[60][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1838_combout\,
	ena => \DATAMEMORY|memory[60][0]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[60][7]~q\);

\DATAMEMORY|Mux24~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~19_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux24~18_combout\ & ((\DATAMEMORY|memory[60][7]~q\))) # (!\DATAMEMORY|Mux24~18_combout\ & (\DATAMEMORY|memory[44][7]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux24~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[44][7]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux24~18_combout\,
	datad => \DATAMEMORY|memory[60][7]~q\,
	combout => \DATAMEMORY|Mux24~19_combout\);

\DATAMEMORY|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux0~7_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux0~6_combout\ & ((\DATAMEMORY|Mux24~19_combout\))) # (!\DATAMEMORY|Mux0~6_combout\ & (\DATAMEMORY|memory[48][7]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[48][7]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux0~6_combout\,
	datad => \DATAMEMORY|Mux24~19_combout\,
	combout => \DATAMEMORY|Mux0~7_combout\);

\DATAMEMORY|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux0~8_combout\ = (\RMEMWB|output_rdData[0]~19_combout\ & (((\RMEMWB|output_rdData[0]~18_combout\)))) # (!\RMEMWB|output_rdData[0]~19_combout\ & ((\RMEMWB|output_rdData[0]~18_combout\ & (\DATAMEMORY|Mux24~76_combout\)) # 
-- (!\RMEMWB|output_rdData[0]~18_combout\ & ((\DATAMEMORY|Mux0~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[0]~19_combout\,
	datab => \DATAMEMORY|Mux24~76_combout\,
	datac => \RMEMWB|output_rdData[0]~18_combout\,
	datad => \DATAMEMORY|Mux0~7_combout\,
	combout => \DATAMEMORY|Mux0~8_combout\);

\DATAMEMORY|memory~1809\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1809_combout\ = (\DATAMEMORY|memory[100][5]~201_combout\ & (((\DATAMEMORY|memory[98][7]~200_combout\)))) # (!\DATAMEMORY|memory[100][5]~201_combout\ & ((\DATAMEMORY|memory[98][7]~200_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[98][7]~200_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][5]~201_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[98][7]~200_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1809_combout\);

\DATAMEMORY|memory~1810\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1810_combout\ = (\DATAMEMORY|memory[100][5]~201_combout\ & ((\DATAMEMORY|memory~1809_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1809_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[100][5]~201_combout\ & (((\DATAMEMORY|memory~1809_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[100][5]~201_combout\,
	datac => \DATAMEMORY|memory~1809_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1810_combout\);

\DATAMEMORY|memory[100][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1810_combout\,
	ena => \DATAMEMORY|memory[100][0]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[100][7]~q\);

\DATAMEMORY|Mux0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux0~9_combout\ = (\RMEMWB|output_rdData[0]~19_combout\ & ((\DATAMEMORY|Mux0~8_combout\ & ((\DATAMEMORY|memory[100][7]~q\))) # (!\DATAMEMORY|Mux0~8_combout\ & (\DATAMEMORY|memory[96][7]~q\)))) # (!\RMEMWB|output_rdData[0]~19_combout\ & 
-- (((\DATAMEMORY|Mux0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[96][7]~q\,
	datab => \RMEMWB|output_rdData[0]~19_combout\,
	datac => \DATAMEMORY|Mux0~8_combout\,
	datad => \DATAMEMORY|memory[100][7]~q\,
	combout => \DATAMEMORY|Mux0~9_combout\);

\DATAMEMORY|Mux0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux0~10_combout\ = (\RMEMWB|output_rdData[28]~28_combout\ & (((\RMEMWB|output_rdData[11]~23_combout\)))) # (!\RMEMWB|output_rdData[28]~28_combout\ & ((\RMEMWB|output_rdData[11]~23_combout\ & (\DATAMEMORY|Mux0~5_combout\)) # 
-- (!\RMEMWB|output_rdData[11]~23_combout\ & ((\DATAMEMORY|Mux0~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[28]~28_combout\,
	datab => \DATAMEMORY|Mux0~5_combout\,
	datac => \RMEMWB|output_rdData[11]~23_combout\,
	datad => \DATAMEMORY|Mux0~9_combout\,
	combout => \DATAMEMORY|Mux0~10_combout\);

\DATAMEMORY|memory~1791\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1791_combout\ = (\DATAMEMORY|memory[47][2]~93_combout\ & (((\DATAMEMORY|memory[3][3]~64_combout\)))) # (!\DATAMEMORY|memory[47][2]~93_combout\ & ((\DATAMEMORY|memory[3][3]~64_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~64_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[47][2]~93_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~64_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1791_combout\);

\DATAMEMORY|memory~1792\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1792_combout\ = (\DATAMEMORY|memory[47][2]~93_combout\ & ((\DATAMEMORY|memory~1791_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1791_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[47][2]~93_combout\ & (((\DATAMEMORY|memory~1791_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[47][2]~93_combout\,
	datac => \DATAMEMORY|memory~1791_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1792_combout\);

\DATAMEMORY|memory[47][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1792_combout\,
	ena => \DATAMEMORY|memory[47][0]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[47][7]~q\);

\DATAMEMORY|memory~1793\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1793_combout\ = (\DATAMEMORY|memory[55][7]~97_combout\ & (((\DATAMEMORY|memory[3][3]~69_combout\)))) # (!\DATAMEMORY|memory[55][7]~97_combout\ & ((\DATAMEMORY|memory[3][3]~69_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~69_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[55][7]~97_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~69_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1793_combout\);

\DATAMEMORY|memory~1794\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1794_combout\ = (\DATAMEMORY|memory[55][7]~97_combout\ & ((\DATAMEMORY|memory~1793_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1793_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[55][7]~97_combout\ & (((\DATAMEMORY|memory~1793_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[55][7]~97_combout\,
	datac => \DATAMEMORY|memory~1793_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1794_combout\);

\DATAMEMORY|memory[55][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1794_combout\,
	ena => \DATAMEMORY|memory[55][0]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[55][7]~q\);

\DATAMEMORY|memory~1795\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1795_combout\ = (\DATAMEMORY|memory[39][1]~101_combout\ & (((\DATAMEMORY|memory[3][3]~74_combout\)))) # (!\DATAMEMORY|memory[39][1]~101_combout\ & ((\DATAMEMORY|memory[3][3]~74_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~74_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[39][1]~101_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~74_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1795_combout\);

\DATAMEMORY|memory~1796\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1796_combout\ = (\DATAMEMORY|memory[39][1]~101_combout\ & ((\DATAMEMORY|memory~1795_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1795_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[39][1]~101_combout\ & (((\DATAMEMORY|memory~1795_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[39][1]~101_combout\,
	datac => \DATAMEMORY|memory~1795_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1796_combout\);

\DATAMEMORY|memory[39][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1796_combout\,
	ena => \DATAMEMORY|memory[39][0]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[39][7]~q\);

\DATAMEMORY|Mux24~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~5_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[55][7]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[39][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[55][7]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[39][7]~q\,
	combout => \DATAMEMORY|Mux24~5_combout\);

\DATAMEMORY|memory~1797\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1797_combout\ = (\DATAMEMORY|memory[63][4]~105_combout\ & (((\DATAMEMORY|memory[3][3]~79_combout\)))) # (!\DATAMEMORY|memory[63][4]~105_combout\ & ((\DATAMEMORY|memory[3][3]~79_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~79_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[63][4]~105_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~79_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1797_combout\);

\DATAMEMORY|memory~1798\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1798_combout\ = (\DATAMEMORY|memory[63][4]~105_combout\ & ((\DATAMEMORY|memory~1797_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1797_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[63][4]~105_combout\ & (((\DATAMEMORY|memory~1797_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[63][4]~105_combout\,
	datac => \DATAMEMORY|memory~1797_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1798_combout\);

\DATAMEMORY|memory[63][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1798_combout\,
	ena => \DATAMEMORY|memory[63][0]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[63][7]~q\);

\DATAMEMORY|Mux24~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~6_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux24~5_combout\ & ((\DATAMEMORY|memory[63][7]~q\))) # (!\DATAMEMORY|Mux24~5_combout\ & (\DATAMEMORY|memory[47][7]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux24~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[47][7]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux24~5_combout\,
	datad => \DATAMEMORY|memory[63][7]~q\,
	combout => \DATAMEMORY|Mux24~6_combout\);

\DATAMEMORY|memory~1799\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1799_combout\ = (\DATAMEMORY|memory[51][7]~113_combout\ & (((\DATAMEMORY|memory[3][3]~59_combout\)))) # (!\DATAMEMORY|memory[51][7]~113_combout\ & ((\DATAMEMORY|memory[3][3]~59_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~59_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[51][7]~113_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~59_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1799_combout\);

\DATAMEMORY|memory~1800\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1800_combout\ = (\DATAMEMORY|memory[51][7]~113_combout\ & ((\DATAMEMORY|memory~1799_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1799_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[51][7]~113_combout\ & (((\DATAMEMORY|memory~1799_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[51][7]~113_combout\,
	datac => \DATAMEMORY|memory~1799_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1800_combout\);

\DATAMEMORY|memory[51][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1800_combout\,
	ena => \DATAMEMORY|memory[51][0]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[51][7]~q\);

\DATAMEMORY|memory~1801\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1801_combout\ = (\DATAMEMORY|memory[43][6]~109_combout\ & (((\DATAMEMORY|memory[3][3]~53_combout\)))) # (!\DATAMEMORY|memory[43][6]~109_combout\ & ((\DATAMEMORY|memory[3][3]~53_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~53_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[43][6]~109_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~53_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1801_combout\);

\DATAMEMORY|memory~1802\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1802_combout\ = (\DATAMEMORY|memory[43][6]~109_combout\ & ((\DATAMEMORY|memory~1801_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1801_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[43][6]~109_combout\ & (((\DATAMEMORY|memory~1801_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[43][6]~109_combout\,
	datac => \DATAMEMORY|memory~1801_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1802_combout\);

\DATAMEMORY|memory[43][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1802_combout\,
	ena => \DATAMEMORY|memory[43][0]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[43][7]~q\);

\DATAMEMORY|memory~1803\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1803_combout\ = (\DATAMEMORY|memory[35][1]~118_combout\ & (((\DATAMEMORY|memory[3][3]~117_combout\)))) # (!\DATAMEMORY|memory[35][1]~118_combout\ & ((\DATAMEMORY|memory[3][3]~117_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~117_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[35][1]~118_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~117_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1803_combout\);

\DATAMEMORY|memory~1804\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1804_combout\ = (\DATAMEMORY|memory[35][1]~118_combout\ & ((\DATAMEMORY|memory~1803_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1803_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[35][1]~118_combout\ & (((\DATAMEMORY|memory~1803_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[35][1]~118_combout\,
	datac => \DATAMEMORY|memory~1803_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1804_combout\);

\DATAMEMORY|memory[35][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1804_combout\,
	ena => \DATAMEMORY|memory[35][0]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[35][7]~q\);

\DATAMEMORY|Mux24~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~7_combout\ = (\REXMEM|output_result\(4) & (((\REXMEM|output_result\(3))))) # (!\REXMEM|output_result\(4) & ((\REXMEM|output_result\(3) & (\DATAMEMORY|memory[43][7]~q\)) # (!\REXMEM|output_result\(3) & ((\DATAMEMORY|memory[35][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \DATAMEMORY|memory[43][7]~q\,
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|memory[35][7]~q\,
	combout => \DATAMEMORY|Mux24~7_combout\);

\DATAMEMORY|memory~1805\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1805_combout\ = (\DATAMEMORY|memory[59][7]~122_combout\ & (((\DATAMEMORY|memory[3][3]~45_combout\)))) # (!\DATAMEMORY|memory[59][7]~122_combout\ & ((\DATAMEMORY|memory[3][3]~45_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~45_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[59][7]~122_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~45_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1805_combout\);

\DATAMEMORY|memory~1806\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1806_combout\ = (\DATAMEMORY|memory[59][7]~122_combout\ & ((\DATAMEMORY|memory~1805_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1805_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[59][7]~122_combout\ & (((\DATAMEMORY|memory~1805_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[59][7]~122_combout\,
	datac => \DATAMEMORY|memory~1805_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1806_combout\);

\DATAMEMORY|memory[59][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1806_combout\,
	ena => \DATAMEMORY|memory[59][0]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[59][7]~q\);

\DATAMEMORY|Mux24~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~8_combout\ = (\REXMEM|output_result\(4) & ((\DATAMEMORY|Mux24~7_combout\ & ((\DATAMEMORY|memory[59][7]~q\))) # (!\DATAMEMORY|Mux24~7_combout\ & (\DATAMEMORY|memory[51][7]~q\)))) # (!\REXMEM|output_result\(4) & 
-- (((\DATAMEMORY|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[51][7]~q\,
	datab => \REXMEM|output_result\(4),
	datac => \DATAMEMORY|Mux24~7_combout\,
	datad => \DATAMEMORY|memory[59][7]~q\,
	combout => \DATAMEMORY|Mux24~8_combout\);

\DATAMEMORY|Mux24~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~9_combout\ = (\REXMEM|output_result\(2) & (\DATAMEMORY|Mux24~6_combout\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|Mux24~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux24~6_combout\,
	datab => \DATAMEMORY|Mux24~8_combout\,
	datad => \REXMEM|output_result\(2),
	combout => \DATAMEMORY|Mux24~9_combout\);

\DATAMEMORY|memory~1939\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1939_combout\ = (\DATAMEMORY|memory[97][7]~461_combout\ & (((\DATAMEMORY|memory[3][3]~431_combout\)))) # (!\DATAMEMORY|memory[97][7]~461_combout\ & ((\DATAMEMORY|memory[3][3]~431_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~431_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[97][7]~461_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~431_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1939_combout\);

\DATAMEMORY|memory~1940\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1940_combout\ = (\DATAMEMORY|memory[97][7]~461_combout\ & ((\DATAMEMORY|memory~1939_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1939_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[97][7]~461_combout\ & (((\DATAMEMORY|memory~1939_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[97][7]~461_combout\,
	datac => \DATAMEMORY|memory~1939_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1940_combout\);

\DATAMEMORY|memory[97][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1940_combout\,
	ena => \DATAMEMORY|memory[97][0]~464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[97][7]~q\);

\DATAMEMORY|memory~1775\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1775_combout\ = (\DATAMEMORY|memory[57][7]~41_combout\ & (((\DATAMEMORY|memory[3][3]~40_combout\)))) # (!\DATAMEMORY|memory[57][7]~41_combout\ & ((\DATAMEMORY|memory[3][3]~40_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~40_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[57][7]~41_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~40_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1775_combout\);

\DATAMEMORY|memory~1776\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1776_combout\ = (\DATAMEMORY|memory[57][7]~41_combout\ & ((\DATAMEMORY|memory~1775_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1775_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[57][7]~41_combout\ & (((\DATAMEMORY|memory~1775_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[57][7]~41_combout\,
	datac => \DATAMEMORY|memory~1775_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1776_combout\);

\DATAMEMORY|memory[57][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1776_combout\,
	ena => \DATAMEMORY|memory[57][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[57][7]~q\);

\DATAMEMORY|memory~1777\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1777_combout\ = (\DATAMEMORY|memory[41][2]~49_combout\ & (((\DATAMEMORY|memory[3][3]~48_combout\)))) # (!\DATAMEMORY|memory[41][2]~49_combout\ & ((\DATAMEMORY|memory[3][3]~48_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~48_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[41][2]~49_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~48_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1777_combout\);

\DATAMEMORY|memory~1778\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1778_combout\ = (\DATAMEMORY|memory[41][2]~49_combout\ & ((\DATAMEMORY|memory~1777_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1777_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[41][2]~49_combout\ & (((\DATAMEMORY|memory~1777_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[41][2]~49_combout\,
	datac => \DATAMEMORY|memory~1777_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1778_combout\);

\DATAMEMORY|memory[41][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1778_combout\,
	ena => \DATAMEMORY|memory[41][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[41][7]~q\);

\DATAMEMORY|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~0_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[57][7]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[41][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[57][7]~q\,
	datab => \DATAMEMORY|memory[41][7]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux24~0_combout\);

\DATAMEMORY|memory~1953\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1953_combout\ = (\DATAMEMORY|memory[33][0]~489_combout\ & (((\DATAMEMORY|memory[3][3]~420_combout\)))) # (!\DATAMEMORY|memory[33][0]~489_combout\ & ((\DATAMEMORY|memory[3][3]~420_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~420_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[33][0]~489_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~420_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1953_combout\);

\DATAMEMORY|memory~1954\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1954_combout\ = (\DATAMEMORY|memory[33][0]~489_combout\ & ((\DATAMEMORY|memory~1953_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1953_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[33][0]~489_combout\ & (((\DATAMEMORY|memory~1953_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[33][0]~489_combout\,
	datac => \DATAMEMORY|memory~1953_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1954_combout\);

\DATAMEMORY|memory[33][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1954_combout\,
	ena => \DATAMEMORY|memory[33][0]~492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[33][7]~q\);

\DATAMEMORY|Mux24~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~77_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[33][7]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux24~0_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[33][7]~q\,
	combout => \DATAMEMORY|Mux24~77_combout\);

\DATAMEMORY|memory~1779\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1779_combout\ = (\DATAMEMORY|memory[45][4]~61_combout\ & (((\DATAMEMORY|memory[3][3]~1975_combout\)))) # (!\DATAMEMORY|memory[45][4]~61_combout\ & ((\DATAMEMORY|memory[3][3]~1975_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~1975_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[45][4]~61_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~1975_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1779_combout\);

\DATAMEMORY|memory~1780\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1780_combout\ = (\DATAMEMORY|memory[45][4]~61_combout\ & ((\DATAMEMORY|memory~1779_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1779_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[45][4]~61_combout\ & (((\DATAMEMORY|memory~1779_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[45][4]~61_combout\,
	datac => \DATAMEMORY|memory~1779_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1780_combout\);

\DATAMEMORY|memory[45][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1780_combout\,
	ena => \DATAMEMORY|memory[45][0]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[45][7]~q\);

\DATAMEMORY|memory~1781\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1781_combout\ = (\DATAMEMORY|memory[53][7]~66_combout\ & (((\DATAMEMORY|memory[3][3]~1976_combout\)))) # (!\DATAMEMORY|memory[53][7]~66_combout\ & ((\DATAMEMORY|memory[3][3]~1976_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~1976_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[53][7]~66_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~1976_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1781_combout\);

\DATAMEMORY|memory~1782\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1782_combout\ = (\DATAMEMORY|memory[53][7]~66_combout\ & ((\DATAMEMORY|memory~1781_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1781_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[53][7]~66_combout\ & (((\DATAMEMORY|memory~1781_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[53][7]~66_combout\,
	datac => \DATAMEMORY|memory~1781_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1782_combout\);

\DATAMEMORY|memory[53][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1782_combout\,
	ena => \DATAMEMORY|memory[53][0]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[53][7]~q\);

\DATAMEMORY|memory~1783\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1783_combout\ = (\DATAMEMORY|memory[37][3]~71_combout\ & (((\DATAMEMORY|memory[3][3]~1977_combout\)))) # (!\DATAMEMORY|memory[37][3]~71_combout\ & ((\DATAMEMORY|memory[3][3]~1977_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~1977_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[37][3]~71_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~1977_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1783_combout\);

\DATAMEMORY|memory~1784\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1784_combout\ = (\DATAMEMORY|memory[37][3]~71_combout\ & ((\DATAMEMORY|memory~1783_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1783_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[37][3]~71_combout\ & (((\DATAMEMORY|memory~1783_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[37][3]~71_combout\,
	datac => \DATAMEMORY|memory~1783_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1784_combout\);

\DATAMEMORY|memory[37][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1784_combout\,
	ena => \DATAMEMORY|memory[37][0]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[37][7]~q\);

\DATAMEMORY|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~1_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[53][7]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[37][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[53][7]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[37][7]~q\,
	combout => \DATAMEMORY|Mux24~1_combout\);

\DATAMEMORY|memory~1785\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1785_combout\ = (\DATAMEMORY|memory[61][7]~76_combout\ & (((\DATAMEMORY|memory[3][3]~1978_combout\)))) # (!\DATAMEMORY|memory[61][7]~76_combout\ & ((\DATAMEMORY|memory[3][3]~1978_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~1978_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[61][7]~76_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~1978_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1785_combout\);

\DATAMEMORY|memory~1786\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1786_combout\ = (\DATAMEMORY|memory[61][7]~76_combout\ & ((\DATAMEMORY|memory~1785_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1785_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[61][7]~76_combout\ & (((\DATAMEMORY|memory~1785_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[61][7]~76_combout\,
	datac => \DATAMEMORY|memory~1785_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1786_combout\);

\DATAMEMORY|memory[61][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1786_combout\,
	ena => \DATAMEMORY|memory[61][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[61][7]~q\);

\DATAMEMORY|Mux24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~2_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux24~1_combout\ & ((\DATAMEMORY|memory[61][7]~q\))) # (!\DATAMEMORY|Mux24~1_combout\ & (\DATAMEMORY|memory[45][7]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux24~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[45][7]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux24~1_combout\,
	datad => \DATAMEMORY|memory[61][7]~q\,
	combout => \DATAMEMORY|Mux24~2_combout\);

\DATAMEMORY|Mux24~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~78_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux24~77_combout\ & ((\DATAMEMORY|Mux24~2_combout\))) # (!\DATAMEMORY|Mux24~77_combout\ & (\DATAMEMORY|memory[49][7]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux24~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[49][7]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux24~77_combout\,
	datad => \DATAMEMORY|Mux24~2_combout\,
	combout => \DATAMEMORY|Mux24~78_combout\);

\DATAMEMORY|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux8~0_combout\ = (\REXMEM|output_result\(1) & (((\REXMEM|output_result\(6))))) # (!\REXMEM|output_result\(1) & ((\REXMEM|output_result\(6) & (\DATAMEMORY|memory[97][7]~q\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux24~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datab => \DATAMEMORY|memory[97][7]~q\,
	datac => \REXMEM|output_result\(6),
	datad => \DATAMEMORY|Mux24~78_combout\,
	combout => \DATAMEMORY|Mux8~0_combout\);

\DATAMEMORY|memory~1789\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1789_combout\ = (\DATAMEMORY|memory[99][3]~90_combout\ & (((\DATAMEMORY|memory[3][3]~89_combout\)))) # (!\DATAMEMORY|memory[99][3]~90_combout\ & ((\DATAMEMORY|memory[3][3]~89_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~89_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[99][3]~90_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~89_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1789_combout\);

\DATAMEMORY|memory~1790\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1790_combout\ = (\DATAMEMORY|memory[99][3]~90_combout\ & ((\DATAMEMORY|memory~1789_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1789_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[99][3]~90_combout\ & (((\DATAMEMORY|memory~1789_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[99][3]~90_combout\,
	datac => \DATAMEMORY|memory~1789_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1790_combout\);

\DATAMEMORY|memory[99][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1790_combout\,
	ena => \DATAMEMORY|memory[99][0]~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[99][7]~q\);

\DATAMEMORY|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux8~1_combout\ = (\REXMEM|output_result\(1) & ((\DATAMEMORY|Mux8~0_combout\ & ((\DATAMEMORY|memory[99][7]~q\))) # (!\DATAMEMORY|Mux8~0_combout\ & (\DATAMEMORY|Mux24~9_combout\)))) # (!\REXMEM|output_result\(1) & 
-- (((\DATAMEMORY|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux24~9_combout\,
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|Mux8~0_combout\,
	datad => \DATAMEMORY|memory[99][7]~q\,
	combout => \DATAMEMORY|Mux8~1_combout\);

\DATAMEMORY|Mux0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux0~11_combout\ = (\RMEMWB|output_rdData[28]~28_combout\ & ((\DATAMEMORY|Mux0~10_combout\ & ((\DATAMEMORY|Mux8~1_combout\))) # (!\DATAMEMORY|Mux0~10_combout\ & (\DATAMEMORY|memory[98][7]~q\)))) # (!\RMEMWB|output_rdData[28]~28_combout\ & 
-- (((\DATAMEMORY|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[98][7]~q\,
	datab => \RMEMWB|output_rdData[28]~28_combout\,
	datac => \DATAMEMORY|Mux0~10_combout\,
	datad => \DATAMEMORY|Mux8~1_combout\,
	combout => \DATAMEMORY|Mux0~11_combout\);

\RMEMWB|output_rdData[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \DATAMEMORY|Mux0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_rdData\(31));

\MUXALU|Saida[31]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXALU|Saida[31]~26_combout\ = (\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(6))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_imed\(6),
	datab => \RIDEX|output_read2\(31),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \MUXALU|Saida[31]~26_combout\);

\regBd|reg1|reg|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[31]~31_combout\,
	ena => \regBd|Rin1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg1|reg|Q\(31));

\regBd|reg30|reg|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[31]~31_combout\,
	ena => \regBd|Rin1[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg30|reg|Q\(31));

\regBd|reg0|reg|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[31]~31_combout\,
	ena => \regBd|Rin1[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg0|reg|Q\(31));

\regBd|readData1[31]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[31]~62_combout\ = (\RIFIF|out_instr\(10) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(10) & ((\RIFIF|out_instr\(0) & (\regBd|reg30|reg|Q\(31))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(10),
	datab => \regBd|reg30|reg|Q\(31),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(31),
	combout => \regBd|readData1[31]~62_combout\);

\regBd|reg31|reg|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[31]~31_combout\,
	ena => \regBd|Rin1[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg31|reg|Q\(31));

\regBd|readData1[31]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[31]~63_combout\ = (\RIFIF|out_instr\(10) & ((\regBd|readData1[31]~62_combout\ & ((\regBd|reg31|reg|Q\(31)))) # (!\regBd|readData1[31]~62_combout\ & (\regBd|reg1|reg|Q\(31))))) # (!\RIFIF|out_instr\(10) & 
-- (((\regBd|readData1[31]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg1|reg|Q\(31),
	datab => \RIFIF|out_instr\(10),
	datac => \regBd|readData1[31]~62_combout\,
	datad => \regBd|reg31|reg|Q\(31),
	combout => \regBd|readData1[31]~63_combout\);

\RIDEX|output_read1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData1[31]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read1\(31));

\ALU|Add0~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~176_combout\ = (\ALU|Add0~26_combout\ & ((\MUXALU|Saida[31]~26_combout\) # ((\RIDEX|output_read1\(31))))) # (!\ALU|Add0~26_combout\ & (\MUXALU|Saida[31]~26_combout\ & (\RIDEX|output_read1\(31) & \ALU|Add0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~26_combout\,
	datab => \MUXALU|Saida[31]~26_combout\,
	datac => \RIDEX|output_read1\(31),
	datad => \ALU|Add0~27_combout\,
	combout => \ALU|Add0~176_combout\);

\ALU|Add0~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~177_combout\ = \ULACONTROL|Mux4~0_combout\ $ (((\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_imed\(6)))) # (!\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_read2\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(4),
	datab => \RIDEX|output_read2\(31),
	datac => \RIDEX|output_imed\(6),
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~177_combout\);

\ALU|Add0~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~172_combout\ = \ULACONTROL|Mux4~0_combout\ $ (((\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_imed\(6)))) # (!\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_read2\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(4),
	datab => \RIDEX|output_read2\(30),
	datac => \RIDEX|output_imed\(6),
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~172_combout\);

\regBd|reg1|reg|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[30]~30_combout\,
	ena => \regBd|Rin1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg1|reg|Q\(30));

\regBd|reg30|reg|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[30]~30_combout\,
	ena => \regBd|Rin1[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg30|reg|Q\(30));

\regBd|reg0|reg|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[30]~30_combout\,
	ena => \regBd|Rin1[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg0|reg|Q\(30));

\regBd|readData1[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[30]~60_combout\ = (\RIFIF|out_instr\(10) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(10) & ((\RIFIF|out_instr\(0) & (\regBd|reg30|reg|Q\(30))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(10),
	datab => \regBd|reg30|reg|Q\(30),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(30),
	combout => \regBd|readData1[30]~60_combout\);

\regBd|reg31|reg|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[30]~30_combout\,
	ena => \regBd|Rin1[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg31|reg|Q\(30));

\regBd|readData1[30]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[30]~61_combout\ = (\RIFIF|out_instr\(10) & ((\regBd|readData1[30]~60_combout\ & ((\regBd|reg31|reg|Q\(30)))) # (!\regBd|readData1[30]~60_combout\ & (\regBd|reg1|reg|Q\(30))))) # (!\RIFIF|out_instr\(10) & 
-- (((\regBd|readData1[30]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg1|reg|Q\(30),
	datab => \RIFIF|out_instr\(10),
	datac => \regBd|readData1[30]~60_combout\,
	datad => \regBd|reg31|reg|Q\(30),
	combout => \regBd|readData1[30]~61_combout\);

\RIDEX|output_read1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData1[30]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read1\(30));

\REXMEM|output_wrData[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_read2\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_wrData\(29));

\DATAMEMORY|memory~1489\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1489_combout\ = (\DATAMEMORY|memory[75][6]~367_combout\ & (((\DATAMEMORY|memory[3][3]~366_combout\)))) # (!\DATAMEMORY|memory[75][6]~367_combout\ & ((\DATAMEMORY|memory[3][3]~366_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~366_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[75][6]~367_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~366_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1489_combout\);

\DATAMEMORY|memory~1369\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1369_combout\ = (\DATAMEMORY|memory[49][7]~56_combout\ & (((\DATAMEMORY|memory[3][3]~55_combout\)))) # (!\DATAMEMORY|memory[49][7]~56_combout\ & ((\DATAMEMORY|memory[3][3]~55_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~55_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[49][7]~56_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~55_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1369_combout\);

\DATAMEMORY|memory~1370\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1370_combout\ = (\DATAMEMORY|memory[49][7]~56_combout\ & ((\DATAMEMORY|memory~1369_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1369_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[49][7]~56_combout\ & (((\DATAMEMORY|memory~1369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[49][7]~56_combout\,
	datac => \DATAMEMORY|memory~1369_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1370_combout\);

\DATAMEMORY|memory[49][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1370_combout\,
	ena => \DATAMEMORY|memory[49][0]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[49][5]~q\);

\DATAMEMORY|memory~1371\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1371_combout\ = (\DATAMEMORY|memory[57][7]~41_combout\ & (((\DATAMEMORY|memory[3][3]~40_combout\)))) # (!\DATAMEMORY|memory[57][7]~41_combout\ & ((\DATAMEMORY|memory[3][3]~40_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~40_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[57][7]~41_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~40_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1371_combout\);

\DATAMEMORY|memory~1372\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1372_combout\ = (\DATAMEMORY|memory[57][7]~41_combout\ & ((\DATAMEMORY|memory~1371_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1371_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[57][7]~41_combout\ & (((\DATAMEMORY|memory~1371_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[57][7]~41_combout\,
	datac => \DATAMEMORY|memory~1371_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1372_combout\);

\DATAMEMORY|memory[57][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1372_combout\,
	ena => \DATAMEMORY|memory[57][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[57][5]~q\);

\DATAMEMORY|memory~1373\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1373_combout\ = (\DATAMEMORY|memory[41][2]~49_combout\ & (((\DATAMEMORY|memory[3][3]~48_combout\)))) # (!\DATAMEMORY|memory[41][2]~49_combout\ & ((\DATAMEMORY|memory[3][3]~48_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~48_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[41][2]~49_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~48_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1373_combout\);

\DATAMEMORY|memory~1374\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1374_combout\ = (\DATAMEMORY|memory[41][2]~49_combout\ & ((\DATAMEMORY|memory~1373_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1373_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[41][2]~49_combout\ & (((\DATAMEMORY|memory~1373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[41][2]~49_combout\,
	datac => \DATAMEMORY|memory~1373_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1374_combout\);

\DATAMEMORY|memory[41][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1374_combout\,
	ena => \DATAMEMORY|memory[41][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[41][5]~q\);

\DATAMEMORY|Mux26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~2_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[57][5]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[41][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[57][5]~q\,
	datab => \DATAMEMORY|memory[41][5]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux26~2_combout\);

\DATAMEMORY|memory~1375\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1375_combout\ = (\DATAMEMORY|memory[45][4]~61_combout\ & (((\DATAMEMORY|memory[3][3]~1975_combout\)))) # (!\DATAMEMORY|memory[45][4]~61_combout\ & ((\DATAMEMORY|memory[3][3]~1975_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~1975_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[45][4]~61_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~1975_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1375_combout\);

\DATAMEMORY|memory~1376\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1376_combout\ = (\DATAMEMORY|memory[45][4]~61_combout\ & ((\DATAMEMORY|memory~1375_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1375_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[45][4]~61_combout\ & (((\DATAMEMORY|memory~1375_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[45][4]~61_combout\,
	datac => \DATAMEMORY|memory~1375_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1376_combout\);

\DATAMEMORY|memory[45][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1376_combout\,
	ena => \DATAMEMORY|memory[45][0]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[45][5]~q\);

\DATAMEMORY|memory~1377\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1377_combout\ = (\DATAMEMORY|memory[53][7]~66_combout\ & (((\DATAMEMORY|memory[3][3]~1976_combout\)))) # (!\DATAMEMORY|memory[53][7]~66_combout\ & ((\DATAMEMORY|memory[3][3]~1976_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~1976_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[53][7]~66_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~1976_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1377_combout\);

\DATAMEMORY|memory~1378\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1378_combout\ = (\DATAMEMORY|memory[53][7]~66_combout\ & ((\DATAMEMORY|memory~1377_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1377_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[53][7]~66_combout\ & (((\DATAMEMORY|memory~1377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[53][7]~66_combout\,
	datac => \DATAMEMORY|memory~1377_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1378_combout\);

\DATAMEMORY|memory[53][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1378_combout\,
	ena => \DATAMEMORY|memory[53][0]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[53][5]~q\);

\DATAMEMORY|memory~1379\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1379_combout\ = (\DATAMEMORY|memory[37][3]~71_combout\ & (((\DATAMEMORY|memory[3][3]~1977_combout\)))) # (!\DATAMEMORY|memory[37][3]~71_combout\ & ((\DATAMEMORY|memory[3][3]~1977_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~1977_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[37][3]~71_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~1977_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1379_combout\);

\DATAMEMORY|memory~1380\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1380_combout\ = (\DATAMEMORY|memory[37][3]~71_combout\ & ((\DATAMEMORY|memory~1379_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1379_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[37][3]~71_combout\ & (((\DATAMEMORY|memory~1379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[37][3]~71_combout\,
	datac => \DATAMEMORY|memory~1379_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1380_combout\);

\DATAMEMORY|memory[37][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1380_combout\,
	ena => \DATAMEMORY|memory[37][0]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[37][5]~q\);

\DATAMEMORY|Mux26~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~3_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[53][5]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[37][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[53][5]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[37][5]~q\,
	combout => \DATAMEMORY|Mux26~3_combout\);

\DATAMEMORY|memory~1381\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1381_combout\ = (\DATAMEMORY|memory[61][7]~76_combout\ & (((\DATAMEMORY|memory[3][3]~1978_combout\)))) # (!\DATAMEMORY|memory[61][7]~76_combout\ & ((\DATAMEMORY|memory[3][3]~1978_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~1978_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[61][7]~76_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~1978_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1381_combout\);

\DATAMEMORY|memory~1382\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1382_combout\ = (\DATAMEMORY|memory[61][7]~76_combout\ & ((\DATAMEMORY|memory~1381_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1381_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[61][7]~76_combout\ & (((\DATAMEMORY|memory~1381_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[61][7]~76_combout\,
	datac => \DATAMEMORY|memory~1381_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1382_combout\);

\DATAMEMORY|memory[61][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1382_combout\,
	ena => \DATAMEMORY|memory[61][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[61][5]~q\);

\DATAMEMORY|Mux26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~4_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux26~3_combout\ & ((\DATAMEMORY|memory[61][5]~q\))) # (!\DATAMEMORY|Mux26~3_combout\ & (\DATAMEMORY|memory[45][5]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux26~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[45][5]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux26~3_combout\,
	datad => \DATAMEMORY|memory[61][5]~q\,
	combout => \DATAMEMORY|Mux26~4_combout\);

\DATAMEMORY|Mux26~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~5_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux26~2_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux26~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux26~2_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux26~4_combout\,
	combout => \DATAMEMORY|Mux26~5_combout\);

\DATAMEMORY|memory~1383\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1383_combout\ = (\DATAMEMORY|memory[65][0]~82_combout\ & (((\DATAMEMORY|memory[3][3]~81_combout\)))) # (!\DATAMEMORY|memory[65][0]~82_combout\ & ((\DATAMEMORY|memory[3][3]~81_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~81_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[65][0]~82_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~81_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1383_combout\);

\DATAMEMORY|memory~1384\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1384_combout\ = (\DATAMEMORY|memory[65][0]~82_combout\ & ((\DATAMEMORY|memory~1383_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1383_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[65][0]~82_combout\ & (((\DATAMEMORY|memory~1383_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[65][0]~82_combout\,
	datac => \DATAMEMORY|memory~1383_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1384_combout\);

\DATAMEMORY|memory[65][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1384_combout\,
	ena => \DATAMEMORY|memory[65][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[65][5]~q\);

\DATAMEMORY|Mux26~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~6_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~5_combout\ & ((\DATAMEMORY|memory[65][5]~q\))) # (!\DATAMEMORY|Mux26~5_combout\ & (\DATAMEMORY|memory[49][5]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[49][5]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux26~5_combout\,
	datad => \DATAMEMORY|memory[65][5]~q\,
	combout => \DATAMEMORY|Mux26~6_combout\);

\DATAMEMORY|memory~1385\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1385_combout\ = (\DATAMEMORY|memory[99][3]~90_combout\ & (((\DATAMEMORY|memory[3][3]~89_combout\)))) # (!\DATAMEMORY|memory[99][3]~90_combout\ & ((\DATAMEMORY|memory[3][3]~89_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~89_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[99][3]~90_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~89_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1385_combout\);

\DATAMEMORY|memory~1386\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1386_combout\ = (\DATAMEMORY|memory[99][3]~90_combout\ & ((\DATAMEMORY|memory~1385_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1385_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[99][3]~90_combout\ & (((\DATAMEMORY|memory~1385_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[99][3]~90_combout\,
	datac => \DATAMEMORY|memory~1385_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1386_combout\);

\DATAMEMORY|memory[99][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1386_combout\,
	ena => \DATAMEMORY|memory[99][0]~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[99][5]~q\);

\DATAMEMORY|memory~1387\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1387_combout\ = (\DATAMEMORY|memory[47][2]~93_combout\ & (((\DATAMEMORY|memory[3][3]~64_combout\)))) # (!\DATAMEMORY|memory[47][2]~93_combout\ & ((\DATAMEMORY|memory[3][3]~64_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~64_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[47][2]~93_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~64_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1387_combout\);

\DATAMEMORY|memory~1388\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1388_combout\ = (\DATAMEMORY|memory[47][2]~93_combout\ & ((\DATAMEMORY|memory~1387_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1387_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[47][2]~93_combout\ & (((\DATAMEMORY|memory~1387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[47][2]~93_combout\,
	datac => \DATAMEMORY|memory~1387_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1388_combout\);

\DATAMEMORY|memory[47][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1388_combout\,
	ena => \DATAMEMORY|memory[47][0]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[47][5]~q\);

\DATAMEMORY|memory~1389\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1389_combout\ = (\DATAMEMORY|memory[55][7]~97_combout\ & (((\DATAMEMORY|memory[3][3]~69_combout\)))) # (!\DATAMEMORY|memory[55][7]~97_combout\ & ((\DATAMEMORY|memory[3][3]~69_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~69_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[55][7]~97_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~69_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1389_combout\);

\DATAMEMORY|memory~1390\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1390_combout\ = (\DATAMEMORY|memory[55][7]~97_combout\ & ((\DATAMEMORY|memory~1389_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1389_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[55][7]~97_combout\ & (((\DATAMEMORY|memory~1389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[55][7]~97_combout\,
	datac => \DATAMEMORY|memory~1389_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1390_combout\);

\DATAMEMORY|memory[55][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1390_combout\,
	ena => \DATAMEMORY|memory[55][0]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[55][5]~q\);

\DATAMEMORY|memory~1391\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1391_combout\ = (\DATAMEMORY|memory[39][1]~101_combout\ & (((\DATAMEMORY|memory[3][3]~74_combout\)))) # (!\DATAMEMORY|memory[39][1]~101_combout\ & ((\DATAMEMORY|memory[3][3]~74_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~74_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[39][1]~101_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~74_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1391_combout\);

\DATAMEMORY|memory~1392\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1392_combout\ = (\DATAMEMORY|memory[39][1]~101_combout\ & ((\DATAMEMORY|memory~1391_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1391_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[39][1]~101_combout\ & (((\DATAMEMORY|memory~1391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[39][1]~101_combout\,
	datac => \DATAMEMORY|memory~1391_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1392_combout\);

\DATAMEMORY|memory[39][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1392_combout\,
	ena => \DATAMEMORY|memory[39][0]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[39][5]~q\);

\DATAMEMORY|Mux26~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~7_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[55][5]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[39][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[55][5]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[39][5]~q\,
	combout => \DATAMEMORY|Mux26~7_combout\);

\DATAMEMORY|memory~1393\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1393_combout\ = (\DATAMEMORY|memory[63][4]~105_combout\ & (((\DATAMEMORY|memory[3][3]~79_combout\)))) # (!\DATAMEMORY|memory[63][4]~105_combout\ & ((\DATAMEMORY|memory[3][3]~79_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~79_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[63][4]~105_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~79_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1393_combout\);

\DATAMEMORY|memory~1394\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1394_combout\ = (\DATAMEMORY|memory[63][4]~105_combout\ & ((\DATAMEMORY|memory~1393_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1393_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[63][4]~105_combout\ & (((\DATAMEMORY|memory~1393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[63][4]~105_combout\,
	datac => \DATAMEMORY|memory~1393_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1394_combout\);

\DATAMEMORY|memory[63][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1394_combout\,
	ena => \DATAMEMORY|memory[63][0]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[63][5]~q\);

\DATAMEMORY|Mux26~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~8_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux26~7_combout\ & ((\DATAMEMORY|memory[63][5]~q\))) # (!\DATAMEMORY|Mux26~7_combout\ & (\DATAMEMORY|memory[47][5]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux26~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[47][5]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux26~7_combout\,
	datad => \DATAMEMORY|memory[63][5]~q\,
	combout => \DATAMEMORY|Mux26~8_combout\);

\DATAMEMORY|memory~1395\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1395_combout\ = (\DATAMEMORY|memory[51][7]~113_combout\ & (((\DATAMEMORY|memory[3][3]~59_combout\)))) # (!\DATAMEMORY|memory[51][7]~113_combout\ & ((\DATAMEMORY|memory[3][3]~59_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~59_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[51][7]~113_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~59_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1395_combout\);

\DATAMEMORY|memory~1396\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1396_combout\ = (\DATAMEMORY|memory[51][7]~113_combout\ & ((\DATAMEMORY|memory~1395_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1395_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[51][7]~113_combout\ & (((\DATAMEMORY|memory~1395_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[51][7]~113_combout\,
	datac => \DATAMEMORY|memory~1395_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1396_combout\);

\DATAMEMORY|memory[51][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1396_combout\,
	ena => \DATAMEMORY|memory[51][0]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[51][5]~q\);

\DATAMEMORY|memory~1397\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1397_combout\ = (\DATAMEMORY|memory[43][6]~109_combout\ & (((\DATAMEMORY|memory[3][3]~53_combout\)))) # (!\DATAMEMORY|memory[43][6]~109_combout\ & ((\DATAMEMORY|memory[3][3]~53_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~53_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[43][6]~109_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~53_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1397_combout\);

\DATAMEMORY|memory~1398\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1398_combout\ = (\DATAMEMORY|memory[43][6]~109_combout\ & ((\DATAMEMORY|memory~1397_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1397_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[43][6]~109_combout\ & (((\DATAMEMORY|memory~1397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[43][6]~109_combout\,
	datac => \DATAMEMORY|memory~1397_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1398_combout\);

\DATAMEMORY|memory[43][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1398_combout\,
	ena => \DATAMEMORY|memory[43][0]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[43][5]~q\);

\DATAMEMORY|memory~1399\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1399_combout\ = (\DATAMEMORY|memory[35][1]~118_combout\ & (((\DATAMEMORY|memory[3][3]~117_combout\)))) # (!\DATAMEMORY|memory[35][1]~118_combout\ & ((\DATAMEMORY|memory[3][3]~117_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~117_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[35][1]~118_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~117_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1399_combout\);

\DATAMEMORY|memory~1400\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1400_combout\ = (\DATAMEMORY|memory[35][1]~118_combout\ & ((\DATAMEMORY|memory~1399_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1399_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[35][1]~118_combout\ & (((\DATAMEMORY|memory~1399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[35][1]~118_combout\,
	datac => \DATAMEMORY|memory~1399_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1400_combout\);

\DATAMEMORY|memory[35][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1400_combout\,
	ena => \DATAMEMORY|memory[35][0]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[35][5]~q\);

\DATAMEMORY|Mux26~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~9_combout\ = (\REXMEM|output_result\(4) & (((\REXMEM|output_result\(3))))) # (!\REXMEM|output_result\(4) & ((\REXMEM|output_result\(3) & (\DATAMEMORY|memory[43][5]~q\)) # (!\REXMEM|output_result\(3) & ((\DATAMEMORY|memory[35][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \DATAMEMORY|memory[43][5]~q\,
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|memory[35][5]~q\,
	combout => \DATAMEMORY|Mux26~9_combout\);

\DATAMEMORY|memory~1401\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1401_combout\ = (\DATAMEMORY|memory[59][7]~122_combout\ & (((\DATAMEMORY|memory[3][3]~45_combout\)))) # (!\DATAMEMORY|memory[59][7]~122_combout\ & ((\DATAMEMORY|memory[3][3]~45_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~45_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[59][7]~122_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~45_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1401_combout\);

\DATAMEMORY|memory~1402\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1402_combout\ = (\DATAMEMORY|memory[59][7]~122_combout\ & ((\DATAMEMORY|memory~1401_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1401_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[59][7]~122_combout\ & (((\DATAMEMORY|memory~1401_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[59][7]~122_combout\,
	datac => \DATAMEMORY|memory~1401_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1402_combout\);

\DATAMEMORY|memory[59][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1402_combout\,
	ena => \DATAMEMORY|memory[59][0]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[59][5]~q\);

\DATAMEMORY|Mux26~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~10_combout\ = (\REXMEM|output_result\(4) & ((\DATAMEMORY|Mux26~9_combout\ & ((\DATAMEMORY|memory[59][5]~q\))) # (!\DATAMEMORY|Mux26~9_combout\ & (\DATAMEMORY|memory[51][5]~q\)))) # (!\REXMEM|output_result\(4) & 
-- (((\DATAMEMORY|Mux26~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[51][5]~q\,
	datab => \REXMEM|output_result\(4),
	datac => \DATAMEMORY|Mux26~9_combout\,
	datad => \DATAMEMORY|memory[59][5]~q\,
	combout => \DATAMEMORY|Mux26~10_combout\);

\DATAMEMORY|Mux26~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~11_combout\ = (\REXMEM|output_result\(2) & (\DATAMEMORY|Mux26~8_combout\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|Mux26~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~8_combout\,
	datab => \DATAMEMORY|Mux26~10_combout\,
	datad => \REXMEM|output_result\(2),
	combout => \DATAMEMORY|Mux26~11_combout\);

\DATAMEMORY|Mux26~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~12_combout\ = (\REXMEM|output_result\(1) & (((\REXMEM|output_result\(6))))) # (!\REXMEM|output_result\(1) & ((\REXMEM|output_result\(6) & (\DATAMEMORY|memory[99][5]~q\)) # (!\REXMEM|output_result\(6) & 
-- ((\DATAMEMORY|Mux26~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datab => \DATAMEMORY|memory[99][5]~q\,
	datac => \REXMEM|output_result\(6),
	datad => \DATAMEMORY|Mux26~11_combout\,
	combout => \DATAMEMORY|Mux26~12_combout\);

\DATAMEMORY|memory~1403\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1403_combout\ = (\DATAMEMORY|memory[3][3]~127_combout\ & (((\DATAMEMORY|memory[1][1]~128_combout\)))) # (!\DATAMEMORY|memory[3][3]~127_combout\ & ((\DATAMEMORY|memory[1][1]~128_combout\ & (\REXMEM|output_wrData\(21))) # 
-- (!\DATAMEMORY|memory[1][1]~128_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~127_combout\,
	datab => \REXMEM|output_wrData\(21),
	datac => \DATAMEMORY|memory[1][1]~128_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1403_combout\);

\DATAMEMORY|memory~1404\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1404_combout\ = (\DATAMEMORY|memory[3][3]~127_combout\ & ((\DATAMEMORY|memory~1403_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1403_combout\ & (\REXMEM|output_wrData\(13))))) # 
-- (!\DATAMEMORY|memory[3][3]~127_combout\ & (((\DATAMEMORY|memory~1403_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(13),
	datab => \DATAMEMORY|memory[3][3]~127_combout\,
	datac => \DATAMEMORY|memory~1403_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1404_combout\);

\DATAMEMORY|memory[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1404_combout\,
	ena => \DATAMEMORY|memory[1][0]~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[1][5]~q\);

\DATAMEMORY|Mux26~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~13_combout\ = (\REXMEM|output_result\(1) & ((\DATAMEMORY|Mux26~12_combout\ & ((\DATAMEMORY|memory[1][5]~q\))) # (!\DATAMEMORY|Mux26~12_combout\ & (\DATAMEMORY|Mux26~6_combout\)))) # (!\REXMEM|output_result\(1) & 
-- (((\DATAMEMORY|Mux26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~6_combout\,
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|Mux26~12_combout\,
	datad => \DATAMEMORY|memory[1][5]~q\,
	combout => \DATAMEMORY|Mux26~13_combout\);

\DATAMEMORY|memory~1405\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1405_combout\ = (\DATAMEMORY|memory[100][5]~201_combout\ & (((\DATAMEMORY|memory[98][7]~200_combout\)))) # (!\DATAMEMORY|memory[100][5]~201_combout\ & ((\DATAMEMORY|memory[98][7]~200_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[98][7]~200_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][5]~201_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[98][7]~200_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1405_combout\);

\DATAMEMORY|memory~1406\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1406_combout\ = (\DATAMEMORY|memory[100][5]~201_combout\ & ((\DATAMEMORY|memory~1405_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1405_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[100][5]~201_combout\ & (((\DATAMEMORY|memory~1405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[100][5]~201_combout\,
	datac => \DATAMEMORY|memory~1405_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1406_combout\);

\DATAMEMORY|memory[100][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1406_combout\,
	ena => \DATAMEMORY|memory[100][0]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[100][5]~q\);

\DATAMEMORY|memory~1407\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1407_combout\ = (\DATAMEMORY|memory[50][7]~161_combout\ & (((\DATAMEMORY|memory[48][7]~160_combout\)))) # (!\DATAMEMORY|memory[50][7]~161_combout\ & ((\DATAMEMORY|memory[48][7]~160_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[48][7]~160_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[50][7]~161_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[48][7]~160_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1407_combout\);

\DATAMEMORY|memory~1408\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1408_combout\ = (\DATAMEMORY|memory[50][7]~161_combout\ & ((\DATAMEMORY|memory~1407_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1407_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[50][7]~161_combout\ & (((\DATAMEMORY|memory~1407_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[50][7]~161_combout\,
	datac => \DATAMEMORY|memory~1407_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1408_combout\);

\DATAMEMORY|memory[50][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1408_combout\,
	ena => \DATAMEMORY|memory[50][0]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[50][5]~q\);

\DATAMEMORY|memory~1409\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1409_combout\ = (\DATAMEMORY|memory[58][7]~145_combout\ & (((\DATAMEMORY|memory[56][7]~144_combout\)))) # (!\DATAMEMORY|memory[58][7]~145_combout\ & ((\DATAMEMORY|memory[56][7]~144_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[56][7]~144_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[58][7]~145_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[56][7]~144_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1409_combout\);

\DATAMEMORY|memory~1410\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1410_combout\ = (\DATAMEMORY|memory[58][7]~145_combout\ & ((\DATAMEMORY|memory~1409_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1409_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[58][7]~145_combout\ & (((\DATAMEMORY|memory~1409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[58][7]~145_combout\,
	datac => \DATAMEMORY|memory~1409_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1410_combout\);

\DATAMEMORY|memory[58][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1410_combout\,
	ena => \DATAMEMORY|memory[58][0]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[58][5]~q\);

\DATAMEMORY|memory~1411\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1411_combout\ = (\DATAMEMORY|memory[42][7]~152_combout\ & (((\DATAMEMORY|memory[40][5]~151_combout\)))) # (!\DATAMEMORY|memory[42][7]~152_combout\ & ((\DATAMEMORY|memory[40][5]~151_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[40][5]~151_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[42][7]~152_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[40][5]~151_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1411_combout\);

\DATAMEMORY|memory~1412\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1412_combout\ = (\DATAMEMORY|memory[42][7]~152_combout\ & ((\DATAMEMORY|memory~1411_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1411_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[42][7]~152_combout\ & (((\DATAMEMORY|memory~1411_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[42][7]~152_combout\,
	datac => \DATAMEMORY|memory~1411_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1412_combout\);

\DATAMEMORY|memory[42][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1412_combout\,
	ena => \DATAMEMORY|memory[42][0]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[42][5]~q\);

\DATAMEMORY|Mux26~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~14_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[58][5]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[42][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[58][5]~q\,
	datab => \DATAMEMORY|memory[42][5]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux26~14_combout\);

\DATAMEMORY|memory~1413\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1413_combout\ = (\DATAMEMORY|memory[46][1]~168_combout\ & (((\DATAMEMORY|memory[44][1]~167_combout\)))) # (!\DATAMEMORY|memory[46][1]~168_combout\ & ((\DATAMEMORY|memory[44][1]~167_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[44][1]~167_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[46][1]~168_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[44][1]~167_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1413_combout\);

\DATAMEMORY|memory~1414\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1414_combout\ = (\DATAMEMORY|memory[46][1]~168_combout\ & ((\DATAMEMORY|memory~1413_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1413_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[46][1]~168_combout\ & (((\DATAMEMORY|memory~1413_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[46][1]~168_combout\,
	datac => \DATAMEMORY|memory~1413_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1414_combout\);

\DATAMEMORY|memory[46][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1414_combout\,
	ena => \DATAMEMORY|memory[46][0]~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[46][5]~q\);

\DATAMEMORY|memory~1415\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1415_combout\ = (\DATAMEMORY|memory[54][7]~176_combout\ & (((\DATAMEMORY|memory[52][7]~175_combout\)))) # (!\DATAMEMORY|memory[54][7]~176_combout\ & ((\DATAMEMORY|memory[52][7]~175_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[52][7]~175_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[54][7]~176_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[52][7]~175_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1415_combout\);

\DATAMEMORY|memory~1416\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1416_combout\ = (\DATAMEMORY|memory[54][7]~176_combout\ & ((\DATAMEMORY|memory~1415_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1415_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[54][7]~176_combout\ & (((\DATAMEMORY|memory~1415_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[54][7]~176_combout\,
	datac => \DATAMEMORY|memory~1415_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1416_combout\);

\DATAMEMORY|memory[54][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1416_combout\,
	ena => \DATAMEMORY|memory[54][0]~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[54][5]~q\);

\DATAMEMORY|memory~1417\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1417_combout\ = (\DATAMEMORY|memory[38][5]~183_combout\ & (((\DATAMEMORY|memory[36][1]~182_combout\)))) # (!\DATAMEMORY|memory[38][5]~183_combout\ & ((\DATAMEMORY|memory[36][1]~182_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[36][1]~182_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[38][5]~183_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[36][1]~182_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1417_combout\);

\DATAMEMORY|memory~1418\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1418_combout\ = (\DATAMEMORY|memory[38][5]~183_combout\ & ((\DATAMEMORY|memory~1417_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1417_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[38][5]~183_combout\ & (((\DATAMEMORY|memory~1417_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[38][5]~183_combout\,
	datac => \DATAMEMORY|memory~1417_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1418_combout\);

\DATAMEMORY|memory[38][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1418_combout\,
	ena => \DATAMEMORY|memory[38][0]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[38][5]~q\);

\DATAMEMORY|Mux26~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~15_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[54][5]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[38][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[54][5]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[38][5]~q\,
	combout => \DATAMEMORY|Mux26~15_combout\);

\DATAMEMORY|memory~1419\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1419_combout\ = (\DATAMEMORY|memory[62][6]~189_combout\ & (((\DATAMEMORY|memory[60][7]~188_combout\)))) # (!\DATAMEMORY|memory[62][6]~189_combout\ & ((\DATAMEMORY|memory[60][7]~188_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[60][7]~188_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[62][6]~189_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[60][7]~188_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1419_combout\);

\DATAMEMORY|memory~1420\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1420_combout\ = (\DATAMEMORY|memory[62][6]~189_combout\ & ((\DATAMEMORY|memory~1419_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1419_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[62][6]~189_combout\ & (((\DATAMEMORY|memory~1419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[62][6]~189_combout\,
	datac => \DATAMEMORY|memory~1419_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1420_combout\);

\DATAMEMORY|memory[62][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1420_combout\,
	ena => \DATAMEMORY|memory[62][0]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[62][5]~q\);

\DATAMEMORY|Mux26~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~16_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux26~15_combout\ & ((\DATAMEMORY|memory[62][5]~q\))) # (!\DATAMEMORY|Mux26~15_combout\ & (\DATAMEMORY|memory[46][5]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux26~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[46][5]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux26~15_combout\,
	datad => \DATAMEMORY|memory[62][5]~q\,
	combout => \DATAMEMORY|Mux26~16_combout\);

\DATAMEMORY|Mux26~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~17_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux26~14_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux26~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux26~14_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux26~16_combout\,
	combout => \DATAMEMORY|Mux26~17_combout\);

\DATAMEMORY|memory[66][5]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[66][5]~195_combout\ = (\DATAMEMORY|memory[64][4]~194_combout\ & (\DATAMEMORY|Decoder0~189_combout\)) # (!\DATAMEMORY|memory[64][4]~194_combout\ & ((\DATAMEMORY|Decoder0~199_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~189_combout\,
	datab => \DATAMEMORY|Decoder0~199_combout\,
	datad => \DATAMEMORY|memory[64][4]~194_combout\,
	combout => \DATAMEMORY|memory[66][5]~195_combout\);

\DATAMEMORY|memory~1421\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1421_combout\ = (\DATAMEMORY|memory[66][5]~195_combout\ & (((\DATAMEMORY|memory[64][4]~194_combout\)))) # (!\DATAMEMORY|memory[66][5]~195_combout\ & ((\DATAMEMORY|memory[64][4]~194_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[64][4]~194_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[66][5]~195_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[64][4]~194_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1421_combout\);

\DATAMEMORY|memory~1422\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1422_combout\ = (\DATAMEMORY|memory[66][5]~195_combout\ & ((\DATAMEMORY|memory~1421_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1421_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[66][5]~195_combout\ & (((\DATAMEMORY|memory~1421_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[66][5]~195_combout\,
	datac => \DATAMEMORY|memory~1421_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1422_combout\);

\DATAMEMORY|memory[66][0]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[66][0]~199_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~188_combout\) # ((\DATAMEMORY|Decoder0~189_combout\) # (\DATAMEMORY|memory[68][5]~198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~188_combout\,
	datac => \DATAMEMORY|Decoder0~189_combout\,
	datad => \DATAMEMORY|memory[68][5]~198_combout\,
	combout => \DATAMEMORY|memory[66][0]~199_combout\);

\DATAMEMORY|memory[66][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1422_combout\,
	ena => \DATAMEMORY|memory[66][0]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[66][5]~q\);

\DATAMEMORY|Mux26~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~18_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~17_combout\ & ((\DATAMEMORY|memory[66][5]~q\))) # (!\DATAMEMORY|Mux26~17_combout\ & (\DATAMEMORY|memory[50][5]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux26~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[50][5]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux26~17_combout\,
	datad => \DATAMEMORY|memory[66][5]~q\,
	combout => \DATAMEMORY|Mux26~18_combout\);

\DATAMEMORY|memory~1423\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1423_combout\ = (\DATAMEMORY|memory[56][7]~212_combout\ & (((\DATAMEMORY|memory[56][7]~180_combout\)))) # (!\DATAMEMORY|memory[56][7]~212_combout\ & ((\DATAMEMORY|memory[56][7]~180_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[56][7]~180_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[56][7]~212_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[56][7]~180_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1423_combout\);

\DATAMEMORY|memory~1424\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1424_combout\ = (\DATAMEMORY|memory[56][7]~212_combout\ & ((\DATAMEMORY|memory~1423_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1423_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[56][7]~212_combout\ & (((\DATAMEMORY|memory~1423_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[56][7]~212_combout\,
	datac => \DATAMEMORY|memory~1423_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1424_combout\);

\DATAMEMORY|memory[56][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1424_combout\,
	ena => \DATAMEMORY|memory[56][0]~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[56][5]~q\);

\DATAMEMORY|memory~1425\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1425_combout\ = (\DATAMEMORY|memory[40][5]~216_combout\ & (((\DATAMEMORY|memory[40][5]~186_combout\)))) # (!\DATAMEMORY|memory[40][5]~216_combout\ & ((\DATAMEMORY|memory[40][5]~186_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[40][5]~186_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[40][5]~216_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[40][5]~186_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1425_combout\);

\DATAMEMORY|memory~1426\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1426_combout\ = (\DATAMEMORY|memory[40][5]~216_combout\ & ((\DATAMEMORY|memory~1425_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1425_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[40][5]~216_combout\ & (((\DATAMEMORY|memory~1425_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[40][5]~216_combout\,
	datac => \DATAMEMORY|memory~1425_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1426_combout\);

\DATAMEMORY|memory[40][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1426_combout\,
	ena => \DATAMEMORY|memory[40][0]~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[40][5]~q\);

\DATAMEMORY|Mux26~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~19_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[56][5]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[40][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[56][5]~q\,
	datab => \DATAMEMORY|memory[40][5]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux26~19_combout\);

\DATAMEMORY|memory~1427\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1427_combout\ = (\DATAMEMORY|memory[44][1]~220_combout\ & (((\DATAMEMORY|memory[44][1]~155_combout\)))) # (!\DATAMEMORY|memory[44][1]~220_combout\ & ((\DATAMEMORY|memory[44][1]~155_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[44][1]~155_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[44][1]~220_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[44][1]~155_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1427_combout\);

\DATAMEMORY|memory~1428\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1428_combout\ = (\DATAMEMORY|memory[44][1]~220_combout\ & ((\DATAMEMORY|memory~1427_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1427_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[44][1]~220_combout\ & (((\DATAMEMORY|memory~1427_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[44][1]~220_combout\,
	datac => \DATAMEMORY|memory~1427_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1428_combout\);

\DATAMEMORY|memory[44][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1428_combout\,
	ena => \DATAMEMORY|memory[44][0]~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[44][5]~q\);

\DATAMEMORY|memory~1429\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1429_combout\ = (\DATAMEMORY|memory[52][7]~224_combout\ & (((\DATAMEMORY|memory[52][7]~164_combout\)))) # (!\DATAMEMORY|memory[52][7]~224_combout\ & ((\DATAMEMORY|memory[52][7]~164_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[52][7]~164_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[52][7]~224_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[52][7]~164_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1429_combout\);

\DATAMEMORY|memory~1430\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1430_combout\ = (\DATAMEMORY|memory[52][7]~224_combout\ & ((\DATAMEMORY|memory~1429_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1429_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[52][7]~224_combout\ & (((\DATAMEMORY|memory~1429_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[52][7]~224_combout\,
	datac => \DATAMEMORY|memory~1429_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1430_combout\);

\DATAMEMORY|memory[52][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1430_combout\,
	ena => \DATAMEMORY|memory[52][0]~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[52][5]~q\);

\DATAMEMORY|memory~1431\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1431_combout\ = (\DATAMEMORY|memory[36][1]~229_combout\ & (((\DATAMEMORY|memory[34][6]~228_combout\)))) # (!\DATAMEMORY|memory[36][1]~229_combout\ & ((\DATAMEMORY|memory[34][6]~228_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[34][6]~228_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[36][1]~229_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[34][6]~228_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1431_combout\);

\DATAMEMORY|memory~1432\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1432_combout\ = (\DATAMEMORY|memory[36][1]~229_combout\ & ((\DATAMEMORY|memory~1431_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1431_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[36][1]~229_combout\ & (((\DATAMEMORY|memory~1431_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[36][1]~229_combout\,
	datac => \DATAMEMORY|memory~1431_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1432_combout\);

\DATAMEMORY|memory[36][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1432_combout\,
	ena => \DATAMEMORY|memory[36][0]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[36][5]~q\);

\DATAMEMORY|Mux26~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~20_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[52][5]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[36][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[52][5]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[36][5]~q\,
	combout => \DATAMEMORY|Mux26~20_combout\);

\DATAMEMORY|memory~1433\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1433_combout\ = (\DATAMEMORY|memory[60][7]~233_combout\ & (((\DATAMEMORY|memory[60][7]~149_combout\)))) # (!\DATAMEMORY|memory[60][7]~233_combout\ & ((\DATAMEMORY|memory[60][7]~149_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[60][7]~149_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[60][7]~233_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[60][7]~149_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1433_combout\);

\DATAMEMORY|memory~1434\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1434_combout\ = (\DATAMEMORY|memory[60][7]~233_combout\ & ((\DATAMEMORY|memory~1433_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1433_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[60][7]~233_combout\ & (((\DATAMEMORY|memory~1433_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[60][7]~233_combout\,
	datac => \DATAMEMORY|memory~1433_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1434_combout\);

\DATAMEMORY|memory[60][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1434_combout\,
	ena => \DATAMEMORY|memory[60][0]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[60][5]~q\);

\DATAMEMORY|Mux26~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~21_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux26~20_combout\ & ((\DATAMEMORY|memory[60][5]~q\))) # (!\DATAMEMORY|Mux26~20_combout\ & (\DATAMEMORY|memory[44][5]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux26~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[44][5]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux26~20_combout\,
	datad => \DATAMEMORY|memory[60][5]~q\,
	combout => \DATAMEMORY|Mux26~21_combout\);

\DATAMEMORY|memory~1435\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1435_combout\ = (\DATAMEMORY|memory[64][4]~237_combout\ & (((\DATAMEMORY|memory[64][4]~192_combout\)))) # (!\DATAMEMORY|memory[64][4]~237_combout\ & ((\DATAMEMORY|memory[64][4]~192_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[64][4]~192_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[64][4]~237_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[64][4]~192_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1435_combout\);

\DATAMEMORY|memory~1436\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1436_combout\ = (\DATAMEMORY|memory[64][4]~237_combout\ & ((\DATAMEMORY|memory~1435_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1435_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[64][4]~237_combout\ & (((\DATAMEMORY|memory~1435_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[64][4]~237_combout\,
	datac => \DATAMEMORY|memory~1435_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1436_combout\);

\DATAMEMORY|memory[64][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1436_combout\,
	ena => \DATAMEMORY|memory[64][0]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[64][5]~q\);

\DATAMEMORY|memory~1437\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1437_combout\ = (\DATAMEMORY|memory[48][7]~208_combout\ & (((\DATAMEMORY|memory[48][7]~172_combout\)))) # (!\DATAMEMORY|memory[48][7]~208_combout\ & ((\DATAMEMORY|memory[48][7]~172_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[48][7]~172_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[48][7]~208_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[48][7]~172_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1437_combout\);

\DATAMEMORY|memory~1438\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1438_combout\ = (\DATAMEMORY|memory[48][7]~208_combout\ & ((\DATAMEMORY|memory~1437_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1437_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[48][7]~208_combout\ & (((\DATAMEMORY|memory~1437_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[48][7]~208_combout\,
	datac => \DATAMEMORY|memory~1437_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1438_combout\);

\DATAMEMORY|memory[48][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1438_combout\,
	ena => \DATAMEMORY|memory[48][0]~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[48][5]~q\);

\DATAMEMORY|Mux26~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~22_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|memory[64][5]~q\ & ((\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|memory[48][5]~q\) # (!\DATAMEMORY|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[64][5]~q\,
	datac => \DATAMEMORY|memory[48][5]~q\,
	datad => \DATAMEMORY|Mux26~1_combout\,
	combout => \DATAMEMORY|Mux26~22_combout\);

\DATAMEMORY|Mux26~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~23_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~22_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~22_combout\ & ((\DATAMEMORY|Mux26~21_combout\))) # (!\DATAMEMORY|Mux26~22_combout\ & 
-- (\DATAMEMORY|Mux26~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~19_combout\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux26~21_combout\,
	datad => \DATAMEMORY|Mux26~22_combout\,
	combout => \DATAMEMORY|Mux26~23_combout\);

\DATAMEMORY|Mux26~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~24_combout\ = (\RMEMWB|output_rdData[0]~19_combout\ & (((\RMEMWB|output_rdData[0]~18_combout\)))) # (!\RMEMWB|output_rdData[0]~19_combout\ & ((\RMEMWB|output_rdData[0]~18_combout\ & (\DATAMEMORY|Mux26~18_combout\)) # 
-- (!\RMEMWB|output_rdData[0]~18_combout\ & ((\DATAMEMORY|Mux26~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[0]~19_combout\,
	datab => \DATAMEMORY|Mux26~18_combout\,
	datac => \RMEMWB|output_rdData[0]~18_combout\,
	datad => \DATAMEMORY|Mux26~23_combout\,
	combout => \DATAMEMORY|Mux26~24_combout\);

\DATAMEMORY|memory~1439\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1439_combout\ = (\DATAMEMORY|memory[0][1]~241_combout\ & (((\DATAMEMORY|memory[0][1]~242_combout\)))) # (!\DATAMEMORY|memory[0][1]~241_combout\ & ((\DATAMEMORY|memory[0][1]~242_combout\ & (\REXMEM|output_wrData\(21))) # 
-- (!\DATAMEMORY|memory[0][1]~242_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[0][1]~241_combout\,
	datab => \REXMEM|output_wrData\(21),
	datac => \DATAMEMORY|memory[0][1]~242_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1439_combout\);

\DATAMEMORY|memory~1440\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1440_combout\ = (\DATAMEMORY|memory[0][1]~241_combout\ & ((\DATAMEMORY|memory~1439_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1439_combout\ & (\REXMEM|output_wrData\(13))))) # 
-- (!\DATAMEMORY|memory[0][1]~241_combout\ & (((\DATAMEMORY|memory~1439_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(13),
	datab => \DATAMEMORY|memory[0][1]~241_combout\,
	datac => \DATAMEMORY|memory~1439_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1440_combout\);

\DATAMEMORY|memory[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1440_combout\,
	ena => \DATAMEMORY|memory[0][0]~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[0][5]~q\);

\DATAMEMORY|Mux26~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~25_combout\ = (\RMEMWB|output_rdData[0]~19_combout\ & ((\DATAMEMORY|Mux26~24_combout\ & ((\DATAMEMORY|memory[0][5]~q\))) # (!\DATAMEMORY|Mux26~24_combout\ & (\DATAMEMORY|memory[100][5]~q\)))) # (!\RMEMWB|output_rdData[0]~19_combout\ & 
-- (((\DATAMEMORY|Mux26~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][5]~q\,
	datab => \RMEMWB|output_rdData[0]~19_combout\,
	datac => \DATAMEMORY|Mux26~24_combout\,
	datad => \DATAMEMORY|memory[0][5]~q\,
	combout => \DATAMEMORY|Mux26~25_combout\);

\RMEMWB|output_rdData[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \RMEMWB|output_rdData[0]~17_combout\ = (\REXMEM|output_result\(0) & \REXMEM|output_result\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(0),
	datab => \REXMEM|output_result\(5),
	combout => \RMEMWB|output_rdData[0]~17_combout\);

\DATAMEMORY|memory[18][4]~537\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[18][4]~537_combout\ = (\DATAMEMORY|memory[16][4]~250_combout\ & ((\REXMEM|output_result\(6) & (\DATAMEMORY|Decoder0~163_combout\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Decoder0~226_combout\))))) # 
-- (!\DATAMEMORY|memory[16][4]~250_combout\ & (\DATAMEMORY|Decoder0~163_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~163_combout\,
	datab => \DATAMEMORY|Decoder0~226_combout\,
	datac => \DATAMEMORY|memory[16][4]~250_combout\,
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|memory[18][4]~537_combout\);

\DATAMEMORY|memory~1441\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1441_combout\ = (\DATAMEMORY|memory[18][4]~537_combout\ & (((\DATAMEMORY|memory[16][4]~339_combout\)))) # (!\DATAMEMORY|memory[18][4]~537_combout\ & ((\DATAMEMORY|memory[16][4]~339_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[16][4]~339_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[18][4]~537_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[16][4]~339_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1441_combout\);

\DATAMEMORY|memory~1442\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1442_combout\ = (\DATAMEMORY|memory[18][4]~537_combout\ & ((\DATAMEMORY|memory~1441_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1441_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[18][4]~537_combout\ & (((\DATAMEMORY|memory~1441_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[18][4]~537_combout\,
	datac => \DATAMEMORY|memory~1441_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1442_combout\);

\DATAMEMORY|memory[18][0]~540\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[18][0]~540_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~226_combout\) # ((\DATAMEMORY|memory[20][4]~312_combout\) # (\DATAMEMORY|Decoder0~170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~226_combout\,
	datac => \DATAMEMORY|memory[20][4]~312_combout\,
	datad => \DATAMEMORY|Decoder0~170_combout\,
	combout => \DATAMEMORY|memory[18][0]~540_combout\);

\DATAMEMORY|memory[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1442_combout\,
	ena => \DATAMEMORY|memory[18][0]~540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[18][5]~q\);

\DATAMEMORY|memory[26][7]~529\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[26][7]~529_combout\ = (\DATAMEMORY|memory[24][5]~298_combout\ & (\DATAMEMORY|Decoder0~215_combout\)) # (!\DATAMEMORY|memory[24][5]~298_combout\ & ((\DATAMEMORY|Decoder0~166_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~215_combout\,
	datab => \DATAMEMORY|Decoder0~166_combout\,
	datad => \DATAMEMORY|memory[24][5]~298_combout\,
	combout => \DATAMEMORY|memory[26][7]~529_combout\);

\DATAMEMORY|memory~1443\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1443_combout\ = (\DATAMEMORY|memory[26][7]~529_combout\ & (((\DATAMEMORY|memory[24][5]~298_combout\)))) # (!\DATAMEMORY|memory[26][7]~529_combout\ & ((\DATAMEMORY|memory[24][5]~298_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[24][5]~298_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[26][7]~529_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[24][5]~298_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1443_combout\);

\DATAMEMORY|memory~1444\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1444_combout\ = (\DATAMEMORY|memory[26][7]~529_combout\ & ((\DATAMEMORY|memory~1443_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1443_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[26][7]~529_combout\ & (((\DATAMEMORY|memory~1443_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[26][7]~529_combout\,
	datac => \DATAMEMORY|memory~1443_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1444_combout\);

\DATAMEMORY|memory[26][0]~532\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[26][0]~532_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~215_combout\) # ((\DATAMEMORY|memory[28][5]~323_combout\) # (\DATAMEMORY|Decoder0~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~215_combout\,
	datac => \DATAMEMORY|memory[28][5]~323_combout\,
	datad => \DATAMEMORY|Decoder0~174_combout\,
	combout => \DATAMEMORY|memory[26][0]~532_combout\);

\DATAMEMORY|memory[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1444_combout\,
	ena => \DATAMEMORY|memory[26][0]~532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[26][5]~q\);

\DATAMEMORY|memory[10][4]~533\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[10][4]~533_combout\ = (\DATAMEMORY|memory[8][4]~304_combout\ & (\DATAMEMORY|Decoder0~218_combout\)) # (!\DATAMEMORY|memory[8][4]~304_combout\ & ((\DATAMEMORY|Decoder0~160_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~218_combout\,
	datab => \DATAMEMORY|Decoder0~160_combout\,
	datad => \DATAMEMORY|memory[8][4]~304_combout\,
	combout => \DATAMEMORY|memory[10][4]~533_combout\);

\DATAMEMORY|memory~1445\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1445_combout\ = (\DATAMEMORY|memory[10][4]~533_combout\ & (((\DATAMEMORY|memory[8][4]~304_combout\)))) # (!\DATAMEMORY|memory[10][4]~533_combout\ & ((\DATAMEMORY|memory[8][4]~304_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[8][4]~304_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[10][4]~533_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[8][4]~304_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1445_combout\);

\DATAMEMORY|memory~1446\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1446_combout\ = (\DATAMEMORY|memory[10][4]~533_combout\ & ((\DATAMEMORY|memory~1445_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1445_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[10][4]~533_combout\ & (((\DATAMEMORY|memory~1445_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[10][4]~533_combout\,
	datac => \DATAMEMORY|memory~1445_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1446_combout\);

\DATAMEMORY|memory[10][0]~536\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[10][0]~536_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~218_combout\) # ((\DATAMEMORY|memory[12][4]~306_combout\) # (\DATAMEMORY|Decoder0~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~218_combout\,
	datac => \DATAMEMORY|memory[12][4]~306_combout\,
	datad => \DATAMEMORY|Decoder0~172_combout\,
	combout => \DATAMEMORY|memory[10][0]~536_combout\);

\DATAMEMORY|memory[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1446_combout\,
	ena => \DATAMEMORY|memory[10][0]~536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[10][5]~q\);

\DATAMEMORY|Mux26~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~26_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[26][5]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[10][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[26][5]~q\,
	datab => \DATAMEMORY|memory[10][5]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux26~26_combout\);

\DATAMEMORY|memory[14][4]~541\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[14][4]~541_combout\ = (\DATAMEMORY|memory[12][4]~310_combout\ & (\DATAMEMORY|Decoder0~161_combout\)) # (!\DATAMEMORY|memory[12][4]~310_combout\ & ((\DATAMEMORY|Decoder0~225_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~161_combout\,
	datab => \DATAMEMORY|Decoder0~225_combout\,
	datad => \DATAMEMORY|memory[12][4]~310_combout\,
	combout => \DATAMEMORY|memory[14][4]~541_combout\);

\DATAMEMORY|memory~1447\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1447_combout\ = (\DATAMEMORY|memory[14][4]~541_combout\ & (((\DATAMEMORY|memory[12][4]~310_combout\)))) # (!\DATAMEMORY|memory[14][4]~541_combout\ & ((\DATAMEMORY|memory[12][4]~310_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[12][4]~310_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[14][4]~541_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[12][4]~310_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1447_combout\);

\DATAMEMORY|memory~1448\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1448_combout\ = (\DATAMEMORY|memory[14][4]~541_combout\ & ((\DATAMEMORY|memory~1447_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1447_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[14][4]~541_combout\ & (((\DATAMEMORY|memory~1447_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[14][4]~541_combout\,
	datac => \DATAMEMORY|memory~1447_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1448_combout\);

\DATAMEMORY|memory[14][0]~544\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[14][0]~544_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|memory[16][4]~335_combout\) # ((\DATAMEMORY|Decoder0~161_combout\) # (\DATAMEMORY|Decoder0~230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|memory[16][4]~335_combout\,
	datac => \DATAMEMORY|Decoder0~161_combout\,
	datad => \DATAMEMORY|Decoder0~230_combout\,
	combout => \DATAMEMORY|memory[14][0]~544_combout\);

\DATAMEMORY|memory[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1448_combout\,
	ena => \DATAMEMORY|memory[14][0]~544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[14][5]~q\);

\DATAMEMORY|memory[22][2]~545\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[22][2]~545_combout\ = (\DATAMEMORY|memory[20][4]~316_combout\ & (\DATAMEMORY|Decoder0~164_combout\)) # (!\DATAMEMORY|memory[20][4]~316_combout\ & ((\DATAMEMORY|Decoder0~214_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~164_combout\,
	datab => \DATAMEMORY|Decoder0~214_combout\,
	datad => \DATAMEMORY|memory[20][4]~316_combout\,
	combout => \DATAMEMORY|memory[22][2]~545_combout\);

\DATAMEMORY|memory~1449\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1449_combout\ = (\DATAMEMORY|memory[22][2]~545_combout\ & (((\DATAMEMORY|memory[20][4]~316_combout\)))) # (!\DATAMEMORY|memory[22][2]~545_combout\ & ((\DATAMEMORY|memory[20][4]~316_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[20][4]~316_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[22][2]~545_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[20][4]~316_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1449_combout\);

\DATAMEMORY|memory~1450\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1450_combout\ = (\DATAMEMORY|memory[22][2]~545_combout\ & ((\DATAMEMORY|memory~1449_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1449_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[22][2]~545_combout\ & (((\DATAMEMORY|memory~1449_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[22][2]~545_combout\,
	datac => \DATAMEMORY|memory~1449_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1450_combout\);

\DATAMEMORY|memory[22][0]~548\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[22][0]~548_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|memory[24][5]~294_combout\) # ((\DATAMEMORY|Decoder0~164_combout\) # (\DATAMEMORY|Decoder0~228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|memory[24][5]~294_combout\,
	datac => \DATAMEMORY|Decoder0~164_combout\,
	datad => \DATAMEMORY|Decoder0~228_combout\,
	combout => \DATAMEMORY|memory[22][0]~548_combout\);

\DATAMEMORY|memory[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1450_combout\,
	ena => \DATAMEMORY|memory[22][0]~548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[22][5]~q\);

\DATAMEMORY|memory[6][6]~549\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[6][6]~549_combout\ = (\DATAMEMORY|memory[4][6]~321_combout\ & (\DATAMEMORY|Decoder0~220_combout\)) # (!\DATAMEMORY|memory[4][6]~321_combout\ & ((\DATAMEMORY|Decoder0~217_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~220_combout\,
	datab => \DATAMEMORY|Decoder0~217_combout\,
	datad => \DATAMEMORY|memory[4][6]~321_combout\,
	combout => \DATAMEMORY|memory[6][6]~549_combout\);

\DATAMEMORY|memory~1451\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1451_combout\ = (\DATAMEMORY|memory[6][6]~549_combout\ & (((\DATAMEMORY|memory[4][6]~321_combout\)))) # (!\DATAMEMORY|memory[6][6]~549_combout\ & ((\DATAMEMORY|memory[4][6]~321_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[4][6]~321_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[6][6]~549_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[4][6]~321_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1451_combout\);

\DATAMEMORY|memory~1452\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1452_combout\ = (\DATAMEMORY|memory[6][6]~549_combout\ & ((\DATAMEMORY|memory~1451_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1451_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[6][6]~549_combout\ & (((\DATAMEMORY|memory~1451_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[6][6]~549_combout\,
	datac => \DATAMEMORY|memory~1451_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1452_combout\);

\DATAMEMORY|memory[6][0]~552\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[6][0]~552_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|memory[8][4]~300_combout\) # ((\DATAMEMORY|Decoder0~220_combout\) # (\DATAMEMORY|Decoder0~232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|memory[8][4]~300_combout\,
	datac => \DATAMEMORY|Decoder0~220_combout\,
	datad => \DATAMEMORY|Decoder0~232_combout\,
	combout => \DATAMEMORY|memory[6][0]~552_combout\);

\DATAMEMORY|memory[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1452_combout\,
	ena => \DATAMEMORY|memory[6][0]~552_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[6][5]~q\);

\DATAMEMORY|Mux26~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~27_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[22][5]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[6][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[22][5]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[6][5]~q\,
	combout => \DATAMEMORY|Mux26~27_combout\);

\DATAMEMORY|memory[30][2]~553\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[30][2]~553_combout\ = (\DATAMEMORY|memory[28][5]~327_combout\ & (\DATAMEMORY|Decoder0~167_combout\)) # (!\DATAMEMORY|memory[28][5]~327_combout\ & ((\DATAMEMORY|Decoder0~222_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~167_combout\,
	datab => \DATAMEMORY|Decoder0~222_combout\,
	datad => \DATAMEMORY|memory[28][5]~327_combout\,
	combout => \DATAMEMORY|memory[30][2]~553_combout\);

\DATAMEMORY|memory~1453\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1453_combout\ = (\DATAMEMORY|memory[30][2]~553_combout\ & (((\DATAMEMORY|memory[28][5]~327_combout\)))) # (!\DATAMEMORY|memory[30][2]~553_combout\ & ((\DATAMEMORY|memory[28][5]~327_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[28][5]~327_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[30][2]~553_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[28][5]~327_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1453_combout\);

\DATAMEMORY|memory~1454\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1454_combout\ = (\DATAMEMORY|memory[30][2]~553_combout\ & ((\DATAMEMORY|memory~1453_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1453_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[30][2]~553_combout\ & (((\DATAMEMORY|memory~1453_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[30][2]~553_combout\,
	datac => \DATAMEMORY|memory~1453_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1454_combout\);

\DATAMEMORY|memory[30][0]~556\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[30][0]~556_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~167_combout\) # ((\DATAMEMORY|memory[32][0]~329_combout\) # (\DATAMEMORY|Decoder0~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~167_combout\,
	datac => \DATAMEMORY|memory[32][0]~329_combout\,
	datad => \DATAMEMORY|Decoder0~234_combout\,
	combout => \DATAMEMORY|memory[30][0]~556_combout\);

\DATAMEMORY|memory[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1454_combout\,
	ena => \DATAMEMORY|memory[30][0]~556_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[30][5]~q\);

\DATAMEMORY|Mux26~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~28_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux26~27_combout\ & ((\DATAMEMORY|memory[30][5]~q\))) # (!\DATAMEMORY|Mux26~27_combout\ & (\DATAMEMORY|memory[14][5]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux26~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[14][5]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux26~27_combout\,
	datad => \DATAMEMORY|memory[30][5]~q\,
	combout => \DATAMEMORY|Mux26~28_combout\);

\DATAMEMORY|Mux26~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~29_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux26~26_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux26~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux26~26_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux26~28_combout\,
	combout => \DATAMEMORY|Mux26~29_combout\);

\DATAMEMORY|memory~1455\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1455_combout\ = (\DATAMEMORY|memory[34][6]~557_combout\ & (((\DATAMEMORY|memory[32][0]~333_combout\)))) # (!\DATAMEMORY|memory[34][6]~557_combout\ & ((\DATAMEMORY|memory[32][0]~333_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[32][0]~333_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[34][6]~557_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[32][0]~333_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1455_combout\);

\DATAMEMORY|memory~1456\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1456_combout\ = (\DATAMEMORY|memory[34][6]~557_combout\ & ((\DATAMEMORY|memory~1455_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1455_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[34][6]~557_combout\ & (((\DATAMEMORY|memory~1455_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[34][6]~557_combout\,
	datac => \DATAMEMORY|memory~1455_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1456_combout\);

\DATAMEMORY|memory[34][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1456_combout\,
	ena => \DATAMEMORY|memory[34][0]~560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[34][5]~q\);

\DATAMEMORY|Mux26~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~30_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~29_combout\ & ((\DATAMEMORY|memory[34][5]~q\))) # (!\DATAMEMORY|Mux26~29_combout\ & (\DATAMEMORY|memory[18][5]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux26~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[18][5]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux26~29_combout\,
	datad => \DATAMEMORY|memory[34][5]~q\,
	combout => \DATAMEMORY|Mux26~30_combout\);

\RMEMWB|output_rdData[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \RMEMWB|output_rdData[0]~20_combout\ = (\REXMEM|output_result\(1) & \REXMEM|output_result\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datab => \REXMEM|output_result\(0),
	combout => \RMEMWB|output_rdData[0]~20_combout\);

\DATAMEMORY|memory~1457\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1457_combout\ = (\DATAMEMORY|memory[80][6]~247_combout\ & (((\DATAMEMORY|memory[80][6]~246_combout\)))) # (!\DATAMEMORY|memory[80][6]~247_combout\ & ((\DATAMEMORY|memory[80][6]~246_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[80][6]~246_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[80][6]~247_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[80][6]~246_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1457_combout\);

\DATAMEMORY|memory~1458\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1458_combout\ = (\DATAMEMORY|memory[80][6]~247_combout\ & ((\DATAMEMORY|memory~1457_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1457_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[80][6]~247_combout\ & (((\DATAMEMORY|memory~1457_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[80][6]~247_combout\,
	datac => \DATAMEMORY|memory~1457_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1458_combout\);

\DATAMEMORY|memory[80][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1458_combout\,
	ena => \DATAMEMORY|memory[80][0]~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[80][5]~q\);

\DATAMEMORY|memory~1459\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1459_combout\ = (\DATAMEMORY|memory[88][7]~254_combout\ & (((\DATAMEMORY|memory[88][7]~253_combout\)))) # (!\DATAMEMORY|memory[88][7]~254_combout\ & ((\DATAMEMORY|memory[88][7]~253_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[88][7]~253_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[88][7]~254_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[88][7]~253_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1459_combout\);

\DATAMEMORY|memory~1460\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1460_combout\ = (\DATAMEMORY|memory[88][7]~254_combout\ & ((\DATAMEMORY|memory~1459_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1459_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[88][7]~254_combout\ & (((\DATAMEMORY|memory~1459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[88][7]~254_combout\,
	datac => \DATAMEMORY|memory~1459_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1460_combout\);

\DATAMEMORY|memory[88][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1460_combout\,
	ena => \DATAMEMORY|memory[88][0]~258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[88][5]~q\);

\DATAMEMORY|memory~1461\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1461_combout\ = (\DATAMEMORY|memory[72][2]~260_combout\ & (((\DATAMEMORY|memory[72][2]~259_combout\)))) # (!\DATAMEMORY|memory[72][2]~260_combout\ & ((\DATAMEMORY|memory[72][2]~259_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[72][2]~259_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[72][2]~260_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[72][2]~259_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1461_combout\);

\DATAMEMORY|memory~1462\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1462_combout\ = (\DATAMEMORY|memory[72][2]~260_combout\ & ((\DATAMEMORY|memory~1461_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1461_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[72][2]~260_combout\ & (((\DATAMEMORY|memory~1461_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[72][2]~260_combout\,
	datac => \DATAMEMORY|memory~1461_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1462_combout\);

\DATAMEMORY|memory[72][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1462_combout\,
	ena => \DATAMEMORY|memory[72][0]~264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[72][5]~q\);

\DATAMEMORY|Mux26~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~31_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[88][5]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[72][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[88][5]~q\,
	datab => \DATAMEMORY|memory[72][5]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux26~31_combout\);

\DATAMEMORY|memory~1463\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1463_combout\ = (\DATAMEMORY|memory[76][4]~266_combout\ & (((\DATAMEMORY|memory[76][4]~265_combout\)))) # (!\DATAMEMORY|memory[76][4]~266_combout\ & ((\DATAMEMORY|memory[76][4]~265_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[76][4]~265_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[76][4]~266_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[76][4]~265_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1463_combout\);

\DATAMEMORY|memory~1464\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1464_combout\ = (\DATAMEMORY|memory[76][4]~266_combout\ & ((\DATAMEMORY|memory~1463_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1463_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[76][4]~266_combout\ & (((\DATAMEMORY|memory~1463_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[76][4]~266_combout\,
	datac => \DATAMEMORY|memory~1463_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1464_combout\);

\DATAMEMORY|memory[76][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1464_combout\,
	ena => \DATAMEMORY|memory[76][0]~270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[76][5]~q\);

\DATAMEMORY|memory~1465\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1465_combout\ = (\DATAMEMORY|memory[84][0]~272_combout\ & (((\DATAMEMORY|memory[84][0]~271_combout\)))) # (!\DATAMEMORY|memory[84][0]~272_combout\ & ((\DATAMEMORY|memory[84][0]~271_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[84][0]~271_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[84][0]~272_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[84][0]~271_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1465_combout\);

\DATAMEMORY|memory~1466\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1466_combout\ = (\DATAMEMORY|memory[84][0]~272_combout\ & ((\DATAMEMORY|memory~1465_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1465_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[84][0]~272_combout\ & (((\DATAMEMORY|memory~1465_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[84][0]~272_combout\,
	datac => \DATAMEMORY|memory~1465_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1466_combout\);

\DATAMEMORY|memory[84][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1466_combout\,
	ena => \DATAMEMORY|memory[84][0]~276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[84][5]~q\);

\DATAMEMORY|memory~1467\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1467_combout\ = (\DATAMEMORY|memory[68][5]~277_combout\ & (((\DATAMEMORY|memory[68][5]~198_combout\)))) # (!\DATAMEMORY|memory[68][5]~277_combout\ & ((\DATAMEMORY|memory[68][5]~198_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[68][5]~198_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[68][5]~277_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[68][5]~198_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1467_combout\);

\DATAMEMORY|memory~1468\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1468_combout\ = (\DATAMEMORY|memory[68][5]~277_combout\ & ((\DATAMEMORY|memory~1467_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1467_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[68][5]~277_combout\ & (((\DATAMEMORY|memory~1467_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[68][5]~277_combout\,
	datac => \DATAMEMORY|memory~1467_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1468_combout\);

\DATAMEMORY|memory[68][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1468_combout\,
	ena => \DATAMEMORY|memory[68][0]~281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[68][5]~q\);

\DATAMEMORY|Mux26~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~32_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[84][5]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[68][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[84][5]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[68][5]~q\,
	combout => \DATAMEMORY|Mux26~32_combout\);

\DATAMEMORY|memory~1469\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1469_combout\ = (\DATAMEMORY|memory[92][5]~283_combout\ & (((\DATAMEMORY|memory[92][5]~282_combout\)))) # (!\DATAMEMORY|memory[92][5]~283_combout\ & ((\DATAMEMORY|memory[92][5]~282_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[92][5]~282_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[92][5]~283_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[92][5]~282_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1469_combout\);

\DATAMEMORY|memory~1470\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1470_combout\ = (\DATAMEMORY|memory[92][5]~283_combout\ & ((\DATAMEMORY|memory~1469_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1469_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[92][5]~283_combout\ & (((\DATAMEMORY|memory~1469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[92][5]~283_combout\,
	datac => \DATAMEMORY|memory~1469_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1470_combout\);

\DATAMEMORY|memory[92][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1470_combout\,
	ena => \DATAMEMORY|memory[92][0]~287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[92][5]~q\);

\DATAMEMORY|Mux26~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~33_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux26~32_combout\ & ((\DATAMEMORY|memory[92][5]~q\))) # (!\DATAMEMORY|Mux26~32_combout\ & (\DATAMEMORY|memory[76][5]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux26~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[76][5]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux26~32_combout\,
	datad => \DATAMEMORY|memory[92][5]~q\,
	combout => \DATAMEMORY|Mux26~33_combout\);

\DATAMEMORY|Mux26~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~34_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux26~31_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux26~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux26~31_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux26~33_combout\,
	combout => \DATAMEMORY|Mux26~34_combout\);

\DATAMEMORY|memory~1471\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1471_combout\ = (\DATAMEMORY|memory[96][7]~289_combout\ & (((\DATAMEMORY|memory[96][7]~288_combout\)))) # (!\DATAMEMORY|memory[96][7]~289_combout\ & ((\DATAMEMORY|memory[96][7]~288_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[96][7]~288_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[96][7]~289_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[96][7]~288_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1471_combout\);

\DATAMEMORY|memory~1472\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1472_combout\ = (\DATAMEMORY|memory[96][7]~289_combout\ & ((\DATAMEMORY|memory~1471_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1471_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[96][7]~289_combout\ & (((\DATAMEMORY|memory~1471_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[96][7]~289_combout\,
	datac => \DATAMEMORY|memory~1471_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1472_combout\);

\DATAMEMORY|memory[96][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1472_combout\,
	ena => \DATAMEMORY|memory[96][0]~293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[96][5]~q\);

\DATAMEMORY|Mux26~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~35_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~34_combout\ & ((\DATAMEMORY|memory[96][5]~q\))) # (!\DATAMEMORY|Mux26~34_combout\ & (\DATAMEMORY|memory[80][5]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux26~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[80][5]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux26~34_combout\,
	datad => \DATAMEMORY|memory[96][5]~q\,
	combout => \DATAMEMORY|Mux26~35_combout\);

\DATAMEMORY|memory~1473\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1473_combout\ = (\DATAMEMORY|memory[24][5]~295_combout\ & (((\DATAMEMORY|memory[24][5]~294_combout\)))) # (!\DATAMEMORY|memory[24][5]~295_combout\ & ((\DATAMEMORY|memory[24][5]~294_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[24][5]~294_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[24][5]~295_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[24][5]~294_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1473_combout\);

\DATAMEMORY|memory~1474\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1474_combout\ = (\DATAMEMORY|memory[24][5]~295_combout\ & ((\DATAMEMORY|memory~1473_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1473_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[24][5]~295_combout\ & (((\DATAMEMORY|memory~1473_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[24][5]~295_combout\,
	datac => \DATAMEMORY|memory~1473_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1474_combout\);

\DATAMEMORY|memory[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1474_combout\,
	ena => \DATAMEMORY|memory[24][0]~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[24][5]~q\);

\DATAMEMORY|memory~1475\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1475_combout\ = (\DATAMEMORY|memory[8][4]~301_combout\ & (((\DATAMEMORY|memory[8][4]~300_combout\)))) # (!\DATAMEMORY|memory[8][4]~301_combout\ & ((\DATAMEMORY|memory[8][4]~300_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[8][4]~300_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[8][4]~301_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[8][4]~300_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1475_combout\);

\DATAMEMORY|memory~1476\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1476_combout\ = (\DATAMEMORY|memory[8][4]~301_combout\ & ((\DATAMEMORY|memory~1475_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1475_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[8][4]~301_combout\ & (((\DATAMEMORY|memory~1475_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[8][4]~301_combout\,
	datac => \DATAMEMORY|memory~1475_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1476_combout\);

\DATAMEMORY|memory[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1476_combout\,
	ena => \DATAMEMORY|memory[8][0]~305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[8][5]~q\);

\DATAMEMORY|Mux26~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~36_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[24][5]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[8][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[24][5]~q\,
	datab => \DATAMEMORY|memory[8][5]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux26~36_combout\);

\DATAMEMORY|memory~1477\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1477_combout\ = (\DATAMEMORY|memory[12][4]~307_combout\ & (((\DATAMEMORY|memory[12][4]~306_combout\)))) # (!\DATAMEMORY|memory[12][4]~307_combout\ & ((\DATAMEMORY|memory[12][4]~306_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[12][4]~306_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[12][4]~307_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[12][4]~306_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1477_combout\);

\DATAMEMORY|memory~1478\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1478_combout\ = (\DATAMEMORY|memory[12][4]~307_combout\ & ((\DATAMEMORY|memory~1477_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1477_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[12][4]~307_combout\ & (((\DATAMEMORY|memory~1477_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[12][4]~307_combout\,
	datac => \DATAMEMORY|memory~1477_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1478_combout\);

\DATAMEMORY|memory[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1478_combout\,
	ena => \DATAMEMORY|memory[12][0]~311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[12][5]~q\);

\DATAMEMORY|memory~1479\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1479_combout\ = (\DATAMEMORY|memory[20][4]~313_combout\ & (((\DATAMEMORY|memory[20][4]~312_combout\)))) # (!\DATAMEMORY|memory[20][4]~313_combout\ & ((\DATAMEMORY|memory[20][4]~312_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[20][4]~312_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[20][4]~313_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[20][4]~312_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1479_combout\);

\DATAMEMORY|memory~1480\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1480_combout\ = (\DATAMEMORY|memory[20][4]~313_combout\ & ((\DATAMEMORY|memory~1479_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1479_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[20][4]~313_combout\ & (((\DATAMEMORY|memory~1479_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[20][4]~313_combout\,
	datac => \DATAMEMORY|memory~1479_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1480_combout\);

\DATAMEMORY|memory[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1480_combout\,
	ena => \DATAMEMORY|memory[20][0]~317_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[20][5]~q\);

\DATAMEMORY|memory~1481\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1481_combout\ = (\DATAMEMORY|memory[4][6]~318_combout\ & (((\DATAMEMORY|memory[4][6]~141_combout\)))) # (!\DATAMEMORY|memory[4][6]~318_combout\ & ((\DATAMEMORY|memory[4][6]~141_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[4][6]~141_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[4][6]~318_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[4][6]~141_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1481_combout\);

\DATAMEMORY|memory~1482\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1482_combout\ = (\DATAMEMORY|memory[4][6]~318_combout\ & ((\DATAMEMORY|memory~1481_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1481_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[4][6]~318_combout\ & (((\DATAMEMORY|memory~1481_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[4][6]~318_combout\,
	datac => \DATAMEMORY|memory~1481_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1482_combout\);

\DATAMEMORY|memory[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1482_combout\,
	ena => \DATAMEMORY|memory[4][0]~322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[4][5]~q\);

\DATAMEMORY|Mux26~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~37_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[20][5]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[4][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[20][5]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[4][5]~q\,
	combout => \DATAMEMORY|Mux26~37_combout\);

\DATAMEMORY|memory~1483\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1483_combout\ = (\DATAMEMORY|memory[28][5]~324_combout\ & (((\DATAMEMORY|memory[28][5]~323_combout\)))) # (!\DATAMEMORY|memory[28][5]~324_combout\ & ((\DATAMEMORY|memory[28][5]~323_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[28][5]~323_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[28][5]~324_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[28][5]~323_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1483_combout\);

\DATAMEMORY|memory~1484\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1484_combout\ = (\DATAMEMORY|memory[28][5]~324_combout\ & ((\DATAMEMORY|memory~1483_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1483_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[28][5]~324_combout\ & (((\DATAMEMORY|memory~1483_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[28][5]~324_combout\,
	datac => \DATAMEMORY|memory~1483_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1484_combout\);

\DATAMEMORY|memory[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1484_combout\,
	ena => \DATAMEMORY|memory[28][0]~328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[28][5]~q\);

\DATAMEMORY|Mux26~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~38_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux26~37_combout\ & ((\DATAMEMORY|memory[28][5]~q\))) # (!\DATAMEMORY|Mux26~37_combout\ & (\DATAMEMORY|memory[12][5]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux26~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[12][5]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux26~37_combout\,
	datad => \DATAMEMORY|memory[28][5]~q\,
	combout => \DATAMEMORY|Mux26~38_combout\);

\DATAMEMORY|memory~1485\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1485_combout\ = (\DATAMEMORY|memory[32][0]~330_combout\ & (((\DATAMEMORY|memory[32][0]~329_combout\)))) # (!\DATAMEMORY|memory[32][0]~330_combout\ & ((\DATAMEMORY|memory[32][0]~329_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[32][0]~329_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[32][0]~330_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[32][0]~329_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1485_combout\);

\DATAMEMORY|memory~1486\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1486_combout\ = (\DATAMEMORY|memory[32][0]~330_combout\ & ((\DATAMEMORY|memory~1485_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1485_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[32][0]~330_combout\ & (((\DATAMEMORY|memory~1485_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[32][0]~330_combout\,
	datac => \DATAMEMORY|memory~1485_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1486_combout\);

\DATAMEMORY|memory[32][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1486_combout\,
	ena => \DATAMEMORY|memory[32][0]~334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[32][5]~q\);

\DATAMEMORY|memory~1487\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1487_combout\ = (\DATAMEMORY|memory[16][4]~336_combout\ & (((\DATAMEMORY|memory[16][4]~335_combout\)))) # (!\DATAMEMORY|memory[16][4]~336_combout\ & ((\DATAMEMORY|memory[16][4]~335_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[16][4]~335_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[16][4]~336_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[16][4]~335_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1487_combout\);

\DATAMEMORY|memory~1488\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1488_combout\ = (\DATAMEMORY|memory[16][4]~336_combout\ & ((\DATAMEMORY|memory~1487_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1487_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[16][4]~336_combout\ & (((\DATAMEMORY|memory~1487_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[16][4]~336_combout\,
	datac => \DATAMEMORY|memory~1487_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1488_combout\);

\DATAMEMORY|memory[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1488_combout\,
	ena => \DATAMEMORY|memory[16][0]~340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[16][5]~q\);

\DATAMEMORY|Mux26~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~39_combout\ = (\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|memory[32][5]~q\) # ((!\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|memory[16][5]~q\ & \DATAMEMORY|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[32][5]~q\,
	datac => \DATAMEMORY|memory[16][5]~q\,
	datad => \DATAMEMORY|Mux26~1_combout\,
	combout => \DATAMEMORY|Mux26~39_combout\);

\DATAMEMORY|Mux26~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~40_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~39_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~39_combout\ & (\DATAMEMORY|Mux26~36_combout\)) # (!\DATAMEMORY|Mux26~39_combout\ & 
-- ((\DATAMEMORY|Mux26~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~36_combout\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux26~38_combout\,
	datad => \DATAMEMORY|Mux26~39_combout\,
	combout => \DATAMEMORY|Mux26~40_combout\);

\DATAMEMORY|Mux26~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~41_combout\ = (\REXMEM|output_result\(6) & (\DATAMEMORY|Mux26~35_combout\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux26~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~35_combout\,
	datab => \DATAMEMORY|Mux26~40_combout\,
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|Mux26~41_combout\);

\RMEMWB|output_rdData[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \RMEMWB|output_rdData[0]~21_combout\ = (\REXMEM|output_result\(0) & ((\REXMEM|output_result\(6)) # (!\REXMEM|output_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(0),
	datab => \REXMEM|output_result\(6),
	datad => \REXMEM|output_result\(1),
	combout => \RMEMWB|output_rdData[0]~21_combout\);

\DATAMEMORY|Mux26~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~63_combout\ = (\RMEMWB|output_rdData[0]~20_combout\ & (((\RMEMWB|output_rdData[0]~21_combout\)))) # (!\RMEMWB|output_rdData[0]~20_combout\ & ((\RMEMWB|output_rdData[0]~21_combout\ & (\DATAMEMORY|Mux26~41_combout\)) # 
-- (!\RMEMWB|output_rdData[0]~21_combout\ & ((\RMEMWB|output_rdData[13]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[0]~20_combout\,
	datab => \DATAMEMORY|Mux26~41_combout\,
	datac => \RMEMWB|output_rdData[0]~21_combout\,
	datad => \RMEMWB|output_rdData[13]~5_combout\,
	combout => \DATAMEMORY|Mux26~63_combout\);

\DATAMEMORY|memory[90][6]~501\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[90][6]~501_combout\ = (\DATAMEMORY|memory[88][7]~257_combout\ & (\DATAMEMORY|Decoder0~204_combout\)) # (!\DATAMEMORY|memory[88][7]~257_combout\ & ((\DATAMEMORY|Decoder0~155_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~204_combout\,
	datab => \DATAMEMORY|Decoder0~155_combout\,
	datad => \DATAMEMORY|memory[88][7]~257_combout\,
	combout => \DATAMEMORY|memory[90][6]~501_combout\);

\DATAMEMORY|memory~1553\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1553_combout\ = (\DATAMEMORY|memory[90][6]~501_combout\ & (((\DATAMEMORY|memory[88][7]~257_combout\)))) # (!\DATAMEMORY|memory[90][6]~501_combout\ & ((\DATAMEMORY|memory[88][7]~257_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[88][7]~257_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[90][6]~501_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[88][7]~257_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1553_combout\);

\DATAMEMORY|memory~1554\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1554_combout\ = (\DATAMEMORY|memory[90][6]~501_combout\ & ((\DATAMEMORY|memory~1553_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1553_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[90][6]~501_combout\ & (((\DATAMEMORY|memory~1553_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[90][6]~501_combout\,
	datac => \DATAMEMORY|memory~1553_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1554_combout\);

\DATAMEMORY|memory[90][0]~504\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[90][0]~504_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~204_combout\) # ((\DATAMEMORY|memory[92][5]~282_combout\) # (\DATAMEMORY|Decoder0~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~204_combout\,
	datac => \DATAMEMORY|memory[92][5]~282_combout\,
	datad => \DATAMEMORY|Decoder0~173_combout\,
	combout => \DATAMEMORY|memory[90][0]~504_combout\);

\DATAMEMORY|memory[90][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1554_combout\,
	ena => \DATAMEMORY|memory[90][0]~504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[90][5]~q\);

\DATAMEMORY|memory[74][2]~505\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[74][2]~505_combout\ = (\DATAMEMORY|memory[72][2]~263_combout\ & (\DATAMEMORY|Decoder0~207_combout\)) # (!\DATAMEMORY|memory[72][2]~263_combout\ & ((\DATAMEMORY|Decoder0~149_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~207_combout\,
	datab => \DATAMEMORY|Decoder0~149_combout\,
	datad => \DATAMEMORY|memory[72][2]~263_combout\,
	combout => \DATAMEMORY|memory[74][2]~505_combout\);

\DATAMEMORY|memory~1555\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1555_combout\ = (\DATAMEMORY|memory[74][2]~505_combout\ & (((\DATAMEMORY|memory[72][2]~263_combout\)))) # (!\DATAMEMORY|memory[74][2]~505_combout\ & ((\DATAMEMORY|memory[72][2]~263_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[72][2]~263_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[74][2]~505_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[72][2]~263_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1555_combout\);

\DATAMEMORY|memory~1556\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1556_combout\ = (\DATAMEMORY|memory[74][2]~505_combout\ & ((\DATAMEMORY|memory~1555_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1555_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[74][2]~505_combout\ & (((\DATAMEMORY|memory~1555_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[74][2]~505_combout\,
	datac => \DATAMEMORY|memory~1555_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1556_combout\);

\DATAMEMORY|memory[74][0]~508\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[74][0]~508_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~207_combout\) # ((\DATAMEMORY|memory[76][4]~265_combout\) # (\DATAMEMORY|Decoder0~171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~207_combout\,
	datac => \DATAMEMORY|memory[76][4]~265_combout\,
	datad => \DATAMEMORY|Decoder0~171_combout\,
	combout => \DATAMEMORY|memory[74][0]~508_combout\);

\DATAMEMORY|memory[74][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1556_combout\,
	ena => \DATAMEMORY|memory[74][0]~508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[74][5]~q\);

\DATAMEMORY|Mux26~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~64_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[90][5]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[74][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[90][5]~q\,
	datab => \DATAMEMORY|memory[74][5]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux26~64_combout\);

\DATAMEMORY|memory[78][6]~509\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[78][6]~509_combout\ = (\DATAMEMORY|memory[76][4]~269_combout\ & (\DATAMEMORY|Decoder0~150_combout\)) # (!\DATAMEMORY|memory[76][4]~269_combout\ & ((\DATAMEMORY|Decoder0~200_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~150_combout\,
	datab => \DATAMEMORY|Decoder0~200_combout\,
	datad => \DATAMEMORY|memory[76][4]~269_combout\,
	combout => \DATAMEMORY|memory[78][6]~509_combout\);

\DATAMEMORY|memory~1559\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1559_combout\ = (\DATAMEMORY|memory[78][6]~509_combout\ & (((\DATAMEMORY|memory[76][4]~269_combout\)))) # (!\DATAMEMORY|memory[78][6]~509_combout\ & ((\DATAMEMORY|memory[76][4]~269_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[76][4]~269_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[78][6]~509_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[76][4]~269_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1559_combout\);

\DATAMEMORY|memory~1560\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1560_combout\ = (\DATAMEMORY|memory[78][6]~509_combout\ & ((\DATAMEMORY|memory~1559_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1559_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[78][6]~509_combout\ & (((\DATAMEMORY|memory~1559_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[78][6]~509_combout\,
	datac => \DATAMEMORY|memory~1559_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1560_combout\);

\DATAMEMORY|memory[78][0]~512\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[78][0]~512_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|memory[80][6]~246_combout\) # ((\DATAMEMORY|Decoder0~150_combout\) # (\DATAMEMORY|Decoder0~231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|memory[80][6]~246_combout\,
	datac => \DATAMEMORY|Decoder0~150_combout\,
	datad => \DATAMEMORY|Decoder0~231_combout\,
	combout => \DATAMEMORY|memory[78][0]~512_combout\);

\DATAMEMORY|memory[78][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1560_combout\,
	ena => \DATAMEMORY|memory[78][0]~512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[78][5]~q\);

\DATAMEMORY|memory[86][0]~513\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[86][0]~513_combout\ = (\DATAMEMORY|memory[84][0]~275_combout\ & (\DATAMEMORY|Decoder0~153_combout\)) # (!\DATAMEMORY|memory[84][0]~275_combout\ & ((\DATAMEMORY|Decoder0~203_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~153_combout\,
	datab => \DATAMEMORY|Decoder0~203_combout\,
	datad => \DATAMEMORY|memory[84][0]~275_combout\,
	combout => \DATAMEMORY|memory[86][0]~513_combout\);

\DATAMEMORY|memory~1561\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1561_combout\ = (\DATAMEMORY|memory[86][0]~513_combout\ & (((\DATAMEMORY|memory[84][0]~275_combout\)))) # (!\DATAMEMORY|memory[86][0]~513_combout\ & ((\DATAMEMORY|memory[84][0]~275_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[84][0]~275_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[86][0]~513_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[84][0]~275_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1561_combout\);

\DATAMEMORY|memory~1562\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1562_combout\ = (\DATAMEMORY|memory[86][0]~513_combout\ & ((\DATAMEMORY|memory~1561_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1561_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[86][0]~513_combout\ & (((\DATAMEMORY|memory~1561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[86][0]~513_combout\,
	datac => \DATAMEMORY|memory~1561_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1562_combout\);

\DATAMEMORY|memory[86][0]~516\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[86][0]~516_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|memory[88][7]~253_combout\) # ((\DATAMEMORY|Decoder0~153_combout\) # (\DATAMEMORY|Decoder0~229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|memory[88][7]~253_combout\,
	datac => \DATAMEMORY|Decoder0~153_combout\,
	datad => \DATAMEMORY|Decoder0~229_combout\,
	combout => \DATAMEMORY|memory[86][0]~516_combout\);

\DATAMEMORY|memory[86][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1562_combout\,
	ena => \DATAMEMORY|memory[86][0]~516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[86][5]~q\);

\DATAMEMORY|memory[70][1]~517\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[70][1]~517_combout\ = (\DATAMEMORY|memory[68][5]~280_combout\ & (\DATAMEMORY|Decoder0~209_combout\)) # (!\DATAMEMORY|memory[68][5]~280_combout\ & ((\DATAMEMORY|Decoder0~206_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~209_combout\,
	datab => \DATAMEMORY|Decoder0~206_combout\,
	datad => \DATAMEMORY|memory[68][5]~280_combout\,
	combout => \DATAMEMORY|memory[70][1]~517_combout\);

\DATAMEMORY|memory~1563\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1563_combout\ = (\DATAMEMORY|memory[70][1]~517_combout\ & (((\DATAMEMORY|memory[68][5]~280_combout\)))) # (!\DATAMEMORY|memory[70][1]~517_combout\ & ((\DATAMEMORY|memory[68][5]~280_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[68][5]~280_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[70][1]~517_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[68][5]~280_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1563_combout\);

\DATAMEMORY|memory~1564\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1564_combout\ = (\DATAMEMORY|memory[70][1]~517_combout\ & ((\DATAMEMORY|memory~1563_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1563_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[70][1]~517_combout\ & (((\DATAMEMORY|memory~1563_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[70][1]~517_combout\,
	datac => \DATAMEMORY|memory~1563_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1564_combout\);

\DATAMEMORY|memory[70][0]~520\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[70][0]~520_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|memory[72][2]~259_combout\) # ((\DATAMEMORY|Decoder0~209_combout\) # (\DATAMEMORY|Decoder0~233_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|memory[72][2]~259_combout\,
	datac => \DATAMEMORY|Decoder0~209_combout\,
	datad => \DATAMEMORY|Decoder0~233_combout\,
	combout => \DATAMEMORY|memory[70][0]~520_combout\);

\DATAMEMORY|memory[70][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1564_combout\,
	ena => \DATAMEMORY|memory[70][0]~520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[70][5]~q\);

\DATAMEMORY|Mux26~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~65_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[86][5]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[70][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[86][5]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[70][5]~q\,
	combout => \DATAMEMORY|Mux26~65_combout\);

\DATAMEMORY|memory[94][6]~521\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[94][6]~521_combout\ = (\DATAMEMORY|memory[92][5]~286_combout\ & (\DATAMEMORY|Decoder0~156_combout\)) # (!\DATAMEMORY|memory[92][5]~286_combout\ & ((\DATAMEMORY|Decoder0~211_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~156_combout\,
	datab => \DATAMEMORY|Decoder0~211_combout\,
	datad => \DATAMEMORY|memory[92][5]~286_combout\,
	combout => \DATAMEMORY|memory[94][6]~521_combout\);

\DATAMEMORY|memory~1565\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1565_combout\ = (\DATAMEMORY|memory[94][6]~521_combout\ & (((\DATAMEMORY|memory[92][5]~286_combout\)))) # (!\DATAMEMORY|memory[94][6]~521_combout\ & ((\DATAMEMORY|memory[92][5]~286_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[92][5]~286_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[94][6]~521_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[92][5]~286_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1565_combout\);

\DATAMEMORY|memory~1566\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1566_combout\ = (\DATAMEMORY|memory[94][6]~521_combout\ & ((\DATAMEMORY|memory~1565_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1565_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[94][6]~521_combout\ & (((\DATAMEMORY|memory~1565_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[94][6]~521_combout\,
	datac => \DATAMEMORY|memory~1565_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1566_combout\);

\DATAMEMORY|memory[94][0]~524\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[94][0]~524_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~156_combout\) # ((\DATAMEMORY|memory[96][7]~288_combout\) # (\DATAMEMORY|Decoder0~235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~156_combout\,
	datac => \DATAMEMORY|memory[96][7]~288_combout\,
	datad => \DATAMEMORY|Decoder0~235_combout\,
	combout => \DATAMEMORY|memory[94][0]~524_combout\);

\DATAMEMORY|memory[94][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1566_combout\,
	ena => \DATAMEMORY|memory[94][0]~524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[94][5]~q\);

\DATAMEMORY|Mux26~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~66_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux26~65_combout\ & ((\DATAMEMORY|memory[94][5]~q\))) # (!\DATAMEMORY|Mux26~65_combout\ & (\DATAMEMORY|memory[78][5]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux26~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[78][5]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux26~65_combout\,
	datad => \DATAMEMORY|memory[94][5]~q\,
	combout => \DATAMEMORY|Mux26~66_combout\);

\DATAMEMORY|Mux26~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~67_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|Mux26~1_combout\ & (\DATAMEMORY|memory[82][5]~q\)) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- ((\DATAMEMORY|Mux26~66_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[82][5]~q\,
	datac => \DATAMEMORY|Mux26~1_combout\,
	datad => \DATAMEMORY|Mux26~66_combout\,
	combout => \DATAMEMORY|Mux26~67_combout\);

\DATAMEMORY|Mux26~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~68_combout\ = (\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|Mux26~67_combout\ & ((\DATAMEMORY|memory[98][5]~q\))) # (!\DATAMEMORY|Mux26~67_combout\ & (\DATAMEMORY|Mux26~64_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- (((\DATAMEMORY|Mux26~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~64_combout\,
	datab => \DATAMEMORY|Mux26~0_combout\,
	datac => \DATAMEMORY|Mux26~67_combout\,
	datad => \DATAMEMORY|memory[98][5]~q\,
	combout => \DATAMEMORY|Mux26~68_combout\);

\DATAMEMORY|Mux26~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~69_combout\ = (\RMEMWB|output_rdData[0]~20_combout\ & ((\DATAMEMORY|Mux26~63_combout\ & ((\DATAMEMORY|Mux26~68_combout\))) # (!\DATAMEMORY|Mux26~63_combout\ & (\DATAMEMORY|Mux26~30_combout\)))) # (!\RMEMWB|output_rdData[0]~20_combout\ & 
-- (((\DATAMEMORY|Mux26~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~30_combout\,
	datab => \RMEMWB|output_rdData[0]~20_combout\,
	datac => \DATAMEMORY|Mux26~63_combout\,
	datad => \DATAMEMORY|Mux26~68_combout\,
	combout => \DATAMEMORY|Mux26~69_combout\);

\DATAMEMORY|Mux26~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~70_combout\ = (\RMEMWB|output_rdData[0]~16_combout\ & (((\RMEMWB|output_rdData[0]~17_combout\)))) # (!\RMEMWB|output_rdData[0]~16_combout\ & ((\RMEMWB|output_rdData[0]~17_combout\ & (\DATAMEMORY|Mux26~25_combout\)) # 
-- (!\RMEMWB|output_rdData[0]~17_combout\ & ((\DATAMEMORY|Mux26~69_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[0]~16_combout\,
	datab => \DATAMEMORY|Mux26~25_combout\,
	datac => \RMEMWB|output_rdData[0]~17_combout\,
	datad => \DATAMEMORY|Mux26~69_combout\,
	combout => \DATAMEMORY|Mux26~70_combout\);

\DATAMEMORY|memory[2][6]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[2][6]~137_combout\ = (\DATAMEMORY|memory[0][1]~136_combout\ & (\DATAMEMORY|Decoder0~133_combout\ & (\DATAMEMORY|Decoder0~143_combout\))) # (!\DATAMEMORY|memory[0][1]~136_combout\ & (((\DATAMEMORY|Decoder0~198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~133_combout\,
	datab => \DATAMEMORY|Decoder0~143_combout\,
	datac => \DATAMEMORY|Decoder0~198_combout\,
	datad => \DATAMEMORY|memory[0][1]~136_combout\,
	combout => \DATAMEMORY|memory[2][6]~137_combout\);

\DATAMEMORY|memory~1569\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1569_combout\ = (\DATAMEMORY|memory[2][6]~137_combout\ & (((\DATAMEMORY|memory[0][1]~136_combout\)))) # (!\DATAMEMORY|memory[2][6]~137_combout\ & ((\DATAMEMORY|memory[0][1]~136_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[0][1]~136_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[2][6]~137_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[0][1]~136_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1569_combout\);

\DATAMEMORY|memory~1570\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1570_combout\ = (\DATAMEMORY|memory[2][6]~137_combout\ & ((\DATAMEMORY|memory~1569_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1569_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[2][6]~137_combout\ & (((\DATAMEMORY|memory~1569_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[2][6]~137_combout\,
	datac => \DATAMEMORY|memory~1569_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1570_combout\);

\DATAMEMORY|memory[2][0]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[2][0]~142_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~197_combout\) # ((\DATAMEMORY|Decoder0~144_combout\) # (\DATAMEMORY|memory[4][6]~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~197_combout\,
	datac => \DATAMEMORY|Decoder0~144_combout\,
	datad => \DATAMEMORY|memory[4][6]~141_combout\,
	combout => \DATAMEMORY|memory[2][0]~142_combout\);

\DATAMEMORY|memory[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1570_combout\,
	ena => \DATAMEMORY|memory[2][0]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[2][5]~q\);

\DATAMEMORY|Mux26~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~71_combout\ = (\RMEMWB|output_rdData[0]~16_combout\ & ((\DATAMEMORY|Mux26~70_combout\ & ((\DATAMEMORY|memory[2][5]~q\))) # (!\DATAMEMORY|Mux26~70_combout\ & (\DATAMEMORY|Mux26~13_combout\)))) # (!\RMEMWB|output_rdData[0]~16_combout\ & 
-- (((\DATAMEMORY|Mux26~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~13_combout\,
	datab => \RMEMWB|output_rdData[0]~16_combout\,
	datac => \DATAMEMORY|Mux26~70_combout\,
	datad => \DATAMEMORY|memory[2][5]~q\,
	combout => \DATAMEMORY|Mux26~71_combout\);

\RMEMWB|output_rdData[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \DATAMEMORY|Mux26~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_rdData\(5));

\RMEMWB|output_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_result\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_addr\(5));

\ContUnit|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContUnit|Mux7~0_combout\ = (\RIFIF|out_instr\(4) & (\RIFIF|out_instr\(3) & !\RIFIF|out_instr\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \RIFIF|out_instr\(3),
	datad => \RIFIF|out_instr\(0),
	combout => \ContUnit|Mux7~0_combout\);

\ContUnit|Memtoreg\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContUnit|Memtoreg~combout\ = (\ContUnit|Mux5~1_combout\ & ((\ContUnit|Memtoreg~combout\))) # (!\ContUnit|Mux5~1_combout\ & (\ContUnit|Mux7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ContUnit|Mux7~0_combout\,
	datac => \ContUnit|Memtoreg~combout\,
	datad => \ContUnit|Mux5~1_combout\,
	combout => \ContUnit|Memtoreg~combout\);

\RIDEX|output_instruction_WB[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ContUnit|Memtoreg~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_instruction_WB\(0));

\REXMEM|output_WB[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_instruction_WB\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_WB\(0));

\RMEMWB|output_WB[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_WB\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_WB\(0));

\MUXWB|Saida[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXWB|Saida[5]~5_combout\ = (\RMEMWB|output_WB\(0) & (\RMEMWB|output_rdData\(5))) # (!\RMEMWB|output_WB\(0) & ((\RMEMWB|output_addr\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData\(5),
	datab => \RMEMWB|output_addr\(5),
	datad => \RMEMWB|output_WB\(0),
	combout => \MUXWB|Saida[5]~5_combout\);

\regBd|reg9|reg|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[5]~5_combout\,
	ena => \regBd|Rin1[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg9|reg|Q\(5));

\regBd|reg23|reg|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[5]~5_combout\,
	ena => \regBd|Rin1[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg23|reg|Q\(5));

\regBd|reg1|reg|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[5]~5_combout\,
	ena => \regBd|Rin1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg1|reg|Q\(5));

\regBd|readData2[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[5]~0_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg23|reg|Q\(5))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg1|reg|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg23|reg|Q\(5),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg1|reg|Q\(5),
	combout => \regBd|readData2[5]~0_combout\);

\regBd|reg31|reg|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[5]~5_combout\,
	ena => \regBd|Rin1[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg31|reg|Q\(5));

\regBd|readData2[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[5]~1_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[5]~0_combout\ & ((\regBd|reg31|reg|Q\(5)))) # (!\regBd|readData2[5]~0_combout\ & (\regBd|reg9|reg|Q\(5))))) # (!\RIFIF|out_instr\(4) & (((\regBd|readData2[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg9|reg|Q\(5),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[5]~0_combout\,
	datad => \regBd|reg31|reg|Q\(5),
	combout => \regBd|readData2[5]~1_combout\);

\regBd|reg8|reg|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[5]~5_combout\,
	ena => \regBd|Rin1[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg8|reg|Q\(5));

\regBd|reg22|reg|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[5]~5_combout\,
	ena => \regBd|Rin1[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg22|reg|Q\(5));

\regBd|reg0|reg|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[5]~5_combout\,
	ena => \regBd|Rin1[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg0|reg|Q\(5));

\regBd|readData2[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[5]~2_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg22|reg|Q\(5))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg22|reg|Q\(5),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(5),
	combout => \regBd|readData2[5]~2_combout\);

\regBd|reg30|reg|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[5]~5_combout\,
	ena => \regBd|Rin1[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg30|reg|Q\(5));

\regBd|readData2[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[5]~3_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[5]~2_combout\ & ((\regBd|reg30|reg|Q\(5)))) # (!\regBd|readData2[5]~2_combout\ & (\regBd|reg8|reg|Q\(5))))) # (!\RIFIF|out_instr\(4) & (((\regBd|readData2[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg8|reg|Q\(5),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[5]~2_combout\,
	datad => \regBd|reg30|reg|Q\(5),
	combout => \regBd|readData2[5]~3_combout\);

\regBd|readData2[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[5]~4_combout\ = (\RIFIF|out_instr\(15) & (\regBd|readData2[5]~1_combout\)) # (!\RIFIF|out_instr\(15) & ((\regBd|readData2[5]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|readData2[5]~1_combout\,
	datab => \regBd|readData2[5]~3_combout\,
	datad => \RIFIF|out_instr\(15),
	combout => \regBd|readData2[5]~4_combout\);

\RIDEX|output_read2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData2[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read2\(5));

\REXMEM|output_wrData[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_read2\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_wrData\(5));

\DATAMEMORY|memory~1490\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1490_combout\ = (\DATAMEMORY|memory[75][6]~367_combout\ & ((\DATAMEMORY|memory~1489_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1489_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[75][6]~367_combout\ & (((\DATAMEMORY|memory~1489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[75][6]~367_combout\,
	datac => \DATAMEMORY|memory~1489_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1490_combout\);

\DATAMEMORY|memory[75][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1490_combout\,
	ena => \DATAMEMORY|memory[75][0]~370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[75][5]~q\);

\DATAMEMORY|memory~1491\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1491_combout\ = (\DATAMEMORY|memory[15][4]~373_combout\ & (((\DATAMEMORY|memory[3][3]~372_combout\)))) # (!\DATAMEMORY|memory[15][4]~373_combout\ & ((\DATAMEMORY|memory[3][3]~372_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~372_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[15][4]~373_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~372_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1491_combout\);

\DATAMEMORY|memory~1492\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1492_combout\ = (\DATAMEMORY|memory[15][4]~373_combout\ & ((\DATAMEMORY|memory~1491_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1491_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[15][4]~373_combout\ & (((\DATAMEMORY|memory~1491_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[15][4]~373_combout\,
	datac => \DATAMEMORY|memory~1491_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1492_combout\);

\DATAMEMORY|memory[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1492_combout\,
	ena => \DATAMEMORY|memory[15][0]~377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[15][5]~q\);

\DATAMEMORY|memory~1493\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1493_combout\ = (\DATAMEMORY|memory[11][4]~379_combout\ & (((\DATAMEMORY|memory[3][3]~378_combout\)))) # (!\DATAMEMORY|memory[11][4]~379_combout\ & ((\DATAMEMORY|memory[3][3]~378_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~378_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[11][4]~379_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~378_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1493_combout\);

\DATAMEMORY|memory~1494\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1494_combout\ = (\DATAMEMORY|memory[11][4]~379_combout\ & ((\DATAMEMORY|memory~1493_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1493_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[11][4]~379_combout\ & (((\DATAMEMORY|memory~1493_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[11][4]~379_combout\,
	datac => \DATAMEMORY|memory~1493_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1494_combout\);

\DATAMEMORY|memory[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1494_combout\,
	ena => \DATAMEMORY|memory[11][0]~382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[11][5]~q\);

\DATAMEMORY|Mux26~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~42_combout\ = (\REXMEM|output_result\(6) & (((\REXMEM|output_result\(2))))) # (!\REXMEM|output_result\(6) & ((\REXMEM|output_result\(2) & (\DATAMEMORY|memory[15][5]~q\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|memory[11][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[15][5]~q\,
	datac => \REXMEM|output_result\(2),
	datad => \DATAMEMORY|memory[11][5]~q\,
	combout => \DATAMEMORY|Mux26~42_combout\);

\DATAMEMORY|memory~1495\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1495_combout\ = (\DATAMEMORY|memory[79][4]~384_combout\ & (((\DATAMEMORY|memory[3][3]~383_combout\)))) # (!\DATAMEMORY|memory[79][4]~384_combout\ & ((\DATAMEMORY|memory[3][3]~383_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~383_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[79][4]~384_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~383_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1495_combout\);

\DATAMEMORY|memory~1496\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1496_combout\ = (\DATAMEMORY|memory[79][4]~384_combout\ & ((\DATAMEMORY|memory~1495_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1495_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[79][4]~384_combout\ & (((\DATAMEMORY|memory~1495_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[79][4]~384_combout\,
	datac => \DATAMEMORY|memory~1495_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1496_combout\);

\DATAMEMORY|memory[79][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1496_combout\,
	ena => \DATAMEMORY|memory[79][0]~388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[79][5]~q\);

\DATAMEMORY|Mux26~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~43_combout\ = (\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux26~42_combout\ & ((\DATAMEMORY|memory[79][5]~q\))) # (!\DATAMEMORY|Mux26~42_combout\ & (\DATAMEMORY|memory[75][5]~q\)))) # (!\REXMEM|output_result\(6) & 
-- (((\DATAMEMORY|Mux26~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[75][5]~q\,
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|Mux26~42_combout\,
	datad => \DATAMEMORY|memory[79][5]~q\,
	combout => \DATAMEMORY|Mux26~43_combout\);

\DATAMEMORY|memory~1497\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1497_combout\ = (\DATAMEMORY|memory[83][0]~343_combout\ & (((\DATAMEMORY|memory[3][3]~342_combout\)))) # (!\DATAMEMORY|memory[83][0]~343_combout\ & ((\DATAMEMORY|memory[3][3]~342_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~342_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[83][0]~343_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~342_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1497_combout\);

\DATAMEMORY|memory~1498\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1498_combout\ = (\DATAMEMORY|memory[83][0]~343_combout\ & ((\DATAMEMORY|memory~1497_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1497_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[83][0]~343_combout\ & (((\DATAMEMORY|memory~1497_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[83][0]~343_combout\,
	datac => \DATAMEMORY|memory~1497_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1498_combout\);

\DATAMEMORY|memory[83][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1498_combout\,
	ena => \DATAMEMORY|memory[83][0]~346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[83][5]~q\);

\DATAMEMORY|memory~1499\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1499_combout\ = (\DATAMEMORY|memory[23][0]~349_combout\ & (((\DATAMEMORY|memory[3][3]~348_combout\)))) # (!\DATAMEMORY|memory[23][0]~349_combout\ & ((\DATAMEMORY|memory[3][3]~348_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~348_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[23][0]~349_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~348_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1499_combout\);

\DATAMEMORY|memory~1500\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1500_combout\ = (\DATAMEMORY|memory[23][0]~349_combout\ & ((\DATAMEMORY|memory~1499_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1499_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[23][0]~349_combout\ & (((\DATAMEMORY|memory~1499_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[23][0]~349_combout\,
	datac => \DATAMEMORY|memory~1499_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1500_combout\);

\DATAMEMORY|memory[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1500_combout\,
	ena => \DATAMEMORY|memory[23][0]~353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[23][5]~q\);

\DATAMEMORY|memory~1501\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1501_combout\ = (\DATAMEMORY|memory[19][2]~355_combout\ & (((\DATAMEMORY|memory[3][3]~354_combout\)))) # (!\DATAMEMORY|memory[19][2]~355_combout\ & ((\DATAMEMORY|memory[3][3]~354_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~354_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[19][2]~355_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~354_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1501_combout\);

\DATAMEMORY|memory~1502\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1502_combout\ = (\DATAMEMORY|memory[19][2]~355_combout\ & ((\DATAMEMORY|memory~1501_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1501_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[19][2]~355_combout\ & (((\DATAMEMORY|memory~1501_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[19][2]~355_combout\,
	datac => \DATAMEMORY|memory~1501_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1502_combout\);

\DATAMEMORY|memory[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1502_combout\,
	ena => \DATAMEMORY|memory[19][0]~358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[19][5]~q\);

\DATAMEMORY|Mux26~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~44_combout\ = (\REXMEM|output_result\(6) & (((\REXMEM|output_result\(2))))) # (!\REXMEM|output_result\(6) & ((\REXMEM|output_result\(2) & (\DATAMEMORY|memory[23][5]~q\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|memory[19][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[23][5]~q\,
	datac => \REXMEM|output_result\(2),
	datad => \DATAMEMORY|memory[19][5]~q\,
	combout => \DATAMEMORY|Mux26~44_combout\);

\DATAMEMORY|memory~1503\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1503_combout\ = (\DATAMEMORY|memory[87][7]~360_combout\ & (((\DATAMEMORY|memory[3][3]~359_combout\)))) # (!\DATAMEMORY|memory[87][7]~360_combout\ & ((\DATAMEMORY|memory[3][3]~359_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~359_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[87][7]~360_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~359_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1503_combout\);

\DATAMEMORY|memory~1504\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1504_combout\ = (\DATAMEMORY|memory[87][7]~360_combout\ & ((\DATAMEMORY|memory~1503_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1503_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[87][7]~360_combout\ & (((\DATAMEMORY|memory~1503_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[87][7]~360_combout\,
	datac => \DATAMEMORY|memory~1503_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1504_combout\);

\DATAMEMORY|memory[87][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1504_combout\,
	ena => \DATAMEMORY|memory[87][0]~364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[87][5]~q\);

\DATAMEMORY|Mux26~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~45_combout\ = (\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux26~44_combout\ & ((\DATAMEMORY|memory[87][5]~q\))) # (!\DATAMEMORY|Mux26~44_combout\ & (\DATAMEMORY|memory[83][5]~q\)))) # (!\REXMEM|output_result\(6) & 
-- (((\DATAMEMORY|Mux26~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[83][5]~q\,
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|Mux26~44_combout\,
	datad => \DATAMEMORY|memory[87][5]~q\,
	combout => \DATAMEMORY|Mux26~45_combout\);

\DATAMEMORY|memory~1505\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1505_combout\ = (\DATAMEMORY|memory[67][5]~389_combout\ & (((\DATAMEMORY|memory[3][3]~86_combout\)))) # (!\DATAMEMORY|memory[67][5]~389_combout\ & ((\DATAMEMORY|memory[3][3]~86_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~86_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[67][5]~389_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~86_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1505_combout\);

\DATAMEMORY|memory~1506\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1506_combout\ = (\DATAMEMORY|memory[67][5]~389_combout\ & ((\DATAMEMORY|memory~1505_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1505_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[67][5]~389_combout\ & (((\DATAMEMORY|memory~1505_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[67][5]~389_combout\,
	datac => \DATAMEMORY|memory~1505_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1506_combout\);

\DATAMEMORY|memory[67][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1506_combout\,
	ena => \DATAMEMORY|memory[67][0]~392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[67][5]~q\);

\DATAMEMORY|memory~1507\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1507_combout\ = (\DATAMEMORY|memory[7][7]~394_combout\ & (((\DATAMEMORY|memory[3][3]~393_combout\)))) # (!\DATAMEMORY|memory[7][7]~394_combout\ & ((\DATAMEMORY|memory[3][3]~393_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~393_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[7][7]~394_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~393_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1507_combout\);

\DATAMEMORY|memory~1508\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1508_combout\ = (\DATAMEMORY|memory[7][7]~394_combout\ & ((\DATAMEMORY|memory~1507_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1507_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[7][7]~394_combout\ & (((\DATAMEMORY|memory~1507_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[7][7]~394_combout\,
	datac => \DATAMEMORY|memory~1507_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1508_combout\);

\DATAMEMORY|memory[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1508_combout\,
	ena => \DATAMEMORY|memory[7][0]~398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[7][5]~q\);

\DATAMEMORY|memory~1509\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1509_combout\ = (\DATAMEMORY|memory[3][3]~399_combout\ & (((\DATAMEMORY|memory[3][3]~132_combout\)))) # (!\DATAMEMORY|memory[3][3]~399_combout\ & ((\DATAMEMORY|memory[3][3]~132_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~132_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~399_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~132_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1509_combout\);

\DATAMEMORY|memory~1510\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1510_combout\ = (\DATAMEMORY|memory[3][3]~399_combout\ & ((\DATAMEMORY|memory~1509_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1509_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[3][3]~399_combout\ & (((\DATAMEMORY|memory~1509_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[3][3]~399_combout\,
	datac => \DATAMEMORY|memory~1509_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1510_combout\);

\DATAMEMORY|memory[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1510_combout\,
	ena => \DATAMEMORY|memory[3][0]~402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[3][5]~q\);

\DATAMEMORY|Mux26~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~46_combout\ = (\REXMEM|output_result\(6) & (((\REXMEM|output_result\(2))))) # (!\REXMEM|output_result\(6) & ((\REXMEM|output_result\(2) & (\DATAMEMORY|memory[7][5]~q\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|memory[3][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[7][5]~q\,
	datac => \REXMEM|output_result\(2),
	datad => \DATAMEMORY|memory[3][5]~q\,
	combout => \DATAMEMORY|Mux26~46_combout\);

\DATAMEMORY|memory~1511\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1511_combout\ = (\DATAMEMORY|memory[71][4]~404_combout\ & (((\DATAMEMORY|memory[3][3]~403_combout\)))) # (!\DATAMEMORY|memory[71][4]~404_combout\ & ((\DATAMEMORY|memory[3][3]~403_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~403_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[71][4]~404_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~403_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1511_combout\);

\DATAMEMORY|memory~1512\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1512_combout\ = (\DATAMEMORY|memory[71][4]~404_combout\ & ((\DATAMEMORY|memory~1511_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1511_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[71][4]~404_combout\ & (((\DATAMEMORY|memory~1511_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[71][4]~404_combout\,
	datac => \DATAMEMORY|memory~1511_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1512_combout\);

\DATAMEMORY|memory[71][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1512_combout\,
	ena => \DATAMEMORY|memory[71][0]~408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[71][5]~q\);

\DATAMEMORY|Mux26~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~47_combout\ = (\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux26~46_combout\ & ((\DATAMEMORY|memory[71][5]~q\))) # (!\DATAMEMORY|Mux26~46_combout\ & (\DATAMEMORY|memory[67][5]~q\)))) # (!\REXMEM|output_result\(6) & 
-- (((\DATAMEMORY|Mux26~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[67][5]~q\,
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|Mux26~46_combout\,
	datad => \DATAMEMORY|memory[71][5]~q\,
	combout => \DATAMEMORY|Mux26~47_combout\);

\DATAMEMORY|Mux26~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~48_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|Mux26~45_combout\)) # (!\REXMEM|output_result\(4) & 
-- ((\DATAMEMORY|Mux26~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|Mux26~45_combout\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|Mux26~47_combout\,
	combout => \DATAMEMORY|Mux26~48_combout\);

\DATAMEMORY|memory~1513\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1513_combout\ = (\DATAMEMORY|memory[91][5]~411_combout\ & (((\DATAMEMORY|memory[3][3]~410_combout\)))) # (!\DATAMEMORY|memory[91][5]~411_combout\ & ((\DATAMEMORY|memory[3][3]~410_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~410_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[91][5]~411_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~410_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1513_combout\);

\DATAMEMORY|memory~1514\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1514_combout\ = (\DATAMEMORY|memory[91][5]~411_combout\ & ((\DATAMEMORY|memory~1513_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1513_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[91][5]~411_combout\ & (((\DATAMEMORY|memory~1513_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[91][5]~411_combout\,
	datac => \DATAMEMORY|memory~1513_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1514_combout\);

\DATAMEMORY|memory[91][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1514_combout\,
	ena => \DATAMEMORY|memory[91][0]~414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[91][5]~q\);

\DATAMEMORY|memory~1515\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1515_combout\ = (\DATAMEMORY|memory[31][5]~417_combout\ & (((\DATAMEMORY|memory[3][3]~416_combout\)))) # (!\DATAMEMORY|memory[31][5]~417_combout\ & ((\DATAMEMORY|memory[3][3]~416_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~416_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[31][5]~417_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~416_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1515_combout\);

\DATAMEMORY|memory~1516\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1516_combout\ = (\DATAMEMORY|memory[31][5]~417_combout\ & ((\DATAMEMORY|memory~1515_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1515_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[31][5]~417_combout\ & (((\DATAMEMORY|memory~1515_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[31][5]~417_combout\,
	datac => \DATAMEMORY|memory~1515_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1516_combout\);

\DATAMEMORY|memory[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1516_combout\,
	ena => \DATAMEMORY|memory[31][0]~421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[31][5]~q\);

\DATAMEMORY|memory~1517\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1517_combout\ = (\DATAMEMORY|memory[27][2]~423_combout\ & (((\DATAMEMORY|memory[3][3]~422_combout\)))) # (!\DATAMEMORY|memory[27][2]~423_combout\ & ((\DATAMEMORY|memory[3][3]~422_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~422_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[27][2]~423_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~422_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1517_combout\);

\DATAMEMORY|memory~1518\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1518_combout\ = (\DATAMEMORY|memory[27][2]~423_combout\ & ((\DATAMEMORY|memory~1517_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1517_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[27][2]~423_combout\ & (((\DATAMEMORY|memory~1517_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[27][2]~423_combout\,
	datac => \DATAMEMORY|memory~1517_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1518_combout\);

\DATAMEMORY|memory[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1518_combout\,
	ena => \DATAMEMORY|memory[27][0]~426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[27][5]~q\);

\DATAMEMORY|Mux26~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~49_combout\ = (\REXMEM|output_result\(6) & (((\REXMEM|output_result\(2))))) # (!\REXMEM|output_result\(6) & ((\REXMEM|output_result\(2) & (\DATAMEMORY|memory[31][5]~q\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|memory[27][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[31][5]~q\,
	datac => \REXMEM|output_result\(2),
	datad => \DATAMEMORY|memory[27][5]~q\,
	combout => \DATAMEMORY|Mux26~49_combout\);

\DATAMEMORY|memory~1519\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1519_combout\ = (\DATAMEMORY|memory[95][4]~428_combout\ & (((\DATAMEMORY|memory[3][3]~427_combout\)))) # (!\DATAMEMORY|memory[95][4]~428_combout\ & ((\DATAMEMORY|memory[3][3]~427_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~427_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[95][4]~428_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~427_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1519_combout\);

\DATAMEMORY|memory~1520\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1520_combout\ = (\DATAMEMORY|memory[95][4]~428_combout\ & ((\DATAMEMORY|memory~1519_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1519_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[95][4]~428_combout\ & (((\DATAMEMORY|memory~1519_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[95][4]~428_combout\,
	datac => \DATAMEMORY|memory~1519_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1520_combout\);

\DATAMEMORY|memory[95][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1520_combout\,
	ena => \DATAMEMORY|memory[95][0]~432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[95][5]~q\);

\DATAMEMORY|Mux26~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~50_combout\ = (\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux26~49_combout\ & ((\DATAMEMORY|memory[95][5]~q\))) # (!\DATAMEMORY|Mux26~49_combout\ & (\DATAMEMORY|memory[91][5]~q\)))) # (!\REXMEM|output_result\(6) & 
-- (((\DATAMEMORY|Mux26~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[91][5]~q\,
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|Mux26~49_combout\,
	datad => \DATAMEMORY|memory[95][5]~q\,
	combout => \DATAMEMORY|Mux26~50_combout\);

\DATAMEMORY|Mux26~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~51_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux26~48_combout\ & ((\DATAMEMORY|Mux26~50_combout\))) # (!\DATAMEMORY|Mux26~48_combout\ & (\DATAMEMORY|Mux26~43_combout\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux26~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~43_combout\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux26~48_combout\,
	datad => \DATAMEMORY|Mux26~50_combout\,
	combout => \DATAMEMORY|Mux26~51_combout\);

\DATAMEMORY|memory~1521\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1521_combout\ = (\DATAMEMORY|memory[81][5]~433_combout\ & (((\DATAMEMORY|memory[3][3]~387_combout\)))) # (!\DATAMEMORY|memory[81][5]~433_combout\ & ((\DATAMEMORY|memory[3][3]~387_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~387_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[81][5]~433_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~387_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1521_combout\);

\DATAMEMORY|memory~1522\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1522_combout\ = (\DATAMEMORY|memory[81][5]~433_combout\ & ((\DATAMEMORY|memory~1521_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1521_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[81][5]~433_combout\ & (((\DATAMEMORY|memory~1521_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[81][5]~433_combout\,
	datac => \DATAMEMORY|memory~1521_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1522_combout\);

\DATAMEMORY|memory[81][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1522_combout\,
	ena => \DATAMEMORY|memory[81][0]~436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[81][5]~q\);

\DATAMEMORY|memory~1523\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1523_combout\ = (\DATAMEMORY|memory[89][7]~437_combout\ & (((\DATAMEMORY|memory[3][3]~363_combout\)))) # (!\DATAMEMORY|memory[89][7]~437_combout\ & ((\DATAMEMORY|memory[3][3]~363_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~363_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[89][7]~437_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~363_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1523_combout\);

\DATAMEMORY|memory~1524\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1524_combout\ = (\DATAMEMORY|memory[89][7]~437_combout\ & ((\DATAMEMORY|memory~1523_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1523_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[89][7]~437_combout\ & (((\DATAMEMORY|memory~1523_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[89][7]~437_combout\,
	datac => \DATAMEMORY|memory~1523_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1524_combout\);

\DATAMEMORY|memory[89][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1524_combout\,
	ena => \DATAMEMORY|memory[89][0]~440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[89][5]~q\);

\DATAMEMORY|memory~1525\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1525_combout\ = (\DATAMEMORY|memory[73][0]~441_combout\ & (((\DATAMEMORY|memory[3][3]~407_combout\)))) # (!\DATAMEMORY|memory[73][0]~441_combout\ & ((\DATAMEMORY|memory[3][3]~407_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~407_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[73][0]~441_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~407_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1525_combout\);

\DATAMEMORY|memory~1526\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1526_combout\ = (\DATAMEMORY|memory[73][0]~441_combout\ & ((\DATAMEMORY|memory~1525_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1525_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[73][0]~441_combout\ & (((\DATAMEMORY|memory~1525_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[73][0]~441_combout\,
	datac => \DATAMEMORY|memory~1525_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1526_combout\);

\DATAMEMORY|memory[73][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1526_combout\,
	ena => \DATAMEMORY|memory[73][0]~444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[73][5]~q\);

\DATAMEMORY|Mux26~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~52_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[89][5]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[73][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[89][5]~q\,
	datab => \DATAMEMORY|memory[73][5]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux26~52_combout\);

\DATAMEMORY|memory~1527\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1527_combout\ = (\DATAMEMORY|memory[77][6]~445_combout\ & (((\DATAMEMORY|memory[3][3]~1982_combout\)))) # (!\DATAMEMORY|memory[77][6]~445_combout\ & ((\DATAMEMORY|memory[3][3]~1982_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~1982_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[77][6]~445_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~1982_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1527_combout\);

\DATAMEMORY|memory~1528\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1528_combout\ = (\DATAMEMORY|memory[77][6]~445_combout\ & ((\DATAMEMORY|memory~1527_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1527_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[77][6]~445_combout\ & (((\DATAMEMORY|memory~1527_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[77][6]~445_combout\,
	datac => \DATAMEMORY|memory~1527_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1528_combout\);

\DATAMEMORY|memory[77][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1528_combout\,
	ena => \DATAMEMORY|memory[77][0]~448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[77][5]~q\);

\DATAMEMORY|memory~1529\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1529_combout\ = (\DATAMEMORY|memory[85][7]~449_combout\ & (((\DATAMEMORY|memory[3][3]~1980_combout\)))) # (!\DATAMEMORY|memory[85][7]~449_combout\ & ((\DATAMEMORY|memory[3][3]~1980_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~1980_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[85][7]~449_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~1980_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1529_combout\);

\DATAMEMORY|memory~1530\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1530_combout\ = (\DATAMEMORY|memory[85][7]~449_combout\ & ((\DATAMEMORY|memory~1529_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1529_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[85][7]~449_combout\ & (((\DATAMEMORY|memory~1529_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[85][7]~449_combout\,
	datac => \DATAMEMORY|memory~1529_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1530_combout\);

\DATAMEMORY|memory[85][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1530_combout\,
	ena => \DATAMEMORY|memory[85][0]~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[85][5]~q\);

\DATAMEMORY|memory~1531\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1531_combout\ = (\DATAMEMORY|memory[69][4]~453_combout\ & (((\DATAMEMORY|memory[3][3]~1984_combout\)))) # (!\DATAMEMORY|memory[69][4]~453_combout\ & ((\DATAMEMORY|memory[3][3]~1984_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~1984_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[69][4]~453_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~1984_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1531_combout\);

\DATAMEMORY|memory~1532\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1532_combout\ = (\DATAMEMORY|memory[69][4]~453_combout\ & ((\DATAMEMORY|memory~1531_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1531_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[69][4]~453_combout\ & (((\DATAMEMORY|memory~1531_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[69][4]~453_combout\,
	datac => \DATAMEMORY|memory~1531_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1532_combout\);

\DATAMEMORY|memory[69][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1532_combout\,
	ena => \DATAMEMORY|memory[69][0]~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[69][5]~q\);

\DATAMEMORY|Mux26~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~53_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[85][5]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[69][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[85][5]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[69][5]~q\,
	combout => \DATAMEMORY|Mux26~53_combout\);

\DATAMEMORY|memory~1533\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1533_combout\ = (\DATAMEMORY|memory[93][0]~457_combout\ & (((\DATAMEMORY|memory[3][3]~1986_combout\)))) # (!\DATAMEMORY|memory[93][0]~457_combout\ & ((\DATAMEMORY|memory[3][3]~1986_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~1986_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[93][0]~457_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~1986_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1533_combout\);

\DATAMEMORY|memory~1534\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1534_combout\ = (\DATAMEMORY|memory[93][0]~457_combout\ & ((\DATAMEMORY|memory~1533_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1533_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[93][0]~457_combout\ & (((\DATAMEMORY|memory~1533_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[93][0]~457_combout\,
	datac => \DATAMEMORY|memory~1533_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1534_combout\);

\DATAMEMORY|memory[93][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1534_combout\,
	ena => \DATAMEMORY|memory[93][0]~460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[93][5]~q\);

\DATAMEMORY|Mux26~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~54_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux26~53_combout\ & ((\DATAMEMORY|memory[93][5]~q\))) # (!\DATAMEMORY|Mux26~53_combout\ & (\DATAMEMORY|memory[77][5]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux26~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[77][5]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux26~53_combout\,
	datad => \DATAMEMORY|memory[93][5]~q\,
	combout => \DATAMEMORY|Mux26~54_combout\);

\DATAMEMORY|Mux26~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~55_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux26~52_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux26~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux26~52_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux26~54_combout\,
	combout => \DATAMEMORY|Mux26~55_combout\);

\DATAMEMORY|memory~1535\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1535_combout\ = (\DATAMEMORY|memory[97][7]~461_combout\ & (((\DATAMEMORY|memory[3][3]~431_combout\)))) # (!\DATAMEMORY|memory[97][7]~461_combout\ & ((\DATAMEMORY|memory[3][3]~431_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~431_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[97][7]~461_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~431_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1535_combout\);

\DATAMEMORY|memory~1536\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1536_combout\ = (\DATAMEMORY|memory[97][7]~461_combout\ & ((\DATAMEMORY|memory~1535_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1535_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[97][7]~461_combout\ & (((\DATAMEMORY|memory~1535_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[97][7]~461_combout\,
	datac => \DATAMEMORY|memory~1535_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1536_combout\);

\DATAMEMORY|memory[97][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1536_combout\,
	ena => \DATAMEMORY|memory[97][0]~464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[97][5]~q\);

\DATAMEMORY|Mux26~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~56_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~55_combout\ & ((\DATAMEMORY|memory[97][5]~q\))) # (!\DATAMEMORY|Mux26~55_combout\ & (\DATAMEMORY|memory[81][5]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux26~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[81][5]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux26~55_combout\,
	datad => \DATAMEMORY|memory[97][5]~q\,
	combout => \DATAMEMORY|Mux26~56_combout\);

\DATAMEMORY|memory~1537\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1537_combout\ = (\DATAMEMORY|memory[25][7]~465_combout\ & (((\DATAMEMORY|memory[3][3]~352_combout\)))) # (!\DATAMEMORY|memory[25][7]~465_combout\ & ((\DATAMEMORY|memory[3][3]~352_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~352_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[25][7]~465_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~352_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1537_combout\);

\DATAMEMORY|memory~1538\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1538_combout\ = (\DATAMEMORY|memory[25][7]~465_combout\ & ((\DATAMEMORY|memory~1537_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1537_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[25][7]~465_combout\ & (((\DATAMEMORY|memory~1537_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[25][7]~465_combout\,
	datac => \DATAMEMORY|memory~1537_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1538_combout\);

\DATAMEMORY|memory[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1538_combout\,
	ena => \DATAMEMORY|memory[25][0]~468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[25][5]~q\);

\DATAMEMORY|memory~1539\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1539_combout\ = (\DATAMEMORY|memory[9][2]~469_combout\ & (((\DATAMEMORY|memory[3][3]~397_combout\)))) # (!\DATAMEMORY|memory[9][2]~469_combout\ & ((\DATAMEMORY|memory[3][3]~397_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~397_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[9][2]~469_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~397_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1539_combout\);

\DATAMEMORY|memory~1540\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1540_combout\ = (\DATAMEMORY|memory[9][2]~469_combout\ & ((\DATAMEMORY|memory~1539_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1539_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[9][2]~469_combout\ & (((\DATAMEMORY|memory~1539_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[9][2]~469_combout\,
	datac => \DATAMEMORY|memory~1539_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1540_combout\);

\DATAMEMORY|memory[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1540_combout\,
	ena => \DATAMEMORY|memory[9][0]~472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[9][5]~q\);

\DATAMEMORY|Mux26~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~57_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[25][5]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[9][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[25][5]~q\,
	datab => \DATAMEMORY|memory[9][5]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux26~57_combout\);

\DATAMEMORY|memory~1541\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1541_combout\ = (\DATAMEMORY|memory[13][4]~473_combout\ & (((\DATAMEMORY|memory[3][3]~1983_combout\)))) # (!\DATAMEMORY|memory[13][4]~473_combout\ & ((\DATAMEMORY|memory[3][3]~1983_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~1983_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[13][4]~473_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~1983_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1541_combout\);

\DATAMEMORY|memory~1542\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1542_combout\ = (\DATAMEMORY|memory[13][4]~473_combout\ & ((\DATAMEMORY|memory~1541_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1541_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[13][4]~473_combout\ & (((\DATAMEMORY|memory~1541_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[13][4]~473_combout\,
	datac => \DATAMEMORY|memory~1541_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1542_combout\);

\DATAMEMORY|memory[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1542_combout\,
	ena => \DATAMEMORY|memory[13][0]~476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[13][5]~q\);

\DATAMEMORY|memory~1543\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1543_combout\ = (\DATAMEMORY|memory[21][4]~477_combout\ & (((\DATAMEMORY|memory[3][3]~1981_combout\)))) # (!\DATAMEMORY|memory[21][4]~477_combout\ & ((\DATAMEMORY|memory[3][3]~1981_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~1981_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[21][4]~477_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~1981_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1543_combout\);

\DATAMEMORY|memory~1544\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1544_combout\ = (\DATAMEMORY|memory[21][4]~477_combout\ & ((\DATAMEMORY|memory~1543_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1543_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[21][4]~477_combout\ & (((\DATAMEMORY|memory~1543_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[21][4]~477_combout\,
	datac => \DATAMEMORY|memory~1543_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1544_combout\);

\DATAMEMORY|memory[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1544_combout\,
	ena => \DATAMEMORY|memory[21][0]~480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[21][5]~q\);

\DATAMEMORY|memory~1545\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1545_combout\ = (\DATAMEMORY|memory[5][6]~481_combout\ & (((\DATAMEMORY|memory[3][3]~1985_combout\)))) # (!\DATAMEMORY|memory[5][6]~481_combout\ & ((\DATAMEMORY|memory[3][3]~1985_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~1985_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[5][6]~481_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~1985_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1545_combout\);

\DATAMEMORY|memory~1546\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1546_combout\ = (\DATAMEMORY|memory[5][6]~481_combout\ & ((\DATAMEMORY|memory~1545_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1545_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[5][6]~481_combout\ & (((\DATAMEMORY|memory~1545_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[5][6]~481_combout\,
	datac => \DATAMEMORY|memory~1545_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1546_combout\);

\DATAMEMORY|memory[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1546_combout\,
	ena => \DATAMEMORY|memory[5][0]~484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[5][5]~q\);

\DATAMEMORY|Mux26~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~58_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[21][5]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[5][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[21][5]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[5][5]~q\,
	combout => \DATAMEMORY|Mux26~58_combout\);

\DATAMEMORY|memory~1547\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1547_combout\ = (\DATAMEMORY|memory[29][2]~485_combout\ & (((\DATAMEMORY|memory[3][3]~1987_combout\)))) # (!\DATAMEMORY|memory[29][2]~485_combout\ & ((\DATAMEMORY|memory[3][3]~1987_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~1987_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[29][2]~485_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~1987_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1547_combout\);

\DATAMEMORY|memory~1548\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1548_combout\ = (\DATAMEMORY|memory[29][2]~485_combout\ & ((\DATAMEMORY|memory~1547_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1547_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[29][2]~485_combout\ & (((\DATAMEMORY|memory~1547_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[29][2]~485_combout\,
	datac => \DATAMEMORY|memory~1547_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1548_combout\);

\DATAMEMORY|memory[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1548_combout\,
	ena => \DATAMEMORY|memory[29][0]~488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[29][5]~q\);

\DATAMEMORY|Mux26~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~59_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux26~58_combout\ & ((\DATAMEMORY|memory[29][5]~q\))) # (!\DATAMEMORY|Mux26~58_combout\ & (\DATAMEMORY|memory[13][5]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux26~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[13][5]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux26~58_combout\,
	datad => \DATAMEMORY|memory[29][5]~q\,
	combout => \DATAMEMORY|Mux26~59_combout\);

\DATAMEMORY|memory~1549\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1549_combout\ = (\DATAMEMORY|memory[33][0]~489_combout\ & (((\DATAMEMORY|memory[3][3]~420_combout\)))) # (!\DATAMEMORY|memory[33][0]~489_combout\ & ((\DATAMEMORY|memory[3][3]~420_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~420_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[33][0]~489_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~420_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1549_combout\);

\DATAMEMORY|memory~1550\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1550_combout\ = (\DATAMEMORY|memory[33][0]~489_combout\ & ((\DATAMEMORY|memory~1549_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1549_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[33][0]~489_combout\ & (((\DATAMEMORY|memory~1549_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[33][0]~489_combout\,
	datac => \DATAMEMORY|memory~1549_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1550_combout\);

\DATAMEMORY|memory[33][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1550_combout\,
	ena => \DATAMEMORY|memory[33][0]~492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[33][5]~q\);

\DATAMEMORY|memory~1551\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1551_combout\ = (\DATAMEMORY|memory[17][4]~493_combout\ & (((\DATAMEMORY|memory[3][3]~376_combout\)))) # (!\DATAMEMORY|memory[17][4]~493_combout\ & ((\DATAMEMORY|memory[3][3]~376_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[3][3]~376_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[17][4]~493_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[3][3]~376_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1551_combout\);

\DATAMEMORY|memory~1552\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1552_combout\ = (\DATAMEMORY|memory[17][4]~493_combout\ & ((\DATAMEMORY|memory~1551_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1551_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[17][4]~493_combout\ & (((\DATAMEMORY|memory~1551_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[17][4]~493_combout\,
	datac => \DATAMEMORY|memory~1551_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1552_combout\);

\DATAMEMORY|memory[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1552_combout\,
	ena => \DATAMEMORY|memory[17][0]~496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[17][5]~q\);

\DATAMEMORY|Mux26~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~60_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|memory[33][5]~q\ & ((\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|memory[17][5]~q\) # (!\DATAMEMORY|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[33][5]~q\,
	datac => \DATAMEMORY|memory[17][5]~q\,
	datad => \DATAMEMORY|Mux26~1_combout\,
	combout => \DATAMEMORY|Mux26~60_combout\);

\DATAMEMORY|Mux26~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~61_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~60_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~60_combout\ & ((\DATAMEMORY|Mux26~59_combout\))) # (!\DATAMEMORY|Mux26~60_combout\ & 
-- (\DATAMEMORY|Mux26~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~57_combout\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux26~59_combout\,
	datad => \DATAMEMORY|Mux26~60_combout\,
	combout => \DATAMEMORY|Mux26~61_combout\);

\DATAMEMORY|Mux26~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~62_combout\ = (\REXMEM|output_result\(6) & (\DATAMEMORY|Mux26~56_combout\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux26~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~56_combout\,
	datab => \DATAMEMORY|Mux26~61_combout\,
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|Mux26~62_combout\);

\RMEMWB|output_rdData[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RMEMWB|output_rdData[13]~5_combout\ = (\REXMEM|output_result\(1) & ((\DATAMEMORY|Mux26~62_combout\))) # (!\REXMEM|output_result\(1) & (\DATAMEMORY|Mux26~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~51_combout\,
	datab => \DATAMEMORY|Mux26~62_combout\,
	datad => \REXMEM|output_result\(1),
	combout => \RMEMWB|output_rdData[13]~5_combout\);

\DATAMEMORY|Mux26~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~72_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[34][5]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux26~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux26~14_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[34][5]~q\,
	combout => \DATAMEMORY|Mux26~72_combout\);

\DATAMEMORY|Mux26~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~73_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux26~72_combout\ & ((\DATAMEMORY|Mux26~16_combout\))) # (!\DATAMEMORY|Mux26~72_combout\ & (\DATAMEMORY|memory[50][5]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux26~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[50][5]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux26~72_combout\,
	datad => \DATAMEMORY|Mux26~16_combout\,
	combout => \DATAMEMORY|Mux26~73_combout\);

\DATAMEMORY|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux18~0_combout\ = (\RMEMWB|output_rdData[0]~25_combout\ & (((\RMEMWB|output_rdData[11]~24_combout\)))) # (!\RMEMWB|output_rdData[0]~25_combout\ & ((\RMEMWB|output_rdData[11]~24_combout\ & (\DATAMEMORY|Mux26~23_combout\)) # 
-- (!\RMEMWB|output_rdData[11]~24_combout\ & ((\DATAMEMORY|Mux26~73_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[0]~25_combout\,
	datab => \DATAMEMORY|Mux26~23_combout\,
	datac => \RMEMWB|output_rdData[11]~24_combout\,
	datad => \DATAMEMORY|Mux26~73_combout\,
	combout => \DATAMEMORY|Mux18~0_combout\);

\DATAMEMORY|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux18~1_combout\ = (\RMEMWB|output_rdData[0]~25_combout\ & ((\DATAMEMORY|Mux18~0_combout\ & ((\DATAMEMORY|memory[0][5]~q\))) # (!\DATAMEMORY|Mux18~0_combout\ & (\DATAMEMORY|memory[100][5]~q\)))) # (!\RMEMWB|output_rdData[0]~25_combout\ & 
-- (((\DATAMEMORY|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][5]~q\,
	datab => \RMEMWB|output_rdData[0]~25_combout\,
	datac => \DATAMEMORY|Mux18~0_combout\,
	datad => \DATAMEMORY|memory[0][5]~q\,
	combout => \DATAMEMORY|Mux18~1_combout\);

\DATAMEMORY|Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux18~2_combout\ = (\RMEMWB|output_rdData[11]~22_combout\ & ((\RMEMWB|output_rdData[11]~23_combout\ & ((\DATAMEMORY|Mux26~13_combout\))) # (!\RMEMWB|output_rdData[11]~23_combout\ & (\DATAMEMORY|memory[98][5]~q\)))) # 
-- (!\RMEMWB|output_rdData[11]~22_combout\ & (((\RMEMWB|output_rdData[11]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[98][5]~q\,
	datab => \RMEMWB|output_rdData[11]~22_combout\,
	datac => \RMEMWB|output_rdData[11]~23_combout\,
	datad => \DATAMEMORY|Mux26~13_combout\,
	combout => \DATAMEMORY|Mux18~2_combout\);

\DATAMEMORY|Mux18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux18~3_combout\ = (\RMEMWB|output_rdData[11]~22_combout\ & (((\DATAMEMORY|Mux18~2_combout\)))) # (!\RMEMWB|output_rdData[11]~22_combout\ & ((\DATAMEMORY|Mux18~2_combout\ & ((\RMEMWB|output_rdData[21]~13_combout\))) # 
-- (!\DATAMEMORY|Mux18~2_combout\ & (\DATAMEMORY|Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux18~1_combout\,
	datab => \RMEMWB|output_rdData[21]~13_combout\,
	datac => \RMEMWB|output_rdData[11]~22_combout\,
	datad => \DATAMEMORY|Mux18~2_combout\,
	combout => \DATAMEMORY|Mux18~3_combout\);

\RMEMWB|output_rdData[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RMEMWB|output_rdData[13]~5_combout\,
	asdata => \DATAMEMORY|Mux18~3_combout\,
	sload => \RMEMWB|output_rdData[11]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_rdData\(13));

\MUXALU|Saida[13]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXALU|Saida[13]~9_combout\ = (\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(6))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_imed\(6),
	datab => \RIDEX|output_read2\(13),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \MUXALU|Saida[13]~9_combout\);

\regBd|reg1|reg|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[13]~13_combout\,
	ena => \regBd|Rin1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg1|reg|Q\(13));

\regBd|reg30|reg|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[13]~13_combout\,
	ena => \regBd|Rin1[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg30|reg|Q\(13));

\regBd|reg0|reg|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[13]~13_combout\,
	ena => \regBd|Rin1[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg0|reg|Q\(13));

\regBd|readData1[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[13]~26_combout\ = (\RIFIF|out_instr\(10) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(10) & ((\RIFIF|out_instr\(0) & (\regBd|reg30|reg|Q\(13))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(10),
	datab => \regBd|reg30|reg|Q\(13),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(13),
	combout => \regBd|readData1[13]~26_combout\);

\regBd|reg31|reg|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[13]~13_combout\,
	ena => \regBd|Rin1[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg31|reg|Q\(13));

\regBd|readData1[13]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[13]~27_combout\ = (\RIFIF|out_instr\(10) & ((\regBd|readData1[13]~26_combout\ & ((\regBd|reg31|reg|Q\(13)))) # (!\regBd|readData1[13]~26_combout\ & (\regBd|reg1|reg|Q\(13))))) # (!\RIFIF|out_instr\(10) & 
-- (((\regBd|readData1[13]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg1|reg|Q\(13),
	datab => \RIFIF|out_instr\(10),
	datac => \regBd|readData1[13]~26_combout\,
	datad => \regBd|reg31|reg|Q\(13),
	combout => \regBd|readData1[13]~27_combout\);

\RIDEX|output_read1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData1[13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read1\(13));

\ALU|Add0~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~83_combout\ = (\ALU|Add0~26_combout\ & ((\MUXALU|Saida[13]~9_combout\) # ((\RIDEX|output_read1\(13))))) # (!\ALU|Add0~26_combout\ & (\MUXALU|Saida[13]~9_combout\ & (\RIDEX|output_read1\(13) & \ALU|Add0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~26_combout\,
	datab => \MUXALU|Saida[13]~9_combout\,
	datac => \RIDEX|output_read1\(13),
	datad => \ALU|Add0~27_combout\,
	combout => \ALU|Add0~83_combout\);

\ALU|Add0~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~84_combout\ = \ULACONTROL|Mux4~0_combout\ $ (((\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_imed\(6)))) # (!\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_read2\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(4),
	datab => \RIDEX|output_read2\(13),
	datac => \RIDEX|output_imed\(6),
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~84_combout\);

\ALU|Add0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~77_combout\ = \ULACONTROL|Mux4~0_combout\ $ (((\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_rd\(1)))) # (!\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_read2\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(4),
	datab => \RIDEX|output_read2\(12),
	datac => \RIDEX|output_rd\(1),
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~77_combout\);

\regBd|reg1|reg|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[12]~12_combout\,
	ena => \regBd|Rin1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg1|reg|Q\(12));

\regBd|reg30|reg|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[12]~12_combout\,
	ena => \regBd|Rin1[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg30|reg|Q\(12));

\regBd|reg0|reg|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[12]~12_combout\,
	ena => \regBd|Rin1[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg0|reg|Q\(12));

\regBd|readData1[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[12]~24_combout\ = (\RIFIF|out_instr\(10) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(10) & ((\RIFIF|out_instr\(0) & (\regBd|reg30|reg|Q\(12))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(10),
	datab => \regBd|reg30|reg|Q\(12),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(12),
	combout => \regBd|readData1[12]~24_combout\);

\regBd|reg31|reg|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[12]~12_combout\,
	ena => \regBd|Rin1[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg31|reg|Q\(12));

\regBd|readData1[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[12]~25_combout\ = (\RIFIF|out_instr\(10) & ((\regBd|readData1[12]~24_combout\ & ((\regBd|reg31|reg|Q\(12)))) # (!\regBd|readData1[12]~24_combout\ & (\regBd|reg1|reg|Q\(12))))) # (!\RIFIF|out_instr\(10) & 
-- (((\regBd|readData1[12]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg1|reg|Q\(12),
	datab => \RIFIF|out_instr\(10),
	datac => \regBd|readData1[12]~24_combout\,
	datad => \regBd|reg31|reg|Q\(12),
	combout => \regBd|readData1[12]~25_combout\);

\RIDEX|output_read1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData1[12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read1\(12));

\REXMEM|output_wrData[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_read2\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_wrData\(11));

\DATAMEMORY|memory~1163\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1163_combout\ = (\DATAMEMORY|memory[98][7]~525_combout\ & (((\DATAMEMORY|memory[96][7]~292_combout\)))) # (!\DATAMEMORY|memory[98][7]~525_combout\ & ((\DATAMEMORY|memory[96][7]~292_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[96][7]~292_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[98][7]~525_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[96][7]~292_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1163_combout\);

\REXMEM|output_wrData[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_read2\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_wrData\(3));

\DATAMEMORY|memory~1164\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1164_combout\ = (\DATAMEMORY|memory[98][7]~525_combout\ & ((\DATAMEMORY|memory~1163_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1163_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[98][7]~525_combout\ & (((\DATAMEMORY|memory~1163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[98][7]~525_combout\,
	datac => \DATAMEMORY|memory~1163_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1164_combout\);

\DATAMEMORY|memory[98][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1164_combout\,
	ena => \DATAMEMORY|memory[98][0]~528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[98][3]~q\);

\DATAMEMORY|memory~1055\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1055_combout\ = (\DATAMEMORY|memory[88][7]~254_combout\ & (((\DATAMEMORY|memory[88][7]~253_combout\)))) # (!\DATAMEMORY|memory[88][7]~254_combout\ & ((\DATAMEMORY|memory[88][7]~253_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[88][7]~253_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[88][7]~254_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[88][7]~253_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1055_combout\);

\DATAMEMORY|memory~1056\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1056_combout\ = (\DATAMEMORY|memory[88][7]~254_combout\ & ((\DATAMEMORY|memory~1055_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1055_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[88][7]~254_combout\ & (((\DATAMEMORY|memory~1055_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[88][7]~254_combout\,
	datac => \DATAMEMORY|memory~1055_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1056_combout\);

\DATAMEMORY|memory[88][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1056_combout\,
	ena => \DATAMEMORY|memory[88][0]~258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[88][3]~q\);

\DATAMEMORY|memory~1057\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1057_combout\ = (\DATAMEMORY|memory[72][2]~260_combout\ & (((\DATAMEMORY|memory[72][2]~259_combout\)))) # (!\DATAMEMORY|memory[72][2]~260_combout\ & ((\DATAMEMORY|memory[72][2]~259_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[72][2]~259_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[72][2]~260_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[72][2]~259_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1057_combout\);

\DATAMEMORY|memory~1058\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1058_combout\ = (\DATAMEMORY|memory[72][2]~260_combout\ & ((\DATAMEMORY|memory~1057_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1057_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[72][2]~260_combout\ & (((\DATAMEMORY|memory~1057_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[72][2]~260_combout\,
	datac => \DATAMEMORY|memory~1057_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1058_combout\);

\DATAMEMORY|memory[72][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1058_combout\,
	ena => \DATAMEMORY|memory[72][0]~264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[72][3]~q\);

\DATAMEMORY|Mux28~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~29_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[88][3]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[72][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[88][3]~q\,
	datab => \DATAMEMORY|memory[72][3]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux28~29_combout\);

\DATAMEMORY|memory~1053\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1053_combout\ = (\DATAMEMORY|memory[80][6]~247_combout\ & (((\DATAMEMORY|memory[80][6]~246_combout\)))) # (!\DATAMEMORY|memory[80][6]~247_combout\ & ((\DATAMEMORY|memory[80][6]~246_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[80][6]~246_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[80][6]~247_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[80][6]~246_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1053_combout\);

\DATAMEMORY|memory~1054\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1054_combout\ = (\DATAMEMORY|memory[80][6]~247_combout\ & ((\DATAMEMORY|memory~1053_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1053_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[80][6]~247_combout\ & (((\DATAMEMORY|memory~1053_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[80][6]~247_combout\,
	datac => \DATAMEMORY|memory~1053_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1054_combout\);

\DATAMEMORY|memory[80][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1054_combout\,
	ena => \DATAMEMORY|memory[80][0]~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[80][3]~q\);

\DATAMEMORY|memory~1031\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1031_combout\ = (\DATAMEMORY|memory[64][4]~237_combout\ & (((\DATAMEMORY|memory[64][4]~192_combout\)))) # (!\DATAMEMORY|memory[64][4]~237_combout\ & ((\DATAMEMORY|memory[64][4]~192_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[64][4]~192_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[64][4]~237_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[64][4]~192_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1031_combout\);

\DATAMEMORY|memory~1032\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1032_combout\ = (\DATAMEMORY|memory[64][4]~237_combout\ & ((\DATAMEMORY|memory~1031_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1031_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[64][4]~237_combout\ & (((\DATAMEMORY|memory~1031_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[64][4]~237_combout\,
	datac => \DATAMEMORY|memory~1031_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1032_combout\);

\DATAMEMORY|memory[64][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1032_combout\,
	ena => \DATAMEMORY|memory[64][0]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[64][3]~q\);

\DATAMEMORY|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux4~0_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[80][3]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[64][3]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & 
-- (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[80][3]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[64][3]~q\,
	combout => \DATAMEMORY|Mux4~0_combout\);

\DATAMEMORY|memory~1059\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1059_combout\ = (\DATAMEMORY|memory[76][4]~266_combout\ & (((\DATAMEMORY|memory[76][4]~265_combout\)))) # (!\DATAMEMORY|memory[76][4]~266_combout\ & ((\DATAMEMORY|memory[76][4]~265_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[76][4]~265_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[76][4]~266_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[76][4]~265_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1059_combout\);

\DATAMEMORY|memory~1060\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1060_combout\ = (\DATAMEMORY|memory[76][4]~266_combout\ & ((\DATAMEMORY|memory~1059_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1059_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[76][4]~266_combout\ & (((\DATAMEMORY|memory~1059_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[76][4]~266_combout\,
	datac => \DATAMEMORY|memory~1059_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1060_combout\);

\DATAMEMORY|memory[76][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1060_combout\,
	ena => \DATAMEMORY|memory[76][0]~270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[76][3]~q\);

\DATAMEMORY|memory~1061\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1061_combout\ = (\DATAMEMORY|memory[84][0]~272_combout\ & (((\DATAMEMORY|memory[84][0]~271_combout\)))) # (!\DATAMEMORY|memory[84][0]~272_combout\ & ((\DATAMEMORY|memory[84][0]~271_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[84][0]~271_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[84][0]~272_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[84][0]~271_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1061_combout\);

\DATAMEMORY|memory~1062\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1062_combout\ = (\DATAMEMORY|memory[84][0]~272_combout\ & ((\DATAMEMORY|memory~1061_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1061_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[84][0]~272_combout\ & (((\DATAMEMORY|memory~1061_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[84][0]~272_combout\,
	datac => \DATAMEMORY|memory~1061_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1062_combout\);

\DATAMEMORY|memory[84][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1062_combout\,
	ena => \DATAMEMORY|memory[84][0]~276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[84][3]~q\);

\DATAMEMORY|memory~1063\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1063_combout\ = (\DATAMEMORY|memory[68][5]~277_combout\ & (((\DATAMEMORY|memory[68][5]~198_combout\)))) # (!\DATAMEMORY|memory[68][5]~277_combout\ & ((\DATAMEMORY|memory[68][5]~198_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[68][5]~198_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[68][5]~277_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[68][5]~198_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1063_combout\);

\DATAMEMORY|memory~1064\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1064_combout\ = (\DATAMEMORY|memory[68][5]~277_combout\ & ((\DATAMEMORY|memory~1063_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1063_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[68][5]~277_combout\ & (((\DATAMEMORY|memory~1063_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[68][5]~277_combout\,
	datac => \DATAMEMORY|memory~1063_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1064_combout\);

\DATAMEMORY|memory[68][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1064_combout\,
	ena => \DATAMEMORY|memory[68][0]~281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[68][3]~q\);

\DATAMEMORY|Mux28~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~30_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[84][3]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[68][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[84][3]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[68][3]~q\,
	combout => \DATAMEMORY|Mux28~30_combout\);

\DATAMEMORY|memory~1065\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1065_combout\ = (\DATAMEMORY|memory[92][5]~283_combout\ & (((\DATAMEMORY|memory[92][5]~282_combout\)))) # (!\DATAMEMORY|memory[92][5]~283_combout\ & ((\DATAMEMORY|memory[92][5]~282_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[92][5]~282_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[92][5]~283_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[92][5]~282_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1065_combout\);

\DATAMEMORY|memory~1066\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1066_combout\ = (\DATAMEMORY|memory[92][5]~283_combout\ & ((\DATAMEMORY|memory~1065_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1065_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[92][5]~283_combout\ & (((\DATAMEMORY|memory~1065_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[92][5]~283_combout\,
	datac => \DATAMEMORY|memory~1065_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1066_combout\);

\DATAMEMORY|memory[92][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1066_combout\,
	ena => \DATAMEMORY|memory[92][0]~287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[92][3]~q\);

\DATAMEMORY|Mux28~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~31_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux28~30_combout\ & ((\DATAMEMORY|memory[92][3]~q\))) # (!\DATAMEMORY|Mux28~30_combout\ & (\DATAMEMORY|memory[76][3]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux28~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[76][3]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux28~30_combout\,
	datad => \DATAMEMORY|memory[92][3]~q\,
	combout => \DATAMEMORY|Mux28~31_combout\);

\DATAMEMORY|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux4~1_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux4~0_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux4~0_combout\ & ((\DATAMEMORY|Mux28~31_combout\))) # (!\DATAMEMORY|Mux4~0_combout\ & 
-- (\DATAMEMORY|Mux28~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux28~29_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux4~0_combout\,
	datad => \DATAMEMORY|Mux28~31_combout\,
	combout => \DATAMEMORY|Mux4~1_combout\);

\DATAMEMORY|memory~1083\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1083_combout\ = (\DATAMEMORY|memory[16][4]~336_combout\ & (((\DATAMEMORY|memory[16][4]~335_combout\)))) # (!\DATAMEMORY|memory[16][4]~336_combout\ & ((\DATAMEMORY|memory[16][4]~335_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[16][4]~335_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[16][4]~336_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[16][4]~335_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1083_combout\);

\DATAMEMORY|memory~1084\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1084_combout\ = (\DATAMEMORY|memory[16][4]~336_combout\ & ((\DATAMEMORY|memory~1083_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1083_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[16][4]~336_combout\ & (((\DATAMEMORY|memory~1083_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[16][4]~336_combout\,
	datac => \DATAMEMORY|memory~1083_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1084_combout\);

\DATAMEMORY|memory[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1084_combout\,
	ena => \DATAMEMORY|memory[16][0]~340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[16][3]~q\);

\DATAMEMORY|memory~1069\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1069_combout\ = (\DATAMEMORY|memory[24][5]~295_combout\ & (((\DATAMEMORY|memory[24][5]~294_combout\)))) # (!\DATAMEMORY|memory[24][5]~295_combout\ & ((\DATAMEMORY|memory[24][5]~294_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[24][5]~294_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[24][5]~295_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[24][5]~294_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1069_combout\);

\DATAMEMORY|memory~1070\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1070_combout\ = (\DATAMEMORY|memory[24][5]~295_combout\ & ((\DATAMEMORY|memory~1069_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1069_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[24][5]~295_combout\ & (((\DATAMEMORY|memory~1069_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[24][5]~295_combout\,
	datac => \DATAMEMORY|memory~1069_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1070_combout\);

\DATAMEMORY|memory[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1070_combout\,
	ena => \DATAMEMORY|memory[24][0]~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[24][3]~q\);

\DATAMEMORY|memory~1071\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1071_combout\ = (\DATAMEMORY|memory[8][4]~301_combout\ & (((\DATAMEMORY|memory[8][4]~300_combout\)))) # (!\DATAMEMORY|memory[8][4]~301_combout\ & ((\DATAMEMORY|memory[8][4]~300_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[8][4]~300_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[8][4]~301_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[8][4]~300_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1071_combout\);

\DATAMEMORY|memory~1072\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1072_combout\ = (\DATAMEMORY|memory[8][4]~301_combout\ & ((\DATAMEMORY|memory~1071_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1071_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[8][4]~301_combout\ & (((\DATAMEMORY|memory~1071_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[8][4]~301_combout\,
	datac => \DATAMEMORY|memory~1071_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1072_combout\);

\DATAMEMORY|memory[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1072_combout\,
	ena => \DATAMEMORY|memory[8][0]~305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[8][3]~q\);

\DATAMEMORY|Mux28~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~34_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[24][3]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[8][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[24][3]~q\,
	datab => \DATAMEMORY|memory[8][3]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux28~34_combout\);

\DATAMEMORY|memory~1035\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1035_combout\ = (\DATAMEMORY|memory[0][1]~241_combout\ & (((\DATAMEMORY|memory[0][1]~242_combout\)))) # (!\DATAMEMORY|memory[0][1]~241_combout\ & ((\DATAMEMORY|memory[0][1]~242_combout\ & (\REXMEM|output_wrData\(19))) # 
-- (!\DATAMEMORY|memory[0][1]~242_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[0][1]~241_combout\,
	datab => \REXMEM|output_wrData\(19),
	datac => \DATAMEMORY|memory[0][1]~242_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1035_combout\);

\DATAMEMORY|memory~1036\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1036_combout\ = (\DATAMEMORY|memory[0][1]~241_combout\ & ((\DATAMEMORY|memory~1035_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1035_combout\ & (\REXMEM|output_wrData\(11))))) # 
-- (!\DATAMEMORY|memory[0][1]~241_combout\ & (((\DATAMEMORY|memory~1035_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(11),
	datab => \DATAMEMORY|memory[0][1]~241_combout\,
	datac => \DATAMEMORY|memory~1035_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1036_combout\);

\DATAMEMORY|memory[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1036_combout\,
	ena => \DATAMEMORY|memory[0][0]~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[0][3]~q\);

\DATAMEMORY|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux4~2_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[0][3]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux28~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux28~34_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[0][3]~q\,
	combout => \DATAMEMORY|Mux4~2_combout\);

\DATAMEMORY|memory~1073\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1073_combout\ = (\DATAMEMORY|memory[12][4]~307_combout\ & (((\DATAMEMORY|memory[12][4]~306_combout\)))) # (!\DATAMEMORY|memory[12][4]~307_combout\ & ((\DATAMEMORY|memory[12][4]~306_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[12][4]~306_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[12][4]~307_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[12][4]~306_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1073_combout\);

\DATAMEMORY|memory~1074\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1074_combout\ = (\DATAMEMORY|memory[12][4]~307_combout\ & ((\DATAMEMORY|memory~1073_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1073_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[12][4]~307_combout\ & (((\DATAMEMORY|memory~1073_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[12][4]~307_combout\,
	datac => \DATAMEMORY|memory~1073_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1074_combout\);

\DATAMEMORY|memory[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1074_combout\,
	ena => \DATAMEMORY|memory[12][0]~311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[12][3]~q\);

\DATAMEMORY|memory~1075\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1075_combout\ = (\DATAMEMORY|memory[20][4]~313_combout\ & (((\DATAMEMORY|memory[20][4]~312_combout\)))) # (!\DATAMEMORY|memory[20][4]~313_combout\ & ((\DATAMEMORY|memory[20][4]~312_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[20][4]~312_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[20][4]~313_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[20][4]~312_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1075_combout\);

\DATAMEMORY|memory~1076\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1076_combout\ = (\DATAMEMORY|memory[20][4]~313_combout\ & ((\DATAMEMORY|memory~1075_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1075_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[20][4]~313_combout\ & (((\DATAMEMORY|memory~1075_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[20][4]~313_combout\,
	datac => \DATAMEMORY|memory~1075_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1076_combout\);

\DATAMEMORY|memory[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1076_combout\,
	ena => \DATAMEMORY|memory[20][0]~317_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[20][3]~q\);

\DATAMEMORY|memory~1077\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1077_combout\ = (\DATAMEMORY|memory[4][6]~318_combout\ & (((\DATAMEMORY|memory[4][6]~141_combout\)))) # (!\DATAMEMORY|memory[4][6]~318_combout\ & ((\DATAMEMORY|memory[4][6]~141_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[4][6]~141_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[4][6]~318_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[4][6]~141_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1077_combout\);

\DATAMEMORY|memory~1078\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1078_combout\ = (\DATAMEMORY|memory[4][6]~318_combout\ & ((\DATAMEMORY|memory~1077_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1077_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[4][6]~318_combout\ & (((\DATAMEMORY|memory~1077_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[4][6]~318_combout\,
	datac => \DATAMEMORY|memory~1077_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1078_combout\);

\DATAMEMORY|memory[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1078_combout\,
	ena => \DATAMEMORY|memory[4][0]~322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[4][3]~q\);

\DATAMEMORY|Mux28~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~35_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[20][3]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[4][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[20][3]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[4][3]~q\,
	combout => \DATAMEMORY|Mux28~35_combout\);

\DATAMEMORY|memory~1079\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1079_combout\ = (\DATAMEMORY|memory[28][5]~324_combout\ & (((\DATAMEMORY|memory[28][5]~323_combout\)))) # (!\DATAMEMORY|memory[28][5]~324_combout\ & ((\DATAMEMORY|memory[28][5]~323_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[28][5]~323_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[28][5]~324_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[28][5]~323_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1079_combout\);

\DATAMEMORY|memory~1080\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1080_combout\ = (\DATAMEMORY|memory[28][5]~324_combout\ & ((\DATAMEMORY|memory~1079_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1079_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[28][5]~324_combout\ & (((\DATAMEMORY|memory~1079_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[28][5]~324_combout\,
	datac => \DATAMEMORY|memory~1079_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1080_combout\);

\DATAMEMORY|memory[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1080_combout\,
	ena => \DATAMEMORY|memory[28][0]~328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[28][3]~q\);

\DATAMEMORY|Mux28~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~36_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux28~35_combout\ & ((\DATAMEMORY|memory[28][3]~q\))) # (!\DATAMEMORY|Mux28~35_combout\ & (\DATAMEMORY|memory[12][3]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux28~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[12][3]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux28~35_combout\,
	datad => \DATAMEMORY|memory[28][3]~q\,
	combout => \DATAMEMORY|Mux28~36_combout\);

\DATAMEMORY|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux4~3_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux4~2_combout\ & ((\DATAMEMORY|Mux28~36_combout\))) # (!\DATAMEMORY|Mux4~2_combout\ & (\DATAMEMORY|memory[16][3]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[16][3]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux4~2_combout\,
	datad => \DATAMEMORY|Mux28~36_combout\,
	combout => \DATAMEMORY|Mux4~3_combout\);

\DATAMEMORY|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux4~4_combout\ = (\RMEMWB|output_rdData[28]~30_combout\ & (((!\RMEMWB|output_rdData[28]~29_combout\)))) # (!\RMEMWB|output_rdData[28]~30_combout\ & ((\RMEMWB|output_rdData[28]~29_combout\ & ((\DATAMEMORY|Mux4~3_combout\))) # 
-- (!\RMEMWB|output_rdData[28]~29_combout\ & (\DATAMEMORY|Mux28~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[28]~30_combout\,
	datab => \DATAMEMORY|Mux28~74_combout\,
	datac => \RMEMWB|output_rdData[28]~29_combout\,
	datad => \DATAMEMORY|Mux4~3_combout\,
	combout => \DATAMEMORY|Mux4~4_combout\);

\DATAMEMORY|memory~1117\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1117_combout\ = (\DATAMEMORY|memory[81][5]~433_combout\ & (((\DATAMEMORY|memory[3][3]~387_combout\)))) # (!\DATAMEMORY|memory[81][5]~433_combout\ & ((\DATAMEMORY|memory[3][3]~387_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~387_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[81][5]~433_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~387_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1117_combout\);

\DATAMEMORY|memory~1118\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1118_combout\ = (\DATAMEMORY|memory[81][5]~433_combout\ & ((\DATAMEMORY|memory~1117_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1117_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[81][5]~433_combout\ & (((\DATAMEMORY|memory~1117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[81][5]~433_combout\,
	datac => \DATAMEMORY|memory~1117_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1118_combout\);

\DATAMEMORY|memory[81][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1118_combout\,
	ena => \DATAMEMORY|memory[81][0]~436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[81][3]~q\);

\DATAMEMORY|memory~1119\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1119_combout\ = (\DATAMEMORY|memory[89][7]~437_combout\ & (((\DATAMEMORY|memory[3][3]~363_combout\)))) # (!\DATAMEMORY|memory[89][7]~437_combout\ & ((\DATAMEMORY|memory[3][3]~363_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~363_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[89][7]~437_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~363_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1119_combout\);

\DATAMEMORY|memory~1120\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1120_combout\ = (\DATAMEMORY|memory[89][7]~437_combout\ & ((\DATAMEMORY|memory~1119_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1119_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[89][7]~437_combout\ & (((\DATAMEMORY|memory~1119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[89][7]~437_combout\,
	datac => \DATAMEMORY|memory~1119_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1120_combout\);

\DATAMEMORY|memory[89][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1120_combout\,
	ena => \DATAMEMORY|memory[89][0]~440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[89][3]~q\);

\DATAMEMORY|memory~1121\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1121_combout\ = (\DATAMEMORY|memory[73][0]~441_combout\ & (((\DATAMEMORY|memory[3][3]~407_combout\)))) # (!\DATAMEMORY|memory[73][0]~441_combout\ & ((\DATAMEMORY|memory[3][3]~407_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~407_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[73][0]~441_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~407_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1121_combout\);

\DATAMEMORY|memory~1122\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1122_combout\ = (\DATAMEMORY|memory[73][0]~441_combout\ & ((\DATAMEMORY|memory~1121_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1121_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[73][0]~441_combout\ & (((\DATAMEMORY|memory~1121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[73][0]~441_combout\,
	datac => \DATAMEMORY|memory~1121_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1122_combout\);

\DATAMEMORY|memory[73][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1122_combout\,
	ena => \DATAMEMORY|memory[73][0]~444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[73][3]~q\);

\DATAMEMORY|Mux28~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~50_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[89][3]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[73][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[89][3]~q\,
	datab => \DATAMEMORY|memory[73][3]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux28~50_combout\);

\DATAMEMORY|memory~979\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~979_combout\ = (\DATAMEMORY|memory[65][0]~82_combout\ & (((\DATAMEMORY|memory[3][3]~81_combout\)))) # (!\DATAMEMORY|memory[65][0]~82_combout\ & ((\DATAMEMORY|memory[3][3]~81_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~81_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[65][0]~82_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~81_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~979_combout\);

\DATAMEMORY|memory~980\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~980_combout\ = (\DATAMEMORY|memory[65][0]~82_combout\ & ((\DATAMEMORY|memory~979_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~979_combout\ & (\REXMEM|output_wrData\(19))))) # (!\DATAMEMORY|memory[65][0]~82_combout\ & 
-- (((\DATAMEMORY|memory~979_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[65][0]~82_combout\,
	datac => \DATAMEMORY|memory~979_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~980_combout\);

\DATAMEMORY|memory[65][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~980_combout\,
	ena => \DATAMEMORY|memory[65][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[65][3]~q\);

\DATAMEMORY|Mux28~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~79_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[65][3]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux28~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux28~50_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[65][3]~q\,
	combout => \DATAMEMORY|Mux28~79_combout\);

\DATAMEMORY|memory~1123\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1123_combout\ = (\DATAMEMORY|memory[77][6]~445_combout\ & (((\DATAMEMORY|memory[3][3]~1982_combout\)))) # (!\DATAMEMORY|memory[77][6]~445_combout\ & ((\DATAMEMORY|memory[3][3]~1982_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~1982_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[77][6]~445_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~1982_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1123_combout\);

\DATAMEMORY|memory~1124\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1124_combout\ = (\DATAMEMORY|memory[77][6]~445_combout\ & ((\DATAMEMORY|memory~1123_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1123_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[77][6]~445_combout\ & (((\DATAMEMORY|memory~1123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[77][6]~445_combout\,
	datac => \DATAMEMORY|memory~1123_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1124_combout\);

\DATAMEMORY|memory[77][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1124_combout\,
	ena => \DATAMEMORY|memory[77][0]~448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[77][3]~q\);

\DATAMEMORY|memory~1125\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1125_combout\ = (\DATAMEMORY|memory[85][7]~449_combout\ & (((\DATAMEMORY|memory[3][3]~1980_combout\)))) # (!\DATAMEMORY|memory[85][7]~449_combout\ & ((\DATAMEMORY|memory[3][3]~1980_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~1980_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[85][7]~449_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~1980_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1125_combout\);

\DATAMEMORY|memory~1126\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1126_combout\ = (\DATAMEMORY|memory[85][7]~449_combout\ & ((\DATAMEMORY|memory~1125_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1125_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[85][7]~449_combout\ & (((\DATAMEMORY|memory~1125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[85][7]~449_combout\,
	datac => \DATAMEMORY|memory~1125_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1126_combout\);

\DATAMEMORY|memory[85][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1126_combout\,
	ena => \DATAMEMORY|memory[85][0]~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[85][3]~q\);

\DATAMEMORY|memory~1127\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1127_combout\ = (\DATAMEMORY|memory[69][4]~453_combout\ & (((\DATAMEMORY|memory[3][3]~1984_combout\)))) # (!\DATAMEMORY|memory[69][4]~453_combout\ & ((\DATAMEMORY|memory[3][3]~1984_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~1984_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[69][4]~453_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~1984_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1127_combout\);

\DATAMEMORY|memory~1128\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1128_combout\ = (\DATAMEMORY|memory[69][4]~453_combout\ & ((\DATAMEMORY|memory~1127_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1127_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[69][4]~453_combout\ & (((\DATAMEMORY|memory~1127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[69][4]~453_combout\,
	datac => \DATAMEMORY|memory~1127_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1128_combout\);

\DATAMEMORY|memory[69][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1128_combout\,
	ena => \DATAMEMORY|memory[69][0]~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[69][3]~q\);

\DATAMEMORY|Mux28~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~51_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[85][3]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[69][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[85][3]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[69][3]~q\,
	combout => \DATAMEMORY|Mux28~51_combout\);

\DATAMEMORY|memory~1129\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1129_combout\ = (\DATAMEMORY|memory[93][0]~457_combout\ & (((\DATAMEMORY|memory[3][3]~1986_combout\)))) # (!\DATAMEMORY|memory[93][0]~457_combout\ & ((\DATAMEMORY|memory[3][3]~1986_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~1986_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[93][0]~457_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~1986_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1129_combout\);

\DATAMEMORY|memory~1130\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1130_combout\ = (\DATAMEMORY|memory[93][0]~457_combout\ & ((\DATAMEMORY|memory~1129_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1129_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[93][0]~457_combout\ & (((\DATAMEMORY|memory~1129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[93][0]~457_combout\,
	datac => \DATAMEMORY|memory~1129_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1130_combout\);

\DATAMEMORY|memory[93][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1130_combout\,
	ena => \DATAMEMORY|memory[93][0]~460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[93][3]~q\);

\DATAMEMORY|Mux28~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~52_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux28~51_combout\ & ((\DATAMEMORY|memory[93][3]~q\))) # (!\DATAMEMORY|Mux28~51_combout\ & (\DATAMEMORY|memory[77][3]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux28~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[77][3]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux28~51_combout\,
	datad => \DATAMEMORY|memory[93][3]~q\,
	combout => \DATAMEMORY|Mux28~52_combout\);

\DATAMEMORY|Mux28~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~80_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux28~79_combout\ & ((\DATAMEMORY|Mux28~52_combout\))) # (!\DATAMEMORY|Mux28~79_combout\ & (\DATAMEMORY|memory[81][3]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux28~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[81][3]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux28~79_combout\,
	datad => \DATAMEMORY|Mux28~52_combout\,
	combout => \DATAMEMORY|Mux28~80_combout\);

\DATAMEMORY|memory~1133\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1133_combout\ = (\DATAMEMORY|memory[25][7]~465_combout\ & (((\DATAMEMORY|memory[3][3]~352_combout\)))) # (!\DATAMEMORY|memory[25][7]~465_combout\ & ((\DATAMEMORY|memory[3][3]~352_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~352_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[25][7]~465_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~352_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1133_combout\);

\DATAMEMORY|memory~1134\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1134_combout\ = (\DATAMEMORY|memory[25][7]~465_combout\ & ((\DATAMEMORY|memory~1133_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1133_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[25][7]~465_combout\ & (((\DATAMEMORY|memory~1133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[25][7]~465_combout\,
	datac => \DATAMEMORY|memory~1133_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1134_combout\);

\DATAMEMORY|memory[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1134_combout\,
	ena => \DATAMEMORY|memory[25][0]~468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[25][3]~q\);

\DATAMEMORY|memory~1135\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1135_combout\ = (\DATAMEMORY|memory[9][2]~469_combout\ & (((\DATAMEMORY|memory[3][3]~397_combout\)))) # (!\DATAMEMORY|memory[9][2]~469_combout\ & ((\DATAMEMORY|memory[3][3]~397_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~397_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[9][2]~469_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~397_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1135_combout\);

\DATAMEMORY|memory~1136\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1136_combout\ = (\DATAMEMORY|memory[9][2]~469_combout\ & ((\DATAMEMORY|memory~1135_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1135_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[9][2]~469_combout\ & (((\DATAMEMORY|memory~1135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[9][2]~469_combout\,
	datac => \DATAMEMORY|memory~1135_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1136_combout\);

\DATAMEMORY|memory[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1136_combout\,
	ena => \DATAMEMORY|memory[9][0]~472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[9][3]~q\);

\DATAMEMORY|Mux28~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~55_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[25][3]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[9][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[25][3]~q\,
	datab => \DATAMEMORY|memory[9][3]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux28~55_combout\);

\DATAMEMORY|memory~1147\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1147_combout\ = (\DATAMEMORY|memory[17][4]~493_combout\ & (((\DATAMEMORY|memory[3][3]~376_combout\)))) # (!\DATAMEMORY|memory[17][4]~493_combout\ & ((\DATAMEMORY|memory[3][3]~376_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~376_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[17][4]~493_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~376_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1147_combout\);

\DATAMEMORY|memory~1148\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1148_combout\ = (\DATAMEMORY|memory[17][4]~493_combout\ & ((\DATAMEMORY|memory~1147_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1147_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[17][4]~493_combout\ & (((\DATAMEMORY|memory~1147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[17][4]~493_combout\,
	datac => \DATAMEMORY|memory~1147_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1148_combout\);

\DATAMEMORY|memory[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1148_combout\,
	ena => \DATAMEMORY|memory[17][0]~496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[17][3]~q\);

\DATAMEMORY|memory~999\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~999_combout\ = (\DATAMEMORY|memory[3][3]~127_combout\ & (((\DATAMEMORY|memory[1][1]~128_combout\)))) # (!\DATAMEMORY|memory[3][3]~127_combout\ & ((\DATAMEMORY|memory[1][1]~128_combout\ & (\REXMEM|output_wrData\(19))) # 
-- (!\DATAMEMORY|memory[1][1]~128_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~127_combout\,
	datab => \REXMEM|output_wrData\(19),
	datac => \DATAMEMORY|memory[1][1]~128_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~999_combout\);

\DATAMEMORY|memory~1000\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1000_combout\ = (\DATAMEMORY|memory[3][3]~127_combout\ & ((\DATAMEMORY|memory~999_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~999_combout\ & (\REXMEM|output_wrData\(11))))) # (!\DATAMEMORY|memory[3][3]~127_combout\ 
-- & (((\DATAMEMORY|memory~999_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(11),
	datab => \DATAMEMORY|memory[3][3]~127_combout\,
	datac => \DATAMEMORY|memory~999_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1000_combout\);

\DATAMEMORY|memory[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1000_combout\,
	ena => \DATAMEMORY|memory[1][0]~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[1][3]~q\);

\DATAMEMORY|Mux28~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~81_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[17][3]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[1][3]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & 
-- (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[17][3]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[1][3]~q\,
	combout => \DATAMEMORY|Mux28~81_combout\);

\DATAMEMORY|memory~1137\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1137_combout\ = (\DATAMEMORY|memory[13][4]~473_combout\ & (((\DATAMEMORY|memory[3][3]~1983_combout\)))) # (!\DATAMEMORY|memory[13][4]~473_combout\ & ((\DATAMEMORY|memory[3][3]~1983_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~1983_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[13][4]~473_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~1983_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1137_combout\);

\DATAMEMORY|memory~1138\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1138_combout\ = (\DATAMEMORY|memory[13][4]~473_combout\ & ((\DATAMEMORY|memory~1137_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1137_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[13][4]~473_combout\ & (((\DATAMEMORY|memory~1137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[13][4]~473_combout\,
	datac => \DATAMEMORY|memory~1137_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1138_combout\);

\DATAMEMORY|memory[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1138_combout\,
	ena => \DATAMEMORY|memory[13][0]~476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[13][3]~q\);

\DATAMEMORY|memory~1139\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1139_combout\ = (\DATAMEMORY|memory[21][4]~477_combout\ & (((\DATAMEMORY|memory[3][3]~1981_combout\)))) # (!\DATAMEMORY|memory[21][4]~477_combout\ & ((\DATAMEMORY|memory[3][3]~1981_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~1981_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[21][4]~477_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~1981_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1139_combout\);

\DATAMEMORY|memory~1140\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1140_combout\ = (\DATAMEMORY|memory[21][4]~477_combout\ & ((\DATAMEMORY|memory~1139_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1139_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[21][4]~477_combout\ & (((\DATAMEMORY|memory~1139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[21][4]~477_combout\,
	datac => \DATAMEMORY|memory~1139_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1140_combout\);

\DATAMEMORY|memory[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1140_combout\,
	ena => \DATAMEMORY|memory[21][0]~480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[21][3]~q\);

\DATAMEMORY|memory~1141\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1141_combout\ = (\DATAMEMORY|memory[5][6]~481_combout\ & (((\DATAMEMORY|memory[3][3]~1985_combout\)))) # (!\DATAMEMORY|memory[5][6]~481_combout\ & ((\DATAMEMORY|memory[3][3]~1985_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~1985_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[5][6]~481_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~1985_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1141_combout\);

\DATAMEMORY|memory~1142\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1142_combout\ = (\DATAMEMORY|memory[5][6]~481_combout\ & ((\DATAMEMORY|memory~1141_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1141_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[5][6]~481_combout\ & (((\DATAMEMORY|memory~1141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[5][6]~481_combout\,
	datac => \DATAMEMORY|memory~1141_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1142_combout\);

\DATAMEMORY|memory[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1142_combout\,
	ena => \DATAMEMORY|memory[5][0]~484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[5][3]~q\);

\DATAMEMORY|Mux28~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~56_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[21][3]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[5][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[21][3]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[5][3]~q\,
	combout => \DATAMEMORY|Mux28~56_combout\);

\DATAMEMORY|memory~1143\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1143_combout\ = (\DATAMEMORY|memory[29][2]~485_combout\ & (((\DATAMEMORY|memory[3][3]~1987_combout\)))) # (!\DATAMEMORY|memory[29][2]~485_combout\ & ((\DATAMEMORY|memory[3][3]~1987_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~1987_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[29][2]~485_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~1987_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1143_combout\);

\DATAMEMORY|memory~1144\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1144_combout\ = (\DATAMEMORY|memory[29][2]~485_combout\ & ((\DATAMEMORY|memory~1143_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1143_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[29][2]~485_combout\ & (((\DATAMEMORY|memory~1143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[29][2]~485_combout\,
	datac => \DATAMEMORY|memory~1143_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1144_combout\);

\DATAMEMORY|memory[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1144_combout\,
	ena => \DATAMEMORY|memory[29][0]~488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[29][3]~q\);

\DATAMEMORY|Mux28~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~57_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux28~56_combout\ & ((\DATAMEMORY|memory[29][3]~q\))) # (!\DATAMEMORY|Mux28~56_combout\ & (\DATAMEMORY|memory[13][3]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux28~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[13][3]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux28~56_combout\,
	datad => \DATAMEMORY|memory[29][3]~q\,
	combout => \DATAMEMORY|Mux28~57_combout\);

\DATAMEMORY|Mux28~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~82_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux28~81_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux28~81_combout\ & ((\DATAMEMORY|Mux28~57_combout\))) # 
-- (!\DATAMEMORY|Mux28~81_combout\ & (\DATAMEMORY|Mux28~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux28~55_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux28~81_combout\,
	datad => \DATAMEMORY|Mux28~57_combout\,
	combout => \DATAMEMORY|Mux28~82_combout\);

\DATAMEMORY|Mux28~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~83_combout\ = (!\REXMEM|output_result\(1) & ((\REXMEM|output_result\(6) & (\DATAMEMORY|Mux28~80_combout\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux28~82_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux28~80_combout\,
	datab => \DATAMEMORY|Mux28~82_combout\,
	datac => \REXMEM|output_result\(6),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|Mux28~83_combout\);

\DATAMEMORY|Mux28~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~84_combout\ = (\DATAMEMORY|Mux28~83_combout\) # ((\REXMEM|output_result\(1) & \DATAMEMORY|Mux28~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux28~83_combout\,
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|Mux28~49_combout\,
	combout => \DATAMEMORY|Mux28~84_combout\);

\DATAMEMORY|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux4~5_combout\ = (\RMEMWB|output_rdData[28]~30_combout\ & ((\DATAMEMORY|Mux4~4_combout\ & ((\DATAMEMORY|Mux28~84_combout\))) # (!\DATAMEMORY|Mux4~4_combout\ & (\DATAMEMORY|Mux4~1_combout\)))) # (!\RMEMWB|output_rdData[28]~30_combout\ & 
-- (((\DATAMEMORY|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux4~1_combout\,
	datab => \RMEMWB|output_rdData[28]~30_combout\,
	datac => \DATAMEMORY|Mux4~4_combout\,
	datad => \DATAMEMORY|Mux28~84_combout\,
	combout => \DATAMEMORY|Mux4~5_combout\);

\DATAMEMORY|memory~1067\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1067_combout\ = (\DATAMEMORY|memory[96][7]~289_combout\ & (((\DATAMEMORY|memory[96][7]~288_combout\)))) # (!\DATAMEMORY|memory[96][7]~289_combout\ & ((\DATAMEMORY|memory[96][7]~288_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[96][7]~288_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[96][7]~289_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[96][7]~288_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1067_combout\);

\DATAMEMORY|memory~1068\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1068_combout\ = (\DATAMEMORY|memory[96][7]~289_combout\ & ((\DATAMEMORY|memory~1067_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1067_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[96][7]~289_combout\ & (((\DATAMEMORY|memory~1067_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[96][7]~289_combout\,
	datac => \DATAMEMORY|memory~1067_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1068_combout\);

\DATAMEMORY|memory[96][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1068_combout\,
	ena => \DATAMEMORY|memory[96][0]~293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[96][3]~q\);

\DATAMEMORY|memory~1003\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1003_combout\ = (\DATAMEMORY|memory[50][7]~161_combout\ & (((\DATAMEMORY|memory[48][7]~160_combout\)))) # (!\DATAMEMORY|memory[50][7]~161_combout\ & ((\DATAMEMORY|memory[48][7]~160_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[48][7]~160_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[50][7]~161_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[48][7]~160_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1003_combout\);

\DATAMEMORY|memory~1004\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1004_combout\ = (\DATAMEMORY|memory[50][7]~161_combout\ & ((\DATAMEMORY|memory~1003_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1003_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[50][7]~161_combout\ & (((\DATAMEMORY|memory~1003_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[50][7]~161_combout\,
	datac => \DATAMEMORY|memory~1003_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1004_combout\);

\DATAMEMORY|memory[50][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1004_combout\,
	ena => \DATAMEMORY|memory[50][0]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[50][3]~q\);

\DATAMEMORY|memory~1005\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1005_combout\ = (\DATAMEMORY|memory[58][7]~145_combout\ & (((\DATAMEMORY|memory[56][7]~144_combout\)))) # (!\DATAMEMORY|memory[58][7]~145_combout\ & ((\DATAMEMORY|memory[56][7]~144_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[56][7]~144_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[58][7]~145_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[56][7]~144_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1005_combout\);

\DATAMEMORY|memory~1006\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1006_combout\ = (\DATAMEMORY|memory[58][7]~145_combout\ & ((\DATAMEMORY|memory~1005_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1005_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[58][7]~145_combout\ & (((\DATAMEMORY|memory~1005_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[58][7]~145_combout\,
	datac => \DATAMEMORY|memory~1005_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1006_combout\);

\DATAMEMORY|memory[58][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1006_combout\,
	ena => \DATAMEMORY|memory[58][0]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[58][3]~q\);

\DATAMEMORY|memory~1007\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1007_combout\ = (\DATAMEMORY|memory[42][7]~152_combout\ & (((\DATAMEMORY|memory[40][5]~151_combout\)))) # (!\DATAMEMORY|memory[42][7]~152_combout\ & ((\DATAMEMORY|memory[40][5]~151_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[40][5]~151_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[42][7]~152_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[40][5]~151_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1007_combout\);

\DATAMEMORY|memory~1008\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1008_combout\ = (\DATAMEMORY|memory[42][7]~152_combout\ & ((\DATAMEMORY|memory~1007_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1007_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[42][7]~152_combout\ & (((\DATAMEMORY|memory~1007_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[42][7]~152_combout\,
	datac => \DATAMEMORY|memory~1007_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1008_combout\);

\DATAMEMORY|memory[42][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1008_combout\,
	ena => \DATAMEMORY|memory[42][0]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[42][3]~q\);

\DATAMEMORY|Mux28~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~12_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[58][3]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[42][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[58][3]~q\,
	datab => \DATAMEMORY|memory[42][3]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux28~12_combout\);

\DATAMEMORY|memory~1051\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1051_combout\ = (\DATAMEMORY|memory[34][6]~557_combout\ & (((\DATAMEMORY|memory[32][0]~333_combout\)))) # (!\DATAMEMORY|memory[34][6]~557_combout\ & ((\DATAMEMORY|memory[32][0]~333_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[32][0]~333_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[34][6]~557_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[32][0]~333_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1051_combout\);

\DATAMEMORY|memory~1052\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1052_combout\ = (\DATAMEMORY|memory[34][6]~557_combout\ & ((\DATAMEMORY|memory~1051_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1051_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[34][6]~557_combout\ & (((\DATAMEMORY|memory~1051_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[34][6]~557_combout\,
	datac => \DATAMEMORY|memory~1051_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1052_combout\);

\DATAMEMORY|memory[34][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1052_combout\,
	ena => \DATAMEMORY|memory[34][0]~560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[34][3]~q\);

\DATAMEMORY|Mux28~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~75_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[34][3]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux28~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux28~12_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[34][3]~q\,
	combout => \DATAMEMORY|Mux28~75_combout\);

\DATAMEMORY|memory~1009\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1009_combout\ = (\DATAMEMORY|memory[46][1]~168_combout\ & (((\DATAMEMORY|memory[44][1]~167_combout\)))) # (!\DATAMEMORY|memory[46][1]~168_combout\ & ((\DATAMEMORY|memory[44][1]~167_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[44][1]~167_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[46][1]~168_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[44][1]~167_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1009_combout\);

\DATAMEMORY|memory~1010\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1010_combout\ = (\DATAMEMORY|memory[46][1]~168_combout\ & ((\DATAMEMORY|memory~1009_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1009_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[46][1]~168_combout\ & (((\DATAMEMORY|memory~1009_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[46][1]~168_combout\,
	datac => \DATAMEMORY|memory~1009_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1010_combout\);

\DATAMEMORY|memory[46][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1010_combout\,
	ena => \DATAMEMORY|memory[46][0]~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[46][3]~q\);

\DATAMEMORY|memory~1011\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1011_combout\ = (\DATAMEMORY|memory[54][7]~176_combout\ & (((\DATAMEMORY|memory[52][7]~175_combout\)))) # (!\DATAMEMORY|memory[54][7]~176_combout\ & ((\DATAMEMORY|memory[52][7]~175_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[52][7]~175_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[54][7]~176_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[52][7]~175_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1011_combout\);

\DATAMEMORY|memory~1012\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1012_combout\ = (\DATAMEMORY|memory[54][7]~176_combout\ & ((\DATAMEMORY|memory~1011_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1011_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[54][7]~176_combout\ & (((\DATAMEMORY|memory~1011_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[54][7]~176_combout\,
	datac => \DATAMEMORY|memory~1011_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1012_combout\);

\DATAMEMORY|memory[54][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1012_combout\,
	ena => \DATAMEMORY|memory[54][0]~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[54][3]~q\);

\DATAMEMORY|memory~1013\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1013_combout\ = (\DATAMEMORY|memory[38][5]~183_combout\ & (((\DATAMEMORY|memory[36][1]~182_combout\)))) # (!\DATAMEMORY|memory[38][5]~183_combout\ & ((\DATAMEMORY|memory[36][1]~182_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[36][1]~182_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[38][5]~183_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[36][1]~182_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1013_combout\);

\DATAMEMORY|memory~1014\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1014_combout\ = (\DATAMEMORY|memory[38][5]~183_combout\ & ((\DATAMEMORY|memory~1013_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1013_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[38][5]~183_combout\ & (((\DATAMEMORY|memory~1013_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[38][5]~183_combout\,
	datac => \DATAMEMORY|memory~1013_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1014_combout\);

\DATAMEMORY|memory[38][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1014_combout\,
	ena => \DATAMEMORY|memory[38][0]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[38][3]~q\);

\DATAMEMORY|Mux28~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~13_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[54][3]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[38][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[54][3]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[38][3]~q\,
	combout => \DATAMEMORY|Mux28~13_combout\);

\DATAMEMORY|memory~1015\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1015_combout\ = (\DATAMEMORY|memory[62][6]~189_combout\ & (((\DATAMEMORY|memory[60][7]~188_combout\)))) # (!\DATAMEMORY|memory[62][6]~189_combout\ & ((\DATAMEMORY|memory[60][7]~188_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[60][7]~188_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[62][6]~189_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[60][7]~188_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1015_combout\);

\DATAMEMORY|memory~1016\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1016_combout\ = (\DATAMEMORY|memory[62][6]~189_combout\ & ((\DATAMEMORY|memory~1015_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1015_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[62][6]~189_combout\ & (((\DATAMEMORY|memory~1015_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[62][6]~189_combout\,
	datac => \DATAMEMORY|memory~1015_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1016_combout\);

\DATAMEMORY|memory[62][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1016_combout\,
	ena => \DATAMEMORY|memory[62][0]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[62][3]~q\);

\DATAMEMORY|Mux28~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~14_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux28~13_combout\ & ((\DATAMEMORY|memory[62][3]~q\))) # (!\DATAMEMORY|Mux28~13_combout\ & (\DATAMEMORY|memory[46][3]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux28~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[46][3]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux28~13_combout\,
	datad => \DATAMEMORY|memory[62][3]~q\,
	combout => \DATAMEMORY|Mux28~14_combout\);

\DATAMEMORY|Mux28~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~76_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux28~75_combout\ & ((\DATAMEMORY|Mux28~14_combout\))) # (!\DATAMEMORY|Mux28~75_combout\ & (\DATAMEMORY|memory[50][3]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux28~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[50][3]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux28~75_combout\,
	datad => \DATAMEMORY|Mux28~14_combout\,
	combout => \DATAMEMORY|Mux28~76_combout\);

\DATAMEMORY|memory~1033\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1033_combout\ = (\DATAMEMORY|memory[48][7]~208_combout\ & (((\DATAMEMORY|memory[48][7]~172_combout\)))) # (!\DATAMEMORY|memory[48][7]~208_combout\ & ((\DATAMEMORY|memory[48][7]~172_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[48][7]~172_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[48][7]~208_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[48][7]~172_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1033_combout\);

\DATAMEMORY|memory~1034\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1034_combout\ = (\DATAMEMORY|memory[48][7]~208_combout\ & ((\DATAMEMORY|memory~1033_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1033_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[48][7]~208_combout\ & (((\DATAMEMORY|memory~1033_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[48][7]~208_combout\,
	datac => \DATAMEMORY|memory~1033_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1034_combout\);

\DATAMEMORY|memory[48][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1034_combout\,
	ena => \DATAMEMORY|memory[48][0]~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[48][3]~q\);

\DATAMEMORY|memory~1019\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1019_combout\ = (\DATAMEMORY|memory[56][7]~212_combout\ & (((\DATAMEMORY|memory[56][7]~180_combout\)))) # (!\DATAMEMORY|memory[56][7]~212_combout\ & ((\DATAMEMORY|memory[56][7]~180_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[56][7]~180_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[56][7]~212_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[56][7]~180_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1019_combout\);

\DATAMEMORY|memory~1020\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1020_combout\ = (\DATAMEMORY|memory[56][7]~212_combout\ & ((\DATAMEMORY|memory~1019_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1019_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[56][7]~212_combout\ & (((\DATAMEMORY|memory~1019_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[56][7]~212_combout\,
	datac => \DATAMEMORY|memory~1019_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1020_combout\);

\DATAMEMORY|memory[56][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1020_combout\,
	ena => \DATAMEMORY|memory[56][0]~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[56][3]~q\);

\DATAMEMORY|memory~1021\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1021_combout\ = (\DATAMEMORY|memory[40][5]~216_combout\ & (((\DATAMEMORY|memory[40][5]~186_combout\)))) # (!\DATAMEMORY|memory[40][5]~216_combout\ & ((\DATAMEMORY|memory[40][5]~186_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[40][5]~186_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[40][5]~216_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[40][5]~186_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1021_combout\);

\DATAMEMORY|memory~1022\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1022_combout\ = (\DATAMEMORY|memory[40][5]~216_combout\ & ((\DATAMEMORY|memory~1021_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1021_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[40][5]~216_combout\ & (((\DATAMEMORY|memory~1021_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[40][5]~216_combout\,
	datac => \DATAMEMORY|memory~1021_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1022_combout\);

\DATAMEMORY|memory[40][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1022_combout\,
	ena => \DATAMEMORY|memory[40][0]~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[40][3]~q\);

\DATAMEMORY|Mux28~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~17_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[56][3]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[40][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[56][3]~q\,
	datab => \DATAMEMORY|memory[40][3]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux28~17_combout\);

\DATAMEMORY|memory~1081\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1081_combout\ = (\DATAMEMORY|memory[32][0]~330_combout\ & (((\DATAMEMORY|memory[32][0]~329_combout\)))) # (!\DATAMEMORY|memory[32][0]~330_combout\ & ((\DATAMEMORY|memory[32][0]~329_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[32][0]~329_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[32][0]~330_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[32][0]~329_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1081_combout\);

\DATAMEMORY|memory~1082\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1082_combout\ = (\DATAMEMORY|memory[32][0]~330_combout\ & ((\DATAMEMORY|memory~1081_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1081_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[32][0]~330_combout\ & (((\DATAMEMORY|memory~1081_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[32][0]~330_combout\,
	datac => \DATAMEMORY|memory~1081_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1082_combout\);

\DATAMEMORY|memory[32][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1082_combout\,
	ena => \DATAMEMORY|memory[32][0]~334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[32][3]~q\);

\DATAMEMORY|Mux4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux4~6_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[32][3]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux28~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux28~17_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[32][3]~q\,
	combout => \DATAMEMORY|Mux4~6_combout\);

\DATAMEMORY|memory~1023\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1023_combout\ = (\DATAMEMORY|memory[44][1]~220_combout\ & (((\DATAMEMORY|memory[44][1]~155_combout\)))) # (!\DATAMEMORY|memory[44][1]~220_combout\ & ((\DATAMEMORY|memory[44][1]~155_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[44][1]~155_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[44][1]~220_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[44][1]~155_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1023_combout\);

\DATAMEMORY|memory~1024\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1024_combout\ = (\DATAMEMORY|memory[44][1]~220_combout\ & ((\DATAMEMORY|memory~1023_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1023_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[44][1]~220_combout\ & (((\DATAMEMORY|memory~1023_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[44][1]~220_combout\,
	datac => \DATAMEMORY|memory~1023_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1024_combout\);

\DATAMEMORY|memory[44][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1024_combout\,
	ena => \DATAMEMORY|memory[44][0]~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[44][3]~q\);

\DATAMEMORY|memory~1025\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1025_combout\ = (\DATAMEMORY|memory[52][7]~224_combout\ & (((\DATAMEMORY|memory[52][7]~164_combout\)))) # (!\DATAMEMORY|memory[52][7]~224_combout\ & ((\DATAMEMORY|memory[52][7]~164_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[52][7]~164_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[52][7]~224_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[52][7]~164_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1025_combout\);

\DATAMEMORY|memory~1026\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1026_combout\ = (\DATAMEMORY|memory[52][7]~224_combout\ & ((\DATAMEMORY|memory~1025_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1025_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[52][7]~224_combout\ & (((\DATAMEMORY|memory~1025_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[52][7]~224_combout\,
	datac => \DATAMEMORY|memory~1025_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1026_combout\);

\DATAMEMORY|memory[52][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1026_combout\,
	ena => \DATAMEMORY|memory[52][0]~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[52][3]~q\);

\DATAMEMORY|memory~1027\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1027_combout\ = (\DATAMEMORY|memory[36][1]~229_combout\ & (((\DATAMEMORY|memory[34][6]~228_combout\)))) # (!\DATAMEMORY|memory[36][1]~229_combout\ & ((\DATAMEMORY|memory[34][6]~228_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[34][6]~228_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[36][1]~229_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[34][6]~228_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1027_combout\);

\DATAMEMORY|memory~1028\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1028_combout\ = (\DATAMEMORY|memory[36][1]~229_combout\ & ((\DATAMEMORY|memory~1027_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1027_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[36][1]~229_combout\ & (((\DATAMEMORY|memory~1027_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[36][1]~229_combout\,
	datac => \DATAMEMORY|memory~1027_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1028_combout\);

\DATAMEMORY|memory[36][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1028_combout\,
	ena => \DATAMEMORY|memory[36][0]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[36][3]~q\);

\DATAMEMORY|Mux28~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~18_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[52][3]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[36][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[52][3]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[36][3]~q\,
	combout => \DATAMEMORY|Mux28~18_combout\);

\DATAMEMORY|memory~1029\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1029_combout\ = (\DATAMEMORY|memory[60][7]~233_combout\ & (((\DATAMEMORY|memory[60][7]~149_combout\)))) # (!\DATAMEMORY|memory[60][7]~233_combout\ & ((\DATAMEMORY|memory[60][7]~149_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[60][7]~149_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[60][7]~233_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[60][7]~149_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1029_combout\);

\DATAMEMORY|memory~1030\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1030_combout\ = (\DATAMEMORY|memory[60][7]~233_combout\ & ((\DATAMEMORY|memory~1029_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1029_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[60][7]~233_combout\ & (((\DATAMEMORY|memory~1029_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[60][7]~233_combout\,
	datac => \DATAMEMORY|memory~1029_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1030_combout\);

\DATAMEMORY|memory[60][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1030_combout\,
	ena => \DATAMEMORY|memory[60][0]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[60][3]~q\);

\DATAMEMORY|Mux28~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~19_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux28~18_combout\ & ((\DATAMEMORY|memory[60][3]~q\))) # (!\DATAMEMORY|Mux28~18_combout\ & (\DATAMEMORY|memory[44][3]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux28~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[44][3]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux28~18_combout\,
	datad => \DATAMEMORY|memory[60][3]~q\,
	combout => \DATAMEMORY|Mux28~19_combout\);

\DATAMEMORY|Mux4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux4~7_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux4~6_combout\ & ((\DATAMEMORY|Mux28~19_combout\))) # (!\DATAMEMORY|Mux4~6_combout\ & (\DATAMEMORY|memory[48][3]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[48][3]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux4~6_combout\,
	datad => \DATAMEMORY|Mux28~19_combout\,
	combout => \DATAMEMORY|Mux4~7_combout\);

\DATAMEMORY|Mux4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux4~8_combout\ = (\RMEMWB|output_rdData[0]~19_combout\ & (((\RMEMWB|output_rdData[0]~18_combout\)))) # (!\RMEMWB|output_rdData[0]~19_combout\ & ((\RMEMWB|output_rdData[0]~18_combout\ & (\DATAMEMORY|Mux28~76_combout\)) # 
-- (!\RMEMWB|output_rdData[0]~18_combout\ & ((\DATAMEMORY|Mux4~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[0]~19_combout\,
	datab => \DATAMEMORY|Mux28~76_combout\,
	datac => \RMEMWB|output_rdData[0]~18_combout\,
	datad => \DATAMEMORY|Mux4~7_combout\,
	combout => \DATAMEMORY|Mux4~8_combout\);

\DATAMEMORY|memory~1001\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1001_combout\ = (\DATAMEMORY|memory[100][5]~201_combout\ & (((\DATAMEMORY|memory[98][7]~200_combout\)))) # (!\DATAMEMORY|memory[100][5]~201_combout\ & ((\DATAMEMORY|memory[98][7]~200_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[98][7]~200_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][5]~201_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[98][7]~200_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1001_combout\);

\DATAMEMORY|memory~1002\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1002_combout\ = (\DATAMEMORY|memory[100][5]~201_combout\ & ((\DATAMEMORY|memory~1001_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1001_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[100][5]~201_combout\ & (((\DATAMEMORY|memory~1001_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[100][5]~201_combout\,
	datac => \DATAMEMORY|memory~1001_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1002_combout\);

\DATAMEMORY|memory[100][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1002_combout\,
	ena => \DATAMEMORY|memory[100][0]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[100][3]~q\);

\DATAMEMORY|Mux4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux4~9_combout\ = (\RMEMWB|output_rdData[0]~19_combout\ & ((\DATAMEMORY|Mux4~8_combout\ & ((\DATAMEMORY|memory[100][3]~q\))) # (!\DATAMEMORY|Mux4~8_combout\ & (\DATAMEMORY|memory[96][3]~q\)))) # (!\RMEMWB|output_rdData[0]~19_combout\ & 
-- (((\DATAMEMORY|Mux4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[96][3]~q\,
	datab => \RMEMWB|output_rdData[0]~19_combout\,
	datac => \DATAMEMORY|Mux4~8_combout\,
	datad => \DATAMEMORY|memory[100][3]~q\,
	combout => \DATAMEMORY|Mux4~9_combout\);

\DATAMEMORY|Mux4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux4~10_combout\ = (\RMEMWB|output_rdData[28]~28_combout\ & (((\RMEMWB|output_rdData[11]~23_combout\)))) # (!\RMEMWB|output_rdData[28]~28_combout\ & ((\RMEMWB|output_rdData[11]~23_combout\ & (\DATAMEMORY|Mux4~5_combout\)) # 
-- (!\RMEMWB|output_rdData[11]~23_combout\ & ((\DATAMEMORY|Mux4~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[28]~28_combout\,
	datab => \DATAMEMORY|Mux4~5_combout\,
	datac => \RMEMWB|output_rdData[11]~23_combout\,
	datad => \DATAMEMORY|Mux4~9_combout\,
	combout => \DATAMEMORY|Mux4~10_combout\);

\DATAMEMORY|memory~983\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~983_combout\ = (\DATAMEMORY|memory[47][2]~93_combout\ & (((\DATAMEMORY|memory[3][3]~64_combout\)))) # (!\DATAMEMORY|memory[47][2]~93_combout\ & ((\DATAMEMORY|memory[3][3]~64_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~64_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[47][2]~93_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~64_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~983_combout\);

\DATAMEMORY|memory~984\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~984_combout\ = (\DATAMEMORY|memory[47][2]~93_combout\ & ((\DATAMEMORY|memory~983_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~983_combout\ & (\REXMEM|output_wrData\(19))))) # (!\DATAMEMORY|memory[47][2]~93_combout\ & 
-- (((\DATAMEMORY|memory~983_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[47][2]~93_combout\,
	datac => \DATAMEMORY|memory~983_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~984_combout\);

\DATAMEMORY|memory[47][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~984_combout\,
	ena => \DATAMEMORY|memory[47][0]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[47][3]~q\);

\DATAMEMORY|memory~985\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~985_combout\ = (\DATAMEMORY|memory[55][7]~97_combout\ & (((\DATAMEMORY|memory[3][3]~69_combout\)))) # (!\DATAMEMORY|memory[55][7]~97_combout\ & ((\DATAMEMORY|memory[3][3]~69_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~69_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[55][7]~97_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~69_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~985_combout\);

\DATAMEMORY|memory~986\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~986_combout\ = (\DATAMEMORY|memory[55][7]~97_combout\ & ((\DATAMEMORY|memory~985_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~985_combout\ & (\REXMEM|output_wrData\(19))))) # (!\DATAMEMORY|memory[55][7]~97_combout\ & 
-- (((\DATAMEMORY|memory~985_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[55][7]~97_combout\,
	datac => \DATAMEMORY|memory~985_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~986_combout\);

\DATAMEMORY|memory[55][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~986_combout\,
	ena => \DATAMEMORY|memory[55][0]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[55][3]~q\);

\DATAMEMORY|memory~987\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~987_combout\ = (\DATAMEMORY|memory[39][1]~101_combout\ & (((\DATAMEMORY|memory[3][3]~74_combout\)))) # (!\DATAMEMORY|memory[39][1]~101_combout\ & ((\DATAMEMORY|memory[3][3]~74_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~74_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[39][1]~101_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~74_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~987_combout\);

\DATAMEMORY|memory~988\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~988_combout\ = (\DATAMEMORY|memory[39][1]~101_combout\ & ((\DATAMEMORY|memory~987_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~987_combout\ & (\REXMEM|output_wrData\(19))))) # (!\DATAMEMORY|memory[39][1]~101_combout\ 
-- & (((\DATAMEMORY|memory~987_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[39][1]~101_combout\,
	datac => \DATAMEMORY|memory~987_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~988_combout\);

\DATAMEMORY|memory[39][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~988_combout\,
	ena => \DATAMEMORY|memory[39][0]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[39][3]~q\);

\DATAMEMORY|Mux28~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~5_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[55][3]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[39][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[55][3]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[39][3]~q\,
	combout => \DATAMEMORY|Mux28~5_combout\);

\DATAMEMORY|memory~989\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~989_combout\ = (\DATAMEMORY|memory[63][4]~105_combout\ & (((\DATAMEMORY|memory[3][3]~79_combout\)))) # (!\DATAMEMORY|memory[63][4]~105_combout\ & ((\DATAMEMORY|memory[3][3]~79_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~79_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[63][4]~105_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~79_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~989_combout\);

\DATAMEMORY|memory~990\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~990_combout\ = (\DATAMEMORY|memory[63][4]~105_combout\ & ((\DATAMEMORY|memory~989_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~989_combout\ & (\REXMEM|output_wrData\(19))))) # (!\DATAMEMORY|memory[63][4]~105_combout\ 
-- & (((\DATAMEMORY|memory~989_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[63][4]~105_combout\,
	datac => \DATAMEMORY|memory~989_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~990_combout\);

\DATAMEMORY|memory[63][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~990_combout\,
	ena => \DATAMEMORY|memory[63][0]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[63][3]~q\);

\DATAMEMORY|Mux28~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~6_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux28~5_combout\ & ((\DATAMEMORY|memory[63][3]~q\))) # (!\DATAMEMORY|Mux28~5_combout\ & (\DATAMEMORY|memory[47][3]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[47][3]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux28~5_combout\,
	datad => \DATAMEMORY|memory[63][3]~q\,
	combout => \DATAMEMORY|Mux28~6_combout\);

\DATAMEMORY|memory~991\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~991_combout\ = (\DATAMEMORY|memory[51][7]~113_combout\ & (((\DATAMEMORY|memory[3][3]~59_combout\)))) # (!\DATAMEMORY|memory[51][7]~113_combout\ & ((\DATAMEMORY|memory[3][3]~59_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~59_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[51][7]~113_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~59_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~991_combout\);

\DATAMEMORY|memory~992\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~992_combout\ = (\DATAMEMORY|memory[51][7]~113_combout\ & ((\DATAMEMORY|memory~991_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~991_combout\ & (\REXMEM|output_wrData\(19))))) # (!\DATAMEMORY|memory[51][7]~113_combout\ 
-- & (((\DATAMEMORY|memory~991_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[51][7]~113_combout\,
	datac => \DATAMEMORY|memory~991_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~992_combout\);

\DATAMEMORY|memory[51][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~992_combout\,
	ena => \DATAMEMORY|memory[51][0]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[51][3]~q\);

\DATAMEMORY|memory~993\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~993_combout\ = (\DATAMEMORY|memory[43][6]~109_combout\ & (((\DATAMEMORY|memory[3][3]~53_combout\)))) # (!\DATAMEMORY|memory[43][6]~109_combout\ & ((\DATAMEMORY|memory[3][3]~53_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~53_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[43][6]~109_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~53_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~993_combout\);

\DATAMEMORY|memory~994\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~994_combout\ = (\DATAMEMORY|memory[43][6]~109_combout\ & ((\DATAMEMORY|memory~993_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~993_combout\ & (\REXMEM|output_wrData\(19))))) # (!\DATAMEMORY|memory[43][6]~109_combout\ 
-- & (((\DATAMEMORY|memory~993_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[43][6]~109_combout\,
	datac => \DATAMEMORY|memory~993_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~994_combout\);

\DATAMEMORY|memory[43][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~994_combout\,
	ena => \DATAMEMORY|memory[43][0]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[43][3]~q\);

\DATAMEMORY|memory~995\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~995_combout\ = (\DATAMEMORY|memory[35][1]~118_combout\ & (((\DATAMEMORY|memory[3][3]~117_combout\)))) # (!\DATAMEMORY|memory[35][1]~118_combout\ & ((\DATAMEMORY|memory[3][3]~117_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~117_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[35][1]~118_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~117_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~995_combout\);

\DATAMEMORY|memory~996\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~996_combout\ = (\DATAMEMORY|memory[35][1]~118_combout\ & ((\DATAMEMORY|memory~995_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~995_combout\ & (\REXMEM|output_wrData\(19))))) # (!\DATAMEMORY|memory[35][1]~118_combout\ 
-- & (((\DATAMEMORY|memory~995_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[35][1]~118_combout\,
	datac => \DATAMEMORY|memory~995_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~996_combout\);

\DATAMEMORY|memory[35][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~996_combout\,
	ena => \DATAMEMORY|memory[35][0]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[35][3]~q\);

\DATAMEMORY|Mux28~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~7_combout\ = (\REXMEM|output_result\(4) & (((\REXMEM|output_result\(3))))) # (!\REXMEM|output_result\(4) & ((\REXMEM|output_result\(3) & (\DATAMEMORY|memory[43][3]~q\)) # (!\REXMEM|output_result\(3) & ((\DATAMEMORY|memory[35][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \DATAMEMORY|memory[43][3]~q\,
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|memory[35][3]~q\,
	combout => \DATAMEMORY|Mux28~7_combout\);

\DATAMEMORY|memory~997\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~997_combout\ = (\DATAMEMORY|memory[59][7]~122_combout\ & (((\DATAMEMORY|memory[3][3]~45_combout\)))) # (!\DATAMEMORY|memory[59][7]~122_combout\ & ((\DATAMEMORY|memory[3][3]~45_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~45_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[59][7]~122_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~45_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~997_combout\);

\DATAMEMORY|memory~998\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~998_combout\ = (\DATAMEMORY|memory[59][7]~122_combout\ & ((\DATAMEMORY|memory~997_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~997_combout\ & (\REXMEM|output_wrData\(19))))) # (!\DATAMEMORY|memory[59][7]~122_combout\ 
-- & (((\DATAMEMORY|memory~997_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[59][7]~122_combout\,
	datac => \DATAMEMORY|memory~997_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~998_combout\);

\DATAMEMORY|memory[59][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~998_combout\,
	ena => \DATAMEMORY|memory[59][0]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[59][3]~q\);

\DATAMEMORY|Mux28~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~8_combout\ = (\REXMEM|output_result\(4) & ((\DATAMEMORY|Mux28~7_combout\ & ((\DATAMEMORY|memory[59][3]~q\))) # (!\DATAMEMORY|Mux28~7_combout\ & (\DATAMEMORY|memory[51][3]~q\)))) # (!\REXMEM|output_result\(4) & 
-- (((\DATAMEMORY|Mux28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[51][3]~q\,
	datab => \REXMEM|output_result\(4),
	datac => \DATAMEMORY|Mux28~7_combout\,
	datad => \DATAMEMORY|memory[59][3]~q\,
	combout => \DATAMEMORY|Mux28~8_combout\);

\DATAMEMORY|Mux28~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~9_combout\ = (\REXMEM|output_result\(2) & (\DATAMEMORY|Mux28~6_combout\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|Mux28~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux28~6_combout\,
	datab => \DATAMEMORY|Mux28~8_combout\,
	datad => \REXMEM|output_result\(2),
	combout => \DATAMEMORY|Mux28~9_combout\);

\DATAMEMORY|memory~1131\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1131_combout\ = (\DATAMEMORY|memory[97][7]~461_combout\ & (((\DATAMEMORY|memory[3][3]~431_combout\)))) # (!\DATAMEMORY|memory[97][7]~461_combout\ & ((\DATAMEMORY|memory[3][3]~431_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~431_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[97][7]~461_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~431_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1131_combout\);

\DATAMEMORY|memory~1132\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1132_combout\ = (\DATAMEMORY|memory[97][7]~461_combout\ & ((\DATAMEMORY|memory~1131_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1131_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[97][7]~461_combout\ & (((\DATAMEMORY|memory~1131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[97][7]~461_combout\,
	datac => \DATAMEMORY|memory~1131_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1132_combout\);

\DATAMEMORY|memory[97][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1132_combout\,
	ena => \DATAMEMORY|memory[97][0]~464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[97][3]~q\);

\DATAMEMORY|memory~967\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~967_combout\ = (\DATAMEMORY|memory[57][7]~41_combout\ & (((\DATAMEMORY|memory[3][3]~40_combout\)))) # (!\DATAMEMORY|memory[57][7]~41_combout\ & ((\DATAMEMORY|memory[3][3]~40_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~40_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[57][7]~41_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~40_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~967_combout\);

\DATAMEMORY|memory~968\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~968_combout\ = (\DATAMEMORY|memory[57][7]~41_combout\ & ((\DATAMEMORY|memory~967_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~967_combout\ & (\REXMEM|output_wrData\(19))))) # (!\DATAMEMORY|memory[57][7]~41_combout\ & 
-- (((\DATAMEMORY|memory~967_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[57][7]~41_combout\,
	datac => \DATAMEMORY|memory~967_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~968_combout\);

\DATAMEMORY|memory[57][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~968_combout\,
	ena => \DATAMEMORY|memory[57][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[57][3]~q\);

\DATAMEMORY|memory~969\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~969_combout\ = (\DATAMEMORY|memory[41][2]~49_combout\ & (((\DATAMEMORY|memory[3][3]~48_combout\)))) # (!\DATAMEMORY|memory[41][2]~49_combout\ & ((\DATAMEMORY|memory[3][3]~48_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~48_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[41][2]~49_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~48_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~969_combout\);

\DATAMEMORY|memory~970\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~970_combout\ = (\DATAMEMORY|memory[41][2]~49_combout\ & ((\DATAMEMORY|memory~969_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~969_combout\ & (\REXMEM|output_wrData\(19))))) # (!\DATAMEMORY|memory[41][2]~49_combout\ & 
-- (((\DATAMEMORY|memory~969_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[41][2]~49_combout\,
	datac => \DATAMEMORY|memory~969_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~970_combout\);

\DATAMEMORY|memory[41][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~970_combout\,
	ena => \DATAMEMORY|memory[41][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[41][3]~q\);

\DATAMEMORY|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~0_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[57][3]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[41][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[57][3]~q\,
	datab => \DATAMEMORY|memory[41][3]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux28~0_combout\);

\DATAMEMORY|memory~1145\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1145_combout\ = (\DATAMEMORY|memory[33][0]~489_combout\ & (((\DATAMEMORY|memory[3][3]~420_combout\)))) # (!\DATAMEMORY|memory[33][0]~489_combout\ & ((\DATAMEMORY|memory[3][3]~420_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~420_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[33][0]~489_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~420_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1145_combout\);

\DATAMEMORY|memory~1146\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1146_combout\ = (\DATAMEMORY|memory[33][0]~489_combout\ & ((\DATAMEMORY|memory~1145_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1145_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[33][0]~489_combout\ & (((\DATAMEMORY|memory~1145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[33][0]~489_combout\,
	datac => \DATAMEMORY|memory~1145_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1146_combout\);

\DATAMEMORY|memory[33][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1146_combout\,
	ena => \DATAMEMORY|memory[33][0]~492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[33][3]~q\);

\DATAMEMORY|Mux28~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~77_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[33][3]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux28~0_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[33][3]~q\,
	combout => \DATAMEMORY|Mux28~77_combout\);

\DATAMEMORY|memory~971\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~971_combout\ = (\DATAMEMORY|memory[45][4]~61_combout\ & (((\DATAMEMORY|memory[3][3]~1975_combout\)))) # (!\DATAMEMORY|memory[45][4]~61_combout\ & ((\DATAMEMORY|memory[3][3]~1975_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~1975_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[45][4]~61_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~1975_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~971_combout\);

\DATAMEMORY|memory~972\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~972_combout\ = (\DATAMEMORY|memory[45][4]~61_combout\ & ((\DATAMEMORY|memory~971_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~971_combout\ & (\REXMEM|output_wrData\(19))))) # (!\DATAMEMORY|memory[45][4]~61_combout\ & 
-- (((\DATAMEMORY|memory~971_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[45][4]~61_combout\,
	datac => \DATAMEMORY|memory~971_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~972_combout\);

\DATAMEMORY|memory[45][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~972_combout\,
	ena => \DATAMEMORY|memory[45][0]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[45][3]~q\);

\DATAMEMORY|memory~973\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~973_combout\ = (\DATAMEMORY|memory[53][7]~66_combout\ & (((\DATAMEMORY|memory[3][3]~1976_combout\)))) # (!\DATAMEMORY|memory[53][7]~66_combout\ & ((\DATAMEMORY|memory[3][3]~1976_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~1976_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[53][7]~66_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~1976_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~973_combout\);

\DATAMEMORY|memory~974\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~974_combout\ = (\DATAMEMORY|memory[53][7]~66_combout\ & ((\DATAMEMORY|memory~973_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~973_combout\ & (\REXMEM|output_wrData\(19))))) # (!\DATAMEMORY|memory[53][7]~66_combout\ & 
-- (((\DATAMEMORY|memory~973_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[53][7]~66_combout\,
	datac => \DATAMEMORY|memory~973_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~974_combout\);

\DATAMEMORY|memory[53][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~974_combout\,
	ena => \DATAMEMORY|memory[53][0]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[53][3]~q\);

\DATAMEMORY|memory~975\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~975_combout\ = (\DATAMEMORY|memory[37][3]~71_combout\ & (((\DATAMEMORY|memory[3][3]~1977_combout\)))) # (!\DATAMEMORY|memory[37][3]~71_combout\ & ((\DATAMEMORY|memory[3][3]~1977_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~1977_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[37][3]~71_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~1977_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~975_combout\);

\DATAMEMORY|memory~976\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~976_combout\ = (\DATAMEMORY|memory[37][3]~71_combout\ & ((\DATAMEMORY|memory~975_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~975_combout\ & (\REXMEM|output_wrData\(19))))) # (!\DATAMEMORY|memory[37][3]~71_combout\ & 
-- (((\DATAMEMORY|memory~975_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[37][3]~71_combout\,
	datac => \DATAMEMORY|memory~975_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~976_combout\);

\DATAMEMORY|memory[37][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~976_combout\,
	ena => \DATAMEMORY|memory[37][0]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[37][3]~q\);

\DATAMEMORY|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~1_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[53][3]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[37][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[53][3]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[37][3]~q\,
	combout => \DATAMEMORY|Mux28~1_combout\);

\DATAMEMORY|memory~977\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~977_combout\ = (\DATAMEMORY|memory[61][7]~76_combout\ & (((\DATAMEMORY|memory[3][3]~1978_combout\)))) # (!\DATAMEMORY|memory[61][7]~76_combout\ & ((\DATAMEMORY|memory[3][3]~1978_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~1978_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[61][7]~76_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~1978_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~977_combout\);

\DATAMEMORY|memory~978\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~978_combout\ = (\DATAMEMORY|memory[61][7]~76_combout\ & ((\DATAMEMORY|memory~977_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~977_combout\ & (\REXMEM|output_wrData\(19))))) # (!\DATAMEMORY|memory[61][7]~76_combout\ & 
-- (((\DATAMEMORY|memory~977_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[61][7]~76_combout\,
	datac => \DATAMEMORY|memory~977_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~978_combout\);

\DATAMEMORY|memory[61][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~978_combout\,
	ena => \DATAMEMORY|memory[61][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[61][3]~q\);

\DATAMEMORY|Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~2_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux28~1_combout\ & ((\DATAMEMORY|memory[61][3]~q\))) # (!\DATAMEMORY|Mux28~1_combout\ & (\DATAMEMORY|memory[45][3]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[45][3]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux28~1_combout\,
	datad => \DATAMEMORY|memory[61][3]~q\,
	combout => \DATAMEMORY|Mux28~2_combout\);

\DATAMEMORY|Mux28~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~78_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux28~77_combout\ & ((\DATAMEMORY|Mux28~2_combout\))) # (!\DATAMEMORY|Mux28~77_combout\ & (\DATAMEMORY|memory[49][3]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux28~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[49][3]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux28~77_combout\,
	datad => \DATAMEMORY|Mux28~2_combout\,
	combout => \DATAMEMORY|Mux28~78_combout\);

\DATAMEMORY|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux12~0_combout\ = (\REXMEM|output_result\(1) & (((\REXMEM|output_result\(6))))) # (!\REXMEM|output_result\(1) & ((\REXMEM|output_result\(6) & (\DATAMEMORY|memory[97][3]~q\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux28~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datab => \DATAMEMORY|memory[97][3]~q\,
	datac => \REXMEM|output_result\(6),
	datad => \DATAMEMORY|Mux28~78_combout\,
	combout => \DATAMEMORY|Mux12~0_combout\);

\DATAMEMORY|memory~981\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~981_combout\ = (\DATAMEMORY|memory[99][3]~90_combout\ & (((\DATAMEMORY|memory[3][3]~89_combout\)))) # (!\DATAMEMORY|memory[99][3]~90_combout\ & ((\DATAMEMORY|memory[3][3]~89_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~89_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[99][3]~90_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~89_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~981_combout\);

\DATAMEMORY|memory~982\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~982_combout\ = (\DATAMEMORY|memory[99][3]~90_combout\ & ((\DATAMEMORY|memory~981_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~981_combout\ & (\REXMEM|output_wrData\(19))))) # (!\DATAMEMORY|memory[99][3]~90_combout\ & 
-- (((\DATAMEMORY|memory~981_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[99][3]~90_combout\,
	datac => \DATAMEMORY|memory~981_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~982_combout\);

\DATAMEMORY|memory[99][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~982_combout\,
	ena => \DATAMEMORY|memory[99][0]~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[99][3]~q\);

\DATAMEMORY|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux12~1_combout\ = (\REXMEM|output_result\(1) & ((\DATAMEMORY|Mux12~0_combout\ & ((\DATAMEMORY|memory[99][3]~q\))) # (!\DATAMEMORY|Mux12~0_combout\ & (\DATAMEMORY|Mux28~9_combout\)))) # (!\REXMEM|output_result\(1) & 
-- (((\DATAMEMORY|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux28~9_combout\,
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|Mux12~0_combout\,
	datad => \DATAMEMORY|memory[99][3]~q\,
	combout => \DATAMEMORY|Mux12~1_combout\);

\DATAMEMORY|Mux4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux4~11_combout\ = (\RMEMWB|output_rdData[28]~28_combout\ & ((\DATAMEMORY|Mux4~10_combout\ & ((\DATAMEMORY|Mux12~1_combout\))) # (!\DATAMEMORY|Mux4~10_combout\ & (\DATAMEMORY|memory[98][3]~q\)))) # (!\RMEMWB|output_rdData[28]~28_combout\ & 
-- (((\DATAMEMORY|Mux4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[98][3]~q\,
	datab => \RMEMWB|output_rdData[28]~28_combout\,
	datac => \DATAMEMORY|Mux4~10_combout\,
	datad => \DATAMEMORY|Mux12~1_combout\,
	combout => \DATAMEMORY|Mux4~11_combout\);

\RMEMWB|output_rdData[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \DATAMEMORY|Mux4~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_rdData\(27));

\MUXALU|Saida[27]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXALU|Saida[27]~22_combout\ = (\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(6))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_imed\(6),
	datab => \RIDEX|output_read2\(27),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \MUXALU|Saida[27]~22_combout\);

\regBd|reg1|reg|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[27]~27_combout\,
	ena => \regBd|Rin1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg1|reg|Q\(27));

\regBd|reg30|reg|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[27]~27_combout\,
	ena => \regBd|Rin1[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg30|reg|Q\(27));

\regBd|reg0|reg|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[27]~27_combout\,
	ena => \regBd|Rin1[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg0|reg|Q\(27));

\regBd|readData1[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[27]~54_combout\ = (\RIFIF|out_instr\(10) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(10) & ((\RIFIF|out_instr\(0) & (\regBd|reg30|reg|Q\(27))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(10),
	datab => \regBd|reg30|reg|Q\(27),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(27),
	combout => \regBd|readData1[27]~54_combout\);

\regBd|reg31|reg|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[27]~27_combout\,
	ena => \regBd|Rin1[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg31|reg|Q\(27));

\regBd|readData1[27]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[27]~55_combout\ = (\RIFIF|out_instr\(10) & ((\regBd|readData1[27]~54_combout\ & ((\regBd|reg31|reg|Q\(27)))) # (!\regBd|readData1[27]~54_combout\ & (\regBd|reg1|reg|Q\(27))))) # (!\RIFIF|out_instr\(10) & 
-- (((\regBd|readData1[27]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg1|reg|Q\(27),
	datab => \RIFIF|out_instr\(10),
	datac => \regBd|readData1[27]~54_combout\,
	datad => \regBd|reg31|reg|Q\(27),
	combout => \regBd|readData1[27]~55_combout\);

\RIDEX|output_read1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData1[27]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read1\(27));

\ALU|Add0~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~156_combout\ = (\ALU|Add0~26_combout\ & ((\MUXALU|Saida[27]~22_combout\) # ((\RIDEX|output_read1\(27))))) # (!\ALU|Add0~26_combout\ & (\MUXALU|Saida[27]~22_combout\ & (\RIDEX|output_read1\(27) & \ALU|Add0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~26_combout\,
	datab => \MUXALU|Saida[27]~22_combout\,
	datac => \RIDEX|output_read1\(27),
	datad => \ALU|Add0~27_combout\,
	combout => \ALU|Add0~156_combout\);

\ALU|Add0~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~157_combout\ = \ULACONTROL|Mux4~0_combout\ $ (((\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_imed\(6)))) # (!\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_read2\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(4),
	datab => \RIDEX|output_read2\(27),
	datac => \RIDEX|output_imed\(6),
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~157_combout\);

\REXMEM|output_wrData[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_read2\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_wrData\(26));

\DATAMEMORY|memory~957\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~957_combout\ = (\DATAMEMORY|memory[96][7]~292_combout\ & (((\DATAMEMORY|memory[98][7]~525_combout\)))) # (!\DATAMEMORY|memory[96][7]~292_combout\ & ((\DATAMEMORY|memory[98][7]~525_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[98][7]~525_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[96][7]~292_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[98][7]~525_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~957_combout\);

\regBd|reg9|reg|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[2]~2_combout\,
	ena => \regBd|Rin1[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg9|reg|Q\(2));

\regBd|reg23|reg|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[2]~2_combout\,
	ena => \regBd|Rin1[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg23|reg|Q\(2));

\regBd|readData2[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[2]~15_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg23|reg|Q\(2))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg1|reg|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg23|reg|Q\(2),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg1|reg|Q\(2),
	combout => \regBd|readData2[2]~15_combout\);

\regBd|reg31|reg|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[2]~2_combout\,
	ena => \regBd|Rin1[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg31|reg|Q\(2));

\regBd|readData2[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[2]~16_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[2]~15_combout\ & ((\regBd|reg31|reg|Q\(2)))) # (!\regBd|readData2[2]~15_combout\ & (\regBd|reg9|reg|Q\(2))))) # (!\RIFIF|out_instr\(4) & (((\regBd|readData2[2]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg9|reg|Q\(2),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[2]~15_combout\,
	datad => \regBd|reg31|reg|Q\(2),
	combout => \regBd|readData2[2]~16_combout\);

\regBd|reg8|reg|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[2]~2_combout\,
	ena => \regBd|Rin1[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg8|reg|Q\(2));

\regBd|reg22|reg|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[2]~2_combout\,
	ena => \regBd|Rin1[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg22|reg|Q\(2));

\regBd|reg0|reg|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[2]~2_combout\,
	ena => \regBd|Rin1[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg0|reg|Q\(2));

\regBd|readData2[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[2]~17_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg22|reg|Q\(2))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg22|reg|Q\(2),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(2),
	combout => \regBd|readData2[2]~17_combout\);

\regBd|reg30|reg|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[2]~2_combout\,
	ena => \regBd|Rin1[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg30|reg|Q\(2));

\regBd|readData2[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[2]~18_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[2]~17_combout\ & ((\regBd|reg30|reg|Q\(2)))) # (!\regBd|readData2[2]~17_combout\ & (\regBd|reg8|reg|Q\(2))))) # (!\RIFIF|out_instr\(4) & (((\regBd|readData2[2]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg8|reg|Q\(2),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[2]~17_combout\,
	datad => \regBd|reg30|reg|Q\(2),
	combout => \regBd|readData2[2]~18_combout\);

\regBd|readData2[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[2]~19_combout\ = (\RIFIF|out_instr\(15) & (\regBd|readData2[2]~16_combout\)) # (!\RIFIF|out_instr\(15) & ((\regBd|readData2[2]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|readData2[2]~16_combout\,
	datab => \regBd|readData2[2]~18_combout\,
	datad => \RIFIF|out_instr\(15),
	combout => \regBd|readData2[2]~19_combout\);

\RIDEX|output_read2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData2[2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read2\(2));

\REXMEM|output_wrData[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_read2\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_wrData\(2));

\DATAMEMORY|memory~958\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~958_combout\ = (\DATAMEMORY|memory[96][7]~292_combout\ & ((\DATAMEMORY|memory~957_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~957_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[96][7]~292_combout\ 
-- & (((\DATAMEMORY|memory~957_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[96][7]~292_combout\,
	datac => \DATAMEMORY|memory~957_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~958_combout\);

\DATAMEMORY|memory[98][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~958_combout\,
	ena => \DATAMEMORY|memory[98][0]~528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[98][2]~q\);

\DATAMEMORY|memory~835\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~835_combout\ = (\DATAMEMORY|memory[80][6]~246_combout\ & (((\DATAMEMORY|memory[80][6]~247_combout\)))) # (!\DATAMEMORY|memory[80][6]~246_combout\ & ((\DATAMEMORY|memory[80][6]~247_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[80][6]~247_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[80][6]~246_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[80][6]~247_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~835_combout\);

\DATAMEMORY|memory~836\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~836_combout\ = (\DATAMEMORY|memory[80][6]~246_combout\ & ((\DATAMEMORY|memory~835_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~835_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[80][6]~246_combout\ 
-- & (((\DATAMEMORY|memory~835_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[80][6]~246_combout\,
	datac => \DATAMEMORY|memory~835_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~836_combout\);

\DATAMEMORY|memory[80][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~836_combout\,
	ena => \DATAMEMORY|memory[80][0]~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[80][2]~q\);

\DATAMEMORY|memory~837\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~837_combout\ = (\DATAMEMORY|memory[88][7]~253_combout\ & (((\DATAMEMORY|memory[88][7]~254_combout\)))) # (!\DATAMEMORY|memory[88][7]~253_combout\ & ((\DATAMEMORY|memory[88][7]~254_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[88][7]~254_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[88][7]~253_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[88][7]~254_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~837_combout\);

\DATAMEMORY|memory~838\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~838_combout\ = (\DATAMEMORY|memory[88][7]~253_combout\ & ((\DATAMEMORY|memory~837_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~837_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[88][7]~253_combout\ 
-- & (((\DATAMEMORY|memory~837_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[88][7]~253_combout\,
	datac => \DATAMEMORY|memory~837_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~838_combout\);

\DATAMEMORY|memory[88][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~838_combout\,
	ena => \DATAMEMORY|memory[88][0]~258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[88][2]~q\);

\DATAMEMORY|memory~839\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~839_combout\ = (\DATAMEMORY|memory[72][2]~259_combout\ & (((\DATAMEMORY|memory[72][2]~260_combout\)))) # (!\DATAMEMORY|memory[72][2]~259_combout\ & ((\DATAMEMORY|memory[72][2]~260_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[72][2]~260_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[72][2]~259_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[72][2]~260_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~839_combout\);

\DATAMEMORY|memory~840\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~840_combout\ = (\DATAMEMORY|memory[72][2]~259_combout\ & ((\DATAMEMORY|memory~839_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~839_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[72][2]~259_combout\ 
-- & (((\DATAMEMORY|memory~839_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[72][2]~259_combout\,
	datac => \DATAMEMORY|memory~839_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~840_combout\);

\DATAMEMORY|memory[72][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~840_combout\,
	ena => \DATAMEMORY|memory[72][0]~264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[72][2]~q\);

\DATAMEMORY|Mux29~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~24_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[88][2]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[72][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[88][2]~q\,
	datab => \DATAMEMORY|memory[72][2]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux29~24_combout\);

\DATAMEMORY|memory~831\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~831_combout\ = (\DATAMEMORY|memory[64][4]~192_combout\ & (((\DATAMEMORY|memory[64][4]~237_combout\)))) # (!\DATAMEMORY|memory[64][4]~192_combout\ & ((\DATAMEMORY|memory[64][4]~237_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[64][4]~237_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[64][4]~192_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[64][4]~237_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~831_combout\);

\DATAMEMORY|memory~832\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~832_combout\ = (\DATAMEMORY|memory[64][4]~192_combout\ & ((\DATAMEMORY|memory~831_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~831_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[64][4]~192_combout\ 
-- & (((\DATAMEMORY|memory~831_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[64][4]~192_combout\,
	datac => \DATAMEMORY|memory~831_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~832_combout\);

\DATAMEMORY|memory[64][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~832_combout\,
	ena => \DATAMEMORY|memory[64][0]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[64][2]~q\);

\DATAMEMORY|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux5~0_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[64][2]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux29~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux29~24_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[64][2]~q\,
	combout => \DATAMEMORY|Mux5~0_combout\);

\DATAMEMORY|memory~841\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~841_combout\ = (\DATAMEMORY|memory[76][4]~265_combout\ & (((\DATAMEMORY|memory[76][4]~266_combout\)))) # (!\DATAMEMORY|memory[76][4]~265_combout\ & ((\DATAMEMORY|memory[76][4]~266_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[76][4]~266_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[76][4]~265_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[76][4]~266_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~841_combout\);

\DATAMEMORY|memory~842\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~842_combout\ = (\DATAMEMORY|memory[76][4]~265_combout\ & ((\DATAMEMORY|memory~841_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~841_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[76][4]~265_combout\ 
-- & (((\DATAMEMORY|memory~841_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[76][4]~265_combout\,
	datac => \DATAMEMORY|memory~841_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~842_combout\);

\DATAMEMORY|memory[76][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~842_combout\,
	ena => \DATAMEMORY|memory[76][0]~270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[76][2]~q\);

\DATAMEMORY|memory~843\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~843_combout\ = (\DATAMEMORY|memory[84][0]~271_combout\ & (((\DATAMEMORY|memory[84][0]~272_combout\)))) # (!\DATAMEMORY|memory[84][0]~271_combout\ & ((\DATAMEMORY|memory[84][0]~272_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[84][0]~272_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[84][0]~271_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[84][0]~272_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~843_combout\);

\DATAMEMORY|memory~844\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~844_combout\ = (\DATAMEMORY|memory[84][0]~271_combout\ & ((\DATAMEMORY|memory~843_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~843_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[84][0]~271_combout\ 
-- & (((\DATAMEMORY|memory~843_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[84][0]~271_combout\,
	datac => \DATAMEMORY|memory~843_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~844_combout\);

\DATAMEMORY|memory[84][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~844_combout\,
	ena => \DATAMEMORY|memory[84][0]~276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[84][2]~q\);

\DATAMEMORY|memory~845\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~845_combout\ = (\DATAMEMORY|memory[68][5]~198_combout\ & (((\DATAMEMORY|memory[68][5]~277_combout\)))) # (!\DATAMEMORY|memory[68][5]~198_combout\ & ((\DATAMEMORY|memory[68][5]~277_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[68][5]~277_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[68][5]~198_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[68][5]~277_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~845_combout\);

\DATAMEMORY|memory~846\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~846_combout\ = (\DATAMEMORY|memory[68][5]~198_combout\ & ((\DATAMEMORY|memory~845_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~845_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[68][5]~198_combout\ 
-- & (((\DATAMEMORY|memory~845_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[68][5]~198_combout\,
	datac => \DATAMEMORY|memory~845_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~846_combout\);

\DATAMEMORY|memory[68][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~846_combout\,
	ena => \DATAMEMORY|memory[68][0]~281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[68][2]~q\);

\DATAMEMORY|Mux29~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~25_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[84][2]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[68][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[84][2]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[68][2]~q\,
	combout => \DATAMEMORY|Mux29~25_combout\);

\DATAMEMORY|memory~847\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~847_combout\ = (\DATAMEMORY|memory[92][5]~282_combout\ & (((\DATAMEMORY|memory[92][5]~283_combout\)))) # (!\DATAMEMORY|memory[92][5]~282_combout\ & ((\DATAMEMORY|memory[92][5]~283_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[92][5]~283_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[92][5]~282_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[92][5]~283_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~847_combout\);

\DATAMEMORY|memory~848\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~848_combout\ = (\DATAMEMORY|memory[92][5]~282_combout\ & ((\DATAMEMORY|memory~847_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~847_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[92][5]~282_combout\ 
-- & (((\DATAMEMORY|memory~847_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[92][5]~282_combout\,
	datac => \DATAMEMORY|memory~847_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~848_combout\);

\DATAMEMORY|memory[92][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~848_combout\,
	ena => \DATAMEMORY|memory[92][0]~287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[92][2]~q\);

\DATAMEMORY|Mux29~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~26_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux29~25_combout\ & ((\DATAMEMORY|memory[92][2]~q\))) # (!\DATAMEMORY|Mux29~25_combout\ & (\DATAMEMORY|memory[76][2]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux29~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[76][2]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux29~25_combout\,
	datad => \DATAMEMORY|memory[92][2]~q\,
	combout => \DATAMEMORY|Mux29~26_combout\);

\DATAMEMORY|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux5~1_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux5~0_combout\ & ((\DATAMEMORY|Mux29~26_combout\))) # (!\DATAMEMORY|Mux5~0_combout\ & (\DATAMEMORY|memory[80][2]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[80][2]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux5~0_combout\,
	datad => \DATAMEMORY|Mux29~26_combout\,
	combout => \DATAMEMORY|Mux5~1_combout\);

\DATAMEMORY|memory~851\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~851_combout\ = (\DATAMEMORY|memory[24][5]~294_combout\ & (((\DATAMEMORY|memory[24][5]~295_combout\)))) # (!\DATAMEMORY|memory[24][5]~294_combout\ & ((\DATAMEMORY|memory[24][5]~295_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[24][5]~295_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[24][5]~294_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[24][5]~295_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~851_combout\);

\DATAMEMORY|memory~852\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~852_combout\ = (\DATAMEMORY|memory[24][5]~294_combout\ & ((\DATAMEMORY|memory~851_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~851_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[24][5]~294_combout\ 
-- & (((\DATAMEMORY|memory~851_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[24][5]~294_combout\,
	datac => \DATAMEMORY|memory~851_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~852_combout\);

\DATAMEMORY|memory[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~852_combout\,
	ena => \DATAMEMORY|memory[24][0]~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[24][2]~q\);

\DATAMEMORY|memory~853\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~853_combout\ = (\DATAMEMORY|memory[8][4]~300_combout\ & (((\DATAMEMORY|memory[8][4]~301_combout\)))) # (!\DATAMEMORY|memory[8][4]~300_combout\ & ((\DATAMEMORY|memory[8][4]~301_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[8][4]~301_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[8][4]~300_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[8][4]~301_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~853_combout\);

\DATAMEMORY|memory~854\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~854_combout\ = (\DATAMEMORY|memory[8][4]~300_combout\ & ((\DATAMEMORY|memory~853_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~853_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[8][4]~300_combout\ & 
-- (((\DATAMEMORY|memory~853_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[8][4]~300_combout\,
	datac => \DATAMEMORY|memory~853_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~854_combout\);

\DATAMEMORY|memory[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~854_combout\,
	ena => \DATAMEMORY|memory[8][0]~305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[8][2]~q\);

\DATAMEMORY|Mux29~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~29_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[24][2]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[8][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[24][2]~q\,
	datab => \DATAMEMORY|memory[8][2]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux29~29_combout\);

\DATAMEMORY|memory~865\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~865_combout\ = (\DATAMEMORY|memory[16][4]~335_combout\ & (((\DATAMEMORY|memory[16][4]~336_combout\)))) # (!\DATAMEMORY|memory[16][4]~335_combout\ & ((\DATAMEMORY|memory[16][4]~336_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[16][4]~336_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[16][4]~335_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[16][4]~336_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~865_combout\);

\DATAMEMORY|memory~866\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~866_combout\ = (\DATAMEMORY|memory[16][4]~335_combout\ & ((\DATAMEMORY|memory~865_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~865_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[16][4]~335_combout\ 
-- & (((\DATAMEMORY|memory~865_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[16][4]~335_combout\,
	datac => \DATAMEMORY|memory~865_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~866_combout\);

\DATAMEMORY|memory[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~866_combout\,
	ena => \DATAMEMORY|memory[16][0]~340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[16][2]~q\);

\DATAMEMORY|memory~833\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~833_combout\ = (\DATAMEMORY|memory[0][1]~242_combout\ & (((\DATAMEMORY|memory[0][1]~241_combout\)))) # (!\DATAMEMORY|memory[0][1]~242_combout\ & ((\DATAMEMORY|memory[0][1]~241_combout\ & (\REXMEM|output_wrData\(10))) # 
-- (!\DATAMEMORY|memory[0][1]~241_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[0][1]~242_combout\,
	datab => \REXMEM|output_wrData\(10),
	datac => \DATAMEMORY|memory[0][1]~241_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~833_combout\);

\DATAMEMORY|memory~834\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~834_combout\ = (\DATAMEMORY|memory[0][1]~242_combout\ & ((\DATAMEMORY|memory~833_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~833_combout\ & (\REXMEM|output_wrData\(18))))) # (!\DATAMEMORY|memory[0][1]~242_combout\ & 
-- (((\DATAMEMORY|memory~833_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(18),
	datab => \DATAMEMORY|memory[0][1]~242_combout\,
	datac => \DATAMEMORY|memory~833_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~834_combout\);

\DATAMEMORY|memory[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~834_combout\,
	ena => \DATAMEMORY|memory[0][0]~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[0][2]~q\);

\DATAMEMORY|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux5~2_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[16][2]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[0][2]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & 
-- (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[16][2]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[0][2]~q\,
	combout => \DATAMEMORY|Mux5~2_combout\);

\DATAMEMORY|memory~855\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~855_combout\ = (\DATAMEMORY|memory[12][4]~306_combout\ & (((\DATAMEMORY|memory[12][4]~307_combout\)))) # (!\DATAMEMORY|memory[12][4]~306_combout\ & ((\DATAMEMORY|memory[12][4]~307_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[12][4]~307_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[12][4]~306_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[12][4]~307_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~855_combout\);

\DATAMEMORY|memory~856\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~856_combout\ = (\DATAMEMORY|memory[12][4]~306_combout\ & ((\DATAMEMORY|memory~855_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~855_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[12][4]~306_combout\ 
-- & (((\DATAMEMORY|memory~855_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[12][4]~306_combout\,
	datac => \DATAMEMORY|memory~855_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~856_combout\);

\DATAMEMORY|memory[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~856_combout\,
	ena => \DATAMEMORY|memory[12][0]~311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[12][2]~q\);

\DATAMEMORY|memory~857\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~857_combout\ = (\DATAMEMORY|memory[20][4]~312_combout\ & (((\DATAMEMORY|memory[20][4]~313_combout\)))) # (!\DATAMEMORY|memory[20][4]~312_combout\ & ((\DATAMEMORY|memory[20][4]~313_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[20][4]~313_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[20][4]~312_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[20][4]~313_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~857_combout\);

\DATAMEMORY|memory~858\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~858_combout\ = (\DATAMEMORY|memory[20][4]~312_combout\ & ((\DATAMEMORY|memory~857_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~857_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[20][4]~312_combout\ 
-- & (((\DATAMEMORY|memory~857_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[20][4]~312_combout\,
	datac => \DATAMEMORY|memory~857_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~858_combout\);

\DATAMEMORY|memory[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~858_combout\,
	ena => \DATAMEMORY|memory[20][0]~317_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[20][2]~q\);

\DATAMEMORY|memory~859\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~859_combout\ = (\DATAMEMORY|memory[4][6]~141_combout\ & (((\DATAMEMORY|memory[4][6]~318_combout\)))) # (!\DATAMEMORY|memory[4][6]~141_combout\ & ((\DATAMEMORY|memory[4][6]~318_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[4][6]~318_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[4][6]~141_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[4][6]~318_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~859_combout\);

\DATAMEMORY|memory~860\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~860_combout\ = (\DATAMEMORY|memory[4][6]~141_combout\ & ((\DATAMEMORY|memory~859_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~859_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[4][6]~141_combout\ & 
-- (((\DATAMEMORY|memory~859_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[4][6]~141_combout\,
	datac => \DATAMEMORY|memory~859_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~860_combout\);

\DATAMEMORY|memory[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~860_combout\,
	ena => \DATAMEMORY|memory[4][0]~322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[4][2]~q\);

\DATAMEMORY|Mux29~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~30_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[20][2]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[4][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[20][2]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[4][2]~q\,
	combout => \DATAMEMORY|Mux29~30_combout\);

\DATAMEMORY|memory~861\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~861_combout\ = (\DATAMEMORY|memory[28][5]~323_combout\ & (((\DATAMEMORY|memory[28][5]~324_combout\)))) # (!\DATAMEMORY|memory[28][5]~323_combout\ & ((\DATAMEMORY|memory[28][5]~324_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[28][5]~324_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[28][5]~323_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[28][5]~324_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~861_combout\);

\DATAMEMORY|memory~862\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~862_combout\ = (\DATAMEMORY|memory[28][5]~323_combout\ & ((\DATAMEMORY|memory~861_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~861_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[28][5]~323_combout\ 
-- & (((\DATAMEMORY|memory~861_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[28][5]~323_combout\,
	datac => \DATAMEMORY|memory~861_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~862_combout\);

\DATAMEMORY|memory[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~862_combout\,
	ena => \DATAMEMORY|memory[28][0]~328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[28][2]~q\);

\DATAMEMORY|Mux29~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~31_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux29~30_combout\ & ((\DATAMEMORY|memory[28][2]~q\))) # (!\DATAMEMORY|Mux29~30_combout\ & (\DATAMEMORY|memory[12][2]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux29~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[12][2]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux29~30_combout\,
	datad => \DATAMEMORY|memory[28][2]~q\,
	combout => \DATAMEMORY|Mux29~31_combout\);

\DATAMEMORY|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux5~3_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux5~2_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux5~2_combout\ & ((\DATAMEMORY|Mux29~31_combout\))) # (!\DATAMEMORY|Mux5~2_combout\ & 
-- (\DATAMEMORY|Mux29~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux29~29_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux5~2_combout\,
	datad => \DATAMEMORY|Mux29~31_combout\,
	combout => \DATAMEMORY|Mux5~3_combout\);

\DATAMEMORY|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux5~4_combout\ = (\RMEMWB|output_rdData[28]~29_combout\ & ((\RMEMWB|output_rdData[28]~30_combout\ & (\DATAMEMORY|Mux5~1_combout\)) # (!\RMEMWB|output_rdData[28]~30_combout\ & ((\DATAMEMORY|Mux5~3_combout\))))) # 
-- (!\RMEMWB|output_rdData[28]~29_combout\ & (((\RMEMWB|output_rdData[28]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[28]~29_combout\,
	datab => \DATAMEMORY|Mux5~1_combout\,
	datac => \RMEMWB|output_rdData[28]~30_combout\,
	datad => \DATAMEMORY|Mux5~3_combout\,
	combout => \DATAMEMORY|Mux5~4_combout\);

\DATAMEMORY|memory~899\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~899_combout\ = (\DATAMEMORY|memory[3][3]~387_combout\ & (((\DATAMEMORY|memory[81][5]~433_combout\)))) # (!\DATAMEMORY|memory[3][3]~387_combout\ & ((\DATAMEMORY|memory[81][5]~433_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[81][5]~433_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~387_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[81][5]~433_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~899_combout\);

\DATAMEMORY|memory~900\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~900_combout\ = (\DATAMEMORY|memory[3][3]~387_combout\ & ((\DATAMEMORY|memory~899_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~899_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~387_combout\ & 
-- (((\DATAMEMORY|memory~899_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~387_combout\,
	datac => \DATAMEMORY|memory~899_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~900_combout\);

\DATAMEMORY|memory[81][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~900_combout\,
	ena => \DATAMEMORY|memory[81][0]~436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[81][2]~q\);

\DATAMEMORY|memory~901\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~901_combout\ = (\DATAMEMORY|memory[3][3]~363_combout\ & (((\DATAMEMORY|memory[89][7]~437_combout\)))) # (!\DATAMEMORY|memory[3][3]~363_combout\ & ((\DATAMEMORY|memory[89][7]~437_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[89][7]~437_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~363_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[89][7]~437_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~901_combout\);

\DATAMEMORY|memory~902\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~902_combout\ = (\DATAMEMORY|memory[3][3]~363_combout\ & ((\DATAMEMORY|memory~901_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~901_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~363_combout\ & 
-- (((\DATAMEMORY|memory~901_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~363_combout\,
	datac => \DATAMEMORY|memory~901_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~902_combout\);

\DATAMEMORY|memory[89][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~902_combout\,
	ena => \DATAMEMORY|memory[89][0]~440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[89][2]~q\);

\DATAMEMORY|memory~903\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~903_combout\ = (\DATAMEMORY|memory[3][3]~407_combout\ & (((\DATAMEMORY|memory[73][0]~441_combout\)))) # (!\DATAMEMORY|memory[3][3]~407_combout\ & ((\DATAMEMORY|memory[73][0]~441_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[73][0]~441_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~407_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[73][0]~441_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~903_combout\);

\DATAMEMORY|memory~904\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~904_combout\ = (\DATAMEMORY|memory[3][3]~407_combout\ & ((\DATAMEMORY|memory~903_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~903_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~407_combout\ & 
-- (((\DATAMEMORY|memory~903_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~407_combout\,
	datac => \DATAMEMORY|memory~903_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~904_combout\);

\DATAMEMORY|memory[73][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~904_combout\,
	ena => \DATAMEMORY|memory[73][0]~444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[73][2]~q\);

\DATAMEMORY|Mux29~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~45_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[89][2]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[73][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[89][2]~q\,
	datab => \DATAMEMORY|memory[73][2]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux29~45_combout\);

\DATAMEMORY|memory~777\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~777_combout\ = (\DATAMEMORY|memory[3][3]~81_combout\ & (((\DATAMEMORY|memory[65][0]~82_combout\)))) # (!\DATAMEMORY|memory[3][3]~81_combout\ & ((\DATAMEMORY|memory[65][0]~82_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[65][0]~82_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~81_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[65][0]~82_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~777_combout\);

\DATAMEMORY|memory~778\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~778_combout\ = (\DATAMEMORY|memory[3][3]~81_combout\ & ((\DATAMEMORY|memory~777_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~777_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~81_combout\ & 
-- (((\DATAMEMORY|memory~777_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~81_combout\,
	datac => \DATAMEMORY|memory~777_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~778_combout\);

\DATAMEMORY|memory[65][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~778_combout\,
	ena => \DATAMEMORY|memory[65][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[65][2]~q\);

\DATAMEMORY|Mux29~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~79_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[65][2]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux29~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux29~45_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[65][2]~q\,
	combout => \DATAMEMORY|Mux29~79_combout\);

\DATAMEMORY|memory~905\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~905_combout\ = (\DATAMEMORY|memory[3][3]~1982_combout\ & (((\DATAMEMORY|memory[77][6]~445_combout\)))) # (!\DATAMEMORY|memory[3][3]~1982_combout\ & ((\DATAMEMORY|memory[77][6]~445_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[77][6]~445_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1982_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[77][6]~445_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~905_combout\);

\DATAMEMORY|memory~906\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~906_combout\ = (\DATAMEMORY|memory[3][3]~1982_combout\ & ((\DATAMEMORY|memory~905_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~905_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~1982_combout\ 
-- & (((\DATAMEMORY|memory~905_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~1982_combout\,
	datac => \DATAMEMORY|memory~905_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~906_combout\);

\DATAMEMORY|memory[77][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~906_combout\,
	ena => \DATAMEMORY|memory[77][0]~448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[77][2]~q\);

\DATAMEMORY|memory~907\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~907_combout\ = (\DATAMEMORY|memory[3][3]~1980_combout\ & (((\DATAMEMORY|memory[85][7]~449_combout\)))) # (!\DATAMEMORY|memory[3][3]~1980_combout\ & ((\DATAMEMORY|memory[85][7]~449_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[85][7]~449_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1980_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[85][7]~449_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~907_combout\);

\DATAMEMORY|memory~908\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~908_combout\ = (\DATAMEMORY|memory[3][3]~1980_combout\ & ((\DATAMEMORY|memory~907_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~907_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~1980_combout\ 
-- & (((\DATAMEMORY|memory~907_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~1980_combout\,
	datac => \DATAMEMORY|memory~907_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~908_combout\);

\DATAMEMORY|memory[85][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~908_combout\,
	ena => \DATAMEMORY|memory[85][0]~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[85][2]~q\);

\DATAMEMORY|memory~909\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~909_combout\ = (\DATAMEMORY|memory[3][3]~1984_combout\ & (((\DATAMEMORY|memory[69][4]~453_combout\)))) # (!\DATAMEMORY|memory[3][3]~1984_combout\ & ((\DATAMEMORY|memory[69][4]~453_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[69][4]~453_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1984_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[69][4]~453_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~909_combout\);

\DATAMEMORY|memory~910\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~910_combout\ = (\DATAMEMORY|memory[3][3]~1984_combout\ & ((\DATAMEMORY|memory~909_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~909_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~1984_combout\ 
-- & (((\DATAMEMORY|memory~909_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~1984_combout\,
	datac => \DATAMEMORY|memory~909_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~910_combout\);

\DATAMEMORY|memory[69][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~910_combout\,
	ena => \DATAMEMORY|memory[69][0]~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[69][2]~q\);

\DATAMEMORY|Mux29~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~46_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[85][2]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[69][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[85][2]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[69][2]~q\,
	combout => \DATAMEMORY|Mux29~46_combout\);

\DATAMEMORY|memory~911\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~911_combout\ = (\DATAMEMORY|memory[3][3]~1986_combout\ & (((\DATAMEMORY|memory[93][0]~457_combout\)))) # (!\DATAMEMORY|memory[3][3]~1986_combout\ & ((\DATAMEMORY|memory[93][0]~457_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[93][0]~457_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1986_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[93][0]~457_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~911_combout\);

\DATAMEMORY|memory~912\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~912_combout\ = (\DATAMEMORY|memory[3][3]~1986_combout\ & ((\DATAMEMORY|memory~911_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~911_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~1986_combout\ 
-- & (((\DATAMEMORY|memory~911_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~1986_combout\,
	datac => \DATAMEMORY|memory~911_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~912_combout\);

\DATAMEMORY|memory[93][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~912_combout\,
	ena => \DATAMEMORY|memory[93][0]~460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[93][2]~q\);

\DATAMEMORY|Mux29~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~47_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux29~46_combout\ & ((\DATAMEMORY|memory[93][2]~q\))) # (!\DATAMEMORY|Mux29~46_combout\ & (\DATAMEMORY|memory[77][2]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux29~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[77][2]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux29~46_combout\,
	datad => \DATAMEMORY|memory[93][2]~q\,
	combout => \DATAMEMORY|Mux29~47_combout\);

\DATAMEMORY|Mux29~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~80_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux29~79_combout\ & ((\DATAMEMORY|Mux29~47_combout\))) # (!\DATAMEMORY|Mux29~79_combout\ & (\DATAMEMORY|memory[81][2]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux29~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[81][2]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux29~79_combout\,
	datad => \DATAMEMORY|Mux29~47_combout\,
	combout => \DATAMEMORY|Mux29~80_combout\);

\DATAMEMORY|memory~915\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~915_combout\ = (\DATAMEMORY|memory[3][3]~352_combout\ & (((\DATAMEMORY|memory[25][7]~465_combout\)))) # (!\DATAMEMORY|memory[3][3]~352_combout\ & ((\DATAMEMORY|memory[25][7]~465_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[25][7]~465_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~352_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[25][7]~465_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~915_combout\);

\DATAMEMORY|memory~916\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~916_combout\ = (\DATAMEMORY|memory[3][3]~352_combout\ & ((\DATAMEMORY|memory~915_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~915_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~352_combout\ & 
-- (((\DATAMEMORY|memory~915_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~352_combout\,
	datac => \DATAMEMORY|memory~915_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~916_combout\);

\DATAMEMORY|memory[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~916_combout\,
	ena => \DATAMEMORY|memory[25][0]~468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[25][2]~q\);

\DATAMEMORY|memory~917\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~917_combout\ = (\DATAMEMORY|memory[3][3]~397_combout\ & (((\DATAMEMORY|memory[9][2]~469_combout\)))) # (!\DATAMEMORY|memory[3][3]~397_combout\ & ((\DATAMEMORY|memory[9][2]~469_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[9][2]~469_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~397_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[9][2]~469_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~917_combout\);

\DATAMEMORY|memory~918\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~918_combout\ = (\DATAMEMORY|memory[3][3]~397_combout\ & ((\DATAMEMORY|memory~917_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~917_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~397_combout\ & 
-- (((\DATAMEMORY|memory~917_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~397_combout\,
	datac => \DATAMEMORY|memory~917_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~918_combout\);

\DATAMEMORY|memory[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~918_combout\,
	ena => \DATAMEMORY|memory[9][0]~472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[9][2]~q\);

\DATAMEMORY|Mux29~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~50_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[25][2]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[9][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[25][2]~q\,
	datab => \DATAMEMORY|memory[9][2]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux29~50_combout\);

\DATAMEMORY|memory~929\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~929_combout\ = (\DATAMEMORY|memory[3][3]~376_combout\ & (((\DATAMEMORY|memory[17][4]~493_combout\)))) # (!\DATAMEMORY|memory[3][3]~376_combout\ & ((\DATAMEMORY|memory[17][4]~493_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[17][4]~493_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~376_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[17][4]~493_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~929_combout\);

\DATAMEMORY|memory~930\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~930_combout\ = (\DATAMEMORY|memory[3][3]~376_combout\ & ((\DATAMEMORY|memory~929_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~929_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~376_combout\ & 
-- (((\DATAMEMORY|memory~929_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~376_combout\,
	datac => \DATAMEMORY|memory~929_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~930_combout\);

\DATAMEMORY|memory[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~930_combout\,
	ena => \DATAMEMORY|memory[17][0]~496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[17][2]~q\);

\DATAMEMORY|memory~797\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~797_combout\ = (\DATAMEMORY|memory[1][1]~128_combout\ & (((\DATAMEMORY|memory[3][3]~127_combout\)))) # (!\DATAMEMORY|memory[1][1]~128_combout\ & ((\DATAMEMORY|memory[3][3]~127_combout\ & (\REXMEM|output_wrData\(10))) # 
-- (!\DATAMEMORY|memory[3][3]~127_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[1][1]~128_combout\,
	datab => \REXMEM|output_wrData\(10),
	datac => \DATAMEMORY|memory[3][3]~127_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~797_combout\);

\DATAMEMORY|memory~798\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~798_combout\ = (\DATAMEMORY|memory[1][1]~128_combout\ & ((\DATAMEMORY|memory~797_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~797_combout\ & (\REXMEM|output_wrData\(18))))) # (!\DATAMEMORY|memory[1][1]~128_combout\ & 
-- (((\DATAMEMORY|memory~797_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(18),
	datab => \DATAMEMORY|memory[1][1]~128_combout\,
	datac => \DATAMEMORY|memory~797_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~798_combout\);

\DATAMEMORY|memory[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~798_combout\,
	ena => \DATAMEMORY|memory[1][0]~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[1][2]~q\);

\DATAMEMORY|Mux29~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~81_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[17][2]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[1][2]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & 
-- (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[17][2]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[1][2]~q\,
	combout => \DATAMEMORY|Mux29~81_combout\);

\DATAMEMORY|memory~919\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~919_combout\ = (\DATAMEMORY|memory[3][3]~1983_combout\ & (((\DATAMEMORY|memory[13][4]~473_combout\)))) # (!\DATAMEMORY|memory[3][3]~1983_combout\ & ((\DATAMEMORY|memory[13][4]~473_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[13][4]~473_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1983_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[13][4]~473_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~919_combout\);

\DATAMEMORY|memory~920\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~920_combout\ = (\DATAMEMORY|memory[3][3]~1983_combout\ & ((\DATAMEMORY|memory~919_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~919_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~1983_combout\ 
-- & (((\DATAMEMORY|memory~919_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~1983_combout\,
	datac => \DATAMEMORY|memory~919_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~920_combout\);

\DATAMEMORY|memory[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~920_combout\,
	ena => \DATAMEMORY|memory[13][0]~476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[13][2]~q\);

\DATAMEMORY|memory~921\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~921_combout\ = (\DATAMEMORY|memory[3][3]~1981_combout\ & (((\DATAMEMORY|memory[21][4]~477_combout\)))) # (!\DATAMEMORY|memory[3][3]~1981_combout\ & ((\DATAMEMORY|memory[21][4]~477_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[21][4]~477_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1981_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[21][4]~477_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~921_combout\);

\DATAMEMORY|memory~922\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~922_combout\ = (\DATAMEMORY|memory[3][3]~1981_combout\ & ((\DATAMEMORY|memory~921_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~921_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~1981_combout\ 
-- & (((\DATAMEMORY|memory~921_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~1981_combout\,
	datac => \DATAMEMORY|memory~921_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~922_combout\);

\DATAMEMORY|memory[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~922_combout\,
	ena => \DATAMEMORY|memory[21][0]~480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[21][2]~q\);

\DATAMEMORY|memory~923\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~923_combout\ = (\DATAMEMORY|memory[3][3]~1985_combout\ & (((\DATAMEMORY|memory[5][6]~481_combout\)))) # (!\DATAMEMORY|memory[3][3]~1985_combout\ & ((\DATAMEMORY|memory[5][6]~481_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[5][6]~481_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1985_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[5][6]~481_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~923_combout\);

\DATAMEMORY|memory~924\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~924_combout\ = (\DATAMEMORY|memory[3][3]~1985_combout\ & ((\DATAMEMORY|memory~923_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~923_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~1985_combout\ 
-- & (((\DATAMEMORY|memory~923_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~1985_combout\,
	datac => \DATAMEMORY|memory~923_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~924_combout\);

\DATAMEMORY|memory[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~924_combout\,
	ena => \DATAMEMORY|memory[5][0]~484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[5][2]~q\);

\DATAMEMORY|Mux29~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~51_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[21][2]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[5][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[21][2]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[5][2]~q\,
	combout => \DATAMEMORY|Mux29~51_combout\);

\DATAMEMORY|memory~925\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~925_combout\ = (\DATAMEMORY|memory[3][3]~1987_combout\ & (((\DATAMEMORY|memory[29][2]~485_combout\)))) # (!\DATAMEMORY|memory[3][3]~1987_combout\ & ((\DATAMEMORY|memory[29][2]~485_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[29][2]~485_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1987_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[29][2]~485_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~925_combout\);

\DATAMEMORY|memory~926\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~926_combout\ = (\DATAMEMORY|memory[3][3]~1987_combout\ & ((\DATAMEMORY|memory~925_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~925_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~1987_combout\ 
-- & (((\DATAMEMORY|memory~925_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~1987_combout\,
	datac => \DATAMEMORY|memory~925_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~926_combout\);

\DATAMEMORY|memory[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~926_combout\,
	ena => \DATAMEMORY|memory[29][0]~488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[29][2]~q\);

\DATAMEMORY|Mux29~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~52_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux29~51_combout\ & ((\DATAMEMORY|memory[29][2]~q\))) # (!\DATAMEMORY|Mux29~51_combout\ & (\DATAMEMORY|memory[13][2]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux29~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[13][2]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux29~51_combout\,
	datad => \DATAMEMORY|memory[29][2]~q\,
	combout => \DATAMEMORY|Mux29~52_combout\);

\DATAMEMORY|Mux29~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~82_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux29~81_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux29~81_combout\ & ((\DATAMEMORY|Mux29~52_combout\))) # 
-- (!\DATAMEMORY|Mux29~81_combout\ & (\DATAMEMORY|Mux29~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux29~50_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux29~81_combout\,
	datad => \DATAMEMORY|Mux29~52_combout\,
	combout => \DATAMEMORY|Mux29~82_combout\);

\DATAMEMORY|Mux29~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~83_combout\ = (!\REXMEM|output_result\(1) & ((\REXMEM|output_result\(6) & (\DATAMEMORY|Mux29~80_combout\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux29~82_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux29~80_combout\,
	datab => \DATAMEMORY|Mux29~82_combout\,
	datac => \REXMEM|output_result\(6),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|Mux29~83_combout\);

\DATAMEMORY|Mux29~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~84_combout\ = (\DATAMEMORY|Mux29~83_combout\) # ((\REXMEM|output_result\(1) & \DATAMEMORY|Mux29~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux29~83_combout\,
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|Mux29~44_combout\,
	combout => \DATAMEMORY|Mux29~84_combout\);

\DATAMEMORY|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux5~5_combout\ = (\RMEMWB|output_rdData[28]~29_combout\ & (((\DATAMEMORY|Mux5~4_combout\)))) # (!\RMEMWB|output_rdData[28]~29_combout\ & ((\DATAMEMORY|Mux5~4_combout\ & ((\DATAMEMORY|Mux29~84_combout\))) # (!\DATAMEMORY|Mux5~4_combout\ & 
-- (\DATAMEMORY|Mux29~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux29~74_combout\,
	datab => \RMEMWB|output_rdData[28]~29_combout\,
	datac => \DATAMEMORY|Mux5~4_combout\,
	datad => \DATAMEMORY|Mux29~84_combout\,
	combout => \DATAMEMORY|Mux5~5_combout\);

\DATAMEMORY|memory~799\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~799_combout\ = (\DATAMEMORY|memory[56][7]~144_combout\ & (((\DATAMEMORY|memory[58][7]~145_combout\)))) # (!\DATAMEMORY|memory[56][7]~144_combout\ & ((\DATAMEMORY|memory[58][7]~145_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[58][7]~145_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[56][7]~144_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[58][7]~145_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~799_combout\);

\DATAMEMORY|memory~800\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~800_combout\ = (\DATAMEMORY|memory[56][7]~144_combout\ & ((\DATAMEMORY|memory~799_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~799_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[56][7]~144_combout\ 
-- & (((\DATAMEMORY|memory~799_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[56][7]~144_combout\,
	datac => \DATAMEMORY|memory~799_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~800_combout\);

\DATAMEMORY|memory[58][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~800_combout\,
	ena => \DATAMEMORY|memory[58][0]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[58][2]~q\);

\DATAMEMORY|memory~801\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~801_combout\ = (\DATAMEMORY|memory[40][5]~151_combout\ & (((\DATAMEMORY|memory[42][7]~152_combout\)))) # (!\DATAMEMORY|memory[40][5]~151_combout\ & ((\DATAMEMORY|memory[42][7]~152_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[42][7]~152_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[40][5]~151_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[42][7]~152_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~801_combout\);

\DATAMEMORY|memory~802\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~802_combout\ = (\DATAMEMORY|memory[40][5]~151_combout\ & ((\DATAMEMORY|memory~801_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~801_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[40][5]~151_combout\ 
-- & (((\DATAMEMORY|memory~801_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[40][5]~151_combout\,
	datac => \DATAMEMORY|memory~801_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~802_combout\);

\DATAMEMORY|memory[42][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~802_combout\,
	ena => \DATAMEMORY|memory[42][0]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[42][2]~q\);

\DATAMEMORY|Mux29~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~12_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[58][2]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[42][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[58][2]~q\,
	datab => \DATAMEMORY|memory[42][2]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux29~12_combout\);

\DATAMEMORY|memory~803\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~803_combout\ = (\DATAMEMORY|memory[48][7]~160_combout\ & (((\DATAMEMORY|memory[50][7]~161_combout\)))) # (!\DATAMEMORY|memory[48][7]~160_combout\ & ((\DATAMEMORY|memory[50][7]~161_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[50][7]~161_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[48][7]~160_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[50][7]~161_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~803_combout\);

\DATAMEMORY|memory~804\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~804_combout\ = (\DATAMEMORY|memory[48][7]~160_combout\ & ((\DATAMEMORY|memory~803_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~803_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[48][7]~160_combout\ 
-- & (((\DATAMEMORY|memory~803_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[48][7]~160_combout\,
	datac => \DATAMEMORY|memory~803_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~804_combout\);

\DATAMEMORY|memory[50][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~804_combout\,
	ena => \DATAMEMORY|memory[50][0]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[50][2]~q\);

\DATAMEMORY|memory~941\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~941_combout\ = (\DATAMEMORY|memory[32][0]~333_combout\ & (((\DATAMEMORY|memory[34][6]~557_combout\)))) # (!\DATAMEMORY|memory[32][0]~333_combout\ & ((\DATAMEMORY|memory[34][6]~557_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[34][6]~557_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[32][0]~333_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[34][6]~557_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~941_combout\);

\DATAMEMORY|memory~942\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~942_combout\ = (\DATAMEMORY|memory[32][0]~333_combout\ & ((\DATAMEMORY|memory~941_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~941_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[32][0]~333_combout\ 
-- & (((\DATAMEMORY|memory~941_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[32][0]~333_combout\,
	datac => \DATAMEMORY|memory~941_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~942_combout\);

\DATAMEMORY|memory[34][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~942_combout\,
	ena => \DATAMEMORY|memory[34][0]~560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[34][2]~q\);

\DATAMEMORY|Mux29~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~75_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[50][2]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[34][2]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ 
-- & (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[50][2]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[34][2]~q\,
	combout => \DATAMEMORY|Mux29~75_combout\);

\DATAMEMORY|memory~805\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~805_combout\ = (\DATAMEMORY|memory[44][1]~167_combout\ & (((\DATAMEMORY|memory[46][1]~168_combout\)))) # (!\DATAMEMORY|memory[44][1]~167_combout\ & ((\DATAMEMORY|memory[46][1]~168_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[46][1]~168_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[44][1]~167_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[46][1]~168_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~805_combout\);

\DATAMEMORY|memory~806\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~806_combout\ = (\DATAMEMORY|memory[44][1]~167_combout\ & ((\DATAMEMORY|memory~805_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~805_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[44][1]~167_combout\ 
-- & (((\DATAMEMORY|memory~805_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[44][1]~167_combout\,
	datac => \DATAMEMORY|memory~805_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~806_combout\);

\DATAMEMORY|memory[46][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~806_combout\,
	ena => \DATAMEMORY|memory[46][0]~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[46][2]~q\);

\DATAMEMORY|memory~807\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~807_combout\ = (\DATAMEMORY|memory[52][7]~175_combout\ & (((\DATAMEMORY|memory[54][7]~176_combout\)))) # (!\DATAMEMORY|memory[52][7]~175_combout\ & ((\DATAMEMORY|memory[54][7]~176_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[54][7]~176_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[52][7]~175_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[54][7]~176_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~807_combout\);

\DATAMEMORY|memory~808\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~808_combout\ = (\DATAMEMORY|memory[52][7]~175_combout\ & ((\DATAMEMORY|memory~807_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~807_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[52][7]~175_combout\ 
-- & (((\DATAMEMORY|memory~807_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[52][7]~175_combout\,
	datac => \DATAMEMORY|memory~807_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~808_combout\);

\DATAMEMORY|memory[54][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~808_combout\,
	ena => \DATAMEMORY|memory[54][0]~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[54][2]~q\);

\DATAMEMORY|memory~809\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~809_combout\ = (\DATAMEMORY|memory[36][1]~182_combout\ & (((\DATAMEMORY|memory[38][5]~183_combout\)))) # (!\DATAMEMORY|memory[36][1]~182_combout\ & ((\DATAMEMORY|memory[38][5]~183_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[38][5]~183_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[36][1]~182_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[38][5]~183_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~809_combout\);

\DATAMEMORY|memory~810\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~810_combout\ = (\DATAMEMORY|memory[36][1]~182_combout\ & ((\DATAMEMORY|memory~809_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~809_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[36][1]~182_combout\ 
-- & (((\DATAMEMORY|memory~809_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[36][1]~182_combout\,
	datac => \DATAMEMORY|memory~809_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~810_combout\);

\DATAMEMORY|memory[38][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~810_combout\,
	ena => \DATAMEMORY|memory[38][0]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[38][2]~q\);

\DATAMEMORY|Mux29~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~13_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[54][2]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[38][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[54][2]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[38][2]~q\,
	combout => \DATAMEMORY|Mux29~13_combout\);

\DATAMEMORY|memory~811\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~811_combout\ = (\DATAMEMORY|memory[60][7]~188_combout\ & (((\DATAMEMORY|memory[62][6]~189_combout\)))) # (!\DATAMEMORY|memory[60][7]~188_combout\ & ((\DATAMEMORY|memory[62][6]~189_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[62][6]~189_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[60][7]~188_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[62][6]~189_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~811_combout\);

\DATAMEMORY|memory~812\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~812_combout\ = (\DATAMEMORY|memory[60][7]~188_combout\ & ((\DATAMEMORY|memory~811_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~811_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[60][7]~188_combout\ 
-- & (((\DATAMEMORY|memory~811_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[60][7]~188_combout\,
	datac => \DATAMEMORY|memory~811_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~812_combout\);

\DATAMEMORY|memory[62][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~812_combout\,
	ena => \DATAMEMORY|memory[62][0]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[62][2]~q\);

\DATAMEMORY|Mux29~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~14_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux29~13_combout\ & ((\DATAMEMORY|memory[62][2]~q\))) # (!\DATAMEMORY|Mux29~13_combout\ & (\DATAMEMORY|memory[46][2]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux29~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[46][2]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux29~13_combout\,
	datad => \DATAMEMORY|memory[62][2]~q\,
	combout => \DATAMEMORY|Mux29~14_combout\);

\DATAMEMORY|Mux29~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~76_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux29~75_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux29~75_combout\ & ((\DATAMEMORY|Mux29~14_combout\))) # 
-- (!\DATAMEMORY|Mux29~75_combout\ & (\DATAMEMORY|Mux29~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux29~12_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux29~75_combout\,
	datad => \DATAMEMORY|Mux29~14_combout\,
	combout => \DATAMEMORY|Mux29~76_combout\);

\DATAMEMORY|memory~849\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~849_combout\ = (\DATAMEMORY|memory[96][7]~288_combout\ & (((\DATAMEMORY|memory[96][7]~289_combout\)))) # (!\DATAMEMORY|memory[96][7]~288_combout\ & ((\DATAMEMORY|memory[96][7]~289_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[96][7]~289_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[96][7]~288_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[96][7]~289_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~849_combout\);

\DATAMEMORY|memory~850\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~850_combout\ = (\DATAMEMORY|memory[96][7]~288_combout\ & ((\DATAMEMORY|memory~849_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~849_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[96][7]~288_combout\ 
-- & (((\DATAMEMORY|memory~849_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[96][7]~288_combout\,
	datac => \DATAMEMORY|memory~849_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~850_combout\);

\DATAMEMORY|memory[96][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~850_combout\,
	ena => \DATAMEMORY|memory[96][0]~293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[96][2]~q\);

\DATAMEMORY|memory~819\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~819_combout\ = (\DATAMEMORY|memory[56][7]~180_combout\ & (((\DATAMEMORY|memory[56][7]~212_combout\)))) # (!\DATAMEMORY|memory[56][7]~180_combout\ & ((\DATAMEMORY|memory[56][7]~212_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[56][7]~212_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[56][7]~180_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[56][7]~212_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~819_combout\);

\DATAMEMORY|memory~820\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~820_combout\ = (\DATAMEMORY|memory[56][7]~180_combout\ & ((\DATAMEMORY|memory~819_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~819_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[56][7]~180_combout\ 
-- & (((\DATAMEMORY|memory~819_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[56][7]~180_combout\,
	datac => \DATAMEMORY|memory~819_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~820_combout\);

\DATAMEMORY|memory[56][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~820_combout\,
	ena => \DATAMEMORY|memory[56][0]~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[56][2]~q\);

\DATAMEMORY|memory~821\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~821_combout\ = (\DATAMEMORY|memory[40][5]~186_combout\ & (((\DATAMEMORY|memory[40][5]~216_combout\)))) # (!\DATAMEMORY|memory[40][5]~186_combout\ & ((\DATAMEMORY|memory[40][5]~216_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[40][5]~216_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[40][5]~186_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[40][5]~216_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~821_combout\);

\DATAMEMORY|memory~822\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~822_combout\ = (\DATAMEMORY|memory[40][5]~186_combout\ & ((\DATAMEMORY|memory~821_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~821_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[40][5]~186_combout\ 
-- & (((\DATAMEMORY|memory~821_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[40][5]~186_combout\,
	datac => \DATAMEMORY|memory~821_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~822_combout\);

\DATAMEMORY|memory[40][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~822_combout\,
	ena => \DATAMEMORY|memory[40][0]~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[40][2]~q\);

\DATAMEMORY|Mux29~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~17_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[56][2]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[40][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[56][2]~q\,
	datab => \DATAMEMORY|memory[40][2]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux29~17_combout\);

\DATAMEMORY|memory~817\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~817_combout\ = (\DATAMEMORY|memory[48][7]~172_combout\ & (((\DATAMEMORY|memory[48][7]~208_combout\)))) # (!\DATAMEMORY|memory[48][7]~172_combout\ & ((\DATAMEMORY|memory[48][7]~208_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[48][7]~208_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[48][7]~172_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[48][7]~208_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~817_combout\);

\DATAMEMORY|memory~818\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~818_combout\ = (\DATAMEMORY|memory[48][7]~172_combout\ & ((\DATAMEMORY|memory~817_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~817_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[48][7]~172_combout\ 
-- & (((\DATAMEMORY|memory~817_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[48][7]~172_combout\,
	datac => \DATAMEMORY|memory~817_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~818_combout\);

\DATAMEMORY|memory[48][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~818_combout\,
	ena => \DATAMEMORY|memory[48][0]~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[48][2]~q\);

\DATAMEMORY|memory~863\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~863_combout\ = (\DATAMEMORY|memory[32][0]~329_combout\ & (((\DATAMEMORY|memory[32][0]~330_combout\)))) # (!\DATAMEMORY|memory[32][0]~329_combout\ & ((\DATAMEMORY|memory[32][0]~330_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[32][0]~330_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[32][0]~329_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[32][0]~330_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~863_combout\);

\DATAMEMORY|memory~864\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~864_combout\ = (\DATAMEMORY|memory[32][0]~329_combout\ & ((\DATAMEMORY|memory~863_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~863_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[32][0]~329_combout\ 
-- & (((\DATAMEMORY|memory~863_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[32][0]~329_combout\,
	datac => \DATAMEMORY|memory~863_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~864_combout\);

\DATAMEMORY|memory[32][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~864_combout\,
	ena => \DATAMEMORY|memory[32][0]~334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[32][2]~q\);

\DATAMEMORY|Mux5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux5~6_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[48][2]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[32][2]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & 
-- (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[48][2]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[32][2]~q\,
	combout => \DATAMEMORY|Mux5~6_combout\);

\DATAMEMORY|memory~823\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~823_combout\ = (\DATAMEMORY|memory[44][1]~155_combout\ & (((\DATAMEMORY|memory[44][1]~220_combout\)))) # (!\DATAMEMORY|memory[44][1]~155_combout\ & ((\DATAMEMORY|memory[44][1]~220_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[44][1]~220_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[44][1]~155_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[44][1]~220_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~823_combout\);

\DATAMEMORY|memory~824\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~824_combout\ = (\DATAMEMORY|memory[44][1]~155_combout\ & ((\DATAMEMORY|memory~823_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~823_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[44][1]~155_combout\ 
-- & (((\DATAMEMORY|memory~823_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[44][1]~155_combout\,
	datac => \DATAMEMORY|memory~823_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~824_combout\);

\DATAMEMORY|memory[44][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~824_combout\,
	ena => \DATAMEMORY|memory[44][0]~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[44][2]~q\);

\DATAMEMORY|memory~825\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~825_combout\ = (\DATAMEMORY|memory[52][7]~164_combout\ & (((\DATAMEMORY|memory[52][7]~224_combout\)))) # (!\DATAMEMORY|memory[52][7]~164_combout\ & ((\DATAMEMORY|memory[52][7]~224_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[52][7]~224_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[52][7]~164_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[52][7]~224_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~825_combout\);

\DATAMEMORY|memory~826\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~826_combout\ = (\DATAMEMORY|memory[52][7]~164_combout\ & ((\DATAMEMORY|memory~825_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~825_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[52][7]~164_combout\ 
-- & (((\DATAMEMORY|memory~825_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[52][7]~164_combout\,
	datac => \DATAMEMORY|memory~825_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~826_combout\);

\DATAMEMORY|memory[52][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~826_combout\,
	ena => \DATAMEMORY|memory[52][0]~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[52][2]~q\);

\DATAMEMORY|memory~827\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~827_combout\ = (\DATAMEMORY|memory[34][6]~228_combout\ & (((\DATAMEMORY|memory[36][1]~229_combout\)))) # (!\DATAMEMORY|memory[34][6]~228_combout\ & ((\DATAMEMORY|memory[36][1]~229_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[36][1]~229_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[34][6]~228_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[36][1]~229_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~827_combout\);

\DATAMEMORY|memory~828\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~828_combout\ = (\DATAMEMORY|memory[34][6]~228_combout\ & ((\DATAMEMORY|memory~827_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~827_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[34][6]~228_combout\ 
-- & (((\DATAMEMORY|memory~827_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[34][6]~228_combout\,
	datac => \DATAMEMORY|memory~827_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~828_combout\);

\DATAMEMORY|memory[36][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~828_combout\,
	ena => \DATAMEMORY|memory[36][0]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[36][2]~q\);

\DATAMEMORY|Mux29~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~18_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[52][2]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[36][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[52][2]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[36][2]~q\,
	combout => \DATAMEMORY|Mux29~18_combout\);

\DATAMEMORY|memory~829\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~829_combout\ = (\DATAMEMORY|memory[60][7]~149_combout\ & (((\DATAMEMORY|memory[60][7]~233_combout\)))) # (!\DATAMEMORY|memory[60][7]~149_combout\ & ((\DATAMEMORY|memory[60][7]~233_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[60][7]~233_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[60][7]~149_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[60][7]~233_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~829_combout\);

\DATAMEMORY|memory~830\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~830_combout\ = (\DATAMEMORY|memory[60][7]~149_combout\ & ((\DATAMEMORY|memory~829_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~829_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[60][7]~149_combout\ 
-- & (((\DATAMEMORY|memory~829_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[60][7]~149_combout\,
	datac => \DATAMEMORY|memory~829_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~830_combout\);

\DATAMEMORY|memory[60][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~830_combout\,
	ena => \DATAMEMORY|memory[60][0]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[60][2]~q\);

\DATAMEMORY|Mux29~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~19_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux29~18_combout\ & ((\DATAMEMORY|memory[60][2]~q\))) # (!\DATAMEMORY|Mux29~18_combout\ & (\DATAMEMORY|memory[44][2]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux29~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[44][2]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux29~18_combout\,
	datad => \DATAMEMORY|memory[60][2]~q\,
	combout => \DATAMEMORY|Mux29~19_combout\);

\DATAMEMORY|Mux5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux5~7_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux5~6_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux5~6_combout\ & ((\DATAMEMORY|Mux29~19_combout\))) # (!\DATAMEMORY|Mux5~6_combout\ & 
-- (\DATAMEMORY|Mux29~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux29~17_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux5~6_combout\,
	datad => \DATAMEMORY|Mux29~19_combout\,
	combout => \DATAMEMORY|Mux5~7_combout\);

\DATAMEMORY|Mux5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux5~8_combout\ = (\RMEMWB|output_rdData[0]~18_combout\ & (((\RMEMWB|output_rdData[0]~19_combout\)))) # (!\RMEMWB|output_rdData[0]~18_combout\ & ((\RMEMWB|output_rdData[0]~19_combout\ & (\DATAMEMORY|memory[96][2]~q\)) # 
-- (!\RMEMWB|output_rdData[0]~19_combout\ & ((\DATAMEMORY|Mux5~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[0]~18_combout\,
	datab => \DATAMEMORY|memory[96][2]~q\,
	datac => \RMEMWB|output_rdData[0]~19_combout\,
	datad => \DATAMEMORY|Mux5~7_combout\,
	combout => \DATAMEMORY|Mux5~8_combout\);

\DATAMEMORY|memory~815\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~815_combout\ = (\DATAMEMORY|memory[98][7]~200_combout\ & (((\DATAMEMORY|memory[100][5]~201_combout\)))) # (!\DATAMEMORY|memory[98][7]~200_combout\ & ((\DATAMEMORY|memory[100][5]~201_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[100][5]~201_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[98][7]~200_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[100][5]~201_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~815_combout\);

\DATAMEMORY|memory~816\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~816_combout\ = (\DATAMEMORY|memory[98][7]~200_combout\ & ((\DATAMEMORY|memory~815_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~815_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[98][7]~200_combout\ 
-- & (((\DATAMEMORY|memory~815_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[98][7]~200_combout\,
	datac => \DATAMEMORY|memory~815_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~816_combout\);

\DATAMEMORY|memory[100][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~816_combout\,
	ena => \DATAMEMORY|memory[100][0]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[100][2]~q\);

\DATAMEMORY|Mux5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux5~9_combout\ = (\RMEMWB|output_rdData[0]~18_combout\ & ((\DATAMEMORY|Mux5~8_combout\ & ((\DATAMEMORY|memory[100][2]~q\))) # (!\DATAMEMORY|Mux5~8_combout\ & (\DATAMEMORY|Mux29~76_combout\)))) # (!\RMEMWB|output_rdData[0]~18_combout\ & 
-- (((\DATAMEMORY|Mux5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux29~76_combout\,
	datab => \RMEMWB|output_rdData[0]~18_combout\,
	datac => \DATAMEMORY|Mux5~8_combout\,
	datad => \DATAMEMORY|memory[100][2]~q\,
	combout => \DATAMEMORY|Mux5~9_combout\);

\DATAMEMORY|Mux5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux5~10_combout\ = (\RMEMWB|output_rdData[28]~28_combout\ & (((\RMEMWB|output_rdData[11]~23_combout\)))) # (!\RMEMWB|output_rdData[28]~28_combout\ & ((\RMEMWB|output_rdData[11]~23_combout\ & (\DATAMEMORY|Mux5~5_combout\)) # 
-- (!\RMEMWB|output_rdData[11]~23_combout\ & ((\DATAMEMORY|Mux5~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[28]~28_combout\,
	datab => \DATAMEMORY|Mux5~5_combout\,
	datac => \RMEMWB|output_rdData[11]~23_combout\,
	datad => \DATAMEMORY|Mux5~9_combout\,
	combout => \DATAMEMORY|Mux5~10_combout\);

\DATAMEMORY|memory~781\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~781_combout\ = (\DATAMEMORY|memory[3][3]~64_combout\ & (((\DATAMEMORY|memory[47][2]~93_combout\)))) # (!\DATAMEMORY|memory[3][3]~64_combout\ & ((\DATAMEMORY|memory[47][2]~93_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[47][2]~93_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~64_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[47][2]~93_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~781_combout\);

\DATAMEMORY|memory~782\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~782_combout\ = (\DATAMEMORY|memory[3][3]~64_combout\ & ((\DATAMEMORY|memory~781_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~781_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~64_combout\ & 
-- (((\DATAMEMORY|memory~781_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~64_combout\,
	datac => \DATAMEMORY|memory~781_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~782_combout\);

\DATAMEMORY|memory[47][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~782_combout\,
	ena => \DATAMEMORY|memory[47][0]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[47][2]~q\);

\DATAMEMORY|memory~783\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~783_combout\ = (\DATAMEMORY|memory[3][3]~69_combout\ & (((\DATAMEMORY|memory[55][7]~97_combout\)))) # (!\DATAMEMORY|memory[3][3]~69_combout\ & ((\DATAMEMORY|memory[55][7]~97_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[55][7]~97_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~69_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[55][7]~97_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~783_combout\);

\DATAMEMORY|memory~784\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~784_combout\ = (\DATAMEMORY|memory[3][3]~69_combout\ & ((\DATAMEMORY|memory~783_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~783_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~69_combout\ & 
-- (((\DATAMEMORY|memory~783_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~69_combout\,
	datac => \DATAMEMORY|memory~783_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~784_combout\);

\DATAMEMORY|memory[55][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~784_combout\,
	ena => \DATAMEMORY|memory[55][0]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[55][2]~q\);

\DATAMEMORY|memory~785\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~785_combout\ = (\DATAMEMORY|memory[3][3]~74_combout\ & (((\DATAMEMORY|memory[39][1]~101_combout\)))) # (!\DATAMEMORY|memory[3][3]~74_combout\ & ((\DATAMEMORY|memory[39][1]~101_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[39][1]~101_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~74_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[39][1]~101_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~785_combout\);

\DATAMEMORY|memory~786\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~786_combout\ = (\DATAMEMORY|memory[3][3]~74_combout\ & ((\DATAMEMORY|memory~785_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~785_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~74_combout\ & 
-- (((\DATAMEMORY|memory~785_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~74_combout\,
	datac => \DATAMEMORY|memory~785_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~786_combout\);

\DATAMEMORY|memory[39][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~786_combout\,
	ena => \DATAMEMORY|memory[39][0]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[39][2]~q\);

\DATAMEMORY|Mux29~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~5_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[55][2]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[39][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[55][2]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[39][2]~q\,
	combout => \DATAMEMORY|Mux29~5_combout\);

\DATAMEMORY|memory~787\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~787_combout\ = (\DATAMEMORY|memory[3][3]~79_combout\ & (((\DATAMEMORY|memory[63][4]~105_combout\)))) # (!\DATAMEMORY|memory[3][3]~79_combout\ & ((\DATAMEMORY|memory[63][4]~105_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[63][4]~105_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~79_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[63][4]~105_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~787_combout\);

\DATAMEMORY|memory~788\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~788_combout\ = (\DATAMEMORY|memory[3][3]~79_combout\ & ((\DATAMEMORY|memory~787_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~787_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~79_combout\ & 
-- (((\DATAMEMORY|memory~787_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~79_combout\,
	datac => \DATAMEMORY|memory~787_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~788_combout\);

\DATAMEMORY|memory[63][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~788_combout\,
	ena => \DATAMEMORY|memory[63][0]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[63][2]~q\);

\DATAMEMORY|Mux29~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~6_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux29~5_combout\ & ((\DATAMEMORY|memory[63][2]~q\))) # (!\DATAMEMORY|Mux29~5_combout\ & (\DATAMEMORY|memory[47][2]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[47][2]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux29~5_combout\,
	datad => \DATAMEMORY|memory[63][2]~q\,
	combout => \DATAMEMORY|Mux29~6_combout\);

\DATAMEMORY|memory~789\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~789_combout\ = (\DATAMEMORY|memory[3][3]~53_combout\ & (((\DATAMEMORY|memory[43][6]~109_combout\)))) # (!\DATAMEMORY|memory[3][3]~53_combout\ & ((\DATAMEMORY|memory[43][6]~109_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[43][6]~109_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~53_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[43][6]~109_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~789_combout\);

\DATAMEMORY|memory~790\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~790_combout\ = (\DATAMEMORY|memory[3][3]~53_combout\ & ((\DATAMEMORY|memory~789_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~789_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~53_combout\ & 
-- (((\DATAMEMORY|memory~789_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~53_combout\,
	datac => \DATAMEMORY|memory~789_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~790_combout\);

\DATAMEMORY|memory[43][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~790_combout\,
	ena => \DATAMEMORY|memory[43][0]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[43][2]~q\);

\DATAMEMORY|memory~791\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~791_combout\ = (\DATAMEMORY|memory[3][3]~59_combout\ & (((\DATAMEMORY|memory[51][7]~113_combout\)))) # (!\DATAMEMORY|memory[3][3]~59_combout\ & ((\DATAMEMORY|memory[51][7]~113_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[51][7]~113_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~59_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[51][7]~113_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~791_combout\);

\DATAMEMORY|memory~792\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~792_combout\ = (\DATAMEMORY|memory[3][3]~59_combout\ & ((\DATAMEMORY|memory~791_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~791_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~59_combout\ & 
-- (((\DATAMEMORY|memory~791_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~59_combout\,
	datac => \DATAMEMORY|memory~791_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~792_combout\);

\DATAMEMORY|memory[51][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~792_combout\,
	ena => \DATAMEMORY|memory[51][0]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[51][2]~q\);

\DATAMEMORY|memory~793\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~793_combout\ = (\DATAMEMORY|memory[3][3]~117_combout\ & (((\DATAMEMORY|memory[35][1]~118_combout\)))) # (!\DATAMEMORY|memory[3][3]~117_combout\ & ((\DATAMEMORY|memory[35][1]~118_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[35][1]~118_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~117_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[35][1]~118_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~793_combout\);

\DATAMEMORY|memory~794\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~794_combout\ = (\DATAMEMORY|memory[3][3]~117_combout\ & ((\DATAMEMORY|memory~793_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~793_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~117_combout\ & 
-- (((\DATAMEMORY|memory~793_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~117_combout\,
	datac => \DATAMEMORY|memory~793_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~794_combout\);

\DATAMEMORY|memory[35][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~794_combout\,
	ena => \DATAMEMORY|memory[35][0]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[35][2]~q\);

\DATAMEMORY|Mux29~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~7_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[51][2]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[35][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[51][2]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[35][2]~q\,
	combout => \DATAMEMORY|Mux29~7_combout\);

\DATAMEMORY|memory~795\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~795_combout\ = (\DATAMEMORY|memory[3][3]~45_combout\ & (((\DATAMEMORY|memory[59][7]~122_combout\)))) # (!\DATAMEMORY|memory[3][3]~45_combout\ & ((\DATAMEMORY|memory[59][7]~122_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[59][7]~122_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~45_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[59][7]~122_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~795_combout\);

\DATAMEMORY|memory~796\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~796_combout\ = (\DATAMEMORY|memory[3][3]~45_combout\ & ((\DATAMEMORY|memory~795_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~795_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~45_combout\ & 
-- (((\DATAMEMORY|memory~795_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~45_combout\,
	datac => \DATAMEMORY|memory~795_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~796_combout\);

\DATAMEMORY|memory[59][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~796_combout\,
	ena => \DATAMEMORY|memory[59][0]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[59][2]~q\);

\DATAMEMORY|Mux29~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~8_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux29~7_combout\ & ((\DATAMEMORY|memory[59][2]~q\))) # (!\DATAMEMORY|Mux29~7_combout\ & (\DATAMEMORY|memory[43][2]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux29~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[43][2]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux29~7_combout\,
	datad => \DATAMEMORY|memory[59][2]~q\,
	combout => \DATAMEMORY|Mux29~8_combout\);

\DATAMEMORY|Mux29~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~9_combout\ = (\REXMEM|output_result\(2) & (\DATAMEMORY|Mux29~6_combout\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|Mux29~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux29~6_combout\,
	datab => \DATAMEMORY|Mux29~8_combout\,
	datad => \REXMEM|output_result\(2),
	combout => \DATAMEMORY|Mux29~9_combout\);

\DATAMEMORY|memory~913\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~913_combout\ = (\DATAMEMORY|memory[3][3]~431_combout\ & (((\DATAMEMORY|memory[97][7]~461_combout\)))) # (!\DATAMEMORY|memory[3][3]~431_combout\ & ((\DATAMEMORY|memory[97][7]~461_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[97][7]~461_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~431_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[97][7]~461_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~913_combout\);

\DATAMEMORY|memory~914\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~914_combout\ = (\DATAMEMORY|memory[3][3]~431_combout\ & ((\DATAMEMORY|memory~913_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~913_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~431_combout\ & 
-- (((\DATAMEMORY|memory~913_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~431_combout\,
	datac => \DATAMEMORY|memory~913_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~914_combout\);

\DATAMEMORY|memory[97][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~914_combout\,
	ena => \DATAMEMORY|memory[97][0]~464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[97][2]~q\);

\DATAMEMORY|memory~767\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~767_combout\ = (\DATAMEMORY|memory[3][3]~55_combout\ & (((\DATAMEMORY|memory[49][7]~56_combout\)))) # (!\DATAMEMORY|memory[3][3]~55_combout\ & ((\DATAMEMORY|memory[49][7]~56_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[49][7]~56_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~55_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[49][7]~56_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~767_combout\);

\DATAMEMORY|memory~768\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~768_combout\ = (\DATAMEMORY|memory[3][3]~55_combout\ & ((\DATAMEMORY|memory~767_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~767_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~55_combout\ & 
-- (((\DATAMEMORY|memory~767_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~55_combout\,
	datac => \DATAMEMORY|memory~767_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~768_combout\);

\DATAMEMORY|memory[49][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~768_combout\,
	ena => \DATAMEMORY|memory[49][0]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[49][2]~q\);

\DATAMEMORY|memory~927\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~927_combout\ = (\DATAMEMORY|memory[3][3]~420_combout\ & (((\DATAMEMORY|memory[33][0]~489_combout\)))) # (!\DATAMEMORY|memory[3][3]~420_combout\ & ((\DATAMEMORY|memory[33][0]~489_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[33][0]~489_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~420_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[33][0]~489_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~927_combout\);

\DATAMEMORY|memory~928\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~928_combout\ = (\DATAMEMORY|memory[3][3]~420_combout\ & ((\DATAMEMORY|memory~927_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~927_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~420_combout\ & 
-- (((\DATAMEMORY|memory~927_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~420_combout\,
	datac => \DATAMEMORY|memory~927_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~928_combout\);

\DATAMEMORY|memory[33][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~928_combout\,
	ena => \DATAMEMORY|memory[33][0]~492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[33][2]~q\);

\DATAMEMORY|Mux29~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~77_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[49][2]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[33][2]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ 
-- & (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[49][2]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[33][2]~q\,
	combout => \DATAMEMORY|Mux29~77_combout\);

\DATAMEMORY|memory~769\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~769_combout\ = (\DATAMEMORY|memory[3][3]~1975_combout\ & (((\DATAMEMORY|memory[45][4]~61_combout\)))) # (!\DATAMEMORY|memory[3][3]~1975_combout\ & ((\DATAMEMORY|memory[45][4]~61_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[45][4]~61_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1975_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[45][4]~61_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~769_combout\);

\DATAMEMORY|memory~770\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~770_combout\ = (\DATAMEMORY|memory[3][3]~1975_combout\ & ((\DATAMEMORY|memory~769_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~769_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~1975_combout\ 
-- & (((\DATAMEMORY|memory~769_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~1975_combout\,
	datac => \DATAMEMORY|memory~769_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~770_combout\);

\DATAMEMORY|memory[45][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~770_combout\,
	ena => \DATAMEMORY|memory[45][0]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[45][2]~q\);

\DATAMEMORY|memory~771\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~771_combout\ = (\DATAMEMORY|memory[3][3]~1976_combout\ & (((\DATAMEMORY|memory[53][7]~66_combout\)))) # (!\DATAMEMORY|memory[3][3]~1976_combout\ & ((\DATAMEMORY|memory[53][7]~66_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[53][7]~66_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1976_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[53][7]~66_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~771_combout\);

\DATAMEMORY|memory~772\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~772_combout\ = (\DATAMEMORY|memory[3][3]~1976_combout\ & ((\DATAMEMORY|memory~771_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~771_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~1976_combout\ 
-- & (((\DATAMEMORY|memory~771_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~1976_combout\,
	datac => \DATAMEMORY|memory~771_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~772_combout\);

\DATAMEMORY|memory[53][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~772_combout\,
	ena => \DATAMEMORY|memory[53][0]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[53][2]~q\);

\DATAMEMORY|memory~773\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~773_combout\ = (\DATAMEMORY|memory[3][3]~1977_combout\ & (((\DATAMEMORY|memory[37][3]~71_combout\)))) # (!\DATAMEMORY|memory[3][3]~1977_combout\ & ((\DATAMEMORY|memory[37][3]~71_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[37][3]~71_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1977_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[37][3]~71_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~773_combout\);

\DATAMEMORY|memory~774\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~774_combout\ = (\DATAMEMORY|memory[3][3]~1977_combout\ & ((\DATAMEMORY|memory~773_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~773_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~1977_combout\ 
-- & (((\DATAMEMORY|memory~773_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~1977_combout\,
	datac => \DATAMEMORY|memory~773_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~774_combout\);

\DATAMEMORY|memory[37][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~774_combout\,
	ena => \DATAMEMORY|memory[37][0]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[37][2]~q\);

\DATAMEMORY|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~1_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[53][2]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[37][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[53][2]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[37][2]~q\,
	combout => \DATAMEMORY|Mux29~1_combout\);

\DATAMEMORY|memory~775\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~775_combout\ = (\DATAMEMORY|memory[3][3]~1978_combout\ & (((\DATAMEMORY|memory[61][7]~76_combout\)))) # (!\DATAMEMORY|memory[3][3]~1978_combout\ & ((\DATAMEMORY|memory[61][7]~76_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[61][7]~76_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1978_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[61][7]~76_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~775_combout\);

\DATAMEMORY|memory~776\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~776_combout\ = (\DATAMEMORY|memory[3][3]~1978_combout\ & ((\DATAMEMORY|memory~775_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~775_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~1978_combout\ 
-- & (((\DATAMEMORY|memory~775_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~1978_combout\,
	datac => \DATAMEMORY|memory~775_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~776_combout\);

\DATAMEMORY|memory[61][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~776_combout\,
	ena => \DATAMEMORY|memory[61][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[61][2]~q\);

\DATAMEMORY|Mux29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~2_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux29~1_combout\ & ((\DATAMEMORY|memory[61][2]~q\))) # (!\DATAMEMORY|Mux29~1_combout\ & (\DATAMEMORY|memory[45][2]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[45][2]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux29~1_combout\,
	datad => \DATAMEMORY|memory[61][2]~q\,
	combout => \DATAMEMORY|Mux29~2_combout\);

\DATAMEMORY|Mux29~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~78_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux29~77_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux29~77_combout\ & ((\DATAMEMORY|Mux29~2_combout\))) # 
-- (!\DATAMEMORY|Mux29~77_combout\ & (\DATAMEMORY|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux29~0_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux29~77_combout\,
	datad => \DATAMEMORY|Mux29~2_combout\,
	combout => \DATAMEMORY|Mux29~78_combout\);

\DATAMEMORY|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux13~0_combout\ = (\REXMEM|output_result\(1) & (((\REXMEM|output_result\(6))))) # (!\REXMEM|output_result\(1) & ((\REXMEM|output_result\(6) & (\DATAMEMORY|memory[97][2]~q\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux29~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datab => \DATAMEMORY|memory[97][2]~q\,
	datac => \REXMEM|output_result\(6),
	datad => \DATAMEMORY|Mux29~78_combout\,
	combout => \DATAMEMORY|Mux13~0_combout\);

\DATAMEMORY|memory~779\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~779_combout\ = (\DATAMEMORY|memory[3][3]~89_combout\ & (((\DATAMEMORY|memory[99][3]~90_combout\)))) # (!\DATAMEMORY|memory[3][3]~89_combout\ & ((\DATAMEMORY|memory[99][3]~90_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[99][3]~90_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~89_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[99][3]~90_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~779_combout\);

\DATAMEMORY|memory~780\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~780_combout\ = (\DATAMEMORY|memory[3][3]~89_combout\ & ((\DATAMEMORY|memory~779_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~779_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~89_combout\ & 
-- (((\DATAMEMORY|memory~779_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~89_combout\,
	datac => \DATAMEMORY|memory~779_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~780_combout\);

\DATAMEMORY|memory[99][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~780_combout\,
	ena => \DATAMEMORY|memory[99][0]~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[99][2]~q\);

\DATAMEMORY|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux13~1_combout\ = (\REXMEM|output_result\(1) & ((\DATAMEMORY|Mux13~0_combout\ & ((\DATAMEMORY|memory[99][2]~q\))) # (!\DATAMEMORY|Mux13~0_combout\ & (\DATAMEMORY|Mux29~9_combout\)))) # (!\REXMEM|output_result\(1) & 
-- (((\DATAMEMORY|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux29~9_combout\,
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|Mux13~0_combout\,
	datad => \DATAMEMORY|memory[99][2]~q\,
	combout => \DATAMEMORY|Mux13~1_combout\);

\DATAMEMORY|Mux5~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux5~11_combout\ = (\RMEMWB|output_rdData[28]~28_combout\ & ((\DATAMEMORY|Mux5~10_combout\ & ((\DATAMEMORY|Mux13~1_combout\))) # (!\DATAMEMORY|Mux5~10_combout\ & (\DATAMEMORY|memory[98][2]~q\)))) # (!\RMEMWB|output_rdData[28]~28_combout\ & 
-- (((\DATAMEMORY|Mux5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[98][2]~q\,
	datab => \RMEMWB|output_rdData[28]~28_combout\,
	datac => \DATAMEMORY|Mux5~10_combout\,
	datad => \DATAMEMORY|Mux13~1_combout\,
	combout => \DATAMEMORY|Mux5~11_combout\);

\RMEMWB|output_rdData[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \DATAMEMORY|Mux5~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_rdData\(26));

\MUXALU|Saida[26]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXALU|Saida[26]~21_combout\ = (\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(6))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_imed\(6),
	datab => \RIDEX|output_read2\(26),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \MUXALU|Saida[26]~21_combout\);

\regBd|reg1|reg|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[26]~26_combout\,
	ena => \regBd|Rin1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg1|reg|Q\(26));

\regBd|reg30|reg|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[26]~26_combout\,
	ena => \regBd|Rin1[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg30|reg|Q\(26));

\regBd|reg0|reg|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[26]~26_combout\,
	ena => \regBd|Rin1[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg0|reg|Q\(26));

\regBd|readData1[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[26]~52_combout\ = (\RIFIF|out_instr\(10) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(10) & ((\RIFIF|out_instr\(0) & (\regBd|reg30|reg|Q\(26))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(10),
	datab => \regBd|reg30|reg|Q\(26),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(26),
	combout => \regBd|readData1[26]~52_combout\);

\regBd|reg31|reg|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[26]~26_combout\,
	ena => \regBd|Rin1[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg31|reg|Q\(26));

\regBd|readData1[26]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[26]~53_combout\ = (\RIFIF|out_instr\(10) & ((\regBd|readData1[26]~52_combout\ & ((\regBd|reg31|reg|Q\(26)))) # (!\regBd|readData1[26]~52_combout\ & (\regBd|reg1|reg|Q\(26))))) # (!\RIFIF|out_instr\(10) & 
-- (((\regBd|readData1[26]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg1|reg|Q\(26),
	datab => \RIFIF|out_instr\(10),
	datac => \regBd|readData1[26]~52_combout\,
	datad => \regBd|reg31|reg|Q\(26),
	combout => \regBd|readData1[26]~53_combout\);

\RIDEX|output_read1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData1[26]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read1\(26));

\ALU|Add0~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~151_combout\ = (\ALU|Add0~26_combout\ & ((\MUXALU|Saida[26]~21_combout\) # ((\RIDEX|output_read1\(26))))) # (!\ALU|Add0~26_combout\ & (\MUXALU|Saida[26]~21_combout\ & (\RIDEX|output_read1\(26) & \ALU|Add0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~26_combout\,
	datab => \MUXALU|Saida[26]~21_combout\,
	datac => \RIDEX|output_read1\(26),
	datad => \ALU|Add0~27_combout\,
	combout => \ALU|Add0~151_combout\);

\ALU|Add0~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~148_combout\ = ((\ALU|Add0~147_combout\ $ (\RIDEX|output_read1\(25) $ (!\ALU|Add0~144\)))) # (GND)
-- \ALU|Add0~149\ = CARRY((\ALU|Add0~147_combout\ & ((\RIDEX|output_read1\(25)) # (!\ALU|Add0~144\))) # (!\ALU|Add0~147_combout\ & (\RIDEX|output_read1\(25) & !\ALU|Add0~144\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~147_combout\,
	datab => \RIDEX|output_read1\(25),
	datad => VCC,
	cin => \ALU|Add0~144\,
	combout => \ALU|Add0~148_combout\,
	cout => \ALU|Add0~149\);

\ALU|Add0~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~153_combout\ = (\ALU|Add0~152_combout\ & ((\RIDEX|output_read1\(26) & (\ALU|Add0~149\ & VCC)) # (!\RIDEX|output_read1\(26) & (!\ALU|Add0~149\)))) # (!\ALU|Add0~152_combout\ & ((\RIDEX|output_read1\(26) & (!\ALU|Add0~149\)) # 
-- (!\RIDEX|output_read1\(26) & ((\ALU|Add0~149\) # (GND)))))
-- \ALU|Add0~154\ = CARRY((\ALU|Add0~152_combout\ & (!\RIDEX|output_read1\(26) & !\ALU|Add0~149\)) # (!\ALU|Add0~152_combout\ & ((!\ALU|Add0~149\) # (!\RIDEX|output_read1\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~152_combout\,
	datab => \RIDEX|output_read1\(26),
	datad => VCC,
	cin => \ALU|Add0~149\,
	combout => \ALU|Add0~153_combout\,
	cout => \ALU|Add0~154\);

\ALU|Add0~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~155_combout\ = (\ALU|Mux28~1_combout\ & ((\ALU|Add0~151_combout\) # ((\ALU|Add0~29_combout\ & \ALU|Add0~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux28~1_combout\,
	datab => \ALU|Add0~151_combout\,
	datac => \ALU|Add0~29_combout\,
	datad => \ALU|Add0~153_combout\,
	combout => \ALU|Add0~155_combout\);

\REXMEM|output_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ALU|Add0~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_result\(26));

\RMEMWB|output_addr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_result\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_addr\(26));

\MUXWB|Saida[26]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXWB|Saida[26]~26_combout\ = (\RMEMWB|output_WB\(0) & (\RMEMWB|output_rdData\(26))) # (!\RMEMWB|output_WB\(0) & ((\RMEMWB|output_addr\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData\(26),
	datab => \RMEMWB|output_addr\(26),
	datad => \RMEMWB|output_WB\(0),
	combout => \MUXWB|Saida[26]~26_combout\);

\regBd|reg9|reg|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[26]~26_combout\,
	ena => \regBd|Rin1[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg9|reg|Q\(26));

\regBd|reg23|reg|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[26]~26_combout\,
	ena => \regBd|Rin1[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg23|reg|Q\(26));

\regBd|readData2[26]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[26]~130_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg23|reg|Q\(26))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg1|reg|Q\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg23|reg|Q\(26),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg1|reg|Q\(26),
	combout => \regBd|readData2[26]~130_combout\);

\regBd|readData2[26]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[26]~131_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[26]~130_combout\ & ((\regBd|reg31|reg|Q\(26)))) # (!\regBd|readData2[26]~130_combout\ & (\regBd|reg9|reg|Q\(26))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[26]~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg9|reg|Q\(26),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[26]~130_combout\,
	datad => \regBd|reg31|reg|Q\(26),
	combout => \regBd|readData2[26]~131_combout\);

\regBd|reg8|reg|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[26]~26_combout\,
	ena => \regBd|Rin1[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg8|reg|Q\(26));

\regBd|reg22|reg|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[26]~26_combout\,
	ena => \regBd|Rin1[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg22|reg|Q\(26));

\regBd|readData2[26]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[26]~132_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg22|reg|Q\(26))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg22|reg|Q\(26),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(26),
	combout => \regBd|readData2[26]~132_combout\);

\regBd|readData2[26]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[26]~133_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[26]~132_combout\ & ((\regBd|reg30|reg|Q\(26)))) # (!\regBd|readData2[26]~132_combout\ & (\regBd|reg8|reg|Q\(26))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[26]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg8|reg|Q\(26),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[26]~132_combout\,
	datad => \regBd|reg30|reg|Q\(26),
	combout => \regBd|readData2[26]~133_combout\);

\regBd|readData2[26]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[26]~134_combout\ = (\RIFIF|out_instr\(15) & (\regBd|readData2[26]~131_combout\)) # (!\RIFIF|out_instr\(15) & ((\regBd|readData2[26]~133_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|readData2[26]~131_combout\,
	datab => \regBd|readData2[26]~133_combout\,
	datad => \RIFIF|out_instr\(15),
	combout => \regBd|readData2[26]~134_combout\);

\RIDEX|output_read2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData2[26]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read2\(26));

\ALU|Add0~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~152_combout\ = \ULACONTROL|Mux4~0_combout\ $ (((\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_imed\(6)))) # (!\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_read2\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(4),
	datab => \RIDEX|output_read2\(26),
	datac => \RIDEX|output_imed\(6),
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~152_combout\);

\ALU|Add0~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~158_combout\ = ((\ALU|Add0~157_combout\ $ (\RIDEX|output_read1\(27) $ (!\ALU|Add0~154\)))) # (GND)
-- \ALU|Add0~159\ = CARRY((\ALU|Add0~157_combout\ & ((\RIDEX|output_read1\(27)) # (!\ALU|Add0~154\))) # (!\ALU|Add0~157_combout\ & (\RIDEX|output_read1\(27) & !\ALU|Add0~154\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~157_combout\,
	datab => \RIDEX|output_read1\(27),
	datad => VCC,
	cin => \ALU|Add0~154\,
	combout => \ALU|Add0~158_combout\,
	cout => \ALU|Add0~159\);

\ALU|Add0~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~160_combout\ = (\ALU|Mux28~1_combout\ & ((\ALU|Add0~156_combout\) # ((\ALU|Add0~29_combout\ & \ALU|Add0~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux28~1_combout\,
	datab => \ALU|Add0~156_combout\,
	datac => \ALU|Add0~29_combout\,
	datad => \ALU|Add0~158_combout\,
	combout => \ALU|Add0~160_combout\);

\REXMEM|output_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ALU|Add0~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_result\(27));

\RMEMWB|output_addr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_result\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_addr\(27));

\MUXWB|Saida[27]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXWB|Saida[27]~27_combout\ = (\RMEMWB|output_WB\(0) & (\RMEMWB|output_rdData\(27))) # (!\RMEMWB|output_WB\(0) & ((\RMEMWB|output_addr\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData\(27),
	datab => \RMEMWB|output_addr\(27),
	datad => \RMEMWB|output_WB\(0),
	combout => \MUXWB|Saida[27]~27_combout\);

\regBd|reg9|reg|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[27]~27_combout\,
	ena => \regBd|Rin1[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg9|reg|Q\(27));

\regBd|reg23|reg|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[27]~27_combout\,
	ena => \regBd|Rin1[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg23|reg|Q\(27));

\regBd|readData2[27]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[27]~135_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg23|reg|Q\(27))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg1|reg|Q\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg23|reg|Q\(27),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg1|reg|Q\(27),
	combout => \regBd|readData2[27]~135_combout\);

\regBd|readData2[27]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[27]~136_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[27]~135_combout\ & ((\regBd|reg31|reg|Q\(27)))) # (!\regBd|readData2[27]~135_combout\ & (\regBd|reg9|reg|Q\(27))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[27]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg9|reg|Q\(27),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[27]~135_combout\,
	datad => \regBd|reg31|reg|Q\(27),
	combout => \regBd|readData2[27]~136_combout\);

\regBd|reg8|reg|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[27]~27_combout\,
	ena => \regBd|Rin1[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg8|reg|Q\(27));

\regBd|reg22|reg|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[27]~27_combout\,
	ena => \regBd|Rin1[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg22|reg|Q\(27));

\regBd|readData2[27]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[27]~137_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg22|reg|Q\(27))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg22|reg|Q\(27),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(27),
	combout => \regBd|readData2[27]~137_combout\);

\regBd|readData2[27]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[27]~138_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[27]~137_combout\ & ((\regBd|reg30|reg|Q\(27)))) # (!\regBd|readData2[27]~137_combout\ & (\regBd|reg8|reg|Q\(27))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[27]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg8|reg|Q\(27),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[27]~137_combout\,
	datad => \regBd|reg30|reg|Q\(27),
	combout => \regBd|readData2[27]~138_combout\);

\regBd|readData2[27]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[27]~139_combout\ = (\RIFIF|out_instr\(15) & (\regBd|readData2[27]~136_combout\)) # (!\RIFIF|out_instr\(15) & ((\regBd|readData2[27]~138_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|readData2[27]~136_combout\,
	datab => \regBd|readData2[27]~138_combout\,
	datad => \RIFIF|out_instr\(15),
	combout => \regBd|readData2[27]~139_combout\);

\RIDEX|output_read2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData2[27]~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read2\(27));

\REXMEM|output_wrData[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_read2\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_wrData\(27));

\DATAMEMORY|memory~1085\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1085_combout\ = (\DATAMEMORY|memory[75][6]~367_combout\ & (((\DATAMEMORY|memory[3][3]~366_combout\)))) # (!\DATAMEMORY|memory[75][6]~367_combout\ & ((\DATAMEMORY|memory[3][3]~366_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~366_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[75][6]~367_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~366_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1085_combout\);

\DATAMEMORY|memory~1086\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1086_combout\ = (\DATAMEMORY|memory[75][6]~367_combout\ & ((\DATAMEMORY|memory~1085_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1085_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[75][6]~367_combout\ & (((\DATAMEMORY|memory~1085_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[75][6]~367_combout\,
	datac => \DATAMEMORY|memory~1085_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1086_combout\);

\DATAMEMORY|memory[75][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1086_combout\,
	ena => \DATAMEMORY|memory[75][0]~370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[75][3]~q\);

\DATAMEMORY|memory~1087\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1087_combout\ = (\DATAMEMORY|memory[15][4]~373_combout\ & (((\DATAMEMORY|memory[3][3]~372_combout\)))) # (!\DATAMEMORY|memory[15][4]~373_combout\ & ((\DATAMEMORY|memory[3][3]~372_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~372_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[15][4]~373_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~372_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1087_combout\);

\DATAMEMORY|memory~1088\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1088_combout\ = (\DATAMEMORY|memory[15][4]~373_combout\ & ((\DATAMEMORY|memory~1087_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1087_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[15][4]~373_combout\ & (((\DATAMEMORY|memory~1087_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[15][4]~373_combout\,
	datac => \DATAMEMORY|memory~1087_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1088_combout\);

\DATAMEMORY|memory[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1088_combout\,
	ena => \DATAMEMORY|memory[15][0]~377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[15][3]~q\);

\DATAMEMORY|memory~1089\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1089_combout\ = (\DATAMEMORY|memory[11][4]~379_combout\ & (((\DATAMEMORY|memory[3][3]~378_combout\)))) # (!\DATAMEMORY|memory[11][4]~379_combout\ & ((\DATAMEMORY|memory[3][3]~378_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~378_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[11][4]~379_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~378_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1089_combout\);

\DATAMEMORY|memory~1090\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1090_combout\ = (\DATAMEMORY|memory[11][4]~379_combout\ & ((\DATAMEMORY|memory~1089_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1089_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[11][4]~379_combout\ & (((\DATAMEMORY|memory~1089_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[11][4]~379_combout\,
	datac => \DATAMEMORY|memory~1089_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1090_combout\);

\DATAMEMORY|memory[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1090_combout\,
	ena => \DATAMEMORY|memory[11][0]~382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[11][3]~q\);

\DATAMEMORY|Mux28~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~40_combout\ = (\REXMEM|output_result\(6) & (((\REXMEM|output_result\(2))))) # (!\REXMEM|output_result\(6) & ((\REXMEM|output_result\(2) & (\DATAMEMORY|memory[15][3]~q\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|memory[11][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[15][3]~q\,
	datac => \REXMEM|output_result\(2),
	datad => \DATAMEMORY|memory[11][3]~q\,
	combout => \DATAMEMORY|Mux28~40_combout\);

\DATAMEMORY|memory~1091\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1091_combout\ = (\DATAMEMORY|memory[79][4]~384_combout\ & (((\DATAMEMORY|memory[3][3]~383_combout\)))) # (!\DATAMEMORY|memory[79][4]~384_combout\ & ((\DATAMEMORY|memory[3][3]~383_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~383_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[79][4]~384_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~383_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1091_combout\);

\DATAMEMORY|memory~1092\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1092_combout\ = (\DATAMEMORY|memory[79][4]~384_combout\ & ((\DATAMEMORY|memory~1091_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1091_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[79][4]~384_combout\ & (((\DATAMEMORY|memory~1091_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[79][4]~384_combout\,
	datac => \DATAMEMORY|memory~1091_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1092_combout\);

\DATAMEMORY|memory[79][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1092_combout\,
	ena => \DATAMEMORY|memory[79][0]~388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[79][3]~q\);

\DATAMEMORY|Mux28~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~41_combout\ = (\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux28~40_combout\ & ((\DATAMEMORY|memory[79][3]~q\))) # (!\DATAMEMORY|Mux28~40_combout\ & (\DATAMEMORY|memory[75][3]~q\)))) # (!\REXMEM|output_result\(6) & 
-- (((\DATAMEMORY|Mux28~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[75][3]~q\,
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|Mux28~40_combout\,
	datad => \DATAMEMORY|memory[79][3]~q\,
	combout => \DATAMEMORY|Mux28~41_combout\);

\DATAMEMORY|memory~1093\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1093_combout\ = (\DATAMEMORY|memory[83][0]~343_combout\ & (((\DATAMEMORY|memory[3][3]~342_combout\)))) # (!\DATAMEMORY|memory[83][0]~343_combout\ & ((\DATAMEMORY|memory[3][3]~342_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~342_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[83][0]~343_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~342_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1093_combout\);

\DATAMEMORY|memory~1094\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1094_combout\ = (\DATAMEMORY|memory[83][0]~343_combout\ & ((\DATAMEMORY|memory~1093_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1093_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[83][0]~343_combout\ & (((\DATAMEMORY|memory~1093_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[83][0]~343_combout\,
	datac => \DATAMEMORY|memory~1093_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1094_combout\);

\DATAMEMORY|memory[83][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1094_combout\,
	ena => \DATAMEMORY|memory[83][0]~346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[83][3]~q\);

\DATAMEMORY|memory~1095\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1095_combout\ = (\DATAMEMORY|memory[23][0]~349_combout\ & (((\DATAMEMORY|memory[3][3]~348_combout\)))) # (!\DATAMEMORY|memory[23][0]~349_combout\ & ((\DATAMEMORY|memory[3][3]~348_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~348_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[23][0]~349_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~348_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1095_combout\);

\DATAMEMORY|memory~1096\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1096_combout\ = (\DATAMEMORY|memory[23][0]~349_combout\ & ((\DATAMEMORY|memory~1095_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1095_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[23][0]~349_combout\ & (((\DATAMEMORY|memory~1095_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[23][0]~349_combout\,
	datac => \DATAMEMORY|memory~1095_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1096_combout\);

\DATAMEMORY|memory[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1096_combout\,
	ena => \DATAMEMORY|memory[23][0]~353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[23][3]~q\);

\DATAMEMORY|memory~1097\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1097_combout\ = (\DATAMEMORY|memory[19][2]~355_combout\ & (((\DATAMEMORY|memory[3][3]~354_combout\)))) # (!\DATAMEMORY|memory[19][2]~355_combout\ & ((\DATAMEMORY|memory[3][3]~354_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~354_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[19][2]~355_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~354_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1097_combout\);

\DATAMEMORY|memory~1098\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1098_combout\ = (\DATAMEMORY|memory[19][2]~355_combout\ & ((\DATAMEMORY|memory~1097_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1097_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[19][2]~355_combout\ & (((\DATAMEMORY|memory~1097_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[19][2]~355_combout\,
	datac => \DATAMEMORY|memory~1097_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1098_combout\);

\DATAMEMORY|memory[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1098_combout\,
	ena => \DATAMEMORY|memory[19][0]~358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[19][3]~q\);

\DATAMEMORY|Mux28~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~42_combout\ = (\REXMEM|output_result\(6) & (((\REXMEM|output_result\(2))))) # (!\REXMEM|output_result\(6) & ((\REXMEM|output_result\(2) & (\DATAMEMORY|memory[23][3]~q\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|memory[19][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[23][3]~q\,
	datac => \REXMEM|output_result\(2),
	datad => \DATAMEMORY|memory[19][3]~q\,
	combout => \DATAMEMORY|Mux28~42_combout\);

\DATAMEMORY|memory~1099\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1099_combout\ = (\DATAMEMORY|memory[87][7]~360_combout\ & (((\DATAMEMORY|memory[3][3]~359_combout\)))) # (!\DATAMEMORY|memory[87][7]~360_combout\ & ((\DATAMEMORY|memory[3][3]~359_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~359_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[87][7]~360_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~359_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1099_combout\);

\DATAMEMORY|memory~1100\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1100_combout\ = (\DATAMEMORY|memory[87][7]~360_combout\ & ((\DATAMEMORY|memory~1099_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1099_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[87][7]~360_combout\ & (((\DATAMEMORY|memory~1099_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[87][7]~360_combout\,
	datac => \DATAMEMORY|memory~1099_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1100_combout\);

\DATAMEMORY|memory[87][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1100_combout\,
	ena => \DATAMEMORY|memory[87][0]~364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[87][3]~q\);

\DATAMEMORY|Mux28~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~43_combout\ = (\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux28~42_combout\ & ((\DATAMEMORY|memory[87][3]~q\))) # (!\DATAMEMORY|Mux28~42_combout\ & (\DATAMEMORY|memory[83][3]~q\)))) # (!\REXMEM|output_result\(6) & 
-- (((\DATAMEMORY|Mux28~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[83][3]~q\,
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|Mux28~42_combout\,
	datad => \DATAMEMORY|memory[87][3]~q\,
	combout => \DATAMEMORY|Mux28~43_combout\);

\DATAMEMORY|memory~1101\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1101_combout\ = (\DATAMEMORY|memory[67][5]~389_combout\ & (((\DATAMEMORY|memory[3][3]~86_combout\)))) # (!\DATAMEMORY|memory[67][5]~389_combout\ & ((\DATAMEMORY|memory[3][3]~86_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~86_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[67][5]~389_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~86_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1101_combout\);

\DATAMEMORY|memory~1102\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1102_combout\ = (\DATAMEMORY|memory[67][5]~389_combout\ & ((\DATAMEMORY|memory~1101_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1101_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[67][5]~389_combout\ & (((\DATAMEMORY|memory~1101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[67][5]~389_combout\,
	datac => \DATAMEMORY|memory~1101_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1102_combout\);

\DATAMEMORY|memory[67][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1102_combout\,
	ena => \DATAMEMORY|memory[67][0]~392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[67][3]~q\);

\DATAMEMORY|memory~1103\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1103_combout\ = (\DATAMEMORY|memory[7][7]~394_combout\ & (((\DATAMEMORY|memory[3][3]~393_combout\)))) # (!\DATAMEMORY|memory[7][7]~394_combout\ & ((\DATAMEMORY|memory[3][3]~393_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~393_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[7][7]~394_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~393_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1103_combout\);

\DATAMEMORY|memory~1104\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1104_combout\ = (\DATAMEMORY|memory[7][7]~394_combout\ & ((\DATAMEMORY|memory~1103_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1103_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[7][7]~394_combout\ & (((\DATAMEMORY|memory~1103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[7][7]~394_combout\,
	datac => \DATAMEMORY|memory~1103_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1104_combout\);

\DATAMEMORY|memory[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1104_combout\,
	ena => \DATAMEMORY|memory[7][0]~398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[7][3]~q\);

\DATAMEMORY|memory~1105\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1105_combout\ = (\DATAMEMORY|memory[3][3]~399_combout\ & (((\DATAMEMORY|memory[3][3]~132_combout\)))) # (!\DATAMEMORY|memory[3][3]~399_combout\ & ((\DATAMEMORY|memory[3][3]~132_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~132_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~399_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~132_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1105_combout\);

\DATAMEMORY|memory~1106\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1106_combout\ = (\DATAMEMORY|memory[3][3]~399_combout\ & ((\DATAMEMORY|memory~1105_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1105_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[3][3]~399_combout\ & (((\DATAMEMORY|memory~1105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[3][3]~399_combout\,
	datac => \DATAMEMORY|memory~1105_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1106_combout\);

\DATAMEMORY|memory[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1106_combout\,
	ena => \DATAMEMORY|memory[3][0]~402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[3][3]~q\);

\DATAMEMORY|Mux28~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~44_combout\ = (\REXMEM|output_result\(6) & (((\REXMEM|output_result\(2))))) # (!\REXMEM|output_result\(6) & ((\REXMEM|output_result\(2) & (\DATAMEMORY|memory[7][3]~q\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|memory[3][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[7][3]~q\,
	datac => \REXMEM|output_result\(2),
	datad => \DATAMEMORY|memory[3][3]~q\,
	combout => \DATAMEMORY|Mux28~44_combout\);

\DATAMEMORY|memory~1107\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1107_combout\ = (\DATAMEMORY|memory[71][4]~404_combout\ & (((\DATAMEMORY|memory[3][3]~403_combout\)))) # (!\DATAMEMORY|memory[71][4]~404_combout\ & ((\DATAMEMORY|memory[3][3]~403_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~403_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[71][4]~404_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~403_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1107_combout\);

\DATAMEMORY|memory~1108\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1108_combout\ = (\DATAMEMORY|memory[71][4]~404_combout\ & ((\DATAMEMORY|memory~1107_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1107_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[71][4]~404_combout\ & (((\DATAMEMORY|memory~1107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[71][4]~404_combout\,
	datac => \DATAMEMORY|memory~1107_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1108_combout\);

\DATAMEMORY|memory[71][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1108_combout\,
	ena => \DATAMEMORY|memory[71][0]~408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[71][3]~q\);

\DATAMEMORY|Mux28~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~45_combout\ = (\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux28~44_combout\ & ((\DATAMEMORY|memory[71][3]~q\))) # (!\DATAMEMORY|Mux28~44_combout\ & (\DATAMEMORY|memory[67][3]~q\)))) # (!\REXMEM|output_result\(6) & 
-- (((\DATAMEMORY|Mux28~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[67][3]~q\,
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|Mux28~44_combout\,
	datad => \DATAMEMORY|memory[71][3]~q\,
	combout => \DATAMEMORY|Mux28~45_combout\);

\DATAMEMORY|Mux28~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~46_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|Mux28~43_combout\)) # (!\REXMEM|output_result\(4) & 
-- ((\DATAMEMORY|Mux28~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|Mux28~43_combout\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|Mux28~45_combout\,
	combout => \DATAMEMORY|Mux28~46_combout\);

\DATAMEMORY|memory~1109\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1109_combout\ = (\DATAMEMORY|memory[91][5]~411_combout\ & (((\DATAMEMORY|memory[3][3]~410_combout\)))) # (!\DATAMEMORY|memory[91][5]~411_combout\ & ((\DATAMEMORY|memory[3][3]~410_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~410_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[91][5]~411_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~410_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1109_combout\);

\DATAMEMORY|memory~1110\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1110_combout\ = (\DATAMEMORY|memory[91][5]~411_combout\ & ((\DATAMEMORY|memory~1109_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1109_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[91][5]~411_combout\ & (((\DATAMEMORY|memory~1109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[91][5]~411_combout\,
	datac => \DATAMEMORY|memory~1109_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1110_combout\);

\DATAMEMORY|memory[91][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1110_combout\,
	ena => \DATAMEMORY|memory[91][0]~414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[91][3]~q\);

\DATAMEMORY|memory~1111\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1111_combout\ = (\DATAMEMORY|memory[31][5]~417_combout\ & (((\DATAMEMORY|memory[3][3]~416_combout\)))) # (!\DATAMEMORY|memory[31][5]~417_combout\ & ((\DATAMEMORY|memory[3][3]~416_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~416_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[31][5]~417_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~416_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1111_combout\);

\DATAMEMORY|memory~1112\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1112_combout\ = (\DATAMEMORY|memory[31][5]~417_combout\ & ((\DATAMEMORY|memory~1111_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1111_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[31][5]~417_combout\ & (((\DATAMEMORY|memory~1111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[31][5]~417_combout\,
	datac => \DATAMEMORY|memory~1111_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1112_combout\);

\DATAMEMORY|memory[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1112_combout\,
	ena => \DATAMEMORY|memory[31][0]~421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[31][3]~q\);

\DATAMEMORY|memory~1113\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1113_combout\ = (\DATAMEMORY|memory[27][2]~423_combout\ & (((\DATAMEMORY|memory[3][3]~422_combout\)))) # (!\DATAMEMORY|memory[27][2]~423_combout\ & ((\DATAMEMORY|memory[3][3]~422_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~422_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[27][2]~423_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~422_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1113_combout\);

\DATAMEMORY|memory~1114\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1114_combout\ = (\DATAMEMORY|memory[27][2]~423_combout\ & ((\DATAMEMORY|memory~1113_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1113_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[27][2]~423_combout\ & (((\DATAMEMORY|memory~1113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[27][2]~423_combout\,
	datac => \DATAMEMORY|memory~1113_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1114_combout\);

\DATAMEMORY|memory[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1114_combout\,
	ena => \DATAMEMORY|memory[27][0]~426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[27][3]~q\);

\DATAMEMORY|Mux28~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~47_combout\ = (\REXMEM|output_result\(6) & (((\REXMEM|output_result\(2))))) # (!\REXMEM|output_result\(6) & ((\REXMEM|output_result\(2) & (\DATAMEMORY|memory[31][3]~q\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|memory[27][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[31][3]~q\,
	datac => \REXMEM|output_result\(2),
	datad => \DATAMEMORY|memory[27][3]~q\,
	combout => \DATAMEMORY|Mux28~47_combout\);

\DATAMEMORY|memory~1115\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1115_combout\ = (\DATAMEMORY|memory[95][4]~428_combout\ & (((\DATAMEMORY|memory[3][3]~427_combout\)))) # (!\DATAMEMORY|memory[95][4]~428_combout\ & ((\DATAMEMORY|memory[3][3]~427_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~427_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[95][4]~428_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~427_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1115_combout\);

\DATAMEMORY|memory~1116\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1116_combout\ = (\DATAMEMORY|memory[95][4]~428_combout\ & ((\DATAMEMORY|memory~1115_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1115_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[95][4]~428_combout\ & (((\DATAMEMORY|memory~1115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[95][4]~428_combout\,
	datac => \DATAMEMORY|memory~1115_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1116_combout\);

\DATAMEMORY|memory[95][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1116_combout\,
	ena => \DATAMEMORY|memory[95][0]~432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[95][3]~q\);

\DATAMEMORY|Mux28~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~48_combout\ = (\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux28~47_combout\ & ((\DATAMEMORY|memory[95][3]~q\))) # (!\DATAMEMORY|Mux28~47_combout\ & (\DATAMEMORY|memory[91][3]~q\)))) # (!\REXMEM|output_result\(6) & 
-- (((\DATAMEMORY|Mux28~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[91][3]~q\,
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|Mux28~47_combout\,
	datad => \DATAMEMORY|memory[95][3]~q\,
	combout => \DATAMEMORY|Mux28~48_combout\);

\DATAMEMORY|Mux28~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~49_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux28~46_combout\ & ((\DATAMEMORY|Mux28~48_combout\))) # (!\DATAMEMORY|Mux28~46_combout\ & (\DATAMEMORY|Mux28~41_combout\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux28~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux28~41_combout\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux28~46_combout\,
	datad => \DATAMEMORY|Mux28~48_combout\,
	combout => \DATAMEMORY|Mux28~49_combout\);

\DATAMEMORY|Mux28~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~53_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux28~50_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux28~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux28~50_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux28~52_combout\,
	combout => \DATAMEMORY|Mux28~53_combout\);

\DATAMEMORY|Mux28~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~54_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux28~53_combout\ & ((\DATAMEMORY|memory[97][3]~q\))) # (!\DATAMEMORY|Mux28~53_combout\ & (\DATAMEMORY|memory[81][3]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux28~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[81][3]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux28~53_combout\,
	datad => \DATAMEMORY|memory[97][3]~q\,
	combout => \DATAMEMORY|Mux28~54_combout\);

\DATAMEMORY|Mux28~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~58_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|memory[33][3]~q\ & ((\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|memory[17][3]~q\) # (!\DATAMEMORY|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[33][3]~q\,
	datac => \DATAMEMORY|memory[17][3]~q\,
	datad => \DATAMEMORY|Mux26~1_combout\,
	combout => \DATAMEMORY|Mux28~58_combout\);

\DATAMEMORY|Mux28~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~59_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux28~58_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux28~58_combout\ & ((\DATAMEMORY|Mux28~57_combout\))) # (!\DATAMEMORY|Mux28~58_combout\ & 
-- (\DATAMEMORY|Mux28~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux28~55_combout\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux28~57_combout\,
	datad => \DATAMEMORY|Mux28~58_combout\,
	combout => \DATAMEMORY|Mux28~59_combout\);

\DATAMEMORY|Mux28~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~60_combout\ = (\REXMEM|output_result\(6) & (\DATAMEMORY|Mux28~54_combout\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux28~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux28~54_combout\,
	datab => \DATAMEMORY|Mux28~59_combout\,
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|Mux28~60_combout\);

\RMEMWB|output_rdData[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RMEMWB|output_rdData[11]~3_combout\ = (\REXMEM|output_result\(1) & ((\DATAMEMORY|Mux28~60_combout\))) # (!\REXMEM|output_result\(1) & (\DATAMEMORY|Mux28~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux28~49_combout\,
	datab => \DATAMEMORY|Mux28~60_combout\,
	datad => \REXMEM|output_result\(1),
	combout => \RMEMWB|output_rdData[11]~3_combout\);

\DATAMEMORY|Mux28~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~20_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|memory[64][3]~q\ & ((\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|memory[48][3]~q\) # (!\DATAMEMORY|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[64][3]~q\,
	datac => \DATAMEMORY|memory[48][3]~q\,
	datad => \DATAMEMORY|Mux26~1_combout\,
	combout => \DATAMEMORY|Mux28~20_combout\);

\DATAMEMORY|Mux28~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~21_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux28~20_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux28~20_combout\ & ((\DATAMEMORY|Mux28~19_combout\))) # (!\DATAMEMORY|Mux28~20_combout\ & 
-- (\DATAMEMORY|Mux28~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux28~17_combout\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux28~19_combout\,
	datad => \DATAMEMORY|Mux28~20_combout\,
	combout => \DATAMEMORY|Mux28~21_combout\);

\DATAMEMORY|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux20~0_combout\ = (\RMEMWB|output_rdData[0]~25_combout\ & (((\RMEMWB|output_rdData[11]~24_combout\)))) # (!\RMEMWB|output_rdData[0]~25_combout\ & ((\RMEMWB|output_rdData[11]~24_combout\ & (\DATAMEMORY|Mux28~21_combout\)) # 
-- (!\RMEMWB|output_rdData[11]~24_combout\ & ((\DATAMEMORY|Mux28~76_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[0]~25_combout\,
	datab => \DATAMEMORY|Mux28~21_combout\,
	datac => \RMEMWB|output_rdData[11]~24_combout\,
	datad => \DATAMEMORY|Mux28~76_combout\,
	combout => \DATAMEMORY|Mux20~0_combout\);

\DATAMEMORY|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux20~1_combout\ = (\RMEMWB|output_rdData[0]~25_combout\ & ((\DATAMEMORY|Mux20~0_combout\ & ((\DATAMEMORY|memory[0][3]~q\))) # (!\DATAMEMORY|Mux20~0_combout\ & (\DATAMEMORY|memory[100][3]~q\)))) # (!\RMEMWB|output_rdData[0]~25_combout\ & 
-- (((\DATAMEMORY|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][3]~q\,
	datab => \RMEMWB|output_rdData[0]~25_combout\,
	datac => \DATAMEMORY|Mux20~0_combout\,
	datad => \DATAMEMORY|memory[0][3]~q\,
	combout => \DATAMEMORY|Mux20~1_combout\);

\DATAMEMORY|Mux20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux20~2_combout\ = (\RMEMWB|output_rdData[11]~22_combout\ & (((\RMEMWB|output_rdData[11]~23_combout\)))) # (!\RMEMWB|output_rdData[11]~22_combout\ & ((\RMEMWB|output_rdData[11]~23_combout\ & (\RMEMWB|output_rdData[19]~11_combout\)) # 
-- (!\RMEMWB|output_rdData[11]~23_combout\ & ((\DATAMEMORY|Mux20~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[11]~22_combout\,
	datab => \RMEMWB|output_rdData[19]~11_combout\,
	datac => \RMEMWB|output_rdData[11]~23_combout\,
	datad => \DATAMEMORY|Mux20~1_combout\,
	combout => \DATAMEMORY|Mux20~2_combout\);

\DATAMEMORY|Mux20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux20~3_combout\ = (\RMEMWB|output_rdData[11]~22_combout\ & ((\DATAMEMORY|Mux20~2_combout\ & ((\DATAMEMORY|Mux28~11_combout\))) # (!\DATAMEMORY|Mux20~2_combout\ & (\DATAMEMORY|memory[98][3]~q\)))) # (!\RMEMWB|output_rdData[11]~22_combout\ & 
-- (((\DATAMEMORY|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[98][3]~q\,
	datab => \RMEMWB|output_rdData[11]~22_combout\,
	datac => \DATAMEMORY|Mux20~2_combout\,
	datad => \DATAMEMORY|Mux28~11_combout\,
	combout => \DATAMEMORY|Mux20~3_combout\);

\RMEMWB|output_rdData[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RMEMWB|output_rdData[11]~3_combout\,
	asdata => \DATAMEMORY|Mux20~3_combout\,
	sload => \RMEMWB|output_rdData[11]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_rdData\(11));

\MUXALU|Saida[11]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXALU|Saida[11]~8_combout\ = (\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(6))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_imed\(6),
	datab => \RIDEX|output_read2\(11),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \MUXALU|Saida[11]~8_combout\);

\regBd|reg1|reg|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[11]~11_combout\,
	ena => \regBd|Rin1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg1|reg|Q\(11));

\regBd|reg30|reg|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[11]~11_combout\,
	ena => \regBd|Rin1[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg30|reg|Q\(11));

\regBd|reg0|reg|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[11]~11_combout\,
	ena => \regBd|Rin1[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg0|reg|Q\(11));

\regBd|readData1[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[11]~22_combout\ = (\RIFIF|out_instr\(10) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(10) & ((\RIFIF|out_instr\(0) & (\regBd|reg30|reg|Q\(11))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(10),
	datab => \regBd|reg30|reg|Q\(11),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(11),
	combout => \regBd|readData1[11]~22_combout\);

\regBd|reg31|reg|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[11]~11_combout\,
	ena => \regBd|Rin1[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg31|reg|Q\(11));

\regBd|readData1[11]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[11]~23_combout\ = (\RIFIF|out_instr\(10) & ((\regBd|readData1[11]~22_combout\ & ((\regBd|reg31|reg|Q\(11)))) # (!\regBd|readData1[11]~22_combout\ & (\regBd|reg1|reg|Q\(11))))) # (!\RIFIF|out_instr\(10) & 
-- (((\regBd|readData1[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg1|reg|Q\(11),
	datab => \RIFIF|out_instr\(10),
	datac => \regBd|readData1[11]~22_combout\,
	datad => \regBd|reg31|reg|Q\(11),
	combout => \regBd|readData1[11]~23_combout\);

\RIDEX|output_read1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData1[11]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read1\(11));

\ALU|Add0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~70_combout\ = (\ALU|Add0~26_combout\ & ((\MUXALU|Saida[11]~8_combout\) # ((\RIDEX|output_read1\(11))))) # (!\ALU|Add0~26_combout\ & (\MUXALU|Saida[11]~8_combout\ & (\RIDEX|output_read1\(11) & \ALU|Add0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~26_combout\,
	datab => \MUXALU|Saida[11]~8_combout\,
	datac => \RIDEX|output_read1\(11),
	datad => \ALU|Add0~27_combout\,
	combout => \ALU|Add0~70_combout\);

\ALU|Add0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~66_combout\ = \ULACONTROL|Mux4~0_combout\ $ (((\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_imed\(6)))) # (!\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_read2\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(4),
	datab => \RIDEX|output_read2\(10),
	datac => \RIDEX|output_imed\(6),
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~66_combout\);

\regBd|reg1|reg|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[10]~10_combout\,
	ena => \regBd|Rin1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg1|reg|Q\(10));

\regBd|reg30|reg|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[10]~10_combout\,
	ena => \regBd|Rin1[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg30|reg|Q\(10));

\regBd|reg0|reg|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[10]~10_combout\,
	ena => \regBd|Rin1[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg0|reg|Q\(10));

\regBd|readData1[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[10]~20_combout\ = (\RIFIF|out_instr\(10) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(10) & ((\RIFIF|out_instr\(0) & (\regBd|reg30|reg|Q\(10))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(10),
	datab => \regBd|reg30|reg|Q\(10),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(10),
	combout => \regBd|readData1[10]~20_combout\);

\regBd|reg31|reg|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[10]~10_combout\,
	ena => \regBd|Rin1[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg31|reg|Q\(10));

\regBd|readData1[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[10]~21_combout\ = (\RIFIF|out_instr\(10) & ((\regBd|readData1[10]~20_combout\ & ((\regBd|reg31|reg|Q\(10)))) # (!\regBd|readData1[10]~20_combout\ & (\regBd|reg1|reg|Q\(10))))) # (!\RIFIF|out_instr\(10) & 
-- (((\regBd|readData1[10]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg1|reg|Q\(10),
	datab => \RIFIF|out_instr\(10),
	datac => \regBd|readData1[10]~20_combout\,
	datad => \regBd|reg31|reg|Q\(10),
	combout => \regBd|readData1[10]~21_combout\);

\RIDEX|output_read1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData1[10]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read1\(10));

\ALU|Add0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~59_combout\ = \ULACONTROL|Mux4~0_combout\ $ (((\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_imed\(6)))) # (!\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_read2\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(4),
	datab => \RIDEX|output_read2\(9),
	datac => \RIDEX|output_imed\(6),
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~59_combout\);

\regBd|reg1|reg|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[9]~9_combout\,
	ena => \regBd|Rin1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg1|reg|Q\(9));

\regBd|reg30|reg|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[9]~9_combout\,
	ena => \regBd|Rin1[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg30|reg|Q\(9));

\regBd|reg0|reg|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[9]~9_combout\,
	ena => \regBd|Rin1[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg0|reg|Q\(9));

\regBd|readData1[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[9]~18_combout\ = (\RIFIF|out_instr\(10) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(10) & ((\RIFIF|out_instr\(0) & (\regBd|reg30|reg|Q\(9))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(10),
	datab => \regBd|reg30|reg|Q\(9),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(9),
	combout => \regBd|readData1[9]~18_combout\);

\regBd|reg31|reg|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[9]~9_combout\,
	ena => \regBd|Rin1[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg31|reg|Q\(9));

\regBd|readData1[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[9]~19_combout\ = (\RIFIF|out_instr\(10) & ((\regBd|readData1[9]~18_combout\ & ((\regBd|reg31|reg|Q\(9)))) # (!\regBd|readData1[9]~18_combout\ & (\regBd|reg1|reg|Q\(9))))) # (!\RIFIF|out_instr\(10) & (((\regBd|readData1[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg1|reg|Q\(9),
	datab => \RIFIF|out_instr\(10),
	datac => \regBd|readData1[9]~18_combout\,
	datad => \regBd|reg31|reg|Q\(9),
	combout => \regBd|readData1[9]~19_combout\);

\RIDEX|output_read1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData1[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read1\(9));

\ALU|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~54_combout\ = (\ALU|Add0~53_combout\ & ((\RIDEX|output_read1\(8) & (\ALU|Add0~50\ & VCC)) # (!\RIDEX|output_read1\(8) & (!\ALU|Add0~50\)))) # (!\ALU|Add0~53_combout\ & ((\RIDEX|output_read1\(8) & (!\ALU|Add0~50\)) # (!\RIDEX|output_read1\(8) & 
-- ((\ALU|Add0~50\) # (GND)))))
-- \ALU|Add0~55\ = CARRY((\ALU|Add0~53_combout\ & (!\RIDEX|output_read1\(8) & !\ALU|Add0~50\)) # (!\ALU|Add0~53_combout\ & ((!\ALU|Add0~50\) # (!\RIDEX|output_read1\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~53_combout\,
	datab => \RIDEX|output_read1\(8),
	datad => VCC,
	cin => \ALU|Add0~50\,
	combout => \ALU|Add0~54_combout\,
	cout => \ALU|Add0~55\);

\ALU|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~60_combout\ = ((\ALU|Add0~59_combout\ $ (\RIDEX|output_read1\(9) $ (!\ALU|Add0~55\)))) # (GND)
-- \ALU|Add0~61\ = CARRY((\ALU|Add0~59_combout\ & ((\RIDEX|output_read1\(9)) # (!\ALU|Add0~55\))) # (!\ALU|Add0~59_combout\ & (\RIDEX|output_read1\(9) & !\ALU|Add0~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~59_combout\,
	datab => \RIDEX|output_read1\(9),
	datad => VCC,
	cin => \ALU|Add0~55\,
	combout => \ALU|Add0~60_combout\,
	cout => \ALU|Add0~61\);

\ALU|Add0~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~67_combout\ = (\ALU|Add0~66_combout\ & ((\RIDEX|output_read1\(10) & (\ALU|Add0~61\ & VCC)) # (!\RIDEX|output_read1\(10) & (!\ALU|Add0~61\)))) # (!\ALU|Add0~66_combout\ & ((\RIDEX|output_read1\(10) & (!\ALU|Add0~61\)) # (!\RIDEX|output_read1\(10) 
-- & ((\ALU|Add0~61\) # (GND)))))
-- \ALU|Add0~68\ = CARRY((\ALU|Add0~66_combout\ & (!\RIDEX|output_read1\(10) & !\ALU|Add0~61\)) # (!\ALU|Add0~66_combout\ & ((!\ALU|Add0~61\) # (!\RIDEX|output_read1\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~66_combout\,
	datab => \RIDEX|output_read1\(10),
	datad => VCC,
	cin => \ALU|Add0~61\,
	combout => \ALU|Add0~67_combout\,
	cout => \ALU|Add0~68\);

\ALU|Add0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~72_combout\ = ((\ALU|Add0~71_combout\ $ (\RIDEX|output_read1\(11) $ (!\ALU|Add0~68\)))) # (GND)
-- \ALU|Add0~73\ = CARRY((\ALU|Add0~71_combout\ & ((\RIDEX|output_read1\(11)) # (!\ALU|Add0~68\))) # (!\ALU|Add0~71_combout\ & (\RIDEX|output_read1\(11) & !\ALU|Add0~68\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~71_combout\,
	datab => \RIDEX|output_read1\(11),
	datad => VCC,
	cin => \ALU|Add0~68\,
	combout => \ALU|Add0~72_combout\,
	cout => \ALU|Add0~73\);

\ALU|Add0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~74_combout\ = (\ALU|Mux28~1_combout\ & ((\ALU|Add0~70_combout\) # ((\ALU|Add0~29_combout\ & \ALU|Add0~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux28~1_combout\,
	datab => \ALU|Add0~70_combout\,
	datac => \ALU|Add0~29_combout\,
	datad => \ALU|Add0~72_combout\,
	combout => \ALU|Add0~74_combout\);

\REXMEM|output_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ALU|Add0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_result\(11));

\RMEMWB|output_addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_result\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_addr\(11));

\MUXWB|Saida[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXWB|Saida[11]~11_combout\ = (\RMEMWB|output_WB\(0) & (\RMEMWB|output_rdData\(11))) # (!\RMEMWB|output_WB\(0) & ((\RMEMWB|output_addr\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData\(11),
	datab => \RMEMWB|output_addr\(11),
	datad => \RMEMWB|output_WB\(0),
	combout => \MUXWB|Saida[11]~11_combout\);

\regBd|reg9|reg|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[11]~11_combout\,
	ena => \regBd|Rin1[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg9|reg|Q\(11));

\regBd|reg23|reg|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[11]~11_combout\,
	ena => \regBd|Rin1[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg23|reg|Q\(11));

\regBd|readData2[11]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[11]~55_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg23|reg|Q\(11))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg1|reg|Q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg23|reg|Q\(11),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg1|reg|Q\(11),
	combout => \regBd|readData2[11]~55_combout\);

\regBd|readData2[11]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[11]~56_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[11]~55_combout\ & ((\regBd|reg31|reg|Q\(11)))) # (!\regBd|readData2[11]~55_combout\ & (\regBd|reg9|reg|Q\(11))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[11]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg9|reg|Q\(11),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[11]~55_combout\,
	datad => \regBd|reg31|reg|Q\(11),
	combout => \regBd|readData2[11]~56_combout\);

\regBd|reg8|reg|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[11]~11_combout\,
	ena => \regBd|Rin1[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg8|reg|Q\(11));

\regBd|reg22|reg|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[11]~11_combout\,
	ena => \regBd|Rin1[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg22|reg|Q\(11));

\regBd|readData2[11]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[11]~57_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg22|reg|Q\(11))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg22|reg|Q\(11),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(11),
	combout => \regBd|readData2[11]~57_combout\);

\regBd|readData2[11]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[11]~58_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[11]~57_combout\ & ((\regBd|reg30|reg|Q\(11)))) # (!\regBd|readData2[11]~57_combout\ & (\regBd|reg8|reg|Q\(11))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[11]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg8|reg|Q\(11),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[11]~57_combout\,
	datad => \regBd|reg30|reg|Q\(11),
	combout => \regBd|readData2[11]~58_combout\);

\regBd|readData2[11]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[11]~59_combout\ = (\RIFIF|out_instr\(15) & (\regBd|readData2[11]~56_combout\)) # (!\RIFIF|out_instr\(15) & ((\regBd|readData2[11]~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|readData2[11]~56_combout\,
	datab => \regBd|readData2[11]~58_combout\,
	datad => \RIFIF|out_instr\(15),
	combout => \regBd|readData2[11]~59_combout\);

\RIDEX|output_read2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData2[11]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read2\(11));

\ALU|Add0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~71_combout\ = \ULACONTROL|Mux4~0_combout\ $ (((\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_imed\(6)))) # (!\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_read2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(4),
	datab => \RIDEX|output_read2\(11),
	datac => \RIDEX|output_imed\(6),
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~71_combout\);

\ALU|Add0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~78_combout\ = (\ALU|Add0~77_combout\ & ((\RIDEX|output_read1\(12) & (\ALU|Add0~73\ & VCC)) # (!\RIDEX|output_read1\(12) & (!\ALU|Add0~73\)))) # (!\ALU|Add0~77_combout\ & ((\RIDEX|output_read1\(12) & (!\ALU|Add0~73\)) # (!\RIDEX|output_read1\(12) 
-- & ((\ALU|Add0~73\) # (GND)))))
-- \ALU|Add0~79\ = CARRY((\ALU|Add0~77_combout\ & (!\RIDEX|output_read1\(12) & !\ALU|Add0~73\)) # (!\ALU|Add0~77_combout\ & ((!\ALU|Add0~73\) # (!\RIDEX|output_read1\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~77_combout\,
	datab => \RIDEX|output_read1\(12),
	datad => VCC,
	cin => \ALU|Add0~73\,
	combout => \ALU|Add0~78_combout\,
	cout => \ALU|Add0~79\);

\ALU|Add0~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~85_combout\ = ((\ALU|Add0~84_combout\ $ (\RIDEX|output_read1\(13) $ (!\ALU|Add0~79\)))) # (GND)
-- \ALU|Add0~86\ = CARRY((\ALU|Add0~84_combout\ & ((\RIDEX|output_read1\(13)) # (!\ALU|Add0~79\))) # (!\ALU|Add0~84_combout\ & (\RIDEX|output_read1\(13) & !\ALU|Add0~79\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~84_combout\,
	datab => \RIDEX|output_read1\(13),
	datad => VCC,
	cin => \ALU|Add0~79\,
	combout => \ALU|Add0~85_combout\,
	cout => \ALU|Add0~86\);

\ALU|Add0~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~87_combout\ = (\ALU|Mux28~1_combout\ & ((\ALU|Add0~83_combout\) # ((\ALU|Add0~29_combout\ & \ALU|Add0~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux28~1_combout\,
	datab => \ALU|Add0~83_combout\,
	datac => \ALU|Add0~29_combout\,
	datad => \ALU|Add0~85_combout\,
	combout => \ALU|Add0~87_combout\);

\REXMEM|output_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ALU|Add0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_result\(13));

\RMEMWB|output_addr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_result\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_addr\(13));

\MUXWB|Saida[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXWB|Saida[13]~13_combout\ = (\RMEMWB|output_WB\(0) & (\RMEMWB|output_rdData\(13))) # (!\RMEMWB|output_WB\(0) & ((\RMEMWB|output_addr\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData\(13),
	datab => \RMEMWB|output_addr\(13),
	datad => \RMEMWB|output_WB\(0),
	combout => \MUXWB|Saida[13]~13_combout\);

\regBd|reg9|reg|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[13]~13_combout\,
	ena => \regBd|Rin1[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg9|reg|Q\(13));

\regBd|reg23|reg|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[13]~13_combout\,
	ena => \regBd|Rin1[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg23|reg|Q\(13));

\regBd|readData2[13]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[13]~65_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg23|reg|Q\(13))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg1|reg|Q\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg23|reg|Q\(13),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg1|reg|Q\(13),
	combout => \regBd|readData2[13]~65_combout\);

\regBd|readData2[13]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[13]~66_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[13]~65_combout\ & ((\regBd|reg31|reg|Q\(13)))) # (!\regBd|readData2[13]~65_combout\ & (\regBd|reg9|reg|Q\(13))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[13]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg9|reg|Q\(13),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[13]~65_combout\,
	datad => \regBd|reg31|reg|Q\(13),
	combout => \regBd|readData2[13]~66_combout\);

\regBd|reg8|reg|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[13]~13_combout\,
	ena => \regBd|Rin1[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg8|reg|Q\(13));

\regBd|reg22|reg|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[13]~13_combout\,
	ena => \regBd|Rin1[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg22|reg|Q\(13));

\regBd|readData2[13]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[13]~67_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg22|reg|Q\(13))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg22|reg|Q\(13),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(13),
	combout => \regBd|readData2[13]~67_combout\);

\regBd|readData2[13]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[13]~68_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[13]~67_combout\ & ((\regBd|reg30|reg|Q\(13)))) # (!\regBd|readData2[13]~67_combout\ & (\regBd|reg8|reg|Q\(13))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[13]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg8|reg|Q\(13),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[13]~67_combout\,
	datad => \regBd|reg30|reg|Q\(13),
	combout => \regBd|readData2[13]~68_combout\);

\regBd|readData2[13]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[13]~69_combout\ = (\RIFIF|out_instr\(15) & (\regBd|readData2[13]~66_combout\)) # (!\RIFIF|out_instr\(15) & ((\regBd|readData2[13]~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|readData2[13]~66_combout\,
	datab => \regBd|readData2[13]~68_combout\,
	datad => \RIFIF|out_instr\(15),
	combout => \regBd|readData2[13]~69_combout\);

\RIDEX|output_read2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData2[13]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read2\(13));

\REXMEM|output_wrData[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_read2\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_wrData\(13));

\DATAMEMORY|memory~1557\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1557_combout\ = (\DATAMEMORY|memory[82][4]~497_combout\ & (((\DATAMEMORY|memory[80][6]~251_combout\)))) # (!\DATAMEMORY|memory[82][4]~497_combout\ & ((\DATAMEMORY|memory[80][6]~251_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[80][6]~251_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[82][4]~497_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[80][6]~251_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1557_combout\);

\DATAMEMORY|memory~1558\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1558_combout\ = (\DATAMEMORY|memory[82][4]~497_combout\ & ((\DATAMEMORY|memory~1557_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1557_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[82][4]~497_combout\ & (((\DATAMEMORY|memory~1557_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[82][4]~497_combout\,
	datac => \DATAMEMORY|memory~1557_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1558_combout\);

\DATAMEMORY|memory[82][0]~500\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[82][0]~500_combout\ = (\REXMEM|output_ME\(1) & ((\DATAMEMORY|Decoder0~201_combout\) # ((\DATAMEMORY|memory[84][0]~271_combout\) # (\DATAMEMORY|Decoder0~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_ME\(1),
	datab => \DATAMEMORY|Decoder0~201_combout\,
	datac => \DATAMEMORY|memory[84][0]~271_combout\,
	datad => \DATAMEMORY|Decoder0~169_combout\,
	combout => \DATAMEMORY|memory[82][0]~500_combout\);

\DATAMEMORY|memory[82][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1558_combout\,
	ena => \DATAMEMORY|memory[82][0]~500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[82][5]~q\);

\DATAMEMORY|Mux26~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~74_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[66][5]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux26~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux26~64_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[66][5]~q\,
	combout => \DATAMEMORY|Mux26~74_combout\);

\DATAMEMORY|Mux26~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~75_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux26~74_combout\ & ((\DATAMEMORY|Mux26~66_combout\))) # (!\DATAMEMORY|Mux26~74_combout\ & (\DATAMEMORY|memory[82][5]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux26~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[82][5]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux26~74_combout\,
	datad => \DATAMEMORY|Mux26~66_combout\,
	combout => \DATAMEMORY|Mux26~75_combout\);

\DATAMEMORY|Mux26~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~76_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[18][5]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[2][5]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & 
-- (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[18][5]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[2][5]~q\,
	combout => \DATAMEMORY|Mux26~76_combout\);

\DATAMEMORY|Mux26~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~77_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux26~76_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux26~76_combout\ & ((\DATAMEMORY|Mux26~28_combout\))) # 
-- (!\DATAMEMORY|Mux26~76_combout\ & (\DATAMEMORY|Mux26~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~26_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux26~76_combout\,
	datad => \DATAMEMORY|Mux26~28_combout\,
	combout => \DATAMEMORY|Mux26~77_combout\);

\DATAMEMORY|Mux26~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~78_combout\ = (\REXMEM|output_result\(6) & (\DATAMEMORY|Mux26~75_combout\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux26~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~75_combout\,
	datab => \DATAMEMORY|Mux26~77_combout\,
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|Mux26~78_combout\);

\RMEMWB|output_rdData[21]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \RMEMWB|output_rdData[21]~13_combout\ = (\REXMEM|output_result\(1) & ((\DATAMEMORY|Mux26~41_combout\))) # (!\REXMEM|output_result\(1) & (\DATAMEMORY|Mux26~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~78_combout\,
	datab => \DATAMEMORY|Mux26~41_combout\,
	datad => \REXMEM|output_result\(1),
	combout => \RMEMWB|output_rdData[21]~13_combout\);

\DATAMEMORY|Mux26~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~79_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[33][5]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux26~2_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[33][5]~q\,
	combout => \DATAMEMORY|Mux26~79_combout\);

\DATAMEMORY|Mux26~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~80_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux26~79_combout\ & ((\DATAMEMORY|Mux26~4_combout\))) # (!\DATAMEMORY|Mux26~79_combout\ & (\DATAMEMORY|memory[49][5]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux26~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[49][5]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux26~79_combout\,
	datad => \DATAMEMORY|Mux26~4_combout\,
	combout => \DATAMEMORY|Mux26~80_combout\);

\DATAMEMORY|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux10~0_combout\ = (\REXMEM|output_result\(1) & (((\REXMEM|output_result\(6))))) # (!\REXMEM|output_result\(1) & ((\REXMEM|output_result\(6) & (\DATAMEMORY|memory[97][5]~q\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux26~80_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datab => \DATAMEMORY|memory[97][5]~q\,
	datac => \REXMEM|output_result\(6),
	datad => \DATAMEMORY|Mux26~80_combout\,
	combout => \DATAMEMORY|Mux10~0_combout\);

\DATAMEMORY|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux10~1_combout\ = (\REXMEM|output_result\(1) & ((\DATAMEMORY|Mux10~0_combout\ & ((\DATAMEMORY|memory[99][5]~q\))) # (!\DATAMEMORY|Mux10~0_combout\ & (\DATAMEMORY|Mux26~11_combout\)))) # (!\REXMEM|output_result\(1) & 
-- (((\DATAMEMORY|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~11_combout\,
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|Mux10~0_combout\,
	datad => \DATAMEMORY|memory[99][5]~q\,
	combout => \DATAMEMORY|Mux10~1_combout\);

\RMEMWB|output_rdData[20]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \RMEMWB|output_rdData[20]~27_combout\ = (\REXMEM|output_result\(5) & (((\REXMEM|output_result\(6) & !\REXMEM|output_result\(1))) # (!\REXMEM|output_result\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(5),
	datab => \REXMEM|output_result\(6),
	datac => \REXMEM|output_result\(1),
	datad => \REXMEM|output_result\(0),
	combout => \RMEMWB|output_rdData[20]~27_combout\);

\DATAMEMORY|Mux26~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~81_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[65][5]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux26~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux26~52_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[65][5]~q\,
	combout => \DATAMEMORY|Mux26~81_combout\);

\DATAMEMORY|Mux26~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~82_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux26~81_combout\ & ((\DATAMEMORY|Mux26~54_combout\))) # (!\DATAMEMORY|Mux26~81_combout\ & (\DATAMEMORY|memory[81][5]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux26~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[81][5]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux26~81_combout\,
	datad => \DATAMEMORY|Mux26~54_combout\,
	combout => \DATAMEMORY|Mux26~82_combout\);

\DATAMEMORY|Mux26~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~83_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[17][5]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[1][5]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & 
-- (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[17][5]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[1][5]~q\,
	combout => \DATAMEMORY|Mux26~83_combout\);

\DATAMEMORY|Mux26~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~84_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux26~83_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux26~83_combout\ & ((\DATAMEMORY|Mux26~59_combout\))) # 
-- (!\DATAMEMORY|Mux26~83_combout\ & (\DATAMEMORY|Mux26~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~57_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux26~83_combout\,
	datad => \DATAMEMORY|Mux26~59_combout\,
	combout => \DATAMEMORY|Mux26~84_combout\);

\DATAMEMORY|Mux26~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~85_combout\ = (!\REXMEM|output_result\(1) & ((\REXMEM|output_result\(6) & (\DATAMEMORY|Mux26~82_combout\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux26~84_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~82_combout\,
	datab => \DATAMEMORY|Mux26~84_combout\,
	datac => \REXMEM|output_result\(6),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|Mux26~85_combout\);

\DATAMEMORY|Mux26~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux26~86_combout\ = (\DATAMEMORY|Mux26~85_combout\) # ((\REXMEM|output_result\(1) & \DATAMEMORY|Mux26~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~85_combout\,
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|Mux26~51_combout\,
	combout => \DATAMEMORY|Mux26~86_combout\);

\DATAMEMORY|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux10~2_combout\ = (\RMEMWB|output_rdData[20]~27_combout\ & (((\RMEMWB|output_rdData[0]~17_combout\)))) # (!\RMEMWB|output_rdData[20]~27_combout\ & ((\RMEMWB|output_rdData[0]~17_combout\ & (\DATAMEMORY|Mux18~1_combout\)) # 
-- (!\RMEMWB|output_rdData[0]~17_combout\ & ((\DATAMEMORY|Mux26~86_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[20]~27_combout\,
	datab => \DATAMEMORY|Mux18~1_combout\,
	datac => \RMEMWB|output_rdData[0]~17_combout\,
	datad => \DATAMEMORY|Mux26~86_combout\,
	combout => \DATAMEMORY|Mux10~2_combout\);

\DATAMEMORY|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux10~3_combout\ = (\RMEMWB|output_rdData[20]~27_combout\ & ((\DATAMEMORY|Mux10~2_combout\ & ((\DATAMEMORY|memory[98][5]~q\))) # (!\DATAMEMORY|Mux10~2_combout\ & (\DATAMEMORY|Mux10~1_combout\)))) # (!\RMEMWB|output_rdData[20]~27_combout\ & 
-- (((\DATAMEMORY|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux10~1_combout\,
	datab => \RMEMWB|output_rdData[20]~27_combout\,
	datac => \DATAMEMORY|Mux10~2_combout\,
	datad => \DATAMEMORY|memory[98][5]~q\,
	combout => \DATAMEMORY|Mux10~3_combout\);

\RMEMWB|output_rdData[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RMEMWB|output_rdData[21]~13_combout\,
	asdata => \DATAMEMORY|Mux10~3_combout\,
	sload => \RMEMWB|output_rdData[11]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_rdData\(21));

\MUXALU|Saida[21]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXALU|Saida[21]~16_combout\ = (\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(6))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_imed\(6),
	datab => \RIDEX|output_read2\(21),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \MUXALU|Saida[21]~16_combout\);

\regBd|reg1|reg|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[21]~21_combout\,
	ena => \regBd|Rin1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg1|reg|Q\(21));

\regBd|reg30|reg|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[21]~21_combout\,
	ena => \regBd|Rin1[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg30|reg|Q\(21));

\regBd|reg0|reg|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[21]~21_combout\,
	ena => \regBd|Rin1[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg0|reg|Q\(21));

\regBd|readData1[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[21]~42_combout\ = (\RIFIF|out_instr\(10) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(10) & ((\RIFIF|out_instr\(0) & (\regBd|reg30|reg|Q\(21))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(10),
	datab => \regBd|reg30|reg|Q\(21),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(21),
	combout => \regBd|readData1[21]~42_combout\);

\regBd|reg31|reg|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[21]~21_combout\,
	ena => \regBd|Rin1[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg31|reg|Q\(21));

\regBd|readData1[21]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[21]~43_combout\ = (\RIFIF|out_instr\(10) & ((\regBd|readData1[21]~42_combout\ & ((\regBd|reg31|reg|Q\(21)))) # (!\regBd|readData1[21]~42_combout\ & (\regBd|reg1|reg|Q\(21))))) # (!\RIFIF|out_instr\(10) & 
-- (((\regBd|readData1[21]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg1|reg|Q\(21),
	datab => \RIFIF|out_instr\(10),
	datac => \regBd|readData1[21]~42_combout\,
	datad => \regBd|reg31|reg|Q\(21),
	combout => \regBd|readData1[21]~43_combout\);

\RIDEX|output_read1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData1[21]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read1\(21));

\ALU|Add0~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~126_combout\ = (\ALU|Add0~26_combout\ & ((\MUXALU|Saida[21]~16_combout\) # ((\RIDEX|output_read1\(21))))) # (!\ALU|Add0~26_combout\ & (\MUXALU|Saida[21]~16_combout\ & (\RIDEX|output_read1\(21) & \ALU|Add0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~26_combout\,
	datab => \MUXALU|Saida[21]~16_combout\,
	datac => \RIDEX|output_read1\(21),
	datad => \ALU|Add0~27_combout\,
	combout => \ALU|Add0~126_combout\);

\ALU|Add0~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~127_combout\ = \ULACONTROL|Mux4~0_combout\ $ (((\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_imed\(6)))) # (!\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_read2\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(4),
	datab => \RIDEX|output_read2\(21),
	datac => \RIDEX|output_imed\(6),
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~127_combout\);

\ALU|Add0~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~122_combout\ = \ULACONTROL|Mux4~0_combout\ $ (((\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_imed\(6)))) # (!\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_read2\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(4),
	datab => \RIDEX|output_read2\(20),
	datac => \RIDEX|output_imed\(6),
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~122_combout\);

\regBd|reg1|reg|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[20]~20_combout\,
	ena => \regBd|Rin1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg1|reg|Q\(20));

\regBd|reg30|reg|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[20]~20_combout\,
	ena => \regBd|Rin1[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg30|reg|Q\(20));

\regBd|reg0|reg|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[20]~20_combout\,
	ena => \regBd|Rin1[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg0|reg|Q\(20));

\regBd|readData1[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[20]~40_combout\ = (\RIFIF|out_instr\(10) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(10) & ((\RIFIF|out_instr\(0) & (\regBd|reg30|reg|Q\(20))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(10),
	datab => \regBd|reg30|reg|Q\(20),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(20),
	combout => \regBd|readData1[20]~40_combout\);

\regBd|reg31|reg|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[20]~20_combout\,
	ena => \regBd|Rin1[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg31|reg|Q\(20));

\regBd|readData1[20]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[20]~41_combout\ = (\RIFIF|out_instr\(10) & ((\regBd|readData1[20]~40_combout\ & ((\regBd|reg31|reg|Q\(20)))) # (!\regBd|readData1[20]~40_combout\ & (\regBd|reg1|reg|Q\(20))))) # (!\RIFIF|out_instr\(10) & 
-- (((\regBd|readData1[20]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg1|reg|Q\(20),
	datab => \RIFIF|out_instr\(10),
	datac => \regBd|readData1[20]~40_combout\,
	datad => \regBd|reg31|reg|Q\(20),
	combout => \regBd|readData1[20]~41_combout\);

\RIDEX|output_read1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData1[20]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read1\(20));

\ALU|Add0~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~117_combout\ = \ULACONTROL|Mux4~0_combout\ $ (((\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_imed\(6)))) # (!\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_read2\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(4),
	datab => \RIDEX|output_read2\(19),
	datac => \RIDEX|output_imed\(6),
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~117_combout\);

\regBd|reg1|reg|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[19]~19_combout\,
	ena => \regBd|Rin1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg1|reg|Q\(19));

\regBd|reg30|reg|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[19]~19_combout\,
	ena => \regBd|Rin1[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg30|reg|Q\(19));

\regBd|reg0|reg|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[19]~19_combout\,
	ena => \regBd|Rin1[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg0|reg|Q\(19));

\regBd|readData1[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[19]~38_combout\ = (\RIFIF|out_instr\(10) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(10) & ((\RIFIF|out_instr\(0) & (\regBd|reg30|reg|Q\(19))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(10),
	datab => \regBd|reg30|reg|Q\(19),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(19),
	combout => \regBd|readData1[19]~38_combout\);

\regBd|reg31|reg|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[19]~19_combout\,
	ena => \regBd|Rin1[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg31|reg|Q\(19));

\regBd|readData1[19]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[19]~39_combout\ = (\RIFIF|out_instr\(10) & ((\regBd|readData1[19]~38_combout\ & ((\regBd|reg31|reg|Q\(19)))) # (!\regBd|readData1[19]~38_combout\ & (\regBd|reg1|reg|Q\(19))))) # (!\RIFIF|out_instr\(10) & 
-- (((\regBd|readData1[19]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg1|reg|Q\(19),
	datab => \RIFIF|out_instr\(10),
	datac => \regBd|readData1[19]~38_combout\,
	datad => \regBd|reg31|reg|Q\(19),
	combout => \regBd|readData1[19]~39_combout\);

\RIDEX|output_read1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData1[19]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read1\(19));

\ALU|Add0~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~112_combout\ = \ULACONTROL|Mux4~0_combout\ $ (((\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_imed\(6)))) # (!\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_read2\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(4),
	datab => \RIDEX|output_read2\(18),
	datac => \RIDEX|output_imed\(6),
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~112_combout\);

\regBd|reg1|reg|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[18]~18_combout\,
	ena => \regBd|Rin1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg1|reg|Q\(18));

\regBd|reg30|reg|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[18]~18_combout\,
	ena => \regBd|Rin1[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg30|reg|Q\(18));

\regBd|reg0|reg|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[18]~18_combout\,
	ena => \regBd|Rin1[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg0|reg|Q\(18));

\regBd|readData1[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[18]~36_combout\ = (\RIFIF|out_instr\(10) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(10) & ((\RIFIF|out_instr\(0) & (\regBd|reg30|reg|Q\(18))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(10),
	datab => \regBd|reg30|reg|Q\(18),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(18),
	combout => \regBd|readData1[18]~36_combout\);

\regBd|reg31|reg|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[18]~18_combout\,
	ena => \regBd|Rin1[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg31|reg|Q\(18));

\regBd|readData1[18]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[18]~37_combout\ = (\RIFIF|out_instr\(10) & ((\regBd|readData1[18]~36_combout\ & ((\regBd|reg31|reg|Q\(18)))) # (!\regBd|readData1[18]~36_combout\ & (\regBd|reg1|reg|Q\(18))))) # (!\RIFIF|out_instr\(10) & 
-- (((\regBd|readData1[18]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg1|reg|Q\(18),
	datab => \RIFIF|out_instr\(10),
	datac => \regBd|readData1[18]~36_combout\,
	datad => \regBd|reg31|reg|Q\(18),
	combout => \regBd|readData1[18]~37_combout\);

\RIDEX|output_read1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData1[18]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read1\(18));

\ALU|Add0~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~107_combout\ = \ULACONTROL|Mux4~0_combout\ $ (((\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_imed\(6)))) # (!\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_read2\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(4),
	datab => \RIDEX|output_read2\(17),
	datac => \RIDEX|output_imed\(6),
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~107_combout\);

\regBd|reg1|reg|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[17]~17_combout\,
	ena => \regBd|Rin1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg1|reg|Q\(17));

\regBd|reg30|reg|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[17]~17_combout\,
	ena => \regBd|Rin1[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg30|reg|Q\(17));

\regBd|reg0|reg|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[17]~17_combout\,
	ena => \regBd|Rin1[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg0|reg|Q\(17));

\regBd|readData1[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[17]~34_combout\ = (\RIFIF|out_instr\(10) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(10) & ((\RIFIF|out_instr\(0) & (\regBd|reg30|reg|Q\(17))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(10),
	datab => \regBd|reg30|reg|Q\(17),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(17),
	combout => \regBd|readData1[17]~34_combout\);

\regBd|reg31|reg|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[17]~17_combout\,
	ena => \regBd|Rin1[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg31|reg|Q\(17));

\regBd|readData1[17]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[17]~35_combout\ = (\RIFIF|out_instr\(10) & ((\regBd|readData1[17]~34_combout\ & ((\regBd|reg31|reg|Q\(17)))) # (!\regBd|readData1[17]~34_combout\ & (\regBd|reg1|reg|Q\(17))))) # (!\RIFIF|out_instr\(10) & 
-- (((\regBd|readData1[17]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg1|reg|Q\(17),
	datab => \RIFIF|out_instr\(10),
	datac => \regBd|readData1[17]~34_combout\,
	datad => \regBd|reg31|reg|Q\(17),
	combout => \regBd|readData1[17]~35_combout\);

\RIDEX|output_read1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData1[17]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read1\(17));

\ALU|Add0~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~102_combout\ = \ULACONTROL|Mux4~0_combout\ $ (((\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_imed\(6)))) # (!\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_read2\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(4),
	datab => \RIDEX|output_read2\(16),
	datac => \RIDEX|output_imed\(6),
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~102_combout\);

\regBd|reg1|reg|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[16]~16_combout\,
	ena => \regBd|Rin1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg1|reg|Q\(16));

\regBd|reg30|reg|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[16]~16_combout\,
	ena => \regBd|Rin1[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg30|reg|Q\(16));

\regBd|reg0|reg|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[16]~16_combout\,
	ena => \regBd|Rin1[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg0|reg|Q\(16));

\regBd|readData1[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[16]~32_combout\ = (\RIFIF|out_instr\(10) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(10) & ((\RIFIF|out_instr\(0) & (\regBd|reg30|reg|Q\(16))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(10),
	datab => \regBd|reg30|reg|Q\(16),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(16),
	combout => \regBd|readData1[16]~32_combout\);

\regBd|reg31|reg|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[16]~16_combout\,
	ena => \regBd|Rin1[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg31|reg|Q\(16));

\regBd|readData1[16]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[16]~33_combout\ = (\RIFIF|out_instr\(10) & ((\regBd|readData1[16]~32_combout\ & ((\regBd|reg31|reg|Q\(16)))) # (!\regBd|readData1[16]~32_combout\ & (\regBd|reg1|reg|Q\(16))))) # (!\RIFIF|out_instr\(10) & 
-- (((\regBd|readData1[16]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg1|reg|Q\(16),
	datab => \RIFIF|out_instr\(10),
	datac => \regBd|readData1[16]~32_combout\,
	datad => \regBd|reg31|reg|Q\(16),
	combout => \regBd|readData1[16]~33_combout\);

\RIDEX|output_read1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData1[16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read1\(16));

\ALU|Add0~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~95_combout\ = \ULACONTROL|Mux4~0_combout\ $ (((\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_imed\(6)))) # (!\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_read2\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(4),
	datab => \RIDEX|output_read2\(15),
	datac => \RIDEX|output_imed\(6),
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~95_combout\);

\regBd|reg1|reg|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[15]~15_combout\,
	ena => \regBd|Rin1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg1|reg|Q\(15));

\regBd|reg30|reg|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[15]~15_combout\,
	ena => \regBd|Rin1[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg30|reg|Q\(15));

\regBd|reg0|reg|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[15]~15_combout\,
	ena => \regBd|Rin1[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg0|reg|Q\(15));

\regBd|readData1[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[15]~30_combout\ = (\RIFIF|out_instr\(10) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(10) & ((\RIFIF|out_instr\(0) & (\regBd|reg30|reg|Q\(15))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(10),
	datab => \regBd|reg30|reg|Q\(15),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(15),
	combout => \regBd|readData1[15]~30_combout\);

\regBd|reg31|reg|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[15]~15_combout\,
	ena => \regBd|Rin1[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg31|reg|Q\(15));

\regBd|readData1[15]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[15]~31_combout\ = (\RIFIF|out_instr\(10) & ((\regBd|readData1[15]~30_combout\ & ((\regBd|reg31|reg|Q\(15)))) # (!\regBd|readData1[15]~30_combout\ & (\regBd|reg1|reg|Q\(15))))) # (!\RIFIF|out_instr\(10) & 
-- (((\regBd|readData1[15]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg1|reg|Q\(15),
	datab => \RIFIF|out_instr\(10),
	datac => \regBd|readData1[15]~30_combout\,
	datad => \regBd|reg31|reg|Q\(15),
	combout => \regBd|readData1[15]~31_combout\);

\RIDEX|output_read1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData1[15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read1\(15));

\ALU|Add0~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~89_combout\ = \ULACONTROL|Mux4~0_combout\ $ (((\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_imed\(6)))) # (!\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_read2\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(4),
	datab => \RIDEX|output_read2\(14),
	datac => \RIDEX|output_imed\(6),
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~89_combout\);

\regBd|reg1|reg|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[14]~14_combout\,
	ena => \regBd|Rin1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg1|reg|Q\(14));

\regBd|reg30|reg|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[14]~14_combout\,
	ena => \regBd|Rin1[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg30|reg|Q\(14));

\regBd|reg0|reg|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[14]~14_combout\,
	ena => \regBd|Rin1[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg0|reg|Q\(14));

\regBd|readData1[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[14]~28_combout\ = (\RIFIF|out_instr\(10) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(10) & ((\RIFIF|out_instr\(0) & (\regBd|reg30|reg|Q\(14))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(10),
	datab => \regBd|reg30|reg|Q\(14),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(14),
	combout => \regBd|readData1[14]~28_combout\);

\regBd|reg31|reg|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[14]~14_combout\,
	ena => \regBd|Rin1[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg31|reg|Q\(14));

\regBd|readData1[14]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[14]~29_combout\ = (\RIFIF|out_instr\(10) & ((\regBd|readData1[14]~28_combout\ & ((\regBd|reg31|reg|Q\(14)))) # (!\regBd|readData1[14]~28_combout\ & (\regBd|reg1|reg|Q\(14))))) # (!\RIFIF|out_instr\(10) & 
-- (((\regBd|readData1[14]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg1|reg|Q\(14),
	datab => \RIFIF|out_instr\(10),
	datac => \regBd|readData1[14]~28_combout\,
	datad => \regBd|reg31|reg|Q\(14),
	combout => \regBd|readData1[14]~29_combout\);

\RIDEX|output_read1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData1[14]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read1\(14));

\ALU|Add0~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~90_combout\ = (\ALU|Add0~89_combout\ & ((\RIDEX|output_read1\(14) & (\ALU|Add0~86\ & VCC)) # (!\RIDEX|output_read1\(14) & (!\ALU|Add0~86\)))) # (!\ALU|Add0~89_combout\ & ((\RIDEX|output_read1\(14) & (!\ALU|Add0~86\)) # (!\RIDEX|output_read1\(14) 
-- & ((\ALU|Add0~86\) # (GND)))))
-- \ALU|Add0~91\ = CARRY((\ALU|Add0~89_combout\ & (!\RIDEX|output_read1\(14) & !\ALU|Add0~86\)) # (!\ALU|Add0~89_combout\ & ((!\ALU|Add0~86\) # (!\RIDEX|output_read1\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~89_combout\,
	datab => \RIDEX|output_read1\(14),
	datad => VCC,
	cin => \ALU|Add0~86\,
	combout => \ALU|Add0~90_combout\,
	cout => \ALU|Add0~91\);

\ALU|Add0~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~96_combout\ = ((\ALU|Add0~95_combout\ $ (\RIDEX|output_read1\(15) $ (!\ALU|Add0~91\)))) # (GND)
-- \ALU|Add0~97\ = CARRY((\ALU|Add0~95_combout\ & ((\RIDEX|output_read1\(15)) # (!\ALU|Add0~91\))) # (!\ALU|Add0~95_combout\ & (\RIDEX|output_read1\(15) & !\ALU|Add0~91\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~95_combout\,
	datab => \RIDEX|output_read1\(15),
	datad => VCC,
	cin => \ALU|Add0~91\,
	combout => \ALU|Add0~96_combout\,
	cout => \ALU|Add0~97\);

\ALU|Add0~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~103_combout\ = (\ALU|Add0~102_combout\ & ((\RIDEX|output_read1\(16) & (\ALU|Add0~97\ & VCC)) # (!\RIDEX|output_read1\(16) & (!\ALU|Add0~97\)))) # (!\ALU|Add0~102_combout\ & ((\RIDEX|output_read1\(16) & (!\ALU|Add0~97\)) # 
-- (!\RIDEX|output_read1\(16) & ((\ALU|Add0~97\) # (GND)))))
-- \ALU|Add0~104\ = CARRY((\ALU|Add0~102_combout\ & (!\RIDEX|output_read1\(16) & !\ALU|Add0~97\)) # (!\ALU|Add0~102_combout\ & ((!\ALU|Add0~97\) # (!\RIDEX|output_read1\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~102_combout\,
	datab => \RIDEX|output_read1\(16),
	datad => VCC,
	cin => \ALU|Add0~97\,
	combout => \ALU|Add0~103_combout\,
	cout => \ALU|Add0~104\);

\ALU|Add0~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~108_combout\ = ((\ALU|Add0~107_combout\ $ (\RIDEX|output_read1\(17) $ (!\ALU|Add0~104\)))) # (GND)
-- \ALU|Add0~109\ = CARRY((\ALU|Add0~107_combout\ & ((\RIDEX|output_read1\(17)) # (!\ALU|Add0~104\))) # (!\ALU|Add0~107_combout\ & (\RIDEX|output_read1\(17) & !\ALU|Add0~104\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~107_combout\,
	datab => \RIDEX|output_read1\(17),
	datad => VCC,
	cin => \ALU|Add0~104\,
	combout => \ALU|Add0~108_combout\,
	cout => \ALU|Add0~109\);

\ALU|Add0~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~113_combout\ = (\ALU|Add0~112_combout\ & ((\RIDEX|output_read1\(18) & (\ALU|Add0~109\ & VCC)) # (!\RIDEX|output_read1\(18) & (!\ALU|Add0~109\)))) # (!\ALU|Add0~112_combout\ & ((\RIDEX|output_read1\(18) & (!\ALU|Add0~109\)) # 
-- (!\RIDEX|output_read1\(18) & ((\ALU|Add0~109\) # (GND)))))
-- \ALU|Add0~114\ = CARRY((\ALU|Add0~112_combout\ & (!\RIDEX|output_read1\(18) & !\ALU|Add0~109\)) # (!\ALU|Add0~112_combout\ & ((!\ALU|Add0~109\) # (!\RIDEX|output_read1\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~112_combout\,
	datab => \RIDEX|output_read1\(18),
	datad => VCC,
	cin => \ALU|Add0~109\,
	combout => \ALU|Add0~113_combout\,
	cout => \ALU|Add0~114\);

\ALU|Add0~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~118_combout\ = ((\ALU|Add0~117_combout\ $ (\RIDEX|output_read1\(19) $ (!\ALU|Add0~114\)))) # (GND)
-- \ALU|Add0~119\ = CARRY((\ALU|Add0~117_combout\ & ((\RIDEX|output_read1\(19)) # (!\ALU|Add0~114\))) # (!\ALU|Add0~117_combout\ & (\RIDEX|output_read1\(19) & !\ALU|Add0~114\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~117_combout\,
	datab => \RIDEX|output_read1\(19),
	datad => VCC,
	cin => \ALU|Add0~114\,
	combout => \ALU|Add0~118_combout\,
	cout => \ALU|Add0~119\);

\ALU|Add0~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~123_combout\ = (\ALU|Add0~122_combout\ & ((\RIDEX|output_read1\(20) & (\ALU|Add0~119\ & VCC)) # (!\RIDEX|output_read1\(20) & (!\ALU|Add0~119\)))) # (!\ALU|Add0~122_combout\ & ((\RIDEX|output_read1\(20) & (!\ALU|Add0~119\)) # 
-- (!\RIDEX|output_read1\(20) & ((\ALU|Add0~119\) # (GND)))))
-- \ALU|Add0~124\ = CARRY((\ALU|Add0~122_combout\ & (!\RIDEX|output_read1\(20) & !\ALU|Add0~119\)) # (!\ALU|Add0~122_combout\ & ((!\ALU|Add0~119\) # (!\RIDEX|output_read1\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~122_combout\,
	datab => \RIDEX|output_read1\(20),
	datad => VCC,
	cin => \ALU|Add0~119\,
	combout => \ALU|Add0~123_combout\,
	cout => \ALU|Add0~124\);

\ALU|Add0~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~128_combout\ = ((\ALU|Add0~127_combout\ $ (\RIDEX|output_read1\(21) $ (!\ALU|Add0~124\)))) # (GND)
-- \ALU|Add0~129\ = CARRY((\ALU|Add0~127_combout\ & ((\RIDEX|output_read1\(21)) # (!\ALU|Add0~124\))) # (!\ALU|Add0~127_combout\ & (\RIDEX|output_read1\(21) & !\ALU|Add0~124\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~127_combout\,
	datab => \RIDEX|output_read1\(21),
	datad => VCC,
	cin => \ALU|Add0~124\,
	combout => \ALU|Add0~128_combout\,
	cout => \ALU|Add0~129\);

\ALU|Add0~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~130_combout\ = (\ALU|Mux28~1_combout\ & ((\ALU|Add0~126_combout\) # ((\ALU|Add0~29_combout\ & \ALU|Add0~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux28~1_combout\,
	datab => \ALU|Add0~126_combout\,
	datac => \ALU|Add0~29_combout\,
	datad => \ALU|Add0~128_combout\,
	combout => \ALU|Add0~130_combout\);

\REXMEM|output_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ALU|Add0~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_result\(21));

\RMEMWB|output_addr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_result\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_addr\(21));

\MUXWB|Saida[21]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXWB|Saida[21]~21_combout\ = (\RMEMWB|output_WB\(0) & (\RMEMWB|output_rdData\(21))) # (!\RMEMWB|output_WB\(0) & ((\RMEMWB|output_addr\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData\(21),
	datab => \RMEMWB|output_addr\(21),
	datad => \RMEMWB|output_WB\(0),
	combout => \MUXWB|Saida[21]~21_combout\);

\regBd|reg9|reg|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[21]~21_combout\,
	ena => \regBd|Rin1[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg9|reg|Q\(21));

\regBd|reg23|reg|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[21]~21_combout\,
	ena => \regBd|Rin1[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg23|reg|Q\(21));

\regBd|readData2[21]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[21]~105_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg23|reg|Q\(21))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg1|reg|Q\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg23|reg|Q\(21),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg1|reg|Q\(21),
	combout => \regBd|readData2[21]~105_combout\);

\regBd|readData2[21]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[21]~106_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[21]~105_combout\ & ((\regBd|reg31|reg|Q\(21)))) # (!\regBd|readData2[21]~105_combout\ & (\regBd|reg9|reg|Q\(21))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[21]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg9|reg|Q\(21),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[21]~105_combout\,
	datad => \regBd|reg31|reg|Q\(21),
	combout => \regBd|readData2[21]~106_combout\);

\regBd|reg8|reg|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[21]~21_combout\,
	ena => \regBd|Rin1[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg8|reg|Q\(21));

\regBd|reg22|reg|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[21]~21_combout\,
	ena => \regBd|Rin1[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg22|reg|Q\(21));

\regBd|readData2[21]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[21]~107_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg22|reg|Q\(21))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg22|reg|Q\(21),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(21),
	combout => \regBd|readData2[21]~107_combout\);

\regBd|readData2[21]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[21]~108_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[21]~107_combout\ & ((\regBd|reg30|reg|Q\(21)))) # (!\regBd|readData2[21]~107_combout\ & (\regBd|reg8|reg|Q\(21))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[21]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg8|reg|Q\(21),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[21]~107_combout\,
	datad => \regBd|reg30|reg|Q\(21),
	combout => \regBd|readData2[21]~108_combout\);

\regBd|readData2[21]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[21]~109_combout\ = (\RIFIF|out_instr\(15) & (\regBd|readData2[21]~106_combout\)) # (!\RIFIF|out_instr\(15) & ((\regBd|readData2[21]~108_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|readData2[21]~106_combout\,
	datab => \regBd|readData2[21]~108_combout\,
	datad => \RIFIF|out_instr\(15),
	combout => \regBd|readData2[21]~109_combout\);

\RIDEX|output_read2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData2[21]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read2\(21));

\REXMEM|output_wrData[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_read2\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_wrData\(21));

\DATAMEMORY|memory~1567\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1567_combout\ = (\DATAMEMORY|memory[98][7]~525_combout\ & (((\DATAMEMORY|memory[96][7]~292_combout\)))) # (!\DATAMEMORY|memory[98][7]~525_combout\ & ((\DATAMEMORY|memory[96][7]~292_combout\ & (\REXMEM|output_wrData\(13))) # 
-- (!\DATAMEMORY|memory[96][7]~292_combout\ & ((\REXMEM|output_wrData\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[98][7]~525_combout\,
	datab => \REXMEM|output_wrData\(13),
	datac => \DATAMEMORY|memory[96][7]~292_combout\,
	datad => \REXMEM|output_wrData\(29),
	combout => \DATAMEMORY|memory~1567_combout\);

\DATAMEMORY|memory~1568\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1568_combout\ = (\DATAMEMORY|memory[98][7]~525_combout\ & ((\DATAMEMORY|memory~1567_combout\ & ((\REXMEM|output_wrData\(5)))) # (!\DATAMEMORY|memory~1567_combout\ & (\REXMEM|output_wrData\(21))))) # 
-- (!\DATAMEMORY|memory[98][7]~525_combout\ & (((\DATAMEMORY|memory~1567_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(21),
	datab => \DATAMEMORY|memory[98][7]~525_combout\,
	datac => \DATAMEMORY|memory~1567_combout\,
	datad => \REXMEM|output_wrData\(5),
	combout => \DATAMEMORY|memory~1568_combout\);

\DATAMEMORY|memory[98][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1568_combout\,
	ena => \DATAMEMORY|memory[98][0]~528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[98][5]~q\);

\DATAMEMORY|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux2~0_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[80][5]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[64][5]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & 
-- (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[80][5]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[64][5]~q\,
	combout => \DATAMEMORY|Mux2~0_combout\);

\DATAMEMORY|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux2~1_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux2~0_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux2~0_combout\ & ((\DATAMEMORY|Mux26~33_combout\))) # (!\DATAMEMORY|Mux2~0_combout\ & 
-- (\DATAMEMORY|Mux26~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~31_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux2~0_combout\,
	datad => \DATAMEMORY|Mux26~33_combout\,
	combout => \DATAMEMORY|Mux2~1_combout\);

\DATAMEMORY|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux2~2_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[0][5]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux26~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux26~36_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[0][5]~q\,
	combout => \DATAMEMORY|Mux2~2_combout\);

\DATAMEMORY|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux2~3_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux2~2_combout\ & ((\DATAMEMORY|Mux26~38_combout\))) # (!\DATAMEMORY|Mux2~2_combout\ & (\DATAMEMORY|memory[16][5]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[16][5]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux2~2_combout\,
	datad => \DATAMEMORY|Mux26~38_combout\,
	combout => \DATAMEMORY|Mux2~3_combout\);

\DATAMEMORY|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux2~4_combout\ = (\RMEMWB|output_rdData[28]~30_combout\ & (((!\RMEMWB|output_rdData[28]~29_combout\)))) # (!\RMEMWB|output_rdData[28]~30_combout\ & ((\RMEMWB|output_rdData[28]~29_combout\ & ((\DATAMEMORY|Mux2~3_combout\))) # 
-- (!\RMEMWB|output_rdData[28]~29_combout\ & (\DATAMEMORY|Mux26~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[28]~30_combout\,
	datab => \DATAMEMORY|Mux26~78_combout\,
	datac => \RMEMWB|output_rdData[28]~29_combout\,
	datad => \DATAMEMORY|Mux2~3_combout\,
	combout => \DATAMEMORY|Mux2~4_combout\);

\DATAMEMORY|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux2~5_combout\ = (\RMEMWB|output_rdData[28]~30_combout\ & ((\DATAMEMORY|Mux2~4_combout\ & ((\DATAMEMORY|Mux26~86_combout\))) # (!\DATAMEMORY|Mux2~4_combout\ & (\DATAMEMORY|Mux2~1_combout\)))) # (!\RMEMWB|output_rdData[28]~30_combout\ & 
-- (((\DATAMEMORY|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux2~1_combout\,
	datab => \RMEMWB|output_rdData[28]~30_combout\,
	datac => \DATAMEMORY|Mux2~4_combout\,
	datad => \DATAMEMORY|Mux26~86_combout\,
	combout => \DATAMEMORY|Mux2~5_combout\);

\DATAMEMORY|Mux2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux2~6_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[32][5]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux26~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux26~19_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[32][5]~q\,
	combout => \DATAMEMORY|Mux2~6_combout\);

\DATAMEMORY|Mux2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux2~7_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux2~6_combout\ & ((\DATAMEMORY|Mux26~21_combout\))) # (!\DATAMEMORY|Mux2~6_combout\ & (\DATAMEMORY|memory[48][5]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[48][5]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux2~6_combout\,
	datad => \DATAMEMORY|Mux26~21_combout\,
	combout => \DATAMEMORY|Mux2~7_combout\);

\DATAMEMORY|Mux2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux2~8_combout\ = (\RMEMWB|output_rdData[0]~19_combout\ & (((\RMEMWB|output_rdData[0]~18_combout\)))) # (!\RMEMWB|output_rdData[0]~19_combout\ & ((\RMEMWB|output_rdData[0]~18_combout\ & (\DATAMEMORY|Mux26~73_combout\)) # 
-- (!\RMEMWB|output_rdData[0]~18_combout\ & ((\DATAMEMORY|Mux2~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[0]~19_combout\,
	datab => \DATAMEMORY|Mux26~73_combout\,
	datac => \RMEMWB|output_rdData[0]~18_combout\,
	datad => \DATAMEMORY|Mux2~7_combout\,
	combout => \DATAMEMORY|Mux2~8_combout\);

\DATAMEMORY|Mux2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux2~9_combout\ = (\RMEMWB|output_rdData[0]~19_combout\ & ((\DATAMEMORY|Mux2~8_combout\ & ((\DATAMEMORY|memory[100][5]~q\))) # (!\DATAMEMORY|Mux2~8_combout\ & (\DATAMEMORY|memory[96][5]~q\)))) # (!\RMEMWB|output_rdData[0]~19_combout\ & 
-- (((\DATAMEMORY|Mux2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[96][5]~q\,
	datab => \RMEMWB|output_rdData[0]~19_combout\,
	datac => \DATAMEMORY|Mux2~8_combout\,
	datad => \DATAMEMORY|memory[100][5]~q\,
	combout => \DATAMEMORY|Mux2~9_combout\);

\DATAMEMORY|Mux2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux2~10_combout\ = (\RMEMWB|output_rdData[28]~28_combout\ & (((\RMEMWB|output_rdData[11]~23_combout\)))) # (!\RMEMWB|output_rdData[28]~28_combout\ & ((\RMEMWB|output_rdData[11]~23_combout\ & (\DATAMEMORY|Mux2~5_combout\)) # 
-- (!\RMEMWB|output_rdData[11]~23_combout\ & ((\DATAMEMORY|Mux2~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[28]~28_combout\,
	datab => \DATAMEMORY|Mux2~5_combout\,
	datac => \RMEMWB|output_rdData[11]~23_combout\,
	datad => \DATAMEMORY|Mux2~9_combout\,
	combout => \DATAMEMORY|Mux2~10_combout\);

\DATAMEMORY|Mux2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux2~11_combout\ = (\RMEMWB|output_rdData[28]~28_combout\ & ((\DATAMEMORY|Mux2~10_combout\ & ((\DATAMEMORY|Mux10~1_combout\))) # (!\DATAMEMORY|Mux2~10_combout\ & (\DATAMEMORY|memory[98][5]~q\)))) # (!\RMEMWB|output_rdData[28]~28_combout\ & 
-- (((\DATAMEMORY|Mux2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[98][5]~q\,
	datab => \RMEMWB|output_rdData[28]~28_combout\,
	datac => \DATAMEMORY|Mux2~10_combout\,
	datad => \DATAMEMORY|Mux10~1_combout\,
	combout => \DATAMEMORY|Mux2~11_combout\);

\RMEMWB|output_rdData[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \DATAMEMORY|Mux2~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_rdData\(29));

\MUXALU|Saida[29]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXALU|Saida[29]~24_combout\ = (\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(6))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_imed\(6),
	datab => \RIDEX|output_read2\(29),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \MUXALU|Saida[29]~24_combout\);

\regBd|reg1|reg|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[29]~29_combout\,
	ena => \regBd|Rin1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg1|reg|Q\(29));

\regBd|reg30|reg|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[29]~29_combout\,
	ena => \regBd|Rin1[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg30|reg|Q\(29));

\regBd|reg0|reg|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[29]~29_combout\,
	ena => \regBd|Rin1[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg0|reg|Q\(29));

\regBd|readData1[29]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[29]~58_combout\ = (\RIFIF|out_instr\(10) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(10) & ((\RIFIF|out_instr\(0) & (\regBd|reg30|reg|Q\(29))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(10),
	datab => \regBd|reg30|reg|Q\(29),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(29),
	combout => \regBd|readData1[29]~58_combout\);

\regBd|reg31|reg|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[29]~29_combout\,
	ena => \regBd|Rin1[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg31|reg|Q\(29));

\regBd|readData1[29]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[29]~59_combout\ = (\RIFIF|out_instr\(10) & ((\regBd|readData1[29]~58_combout\ & ((\regBd|reg31|reg|Q\(29)))) # (!\regBd|readData1[29]~58_combout\ & (\regBd|reg1|reg|Q\(29))))) # (!\RIFIF|out_instr\(10) & 
-- (((\regBd|readData1[29]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg1|reg|Q\(29),
	datab => \RIFIF|out_instr\(10),
	datac => \regBd|readData1[29]~58_combout\,
	datad => \regBd|reg31|reg|Q\(29),
	combout => \regBd|readData1[29]~59_combout\);

\RIDEX|output_read1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData1[29]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read1\(29));

\ALU|Add0~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~166_combout\ = (\ALU|Add0~26_combout\ & ((\MUXALU|Saida[29]~24_combout\) # ((\RIDEX|output_read1\(29))))) # (!\ALU|Add0~26_combout\ & (\MUXALU|Saida[29]~24_combout\ & (\RIDEX|output_read1\(29) & \ALU|Add0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~26_combout\,
	datab => \MUXALU|Saida[29]~24_combout\,
	datac => \RIDEX|output_read1\(29),
	datad => \ALU|Add0~27_combout\,
	combout => \ALU|Add0~166_combout\);

\ALU|Add0~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~162_combout\ = \ULACONTROL|Mux4~0_combout\ $ (((\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_imed\(6)))) # (!\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_read2\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(4),
	datab => \RIDEX|output_read2\(28),
	datac => \RIDEX|output_imed\(6),
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~162_combout\);

\regBd|reg1|reg|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[28]~28_combout\,
	ena => \regBd|Rin1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg1|reg|Q\(28));

\regBd|reg30|reg|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[28]~28_combout\,
	ena => \regBd|Rin1[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg30|reg|Q\(28));

\regBd|reg0|reg|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[28]~28_combout\,
	ena => \regBd|Rin1[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg0|reg|Q\(28));

\regBd|readData1[28]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[28]~56_combout\ = (\RIFIF|out_instr\(10) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(10) & ((\RIFIF|out_instr\(0) & (\regBd|reg30|reg|Q\(28))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(10),
	datab => \regBd|reg30|reg|Q\(28),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(28),
	combout => \regBd|readData1[28]~56_combout\);

\regBd|reg31|reg|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[28]~28_combout\,
	ena => \regBd|Rin1[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg31|reg|Q\(28));

\regBd|readData1[28]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[28]~57_combout\ = (\RIFIF|out_instr\(10) & ((\regBd|readData1[28]~56_combout\ & ((\regBd|reg31|reg|Q\(28)))) # (!\regBd|readData1[28]~56_combout\ & (\regBd|reg1|reg|Q\(28))))) # (!\RIFIF|out_instr\(10) & 
-- (((\regBd|readData1[28]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg1|reg|Q\(28),
	datab => \RIFIF|out_instr\(10),
	datac => \regBd|readData1[28]~56_combout\,
	datad => \regBd|reg31|reg|Q\(28),
	combout => \regBd|readData1[28]~57_combout\);

\RIDEX|output_read1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData1[28]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read1\(28));

\ALU|Add0~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~163_combout\ = (\ALU|Add0~162_combout\ & ((\RIDEX|output_read1\(28) & (\ALU|Add0~159\ & VCC)) # (!\RIDEX|output_read1\(28) & (!\ALU|Add0~159\)))) # (!\ALU|Add0~162_combout\ & ((\RIDEX|output_read1\(28) & (!\ALU|Add0~159\)) # 
-- (!\RIDEX|output_read1\(28) & ((\ALU|Add0~159\) # (GND)))))
-- \ALU|Add0~164\ = CARRY((\ALU|Add0~162_combout\ & (!\RIDEX|output_read1\(28) & !\ALU|Add0~159\)) # (!\ALU|Add0~162_combout\ & ((!\ALU|Add0~159\) # (!\RIDEX|output_read1\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~162_combout\,
	datab => \RIDEX|output_read1\(28),
	datad => VCC,
	cin => \ALU|Add0~159\,
	combout => \ALU|Add0~163_combout\,
	cout => \ALU|Add0~164\);

\ALU|Add0~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~168_combout\ = ((\ALU|Add0~167_combout\ $ (\RIDEX|output_read1\(29) $ (!\ALU|Add0~164\)))) # (GND)
-- \ALU|Add0~169\ = CARRY((\ALU|Add0~167_combout\ & ((\RIDEX|output_read1\(29)) # (!\ALU|Add0~164\))) # (!\ALU|Add0~167_combout\ & (\RIDEX|output_read1\(29) & !\ALU|Add0~164\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~167_combout\,
	datab => \RIDEX|output_read1\(29),
	datad => VCC,
	cin => \ALU|Add0~164\,
	combout => \ALU|Add0~168_combout\,
	cout => \ALU|Add0~169\);

\ALU|Add0~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~170_combout\ = (\ALU|Mux28~1_combout\ & ((\ALU|Add0~166_combout\) # ((\ALU|Add0~29_combout\ & \ALU|Add0~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux28~1_combout\,
	datab => \ALU|Add0~166_combout\,
	datac => \ALU|Add0~29_combout\,
	datad => \ALU|Add0~168_combout\,
	combout => \ALU|Add0~170_combout\);

\REXMEM|output_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ALU|Add0~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_result\(29));

\RMEMWB|output_addr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_result\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_addr\(29));

\MUXWB|Saida[29]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXWB|Saida[29]~29_combout\ = (\RMEMWB|output_WB\(0) & (\RMEMWB|output_rdData\(29))) # (!\RMEMWB|output_WB\(0) & ((\RMEMWB|output_addr\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData\(29),
	datab => \RMEMWB|output_addr\(29),
	datad => \RMEMWB|output_WB\(0),
	combout => \MUXWB|Saida[29]~29_combout\);

\regBd|reg9|reg|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[29]~29_combout\,
	ena => \regBd|Rin1[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg9|reg|Q\(29));

\regBd|reg23|reg|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[29]~29_combout\,
	ena => \regBd|Rin1[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg23|reg|Q\(29));

\regBd|readData2[29]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[29]~145_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg23|reg|Q\(29))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg1|reg|Q\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg23|reg|Q\(29),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg1|reg|Q\(29),
	combout => \regBd|readData2[29]~145_combout\);

\regBd|readData2[29]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[29]~146_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[29]~145_combout\ & ((\regBd|reg31|reg|Q\(29)))) # (!\regBd|readData2[29]~145_combout\ & (\regBd|reg9|reg|Q\(29))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[29]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg9|reg|Q\(29),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[29]~145_combout\,
	datad => \regBd|reg31|reg|Q\(29),
	combout => \regBd|readData2[29]~146_combout\);

\regBd|reg8|reg|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[29]~29_combout\,
	ena => \regBd|Rin1[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg8|reg|Q\(29));

\regBd|reg22|reg|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[29]~29_combout\,
	ena => \regBd|Rin1[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg22|reg|Q\(29));

\regBd|readData2[29]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[29]~147_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg22|reg|Q\(29))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg22|reg|Q\(29),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(29),
	combout => \regBd|readData2[29]~147_combout\);

\regBd|readData2[29]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[29]~148_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[29]~147_combout\ & ((\regBd|reg30|reg|Q\(29)))) # (!\regBd|readData2[29]~147_combout\ & (\regBd|reg8|reg|Q\(29))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[29]~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg8|reg|Q\(29),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[29]~147_combout\,
	datad => \regBd|reg30|reg|Q\(29),
	combout => \regBd|readData2[29]~148_combout\);

\regBd|readData2[29]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[29]~149_combout\ = (\RIFIF|out_instr\(15) & (\regBd|readData2[29]~146_combout\)) # (!\RIFIF|out_instr\(15) & ((\regBd|readData2[29]~148_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|readData2[29]~146_combout\,
	datab => \regBd|readData2[29]~148_combout\,
	datad => \RIFIF|out_instr\(15),
	combout => \regBd|readData2[29]~149_combout\);

\RIDEX|output_read2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData2[29]~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read2\(29));

\ALU|Add0~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~167_combout\ = \ULACONTROL|Mux4~0_combout\ $ (((\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_imed\(6)))) # (!\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_read2\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(4),
	datab => \RIDEX|output_read2\(29),
	datac => \RIDEX|output_imed\(6),
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~167_combout\);

\ALU|Add0~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~173_combout\ = (\ALU|Add0~172_combout\ & ((\RIDEX|output_read1\(30) & (\ALU|Add0~169\ & VCC)) # (!\RIDEX|output_read1\(30) & (!\ALU|Add0~169\)))) # (!\ALU|Add0~172_combout\ & ((\RIDEX|output_read1\(30) & (!\ALU|Add0~169\)) # 
-- (!\RIDEX|output_read1\(30) & ((\ALU|Add0~169\) # (GND)))))
-- \ALU|Add0~174\ = CARRY((\ALU|Add0~172_combout\ & (!\RIDEX|output_read1\(30) & !\ALU|Add0~169\)) # (!\ALU|Add0~172_combout\ & ((!\ALU|Add0~169\) # (!\RIDEX|output_read1\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~172_combout\,
	datab => \RIDEX|output_read1\(30),
	datad => VCC,
	cin => \ALU|Add0~169\,
	combout => \ALU|Add0~173_combout\,
	cout => \ALU|Add0~174\);

\ALU|Add0~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~178_combout\ = \ALU|Add0~177_combout\ $ (\RIDEX|output_read1\(31) $ (!\ALU|Add0~174\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~177_combout\,
	datab => \RIDEX|output_read1\(31),
	cin => \ALU|Add0~174\,
	combout => \ALU|Add0~178_combout\);

\ALU|Add0~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~180_combout\ = (\ALU|Mux28~1_combout\ & ((\ALU|Add0~176_combout\) # ((\ALU|Add0~29_combout\ & \ALU|Add0~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux28~1_combout\,
	datab => \ALU|Add0~176_combout\,
	datac => \ALU|Add0~29_combout\,
	datad => \ALU|Add0~178_combout\,
	combout => \ALU|Add0~180_combout\);

\REXMEM|output_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ALU|Add0~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_result\(31));

\RMEMWB|output_addr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_result\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_addr\(31));

\MUXWB|Saida[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXWB|Saida[31]~31_combout\ = (\RMEMWB|output_WB\(0) & (\RMEMWB|output_rdData\(31))) # (!\RMEMWB|output_WB\(0) & ((\RMEMWB|output_addr\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData\(31),
	datab => \RMEMWB|output_addr\(31),
	datad => \RMEMWB|output_WB\(0),
	combout => \MUXWB|Saida[31]~31_combout\);

\regBd|reg9|reg|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[31]~31_combout\,
	ena => \regBd|Rin1[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg9|reg|Q\(31));

\regBd|reg23|reg|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[31]~31_combout\,
	ena => \regBd|Rin1[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg23|reg|Q\(31));

\regBd|readData2[31]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[31]~155_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg23|reg|Q\(31))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg1|reg|Q\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg23|reg|Q\(31),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg1|reg|Q\(31),
	combout => \regBd|readData2[31]~155_combout\);

\regBd|readData2[31]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[31]~156_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[31]~155_combout\ & ((\regBd|reg31|reg|Q\(31)))) # (!\regBd|readData2[31]~155_combout\ & (\regBd|reg9|reg|Q\(31))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[31]~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg9|reg|Q\(31),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[31]~155_combout\,
	datad => \regBd|reg31|reg|Q\(31),
	combout => \regBd|readData2[31]~156_combout\);

\regBd|reg8|reg|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[31]~31_combout\,
	ena => \regBd|Rin1[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg8|reg|Q\(31));

\regBd|reg22|reg|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[31]~31_combout\,
	ena => \regBd|Rin1[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg22|reg|Q\(31));

\regBd|readData2[31]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[31]~157_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg22|reg|Q\(31))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg22|reg|Q\(31),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(31),
	combout => \regBd|readData2[31]~157_combout\);

\regBd|readData2[31]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[31]~158_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[31]~157_combout\ & ((\regBd|reg30|reg|Q\(31)))) # (!\regBd|readData2[31]~157_combout\ & (\regBd|reg8|reg|Q\(31))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[31]~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg8|reg|Q\(31),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[31]~157_combout\,
	datad => \regBd|reg30|reg|Q\(31),
	combout => \regBd|readData2[31]~158_combout\);

\regBd|readData2[31]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[31]~159_combout\ = (\RIFIF|out_instr\(15) & (\regBd|readData2[31]~156_combout\)) # (!\RIFIF|out_instr\(15) & ((\regBd|readData2[31]~158_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|readData2[31]~156_combout\,
	datab => \regBd|readData2[31]~158_combout\,
	datad => \RIFIF|out_instr\(15),
	combout => \regBd|readData2[31]~159_combout\);

\RIDEX|output_read2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData2[31]~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read2\(31));

\REXMEM|output_wrData[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_read2\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_wrData\(31));

\DATAMEMORY|memory~1893\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1893_combout\ = (\DATAMEMORY|memory[15][4]~373_combout\ & (((\DATAMEMORY|memory[3][3]~372_combout\)))) # (!\DATAMEMORY|memory[15][4]~373_combout\ & ((\DATAMEMORY|memory[3][3]~372_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~372_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[15][4]~373_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~372_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1893_combout\);

\DATAMEMORY|memory~1894\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1894_combout\ = (\DATAMEMORY|memory[15][4]~373_combout\ & ((\DATAMEMORY|memory~1893_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1893_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[15][4]~373_combout\ & (((\DATAMEMORY|memory~1893_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[15][4]~373_combout\,
	datac => \DATAMEMORY|memory~1893_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1894_combout\);

\DATAMEMORY|memory[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1894_combout\,
	ena => \DATAMEMORY|memory[15][0]~377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[15][7]~q\);

\DATAMEMORY|memory~1895\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1895_combout\ = (\DATAMEMORY|memory[75][6]~367_combout\ & (((\DATAMEMORY|memory[3][3]~366_combout\)))) # (!\DATAMEMORY|memory[75][6]~367_combout\ & ((\DATAMEMORY|memory[3][3]~366_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~366_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[75][6]~367_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~366_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1895_combout\);

\DATAMEMORY|memory~1896\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1896_combout\ = (\DATAMEMORY|memory[75][6]~367_combout\ & ((\DATAMEMORY|memory~1895_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1895_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[75][6]~367_combout\ & (((\DATAMEMORY|memory~1895_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[75][6]~367_combout\,
	datac => \DATAMEMORY|memory~1895_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1896_combout\);

\DATAMEMORY|memory[75][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1896_combout\,
	ena => \DATAMEMORY|memory[75][0]~370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[75][7]~q\);

\DATAMEMORY|memory~1897\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1897_combout\ = (\DATAMEMORY|memory[11][4]~379_combout\ & (((\DATAMEMORY|memory[3][3]~378_combout\)))) # (!\DATAMEMORY|memory[11][4]~379_combout\ & ((\DATAMEMORY|memory[3][3]~378_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~378_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[11][4]~379_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~378_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1897_combout\);

\DATAMEMORY|memory~1898\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1898_combout\ = (\DATAMEMORY|memory[11][4]~379_combout\ & ((\DATAMEMORY|memory~1897_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1897_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[11][4]~379_combout\ & (((\DATAMEMORY|memory~1897_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[11][4]~379_combout\,
	datac => \DATAMEMORY|memory~1897_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1898_combout\);

\DATAMEMORY|memory[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1898_combout\,
	ena => \DATAMEMORY|memory[11][0]~382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[11][7]~q\);

\DATAMEMORY|Mux24~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~40_combout\ = (\REXMEM|output_result\(2) & (((\REXMEM|output_result\(6))))) # (!\REXMEM|output_result\(2) & ((\REXMEM|output_result\(6) & (\DATAMEMORY|memory[75][7]~q\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|memory[11][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \DATAMEMORY|memory[75][7]~q\,
	datac => \REXMEM|output_result\(6),
	datad => \DATAMEMORY|memory[11][7]~q\,
	combout => \DATAMEMORY|Mux24~40_combout\);

\DATAMEMORY|memory~1899\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1899_combout\ = (\DATAMEMORY|memory[79][4]~384_combout\ & (((\DATAMEMORY|memory[3][3]~383_combout\)))) # (!\DATAMEMORY|memory[79][4]~384_combout\ & ((\DATAMEMORY|memory[3][3]~383_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~383_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[79][4]~384_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~383_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1899_combout\);

\DATAMEMORY|memory~1900\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1900_combout\ = (\DATAMEMORY|memory[79][4]~384_combout\ & ((\DATAMEMORY|memory~1899_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1899_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[79][4]~384_combout\ & (((\DATAMEMORY|memory~1899_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[79][4]~384_combout\,
	datac => \DATAMEMORY|memory~1899_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1900_combout\);

\DATAMEMORY|memory[79][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1900_combout\,
	ena => \DATAMEMORY|memory[79][0]~388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[79][7]~q\);

\DATAMEMORY|Mux24~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~41_combout\ = (\REXMEM|output_result\(2) & ((\DATAMEMORY|Mux24~40_combout\ & ((\DATAMEMORY|memory[79][7]~q\))) # (!\DATAMEMORY|Mux24~40_combout\ & (\DATAMEMORY|memory[15][7]~q\)))) # (!\REXMEM|output_result\(2) & 
-- (((\DATAMEMORY|Mux24~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[15][7]~q\,
	datab => \REXMEM|output_result\(2),
	datac => \DATAMEMORY|Mux24~40_combout\,
	datad => \DATAMEMORY|memory[79][7]~q\,
	combout => \DATAMEMORY|Mux24~41_combout\);

\DATAMEMORY|memory~1901\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1901_combout\ = (\DATAMEMORY|memory[83][0]~343_combout\ & (((\DATAMEMORY|memory[3][3]~342_combout\)))) # (!\DATAMEMORY|memory[83][0]~343_combout\ & ((\DATAMEMORY|memory[3][3]~342_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~342_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[83][0]~343_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~342_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1901_combout\);

\DATAMEMORY|memory~1902\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1902_combout\ = (\DATAMEMORY|memory[83][0]~343_combout\ & ((\DATAMEMORY|memory~1901_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1901_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[83][0]~343_combout\ & (((\DATAMEMORY|memory~1901_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[83][0]~343_combout\,
	datac => \DATAMEMORY|memory~1901_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1902_combout\);

\DATAMEMORY|memory[83][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1902_combout\,
	ena => \DATAMEMORY|memory[83][0]~346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[83][7]~q\);

\DATAMEMORY|memory~1903\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1903_combout\ = (\DATAMEMORY|memory[23][0]~349_combout\ & (((\DATAMEMORY|memory[3][3]~348_combout\)))) # (!\DATAMEMORY|memory[23][0]~349_combout\ & ((\DATAMEMORY|memory[3][3]~348_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~348_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[23][0]~349_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~348_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1903_combout\);

\DATAMEMORY|memory~1904\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1904_combout\ = (\DATAMEMORY|memory[23][0]~349_combout\ & ((\DATAMEMORY|memory~1903_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1903_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[23][0]~349_combout\ & (((\DATAMEMORY|memory~1903_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[23][0]~349_combout\,
	datac => \DATAMEMORY|memory~1903_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1904_combout\);

\DATAMEMORY|memory[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1904_combout\,
	ena => \DATAMEMORY|memory[23][0]~353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[23][7]~q\);

\DATAMEMORY|memory~1905\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1905_combout\ = (\DATAMEMORY|memory[19][2]~355_combout\ & (((\DATAMEMORY|memory[3][3]~354_combout\)))) # (!\DATAMEMORY|memory[19][2]~355_combout\ & ((\DATAMEMORY|memory[3][3]~354_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~354_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[19][2]~355_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~354_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1905_combout\);

\DATAMEMORY|memory~1906\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1906_combout\ = (\DATAMEMORY|memory[19][2]~355_combout\ & ((\DATAMEMORY|memory~1905_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1905_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[19][2]~355_combout\ & (((\DATAMEMORY|memory~1905_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[19][2]~355_combout\,
	datac => \DATAMEMORY|memory~1905_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1906_combout\);

\DATAMEMORY|memory[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1906_combout\,
	ena => \DATAMEMORY|memory[19][0]~358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[19][7]~q\);

\DATAMEMORY|Mux24~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~42_combout\ = (\REXMEM|output_result\(6) & (((\REXMEM|output_result\(2))))) # (!\REXMEM|output_result\(6) & ((\REXMEM|output_result\(2) & (\DATAMEMORY|memory[23][7]~q\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|memory[19][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[23][7]~q\,
	datac => \REXMEM|output_result\(2),
	datad => \DATAMEMORY|memory[19][7]~q\,
	combout => \DATAMEMORY|Mux24~42_combout\);

\DATAMEMORY|memory~1907\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1907_combout\ = (\DATAMEMORY|memory[87][7]~360_combout\ & (((\DATAMEMORY|memory[3][3]~359_combout\)))) # (!\DATAMEMORY|memory[87][7]~360_combout\ & ((\DATAMEMORY|memory[3][3]~359_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~359_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[87][7]~360_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~359_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1907_combout\);

\DATAMEMORY|memory~1908\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1908_combout\ = (\DATAMEMORY|memory[87][7]~360_combout\ & ((\DATAMEMORY|memory~1907_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1907_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[87][7]~360_combout\ & (((\DATAMEMORY|memory~1907_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[87][7]~360_combout\,
	datac => \DATAMEMORY|memory~1907_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1908_combout\);

\DATAMEMORY|memory[87][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1908_combout\,
	ena => \DATAMEMORY|memory[87][0]~364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[87][7]~q\);

\DATAMEMORY|Mux24~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~43_combout\ = (\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux24~42_combout\ & ((\DATAMEMORY|memory[87][7]~q\))) # (!\DATAMEMORY|Mux24~42_combout\ & (\DATAMEMORY|memory[83][7]~q\)))) # (!\REXMEM|output_result\(6) & 
-- (((\DATAMEMORY|Mux24~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[83][7]~q\,
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|Mux24~42_combout\,
	datad => \DATAMEMORY|memory[87][7]~q\,
	combout => \DATAMEMORY|Mux24~43_combout\);

\DATAMEMORY|memory~1909\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1909_combout\ = (\DATAMEMORY|memory[67][5]~389_combout\ & (((\DATAMEMORY|memory[3][3]~86_combout\)))) # (!\DATAMEMORY|memory[67][5]~389_combout\ & ((\DATAMEMORY|memory[3][3]~86_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~86_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[67][5]~389_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~86_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1909_combout\);

\DATAMEMORY|memory~1910\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1910_combout\ = (\DATAMEMORY|memory[67][5]~389_combout\ & ((\DATAMEMORY|memory~1909_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1909_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[67][5]~389_combout\ & (((\DATAMEMORY|memory~1909_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[67][5]~389_combout\,
	datac => \DATAMEMORY|memory~1909_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1910_combout\);

\DATAMEMORY|memory[67][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1910_combout\,
	ena => \DATAMEMORY|memory[67][0]~392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[67][7]~q\);

\DATAMEMORY|memory~1911\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1911_combout\ = (\DATAMEMORY|memory[7][7]~394_combout\ & (((\DATAMEMORY|memory[3][3]~393_combout\)))) # (!\DATAMEMORY|memory[7][7]~394_combout\ & ((\DATAMEMORY|memory[3][3]~393_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~393_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[7][7]~394_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~393_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1911_combout\);

\DATAMEMORY|memory~1912\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1912_combout\ = (\DATAMEMORY|memory[7][7]~394_combout\ & ((\DATAMEMORY|memory~1911_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1911_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[7][7]~394_combout\ & (((\DATAMEMORY|memory~1911_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[7][7]~394_combout\,
	datac => \DATAMEMORY|memory~1911_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1912_combout\);

\DATAMEMORY|memory[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1912_combout\,
	ena => \DATAMEMORY|memory[7][0]~398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[7][7]~q\);

\DATAMEMORY|memory~1913\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1913_combout\ = (\DATAMEMORY|memory[3][3]~399_combout\ & (((\DATAMEMORY|memory[3][3]~132_combout\)))) # (!\DATAMEMORY|memory[3][3]~399_combout\ & ((\DATAMEMORY|memory[3][3]~132_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~132_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~399_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~132_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1913_combout\);

\DATAMEMORY|memory~1914\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1914_combout\ = (\DATAMEMORY|memory[3][3]~399_combout\ & ((\DATAMEMORY|memory~1913_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1913_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[3][3]~399_combout\ & (((\DATAMEMORY|memory~1913_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[3][3]~399_combout\,
	datac => \DATAMEMORY|memory~1913_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1914_combout\);

\DATAMEMORY|memory[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1914_combout\,
	ena => \DATAMEMORY|memory[3][0]~402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[3][7]~q\);

\DATAMEMORY|Mux24~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~44_combout\ = (\REXMEM|output_result\(6) & (((\REXMEM|output_result\(2))))) # (!\REXMEM|output_result\(6) & ((\REXMEM|output_result\(2) & (\DATAMEMORY|memory[7][7]~q\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|memory[3][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[7][7]~q\,
	datac => \REXMEM|output_result\(2),
	datad => \DATAMEMORY|memory[3][7]~q\,
	combout => \DATAMEMORY|Mux24~44_combout\);

\DATAMEMORY|memory~1915\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1915_combout\ = (\DATAMEMORY|memory[71][4]~404_combout\ & (((\DATAMEMORY|memory[3][3]~403_combout\)))) # (!\DATAMEMORY|memory[71][4]~404_combout\ & ((\DATAMEMORY|memory[3][3]~403_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~403_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[71][4]~404_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~403_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1915_combout\);

\DATAMEMORY|memory~1916\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1916_combout\ = (\DATAMEMORY|memory[71][4]~404_combout\ & ((\DATAMEMORY|memory~1915_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1915_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[71][4]~404_combout\ & (((\DATAMEMORY|memory~1915_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[71][4]~404_combout\,
	datac => \DATAMEMORY|memory~1915_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1916_combout\);

\DATAMEMORY|memory[71][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1916_combout\,
	ena => \DATAMEMORY|memory[71][0]~408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[71][7]~q\);

\DATAMEMORY|Mux24~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~45_combout\ = (\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux24~44_combout\ & ((\DATAMEMORY|memory[71][7]~q\))) # (!\DATAMEMORY|Mux24~44_combout\ & (\DATAMEMORY|memory[67][7]~q\)))) # (!\REXMEM|output_result\(6) & 
-- (((\DATAMEMORY|Mux24~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[67][7]~q\,
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|Mux24~44_combout\,
	datad => \DATAMEMORY|memory[71][7]~q\,
	combout => \DATAMEMORY|Mux24~45_combout\);

\DATAMEMORY|Mux24~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~46_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|Mux24~43_combout\)) # (!\REXMEM|output_result\(4) & 
-- ((\DATAMEMORY|Mux24~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|Mux24~43_combout\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|Mux24~45_combout\,
	combout => \DATAMEMORY|Mux24~46_combout\);

\DATAMEMORY|memory~1917\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1917_combout\ = (\DATAMEMORY|memory[31][5]~417_combout\ & (((\DATAMEMORY|memory[3][3]~416_combout\)))) # (!\DATAMEMORY|memory[31][5]~417_combout\ & ((\DATAMEMORY|memory[3][3]~416_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~416_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[31][5]~417_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~416_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1917_combout\);

\DATAMEMORY|memory~1918\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1918_combout\ = (\DATAMEMORY|memory[31][5]~417_combout\ & ((\DATAMEMORY|memory~1917_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1917_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[31][5]~417_combout\ & (((\DATAMEMORY|memory~1917_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[31][5]~417_combout\,
	datac => \DATAMEMORY|memory~1917_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1918_combout\);

\DATAMEMORY|memory[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1918_combout\,
	ena => \DATAMEMORY|memory[31][0]~421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[31][7]~q\);

\DATAMEMORY|memory~1919\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1919_combout\ = (\DATAMEMORY|memory[91][5]~411_combout\ & (((\DATAMEMORY|memory[3][3]~410_combout\)))) # (!\DATAMEMORY|memory[91][5]~411_combout\ & ((\DATAMEMORY|memory[3][3]~410_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~410_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[91][5]~411_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~410_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1919_combout\);

\DATAMEMORY|memory~1920\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1920_combout\ = (\DATAMEMORY|memory[91][5]~411_combout\ & ((\DATAMEMORY|memory~1919_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1919_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[91][5]~411_combout\ & (((\DATAMEMORY|memory~1919_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[91][5]~411_combout\,
	datac => \DATAMEMORY|memory~1919_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1920_combout\);

\DATAMEMORY|memory[91][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1920_combout\,
	ena => \DATAMEMORY|memory[91][0]~414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[91][7]~q\);

\DATAMEMORY|memory~1921\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1921_combout\ = (\DATAMEMORY|memory[27][2]~423_combout\ & (((\DATAMEMORY|memory[3][3]~422_combout\)))) # (!\DATAMEMORY|memory[27][2]~423_combout\ & ((\DATAMEMORY|memory[3][3]~422_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~422_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[27][2]~423_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~422_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1921_combout\);

\DATAMEMORY|memory~1922\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1922_combout\ = (\DATAMEMORY|memory[27][2]~423_combout\ & ((\DATAMEMORY|memory~1921_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1921_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[27][2]~423_combout\ & (((\DATAMEMORY|memory~1921_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[27][2]~423_combout\,
	datac => \DATAMEMORY|memory~1921_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1922_combout\);

\DATAMEMORY|memory[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1922_combout\,
	ena => \DATAMEMORY|memory[27][0]~426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[27][7]~q\);

\DATAMEMORY|Mux24~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~47_combout\ = (\REXMEM|output_result\(2) & (((\REXMEM|output_result\(6))))) # (!\REXMEM|output_result\(2) & ((\REXMEM|output_result\(6) & (\DATAMEMORY|memory[91][7]~q\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|memory[27][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \DATAMEMORY|memory[91][7]~q\,
	datac => \REXMEM|output_result\(6),
	datad => \DATAMEMORY|memory[27][7]~q\,
	combout => \DATAMEMORY|Mux24~47_combout\);

\DATAMEMORY|memory~1923\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1923_combout\ = (\DATAMEMORY|memory[95][4]~428_combout\ & (((\DATAMEMORY|memory[3][3]~427_combout\)))) # (!\DATAMEMORY|memory[95][4]~428_combout\ & ((\DATAMEMORY|memory[3][3]~427_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~427_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[95][4]~428_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~427_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1923_combout\);

\DATAMEMORY|memory~1924\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1924_combout\ = (\DATAMEMORY|memory[95][4]~428_combout\ & ((\DATAMEMORY|memory~1923_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1923_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[95][4]~428_combout\ & (((\DATAMEMORY|memory~1923_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[95][4]~428_combout\,
	datac => \DATAMEMORY|memory~1923_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1924_combout\);

\DATAMEMORY|memory[95][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1924_combout\,
	ena => \DATAMEMORY|memory[95][0]~432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[95][7]~q\);

\DATAMEMORY|Mux24~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~48_combout\ = (\REXMEM|output_result\(2) & ((\DATAMEMORY|Mux24~47_combout\ & ((\DATAMEMORY|memory[95][7]~q\))) # (!\DATAMEMORY|Mux24~47_combout\ & (\DATAMEMORY|memory[31][7]~q\)))) # (!\REXMEM|output_result\(2) & 
-- (((\DATAMEMORY|Mux24~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[31][7]~q\,
	datab => \REXMEM|output_result\(2),
	datac => \DATAMEMORY|Mux24~47_combout\,
	datad => \DATAMEMORY|memory[95][7]~q\,
	combout => \DATAMEMORY|Mux24~48_combout\);

\DATAMEMORY|Mux24~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~49_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux24~46_combout\ & ((\DATAMEMORY|Mux24~48_combout\))) # (!\DATAMEMORY|Mux24~46_combout\ & (\DATAMEMORY|Mux24~41_combout\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux24~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux24~41_combout\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux24~46_combout\,
	datad => \DATAMEMORY|Mux24~48_combout\,
	combout => \DATAMEMORY|Mux24~49_combout\);

\DATAMEMORY|Mux24~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~53_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux24~50_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux24~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux24~50_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux24~52_combout\,
	combout => \DATAMEMORY|Mux24~53_combout\);

\DATAMEMORY|Mux24~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~54_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux24~53_combout\ & ((\DATAMEMORY|memory[97][7]~q\))) # (!\DATAMEMORY|Mux24~53_combout\ & (\DATAMEMORY|memory[81][7]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux24~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[81][7]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux24~53_combout\,
	datad => \DATAMEMORY|memory[97][7]~q\,
	combout => \DATAMEMORY|Mux24~54_combout\);

\DATAMEMORY|Mux24~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~58_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|memory[33][7]~q\ & ((\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|memory[17][7]~q\) # (!\DATAMEMORY|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[33][7]~q\,
	datac => \DATAMEMORY|memory[17][7]~q\,
	datad => \DATAMEMORY|Mux26~1_combout\,
	combout => \DATAMEMORY|Mux24~58_combout\);

\DATAMEMORY|Mux24~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~59_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux24~58_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux24~58_combout\ & ((\DATAMEMORY|Mux24~57_combout\))) # (!\DATAMEMORY|Mux24~58_combout\ & 
-- (\DATAMEMORY|Mux24~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux24~55_combout\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux24~57_combout\,
	datad => \DATAMEMORY|Mux24~58_combout\,
	combout => \DATAMEMORY|Mux24~59_combout\);

\DATAMEMORY|Mux24~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~60_combout\ = (\REXMEM|output_result\(6) & (\DATAMEMORY|Mux24~54_combout\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux24~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux24~54_combout\,
	datab => \DATAMEMORY|Mux24~59_combout\,
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|Mux24~60_combout\);

\RMEMWB|output_rdData[15]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RMEMWB|output_rdData[15]~7_combout\ = (\REXMEM|output_result\(1) & ((\DATAMEMORY|Mux24~60_combout\))) # (!\REXMEM|output_result\(1) & (\DATAMEMORY|Mux24~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux24~49_combout\,
	datab => \DATAMEMORY|Mux24~60_combout\,
	datad => \REXMEM|output_result\(1),
	combout => \RMEMWB|output_rdData[15]~7_combout\);

\DATAMEMORY|Mux24~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~20_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|memory[64][7]~q\ & ((\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|memory[48][7]~q\) # (!\DATAMEMORY|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[64][7]~q\,
	datac => \DATAMEMORY|memory[48][7]~q\,
	datad => \DATAMEMORY|Mux26~1_combout\,
	combout => \DATAMEMORY|Mux24~20_combout\);

\DATAMEMORY|Mux24~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~21_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux24~20_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux24~20_combout\ & ((\DATAMEMORY|Mux24~19_combout\))) # (!\DATAMEMORY|Mux24~20_combout\ & 
-- (\DATAMEMORY|Mux24~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux24~17_combout\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux24~19_combout\,
	datad => \DATAMEMORY|Mux24~20_combout\,
	combout => \DATAMEMORY|Mux24~21_combout\);

\DATAMEMORY|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux16~0_combout\ = (\RMEMWB|output_rdData[0]~25_combout\ & (((\RMEMWB|output_rdData[11]~24_combout\)))) # (!\RMEMWB|output_rdData[0]~25_combout\ & ((\RMEMWB|output_rdData[11]~24_combout\ & (\DATAMEMORY|Mux24~21_combout\)) # 
-- (!\RMEMWB|output_rdData[11]~24_combout\ & ((\DATAMEMORY|Mux24~76_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[0]~25_combout\,
	datab => \DATAMEMORY|Mux24~21_combout\,
	datac => \RMEMWB|output_rdData[11]~24_combout\,
	datad => \DATAMEMORY|Mux24~76_combout\,
	combout => \DATAMEMORY|Mux16~0_combout\);

\DATAMEMORY|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux16~1_combout\ = (\RMEMWB|output_rdData[0]~25_combout\ & ((\DATAMEMORY|Mux16~0_combout\ & ((\DATAMEMORY|memory[0][7]~q\))) # (!\DATAMEMORY|Mux16~0_combout\ & (\DATAMEMORY|memory[100][7]~q\)))) # (!\RMEMWB|output_rdData[0]~25_combout\ & 
-- (((\DATAMEMORY|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][7]~q\,
	datab => \RMEMWB|output_rdData[0]~25_combout\,
	datac => \DATAMEMORY|Mux16~0_combout\,
	datad => \DATAMEMORY|memory[0][7]~q\,
	combout => \DATAMEMORY|Mux16~1_combout\);

\DATAMEMORY|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux16~2_combout\ = (\RMEMWB|output_rdData[11]~22_combout\ & (((\RMEMWB|output_rdData[11]~23_combout\)))) # (!\RMEMWB|output_rdData[11]~22_combout\ & ((\RMEMWB|output_rdData[11]~23_combout\ & (\RMEMWB|output_rdData[23]~15_combout\)) # 
-- (!\RMEMWB|output_rdData[11]~23_combout\ & ((\DATAMEMORY|Mux16~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[11]~22_combout\,
	datab => \RMEMWB|output_rdData[23]~15_combout\,
	datac => \RMEMWB|output_rdData[11]~23_combout\,
	datad => \DATAMEMORY|Mux16~1_combout\,
	combout => \DATAMEMORY|Mux16~2_combout\);

\DATAMEMORY|Mux16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux16~3_combout\ = (\RMEMWB|output_rdData[11]~22_combout\ & ((\DATAMEMORY|Mux16~2_combout\ & ((\DATAMEMORY|Mux24~11_combout\))) # (!\DATAMEMORY|Mux16~2_combout\ & (\DATAMEMORY|memory[98][7]~q\)))) # (!\RMEMWB|output_rdData[11]~22_combout\ & 
-- (((\DATAMEMORY|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[98][7]~q\,
	datab => \RMEMWB|output_rdData[11]~22_combout\,
	datac => \DATAMEMORY|Mux16~2_combout\,
	datad => \DATAMEMORY|Mux24~11_combout\,
	combout => \DATAMEMORY|Mux16~3_combout\);

\RMEMWB|output_rdData[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RMEMWB|output_rdData[15]~7_combout\,
	asdata => \DATAMEMORY|Mux16~3_combout\,
	sload => \RMEMWB|output_rdData[11]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_rdData\(15));

\ALU|Add0~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~93_combout\ = (\RIDEX|output_read1\(15)) # ((\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(6))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_read1\(15),
	datab => \RIDEX|output_imed\(6),
	datac => \RIDEX|output_read2\(15),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \ALU|Add0~93_combout\);

\ALU|Add0~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~94_combout\ = (\ULACONTROL|Mux5~0_combout\ & (\ULACONTROL|Mux3~0_combout\ & (\ALU|Add0~93_combout\ & !\ULACONTROL|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULACONTROL|Mux5~0_combout\,
	datab => \ULACONTROL|Mux3~0_combout\,
	datac => \ALU|Add0~93_combout\,
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~94_combout\);

\ALU|Add0~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~98_combout\ = (\RIDEX|output_read1\(15) & ((\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(6))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_read1\(15),
	datab => \RIDEX|output_imed\(6),
	datac => \RIDEX|output_read2\(15),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \ALU|Add0~98_combout\);

\ALU|Add0~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~99_combout\ = (\ULACONTROL|Mux4~0_combout\ & ((\ULACONTROL|Mux5~0_combout\ & (\ALU|Add0~96_combout\)) # (!\ULACONTROL|Mux5~0_combout\ & ((\ALU|Add0~98_combout\))))) # (!\ULACONTROL|Mux4~0_combout\ & (\ALU|Add0~96_combout\ & 
-- ((!\ULACONTROL|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~96_combout\,
	datab => \ULACONTROL|Mux4~0_combout\,
	datac => \ALU|Add0~98_combout\,
	datad => \ULACONTROL|Mux5~0_combout\,
	combout => \ALU|Add0~99_combout\);

\ALU|Add0~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~100_combout\ = (\ALU|Mux28~1_combout\ & ((\ALU|Add0~94_combout\) # ((\ALU|Add0~99_combout\ & !\ULACONTROL|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux28~1_combout\,
	datab => \ALU|Add0~94_combout\,
	datac => \ALU|Add0~99_combout\,
	datad => \ULACONTROL|Mux3~0_combout\,
	combout => \ALU|Add0~100_combout\);

\REXMEM|output_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ALU|Add0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_result\(15));

\RMEMWB|output_addr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_result\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_addr\(15));

\MUXWB|Saida[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXWB|Saida[15]~15_combout\ = (\RMEMWB|output_WB\(0) & (\RMEMWB|output_rdData\(15))) # (!\RMEMWB|output_WB\(0) & ((\RMEMWB|output_addr\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData\(15),
	datab => \RMEMWB|output_addr\(15),
	datad => \RMEMWB|output_WB\(0),
	combout => \MUXWB|Saida[15]~15_combout\);

\regBd|reg9|reg|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[15]~15_combout\,
	ena => \regBd|Rin1[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg9|reg|Q\(15));

\regBd|reg23|reg|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[15]~15_combout\,
	ena => \regBd|Rin1[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg23|reg|Q\(15));

\regBd|readData2[15]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[15]~75_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg23|reg|Q\(15))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg1|reg|Q\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg23|reg|Q\(15),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg1|reg|Q\(15),
	combout => \regBd|readData2[15]~75_combout\);

\regBd|readData2[15]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[15]~76_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[15]~75_combout\ & ((\regBd|reg31|reg|Q\(15)))) # (!\regBd|readData2[15]~75_combout\ & (\regBd|reg9|reg|Q\(15))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[15]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg9|reg|Q\(15),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[15]~75_combout\,
	datad => \regBd|reg31|reg|Q\(15),
	combout => \regBd|readData2[15]~76_combout\);

\regBd|reg8|reg|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[15]~15_combout\,
	ena => \regBd|Rin1[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg8|reg|Q\(15));

\regBd|reg22|reg|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[15]~15_combout\,
	ena => \regBd|Rin1[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg22|reg|Q\(15));

\regBd|readData2[15]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[15]~77_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg22|reg|Q\(15))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg22|reg|Q\(15),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(15),
	combout => \regBd|readData2[15]~77_combout\);

\regBd|readData2[15]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[15]~78_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[15]~77_combout\ & ((\regBd|reg30|reg|Q\(15)))) # (!\regBd|readData2[15]~77_combout\ & (\regBd|reg8|reg|Q\(15))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[15]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg8|reg|Q\(15),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[15]~77_combout\,
	datad => \regBd|reg30|reg|Q\(15),
	combout => \regBd|readData2[15]~78_combout\);

\regBd|readData2[15]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[15]~79_combout\ = (\RIFIF|out_instr\(15) & (\regBd|readData2[15]~76_combout\)) # (!\RIFIF|out_instr\(15) & ((\regBd|readData2[15]~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|readData2[15]~76_combout\,
	datab => \regBd|readData2[15]~78_combout\,
	datad => \RIFIF|out_instr\(15),
	combout => \regBd|readData2[15]~79_combout\);

\RIDEX|output_read2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData2[15]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read2\(15));

\REXMEM|output_wrData[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_read2\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_wrData\(15));

\DATAMEMORY|memory~1961\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1961_combout\ = (\DATAMEMORY|memory[82][4]~497_combout\ & (((\DATAMEMORY|memory[80][6]~251_combout\)))) # (!\DATAMEMORY|memory[82][4]~497_combout\ & ((\DATAMEMORY|memory[80][6]~251_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[80][6]~251_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[82][4]~497_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[80][6]~251_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1961_combout\);

\DATAMEMORY|memory~1962\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1962_combout\ = (\DATAMEMORY|memory[82][4]~497_combout\ & ((\DATAMEMORY|memory~1961_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1961_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[82][4]~497_combout\ & (((\DATAMEMORY|memory~1961_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[82][4]~497_combout\,
	datac => \DATAMEMORY|memory~1961_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1962_combout\);

\DATAMEMORY|memory[82][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1962_combout\,
	ena => \DATAMEMORY|memory[82][0]~500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[82][7]~q\);

\DATAMEMORY|memory~1957\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1957_combout\ = (\DATAMEMORY|memory[90][6]~501_combout\ & (((\DATAMEMORY|memory[88][7]~257_combout\)))) # (!\DATAMEMORY|memory[90][6]~501_combout\ & ((\DATAMEMORY|memory[88][7]~257_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[88][7]~257_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[90][6]~501_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[88][7]~257_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1957_combout\);

\DATAMEMORY|memory~1958\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1958_combout\ = (\DATAMEMORY|memory[90][6]~501_combout\ & ((\DATAMEMORY|memory~1957_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1957_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[90][6]~501_combout\ & (((\DATAMEMORY|memory~1957_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[90][6]~501_combout\,
	datac => \DATAMEMORY|memory~1957_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1958_combout\);

\DATAMEMORY|memory[90][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1958_combout\,
	ena => \DATAMEMORY|memory[90][0]~504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[90][7]~q\);

\DATAMEMORY|memory~1959\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1959_combout\ = (\DATAMEMORY|memory[74][2]~505_combout\ & (((\DATAMEMORY|memory[72][2]~263_combout\)))) # (!\DATAMEMORY|memory[74][2]~505_combout\ & ((\DATAMEMORY|memory[72][2]~263_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[72][2]~263_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[74][2]~505_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[72][2]~263_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1959_combout\);

\DATAMEMORY|memory~1960\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1960_combout\ = (\DATAMEMORY|memory[74][2]~505_combout\ & ((\DATAMEMORY|memory~1959_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1959_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[74][2]~505_combout\ & (((\DATAMEMORY|memory~1959_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[74][2]~505_combout\,
	datac => \DATAMEMORY|memory~1959_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1960_combout\);

\DATAMEMORY|memory[74][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1960_combout\,
	ena => \DATAMEMORY|memory[74][0]~508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[74][7]~q\);

\DATAMEMORY|Mux24~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~62_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[90][7]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[74][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[90][7]~q\,
	datab => \DATAMEMORY|memory[74][7]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux24~62_combout\);

\DATAMEMORY|memory~1825\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1825_combout\ = (\DATAMEMORY|memory[66][5]~195_combout\ & (((\DATAMEMORY|memory[64][4]~194_combout\)))) # (!\DATAMEMORY|memory[66][5]~195_combout\ & ((\DATAMEMORY|memory[64][4]~194_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[64][4]~194_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[66][5]~195_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[64][4]~194_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1825_combout\);

\DATAMEMORY|memory~1826\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1826_combout\ = (\DATAMEMORY|memory[66][5]~195_combout\ & ((\DATAMEMORY|memory~1825_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1825_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[66][5]~195_combout\ & (((\DATAMEMORY|memory~1825_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[66][5]~195_combout\,
	datac => \DATAMEMORY|memory~1825_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1826_combout\);

\DATAMEMORY|memory[66][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1826_combout\,
	ena => \DATAMEMORY|memory[66][0]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[66][7]~q\);

\DATAMEMORY|Mux24~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~70_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[66][7]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux24~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux24~62_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[66][7]~q\,
	combout => \DATAMEMORY|Mux24~70_combout\);

\DATAMEMORY|memory~1963\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1963_combout\ = (\DATAMEMORY|memory[78][6]~509_combout\ & (((\DATAMEMORY|memory[76][4]~269_combout\)))) # (!\DATAMEMORY|memory[78][6]~509_combout\ & ((\DATAMEMORY|memory[76][4]~269_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[76][4]~269_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[78][6]~509_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[76][4]~269_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1963_combout\);

\DATAMEMORY|memory~1964\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1964_combout\ = (\DATAMEMORY|memory[78][6]~509_combout\ & ((\DATAMEMORY|memory~1963_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1963_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[78][6]~509_combout\ & (((\DATAMEMORY|memory~1963_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[78][6]~509_combout\,
	datac => \DATAMEMORY|memory~1963_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1964_combout\);

\DATAMEMORY|memory[78][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1964_combout\,
	ena => \DATAMEMORY|memory[78][0]~512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[78][7]~q\);

\DATAMEMORY|memory~1965\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1965_combout\ = (\DATAMEMORY|memory[86][0]~513_combout\ & (((\DATAMEMORY|memory[84][0]~275_combout\)))) # (!\DATAMEMORY|memory[86][0]~513_combout\ & ((\DATAMEMORY|memory[84][0]~275_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[84][0]~275_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[86][0]~513_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[84][0]~275_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1965_combout\);

\DATAMEMORY|memory~1966\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1966_combout\ = (\DATAMEMORY|memory[86][0]~513_combout\ & ((\DATAMEMORY|memory~1965_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1965_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[86][0]~513_combout\ & (((\DATAMEMORY|memory~1965_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[86][0]~513_combout\,
	datac => \DATAMEMORY|memory~1965_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1966_combout\);

\DATAMEMORY|memory[86][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1966_combout\,
	ena => \DATAMEMORY|memory[86][0]~516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[86][7]~q\);

\DATAMEMORY|memory~1967\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1967_combout\ = (\DATAMEMORY|memory[70][1]~517_combout\ & (((\DATAMEMORY|memory[68][5]~280_combout\)))) # (!\DATAMEMORY|memory[70][1]~517_combout\ & ((\DATAMEMORY|memory[68][5]~280_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[68][5]~280_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[70][1]~517_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[68][5]~280_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1967_combout\);

\DATAMEMORY|memory~1968\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1968_combout\ = (\DATAMEMORY|memory[70][1]~517_combout\ & ((\DATAMEMORY|memory~1967_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1967_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[70][1]~517_combout\ & (((\DATAMEMORY|memory~1967_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[70][1]~517_combout\,
	datac => \DATAMEMORY|memory~1967_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1968_combout\);

\DATAMEMORY|memory[70][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1968_combout\,
	ena => \DATAMEMORY|memory[70][0]~520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[70][7]~q\);

\DATAMEMORY|Mux24~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~63_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[86][7]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[70][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[86][7]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[70][7]~q\,
	combout => \DATAMEMORY|Mux24~63_combout\);

\DATAMEMORY|memory~1969\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1969_combout\ = (\DATAMEMORY|memory[94][6]~521_combout\ & (((\DATAMEMORY|memory[92][5]~286_combout\)))) # (!\DATAMEMORY|memory[94][6]~521_combout\ & ((\DATAMEMORY|memory[92][5]~286_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[92][5]~286_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[94][6]~521_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[92][5]~286_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1969_combout\);

\DATAMEMORY|memory~1970\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1970_combout\ = (\DATAMEMORY|memory[94][6]~521_combout\ & ((\DATAMEMORY|memory~1969_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1969_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[94][6]~521_combout\ & (((\DATAMEMORY|memory~1969_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[94][6]~521_combout\,
	datac => \DATAMEMORY|memory~1969_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1970_combout\);

\DATAMEMORY|memory[94][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1970_combout\,
	ena => \DATAMEMORY|memory[94][0]~524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[94][7]~q\);

\DATAMEMORY|Mux24~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~64_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux24~63_combout\ & ((\DATAMEMORY|memory[94][7]~q\))) # (!\DATAMEMORY|Mux24~63_combout\ & (\DATAMEMORY|memory[78][7]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux24~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[78][7]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux24~63_combout\,
	datad => \DATAMEMORY|memory[94][7]~q\,
	combout => \DATAMEMORY|Mux24~64_combout\);

\DATAMEMORY|Mux24~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~71_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux24~70_combout\ & ((\DATAMEMORY|Mux24~64_combout\))) # (!\DATAMEMORY|Mux24~70_combout\ & (\DATAMEMORY|memory[82][7]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux24~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[82][7]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux24~70_combout\,
	datad => \DATAMEMORY|Mux24~64_combout\,
	combout => \DATAMEMORY|Mux24~71_combout\);

\DATAMEMORY|memory~1847\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1847_combout\ = (\DATAMEMORY|memory[26][7]~529_combout\ & (((\DATAMEMORY|memory[24][5]~298_combout\)))) # (!\DATAMEMORY|memory[26][7]~529_combout\ & ((\DATAMEMORY|memory[24][5]~298_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[24][5]~298_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[26][7]~529_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[24][5]~298_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1847_combout\);

\DATAMEMORY|memory~1848\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1848_combout\ = (\DATAMEMORY|memory[26][7]~529_combout\ & ((\DATAMEMORY|memory~1847_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1847_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[26][7]~529_combout\ & (((\DATAMEMORY|memory~1847_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[26][7]~529_combout\,
	datac => \DATAMEMORY|memory~1847_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1848_combout\);

\DATAMEMORY|memory[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1848_combout\,
	ena => \DATAMEMORY|memory[26][0]~532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[26][7]~q\);

\DATAMEMORY|memory~1849\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1849_combout\ = (\DATAMEMORY|memory[10][4]~533_combout\ & (((\DATAMEMORY|memory[8][4]~304_combout\)))) # (!\DATAMEMORY|memory[10][4]~533_combout\ & ((\DATAMEMORY|memory[8][4]~304_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[8][4]~304_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[10][4]~533_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[8][4]~304_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1849_combout\);

\DATAMEMORY|memory~1850\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1850_combout\ = (\DATAMEMORY|memory[10][4]~533_combout\ & ((\DATAMEMORY|memory~1849_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1849_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[10][4]~533_combout\ & (((\DATAMEMORY|memory~1849_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[10][4]~533_combout\,
	datac => \DATAMEMORY|memory~1849_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1850_combout\);

\DATAMEMORY|memory[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1850_combout\,
	ena => \DATAMEMORY|memory[10][0]~536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[10][7]~q\);

\DATAMEMORY|Mux24~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~24_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[26][7]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[10][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[26][7]~q\,
	datab => \DATAMEMORY|memory[10][7]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux24~24_combout\);

\DATAMEMORY|memory~1845\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1845_combout\ = (\DATAMEMORY|memory[18][4]~537_combout\ & (((\DATAMEMORY|memory[16][4]~339_combout\)))) # (!\DATAMEMORY|memory[18][4]~537_combout\ & ((\DATAMEMORY|memory[16][4]~339_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[16][4]~339_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[18][4]~537_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[16][4]~339_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1845_combout\);

\DATAMEMORY|memory~1846\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1846_combout\ = (\DATAMEMORY|memory[18][4]~537_combout\ & ((\DATAMEMORY|memory~1845_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1845_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[18][4]~537_combout\ & (((\DATAMEMORY|memory~1845_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[18][4]~537_combout\,
	datac => \DATAMEMORY|memory~1845_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1846_combout\);

\DATAMEMORY|memory[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1846_combout\,
	ena => \DATAMEMORY|memory[18][0]~540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[18][7]~q\);

\DATAMEMORY|memory~1973\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1973_combout\ = (\DATAMEMORY|memory[2][6]~137_combout\ & (((\DATAMEMORY|memory[0][1]~136_combout\)))) # (!\DATAMEMORY|memory[2][6]~137_combout\ & ((\DATAMEMORY|memory[0][1]~136_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[0][1]~136_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[2][6]~137_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[0][1]~136_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1973_combout\);

\DATAMEMORY|memory~1974\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1974_combout\ = (\DATAMEMORY|memory[2][6]~137_combout\ & ((\DATAMEMORY|memory~1973_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1973_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[2][6]~137_combout\ & (((\DATAMEMORY|memory~1973_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[2][6]~137_combout\,
	datac => \DATAMEMORY|memory~1973_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1974_combout\);

\DATAMEMORY|memory[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1974_combout\,
	ena => \DATAMEMORY|memory[2][0]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[2][7]~q\);

\DATAMEMORY|Mux24~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~72_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[18][7]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[2][7]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & 
-- (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[18][7]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[2][7]~q\,
	combout => \DATAMEMORY|Mux24~72_combout\);

\DATAMEMORY|memory~1851\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1851_combout\ = (\DATAMEMORY|memory[14][4]~541_combout\ & (((\DATAMEMORY|memory[12][4]~310_combout\)))) # (!\DATAMEMORY|memory[14][4]~541_combout\ & ((\DATAMEMORY|memory[12][4]~310_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[12][4]~310_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[14][4]~541_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[12][4]~310_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1851_combout\);

\DATAMEMORY|memory~1852\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1852_combout\ = (\DATAMEMORY|memory[14][4]~541_combout\ & ((\DATAMEMORY|memory~1851_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1851_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[14][4]~541_combout\ & (((\DATAMEMORY|memory~1851_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[14][4]~541_combout\,
	datac => \DATAMEMORY|memory~1851_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1852_combout\);

\DATAMEMORY|memory[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1852_combout\,
	ena => \DATAMEMORY|memory[14][0]~544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[14][7]~q\);

\DATAMEMORY|memory~1853\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1853_combout\ = (\DATAMEMORY|memory[22][2]~545_combout\ & (((\DATAMEMORY|memory[20][4]~316_combout\)))) # (!\DATAMEMORY|memory[22][2]~545_combout\ & ((\DATAMEMORY|memory[20][4]~316_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[20][4]~316_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[22][2]~545_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[20][4]~316_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1853_combout\);

\DATAMEMORY|memory~1854\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1854_combout\ = (\DATAMEMORY|memory[22][2]~545_combout\ & ((\DATAMEMORY|memory~1853_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1853_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[22][2]~545_combout\ & (((\DATAMEMORY|memory~1853_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[22][2]~545_combout\,
	datac => \DATAMEMORY|memory~1853_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1854_combout\);

\DATAMEMORY|memory[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1854_combout\,
	ena => \DATAMEMORY|memory[22][0]~548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[22][7]~q\);

\DATAMEMORY|memory~1855\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1855_combout\ = (\DATAMEMORY|memory[6][6]~549_combout\ & (((\DATAMEMORY|memory[4][6]~321_combout\)))) # (!\DATAMEMORY|memory[6][6]~549_combout\ & ((\DATAMEMORY|memory[4][6]~321_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[4][6]~321_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[6][6]~549_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[4][6]~321_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1855_combout\);

\DATAMEMORY|memory~1856\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1856_combout\ = (\DATAMEMORY|memory[6][6]~549_combout\ & ((\DATAMEMORY|memory~1855_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1855_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[6][6]~549_combout\ & (((\DATAMEMORY|memory~1855_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[6][6]~549_combout\,
	datac => \DATAMEMORY|memory~1855_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1856_combout\);

\DATAMEMORY|memory[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1856_combout\,
	ena => \DATAMEMORY|memory[6][0]~552_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[6][7]~q\);

\DATAMEMORY|Mux24~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~25_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[22][7]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[6][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[22][7]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[6][7]~q\,
	combout => \DATAMEMORY|Mux24~25_combout\);

\DATAMEMORY|memory~1857\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1857_combout\ = (\DATAMEMORY|memory[30][2]~553_combout\ & (((\DATAMEMORY|memory[28][5]~327_combout\)))) # (!\DATAMEMORY|memory[30][2]~553_combout\ & ((\DATAMEMORY|memory[28][5]~327_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[28][5]~327_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[30][2]~553_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[28][5]~327_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1857_combout\);

\DATAMEMORY|memory~1858\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1858_combout\ = (\DATAMEMORY|memory[30][2]~553_combout\ & ((\DATAMEMORY|memory~1857_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1857_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[30][2]~553_combout\ & (((\DATAMEMORY|memory~1857_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[30][2]~553_combout\,
	datac => \DATAMEMORY|memory~1857_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1858_combout\);

\DATAMEMORY|memory[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1858_combout\,
	ena => \DATAMEMORY|memory[30][0]~556_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[30][7]~q\);

\DATAMEMORY|Mux24~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~26_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux24~25_combout\ & ((\DATAMEMORY|memory[30][7]~q\))) # (!\DATAMEMORY|Mux24~25_combout\ & (\DATAMEMORY|memory[14][7]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux24~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[14][7]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux24~25_combout\,
	datad => \DATAMEMORY|memory[30][7]~q\,
	combout => \DATAMEMORY|Mux24~26_combout\);

\DATAMEMORY|Mux24~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~73_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux24~72_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux24~72_combout\ & ((\DATAMEMORY|Mux24~26_combout\))) # 
-- (!\DATAMEMORY|Mux24~72_combout\ & (\DATAMEMORY|Mux24~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux24~24_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux24~72_combout\,
	datad => \DATAMEMORY|Mux24~26_combout\,
	combout => \DATAMEMORY|Mux24~73_combout\);

\DATAMEMORY|Mux24~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~74_combout\ = (\REXMEM|output_result\(6) & (\DATAMEMORY|Mux24~71_combout\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux24~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux24~71_combout\,
	datab => \DATAMEMORY|Mux24~73_combout\,
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|Mux24~74_combout\);

\DATAMEMORY|Mux24~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~32_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux24~29_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux24~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux24~29_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux24~31_combout\,
	combout => \DATAMEMORY|Mux24~32_combout\);

\DATAMEMORY|Mux24~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~33_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux24~32_combout\ & ((\DATAMEMORY|memory[96][7]~q\))) # (!\DATAMEMORY|Mux24~32_combout\ & (\DATAMEMORY|memory[80][7]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux24~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[80][7]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux24~32_combout\,
	datad => \DATAMEMORY|memory[96][7]~q\,
	combout => \DATAMEMORY|Mux24~33_combout\);

\DATAMEMORY|Mux24~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~37_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|memory[32][7]~q\ & ((\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|memory[16][7]~q\) # (!\DATAMEMORY|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[32][7]~q\,
	datac => \DATAMEMORY|memory[16][7]~q\,
	datad => \DATAMEMORY|Mux26~1_combout\,
	combout => \DATAMEMORY|Mux24~37_combout\);

\DATAMEMORY|Mux24~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~38_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux24~37_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux24~37_combout\ & ((\DATAMEMORY|Mux24~36_combout\))) # (!\DATAMEMORY|Mux24~37_combout\ & 
-- (\DATAMEMORY|Mux24~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux24~34_combout\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux24~36_combout\,
	datad => \DATAMEMORY|Mux24~37_combout\,
	combout => \DATAMEMORY|Mux24~38_combout\);

\DATAMEMORY|Mux24~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~39_combout\ = (\REXMEM|output_result\(6) & (\DATAMEMORY|Mux24~33_combout\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux24~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux24~33_combout\,
	datab => \DATAMEMORY|Mux24~38_combout\,
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|Mux24~39_combout\);

\RMEMWB|output_rdData[23]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \RMEMWB|output_rdData[23]~15_combout\ = (\REXMEM|output_result\(1) & ((\DATAMEMORY|Mux24~39_combout\))) # (!\REXMEM|output_result\(1) & (\DATAMEMORY|Mux24~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux24~74_combout\,
	datab => \DATAMEMORY|Mux24~39_combout\,
	datad => \REXMEM|output_result\(1),
	combout => \RMEMWB|output_rdData[23]~15_combout\);

\DATAMEMORY|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux8~2_combout\ = (\RMEMWB|output_rdData[20]~27_combout\ & (((\RMEMWB|output_rdData[0]~17_combout\)))) # (!\RMEMWB|output_rdData[20]~27_combout\ & ((\RMEMWB|output_rdData[0]~17_combout\ & (\DATAMEMORY|Mux16~1_combout\)) # 
-- (!\RMEMWB|output_rdData[0]~17_combout\ & ((\DATAMEMORY|Mux24~84_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[20]~27_combout\,
	datab => \DATAMEMORY|Mux16~1_combout\,
	datac => \RMEMWB|output_rdData[0]~17_combout\,
	datad => \DATAMEMORY|Mux24~84_combout\,
	combout => \DATAMEMORY|Mux8~2_combout\);

\DATAMEMORY|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux8~3_combout\ = (\RMEMWB|output_rdData[20]~27_combout\ & ((\DATAMEMORY|Mux8~2_combout\ & ((\DATAMEMORY|memory[98][7]~q\))) # (!\DATAMEMORY|Mux8~2_combout\ & (\DATAMEMORY|Mux8~1_combout\)))) # (!\RMEMWB|output_rdData[20]~27_combout\ & 
-- (((\DATAMEMORY|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux8~1_combout\,
	datab => \RMEMWB|output_rdData[20]~27_combout\,
	datac => \DATAMEMORY|Mux8~2_combout\,
	datad => \DATAMEMORY|memory[98][7]~q\,
	combout => \DATAMEMORY|Mux8~3_combout\);

\RMEMWB|output_rdData[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RMEMWB|output_rdData[23]~15_combout\,
	asdata => \DATAMEMORY|Mux8~3_combout\,
	sload => \RMEMWB|output_rdData[11]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_rdData\(23));

\MUXALU|Saida[23]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXALU|Saida[23]~18_combout\ = (\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(6))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_imed\(6),
	datab => \RIDEX|output_read2\(23),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \MUXALU|Saida[23]~18_combout\);

\regBd|reg1|reg|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[23]~23_combout\,
	ena => \regBd|Rin1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg1|reg|Q\(23));

\regBd|reg30|reg|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[23]~23_combout\,
	ena => \regBd|Rin1[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg30|reg|Q\(23));

\regBd|reg0|reg|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[23]~23_combout\,
	ena => \regBd|Rin1[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg0|reg|Q\(23));

\regBd|readData1[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[23]~46_combout\ = (\RIFIF|out_instr\(10) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(10) & ((\RIFIF|out_instr\(0) & (\regBd|reg30|reg|Q\(23))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(10),
	datab => \regBd|reg30|reg|Q\(23),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(23),
	combout => \regBd|readData1[23]~46_combout\);

\regBd|reg31|reg|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[23]~23_combout\,
	ena => \regBd|Rin1[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg31|reg|Q\(23));

\regBd|readData1[23]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[23]~47_combout\ = (\RIFIF|out_instr\(10) & ((\regBd|readData1[23]~46_combout\ & ((\regBd|reg31|reg|Q\(23)))) # (!\regBd|readData1[23]~46_combout\ & (\regBd|reg1|reg|Q\(23))))) # (!\RIFIF|out_instr\(10) & 
-- (((\regBd|readData1[23]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg1|reg|Q\(23),
	datab => \RIFIF|out_instr\(10),
	datac => \regBd|readData1[23]~46_combout\,
	datad => \regBd|reg31|reg|Q\(23),
	combout => \regBd|readData1[23]~47_combout\);

\RIDEX|output_read1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData1[23]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read1\(23));

\ALU|Add0~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~136_combout\ = (\ALU|Add0~26_combout\ & ((\MUXALU|Saida[23]~18_combout\) # ((\RIDEX|output_read1\(23))))) # (!\ALU|Add0~26_combout\ & (\MUXALU|Saida[23]~18_combout\ & (\RIDEX|output_read1\(23) & \ALU|Add0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~26_combout\,
	datab => \MUXALU|Saida[23]~18_combout\,
	datac => \RIDEX|output_read1\(23),
	datad => \ALU|Add0~27_combout\,
	combout => \ALU|Add0~136_combout\);

\ALU|Add0~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~137_combout\ = \ULACONTROL|Mux4~0_combout\ $ (((\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_imed\(6)))) # (!\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_read2\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(4),
	datab => \RIDEX|output_read2\(23),
	datac => \RIDEX|output_imed\(6),
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~137_combout\);

\REXMEM|output_wrData[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_read2\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_wrData\(22));

\REXMEM|output_wrData[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_read2\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_wrData\(30));

\DATAMEMORY|memory~1755\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1755_combout\ = (\DATAMEMORY|memory[80][6]~251_combout\ & (((\DATAMEMORY|memory[82][4]~497_combout\)))) # (!\DATAMEMORY|memory[80][6]~251_combout\ & ((\DATAMEMORY|memory[82][4]~497_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[82][4]~497_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[80][6]~251_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[82][4]~497_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1755_combout\);

\REXMEM|output_wrData[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_read2\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_wrData\(6));

\DATAMEMORY|memory~1756\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1756_combout\ = (\DATAMEMORY|memory[80][6]~251_combout\ & ((\DATAMEMORY|memory~1755_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1755_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[80][6]~251_combout\ & (((\DATAMEMORY|memory~1755_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[80][6]~251_combout\,
	datac => \DATAMEMORY|memory~1755_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1756_combout\);

\DATAMEMORY|memory[82][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1756_combout\,
	ena => \DATAMEMORY|memory[82][0]~500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[82][6]~q\);

\DATAMEMORY|memory~1757\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1757_combout\ = (\DATAMEMORY|memory[88][7]~257_combout\ & (((\DATAMEMORY|memory[90][6]~501_combout\)))) # (!\DATAMEMORY|memory[88][7]~257_combout\ & ((\DATAMEMORY|memory[90][6]~501_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[90][6]~501_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[88][7]~257_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[90][6]~501_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1757_combout\);

\DATAMEMORY|memory~1758\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1758_combout\ = (\DATAMEMORY|memory[88][7]~257_combout\ & ((\DATAMEMORY|memory~1757_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1757_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[88][7]~257_combout\ & (((\DATAMEMORY|memory~1757_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[88][7]~257_combout\,
	datac => \DATAMEMORY|memory~1757_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1758_combout\);

\DATAMEMORY|memory[90][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1758_combout\,
	ena => \DATAMEMORY|memory[90][0]~504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[90][6]~q\);

\DATAMEMORY|memory~1759\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1759_combout\ = (\DATAMEMORY|memory[72][2]~263_combout\ & (((\DATAMEMORY|memory[74][2]~505_combout\)))) # (!\DATAMEMORY|memory[72][2]~263_combout\ & ((\DATAMEMORY|memory[74][2]~505_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[74][2]~505_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[72][2]~263_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[74][2]~505_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1759_combout\);

\DATAMEMORY|memory~1760\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1760_combout\ = (\DATAMEMORY|memory[72][2]~263_combout\ & ((\DATAMEMORY|memory~1759_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1759_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[72][2]~263_combout\ & (((\DATAMEMORY|memory~1759_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[72][2]~263_combout\,
	datac => \DATAMEMORY|memory~1759_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1760_combout\);

\DATAMEMORY|memory[74][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1760_combout\,
	ena => \DATAMEMORY|memory[74][0]~508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[74][6]~q\);

\DATAMEMORY|Mux25~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~67_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[90][6]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[74][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[90][6]~q\,
	datab => \DATAMEMORY|memory[74][6]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux25~67_combout\);

\DATAMEMORY|memory~1621\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1621_combout\ = (\DATAMEMORY|memory[64][4]~194_combout\ & (((\DATAMEMORY|memory[66][5]~195_combout\)))) # (!\DATAMEMORY|memory[64][4]~194_combout\ & ((\DATAMEMORY|memory[66][5]~195_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[66][5]~195_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[64][4]~194_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[66][5]~195_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1621_combout\);

\DATAMEMORY|memory~1622\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1622_combout\ = (\DATAMEMORY|memory[64][4]~194_combout\ & ((\DATAMEMORY|memory~1621_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1621_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[64][4]~194_combout\ & (((\DATAMEMORY|memory~1621_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[64][4]~194_combout\,
	datac => \DATAMEMORY|memory~1621_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1622_combout\);

\DATAMEMORY|memory[66][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1622_combout\,
	ena => \DATAMEMORY|memory[66][0]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[66][6]~q\);

\DATAMEMORY|Mux25~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~75_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[66][6]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux25~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux25~67_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[66][6]~q\,
	combout => \DATAMEMORY|Mux25~75_combout\);

\DATAMEMORY|memory~1761\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1761_combout\ = (\DATAMEMORY|memory[76][4]~269_combout\ & (((\DATAMEMORY|memory[78][6]~509_combout\)))) # (!\DATAMEMORY|memory[76][4]~269_combout\ & ((\DATAMEMORY|memory[78][6]~509_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[78][6]~509_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[76][4]~269_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[78][6]~509_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1761_combout\);

\DATAMEMORY|memory~1762\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1762_combout\ = (\DATAMEMORY|memory[76][4]~269_combout\ & ((\DATAMEMORY|memory~1761_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1761_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[76][4]~269_combout\ & (((\DATAMEMORY|memory~1761_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[76][4]~269_combout\,
	datac => \DATAMEMORY|memory~1761_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1762_combout\);

\DATAMEMORY|memory[78][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1762_combout\,
	ena => \DATAMEMORY|memory[78][0]~512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[78][6]~q\);

\DATAMEMORY|memory~1763\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1763_combout\ = (\DATAMEMORY|memory[84][0]~275_combout\ & (((\DATAMEMORY|memory[86][0]~513_combout\)))) # (!\DATAMEMORY|memory[84][0]~275_combout\ & ((\DATAMEMORY|memory[86][0]~513_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[86][0]~513_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[84][0]~275_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[86][0]~513_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1763_combout\);

\DATAMEMORY|memory~1764\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1764_combout\ = (\DATAMEMORY|memory[84][0]~275_combout\ & ((\DATAMEMORY|memory~1763_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1763_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[84][0]~275_combout\ & (((\DATAMEMORY|memory~1763_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[84][0]~275_combout\,
	datac => \DATAMEMORY|memory~1763_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1764_combout\);

\DATAMEMORY|memory[86][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1764_combout\,
	ena => \DATAMEMORY|memory[86][0]~516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[86][6]~q\);

\DATAMEMORY|memory~1765\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1765_combout\ = (\DATAMEMORY|memory[68][5]~280_combout\ & (((\DATAMEMORY|memory[70][1]~517_combout\)))) # (!\DATAMEMORY|memory[68][5]~280_combout\ & ((\DATAMEMORY|memory[70][1]~517_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[70][1]~517_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[68][5]~280_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[70][1]~517_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1765_combout\);

\DATAMEMORY|memory~1766\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1766_combout\ = (\DATAMEMORY|memory[68][5]~280_combout\ & ((\DATAMEMORY|memory~1765_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1765_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[68][5]~280_combout\ & (((\DATAMEMORY|memory~1765_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[68][5]~280_combout\,
	datac => \DATAMEMORY|memory~1765_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1766_combout\);

\DATAMEMORY|memory[70][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1766_combout\,
	ena => \DATAMEMORY|memory[70][0]~520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[70][6]~q\);

\DATAMEMORY|Mux25~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~68_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[86][6]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[70][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[86][6]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[70][6]~q\,
	combout => \DATAMEMORY|Mux25~68_combout\);

\DATAMEMORY|memory~1767\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1767_combout\ = (\DATAMEMORY|memory[92][5]~286_combout\ & (((\DATAMEMORY|memory[94][6]~521_combout\)))) # (!\DATAMEMORY|memory[92][5]~286_combout\ & ((\DATAMEMORY|memory[94][6]~521_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[94][6]~521_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[92][5]~286_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[94][6]~521_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1767_combout\);

\DATAMEMORY|memory~1768\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1768_combout\ = (\DATAMEMORY|memory[92][5]~286_combout\ & ((\DATAMEMORY|memory~1767_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1767_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[92][5]~286_combout\ & (((\DATAMEMORY|memory~1767_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[92][5]~286_combout\,
	datac => \DATAMEMORY|memory~1767_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1768_combout\);

\DATAMEMORY|memory[94][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1768_combout\,
	ena => \DATAMEMORY|memory[94][0]~524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[94][6]~q\);

\DATAMEMORY|Mux25~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~69_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux25~68_combout\ & ((\DATAMEMORY|memory[94][6]~q\))) # (!\DATAMEMORY|Mux25~68_combout\ & (\DATAMEMORY|memory[78][6]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux25~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[78][6]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux25~68_combout\,
	datad => \DATAMEMORY|memory[94][6]~q\,
	combout => \DATAMEMORY|Mux25~69_combout\);

\DATAMEMORY|Mux25~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~76_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux25~75_combout\ & ((\DATAMEMORY|Mux25~69_combout\))) # (!\DATAMEMORY|Mux25~75_combout\ & (\DATAMEMORY|memory[82][6]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux25~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[82][6]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux25~75_combout\,
	datad => \DATAMEMORY|Mux25~69_combout\,
	combout => \DATAMEMORY|Mux25~76_combout\);

\DATAMEMORY|memory~1707\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1707_combout\ = (\DATAMEMORY|memory[24][5]~298_combout\ & (((\DATAMEMORY|memory[26][7]~529_combout\)))) # (!\DATAMEMORY|memory[24][5]~298_combout\ & ((\DATAMEMORY|memory[26][7]~529_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[26][7]~529_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[24][5]~298_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[26][7]~529_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1707_combout\);

\DATAMEMORY|memory~1708\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1708_combout\ = (\DATAMEMORY|memory[24][5]~298_combout\ & ((\DATAMEMORY|memory~1707_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1707_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[24][5]~298_combout\ & (((\DATAMEMORY|memory~1707_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[24][5]~298_combout\,
	datac => \DATAMEMORY|memory~1707_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1708_combout\);

\DATAMEMORY|memory[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1708_combout\,
	ena => \DATAMEMORY|memory[26][0]~532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[26][6]~q\);

\DATAMEMORY|memory~1709\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1709_combout\ = (\DATAMEMORY|memory[8][4]~304_combout\ & (((\DATAMEMORY|memory[10][4]~533_combout\)))) # (!\DATAMEMORY|memory[8][4]~304_combout\ & ((\DATAMEMORY|memory[10][4]~533_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[10][4]~533_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[8][4]~304_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[10][4]~533_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1709_combout\);

\DATAMEMORY|memory~1710\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1710_combout\ = (\DATAMEMORY|memory[8][4]~304_combout\ & ((\DATAMEMORY|memory~1709_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1709_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[8][4]~304_combout\ & (((\DATAMEMORY|memory~1709_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[8][4]~304_combout\,
	datac => \DATAMEMORY|memory~1709_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1710_combout\);

\DATAMEMORY|memory[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1710_combout\,
	ena => \DATAMEMORY|memory[10][0]~536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[10][6]~q\);

\DATAMEMORY|Mux25~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~52_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[26][6]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[10][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[26][6]~q\,
	datab => \DATAMEMORY|memory[10][6]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux25~52_combout\);

\DATAMEMORY|memory~1721\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1721_combout\ = (\DATAMEMORY|memory[16][4]~339_combout\ & (((\DATAMEMORY|memory[18][4]~537_combout\)))) # (!\DATAMEMORY|memory[16][4]~339_combout\ & ((\DATAMEMORY|memory[18][4]~537_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[18][4]~537_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[16][4]~339_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[18][4]~537_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1721_combout\);

\DATAMEMORY|memory~1722\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1722_combout\ = (\DATAMEMORY|memory[16][4]~339_combout\ & ((\DATAMEMORY|memory~1721_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1721_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[16][4]~339_combout\ & (((\DATAMEMORY|memory~1721_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[16][4]~339_combout\,
	datac => \DATAMEMORY|memory~1721_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1722_combout\);

\DATAMEMORY|memory[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1722_combout\,
	ena => \DATAMEMORY|memory[18][0]~540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[18][6]~q\);

\DATAMEMORY|memory~1771\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1771_combout\ = (\DATAMEMORY|memory[0][1]~136_combout\ & (((\DATAMEMORY|memory[2][6]~137_combout\)))) # (!\DATAMEMORY|memory[0][1]~136_combout\ & ((\DATAMEMORY|memory[2][6]~137_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[2][6]~137_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[0][1]~136_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[2][6]~137_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1771_combout\);

\DATAMEMORY|memory~1772\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1772_combout\ = (\DATAMEMORY|memory[0][1]~136_combout\ & ((\DATAMEMORY|memory~1771_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1771_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[0][1]~136_combout\ & (((\DATAMEMORY|memory~1771_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[0][1]~136_combout\,
	datac => \DATAMEMORY|memory~1771_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1772_combout\);

\DATAMEMORY|memory[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1772_combout\,
	ena => \DATAMEMORY|memory[2][0]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[2][6]~q\);

\DATAMEMORY|Mux25~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~77_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[18][6]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[2][6]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & 
-- (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[18][6]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[2][6]~q\,
	combout => \DATAMEMORY|Mux25~77_combout\);

\DATAMEMORY|memory~1711\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1711_combout\ = (\DATAMEMORY|memory[12][4]~310_combout\ & (((\DATAMEMORY|memory[14][4]~541_combout\)))) # (!\DATAMEMORY|memory[12][4]~310_combout\ & ((\DATAMEMORY|memory[14][4]~541_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[14][4]~541_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[12][4]~310_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[14][4]~541_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1711_combout\);

\DATAMEMORY|memory~1712\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1712_combout\ = (\DATAMEMORY|memory[12][4]~310_combout\ & ((\DATAMEMORY|memory~1711_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1711_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[12][4]~310_combout\ & (((\DATAMEMORY|memory~1711_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[12][4]~310_combout\,
	datac => \DATAMEMORY|memory~1711_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1712_combout\);

\DATAMEMORY|memory[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1712_combout\,
	ena => \DATAMEMORY|memory[14][0]~544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[14][6]~q\);

\DATAMEMORY|memory~1713\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1713_combout\ = (\DATAMEMORY|memory[20][4]~316_combout\ & (((\DATAMEMORY|memory[22][2]~545_combout\)))) # (!\DATAMEMORY|memory[20][4]~316_combout\ & ((\DATAMEMORY|memory[22][2]~545_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[22][2]~545_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[20][4]~316_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[22][2]~545_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1713_combout\);

\DATAMEMORY|memory~1714\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1714_combout\ = (\DATAMEMORY|memory[20][4]~316_combout\ & ((\DATAMEMORY|memory~1713_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1713_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[20][4]~316_combout\ & (((\DATAMEMORY|memory~1713_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[20][4]~316_combout\,
	datac => \DATAMEMORY|memory~1713_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1714_combout\);

\DATAMEMORY|memory[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1714_combout\,
	ena => \DATAMEMORY|memory[22][0]~548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[22][6]~q\);

\DATAMEMORY|memory~1715\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1715_combout\ = (\DATAMEMORY|memory[4][6]~321_combout\ & (((\DATAMEMORY|memory[6][6]~549_combout\)))) # (!\DATAMEMORY|memory[4][6]~321_combout\ & ((\DATAMEMORY|memory[6][6]~549_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[6][6]~549_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[4][6]~321_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[6][6]~549_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1715_combout\);

\DATAMEMORY|memory~1716\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1716_combout\ = (\DATAMEMORY|memory[4][6]~321_combout\ & ((\DATAMEMORY|memory~1715_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1715_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[4][6]~321_combout\ & (((\DATAMEMORY|memory~1715_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[4][6]~321_combout\,
	datac => \DATAMEMORY|memory~1715_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1716_combout\);

\DATAMEMORY|memory[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1716_combout\,
	ena => \DATAMEMORY|memory[6][0]~552_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[6][6]~q\);

\DATAMEMORY|Mux25~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~53_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[22][6]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[6][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[22][6]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[6][6]~q\,
	combout => \DATAMEMORY|Mux25~53_combout\);

\DATAMEMORY|memory~1717\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1717_combout\ = (\DATAMEMORY|memory[28][5]~327_combout\ & (((\DATAMEMORY|memory[30][2]~553_combout\)))) # (!\DATAMEMORY|memory[28][5]~327_combout\ & ((\DATAMEMORY|memory[30][2]~553_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[30][2]~553_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[28][5]~327_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[30][2]~553_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1717_combout\);

\DATAMEMORY|memory~1718\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1718_combout\ = (\DATAMEMORY|memory[28][5]~327_combout\ & ((\DATAMEMORY|memory~1717_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1717_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[28][5]~327_combout\ & (((\DATAMEMORY|memory~1717_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[28][5]~327_combout\,
	datac => \DATAMEMORY|memory~1717_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1718_combout\);

\DATAMEMORY|memory[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1718_combout\,
	ena => \DATAMEMORY|memory[30][0]~556_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[30][6]~q\);

\DATAMEMORY|Mux25~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~54_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux25~53_combout\ & ((\DATAMEMORY|memory[30][6]~q\))) # (!\DATAMEMORY|Mux25~53_combout\ & (\DATAMEMORY|memory[14][6]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux25~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[14][6]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux25~53_combout\,
	datad => \DATAMEMORY|memory[30][6]~q\,
	combout => \DATAMEMORY|Mux25~54_combout\);

\DATAMEMORY|Mux25~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~78_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux25~77_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux25~77_combout\ & ((\DATAMEMORY|Mux25~54_combout\))) # 
-- (!\DATAMEMORY|Mux25~77_combout\ & (\DATAMEMORY|Mux25~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux25~52_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux25~77_combout\,
	datad => \DATAMEMORY|Mux25~54_combout\,
	combout => \DATAMEMORY|Mux25~78_combout\);

\DATAMEMORY|Mux25~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~79_combout\ = (\REXMEM|output_result\(6) & (\DATAMEMORY|Mux25~76_combout\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux25~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux25~76_combout\,
	datab => \DATAMEMORY|Mux25~78_combout\,
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|Mux25~79_combout\);

\DATAMEMORY|memory~1643\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1643_combout\ = (\DATAMEMORY|memory[80][6]~246_combout\ & (((\DATAMEMORY|memory[80][6]~247_combout\)))) # (!\DATAMEMORY|memory[80][6]~246_combout\ & ((\DATAMEMORY|memory[80][6]~247_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[80][6]~247_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[80][6]~246_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[80][6]~247_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1643_combout\);

\DATAMEMORY|memory~1644\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1644_combout\ = (\DATAMEMORY|memory[80][6]~246_combout\ & ((\DATAMEMORY|memory~1643_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1643_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[80][6]~246_combout\ & (((\DATAMEMORY|memory~1643_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[80][6]~246_combout\,
	datac => \DATAMEMORY|memory~1643_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1644_combout\);

\DATAMEMORY|memory[80][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1644_combout\,
	ena => \DATAMEMORY|memory[80][0]~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[80][6]~q\);

\DATAMEMORY|memory~1645\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1645_combout\ = (\DATAMEMORY|memory[88][7]~253_combout\ & (((\DATAMEMORY|memory[88][7]~254_combout\)))) # (!\DATAMEMORY|memory[88][7]~253_combout\ & ((\DATAMEMORY|memory[88][7]~254_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[88][7]~254_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[88][7]~253_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[88][7]~254_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1645_combout\);

\DATAMEMORY|memory~1646\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1646_combout\ = (\DATAMEMORY|memory[88][7]~253_combout\ & ((\DATAMEMORY|memory~1645_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1645_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[88][7]~253_combout\ & (((\DATAMEMORY|memory~1645_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[88][7]~253_combout\,
	datac => \DATAMEMORY|memory~1645_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1646_combout\);

\DATAMEMORY|memory[88][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1646_combout\,
	ena => \DATAMEMORY|memory[88][0]~258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[88][6]~q\);

\DATAMEMORY|memory~1647\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1647_combout\ = (\DATAMEMORY|memory[72][2]~259_combout\ & (((\DATAMEMORY|memory[72][2]~260_combout\)))) # (!\DATAMEMORY|memory[72][2]~259_combout\ & ((\DATAMEMORY|memory[72][2]~260_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[72][2]~260_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[72][2]~259_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[72][2]~260_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1647_combout\);

\DATAMEMORY|memory~1648\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1648_combout\ = (\DATAMEMORY|memory[72][2]~259_combout\ & ((\DATAMEMORY|memory~1647_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1647_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[72][2]~259_combout\ & (((\DATAMEMORY|memory~1647_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[72][2]~259_combout\,
	datac => \DATAMEMORY|memory~1647_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1648_combout\);

\DATAMEMORY|memory[72][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1648_combout\,
	ena => \DATAMEMORY|memory[72][0]~264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[72][6]~q\);

\DATAMEMORY|Mux25~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~30_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[88][6]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[72][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[88][6]~q\,
	datab => \DATAMEMORY|memory[72][6]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux25~30_combout\);

\DATAMEMORY|memory~1649\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1649_combout\ = (\DATAMEMORY|memory[76][4]~265_combout\ & (((\DATAMEMORY|memory[76][4]~266_combout\)))) # (!\DATAMEMORY|memory[76][4]~265_combout\ & ((\DATAMEMORY|memory[76][4]~266_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[76][4]~266_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[76][4]~265_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[76][4]~266_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1649_combout\);

\DATAMEMORY|memory~1650\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1650_combout\ = (\DATAMEMORY|memory[76][4]~265_combout\ & ((\DATAMEMORY|memory~1649_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1649_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[76][4]~265_combout\ & (((\DATAMEMORY|memory~1649_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[76][4]~265_combout\,
	datac => \DATAMEMORY|memory~1649_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1650_combout\);

\DATAMEMORY|memory[76][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1650_combout\,
	ena => \DATAMEMORY|memory[76][0]~270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[76][6]~q\);

\DATAMEMORY|memory~1651\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1651_combout\ = (\DATAMEMORY|memory[84][0]~271_combout\ & (((\DATAMEMORY|memory[84][0]~272_combout\)))) # (!\DATAMEMORY|memory[84][0]~271_combout\ & ((\DATAMEMORY|memory[84][0]~272_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[84][0]~272_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[84][0]~271_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[84][0]~272_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1651_combout\);

\DATAMEMORY|memory~1652\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1652_combout\ = (\DATAMEMORY|memory[84][0]~271_combout\ & ((\DATAMEMORY|memory~1651_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1651_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[84][0]~271_combout\ & (((\DATAMEMORY|memory~1651_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[84][0]~271_combout\,
	datac => \DATAMEMORY|memory~1651_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1652_combout\);

\DATAMEMORY|memory[84][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1652_combout\,
	ena => \DATAMEMORY|memory[84][0]~276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[84][6]~q\);

\DATAMEMORY|memory~1653\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1653_combout\ = (\DATAMEMORY|memory[68][5]~198_combout\ & (((\DATAMEMORY|memory[68][5]~277_combout\)))) # (!\DATAMEMORY|memory[68][5]~198_combout\ & ((\DATAMEMORY|memory[68][5]~277_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[68][5]~277_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[68][5]~198_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[68][5]~277_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1653_combout\);

\DATAMEMORY|memory~1654\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1654_combout\ = (\DATAMEMORY|memory[68][5]~198_combout\ & ((\DATAMEMORY|memory~1653_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1653_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[68][5]~198_combout\ & (((\DATAMEMORY|memory~1653_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[68][5]~198_combout\,
	datac => \DATAMEMORY|memory~1653_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1654_combout\);

\DATAMEMORY|memory[68][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1654_combout\,
	ena => \DATAMEMORY|memory[68][0]~281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[68][6]~q\);

\DATAMEMORY|Mux25~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~31_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[84][6]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[68][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[84][6]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[68][6]~q\,
	combout => \DATAMEMORY|Mux25~31_combout\);

\DATAMEMORY|memory~1655\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1655_combout\ = (\DATAMEMORY|memory[92][5]~282_combout\ & (((\DATAMEMORY|memory[92][5]~283_combout\)))) # (!\DATAMEMORY|memory[92][5]~282_combout\ & ((\DATAMEMORY|memory[92][5]~283_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[92][5]~283_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[92][5]~282_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[92][5]~283_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1655_combout\);

\DATAMEMORY|memory~1656\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1656_combout\ = (\DATAMEMORY|memory[92][5]~282_combout\ & ((\DATAMEMORY|memory~1655_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1655_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[92][5]~282_combout\ & (((\DATAMEMORY|memory~1655_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[92][5]~282_combout\,
	datac => \DATAMEMORY|memory~1655_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1656_combout\);

\DATAMEMORY|memory[92][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1656_combout\,
	ena => \DATAMEMORY|memory[92][0]~287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[92][6]~q\);

\DATAMEMORY|Mux25~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~32_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux25~31_combout\ & ((\DATAMEMORY|memory[92][6]~q\))) # (!\DATAMEMORY|Mux25~31_combout\ & (\DATAMEMORY|memory[76][6]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux25~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[76][6]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux25~31_combout\,
	datad => \DATAMEMORY|memory[92][6]~q\,
	combout => \DATAMEMORY|Mux25~32_combout\);

\DATAMEMORY|Mux25~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~33_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux25~30_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux25~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux25~30_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux25~32_combout\,
	combout => \DATAMEMORY|Mux25~33_combout\);

\DATAMEMORY|memory~1657\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1657_combout\ = (\DATAMEMORY|memory[96][7]~288_combout\ & (((\DATAMEMORY|memory[96][7]~289_combout\)))) # (!\DATAMEMORY|memory[96][7]~288_combout\ & ((\DATAMEMORY|memory[96][7]~289_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[96][7]~289_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[96][7]~288_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[96][7]~289_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1657_combout\);

\DATAMEMORY|memory~1658\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1658_combout\ = (\DATAMEMORY|memory[96][7]~288_combout\ & ((\DATAMEMORY|memory~1657_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1657_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[96][7]~288_combout\ & (((\DATAMEMORY|memory~1657_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[96][7]~288_combout\,
	datac => \DATAMEMORY|memory~1657_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1658_combout\);

\DATAMEMORY|memory[96][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1658_combout\,
	ena => \DATAMEMORY|memory[96][0]~293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[96][6]~q\);

\DATAMEMORY|Mux25~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~34_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux25~33_combout\ & ((\DATAMEMORY|memory[96][6]~q\))) # (!\DATAMEMORY|Mux25~33_combout\ & (\DATAMEMORY|memory[80][6]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux25~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[80][6]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux25~33_combout\,
	datad => \DATAMEMORY|memory[96][6]~q\,
	combout => \DATAMEMORY|Mux25~34_combout\);

\DATAMEMORY|memory~1659\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1659_combout\ = (\DATAMEMORY|memory[24][5]~294_combout\ & (((\DATAMEMORY|memory[24][5]~295_combout\)))) # (!\DATAMEMORY|memory[24][5]~294_combout\ & ((\DATAMEMORY|memory[24][5]~295_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[24][5]~295_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[24][5]~294_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[24][5]~295_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1659_combout\);

\DATAMEMORY|memory~1660\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1660_combout\ = (\DATAMEMORY|memory[24][5]~294_combout\ & ((\DATAMEMORY|memory~1659_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1659_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[24][5]~294_combout\ & (((\DATAMEMORY|memory~1659_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[24][5]~294_combout\,
	datac => \DATAMEMORY|memory~1659_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1660_combout\);

\DATAMEMORY|memory[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1660_combout\,
	ena => \DATAMEMORY|memory[24][0]~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[24][6]~q\);

\DATAMEMORY|memory~1661\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1661_combout\ = (\DATAMEMORY|memory[8][4]~300_combout\ & (((\DATAMEMORY|memory[8][4]~301_combout\)))) # (!\DATAMEMORY|memory[8][4]~300_combout\ & ((\DATAMEMORY|memory[8][4]~301_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[8][4]~301_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[8][4]~300_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[8][4]~301_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1661_combout\);

\DATAMEMORY|memory~1662\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1662_combout\ = (\DATAMEMORY|memory[8][4]~300_combout\ & ((\DATAMEMORY|memory~1661_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1661_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[8][4]~300_combout\ & (((\DATAMEMORY|memory~1661_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[8][4]~300_combout\,
	datac => \DATAMEMORY|memory~1661_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1662_combout\);

\DATAMEMORY|memory[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1662_combout\,
	ena => \DATAMEMORY|memory[8][0]~305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[8][6]~q\);

\DATAMEMORY|Mux25~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~35_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[24][6]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[8][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[24][6]~q\,
	datab => \DATAMEMORY|memory[8][6]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux25~35_combout\);

\DATAMEMORY|memory~1663\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1663_combout\ = (\DATAMEMORY|memory[12][4]~306_combout\ & (((\DATAMEMORY|memory[12][4]~307_combout\)))) # (!\DATAMEMORY|memory[12][4]~306_combout\ & ((\DATAMEMORY|memory[12][4]~307_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[12][4]~307_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[12][4]~306_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[12][4]~307_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1663_combout\);

\DATAMEMORY|memory~1664\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1664_combout\ = (\DATAMEMORY|memory[12][4]~306_combout\ & ((\DATAMEMORY|memory~1663_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1663_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[12][4]~306_combout\ & (((\DATAMEMORY|memory~1663_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[12][4]~306_combout\,
	datac => \DATAMEMORY|memory~1663_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1664_combout\);

\DATAMEMORY|memory[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1664_combout\,
	ena => \DATAMEMORY|memory[12][0]~311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[12][6]~q\);

\DATAMEMORY|memory~1665\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1665_combout\ = (\DATAMEMORY|memory[20][4]~312_combout\ & (((\DATAMEMORY|memory[20][4]~313_combout\)))) # (!\DATAMEMORY|memory[20][4]~312_combout\ & ((\DATAMEMORY|memory[20][4]~313_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[20][4]~313_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[20][4]~312_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[20][4]~313_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1665_combout\);

\DATAMEMORY|memory~1666\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1666_combout\ = (\DATAMEMORY|memory[20][4]~312_combout\ & ((\DATAMEMORY|memory~1665_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1665_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[20][4]~312_combout\ & (((\DATAMEMORY|memory~1665_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[20][4]~312_combout\,
	datac => \DATAMEMORY|memory~1665_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1666_combout\);

\DATAMEMORY|memory[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1666_combout\,
	ena => \DATAMEMORY|memory[20][0]~317_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[20][6]~q\);

\DATAMEMORY|memory~1667\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1667_combout\ = (\DATAMEMORY|memory[4][6]~141_combout\ & (((\DATAMEMORY|memory[4][6]~318_combout\)))) # (!\DATAMEMORY|memory[4][6]~141_combout\ & ((\DATAMEMORY|memory[4][6]~318_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[4][6]~318_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[4][6]~141_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[4][6]~318_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1667_combout\);

\DATAMEMORY|memory~1668\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1668_combout\ = (\DATAMEMORY|memory[4][6]~141_combout\ & ((\DATAMEMORY|memory~1667_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1667_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[4][6]~141_combout\ & (((\DATAMEMORY|memory~1667_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[4][6]~141_combout\,
	datac => \DATAMEMORY|memory~1667_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1668_combout\);

\DATAMEMORY|memory[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1668_combout\,
	ena => \DATAMEMORY|memory[4][0]~322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[4][6]~q\);

\DATAMEMORY|Mux25~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~36_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[20][6]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[4][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[20][6]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[4][6]~q\,
	combout => \DATAMEMORY|Mux25~36_combout\);

\DATAMEMORY|memory~1669\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1669_combout\ = (\DATAMEMORY|memory[28][5]~323_combout\ & (((\DATAMEMORY|memory[28][5]~324_combout\)))) # (!\DATAMEMORY|memory[28][5]~323_combout\ & ((\DATAMEMORY|memory[28][5]~324_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[28][5]~324_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[28][5]~323_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[28][5]~324_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1669_combout\);

\DATAMEMORY|memory~1670\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1670_combout\ = (\DATAMEMORY|memory[28][5]~323_combout\ & ((\DATAMEMORY|memory~1669_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1669_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[28][5]~323_combout\ & (((\DATAMEMORY|memory~1669_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[28][5]~323_combout\,
	datac => \DATAMEMORY|memory~1669_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1670_combout\);

\DATAMEMORY|memory[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1670_combout\,
	ena => \DATAMEMORY|memory[28][0]~328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[28][6]~q\);

\DATAMEMORY|Mux25~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~37_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux25~36_combout\ & ((\DATAMEMORY|memory[28][6]~q\))) # (!\DATAMEMORY|Mux25~36_combout\ & (\DATAMEMORY|memory[12][6]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux25~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[12][6]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux25~36_combout\,
	datad => \DATAMEMORY|memory[28][6]~q\,
	combout => \DATAMEMORY|Mux25~37_combout\);

\DATAMEMORY|memory~1671\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1671_combout\ = (\DATAMEMORY|memory[32][0]~329_combout\ & (((\DATAMEMORY|memory[32][0]~330_combout\)))) # (!\DATAMEMORY|memory[32][0]~329_combout\ & ((\DATAMEMORY|memory[32][0]~330_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[32][0]~330_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[32][0]~329_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[32][0]~330_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1671_combout\);

\DATAMEMORY|memory~1672\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1672_combout\ = (\DATAMEMORY|memory[32][0]~329_combout\ & ((\DATAMEMORY|memory~1671_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1671_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[32][0]~329_combout\ & (((\DATAMEMORY|memory~1671_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[32][0]~329_combout\,
	datac => \DATAMEMORY|memory~1671_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1672_combout\);

\DATAMEMORY|memory[32][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1672_combout\,
	ena => \DATAMEMORY|memory[32][0]~334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[32][6]~q\);

\DATAMEMORY|memory~1673\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1673_combout\ = (\DATAMEMORY|memory[16][4]~335_combout\ & (((\DATAMEMORY|memory[16][4]~336_combout\)))) # (!\DATAMEMORY|memory[16][4]~335_combout\ & ((\DATAMEMORY|memory[16][4]~336_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[16][4]~336_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[16][4]~335_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[16][4]~336_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1673_combout\);

\DATAMEMORY|memory~1674\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1674_combout\ = (\DATAMEMORY|memory[16][4]~335_combout\ & ((\DATAMEMORY|memory~1673_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1673_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[16][4]~335_combout\ & (((\DATAMEMORY|memory~1673_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[16][4]~335_combout\,
	datac => \DATAMEMORY|memory~1673_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1674_combout\);

\DATAMEMORY|memory[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1674_combout\,
	ena => \DATAMEMORY|memory[16][0]~340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[16][6]~q\);

\DATAMEMORY|Mux25~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~38_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|memory[32][6]~q\ & ((\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|memory[16][6]~q\) # (!\DATAMEMORY|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[32][6]~q\,
	datac => \DATAMEMORY|memory[16][6]~q\,
	datad => \DATAMEMORY|Mux26~1_combout\,
	combout => \DATAMEMORY|Mux25~38_combout\);

\DATAMEMORY|Mux25~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~39_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux25~38_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux25~38_combout\ & ((\DATAMEMORY|Mux25~37_combout\))) # (!\DATAMEMORY|Mux25~38_combout\ & 
-- (\DATAMEMORY|Mux25~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux25~35_combout\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux25~37_combout\,
	datad => \DATAMEMORY|Mux25~38_combout\,
	combout => \DATAMEMORY|Mux25~39_combout\);

\DATAMEMORY|Mux25~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~40_combout\ = (\REXMEM|output_result\(6) & (\DATAMEMORY|Mux25~34_combout\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux25~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux25~34_combout\,
	datab => \DATAMEMORY|Mux25~39_combout\,
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|Mux25~40_combout\);

\RMEMWB|output_rdData[22]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \RMEMWB|output_rdData[22]~14_combout\ = (\REXMEM|output_result\(1) & ((\DATAMEMORY|Mux25~40_combout\))) # (!\REXMEM|output_result\(1) & (\DATAMEMORY|Mux25~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux25~79_combout\,
	datab => \DATAMEMORY|Mux25~40_combout\,
	datad => \REXMEM|output_result\(1),
	combout => \RMEMWB|output_rdData[22]~14_combout\);

\DATAMEMORY|memory~1589\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1589_combout\ = (\DATAMEMORY|memory[3][3]~64_combout\ & (((\DATAMEMORY|memory[47][2]~93_combout\)))) # (!\DATAMEMORY|memory[3][3]~64_combout\ & ((\DATAMEMORY|memory[47][2]~93_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[47][2]~93_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~64_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[47][2]~93_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1589_combout\);

\DATAMEMORY|memory~1590\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1590_combout\ = (\DATAMEMORY|memory[3][3]~64_combout\ & ((\DATAMEMORY|memory~1589_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1589_combout\ & (\REXMEM|output_wrData\(14))))) # (!\DATAMEMORY|memory[3][3]~64_combout\ 
-- & (((\DATAMEMORY|memory~1589_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~64_combout\,
	datac => \DATAMEMORY|memory~1589_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1590_combout\);

\DATAMEMORY|memory[47][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1590_combout\,
	ena => \DATAMEMORY|memory[47][0]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[47][6]~q\);

\DATAMEMORY|memory~1591\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1591_combout\ = (\DATAMEMORY|memory[3][3]~69_combout\ & (((\DATAMEMORY|memory[55][7]~97_combout\)))) # (!\DATAMEMORY|memory[3][3]~69_combout\ & ((\DATAMEMORY|memory[55][7]~97_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[55][7]~97_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~69_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[55][7]~97_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1591_combout\);

\DATAMEMORY|memory~1592\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1592_combout\ = (\DATAMEMORY|memory[3][3]~69_combout\ & ((\DATAMEMORY|memory~1591_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1591_combout\ & (\REXMEM|output_wrData\(14))))) # (!\DATAMEMORY|memory[3][3]~69_combout\ 
-- & (((\DATAMEMORY|memory~1591_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~69_combout\,
	datac => \DATAMEMORY|memory~1591_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1592_combout\);

\DATAMEMORY|memory[55][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1592_combout\,
	ena => \DATAMEMORY|memory[55][0]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[55][6]~q\);

\DATAMEMORY|memory~1593\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1593_combout\ = (\DATAMEMORY|memory[3][3]~74_combout\ & (((\DATAMEMORY|memory[39][1]~101_combout\)))) # (!\DATAMEMORY|memory[3][3]~74_combout\ & ((\DATAMEMORY|memory[39][1]~101_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[39][1]~101_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~74_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[39][1]~101_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1593_combout\);

\DATAMEMORY|memory~1594\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1594_combout\ = (\DATAMEMORY|memory[3][3]~74_combout\ & ((\DATAMEMORY|memory~1593_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1593_combout\ & (\REXMEM|output_wrData\(14))))) # (!\DATAMEMORY|memory[3][3]~74_combout\ 
-- & (((\DATAMEMORY|memory~1593_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~74_combout\,
	datac => \DATAMEMORY|memory~1593_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1594_combout\);

\DATAMEMORY|memory[39][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1594_combout\,
	ena => \DATAMEMORY|memory[39][0]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[39][6]~q\);

\DATAMEMORY|Mux25~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~11_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[55][6]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[39][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[55][6]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[39][6]~q\,
	combout => \DATAMEMORY|Mux25~11_combout\);

\DATAMEMORY|memory~1595\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1595_combout\ = (\DATAMEMORY|memory[3][3]~79_combout\ & (((\DATAMEMORY|memory[63][4]~105_combout\)))) # (!\DATAMEMORY|memory[3][3]~79_combout\ & ((\DATAMEMORY|memory[63][4]~105_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[63][4]~105_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~79_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[63][4]~105_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1595_combout\);

\DATAMEMORY|memory~1596\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1596_combout\ = (\DATAMEMORY|memory[3][3]~79_combout\ & ((\DATAMEMORY|memory~1595_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1595_combout\ & (\REXMEM|output_wrData\(14))))) # (!\DATAMEMORY|memory[3][3]~79_combout\ 
-- & (((\DATAMEMORY|memory~1595_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~79_combout\,
	datac => \DATAMEMORY|memory~1595_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1596_combout\);

\DATAMEMORY|memory[63][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1596_combout\,
	ena => \DATAMEMORY|memory[63][0]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[63][6]~q\);

\DATAMEMORY|Mux25~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~12_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux25~11_combout\ & ((\DATAMEMORY|memory[63][6]~q\))) # (!\DATAMEMORY|Mux25~11_combout\ & (\DATAMEMORY|memory[47][6]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux25~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[47][6]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux25~11_combout\,
	datad => \DATAMEMORY|memory[63][6]~q\,
	combout => \DATAMEMORY|Mux25~12_combout\);

\DATAMEMORY|memory~1597\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1597_combout\ = (\DATAMEMORY|memory[3][3]~59_combout\ & (((\DATAMEMORY|memory[51][7]~113_combout\)))) # (!\DATAMEMORY|memory[3][3]~59_combout\ & ((\DATAMEMORY|memory[51][7]~113_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[51][7]~113_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~59_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[51][7]~113_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1597_combout\);

\DATAMEMORY|memory~1598\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1598_combout\ = (\DATAMEMORY|memory[3][3]~59_combout\ & ((\DATAMEMORY|memory~1597_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1597_combout\ & (\REXMEM|output_wrData\(14))))) # (!\DATAMEMORY|memory[3][3]~59_combout\ 
-- & (((\DATAMEMORY|memory~1597_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~59_combout\,
	datac => \DATAMEMORY|memory~1597_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1598_combout\);

\DATAMEMORY|memory[51][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1598_combout\,
	ena => \DATAMEMORY|memory[51][0]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[51][6]~q\);

\DATAMEMORY|memory~1599\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1599_combout\ = (\DATAMEMORY|memory[3][3]~53_combout\ & (((\DATAMEMORY|memory[43][6]~109_combout\)))) # (!\DATAMEMORY|memory[3][3]~53_combout\ & ((\DATAMEMORY|memory[43][6]~109_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[43][6]~109_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~53_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[43][6]~109_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1599_combout\);

\DATAMEMORY|memory~1600\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1600_combout\ = (\DATAMEMORY|memory[3][3]~53_combout\ & ((\DATAMEMORY|memory~1599_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1599_combout\ & (\REXMEM|output_wrData\(14))))) # (!\DATAMEMORY|memory[3][3]~53_combout\ 
-- & (((\DATAMEMORY|memory~1599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~53_combout\,
	datac => \DATAMEMORY|memory~1599_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1600_combout\);

\DATAMEMORY|memory[43][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1600_combout\,
	ena => \DATAMEMORY|memory[43][0]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[43][6]~q\);

\DATAMEMORY|memory~1601\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1601_combout\ = (\DATAMEMORY|memory[3][3]~117_combout\ & (((\DATAMEMORY|memory[35][1]~118_combout\)))) # (!\DATAMEMORY|memory[3][3]~117_combout\ & ((\DATAMEMORY|memory[35][1]~118_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[35][1]~118_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~117_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[35][1]~118_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1601_combout\);

\DATAMEMORY|memory~1602\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1602_combout\ = (\DATAMEMORY|memory[3][3]~117_combout\ & ((\DATAMEMORY|memory~1601_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1601_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~117_combout\ & (((\DATAMEMORY|memory~1601_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~117_combout\,
	datac => \DATAMEMORY|memory~1601_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1602_combout\);

\DATAMEMORY|memory[35][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1602_combout\,
	ena => \DATAMEMORY|memory[35][0]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[35][6]~q\);

\DATAMEMORY|Mux25~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~13_combout\ = (\REXMEM|output_result\(4) & (((\REXMEM|output_result\(3))))) # (!\REXMEM|output_result\(4) & ((\REXMEM|output_result\(3) & (\DATAMEMORY|memory[43][6]~q\)) # (!\REXMEM|output_result\(3) & ((\DATAMEMORY|memory[35][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \DATAMEMORY|memory[43][6]~q\,
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|memory[35][6]~q\,
	combout => \DATAMEMORY|Mux25~13_combout\);

\DATAMEMORY|memory~1603\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1603_combout\ = (\DATAMEMORY|memory[3][3]~45_combout\ & (((\DATAMEMORY|memory[59][7]~122_combout\)))) # (!\DATAMEMORY|memory[3][3]~45_combout\ & ((\DATAMEMORY|memory[59][7]~122_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[59][7]~122_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~45_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[59][7]~122_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1603_combout\);

\DATAMEMORY|memory~1604\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1604_combout\ = (\DATAMEMORY|memory[3][3]~45_combout\ & ((\DATAMEMORY|memory~1603_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1603_combout\ & (\REXMEM|output_wrData\(14))))) # (!\DATAMEMORY|memory[3][3]~45_combout\ 
-- & (((\DATAMEMORY|memory~1603_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~45_combout\,
	datac => \DATAMEMORY|memory~1603_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1604_combout\);

\DATAMEMORY|memory[59][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1604_combout\,
	ena => \DATAMEMORY|memory[59][0]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[59][6]~q\);

\DATAMEMORY|Mux25~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~14_combout\ = (\REXMEM|output_result\(4) & ((\DATAMEMORY|Mux25~13_combout\ & ((\DATAMEMORY|memory[59][6]~q\))) # (!\DATAMEMORY|Mux25~13_combout\ & (\DATAMEMORY|memory[51][6]~q\)))) # (!\REXMEM|output_result\(4) & 
-- (((\DATAMEMORY|Mux25~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[51][6]~q\,
	datab => \REXMEM|output_result\(4),
	datac => \DATAMEMORY|Mux25~13_combout\,
	datad => \DATAMEMORY|memory[59][6]~q\,
	combout => \DATAMEMORY|Mux25~14_combout\);

\DATAMEMORY|Mux25~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~15_combout\ = (\REXMEM|output_result\(2) & (\DATAMEMORY|Mux25~12_combout\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|Mux25~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux25~12_combout\,
	datab => \DATAMEMORY|Mux25~14_combout\,
	datad => \REXMEM|output_result\(2),
	combout => \DATAMEMORY|Mux25~15_combout\);

\DATAMEMORY|memory~1689\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1689_combout\ = (\DATAMEMORY|memory[3][3]~431_combout\ & (((\DATAMEMORY|memory[97][7]~461_combout\)))) # (!\DATAMEMORY|memory[3][3]~431_combout\ & ((\DATAMEMORY|memory[97][7]~461_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[97][7]~461_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~431_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[97][7]~461_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1689_combout\);

\DATAMEMORY|memory~1690\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1690_combout\ = (\DATAMEMORY|memory[3][3]~431_combout\ & ((\DATAMEMORY|memory~1689_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1689_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~431_combout\ & (((\DATAMEMORY|memory~1689_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~431_combout\,
	datac => \DATAMEMORY|memory~1689_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1690_combout\);

\DATAMEMORY|memory[97][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1690_combout\,
	ena => \DATAMEMORY|memory[97][0]~464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[97][6]~q\);

\DATAMEMORY|memory~1575\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1575_combout\ = (\DATAMEMORY|memory[3][3]~55_combout\ & (((\DATAMEMORY|memory[49][7]~56_combout\)))) # (!\DATAMEMORY|memory[3][3]~55_combout\ & ((\DATAMEMORY|memory[49][7]~56_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[49][7]~56_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~55_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[49][7]~56_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1575_combout\);

\DATAMEMORY|memory~1576\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1576_combout\ = (\DATAMEMORY|memory[3][3]~55_combout\ & ((\DATAMEMORY|memory~1575_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1575_combout\ & (\REXMEM|output_wrData\(14))))) # (!\DATAMEMORY|memory[3][3]~55_combout\ 
-- & (((\DATAMEMORY|memory~1575_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~55_combout\,
	datac => \DATAMEMORY|memory~1575_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1576_combout\);

\DATAMEMORY|memory[49][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1576_combout\,
	ena => \DATAMEMORY|memory[49][0]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[49][6]~q\);

\DATAMEMORY|memory~1703\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1703_combout\ = (\DATAMEMORY|memory[3][3]~420_combout\ & (((\DATAMEMORY|memory[33][0]~489_combout\)))) # (!\DATAMEMORY|memory[3][3]~420_combout\ & ((\DATAMEMORY|memory[33][0]~489_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[33][0]~489_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~420_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[33][0]~489_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1703_combout\);

\DATAMEMORY|memory~1704\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1704_combout\ = (\DATAMEMORY|memory[3][3]~420_combout\ & ((\DATAMEMORY|memory~1703_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1703_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~420_combout\ & (((\DATAMEMORY|memory~1703_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~420_combout\,
	datac => \DATAMEMORY|memory~1703_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1704_combout\);

\DATAMEMORY|memory[33][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1704_combout\,
	ena => \DATAMEMORY|memory[33][0]~492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[33][6]~q\);

\DATAMEMORY|Mux25~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~82_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[49][6]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[33][6]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ 
-- & (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[49][6]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[33][6]~q\,
	combout => \DATAMEMORY|Mux25~82_combout\);

\DATAMEMORY|memory~1577\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1577_combout\ = (\DATAMEMORY|memory[3][3]~1975_combout\ & (((\DATAMEMORY|memory[45][4]~61_combout\)))) # (!\DATAMEMORY|memory[3][3]~1975_combout\ & ((\DATAMEMORY|memory[45][4]~61_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[45][4]~61_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1975_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[45][4]~61_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1577_combout\);

\DATAMEMORY|memory~1578\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1578_combout\ = (\DATAMEMORY|memory[3][3]~1975_combout\ & ((\DATAMEMORY|memory~1577_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1577_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~1975_combout\ & (((\DATAMEMORY|memory~1577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~1975_combout\,
	datac => \DATAMEMORY|memory~1577_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1578_combout\);

\DATAMEMORY|memory[45][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1578_combout\,
	ena => \DATAMEMORY|memory[45][0]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[45][6]~q\);

\DATAMEMORY|memory~1579\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1579_combout\ = (\DATAMEMORY|memory[3][3]~1976_combout\ & (((\DATAMEMORY|memory[53][7]~66_combout\)))) # (!\DATAMEMORY|memory[3][3]~1976_combout\ & ((\DATAMEMORY|memory[53][7]~66_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[53][7]~66_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1976_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[53][7]~66_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1579_combout\);

\DATAMEMORY|memory~1580\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1580_combout\ = (\DATAMEMORY|memory[3][3]~1976_combout\ & ((\DATAMEMORY|memory~1579_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1579_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~1976_combout\ & (((\DATAMEMORY|memory~1579_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~1976_combout\,
	datac => \DATAMEMORY|memory~1579_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1580_combout\);

\DATAMEMORY|memory[53][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1580_combout\,
	ena => \DATAMEMORY|memory[53][0]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[53][6]~q\);

\DATAMEMORY|memory~1581\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1581_combout\ = (\DATAMEMORY|memory[3][3]~1977_combout\ & (((\DATAMEMORY|memory[37][3]~71_combout\)))) # (!\DATAMEMORY|memory[3][3]~1977_combout\ & ((\DATAMEMORY|memory[37][3]~71_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[37][3]~71_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1977_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[37][3]~71_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1581_combout\);

\DATAMEMORY|memory~1582\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1582_combout\ = (\DATAMEMORY|memory[3][3]~1977_combout\ & ((\DATAMEMORY|memory~1581_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1581_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~1977_combout\ & (((\DATAMEMORY|memory~1581_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~1977_combout\,
	datac => \DATAMEMORY|memory~1581_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1582_combout\);

\DATAMEMORY|memory[37][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1582_combout\,
	ena => \DATAMEMORY|memory[37][0]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[37][6]~q\);

\DATAMEMORY|Mux25~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~7_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[53][6]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[37][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[53][6]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[37][6]~q\,
	combout => \DATAMEMORY|Mux25~7_combout\);

\DATAMEMORY|memory~1583\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1583_combout\ = (\DATAMEMORY|memory[3][3]~1978_combout\ & (((\DATAMEMORY|memory[61][7]~76_combout\)))) # (!\DATAMEMORY|memory[3][3]~1978_combout\ & ((\DATAMEMORY|memory[61][7]~76_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[61][7]~76_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1978_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[61][7]~76_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1583_combout\);

\DATAMEMORY|memory~1584\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1584_combout\ = (\DATAMEMORY|memory[3][3]~1978_combout\ & ((\DATAMEMORY|memory~1583_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1583_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~1978_combout\ & (((\DATAMEMORY|memory~1583_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~1978_combout\,
	datac => \DATAMEMORY|memory~1583_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1584_combout\);

\DATAMEMORY|memory[61][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1584_combout\,
	ena => \DATAMEMORY|memory[61][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[61][6]~q\);

\DATAMEMORY|Mux25~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~8_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux25~7_combout\ & ((\DATAMEMORY|memory[61][6]~q\))) # (!\DATAMEMORY|Mux25~7_combout\ & (\DATAMEMORY|memory[45][6]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux25~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[45][6]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux25~7_combout\,
	datad => \DATAMEMORY|memory[61][6]~q\,
	combout => \DATAMEMORY|Mux25~8_combout\);

\DATAMEMORY|Mux25~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~83_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux25~82_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux25~82_combout\ & ((\DATAMEMORY|Mux25~8_combout\))) # 
-- (!\DATAMEMORY|Mux25~82_combout\ & (\DATAMEMORY|Mux25~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux25~6_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux25~82_combout\,
	datad => \DATAMEMORY|Mux25~8_combout\,
	combout => \DATAMEMORY|Mux25~83_combout\);

\DATAMEMORY|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux9~0_combout\ = (\REXMEM|output_result\(1) & (((\REXMEM|output_result\(6))))) # (!\REXMEM|output_result\(1) & ((\REXMEM|output_result\(6) & (\DATAMEMORY|memory[97][6]~q\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux25~83_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datab => \DATAMEMORY|memory[97][6]~q\,
	datac => \REXMEM|output_result\(6),
	datad => \DATAMEMORY|Mux25~83_combout\,
	combout => \DATAMEMORY|Mux9~0_combout\);

\DATAMEMORY|memory~1587\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1587_combout\ = (\DATAMEMORY|memory[3][3]~89_combout\ & (((\DATAMEMORY|memory[99][3]~90_combout\)))) # (!\DATAMEMORY|memory[3][3]~89_combout\ & ((\DATAMEMORY|memory[99][3]~90_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[99][3]~90_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~89_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[99][3]~90_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1587_combout\);

\DATAMEMORY|memory~1588\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1588_combout\ = (\DATAMEMORY|memory[3][3]~89_combout\ & ((\DATAMEMORY|memory~1587_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1587_combout\ & (\REXMEM|output_wrData\(14))))) # (!\DATAMEMORY|memory[3][3]~89_combout\ 
-- & (((\DATAMEMORY|memory~1587_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~89_combout\,
	datac => \DATAMEMORY|memory~1587_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1588_combout\);

\DATAMEMORY|memory[99][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1588_combout\,
	ena => \DATAMEMORY|memory[99][0]~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[99][6]~q\);

\DATAMEMORY|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux9~1_combout\ = (\REXMEM|output_result\(1) & ((\DATAMEMORY|Mux9~0_combout\ & ((\DATAMEMORY|memory[99][6]~q\))) # (!\DATAMEMORY|Mux9~0_combout\ & (\DATAMEMORY|Mux25~15_combout\)))) # (!\REXMEM|output_result\(1) & 
-- (((\DATAMEMORY|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux25~15_combout\,
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|Mux9~0_combout\,
	datad => \DATAMEMORY|memory[99][6]~q\,
	combout => \DATAMEMORY|Mux9~1_combout\);

\DATAMEMORY|memory~1625\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1625_combout\ = (\DATAMEMORY|memory[48][7]~172_combout\ & (((\DATAMEMORY|memory[48][7]~208_combout\)))) # (!\DATAMEMORY|memory[48][7]~172_combout\ & ((\DATAMEMORY|memory[48][7]~208_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[48][7]~208_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[48][7]~172_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[48][7]~208_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1625_combout\);

\DATAMEMORY|memory~1626\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1626_combout\ = (\DATAMEMORY|memory[48][7]~172_combout\ & ((\DATAMEMORY|memory~1625_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1625_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[48][7]~172_combout\ & (((\DATAMEMORY|memory~1625_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[48][7]~172_combout\,
	datac => \DATAMEMORY|memory~1625_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1626_combout\);

\DATAMEMORY|memory[48][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1626_combout\,
	ena => \DATAMEMORY|memory[48][0]~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[48][6]~q\);

\DATAMEMORY|memory~1627\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1627_combout\ = (\DATAMEMORY|memory[56][7]~180_combout\ & (((\DATAMEMORY|memory[56][7]~212_combout\)))) # (!\DATAMEMORY|memory[56][7]~180_combout\ & ((\DATAMEMORY|memory[56][7]~212_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[56][7]~212_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[56][7]~180_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[56][7]~212_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1627_combout\);

\DATAMEMORY|memory~1628\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1628_combout\ = (\DATAMEMORY|memory[56][7]~180_combout\ & ((\DATAMEMORY|memory~1627_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1627_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[56][7]~180_combout\ & (((\DATAMEMORY|memory~1627_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[56][7]~180_combout\,
	datac => \DATAMEMORY|memory~1627_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1628_combout\);

\DATAMEMORY|memory[56][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1628_combout\,
	ena => \DATAMEMORY|memory[56][0]~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[56][6]~q\);

\DATAMEMORY|memory~1629\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1629_combout\ = (\DATAMEMORY|memory[40][5]~186_combout\ & (((\DATAMEMORY|memory[40][5]~216_combout\)))) # (!\DATAMEMORY|memory[40][5]~186_combout\ & ((\DATAMEMORY|memory[40][5]~216_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[40][5]~216_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[40][5]~186_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[40][5]~216_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1629_combout\);

\DATAMEMORY|memory~1630\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1630_combout\ = (\DATAMEMORY|memory[40][5]~186_combout\ & ((\DATAMEMORY|memory~1629_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1629_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[40][5]~186_combout\ & (((\DATAMEMORY|memory~1629_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[40][5]~186_combout\,
	datac => \DATAMEMORY|memory~1629_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1630_combout\);

\DATAMEMORY|memory[40][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1630_combout\,
	ena => \DATAMEMORY|memory[40][0]~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[40][6]~q\);

\DATAMEMORY|Mux25~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~23_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[56][6]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[40][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[56][6]~q\,
	datab => \DATAMEMORY|memory[40][6]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux25~23_combout\);

\DATAMEMORY|memory~1631\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1631_combout\ = (\DATAMEMORY|memory[44][1]~155_combout\ & (((\DATAMEMORY|memory[44][1]~220_combout\)))) # (!\DATAMEMORY|memory[44][1]~155_combout\ & ((\DATAMEMORY|memory[44][1]~220_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[44][1]~220_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[44][1]~155_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[44][1]~220_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1631_combout\);

\DATAMEMORY|memory~1632\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1632_combout\ = (\DATAMEMORY|memory[44][1]~155_combout\ & ((\DATAMEMORY|memory~1631_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1631_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[44][1]~155_combout\ & (((\DATAMEMORY|memory~1631_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[44][1]~155_combout\,
	datac => \DATAMEMORY|memory~1631_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1632_combout\);

\DATAMEMORY|memory[44][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1632_combout\,
	ena => \DATAMEMORY|memory[44][0]~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[44][6]~q\);

\DATAMEMORY|memory~1633\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1633_combout\ = (\DATAMEMORY|memory[52][7]~164_combout\ & (((\DATAMEMORY|memory[52][7]~224_combout\)))) # (!\DATAMEMORY|memory[52][7]~164_combout\ & ((\DATAMEMORY|memory[52][7]~224_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[52][7]~224_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[52][7]~164_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[52][7]~224_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1633_combout\);

\DATAMEMORY|memory~1634\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1634_combout\ = (\DATAMEMORY|memory[52][7]~164_combout\ & ((\DATAMEMORY|memory~1633_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1633_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[52][7]~164_combout\ & (((\DATAMEMORY|memory~1633_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[52][7]~164_combout\,
	datac => \DATAMEMORY|memory~1633_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1634_combout\);

\DATAMEMORY|memory[52][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1634_combout\,
	ena => \DATAMEMORY|memory[52][0]~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[52][6]~q\);

\DATAMEMORY|memory~1635\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1635_combout\ = (\DATAMEMORY|memory[34][6]~228_combout\ & (((\DATAMEMORY|memory[36][1]~229_combout\)))) # (!\DATAMEMORY|memory[34][6]~228_combout\ & ((\DATAMEMORY|memory[36][1]~229_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[36][1]~229_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[34][6]~228_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[36][1]~229_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1635_combout\);

\DATAMEMORY|memory~1636\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1636_combout\ = (\DATAMEMORY|memory[34][6]~228_combout\ & ((\DATAMEMORY|memory~1635_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1635_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[34][6]~228_combout\ & (((\DATAMEMORY|memory~1635_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[34][6]~228_combout\,
	datac => \DATAMEMORY|memory~1635_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1636_combout\);

\DATAMEMORY|memory[36][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1636_combout\,
	ena => \DATAMEMORY|memory[36][0]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[36][6]~q\);

\DATAMEMORY|Mux25~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~24_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[52][6]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[36][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[52][6]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[36][6]~q\,
	combout => \DATAMEMORY|Mux25~24_combout\);

\DATAMEMORY|memory~1637\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1637_combout\ = (\DATAMEMORY|memory[60][7]~149_combout\ & (((\DATAMEMORY|memory[60][7]~233_combout\)))) # (!\DATAMEMORY|memory[60][7]~149_combout\ & ((\DATAMEMORY|memory[60][7]~233_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[60][7]~233_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[60][7]~149_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[60][7]~233_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1637_combout\);

\DATAMEMORY|memory~1638\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1638_combout\ = (\DATAMEMORY|memory[60][7]~149_combout\ & ((\DATAMEMORY|memory~1637_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1637_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[60][7]~149_combout\ & (((\DATAMEMORY|memory~1637_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[60][7]~149_combout\,
	datac => \DATAMEMORY|memory~1637_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1638_combout\);

\DATAMEMORY|memory[60][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1638_combout\,
	ena => \DATAMEMORY|memory[60][0]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[60][6]~q\);

\DATAMEMORY|Mux25~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~25_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux25~24_combout\ & ((\DATAMEMORY|memory[60][6]~q\))) # (!\DATAMEMORY|Mux25~24_combout\ & (\DATAMEMORY|memory[44][6]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux25~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[44][6]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux25~24_combout\,
	datad => \DATAMEMORY|memory[60][6]~q\,
	combout => \DATAMEMORY|Mux25~25_combout\);

\DATAMEMORY|Mux25~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~26_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux25~23_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux25~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux25~23_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux25~25_combout\,
	combout => \DATAMEMORY|Mux25~26_combout\);

\DATAMEMORY|memory~1639\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1639_combout\ = (\DATAMEMORY|memory[64][4]~192_combout\ & (((\DATAMEMORY|memory[64][4]~237_combout\)))) # (!\DATAMEMORY|memory[64][4]~192_combout\ & ((\DATAMEMORY|memory[64][4]~237_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[64][4]~237_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[64][4]~192_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[64][4]~237_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1639_combout\);

\DATAMEMORY|memory~1640\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1640_combout\ = (\DATAMEMORY|memory[64][4]~192_combout\ & ((\DATAMEMORY|memory~1639_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1639_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[64][4]~192_combout\ & (((\DATAMEMORY|memory~1639_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[64][4]~192_combout\,
	datac => \DATAMEMORY|memory~1639_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1640_combout\);

\DATAMEMORY|memory[64][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1640_combout\,
	ena => \DATAMEMORY|memory[64][0]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[64][6]~q\);

\DATAMEMORY|Mux25~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~27_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux25~26_combout\ & ((\DATAMEMORY|memory[64][6]~q\))) # (!\DATAMEMORY|Mux25~26_combout\ & (\DATAMEMORY|memory[48][6]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux25~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[48][6]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux25~26_combout\,
	datad => \DATAMEMORY|memory[64][6]~q\,
	combout => \DATAMEMORY|Mux25~27_combout\);

\DATAMEMORY|memory~1623\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1623_combout\ = (\DATAMEMORY|memory[98][7]~200_combout\ & (((\DATAMEMORY|memory[100][5]~201_combout\)))) # (!\DATAMEMORY|memory[98][7]~200_combout\ & ((\DATAMEMORY|memory[100][5]~201_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[100][5]~201_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[98][7]~200_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[100][5]~201_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1623_combout\);

\DATAMEMORY|memory~1624\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1624_combout\ = (\DATAMEMORY|memory[98][7]~200_combout\ & ((\DATAMEMORY|memory~1623_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1623_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[98][7]~200_combout\ & (((\DATAMEMORY|memory~1623_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[98][7]~200_combout\,
	datac => \DATAMEMORY|memory~1623_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1624_combout\);

\DATAMEMORY|memory[100][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1624_combout\,
	ena => \DATAMEMORY|memory[100][0]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[100][6]~q\);

\DATAMEMORY|memory~1607\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1607_combout\ = (\DATAMEMORY|memory[56][7]~144_combout\ & (((\DATAMEMORY|memory[58][7]~145_combout\)))) # (!\DATAMEMORY|memory[56][7]~144_combout\ & ((\DATAMEMORY|memory[58][7]~145_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[58][7]~145_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[56][7]~144_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[58][7]~145_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1607_combout\);

\DATAMEMORY|memory~1608\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1608_combout\ = (\DATAMEMORY|memory[56][7]~144_combout\ & ((\DATAMEMORY|memory~1607_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1607_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[56][7]~144_combout\ & (((\DATAMEMORY|memory~1607_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[56][7]~144_combout\,
	datac => \DATAMEMORY|memory~1607_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1608_combout\);

\DATAMEMORY|memory[58][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1608_combout\,
	ena => \DATAMEMORY|memory[58][0]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[58][6]~q\);

\DATAMEMORY|memory~1609\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1609_combout\ = (\DATAMEMORY|memory[40][5]~151_combout\ & (((\DATAMEMORY|memory[42][7]~152_combout\)))) # (!\DATAMEMORY|memory[40][5]~151_combout\ & ((\DATAMEMORY|memory[42][7]~152_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[42][7]~152_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[40][5]~151_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[42][7]~152_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1609_combout\);

\DATAMEMORY|memory~1610\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1610_combout\ = (\DATAMEMORY|memory[40][5]~151_combout\ & ((\DATAMEMORY|memory~1609_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1609_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[40][5]~151_combout\ & (((\DATAMEMORY|memory~1609_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[40][5]~151_combout\,
	datac => \DATAMEMORY|memory~1609_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1610_combout\);

\DATAMEMORY|memory[42][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1610_combout\,
	ena => \DATAMEMORY|memory[42][0]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[42][6]~q\);

\DATAMEMORY|Mux25~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~18_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[58][6]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[42][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[58][6]~q\,
	datab => \DATAMEMORY|memory[42][6]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux25~18_combout\);

\DATAMEMORY|memory~1611\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1611_combout\ = (\DATAMEMORY|memory[48][7]~160_combout\ & (((\DATAMEMORY|memory[50][7]~161_combout\)))) # (!\DATAMEMORY|memory[48][7]~160_combout\ & ((\DATAMEMORY|memory[50][7]~161_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[50][7]~161_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[48][7]~160_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[50][7]~161_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1611_combout\);

\DATAMEMORY|memory~1612\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1612_combout\ = (\DATAMEMORY|memory[48][7]~160_combout\ & ((\DATAMEMORY|memory~1611_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1611_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[48][7]~160_combout\ & (((\DATAMEMORY|memory~1611_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[48][7]~160_combout\,
	datac => \DATAMEMORY|memory~1611_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1612_combout\);

\DATAMEMORY|memory[50][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1612_combout\,
	ena => \DATAMEMORY|memory[50][0]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[50][6]~q\);

\DATAMEMORY|memory~1719\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1719_combout\ = (\DATAMEMORY|memory[32][0]~333_combout\ & (((\DATAMEMORY|memory[34][6]~557_combout\)))) # (!\DATAMEMORY|memory[32][0]~333_combout\ & ((\DATAMEMORY|memory[34][6]~557_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[34][6]~557_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[32][0]~333_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[34][6]~557_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1719_combout\);

\DATAMEMORY|memory~1720\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1720_combout\ = (\DATAMEMORY|memory[32][0]~333_combout\ & ((\DATAMEMORY|memory~1719_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1719_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[32][0]~333_combout\ & (((\DATAMEMORY|memory~1719_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[32][0]~333_combout\,
	datac => \DATAMEMORY|memory~1719_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1720_combout\);

\DATAMEMORY|memory[34][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1720_combout\,
	ena => \DATAMEMORY|memory[34][0]~560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[34][6]~q\);

\DATAMEMORY|Mux25~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~80_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[50][6]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[34][6]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ 
-- & (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[50][6]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[34][6]~q\,
	combout => \DATAMEMORY|Mux25~80_combout\);

\DATAMEMORY|memory~1613\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1613_combout\ = (\DATAMEMORY|memory[44][1]~167_combout\ & (((\DATAMEMORY|memory[46][1]~168_combout\)))) # (!\DATAMEMORY|memory[44][1]~167_combout\ & ((\DATAMEMORY|memory[46][1]~168_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[46][1]~168_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[44][1]~167_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[46][1]~168_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1613_combout\);

\DATAMEMORY|memory~1614\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1614_combout\ = (\DATAMEMORY|memory[44][1]~167_combout\ & ((\DATAMEMORY|memory~1613_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1613_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[44][1]~167_combout\ & (((\DATAMEMORY|memory~1613_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[44][1]~167_combout\,
	datac => \DATAMEMORY|memory~1613_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1614_combout\);

\DATAMEMORY|memory[46][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1614_combout\,
	ena => \DATAMEMORY|memory[46][0]~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[46][6]~q\);

\DATAMEMORY|memory~1615\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1615_combout\ = (\DATAMEMORY|memory[52][7]~175_combout\ & (((\DATAMEMORY|memory[54][7]~176_combout\)))) # (!\DATAMEMORY|memory[52][7]~175_combout\ & ((\DATAMEMORY|memory[54][7]~176_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[54][7]~176_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[52][7]~175_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[54][7]~176_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1615_combout\);

\DATAMEMORY|memory~1616\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1616_combout\ = (\DATAMEMORY|memory[52][7]~175_combout\ & ((\DATAMEMORY|memory~1615_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1615_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[52][7]~175_combout\ & (((\DATAMEMORY|memory~1615_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[52][7]~175_combout\,
	datac => \DATAMEMORY|memory~1615_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1616_combout\);

\DATAMEMORY|memory[54][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1616_combout\,
	ena => \DATAMEMORY|memory[54][0]~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[54][6]~q\);

\DATAMEMORY|memory~1617\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1617_combout\ = (\DATAMEMORY|memory[36][1]~182_combout\ & (((\DATAMEMORY|memory[38][5]~183_combout\)))) # (!\DATAMEMORY|memory[36][1]~182_combout\ & ((\DATAMEMORY|memory[38][5]~183_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[38][5]~183_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[36][1]~182_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[38][5]~183_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1617_combout\);

\DATAMEMORY|memory~1618\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1618_combout\ = (\DATAMEMORY|memory[36][1]~182_combout\ & ((\DATAMEMORY|memory~1617_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1617_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[36][1]~182_combout\ & (((\DATAMEMORY|memory~1617_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[36][1]~182_combout\,
	datac => \DATAMEMORY|memory~1617_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1618_combout\);

\DATAMEMORY|memory[38][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1618_combout\,
	ena => \DATAMEMORY|memory[38][0]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[38][6]~q\);

\DATAMEMORY|Mux25~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~19_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[54][6]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[38][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[54][6]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[38][6]~q\,
	combout => \DATAMEMORY|Mux25~19_combout\);

\DATAMEMORY|memory~1619\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1619_combout\ = (\DATAMEMORY|memory[60][7]~188_combout\ & (((\DATAMEMORY|memory[62][6]~189_combout\)))) # (!\DATAMEMORY|memory[60][7]~188_combout\ & ((\DATAMEMORY|memory[62][6]~189_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[62][6]~189_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[60][7]~188_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[62][6]~189_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1619_combout\);

\DATAMEMORY|memory~1620\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1620_combout\ = (\DATAMEMORY|memory[60][7]~188_combout\ & ((\DATAMEMORY|memory~1619_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1619_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[60][7]~188_combout\ & (((\DATAMEMORY|memory~1619_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[60][7]~188_combout\,
	datac => \DATAMEMORY|memory~1619_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1620_combout\);

\DATAMEMORY|memory[62][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1620_combout\,
	ena => \DATAMEMORY|memory[62][0]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[62][6]~q\);

\DATAMEMORY|Mux25~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~20_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux25~19_combout\ & ((\DATAMEMORY|memory[62][6]~q\))) # (!\DATAMEMORY|Mux25~19_combout\ & (\DATAMEMORY|memory[46][6]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux25~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[46][6]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux25~19_combout\,
	datad => \DATAMEMORY|memory[62][6]~q\,
	combout => \DATAMEMORY|Mux25~20_combout\);

\DATAMEMORY|Mux25~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~81_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux25~80_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux25~80_combout\ & ((\DATAMEMORY|Mux25~20_combout\))) # 
-- (!\DATAMEMORY|Mux25~80_combout\ & (\DATAMEMORY|Mux25~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux25~18_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux25~80_combout\,
	datad => \DATAMEMORY|Mux25~20_combout\,
	combout => \DATAMEMORY|Mux25~81_combout\);

\DATAMEMORY|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux17~0_combout\ = (\RMEMWB|output_rdData[11]~24_combout\ & (((\RMEMWB|output_rdData[0]~25_combout\)))) # (!\RMEMWB|output_rdData[11]~24_combout\ & ((\RMEMWB|output_rdData[0]~25_combout\ & (\DATAMEMORY|memory[100][6]~q\)) # 
-- (!\RMEMWB|output_rdData[0]~25_combout\ & ((\DATAMEMORY|Mux25~81_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[11]~24_combout\,
	datab => \DATAMEMORY|memory[100][6]~q\,
	datac => \RMEMWB|output_rdData[0]~25_combout\,
	datad => \DATAMEMORY|Mux25~81_combout\,
	combout => \DATAMEMORY|Mux17~0_combout\);

\DATAMEMORY|memory~1641\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1641_combout\ = (\DATAMEMORY|memory[0][1]~242_combout\ & (((\DATAMEMORY|memory[0][1]~241_combout\)))) # (!\DATAMEMORY|memory[0][1]~242_combout\ & ((\DATAMEMORY|memory[0][1]~241_combout\ & (\REXMEM|output_wrData\(14))) # 
-- (!\DATAMEMORY|memory[0][1]~241_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[0][1]~242_combout\,
	datab => \REXMEM|output_wrData\(14),
	datac => \DATAMEMORY|memory[0][1]~241_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1641_combout\);

\DATAMEMORY|memory~1642\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1642_combout\ = (\DATAMEMORY|memory[0][1]~242_combout\ & ((\DATAMEMORY|memory~1641_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1641_combout\ & (\REXMEM|output_wrData\(22))))) # 
-- (!\DATAMEMORY|memory[0][1]~242_combout\ & (((\DATAMEMORY|memory~1641_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(22),
	datab => \DATAMEMORY|memory[0][1]~242_combout\,
	datac => \DATAMEMORY|memory~1641_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1642_combout\);

\DATAMEMORY|memory[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1642_combout\,
	ena => \DATAMEMORY|memory[0][0]~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[0][6]~q\);

\DATAMEMORY|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux17~1_combout\ = (\RMEMWB|output_rdData[11]~24_combout\ & ((\DATAMEMORY|Mux17~0_combout\ & ((\DATAMEMORY|memory[0][6]~q\))) # (!\DATAMEMORY|Mux17~0_combout\ & (\DATAMEMORY|Mux25~27_combout\)))) # (!\RMEMWB|output_rdData[11]~24_combout\ & 
-- (((\DATAMEMORY|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux25~27_combout\,
	datab => \RMEMWB|output_rdData[11]~24_combout\,
	datac => \DATAMEMORY|Mux17~0_combout\,
	datad => \DATAMEMORY|memory[0][6]~q\,
	combout => \DATAMEMORY|Mux17~1_combout\);

\DATAMEMORY|memory~1675\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1675_combout\ = (\DATAMEMORY|memory[3][3]~387_combout\ & (((\DATAMEMORY|memory[81][5]~433_combout\)))) # (!\DATAMEMORY|memory[3][3]~387_combout\ & ((\DATAMEMORY|memory[81][5]~433_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[81][5]~433_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~387_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[81][5]~433_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1675_combout\);

\DATAMEMORY|memory~1676\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1676_combout\ = (\DATAMEMORY|memory[3][3]~387_combout\ & ((\DATAMEMORY|memory~1675_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1675_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~387_combout\ & (((\DATAMEMORY|memory~1675_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~387_combout\,
	datac => \DATAMEMORY|memory~1675_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1676_combout\);

\DATAMEMORY|memory[81][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1676_combout\,
	ena => \DATAMEMORY|memory[81][0]~436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[81][6]~q\);

\DATAMEMORY|memory~1677\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1677_combout\ = (\DATAMEMORY|memory[3][3]~363_combout\ & (((\DATAMEMORY|memory[89][7]~437_combout\)))) # (!\DATAMEMORY|memory[3][3]~363_combout\ & ((\DATAMEMORY|memory[89][7]~437_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[89][7]~437_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~363_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[89][7]~437_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1677_combout\);

\DATAMEMORY|memory~1678\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1678_combout\ = (\DATAMEMORY|memory[3][3]~363_combout\ & ((\DATAMEMORY|memory~1677_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1677_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~363_combout\ & (((\DATAMEMORY|memory~1677_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~363_combout\,
	datac => \DATAMEMORY|memory~1677_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1678_combout\);

\DATAMEMORY|memory[89][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1678_combout\,
	ena => \DATAMEMORY|memory[89][0]~440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[89][6]~q\);

\DATAMEMORY|memory~1679\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1679_combout\ = (\DATAMEMORY|memory[3][3]~407_combout\ & (((\DATAMEMORY|memory[73][0]~441_combout\)))) # (!\DATAMEMORY|memory[3][3]~407_combout\ & ((\DATAMEMORY|memory[73][0]~441_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[73][0]~441_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~407_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[73][0]~441_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1679_combout\);

\DATAMEMORY|memory~1680\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1680_combout\ = (\DATAMEMORY|memory[3][3]~407_combout\ & ((\DATAMEMORY|memory~1679_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1679_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~407_combout\ & (((\DATAMEMORY|memory~1679_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~407_combout\,
	datac => \DATAMEMORY|memory~1679_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1680_combout\);

\DATAMEMORY|memory[73][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1680_combout\,
	ena => \DATAMEMORY|memory[73][0]~444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[73][6]~q\);

\DATAMEMORY|Mux25~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~41_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[89][6]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[73][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[89][6]~q\,
	datab => \DATAMEMORY|memory[73][6]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux25~41_combout\);

\DATAMEMORY|memory~1585\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1585_combout\ = (\DATAMEMORY|memory[3][3]~81_combout\ & (((\DATAMEMORY|memory[65][0]~82_combout\)))) # (!\DATAMEMORY|memory[3][3]~81_combout\ & ((\DATAMEMORY|memory[65][0]~82_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[65][0]~82_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~81_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[65][0]~82_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1585_combout\);

\DATAMEMORY|memory~1586\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1586_combout\ = (\DATAMEMORY|memory[3][3]~81_combout\ & ((\DATAMEMORY|memory~1585_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1585_combout\ & (\REXMEM|output_wrData\(14))))) # (!\DATAMEMORY|memory[3][3]~81_combout\ 
-- & (((\DATAMEMORY|memory~1585_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~81_combout\,
	datac => \DATAMEMORY|memory~1585_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1586_combout\);

\DATAMEMORY|memory[65][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1586_combout\,
	ena => \DATAMEMORY|memory[65][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[65][6]~q\);

\DATAMEMORY|Mux25~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~84_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[65][6]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux25~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux25~41_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[65][6]~q\,
	combout => \DATAMEMORY|Mux25~84_combout\);

\DATAMEMORY|memory~1681\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1681_combout\ = (\DATAMEMORY|memory[3][3]~1982_combout\ & (((\DATAMEMORY|memory[77][6]~445_combout\)))) # (!\DATAMEMORY|memory[3][3]~1982_combout\ & ((\DATAMEMORY|memory[77][6]~445_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[77][6]~445_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1982_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[77][6]~445_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1681_combout\);

\DATAMEMORY|memory~1682\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1682_combout\ = (\DATAMEMORY|memory[3][3]~1982_combout\ & ((\DATAMEMORY|memory~1681_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1681_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~1982_combout\ & (((\DATAMEMORY|memory~1681_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~1982_combout\,
	datac => \DATAMEMORY|memory~1681_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1682_combout\);

\DATAMEMORY|memory[77][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1682_combout\,
	ena => \DATAMEMORY|memory[77][0]~448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[77][6]~q\);

\DATAMEMORY|memory~1683\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1683_combout\ = (\DATAMEMORY|memory[3][3]~1980_combout\ & (((\DATAMEMORY|memory[85][7]~449_combout\)))) # (!\DATAMEMORY|memory[3][3]~1980_combout\ & ((\DATAMEMORY|memory[85][7]~449_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[85][7]~449_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1980_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[85][7]~449_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1683_combout\);

\DATAMEMORY|memory~1684\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1684_combout\ = (\DATAMEMORY|memory[3][3]~1980_combout\ & ((\DATAMEMORY|memory~1683_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1683_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~1980_combout\ & (((\DATAMEMORY|memory~1683_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~1980_combout\,
	datac => \DATAMEMORY|memory~1683_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1684_combout\);

\DATAMEMORY|memory[85][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1684_combout\,
	ena => \DATAMEMORY|memory[85][0]~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[85][6]~q\);

\DATAMEMORY|memory~1685\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1685_combout\ = (\DATAMEMORY|memory[3][3]~1984_combout\ & (((\DATAMEMORY|memory[69][4]~453_combout\)))) # (!\DATAMEMORY|memory[3][3]~1984_combout\ & ((\DATAMEMORY|memory[69][4]~453_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[69][4]~453_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1984_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[69][4]~453_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1685_combout\);

\DATAMEMORY|memory~1686\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1686_combout\ = (\DATAMEMORY|memory[3][3]~1984_combout\ & ((\DATAMEMORY|memory~1685_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1685_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~1984_combout\ & (((\DATAMEMORY|memory~1685_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~1984_combout\,
	datac => \DATAMEMORY|memory~1685_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1686_combout\);

\DATAMEMORY|memory[69][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1686_combout\,
	ena => \DATAMEMORY|memory[69][0]~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[69][6]~q\);

\DATAMEMORY|Mux25~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~42_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[85][6]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[69][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[85][6]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[69][6]~q\,
	combout => \DATAMEMORY|Mux25~42_combout\);

\DATAMEMORY|memory~1687\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1687_combout\ = (\DATAMEMORY|memory[3][3]~1986_combout\ & (((\DATAMEMORY|memory[93][0]~457_combout\)))) # (!\DATAMEMORY|memory[3][3]~1986_combout\ & ((\DATAMEMORY|memory[93][0]~457_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[93][0]~457_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1986_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[93][0]~457_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1687_combout\);

\DATAMEMORY|memory~1688\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1688_combout\ = (\DATAMEMORY|memory[3][3]~1986_combout\ & ((\DATAMEMORY|memory~1687_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1687_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~1986_combout\ & (((\DATAMEMORY|memory~1687_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~1986_combout\,
	datac => \DATAMEMORY|memory~1687_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1688_combout\);

\DATAMEMORY|memory[93][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1688_combout\,
	ena => \DATAMEMORY|memory[93][0]~460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[93][6]~q\);

\DATAMEMORY|Mux25~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~43_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux25~42_combout\ & ((\DATAMEMORY|memory[93][6]~q\))) # (!\DATAMEMORY|Mux25~42_combout\ & (\DATAMEMORY|memory[77][6]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux25~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[77][6]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux25~42_combout\,
	datad => \DATAMEMORY|memory[93][6]~q\,
	combout => \DATAMEMORY|Mux25~43_combout\);

\DATAMEMORY|Mux25~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~85_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux25~84_combout\ & ((\DATAMEMORY|Mux25~43_combout\))) # (!\DATAMEMORY|Mux25~84_combout\ & (\DATAMEMORY|memory[81][6]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux25~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[81][6]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux25~84_combout\,
	datad => \DATAMEMORY|Mux25~43_combout\,
	combout => \DATAMEMORY|Mux25~85_combout\);

\DATAMEMORY|memory~1691\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1691_combout\ = (\DATAMEMORY|memory[3][3]~352_combout\ & (((\DATAMEMORY|memory[25][7]~465_combout\)))) # (!\DATAMEMORY|memory[3][3]~352_combout\ & ((\DATAMEMORY|memory[25][7]~465_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[25][7]~465_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~352_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[25][7]~465_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1691_combout\);

\DATAMEMORY|memory~1692\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1692_combout\ = (\DATAMEMORY|memory[3][3]~352_combout\ & ((\DATAMEMORY|memory~1691_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1691_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~352_combout\ & (((\DATAMEMORY|memory~1691_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~352_combout\,
	datac => \DATAMEMORY|memory~1691_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1692_combout\);

\DATAMEMORY|memory[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1692_combout\,
	ena => \DATAMEMORY|memory[25][0]~468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[25][6]~q\);

\DATAMEMORY|memory~1693\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1693_combout\ = (\DATAMEMORY|memory[3][3]~397_combout\ & (((\DATAMEMORY|memory[9][2]~469_combout\)))) # (!\DATAMEMORY|memory[3][3]~397_combout\ & ((\DATAMEMORY|memory[9][2]~469_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[9][2]~469_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~397_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[9][2]~469_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1693_combout\);

\DATAMEMORY|memory~1694\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1694_combout\ = (\DATAMEMORY|memory[3][3]~397_combout\ & ((\DATAMEMORY|memory~1693_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1693_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~397_combout\ & (((\DATAMEMORY|memory~1693_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~397_combout\,
	datac => \DATAMEMORY|memory~1693_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1694_combout\);

\DATAMEMORY|memory[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1694_combout\,
	ena => \DATAMEMORY|memory[9][0]~472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[9][6]~q\);

\DATAMEMORY|Mux25~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~46_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[25][6]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[9][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[25][6]~q\,
	datab => \DATAMEMORY|memory[9][6]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux25~46_combout\);

\DATAMEMORY|memory~1705\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1705_combout\ = (\DATAMEMORY|memory[3][3]~376_combout\ & (((\DATAMEMORY|memory[17][4]~493_combout\)))) # (!\DATAMEMORY|memory[3][3]~376_combout\ & ((\DATAMEMORY|memory[17][4]~493_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[17][4]~493_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~376_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[17][4]~493_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1705_combout\);

\DATAMEMORY|memory~1706\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1706_combout\ = (\DATAMEMORY|memory[3][3]~376_combout\ & ((\DATAMEMORY|memory~1705_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1705_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~376_combout\ & (((\DATAMEMORY|memory~1705_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~376_combout\,
	datac => \DATAMEMORY|memory~1705_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1706_combout\);

\DATAMEMORY|memory[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1706_combout\,
	ena => \DATAMEMORY|memory[17][0]~496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[17][6]~q\);

\DATAMEMORY|memory~1605\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1605_combout\ = (\DATAMEMORY|memory[1][1]~128_combout\ & (((\DATAMEMORY|memory[3][3]~127_combout\)))) # (!\DATAMEMORY|memory[1][1]~128_combout\ & ((\DATAMEMORY|memory[3][3]~127_combout\ & (\REXMEM|output_wrData\(14))) # 
-- (!\DATAMEMORY|memory[3][3]~127_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[1][1]~128_combout\,
	datab => \REXMEM|output_wrData\(14),
	datac => \DATAMEMORY|memory[3][3]~127_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1605_combout\);

\DATAMEMORY|memory~1606\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1606_combout\ = (\DATAMEMORY|memory[1][1]~128_combout\ & ((\DATAMEMORY|memory~1605_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1605_combout\ & (\REXMEM|output_wrData\(22))))) # 
-- (!\DATAMEMORY|memory[1][1]~128_combout\ & (((\DATAMEMORY|memory~1605_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(22),
	datab => \DATAMEMORY|memory[1][1]~128_combout\,
	datac => \DATAMEMORY|memory~1605_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1606_combout\);

\DATAMEMORY|memory[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1606_combout\,
	ena => \DATAMEMORY|memory[1][0]~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[1][6]~q\);

\DATAMEMORY|Mux25~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~86_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[17][6]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[1][6]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & 
-- (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[17][6]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[1][6]~q\,
	combout => \DATAMEMORY|Mux25~86_combout\);

\DATAMEMORY|memory~1695\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1695_combout\ = (\DATAMEMORY|memory[3][3]~1983_combout\ & (((\DATAMEMORY|memory[13][4]~473_combout\)))) # (!\DATAMEMORY|memory[3][3]~1983_combout\ & ((\DATAMEMORY|memory[13][4]~473_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[13][4]~473_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1983_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[13][4]~473_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1695_combout\);

\DATAMEMORY|memory~1696\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1696_combout\ = (\DATAMEMORY|memory[3][3]~1983_combout\ & ((\DATAMEMORY|memory~1695_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1695_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~1983_combout\ & (((\DATAMEMORY|memory~1695_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~1983_combout\,
	datac => \DATAMEMORY|memory~1695_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1696_combout\);

\DATAMEMORY|memory[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1696_combout\,
	ena => \DATAMEMORY|memory[13][0]~476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[13][6]~q\);

\DATAMEMORY|memory~1697\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1697_combout\ = (\DATAMEMORY|memory[3][3]~1981_combout\ & (((\DATAMEMORY|memory[21][4]~477_combout\)))) # (!\DATAMEMORY|memory[3][3]~1981_combout\ & ((\DATAMEMORY|memory[21][4]~477_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[21][4]~477_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1981_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[21][4]~477_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1697_combout\);

\DATAMEMORY|memory~1698\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1698_combout\ = (\DATAMEMORY|memory[3][3]~1981_combout\ & ((\DATAMEMORY|memory~1697_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1697_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~1981_combout\ & (((\DATAMEMORY|memory~1697_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~1981_combout\,
	datac => \DATAMEMORY|memory~1697_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1698_combout\);

\DATAMEMORY|memory[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1698_combout\,
	ena => \DATAMEMORY|memory[21][0]~480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[21][6]~q\);

\DATAMEMORY|memory~1699\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1699_combout\ = (\DATAMEMORY|memory[3][3]~1985_combout\ & (((\DATAMEMORY|memory[5][6]~481_combout\)))) # (!\DATAMEMORY|memory[3][3]~1985_combout\ & ((\DATAMEMORY|memory[5][6]~481_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[5][6]~481_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1985_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[5][6]~481_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1699_combout\);

\DATAMEMORY|memory~1700\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1700_combout\ = (\DATAMEMORY|memory[3][3]~1985_combout\ & ((\DATAMEMORY|memory~1699_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1699_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~1985_combout\ & (((\DATAMEMORY|memory~1699_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~1985_combout\,
	datac => \DATAMEMORY|memory~1699_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1700_combout\);

\DATAMEMORY|memory[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1700_combout\,
	ena => \DATAMEMORY|memory[5][0]~484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[5][6]~q\);

\DATAMEMORY|Mux25~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~47_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[21][6]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[5][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[21][6]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[5][6]~q\,
	combout => \DATAMEMORY|Mux25~47_combout\);

\DATAMEMORY|memory~1701\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1701_combout\ = (\DATAMEMORY|memory[3][3]~1987_combout\ & (((\DATAMEMORY|memory[29][2]~485_combout\)))) # (!\DATAMEMORY|memory[3][3]~1987_combout\ & ((\DATAMEMORY|memory[29][2]~485_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[29][2]~485_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1987_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[29][2]~485_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1701_combout\);

\DATAMEMORY|memory~1702\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1702_combout\ = (\DATAMEMORY|memory[3][3]~1987_combout\ & ((\DATAMEMORY|memory~1701_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1701_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~1987_combout\ & (((\DATAMEMORY|memory~1701_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~1987_combout\,
	datac => \DATAMEMORY|memory~1701_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1702_combout\);

\DATAMEMORY|memory[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1702_combout\,
	ena => \DATAMEMORY|memory[29][0]~488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[29][6]~q\);

\DATAMEMORY|Mux25~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~48_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux25~47_combout\ & ((\DATAMEMORY|memory[29][6]~q\))) # (!\DATAMEMORY|Mux25~47_combout\ & (\DATAMEMORY|memory[13][6]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux25~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[13][6]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux25~47_combout\,
	datad => \DATAMEMORY|memory[29][6]~q\,
	combout => \DATAMEMORY|Mux25~48_combout\);

\DATAMEMORY|Mux25~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~87_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux25~86_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux25~86_combout\ & ((\DATAMEMORY|Mux25~48_combout\))) # 
-- (!\DATAMEMORY|Mux25~86_combout\ & (\DATAMEMORY|Mux25~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux25~46_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux25~86_combout\,
	datad => \DATAMEMORY|Mux25~48_combout\,
	combout => \DATAMEMORY|Mux25~87_combout\);

\DATAMEMORY|Mux25~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~88_combout\ = (!\REXMEM|output_result\(1) & ((\REXMEM|output_result\(6) & (\DATAMEMORY|Mux25~85_combout\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux25~87_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux25~85_combout\,
	datab => \DATAMEMORY|Mux25~87_combout\,
	datac => \REXMEM|output_result\(6),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|Mux25~88_combout\);

\DATAMEMORY|Mux25~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~89_combout\ = (\DATAMEMORY|Mux25~88_combout\) # ((\REXMEM|output_result\(1) & \DATAMEMORY|Mux25~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux25~88_combout\,
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|Mux25~66_combout\,
	combout => \DATAMEMORY|Mux25~89_combout\);

\DATAMEMORY|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux9~2_combout\ = (\RMEMWB|output_rdData[20]~27_combout\ & (((\RMEMWB|output_rdData[0]~17_combout\)))) # (!\RMEMWB|output_rdData[20]~27_combout\ & ((\RMEMWB|output_rdData[0]~17_combout\ & (\DATAMEMORY|Mux17~1_combout\)) # 
-- (!\RMEMWB|output_rdData[0]~17_combout\ & ((\DATAMEMORY|Mux25~89_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[20]~27_combout\,
	datab => \DATAMEMORY|Mux17~1_combout\,
	datac => \RMEMWB|output_rdData[0]~17_combout\,
	datad => \DATAMEMORY|Mux25~89_combout\,
	combout => \DATAMEMORY|Mux9~2_combout\);

\DATAMEMORY|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux9~3_combout\ = (\RMEMWB|output_rdData[20]~27_combout\ & ((\DATAMEMORY|Mux9~2_combout\ & ((\DATAMEMORY|memory[98][6]~q\))) # (!\DATAMEMORY|Mux9~2_combout\ & (\DATAMEMORY|Mux9~1_combout\)))) # (!\RMEMWB|output_rdData[20]~27_combout\ & 
-- (((\DATAMEMORY|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux9~1_combout\,
	datab => \RMEMWB|output_rdData[20]~27_combout\,
	datac => \DATAMEMORY|Mux9~2_combout\,
	datad => \DATAMEMORY|memory[98][6]~q\,
	combout => \DATAMEMORY|Mux9~3_combout\);

\RMEMWB|output_rdData[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RMEMWB|output_rdData[22]~14_combout\,
	asdata => \DATAMEMORY|Mux9~3_combout\,
	sload => \RMEMWB|output_rdData[11]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_rdData\(22));

\MUXALU|Saida[22]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXALU|Saida[22]~17_combout\ = (\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(6))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_imed\(6),
	datab => \RIDEX|output_read2\(22),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \MUXALU|Saida[22]~17_combout\);

\regBd|reg1|reg|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[22]~22_combout\,
	ena => \regBd|Rin1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg1|reg|Q\(22));

\regBd|reg30|reg|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[22]~22_combout\,
	ena => \regBd|Rin1[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg30|reg|Q\(22));

\regBd|reg0|reg|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[22]~22_combout\,
	ena => \regBd|Rin1[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg0|reg|Q\(22));

\regBd|readData1[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[22]~44_combout\ = (\RIFIF|out_instr\(10) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(10) & ((\RIFIF|out_instr\(0) & (\regBd|reg30|reg|Q\(22))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(10),
	datab => \regBd|reg30|reg|Q\(22),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(22),
	combout => \regBd|readData1[22]~44_combout\);

\regBd|reg31|reg|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[22]~22_combout\,
	ena => \regBd|Rin1[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg31|reg|Q\(22));

\regBd|readData1[22]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[22]~45_combout\ = (\RIFIF|out_instr\(10) & ((\regBd|readData1[22]~44_combout\ & ((\regBd|reg31|reg|Q\(22)))) # (!\regBd|readData1[22]~44_combout\ & (\regBd|reg1|reg|Q\(22))))) # (!\RIFIF|out_instr\(10) & 
-- (((\regBd|readData1[22]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg1|reg|Q\(22),
	datab => \RIFIF|out_instr\(10),
	datac => \regBd|readData1[22]~44_combout\,
	datad => \regBd|reg31|reg|Q\(22),
	combout => \regBd|readData1[22]~45_combout\);

\RIDEX|output_read1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData1[22]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read1\(22));

\ALU|Add0~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~131_combout\ = (\ALU|Add0~26_combout\ & ((\MUXALU|Saida[22]~17_combout\) # ((\RIDEX|output_read1\(22))))) # (!\ALU|Add0~26_combout\ & (\MUXALU|Saida[22]~17_combout\ & (\RIDEX|output_read1\(22) & \ALU|Add0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~26_combout\,
	datab => \MUXALU|Saida[22]~17_combout\,
	datac => \RIDEX|output_read1\(22),
	datad => \ALU|Add0~27_combout\,
	combout => \ALU|Add0~131_combout\);

\ALU|Add0~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~133_combout\ = (\ALU|Add0~132_combout\ & ((\RIDEX|output_read1\(22) & (\ALU|Add0~129\ & VCC)) # (!\RIDEX|output_read1\(22) & (!\ALU|Add0~129\)))) # (!\ALU|Add0~132_combout\ & ((\RIDEX|output_read1\(22) & (!\ALU|Add0~129\)) # 
-- (!\RIDEX|output_read1\(22) & ((\ALU|Add0~129\) # (GND)))))
-- \ALU|Add0~134\ = CARRY((\ALU|Add0~132_combout\ & (!\RIDEX|output_read1\(22) & !\ALU|Add0~129\)) # (!\ALU|Add0~132_combout\ & ((!\ALU|Add0~129\) # (!\RIDEX|output_read1\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~132_combout\,
	datab => \RIDEX|output_read1\(22),
	datad => VCC,
	cin => \ALU|Add0~129\,
	combout => \ALU|Add0~133_combout\,
	cout => \ALU|Add0~134\);

\ALU|Add0~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~135_combout\ = (\ALU|Mux28~1_combout\ & ((\ALU|Add0~131_combout\) # ((\ALU|Add0~29_combout\ & \ALU|Add0~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux28~1_combout\,
	datab => \ALU|Add0~131_combout\,
	datac => \ALU|Add0~29_combout\,
	datad => \ALU|Add0~133_combout\,
	combout => \ALU|Add0~135_combout\);

\REXMEM|output_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ALU|Add0~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_result\(22));

\RMEMWB|output_addr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_result\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_addr\(22));

\MUXWB|Saida[22]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXWB|Saida[22]~22_combout\ = (\RMEMWB|output_WB\(0) & (\RMEMWB|output_rdData\(22))) # (!\RMEMWB|output_WB\(0) & ((\RMEMWB|output_addr\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData\(22),
	datab => \RMEMWB|output_addr\(22),
	datad => \RMEMWB|output_WB\(0),
	combout => \MUXWB|Saida[22]~22_combout\);

\regBd|reg9|reg|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[22]~22_combout\,
	ena => \regBd|Rin1[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg9|reg|Q\(22));

\regBd|reg23|reg|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[22]~22_combout\,
	ena => \regBd|Rin1[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg23|reg|Q\(22));

\regBd|readData2[22]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[22]~110_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg23|reg|Q\(22))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg1|reg|Q\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg23|reg|Q\(22),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg1|reg|Q\(22),
	combout => \regBd|readData2[22]~110_combout\);

\regBd|readData2[22]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[22]~111_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[22]~110_combout\ & ((\regBd|reg31|reg|Q\(22)))) # (!\regBd|readData2[22]~110_combout\ & (\regBd|reg9|reg|Q\(22))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[22]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg9|reg|Q\(22),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[22]~110_combout\,
	datad => \regBd|reg31|reg|Q\(22),
	combout => \regBd|readData2[22]~111_combout\);

\regBd|reg8|reg|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[22]~22_combout\,
	ena => \regBd|Rin1[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg8|reg|Q\(22));

\regBd|reg22|reg|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[22]~22_combout\,
	ena => \regBd|Rin1[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg22|reg|Q\(22));

\regBd|readData2[22]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[22]~112_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg22|reg|Q\(22))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg22|reg|Q\(22),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(22),
	combout => \regBd|readData2[22]~112_combout\);

\regBd|readData2[22]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[22]~113_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[22]~112_combout\ & ((\regBd|reg30|reg|Q\(22)))) # (!\regBd|readData2[22]~112_combout\ & (\regBd|reg8|reg|Q\(22))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[22]~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg8|reg|Q\(22),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[22]~112_combout\,
	datad => \regBd|reg30|reg|Q\(22),
	combout => \regBd|readData2[22]~113_combout\);

\regBd|readData2[22]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[22]~114_combout\ = (\RIFIF|out_instr\(15) & (\regBd|readData2[22]~111_combout\)) # (!\RIFIF|out_instr\(15) & ((\regBd|readData2[22]~113_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|readData2[22]~111_combout\,
	datab => \regBd|readData2[22]~113_combout\,
	datad => \RIFIF|out_instr\(15),
	combout => \regBd|readData2[22]~114_combout\);

\RIDEX|output_read2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData2[22]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read2\(22));

\ALU|Add0~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~132_combout\ = \ULACONTROL|Mux4~0_combout\ $ (((\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_imed\(6)))) # (!\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_read2\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(4),
	datab => \RIDEX|output_read2\(22),
	datac => \RIDEX|output_imed\(6),
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~132_combout\);

\ALU|Add0~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~138_combout\ = ((\ALU|Add0~137_combout\ $ (\RIDEX|output_read1\(23) $ (!\ALU|Add0~134\)))) # (GND)
-- \ALU|Add0~139\ = CARRY((\ALU|Add0~137_combout\ & ((\RIDEX|output_read1\(23)) # (!\ALU|Add0~134\))) # (!\ALU|Add0~137_combout\ & (\RIDEX|output_read1\(23) & !\ALU|Add0~134\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~137_combout\,
	datab => \RIDEX|output_read1\(23),
	datad => VCC,
	cin => \ALU|Add0~134\,
	combout => \ALU|Add0~138_combout\,
	cout => \ALU|Add0~139\);

\ALU|Add0~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~140_combout\ = (\ALU|Mux28~1_combout\ & ((\ALU|Add0~136_combout\) # ((\ALU|Add0~29_combout\ & \ALU|Add0~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux28~1_combout\,
	datab => \ALU|Add0~136_combout\,
	datac => \ALU|Add0~29_combout\,
	datad => \ALU|Add0~138_combout\,
	combout => \ALU|Add0~140_combout\);

\REXMEM|output_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ALU|Add0~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_result\(23));

\RMEMWB|output_addr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_result\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_addr\(23));

\MUXWB|Saida[23]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXWB|Saida[23]~23_combout\ = (\RMEMWB|output_WB\(0) & (\RMEMWB|output_rdData\(23))) # (!\RMEMWB|output_WB\(0) & ((\RMEMWB|output_addr\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData\(23),
	datab => \RMEMWB|output_addr\(23),
	datad => \RMEMWB|output_WB\(0),
	combout => \MUXWB|Saida[23]~23_combout\);

\regBd|reg9|reg|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[23]~23_combout\,
	ena => \regBd|Rin1[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg9|reg|Q\(23));

\regBd|reg23|reg|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[23]~23_combout\,
	ena => \regBd|Rin1[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg23|reg|Q\(23));

\regBd|readData2[23]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[23]~115_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg23|reg|Q\(23))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg1|reg|Q\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg23|reg|Q\(23),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg1|reg|Q\(23),
	combout => \regBd|readData2[23]~115_combout\);

\regBd|readData2[23]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[23]~116_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[23]~115_combout\ & ((\regBd|reg31|reg|Q\(23)))) # (!\regBd|readData2[23]~115_combout\ & (\regBd|reg9|reg|Q\(23))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[23]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg9|reg|Q\(23),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[23]~115_combout\,
	datad => \regBd|reg31|reg|Q\(23),
	combout => \regBd|readData2[23]~116_combout\);

\regBd|reg8|reg|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[23]~23_combout\,
	ena => \regBd|Rin1[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg8|reg|Q\(23));

\regBd|reg22|reg|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[23]~23_combout\,
	ena => \regBd|Rin1[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg22|reg|Q\(23));

\regBd|readData2[23]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[23]~117_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg22|reg|Q\(23))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg22|reg|Q\(23),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(23),
	combout => \regBd|readData2[23]~117_combout\);

\regBd|readData2[23]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[23]~118_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[23]~117_combout\ & ((\regBd|reg30|reg|Q\(23)))) # (!\regBd|readData2[23]~117_combout\ & (\regBd|reg8|reg|Q\(23))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[23]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg8|reg|Q\(23),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[23]~117_combout\,
	datad => \regBd|reg30|reg|Q\(23),
	combout => \regBd|readData2[23]~118_combout\);

\regBd|readData2[23]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[23]~119_combout\ = (\RIFIF|out_instr\(15) & (\regBd|readData2[23]~116_combout\)) # (!\RIFIF|out_instr\(15) & ((\regBd|readData2[23]~118_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|readData2[23]~116_combout\,
	datab => \regBd|readData2[23]~118_combout\,
	datad => \RIFIF|out_instr\(15),
	combout => \regBd|readData2[23]~119_combout\);

\RIDEX|output_read2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData2[23]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read2\(23));

\REXMEM|output_wrData[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_read2\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_wrData\(23));

\DATAMEMORY|memory~1773\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1773_combout\ = (\DATAMEMORY|memory[49][7]~56_combout\ & (((\DATAMEMORY|memory[3][3]~55_combout\)))) # (!\DATAMEMORY|memory[49][7]~56_combout\ & ((\DATAMEMORY|memory[3][3]~55_combout\ & (\REXMEM|output_wrData\(15))) # 
-- (!\DATAMEMORY|memory[3][3]~55_combout\ & ((\REXMEM|output_wrData\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[49][7]~56_combout\,
	datab => \REXMEM|output_wrData\(15),
	datac => \DATAMEMORY|memory[3][3]~55_combout\,
	datad => \REXMEM|output_wrData\(31),
	combout => \DATAMEMORY|memory~1773_combout\);

\DATAMEMORY|memory~1774\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1774_combout\ = (\DATAMEMORY|memory[49][7]~56_combout\ & ((\DATAMEMORY|memory~1773_combout\ & ((\REXMEM|output_wrData\(7)))) # (!\DATAMEMORY|memory~1773_combout\ & (\REXMEM|output_wrData\(23))))) # 
-- (!\DATAMEMORY|memory[49][7]~56_combout\ & (((\DATAMEMORY|memory~1773_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(23),
	datab => \DATAMEMORY|memory[49][7]~56_combout\,
	datac => \DATAMEMORY|memory~1773_combout\,
	datad => \REXMEM|output_wrData\(7),
	combout => \DATAMEMORY|memory~1774_combout\);

\DATAMEMORY|memory[49][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1774_combout\,
	ena => \DATAMEMORY|memory[49][0]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[49][7]~q\);

\DATAMEMORY|Mux24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~3_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux24~0_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux24~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux24~0_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux24~2_combout\,
	combout => \DATAMEMORY|Mux24~3_combout\);

\DATAMEMORY|Mux24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~4_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux24~3_combout\ & ((\DATAMEMORY|memory[65][7]~q\))) # (!\DATAMEMORY|Mux24~3_combout\ & (\DATAMEMORY|memory[49][7]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux24~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[49][7]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux24~3_combout\,
	datad => \DATAMEMORY|memory[65][7]~q\,
	combout => \DATAMEMORY|Mux24~4_combout\);

\DATAMEMORY|Mux24~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~10_combout\ = (\REXMEM|output_result\(1) & (((\REXMEM|output_result\(6))))) # (!\REXMEM|output_result\(1) & ((\REXMEM|output_result\(6) & (\DATAMEMORY|memory[99][7]~q\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux24~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datab => \DATAMEMORY|memory[99][7]~q\,
	datac => \REXMEM|output_result\(6),
	datad => \DATAMEMORY|Mux24~9_combout\,
	combout => \DATAMEMORY|Mux24~10_combout\);

\DATAMEMORY|Mux24~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~11_combout\ = (\REXMEM|output_result\(1) & ((\DATAMEMORY|Mux24~10_combout\ & ((\DATAMEMORY|memory[1][7]~q\))) # (!\DATAMEMORY|Mux24~10_combout\ & (\DATAMEMORY|Mux24~4_combout\)))) # (!\REXMEM|output_result\(1) & 
-- (((\DATAMEMORY|Mux24~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux24~4_combout\,
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|Mux24~10_combout\,
	datad => \DATAMEMORY|memory[1][7]~q\,
	combout => \DATAMEMORY|Mux24~11_combout\);

\DATAMEMORY|Mux24~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~15_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux24~12_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux24~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux24~12_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux24~14_combout\,
	combout => \DATAMEMORY|Mux24~15_combout\);

\DATAMEMORY|Mux24~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~16_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux24~15_combout\ & ((\DATAMEMORY|memory[66][7]~q\))) # (!\DATAMEMORY|Mux24~15_combout\ & (\DATAMEMORY|memory[50][7]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux24~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[50][7]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux24~15_combout\,
	datad => \DATAMEMORY|memory[66][7]~q\,
	combout => \DATAMEMORY|Mux24~16_combout\);

\DATAMEMORY|Mux24~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~22_combout\ = (\RMEMWB|output_rdData[0]~19_combout\ & (((\RMEMWB|output_rdData[0]~18_combout\)))) # (!\RMEMWB|output_rdData[0]~19_combout\ & ((\RMEMWB|output_rdData[0]~18_combout\ & (\DATAMEMORY|Mux24~16_combout\)) # 
-- (!\RMEMWB|output_rdData[0]~18_combout\ & ((\DATAMEMORY|Mux24~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[0]~19_combout\,
	datab => \DATAMEMORY|Mux24~16_combout\,
	datac => \RMEMWB|output_rdData[0]~18_combout\,
	datad => \DATAMEMORY|Mux24~21_combout\,
	combout => \DATAMEMORY|Mux24~22_combout\);

\DATAMEMORY|Mux24~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~23_combout\ = (\RMEMWB|output_rdData[0]~19_combout\ & ((\DATAMEMORY|Mux24~22_combout\ & ((\DATAMEMORY|memory[0][7]~q\))) # (!\DATAMEMORY|Mux24~22_combout\ & (\DATAMEMORY|memory[100][7]~q\)))) # (!\RMEMWB|output_rdData[0]~19_combout\ & 
-- (((\DATAMEMORY|Mux24~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][7]~q\,
	datab => \RMEMWB|output_rdData[0]~19_combout\,
	datac => \DATAMEMORY|Mux24~22_combout\,
	datad => \DATAMEMORY|memory[0][7]~q\,
	combout => \DATAMEMORY|Mux24~23_combout\);

\DATAMEMORY|Mux24~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~27_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux24~24_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux24~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux24~24_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux24~26_combout\,
	combout => \DATAMEMORY|Mux24~27_combout\);

\DATAMEMORY|Mux24~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~28_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux24~27_combout\ & ((\DATAMEMORY|memory[34][7]~q\))) # (!\DATAMEMORY|Mux24~27_combout\ & (\DATAMEMORY|memory[18][7]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux24~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[18][7]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux24~27_combout\,
	datad => \DATAMEMORY|memory[34][7]~q\,
	combout => \DATAMEMORY|Mux24~28_combout\);

\DATAMEMORY|Mux24~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~61_combout\ = (\RMEMWB|output_rdData[0]~20_combout\ & (((\RMEMWB|output_rdData[0]~21_combout\)))) # (!\RMEMWB|output_rdData[0]~20_combout\ & ((\RMEMWB|output_rdData[0]~21_combout\ & (\DATAMEMORY|Mux24~39_combout\)) # 
-- (!\RMEMWB|output_rdData[0]~21_combout\ & ((\RMEMWB|output_rdData[15]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[0]~20_combout\,
	datab => \DATAMEMORY|Mux24~39_combout\,
	datac => \RMEMWB|output_rdData[0]~21_combout\,
	datad => \RMEMWB|output_rdData[15]~7_combout\,
	combout => \DATAMEMORY|Mux24~61_combout\);

\DATAMEMORY|Mux24~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~65_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|Mux26~1_combout\ & (\DATAMEMORY|memory[82][7]~q\)) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- ((\DATAMEMORY|Mux24~64_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[82][7]~q\,
	datac => \DATAMEMORY|Mux26~1_combout\,
	datad => \DATAMEMORY|Mux24~64_combout\,
	combout => \DATAMEMORY|Mux24~65_combout\);

\DATAMEMORY|Mux24~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~66_combout\ = (\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|Mux24~65_combout\ & ((\DATAMEMORY|memory[98][7]~q\))) # (!\DATAMEMORY|Mux24~65_combout\ & (\DATAMEMORY|Mux24~62_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- (((\DATAMEMORY|Mux24~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux24~62_combout\,
	datab => \DATAMEMORY|Mux26~0_combout\,
	datac => \DATAMEMORY|Mux24~65_combout\,
	datad => \DATAMEMORY|memory[98][7]~q\,
	combout => \DATAMEMORY|Mux24~66_combout\);

\DATAMEMORY|Mux24~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~67_combout\ = (\RMEMWB|output_rdData[0]~20_combout\ & ((\DATAMEMORY|Mux24~61_combout\ & ((\DATAMEMORY|Mux24~66_combout\))) # (!\DATAMEMORY|Mux24~61_combout\ & (\DATAMEMORY|Mux24~28_combout\)))) # (!\RMEMWB|output_rdData[0]~20_combout\ & 
-- (((\DATAMEMORY|Mux24~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux24~28_combout\,
	datab => \RMEMWB|output_rdData[0]~20_combout\,
	datac => \DATAMEMORY|Mux24~61_combout\,
	datad => \DATAMEMORY|Mux24~66_combout\,
	combout => \DATAMEMORY|Mux24~67_combout\);

\DATAMEMORY|Mux24~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~68_combout\ = (\RMEMWB|output_rdData[0]~16_combout\ & (((\RMEMWB|output_rdData[0]~17_combout\)))) # (!\RMEMWB|output_rdData[0]~16_combout\ & ((\RMEMWB|output_rdData[0]~17_combout\ & (\DATAMEMORY|Mux24~23_combout\)) # 
-- (!\RMEMWB|output_rdData[0]~17_combout\ & ((\DATAMEMORY|Mux24~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[0]~16_combout\,
	datab => \DATAMEMORY|Mux24~23_combout\,
	datac => \RMEMWB|output_rdData[0]~17_combout\,
	datad => \DATAMEMORY|Mux24~67_combout\,
	combout => \DATAMEMORY|Mux24~68_combout\);

\DATAMEMORY|Mux24~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux24~69_combout\ = (\RMEMWB|output_rdData[0]~16_combout\ & ((\DATAMEMORY|Mux24~68_combout\ & ((\DATAMEMORY|memory[2][7]~q\))) # (!\DATAMEMORY|Mux24~68_combout\ & (\DATAMEMORY|Mux24~11_combout\)))) # (!\RMEMWB|output_rdData[0]~16_combout\ & 
-- (((\DATAMEMORY|Mux24~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux24~11_combout\,
	datab => \RMEMWB|output_rdData[0]~16_combout\,
	datac => \DATAMEMORY|Mux24~68_combout\,
	datad => \DATAMEMORY|memory[2][7]~q\,
	combout => \DATAMEMORY|Mux24~69_combout\);

\RMEMWB|output_rdData[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \DATAMEMORY|Mux24~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_rdData\(7));

\MUXALU|Saida[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXALU|Saida[7]~5_combout\ = (\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(7))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_imed\(7),
	datab => \RIDEX|output_read2\(7),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \MUXALU|Saida[7]~5_combout\);

\regBd|reg1|reg|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[7]~7_combout\,
	ena => \regBd|Rin1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg1|reg|Q\(7));

\regBd|reg30|reg|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[7]~7_combout\,
	ena => \regBd|Rin1[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg30|reg|Q\(7));

\regBd|reg0|reg|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[7]~7_combout\,
	ena => \regBd|Rin1[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg0|reg|Q\(7));

\regBd|readData1[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[7]~14_combout\ = (\RIFIF|out_instr\(10) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(10) & ((\RIFIF|out_instr\(0) & (\regBd|reg30|reg|Q\(7))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(10),
	datab => \regBd|reg30|reg|Q\(7),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(7),
	combout => \regBd|readData1[7]~14_combout\);

\regBd|reg31|reg|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[7]~7_combout\,
	ena => \regBd|Rin1[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg31|reg|Q\(7));

\regBd|readData1[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[7]~15_combout\ = (\RIFIF|out_instr\(10) & ((\regBd|readData1[7]~14_combout\ & ((\regBd|reg31|reg|Q\(7)))) # (!\regBd|readData1[7]~14_combout\ & (\regBd|reg1|reg|Q\(7))))) # (!\RIFIF|out_instr\(10) & (((\regBd|readData1[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg1|reg|Q\(7),
	datab => \RIFIF|out_instr\(10),
	datac => \regBd|readData1[7]~14_combout\,
	datad => \regBd|reg31|reg|Q\(7),
	combout => \regBd|readData1[7]~15_combout\);

\RIDEX|output_read1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData1[7]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read1\(7));

\ALU|Add0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~47_combout\ = (\ALU|Add0~26_combout\ & ((\MUXALU|Saida[7]~5_combout\) # ((\RIDEX|output_read1\(7))))) # (!\ALU|Add0~26_combout\ & (\MUXALU|Saida[7]~5_combout\ & (\RIDEX|output_read1\(7) & \ALU|Add0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~26_combout\,
	datab => \MUXALU|Saida[7]~5_combout\,
	datac => \RIDEX|output_read1\(7),
	datad => \ALU|Add0~27_combout\,
	combout => \ALU|Add0~47_combout\);

\ALU|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~32_combout\ = \ULACONTROL|Mux4~0_combout\ $ (((\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_imed\(6)))) # (!\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_read2\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(4),
	datab => \RIDEX|output_read2\(6),
	datac => \RIDEX|output_imed\(6),
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~32_combout\);

\regBd|reg1|reg|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[6]~6_combout\,
	ena => \regBd|Rin1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg1|reg|Q\(6));

\regBd|reg30|reg|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[6]~6_combout\,
	ena => \regBd|Rin1[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg30|reg|Q\(6));

\regBd|reg0|reg|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[6]~6_combout\,
	ena => \regBd|Rin1[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg0|reg|Q\(6));

\regBd|readData1[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[6]~12_combout\ = (\RIFIF|out_instr\(10) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(10) & ((\RIFIF|out_instr\(0) & (\regBd|reg30|reg|Q\(6))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(10),
	datab => \regBd|reg30|reg|Q\(6),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(6),
	combout => \regBd|readData1[6]~12_combout\);

\regBd|reg31|reg|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[6]~6_combout\,
	ena => \regBd|Rin1[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg31|reg|Q\(6));

\regBd|readData1[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[6]~13_combout\ = (\RIFIF|out_instr\(10) & ((\regBd|readData1[6]~12_combout\ & ((\regBd|reg31|reg|Q\(6)))) # (!\regBd|readData1[6]~12_combout\ & (\regBd|reg1|reg|Q\(6))))) # (!\RIFIF|out_instr\(10) & (((\regBd|readData1[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg1|reg|Q\(6),
	datab => \RIFIF|out_instr\(10),
	datac => \regBd|readData1[6]~12_combout\,
	datad => \regBd|reg31|reg|Q\(6),
	combout => \regBd|readData1[6]~13_combout\);

\RIDEX|output_read1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData1[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read1\(6));

\ALU|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~2_combout\ = \ULACONTROL|Mux4~0_combout\ $ (((\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_imed\(6)))) # (!\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_read2\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(4),
	datab => \RIDEX|output_read2\(5),
	datac => \RIDEX|output_imed\(6),
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~2_combout\);

\regBd|readData1[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[5]~0_combout\ = (\RIFIF|out_instr\(10) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(10) & ((\RIFIF|out_instr\(0) & (\regBd|reg30|reg|Q\(5))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(10),
	datab => \regBd|reg30|reg|Q\(5),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(5),
	combout => \regBd|readData1[5]~0_combout\);

\regBd|readData1[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[5]~1_combout\ = (\RIFIF|out_instr\(10) & ((\regBd|readData1[5]~0_combout\ & ((\regBd|reg31|reg|Q\(5)))) # (!\regBd|readData1[5]~0_combout\ & (\regBd|reg1|reg|Q\(5))))) # (!\RIFIF|out_instr\(10) & (((\regBd|readData1[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg1|reg|Q\(5),
	datab => \RIFIF|out_instr\(10),
	datac => \regBd|readData1[5]~0_combout\,
	datad => \regBd|reg31|reg|Q\(5),
	combout => \regBd|readData1[5]~1_combout\);

\RIDEX|output_read1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData1[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read1\(5));

\ALU|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~3_combout\ = \ULACONTROL|Mux4~0_combout\ $ (((\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_imed\(6)))) # (!\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_read2\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(4),
	datab => \RIDEX|output_read2\(4),
	datac => \RIDEX|output_imed\(6),
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~3_combout\);

\regBd|reg1|reg|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[4]~4_combout\,
	ena => \regBd|Rin1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg1|reg|Q\(4));

\regBd|reg30|reg|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[4]~4_combout\,
	ena => \regBd|Rin1[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg30|reg|Q\(4));

\regBd|reg0|reg|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[4]~4_combout\,
	ena => \regBd|Rin1[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg0|reg|Q\(4));

\regBd|readData1[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[4]~2_combout\ = (\RIFIF|out_instr\(10) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(10) & ((\RIFIF|out_instr\(0) & (\regBd|reg30|reg|Q\(4))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(10),
	datab => \regBd|reg30|reg|Q\(4),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(4),
	combout => \regBd|readData1[4]~2_combout\);

\regBd|reg31|reg|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[4]~4_combout\,
	ena => \regBd|Rin1[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg31|reg|Q\(4));

\regBd|readData1[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[4]~3_combout\ = (\RIFIF|out_instr\(10) & ((\regBd|readData1[4]~2_combout\ & ((\regBd|reg31|reg|Q\(4)))) # (!\regBd|readData1[4]~2_combout\ & (\regBd|reg1|reg|Q\(4))))) # (!\RIFIF|out_instr\(10) & (((\regBd|readData1[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg1|reg|Q\(4),
	datab => \RIFIF|out_instr\(10),
	datac => \regBd|readData1[4]~2_combout\,
	datad => \regBd|reg31|reg|Q\(4),
	combout => \regBd|readData1[4]~3_combout\);

\RIDEX|output_read1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData1[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read1\(4));

\ALU|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~4_combout\ = \ULACONTROL|Mux4~0_combout\ $ (((\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_imed\(3)))) # (!\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_read2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(4),
	datab => \RIDEX|output_read2\(3),
	datac => \RIDEX|output_imed\(3),
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~4_combout\);

\regBd|reg1|reg|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[3]~3_combout\,
	ena => \regBd|Rin1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg1|reg|Q\(3));

\regBd|reg30|reg|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[3]~3_combout\,
	ena => \regBd|Rin1[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg30|reg|Q\(3));

\regBd|reg0|reg|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[3]~3_combout\,
	ena => \regBd|Rin1[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg0|reg|Q\(3));

\regBd|readData1[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[3]~4_combout\ = (\RIFIF|out_instr\(10) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(10) & ((\RIFIF|out_instr\(0) & (\regBd|reg30|reg|Q\(3))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(10),
	datab => \regBd|reg30|reg|Q\(3),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(3),
	combout => \regBd|readData1[3]~4_combout\);

\regBd|reg31|reg|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[3]~3_combout\,
	ena => \regBd|Rin1[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg31|reg|Q\(3));

\regBd|readData1[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[3]~5_combout\ = (\RIFIF|out_instr\(10) & ((\regBd|readData1[3]~4_combout\ & ((\regBd|reg31|reg|Q\(3)))) # (!\regBd|readData1[3]~4_combout\ & (\regBd|reg1|reg|Q\(3))))) # (!\RIFIF|out_instr\(10) & (((\regBd|readData1[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg1|reg|Q\(3),
	datab => \RIFIF|out_instr\(10),
	datac => \regBd|readData1[3]~4_combout\,
	datad => \regBd|reg31|reg|Q\(3),
	combout => \regBd|readData1[3]~5_combout\);

\RIDEX|output_read1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData1[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read1\(3));

\ALU|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~5_combout\ = \ULACONTROL|Mux4~0_combout\ $ (((\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_imed\(6)))) # (!\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_read2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(4),
	datab => \RIDEX|output_read2\(2),
	datac => \RIDEX|output_imed\(6),
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~5_combout\);

\ALU|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~6_combout\ = \ULACONTROL|Mux4~0_combout\ $ (((\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_rd\(1)))) # (!\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_read2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(4),
	datab => \RIDEX|output_read2\(1),
	datac => \RIDEX|output_rd\(1),
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~6_combout\);

\regBd|reg1|reg|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[1]~1_combout\,
	ena => \regBd|Rin1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg1|reg|Q\(1));

\regBd|reg30|reg|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[1]~1_combout\,
	ena => \regBd|Rin1[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg30|reg|Q\(1));

\regBd|reg0|reg|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[1]~1_combout\,
	ena => \regBd|Rin1[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg0|reg|Q\(1));

\regBd|readData1[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[1]~8_combout\ = (\RIFIF|out_instr\(10) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(10) & ((\RIFIF|out_instr\(0) & (\regBd|reg30|reg|Q\(1))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(10),
	datab => \regBd|reg30|reg|Q\(1),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(1),
	combout => \regBd|readData1[1]~8_combout\);

\regBd|reg31|reg|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[1]~1_combout\,
	ena => \regBd|Rin1[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg31|reg|Q\(1));

\regBd|readData1[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[1]~9_combout\ = (\RIFIF|out_instr\(10) & ((\regBd|readData1[1]~8_combout\ & ((\regBd|reg31|reg|Q\(1)))) # (!\regBd|readData1[1]~8_combout\ & (\regBd|reg1|reg|Q\(1))))) # (!\RIFIF|out_instr\(10) & (((\regBd|readData1[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg1|reg|Q\(1),
	datab => \RIFIF|out_instr\(10),
	datac => \regBd|readData1[1]~8_combout\,
	datad => \regBd|reg31|reg|Q\(1),
	combout => \regBd|readData1[1]~9_combout\);

\RIDEX|output_read1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData1[1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read1\(1));

\ALU|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~13_combout\ = ((\ALU|Add0~6_combout\ $ (\RIDEX|output_read1\(1) $ (!\ALU|Add0~12\)))) # (GND)
-- \ALU|Add0~14\ = CARRY((\ALU|Add0~6_combout\ & ((\RIDEX|output_read1\(1)) # (!\ALU|Add0~12\))) # (!\ALU|Add0~6_combout\ & (\RIDEX|output_read1\(1) & !\ALU|Add0~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~6_combout\,
	datab => \RIDEX|output_read1\(1),
	datad => VCC,
	cin => \ALU|Add0~12\,
	combout => \ALU|Add0~13_combout\,
	cout => \ALU|Add0~14\);

\ALU|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~15_combout\ = (\ALU|Add0~5_combout\ & ((\RIDEX|output_read1\(2) & (\ALU|Add0~14\ & VCC)) # (!\RIDEX|output_read1\(2) & (!\ALU|Add0~14\)))) # (!\ALU|Add0~5_combout\ & ((\RIDEX|output_read1\(2) & (!\ALU|Add0~14\)) # (!\RIDEX|output_read1\(2) & 
-- ((\ALU|Add0~14\) # (GND)))))
-- \ALU|Add0~16\ = CARRY((\ALU|Add0~5_combout\ & (!\RIDEX|output_read1\(2) & !\ALU|Add0~14\)) # (!\ALU|Add0~5_combout\ & ((!\ALU|Add0~14\) # (!\RIDEX|output_read1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \RIDEX|output_read1\(2),
	datad => VCC,
	cin => \ALU|Add0~14\,
	combout => \ALU|Add0~15_combout\,
	cout => \ALU|Add0~16\);

\ALU|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~17_combout\ = ((\ALU|Add0~4_combout\ $ (\RIDEX|output_read1\(3) $ (!\ALU|Add0~16\)))) # (GND)
-- \ALU|Add0~18\ = CARRY((\ALU|Add0~4_combout\ & ((\RIDEX|output_read1\(3)) # (!\ALU|Add0~16\))) # (!\ALU|Add0~4_combout\ & (\RIDEX|output_read1\(3) & !\ALU|Add0~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \RIDEX|output_read1\(3),
	datad => VCC,
	cin => \ALU|Add0~16\,
	combout => \ALU|Add0~17_combout\,
	cout => \ALU|Add0~18\);

\ALU|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~19_combout\ = (\ALU|Add0~3_combout\ & ((\RIDEX|output_read1\(4) & (\ALU|Add0~18\ & VCC)) # (!\RIDEX|output_read1\(4) & (!\ALU|Add0~18\)))) # (!\ALU|Add0~3_combout\ & ((\RIDEX|output_read1\(4) & (!\ALU|Add0~18\)) # (!\RIDEX|output_read1\(4) & 
-- ((\ALU|Add0~18\) # (GND)))))
-- \ALU|Add0~20\ = CARRY((\ALU|Add0~3_combout\ & (!\RIDEX|output_read1\(4) & !\ALU|Add0~18\)) # (!\ALU|Add0~3_combout\ & ((!\ALU|Add0~18\) # (!\RIDEX|output_read1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \RIDEX|output_read1\(4),
	datad => VCC,
	cin => \ALU|Add0~18\,
	combout => \ALU|Add0~19_combout\,
	cout => \ALU|Add0~20\);

\ALU|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~21_combout\ = ((\ALU|Add0~2_combout\ $ (\RIDEX|output_read1\(5) $ (!\ALU|Add0~20\)))) # (GND)
-- \ALU|Add0~22\ = CARRY((\ALU|Add0~2_combout\ & ((\RIDEX|output_read1\(5)) # (!\ALU|Add0~20\))) # (!\ALU|Add0~2_combout\ & (\RIDEX|output_read1\(5) & !\ALU|Add0~20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \RIDEX|output_read1\(5),
	datad => VCC,
	cin => \ALU|Add0~20\,
	combout => \ALU|Add0~21_combout\,
	cout => \ALU|Add0~22\);

\ALU|Add0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~33_combout\ = (\ALU|Add0~32_combout\ & ((\RIDEX|output_read1\(6) & (\ALU|Add0~22\ & VCC)) # (!\RIDEX|output_read1\(6) & (!\ALU|Add0~22\)))) # (!\ALU|Add0~32_combout\ & ((\RIDEX|output_read1\(6) & (!\ALU|Add0~22\)) # (!\RIDEX|output_read1\(6) & 
-- ((\ALU|Add0~22\) # (GND)))))
-- \ALU|Add0~34\ = CARRY((\ALU|Add0~32_combout\ & (!\RIDEX|output_read1\(6) & !\ALU|Add0~22\)) # (!\ALU|Add0~32_combout\ & ((!\ALU|Add0~22\) # (!\RIDEX|output_read1\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~32_combout\,
	datab => \RIDEX|output_read1\(6),
	datad => VCC,
	cin => \ALU|Add0~22\,
	combout => \ALU|Add0~33_combout\,
	cout => \ALU|Add0~34\);

\ALU|Add0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~49_combout\ = ((\ALU|Add0~48_combout\ $ (\RIDEX|output_read1\(7) $ (!\ALU|Add0~34\)))) # (GND)
-- \ALU|Add0~50\ = CARRY((\ALU|Add0~48_combout\ & ((\RIDEX|output_read1\(7)) # (!\ALU|Add0~34\))) # (!\ALU|Add0~48_combout\ & (\RIDEX|output_read1\(7) & !\ALU|Add0~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~48_combout\,
	datab => \RIDEX|output_read1\(7),
	datad => VCC,
	cin => \ALU|Add0~34\,
	combout => \ALU|Add0~49_combout\,
	cout => \ALU|Add0~50\);

\ALU|Add0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~51_combout\ = (\ALU|Mux28~1_combout\ & ((\ALU|Add0~47_combout\) # ((\ALU|Add0~29_combout\ & \ALU|Add0~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux28~1_combout\,
	datab => \ALU|Add0~47_combout\,
	datac => \ALU|Add0~29_combout\,
	datad => \ALU|Add0~49_combout\,
	combout => \ALU|Add0~51_combout\);

\REXMEM|output_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ALU|Add0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_result\(7));

\RMEMWB|output_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_result\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_addr\(7));

\MUXWB|Saida[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXWB|Saida[7]~7_combout\ = (\RMEMWB|output_WB\(0) & (\RMEMWB|output_rdData\(7))) # (!\RMEMWB|output_WB\(0) & ((\RMEMWB|output_addr\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData\(7),
	datab => \RMEMWB|output_addr\(7),
	datad => \RMEMWB|output_WB\(0),
	combout => \MUXWB|Saida[7]~7_combout\);

\regBd|reg9|reg|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[7]~7_combout\,
	ena => \regBd|Rin1[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg9|reg|Q\(7));

\regBd|reg23|reg|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[7]~7_combout\,
	ena => \regBd|Rin1[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg23|reg|Q\(7));

\regBd|readData2[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[7]~35_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg23|reg|Q\(7))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg1|reg|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg23|reg|Q\(7),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg1|reg|Q\(7),
	combout => \regBd|readData2[7]~35_combout\);

\regBd|readData2[7]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[7]~36_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[7]~35_combout\ & ((\regBd|reg31|reg|Q\(7)))) # (!\regBd|readData2[7]~35_combout\ & (\regBd|reg9|reg|Q\(7))))) # (!\RIFIF|out_instr\(4) & (((\regBd|readData2[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg9|reg|Q\(7),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[7]~35_combout\,
	datad => \regBd|reg31|reg|Q\(7),
	combout => \regBd|readData2[7]~36_combout\);

\regBd|reg8|reg|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[7]~7_combout\,
	ena => \regBd|Rin1[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg8|reg|Q\(7));

\regBd|reg22|reg|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[7]~7_combout\,
	ena => \regBd|Rin1[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg22|reg|Q\(7));

\regBd|readData2[7]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[7]~37_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg22|reg|Q\(7))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg22|reg|Q\(7),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(7),
	combout => \regBd|readData2[7]~37_combout\);

\regBd|readData2[7]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[7]~38_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[7]~37_combout\ & ((\regBd|reg30|reg|Q\(7)))) # (!\regBd|readData2[7]~37_combout\ & (\regBd|reg8|reg|Q\(7))))) # (!\RIFIF|out_instr\(4) & (((\regBd|readData2[7]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg8|reg|Q\(7),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[7]~37_combout\,
	datad => \regBd|reg30|reg|Q\(7),
	combout => \regBd|readData2[7]~38_combout\);

\regBd|readData2[7]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[7]~39_combout\ = (\RIFIF|out_instr\(15) & (\regBd|readData2[7]~36_combout\)) # (!\RIFIF|out_instr\(15) & ((\regBd|readData2[7]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|readData2[7]~36_combout\,
	datab => \regBd|readData2[7]~38_combout\,
	datad => \RIFIF|out_instr\(15),
	combout => \regBd|readData2[7]~39_combout\);

\RIDEX|output_read2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData2[7]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read2\(7));

\ALU|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~48_combout\ = \ULACONTROL|Mux4~0_combout\ $ (((\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_imed\(7)))) # (!\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_read2\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(4),
	datab => \RIDEX|output_read2\(7),
	datac => \RIDEX|output_imed\(7),
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~48_combout\);

\ALU|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~56_combout\ = (\ALU|Mux28~1_combout\ & ((\ALU|Add0~52_combout\) # ((\ALU|Add0~29_combout\ & \ALU|Add0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux28~1_combout\,
	datab => \ALU|Add0~52_combout\,
	datac => \ALU|Add0~29_combout\,
	datad => \ALU|Add0~54_combout\,
	combout => \ALU|Add0~56_combout\);

\REXMEM|output_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ALU|Add0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_result\(8));

\RMEMWB|output_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_result\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_addr\(8));

\MUXWB|Saida[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXWB|Saida[8]~8_combout\ = (\RMEMWB|output_WB\(0) & (\RMEMWB|output_rdData\(8))) # (!\RMEMWB|output_WB\(0) & ((\RMEMWB|output_addr\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData\(8),
	datab => \RMEMWB|output_addr\(8),
	datad => \RMEMWB|output_WB\(0),
	combout => \MUXWB|Saida[8]~8_combout\);

\regBd|reg9|reg|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[8]~8_combout\,
	ena => \regBd|Rin1[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg9|reg|Q\(8));

\regBd|reg23|reg|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[8]~8_combout\,
	ena => \regBd|Rin1[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg23|reg|Q\(8));

\regBd|readData2[8]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[8]~40_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg23|reg|Q\(8))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg1|reg|Q\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg23|reg|Q\(8),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg1|reg|Q\(8),
	combout => \regBd|readData2[8]~40_combout\);

\regBd|readData2[8]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[8]~41_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[8]~40_combout\ & ((\regBd|reg31|reg|Q\(8)))) # (!\regBd|readData2[8]~40_combout\ & (\regBd|reg9|reg|Q\(8))))) # (!\RIFIF|out_instr\(4) & (((\regBd|readData2[8]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg9|reg|Q\(8),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[8]~40_combout\,
	datad => \regBd|reg31|reg|Q\(8),
	combout => \regBd|readData2[8]~41_combout\);

\regBd|reg8|reg|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[8]~8_combout\,
	ena => \regBd|Rin1[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg8|reg|Q\(8));

\regBd|reg22|reg|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[8]~8_combout\,
	ena => \regBd|Rin1[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg22|reg|Q\(8));

\regBd|readData2[8]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[8]~42_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg22|reg|Q\(8))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg22|reg|Q\(8),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(8),
	combout => \regBd|readData2[8]~42_combout\);

\regBd|readData2[8]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[8]~43_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[8]~42_combout\ & ((\regBd|reg30|reg|Q\(8)))) # (!\regBd|readData2[8]~42_combout\ & (\regBd|reg8|reg|Q\(8))))) # (!\RIFIF|out_instr\(4) & (((\regBd|readData2[8]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg8|reg|Q\(8),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[8]~42_combout\,
	datad => \regBd|reg30|reg|Q\(8),
	combout => \regBd|readData2[8]~43_combout\);

\regBd|readData2[8]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[8]~44_combout\ = (\RIFIF|out_instr\(15) & (\regBd|readData2[8]~41_combout\)) # (!\RIFIF|out_instr\(15) & ((\regBd|readData2[8]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|readData2[8]~41_combout\,
	datab => \regBd|readData2[8]~43_combout\,
	datad => \RIFIF|out_instr\(15),
	combout => \regBd|readData2[8]~44_combout\);

\RIDEX|output_read2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData2[8]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read2\(8));

\REXMEM|output_wrData[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_read2\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_wrData\(8));

\DATAMEMORY|memory~498\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~498_combout\ = (\DATAMEMORY|memory[82][4]~497_combout\ & (((\DATAMEMORY|memory[80][6]~251_combout\)))) # (!\DATAMEMORY|memory[82][4]~497_combout\ & ((\DATAMEMORY|memory[80][6]~251_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[80][6]~251_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[82][4]~497_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[80][6]~251_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~498_combout\);

\DATAMEMORY|memory~499\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~499_combout\ = (\DATAMEMORY|memory[82][4]~497_combout\ & ((\DATAMEMORY|memory~498_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~498_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[82][4]~497_combout\ 
-- & (((\DATAMEMORY|memory~498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[82][4]~497_combout\,
	datac => \DATAMEMORY|memory~498_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~499_combout\);

\DATAMEMORY|memory[82][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~499_combout\,
	ena => \DATAMEMORY|memory[82][0]~500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[82][0]~q\);

\DATAMEMORY|memory~502\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~502_combout\ = (\DATAMEMORY|memory[90][6]~501_combout\ & (((\DATAMEMORY|memory[88][7]~257_combout\)))) # (!\DATAMEMORY|memory[90][6]~501_combout\ & ((\DATAMEMORY|memory[88][7]~257_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[88][7]~257_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[90][6]~501_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[88][7]~257_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~502_combout\);

\DATAMEMORY|memory~503\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~503_combout\ = (\DATAMEMORY|memory[90][6]~501_combout\ & ((\DATAMEMORY|memory~502_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~502_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[90][6]~501_combout\ 
-- & (((\DATAMEMORY|memory~502_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[90][6]~501_combout\,
	datac => \DATAMEMORY|memory~502_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~503_combout\);

\DATAMEMORY|memory[90][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~503_combout\,
	ena => \DATAMEMORY|memory[90][0]~504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[90][0]~q\);

\DATAMEMORY|memory~506\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~506_combout\ = (\DATAMEMORY|memory[74][2]~505_combout\ & (((\DATAMEMORY|memory[72][2]~263_combout\)))) # (!\DATAMEMORY|memory[74][2]~505_combout\ & ((\DATAMEMORY|memory[72][2]~263_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[72][2]~263_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[74][2]~505_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[72][2]~263_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~506_combout\);

\DATAMEMORY|memory~507\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~507_combout\ = (\DATAMEMORY|memory[74][2]~505_combout\ & ((\DATAMEMORY|memory~506_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~506_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[74][2]~505_combout\ 
-- & (((\DATAMEMORY|memory~506_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[74][2]~505_combout\,
	datac => \DATAMEMORY|memory~506_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~507_combout\);

\DATAMEMORY|memory[74][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~507_combout\,
	ena => \DATAMEMORY|memory[74][0]~508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[74][0]~q\);

\DATAMEMORY|Mux31~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~60_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[90][0]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[74][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[90][0]~q\,
	datab => \DATAMEMORY|memory[74][0]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux31~60_combout\);

\DATAMEMORY|memory~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~196_combout\ = (\DATAMEMORY|memory[66][5]~195_combout\ & (((\DATAMEMORY|memory[64][4]~194_combout\)))) # (!\DATAMEMORY|memory[66][5]~195_combout\ & ((\DATAMEMORY|memory[64][4]~194_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[64][4]~194_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[66][5]~195_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[64][4]~194_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~196_combout\);

\DATAMEMORY|memory~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~197_combout\ = (\DATAMEMORY|memory[66][5]~195_combout\ & ((\DATAMEMORY|memory~196_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~196_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[66][5]~195_combout\ 
-- & (((\DATAMEMORY|memory~196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[66][5]~195_combout\,
	datac => \DATAMEMORY|memory~196_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~197_combout\);

\DATAMEMORY|memory[66][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~197_combout\,
	ena => \DATAMEMORY|memory[66][0]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[66][0]~q\);

\DATAMEMORY|Mux31~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~74_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[66][0]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux31~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux31~60_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[66][0]~q\,
	combout => \DATAMEMORY|Mux31~74_combout\);

\DATAMEMORY|memory~510\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~510_combout\ = (\DATAMEMORY|memory[78][6]~509_combout\ & (((\DATAMEMORY|memory[76][4]~269_combout\)))) # (!\DATAMEMORY|memory[78][6]~509_combout\ & ((\DATAMEMORY|memory[76][4]~269_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[76][4]~269_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[78][6]~509_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[76][4]~269_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~510_combout\);

\DATAMEMORY|memory~511\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~511_combout\ = (\DATAMEMORY|memory[78][6]~509_combout\ & ((\DATAMEMORY|memory~510_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~510_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[78][6]~509_combout\ 
-- & (((\DATAMEMORY|memory~510_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[78][6]~509_combout\,
	datac => \DATAMEMORY|memory~510_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~511_combout\);

\DATAMEMORY|memory[78][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~511_combout\,
	ena => \DATAMEMORY|memory[78][0]~512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[78][0]~q\);

\DATAMEMORY|memory~514\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~514_combout\ = (\DATAMEMORY|memory[86][0]~513_combout\ & (((\DATAMEMORY|memory[84][0]~275_combout\)))) # (!\DATAMEMORY|memory[86][0]~513_combout\ & ((\DATAMEMORY|memory[84][0]~275_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[84][0]~275_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[86][0]~513_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[84][0]~275_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~514_combout\);

\DATAMEMORY|memory~515\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~515_combout\ = (\DATAMEMORY|memory[86][0]~513_combout\ & ((\DATAMEMORY|memory~514_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~514_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[86][0]~513_combout\ 
-- & (((\DATAMEMORY|memory~514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[86][0]~513_combout\,
	datac => \DATAMEMORY|memory~514_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~515_combout\);

\DATAMEMORY|memory[86][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~515_combout\,
	ena => \DATAMEMORY|memory[86][0]~516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[86][0]~q\);

\DATAMEMORY|memory~518\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~518_combout\ = (\DATAMEMORY|memory[70][1]~517_combout\ & (((\DATAMEMORY|memory[68][5]~280_combout\)))) # (!\DATAMEMORY|memory[70][1]~517_combout\ & ((\DATAMEMORY|memory[68][5]~280_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[68][5]~280_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[70][1]~517_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[68][5]~280_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~518_combout\);

\DATAMEMORY|memory~519\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~519_combout\ = (\DATAMEMORY|memory[70][1]~517_combout\ & ((\DATAMEMORY|memory~518_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~518_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[70][1]~517_combout\ 
-- & (((\DATAMEMORY|memory~518_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[70][1]~517_combout\,
	datac => \DATAMEMORY|memory~518_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~519_combout\);

\DATAMEMORY|memory[70][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~519_combout\,
	ena => \DATAMEMORY|memory[70][0]~520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[70][0]~q\);

\DATAMEMORY|Mux31~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~61_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[86][0]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[70][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[86][0]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[70][0]~q\,
	combout => \DATAMEMORY|Mux31~61_combout\);

\DATAMEMORY|memory~522\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~522_combout\ = (\DATAMEMORY|memory[94][6]~521_combout\ & (((\DATAMEMORY|memory[92][5]~286_combout\)))) # (!\DATAMEMORY|memory[94][6]~521_combout\ & ((\DATAMEMORY|memory[92][5]~286_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[92][5]~286_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[94][6]~521_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[92][5]~286_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~522_combout\);

\DATAMEMORY|memory~523\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~523_combout\ = (\DATAMEMORY|memory[94][6]~521_combout\ & ((\DATAMEMORY|memory~522_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~522_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[94][6]~521_combout\ 
-- & (((\DATAMEMORY|memory~522_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[94][6]~521_combout\,
	datac => \DATAMEMORY|memory~522_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~523_combout\);

\DATAMEMORY|memory[94][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~523_combout\,
	ena => \DATAMEMORY|memory[94][0]~524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[94][0]~q\);

\DATAMEMORY|Mux31~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~62_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux31~61_combout\ & ((\DATAMEMORY|memory[94][0]~q\))) # (!\DATAMEMORY|Mux31~61_combout\ & (\DATAMEMORY|memory[78][0]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux31~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[78][0]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux31~61_combout\,
	datad => \DATAMEMORY|memory[94][0]~q\,
	combout => \DATAMEMORY|Mux31~62_combout\);

\DATAMEMORY|Mux31~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~75_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux31~74_combout\ & ((\DATAMEMORY|Mux31~62_combout\))) # (!\DATAMEMORY|Mux31~74_combout\ & (\DATAMEMORY|memory[82][0]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux31~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[82][0]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux31~74_combout\,
	datad => \DATAMEMORY|Mux31~62_combout\,
	combout => \DATAMEMORY|Mux31~75_combout\);

\DATAMEMORY|memory~530\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~530_combout\ = (\DATAMEMORY|memory[26][7]~529_combout\ & (((\DATAMEMORY|memory[24][5]~298_combout\)))) # (!\DATAMEMORY|memory[26][7]~529_combout\ & ((\DATAMEMORY|memory[24][5]~298_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[24][5]~298_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[26][7]~529_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[24][5]~298_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~530_combout\);

\DATAMEMORY|memory~531\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~531_combout\ = (\DATAMEMORY|memory[26][7]~529_combout\ & ((\DATAMEMORY|memory~530_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~530_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[26][7]~529_combout\ 
-- & (((\DATAMEMORY|memory~530_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[26][7]~529_combout\,
	datac => \DATAMEMORY|memory~530_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~531_combout\);

\DATAMEMORY|memory[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~531_combout\,
	ena => \DATAMEMORY|memory[26][0]~532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[26][0]~q\);

\DATAMEMORY|memory~534\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~534_combout\ = (\DATAMEMORY|memory[10][4]~533_combout\ & (((\DATAMEMORY|memory[8][4]~304_combout\)))) # (!\DATAMEMORY|memory[10][4]~533_combout\ & ((\DATAMEMORY|memory[8][4]~304_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[8][4]~304_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[10][4]~533_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[8][4]~304_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~534_combout\);

\DATAMEMORY|memory~535\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~535_combout\ = (\DATAMEMORY|memory[10][4]~533_combout\ & ((\DATAMEMORY|memory~534_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~534_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[10][4]~533_combout\ 
-- & (((\DATAMEMORY|memory~534_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[10][4]~533_combout\,
	datac => \DATAMEMORY|memory~534_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~535_combout\);

\DATAMEMORY|memory[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~535_combout\,
	ena => \DATAMEMORY|memory[10][0]~536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[10][0]~q\);

\DATAMEMORY|Mux31~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~65_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[26][0]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[10][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[26][0]~q\,
	datab => \DATAMEMORY|memory[10][0]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux31~65_combout\);

\DATAMEMORY|memory~538\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~538_combout\ = (\DATAMEMORY|memory[18][4]~537_combout\ & (((\DATAMEMORY|memory[16][4]~339_combout\)))) # (!\DATAMEMORY|memory[18][4]~537_combout\ & ((\DATAMEMORY|memory[16][4]~339_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[16][4]~339_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[18][4]~537_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[16][4]~339_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~538_combout\);

\DATAMEMORY|memory~539\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~539_combout\ = (\DATAMEMORY|memory[18][4]~537_combout\ & ((\DATAMEMORY|memory~538_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~538_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[18][4]~537_combout\ 
-- & (((\DATAMEMORY|memory~538_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[18][4]~537_combout\,
	datac => \DATAMEMORY|memory~538_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~539_combout\);

\DATAMEMORY|memory[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~539_combout\,
	ena => \DATAMEMORY|memory[18][0]~540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[18][0]~q\);

\DATAMEMORY|memory~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~138_combout\ = (\DATAMEMORY|memory[2][6]~137_combout\ & (((\DATAMEMORY|memory[0][1]~136_combout\)))) # (!\DATAMEMORY|memory[2][6]~137_combout\ & ((\DATAMEMORY|memory[0][1]~136_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[0][1]~136_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[2][6]~137_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[0][1]~136_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~138_combout\);

\DATAMEMORY|memory~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~139_combout\ = (\DATAMEMORY|memory[2][6]~137_combout\ & ((\DATAMEMORY|memory~138_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~138_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[2][6]~137_combout\ & 
-- (((\DATAMEMORY|memory~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[2][6]~137_combout\,
	datac => \DATAMEMORY|memory~138_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~139_combout\);

\DATAMEMORY|memory[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~139_combout\,
	ena => \DATAMEMORY|memory[2][0]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[2][0]~q\);

\DATAMEMORY|Mux31~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~76_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[18][0]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[2][0]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & 
-- (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[18][0]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[2][0]~q\,
	combout => \DATAMEMORY|Mux31~76_combout\);

\DATAMEMORY|memory~542\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~542_combout\ = (\DATAMEMORY|memory[14][4]~541_combout\ & (((\DATAMEMORY|memory[12][4]~310_combout\)))) # (!\DATAMEMORY|memory[14][4]~541_combout\ & ((\DATAMEMORY|memory[12][4]~310_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[12][4]~310_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[14][4]~541_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[12][4]~310_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~542_combout\);

\DATAMEMORY|memory~543\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~543_combout\ = (\DATAMEMORY|memory[14][4]~541_combout\ & ((\DATAMEMORY|memory~542_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~542_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[14][4]~541_combout\ 
-- & (((\DATAMEMORY|memory~542_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[14][4]~541_combout\,
	datac => \DATAMEMORY|memory~542_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~543_combout\);

\DATAMEMORY|memory[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~543_combout\,
	ena => \DATAMEMORY|memory[14][0]~544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[14][0]~q\);

\DATAMEMORY|memory~546\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~546_combout\ = (\DATAMEMORY|memory[22][2]~545_combout\ & (((\DATAMEMORY|memory[20][4]~316_combout\)))) # (!\DATAMEMORY|memory[22][2]~545_combout\ & ((\DATAMEMORY|memory[20][4]~316_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[20][4]~316_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[22][2]~545_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[20][4]~316_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~546_combout\);

\DATAMEMORY|memory~547\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~547_combout\ = (\DATAMEMORY|memory[22][2]~545_combout\ & ((\DATAMEMORY|memory~546_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~546_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[22][2]~545_combout\ 
-- & (((\DATAMEMORY|memory~546_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[22][2]~545_combout\,
	datac => \DATAMEMORY|memory~546_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~547_combout\);

\DATAMEMORY|memory[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~547_combout\,
	ena => \DATAMEMORY|memory[22][0]~548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[22][0]~q\);

\DATAMEMORY|memory~550\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~550_combout\ = (\DATAMEMORY|memory[6][6]~549_combout\ & (((\DATAMEMORY|memory[4][6]~321_combout\)))) # (!\DATAMEMORY|memory[6][6]~549_combout\ & ((\DATAMEMORY|memory[4][6]~321_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[4][6]~321_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[6][6]~549_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[4][6]~321_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~550_combout\);

\DATAMEMORY|memory~551\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~551_combout\ = (\DATAMEMORY|memory[6][6]~549_combout\ & ((\DATAMEMORY|memory~550_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~550_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[6][6]~549_combout\ & 
-- (((\DATAMEMORY|memory~550_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[6][6]~549_combout\,
	datac => \DATAMEMORY|memory~550_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~551_combout\);

\DATAMEMORY|memory[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~551_combout\,
	ena => \DATAMEMORY|memory[6][0]~552_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[6][0]~q\);

\DATAMEMORY|Mux31~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~66_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[22][0]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[6][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[22][0]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[6][0]~q\,
	combout => \DATAMEMORY|Mux31~66_combout\);

\DATAMEMORY|memory~554\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~554_combout\ = (\DATAMEMORY|memory[30][2]~553_combout\ & (((\DATAMEMORY|memory[28][5]~327_combout\)))) # (!\DATAMEMORY|memory[30][2]~553_combout\ & ((\DATAMEMORY|memory[28][5]~327_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[28][5]~327_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[30][2]~553_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[28][5]~327_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~554_combout\);

\DATAMEMORY|memory~555\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~555_combout\ = (\DATAMEMORY|memory[30][2]~553_combout\ & ((\DATAMEMORY|memory~554_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~554_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[30][2]~553_combout\ 
-- & (((\DATAMEMORY|memory~554_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[30][2]~553_combout\,
	datac => \DATAMEMORY|memory~554_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~555_combout\);

\DATAMEMORY|memory[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~555_combout\,
	ena => \DATAMEMORY|memory[30][0]~556_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[30][0]~q\);

\DATAMEMORY|Mux31~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~67_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux31~66_combout\ & ((\DATAMEMORY|memory[30][0]~q\))) # (!\DATAMEMORY|Mux31~66_combout\ & (\DATAMEMORY|memory[14][0]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux31~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[14][0]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux31~66_combout\,
	datad => \DATAMEMORY|memory[30][0]~q\,
	combout => \DATAMEMORY|Mux31~67_combout\);

\DATAMEMORY|Mux31~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~77_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux31~76_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~76_combout\ & ((\DATAMEMORY|Mux31~67_combout\))) # 
-- (!\DATAMEMORY|Mux31~76_combout\ & (\DATAMEMORY|Mux31~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~65_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux31~76_combout\,
	datad => \DATAMEMORY|Mux31~67_combout\,
	combout => \DATAMEMORY|Mux31~77_combout\);

\DATAMEMORY|Mux31~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~78_combout\ = (\REXMEM|output_result\(6) & (\DATAMEMORY|Mux31~75_combout\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux31~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~75_combout\,
	datab => \DATAMEMORY|Mux31~77_combout\,
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|Mux31~78_combout\);

\DATAMEMORY|memory~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~248_combout\ = (\DATAMEMORY|memory[80][6]~247_combout\ & (((\DATAMEMORY|memory[80][6]~246_combout\)))) # (!\DATAMEMORY|memory[80][6]~247_combout\ & ((\DATAMEMORY|memory[80][6]~246_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[80][6]~246_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[80][6]~247_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[80][6]~246_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~248_combout\);

\DATAMEMORY|memory~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~249_combout\ = (\DATAMEMORY|memory[80][6]~247_combout\ & ((\DATAMEMORY|memory~248_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~248_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[80][6]~247_combout\ 
-- & (((\DATAMEMORY|memory~248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[80][6]~247_combout\,
	datac => \DATAMEMORY|memory~248_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~249_combout\);

\DATAMEMORY|memory[80][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~249_combout\,
	ena => \DATAMEMORY|memory[80][0]~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[80][0]~q\);

\DATAMEMORY|memory~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~255_combout\ = (\DATAMEMORY|memory[88][7]~254_combout\ & (((\DATAMEMORY|memory[88][7]~253_combout\)))) # (!\DATAMEMORY|memory[88][7]~254_combout\ & ((\DATAMEMORY|memory[88][7]~253_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[88][7]~253_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[88][7]~254_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[88][7]~253_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~255_combout\);

\DATAMEMORY|memory~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~256_combout\ = (\DATAMEMORY|memory[88][7]~254_combout\ & ((\DATAMEMORY|memory~255_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~255_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[88][7]~254_combout\ 
-- & (((\DATAMEMORY|memory~255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[88][7]~254_combout\,
	datac => \DATAMEMORY|memory~255_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~256_combout\);

\DATAMEMORY|memory[88][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~256_combout\,
	ena => \DATAMEMORY|memory[88][0]~258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[88][0]~q\);

\DATAMEMORY|memory~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~261_combout\ = (\DATAMEMORY|memory[72][2]~260_combout\ & (((\DATAMEMORY|memory[72][2]~259_combout\)))) # (!\DATAMEMORY|memory[72][2]~260_combout\ & ((\DATAMEMORY|memory[72][2]~259_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[72][2]~259_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[72][2]~260_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[72][2]~259_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~261_combout\);

\DATAMEMORY|memory~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~262_combout\ = (\DATAMEMORY|memory[72][2]~260_combout\ & ((\DATAMEMORY|memory~261_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~261_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[72][2]~260_combout\ 
-- & (((\DATAMEMORY|memory~261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[72][2]~260_combout\,
	datac => \DATAMEMORY|memory~261_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~262_combout\);

\DATAMEMORY|memory[72][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~262_combout\,
	ena => \DATAMEMORY|memory[72][0]~264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[72][0]~q\);

\DATAMEMORY|Mux31~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~28_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[88][0]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[72][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[88][0]~q\,
	datab => \DATAMEMORY|memory[72][0]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux31~28_combout\);

\DATAMEMORY|memory~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~267_combout\ = (\DATAMEMORY|memory[76][4]~266_combout\ & (((\DATAMEMORY|memory[76][4]~265_combout\)))) # (!\DATAMEMORY|memory[76][4]~266_combout\ & ((\DATAMEMORY|memory[76][4]~265_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[76][4]~265_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[76][4]~266_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[76][4]~265_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~267_combout\);

\DATAMEMORY|memory~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~268_combout\ = (\DATAMEMORY|memory[76][4]~266_combout\ & ((\DATAMEMORY|memory~267_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~267_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[76][4]~266_combout\ 
-- & (((\DATAMEMORY|memory~267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[76][4]~266_combout\,
	datac => \DATAMEMORY|memory~267_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~268_combout\);

\DATAMEMORY|memory[76][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~268_combout\,
	ena => \DATAMEMORY|memory[76][0]~270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[76][0]~q\);

\DATAMEMORY|memory~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~273_combout\ = (\DATAMEMORY|memory[84][0]~272_combout\ & (((\DATAMEMORY|memory[84][0]~271_combout\)))) # (!\DATAMEMORY|memory[84][0]~272_combout\ & ((\DATAMEMORY|memory[84][0]~271_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[84][0]~271_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[84][0]~272_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[84][0]~271_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~273_combout\);

\DATAMEMORY|memory~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~274_combout\ = (\DATAMEMORY|memory[84][0]~272_combout\ & ((\DATAMEMORY|memory~273_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~273_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[84][0]~272_combout\ 
-- & (((\DATAMEMORY|memory~273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[84][0]~272_combout\,
	datac => \DATAMEMORY|memory~273_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~274_combout\);

\DATAMEMORY|memory[84][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~274_combout\,
	ena => \DATAMEMORY|memory[84][0]~276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[84][0]~q\);

\DATAMEMORY|memory~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~278_combout\ = (\DATAMEMORY|memory[68][5]~277_combout\ & (((\DATAMEMORY|memory[68][5]~198_combout\)))) # (!\DATAMEMORY|memory[68][5]~277_combout\ & ((\DATAMEMORY|memory[68][5]~198_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[68][5]~198_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[68][5]~277_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[68][5]~198_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~278_combout\);

\DATAMEMORY|memory~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~279_combout\ = (\DATAMEMORY|memory[68][5]~277_combout\ & ((\DATAMEMORY|memory~278_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~278_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[68][5]~277_combout\ 
-- & (((\DATAMEMORY|memory~278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[68][5]~277_combout\,
	datac => \DATAMEMORY|memory~278_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~279_combout\);

\DATAMEMORY|memory[68][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~279_combout\,
	ena => \DATAMEMORY|memory[68][0]~281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[68][0]~q\);

\DATAMEMORY|Mux31~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~29_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[84][0]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[68][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[84][0]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[68][0]~q\,
	combout => \DATAMEMORY|Mux31~29_combout\);

\DATAMEMORY|memory~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~284_combout\ = (\DATAMEMORY|memory[92][5]~283_combout\ & (((\DATAMEMORY|memory[92][5]~282_combout\)))) # (!\DATAMEMORY|memory[92][5]~283_combout\ & ((\DATAMEMORY|memory[92][5]~282_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[92][5]~282_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[92][5]~283_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[92][5]~282_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~284_combout\);

\DATAMEMORY|memory~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~285_combout\ = (\DATAMEMORY|memory[92][5]~283_combout\ & ((\DATAMEMORY|memory~284_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~284_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[92][5]~283_combout\ 
-- & (((\DATAMEMORY|memory~284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[92][5]~283_combout\,
	datac => \DATAMEMORY|memory~284_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~285_combout\);

\DATAMEMORY|memory[92][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~285_combout\,
	ena => \DATAMEMORY|memory[92][0]~287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[92][0]~q\);

\DATAMEMORY|Mux31~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~30_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux31~29_combout\ & ((\DATAMEMORY|memory[92][0]~q\))) # (!\DATAMEMORY|Mux31~29_combout\ & (\DATAMEMORY|memory[76][0]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux31~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[76][0]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux31~29_combout\,
	datad => \DATAMEMORY|memory[92][0]~q\,
	combout => \DATAMEMORY|Mux31~30_combout\);

\DATAMEMORY|Mux31~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~31_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux31~28_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux31~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux31~28_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux31~30_combout\,
	combout => \DATAMEMORY|Mux31~31_combout\);

\DATAMEMORY|memory~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~290_combout\ = (\DATAMEMORY|memory[96][7]~289_combout\ & (((\DATAMEMORY|memory[96][7]~288_combout\)))) # (!\DATAMEMORY|memory[96][7]~289_combout\ & ((\DATAMEMORY|memory[96][7]~288_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[96][7]~288_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[96][7]~289_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[96][7]~288_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~290_combout\);

\DATAMEMORY|memory~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~291_combout\ = (\DATAMEMORY|memory[96][7]~289_combout\ & ((\DATAMEMORY|memory~290_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~290_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[96][7]~289_combout\ 
-- & (((\DATAMEMORY|memory~290_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[96][7]~289_combout\,
	datac => \DATAMEMORY|memory~290_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~291_combout\);

\DATAMEMORY|memory[96][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~291_combout\,
	ena => \DATAMEMORY|memory[96][0]~293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[96][0]~q\);

\DATAMEMORY|Mux31~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~32_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux31~31_combout\ & ((\DATAMEMORY|memory[96][0]~q\))) # (!\DATAMEMORY|Mux31~31_combout\ & (\DATAMEMORY|memory[80][0]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux31~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[80][0]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux31~31_combout\,
	datad => \DATAMEMORY|memory[96][0]~q\,
	combout => \DATAMEMORY|Mux31~32_combout\);

\DATAMEMORY|memory~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~296_combout\ = (\DATAMEMORY|memory[24][5]~295_combout\ & (((\DATAMEMORY|memory[24][5]~294_combout\)))) # (!\DATAMEMORY|memory[24][5]~295_combout\ & ((\DATAMEMORY|memory[24][5]~294_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[24][5]~294_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[24][5]~295_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[24][5]~294_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~296_combout\);

\DATAMEMORY|memory~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~297_combout\ = (\DATAMEMORY|memory[24][5]~295_combout\ & ((\DATAMEMORY|memory~296_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~296_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[24][5]~295_combout\ 
-- & (((\DATAMEMORY|memory~296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[24][5]~295_combout\,
	datac => \DATAMEMORY|memory~296_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~297_combout\);

\DATAMEMORY|memory[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~297_combout\,
	ena => \DATAMEMORY|memory[24][0]~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[24][0]~q\);

\DATAMEMORY|memory~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~302_combout\ = (\DATAMEMORY|memory[8][4]~301_combout\ & (((\DATAMEMORY|memory[8][4]~300_combout\)))) # (!\DATAMEMORY|memory[8][4]~301_combout\ & ((\DATAMEMORY|memory[8][4]~300_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[8][4]~300_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[8][4]~301_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[8][4]~300_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~302_combout\);

\DATAMEMORY|memory~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~303_combout\ = (\DATAMEMORY|memory[8][4]~301_combout\ & ((\DATAMEMORY|memory~302_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~302_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[8][4]~301_combout\ & 
-- (((\DATAMEMORY|memory~302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[8][4]~301_combout\,
	datac => \DATAMEMORY|memory~302_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~303_combout\);

\DATAMEMORY|memory[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~303_combout\,
	ena => \DATAMEMORY|memory[8][0]~305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[8][0]~q\);

\DATAMEMORY|Mux31~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~33_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[24][0]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[8][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[24][0]~q\,
	datab => \DATAMEMORY|memory[8][0]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux31~33_combout\);

\DATAMEMORY|memory~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~308_combout\ = (\DATAMEMORY|memory[12][4]~307_combout\ & (((\DATAMEMORY|memory[12][4]~306_combout\)))) # (!\DATAMEMORY|memory[12][4]~307_combout\ & ((\DATAMEMORY|memory[12][4]~306_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[12][4]~306_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[12][4]~307_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[12][4]~306_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~308_combout\);

\DATAMEMORY|memory~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~309_combout\ = (\DATAMEMORY|memory[12][4]~307_combout\ & ((\DATAMEMORY|memory~308_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~308_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[12][4]~307_combout\ 
-- & (((\DATAMEMORY|memory~308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[12][4]~307_combout\,
	datac => \DATAMEMORY|memory~308_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~309_combout\);

\DATAMEMORY|memory[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~309_combout\,
	ena => \DATAMEMORY|memory[12][0]~311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[12][0]~q\);

\DATAMEMORY|memory~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~314_combout\ = (\DATAMEMORY|memory[20][4]~313_combout\ & (((\DATAMEMORY|memory[20][4]~312_combout\)))) # (!\DATAMEMORY|memory[20][4]~313_combout\ & ((\DATAMEMORY|memory[20][4]~312_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[20][4]~312_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[20][4]~313_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[20][4]~312_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~314_combout\);

\DATAMEMORY|memory~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~315_combout\ = (\DATAMEMORY|memory[20][4]~313_combout\ & ((\DATAMEMORY|memory~314_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~314_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[20][4]~313_combout\ 
-- & (((\DATAMEMORY|memory~314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[20][4]~313_combout\,
	datac => \DATAMEMORY|memory~314_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~315_combout\);

\DATAMEMORY|memory[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~315_combout\,
	ena => \DATAMEMORY|memory[20][0]~317_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[20][0]~q\);

\DATAMEMORY|memory~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~319_combout\ = (\DATAMEMORY|memory[4][6]~318_combout\ & (((\DATAMEMORY|memory[4][6]~141_combout\)))) # (!\DATAMEMORY|memory[4][6]~318_combout\ & ((\DATAMEMORY|memory[4][6]~141_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[4][6]~141_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[4][6]~318_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[4][6]~141_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~319_combout\);

\DATAMEMORY|memory~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~320_combout\ = (\DATAMEMORY|memory[4][6]~318_combout\ & ((\DATAMEMORY|memory~319_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~319_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[4][6]~318_combout\ & 
-- (((\DATAMEMORY|memory~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[4][6]~318_combout\,
	datac => \DATAMEMORY|memory~319_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~320_combout\);

\DATAMEMORY|memory[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~320_combout\,
	ena => \DATAMEMORY|memory[4][0]~322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[4][0]~q\);

\DATAMEMORY|Mux31~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~34_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[20][0]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[4][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[20][0]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[4][0]~q\,
	combout => \DATAMEMORY|Mux31~34_combout\);

\DATAMEMORY|memory~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~325_combout\ = (\DATAMEMORY|memory[28][5]~324_combout\ & (((\DATAMEMORY|memory[28][5]~323_combout\)))) # (!\DATAMEMORY|memory[28][5]~324_combout\ & ((\DATAMEMORY|memory[28][5]~323_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[28][5]~323_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[28][5]~324_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[28][5]~323_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~325_combout\);

\DATAMEMORY|memory~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~326_combout\ = (\DATAMEMORY|memory[28][5]~324_combout\ & ((\DATAMEMORY|memory~325_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~325_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[28][5]~324_combout\ 
-- & (((\DATAMEMORY|memory~325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[28][5]~324_combout\,
	datac => \DATAMEMORY|memory~325_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~326_combout\);

\DATAMEMORY|memory[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~326_combout\,
	ena => \DATAMEMORY|memory[28][0]~328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[28][0]~q\);

\DATAMEMORY|Mux31~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~35_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux31~34_combout\ & ((\DATAMEMORY|memory[28][0]~q\))) # (!\DATAMEMORY|Mux31~34_combout\ & (\DATAMEMORY|memory[12][0]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux31~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[12][0]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux31~34_combout\,
	datad => \DATAMEMORY|memory[28][0]~q\,
	combout => \DATAMEMORY|Mux31~35_combout\);

\DATAMEMORY|memory~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~331_combout\ = (\DATAMEMORY|memory[32][0]~330_combout\ & (((\DATAMEMORY|memory[32][0]~329_combout\)))) # (!\DATAMEMORY|memory[32][0]~330_combout\ & ((\DATAMEMORY|memory[32][0]~329_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[32][0]~329_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[32][0]~330_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[32][0]~329_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~331_combout\);

\DATAMEMORY|memory~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~332_combout\ = (\DATAMEMORY|memory[32][0]~330_combout\ & ((\DATAMEMORY|memory~331_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~331_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[32][0]~330_combout\ 
-- & (((\DATAMEMORY|memory~331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[32][0]~330_combout\,
	datac => \DATAMEMORY|memory~331_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~332_combout\);

\DATAMEMORY|memory[32][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~332_combout\,
	ena => \DATAMEMORY|memory[32][0]~334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[32][0]~q\);

\DATAMEMORY|memory~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~337_combout\ = (\DATAMEMORY|memory[16][4]~336_combout\ & (((\DATAMEMORY|memory[16][4]~335_combout\)))) # (!\DATAMEMORY|memory[16][4]~336_combout\ & ((\DATAMEMORY|memory[16][4]~335_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[16][4]~335_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[16][4]~336_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[16][4]~335_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~337_combout\);

\DATAMEMORY|memory~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~338_combout\ = (\DATAMEMORY|memory[16][4]~336_combout\ & ((\DATAMEMORY|memory~337_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~337_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[16][4]~336_combout\ 
-- & (((\DATAMEMORY|memory~337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[16][4]~336_combout\,
	datac => \DATAMEMORY|memory~337_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~338_combout\);

\DATAMEMORY|memory[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~338_combout\,
	ena => \DATAMEMORY|memory[16][0]~340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[16][0]~q\);

\DATAMEMORY|Mux31~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~36_combout\ = (\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|memory[32][0]~q\) # ((!\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|memory[16][0]~q\ & \DATAMEMORY|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[32][0]~q\,
	datac => \DATAMEMORY|memory[16][0]~q\,
	datad => \DATAMEMORY|Mux26~1_combout\,
	combout => \DATAMEMORY|Mux31~36_combout\);

\DATAMEMORY|Mux31~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~37_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux31~36_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux31~36_combout\ & (\DATAMEMORY|Mux31~33_combout\)) # (!\DATAMEMORY|Mux31~36_combout\ & 
-- ((\DATAMEMORY|Mux31~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~33_combout\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux31~35_combout\,
	datad => \DATAMEMORY|Mux31~36_combout\,
	combout => \DATAMEMORY|Mux31~37_combout\);

\DATAMEMORY|Mux31~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~38_combout\ = (\REXMEM|output_result\(6) & (\DATAMEMORY|Mux31~32_combout\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux31~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~32_combout\,
	datab => \DATAMEMORY|Mux31~37_combout\,
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|Mux31~38_combout\);

\RMEMWB|output_rdData[16]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RMEMWB|output_rdData[16]~8_combout\ = (\REXMEM|output_result\(1) & ((\DATAMEMORY|Mux31~38_combout\))) # (!\REXMEM|output_result\(1) & (\DATAMEMORY|Mux31~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~78_combout\,
	datab => \DATAMEMORY|Mux31~38_combout\,
	datad => \REXMEM|output_result\(1),
	combout => \RMEMWB|output_rdData[16]~8_combout\);

\DATAMEMORY|Mux31~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~81_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[49][0]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[33][0]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ 
-- & (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[49][0]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[33][0]~q\,
	combout => \DATAMEMORY|Mux31~81_combout\);

\DATAMEMORY|Mux31~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~82_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux31~81_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~81_combout\ & ((\DATAMEMORY|Mux31~6_combout\))) # 
-- (!\DATAMEMORY|Mux31~81_combout\ & (\DATAMEMORY|Mux31~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~4_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux31~81_combout\,
	datad => \DATAMEMORY|Mux31~6_combout\,
	combout => \DATAMEMORY|Mux31~82_combout\);

\DATAMEMORY|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux15~0_combout\ = (\REXMEM|output_result\(1) & (((\REXMEM|output_result\(6))))) # (!\REXMEM|output_result\(1) & ((\REXMEM|output_result\(6) & (\DATAMEMORY|memory[97][0]~q\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux31~82_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datab => \DATAMEMORY|memory[97][0]~q\,
	datac => \REXMEM|output_result\(6),
	datad => \DATAMEMORY|Mux31~82_combout\,
	combout => \DATAMEMORY|Mux15~0_combout\);

\DATAMEMORY|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux15~1_combout\ = (\REXMEM|output_result\(1) & ((\DATAMEMORY|Mux15~0_combout\ & ((\DATAMEMORY|memory[99][0]~q\))) # (!\DATAMEMORY|Mux15~0_combout\ & (\DATAMEMORY|Mux31~13_combout\)))) # (!\REXMEM|output_result\(1) & 
-- (((\DATAMEMORY|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~13_combout\,
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|Mux15~0_combout\,
	datad => \DATAMEMORY|memory[99][0]~q\,
	combout => \DATAMEMORY|Mux15~1_combout\);

\DATAMEMORY|Mux31~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~83_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[65][0]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux31~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux31~49_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[65][0]~q\,
	combout => \DATAMEMORY|Mux31~83_combout\);

\DATAMEMORY|Mux31~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~84_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux31~83_combout\ & ((\DATAMEMORY|Mux31~51_combout\))) # (!\DATAMEMORY|Mux31~83_combout\ & (\DATAMEMORY|memory[81][0]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux31~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[81][0]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux31~83_combout\,
	datad => \DATAMEMORY|Mux31~51_combout\,
	combout => \DATAMEMORY|Mux31~84_combout\);

\DATAMEMORY|Mux31~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~85_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[17][0]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[1][0]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & 
-- (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[17][0]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[1][0]~q\,
	combout => \DATAMEMORY|Mux31~85_combout\);

\DATAMEMORY|Mux31~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~86_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux31~85_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~85_combout\ & ((\DATAMEMORY|Mux31~56_combout\))) # 
-- (!\DATAMEMORY|Mux31~85_combout\ & (\DATAMEMORY|Mux31~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~54_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux31~85_combout\,
	datad => \DATAMEMORY|Mux31~56_combout\,
	combout => \DATAMEMORY|Mux31~86_combout\);

\DATAMEMORY|Mux31~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~87_combout\ = (!\REXMEM|output_result\(1) & ((\REXMEM|output_result\(6) & (\DATAMEMORY|Mux31~84_combout\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux31~86_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~84_combout\,
	datab => \DATAMEMORY|Mux31~86_combout\,
	datac => \REXMEM|output_result\(6),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|Mux31~87_combout\);

\DATAMEMORY|Mux31~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~88_combout\ = (\DATAMEMORY|Mux31~87_combout\) # ((\REXMEM|output_result\(1) & \DATAMEMORY|Mux31~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~87_combout\,
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|Mux31~48_combout\,
	combout => \DATAMEMORY|Mux31~88_combout\);

\DATAMEMORY|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux15~2_combout\ = (\RMEMWB|output_rdData[20]~27_combout\ & (((\RMEMWB|output_rdData[0]~17_combout\)))) # (!\RMEMWB|output_rdData[20]~27_combout\ & ((\RMEMWB|output_rdData[0]~17_combout\ & (\DATAMEMORY|Mux23~1_combout\)) # 
-- (!\RMEMWB|output_rdData[0]~17_combout\ & ((\DATAMEMORY|Mux31~88_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[20]~27_combout\,
	datab => \DATAMEMORY|Mux23~1_combout\,
	datac => \RMEMWB|output_rdData[0]~17_combout\,
	datad => \DATAMEMORY|Mux31~88_combout\,
	combout => \DATAMEMORY|Mux15~2_combout\);

\DATAMEMORY|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux15~3_combout\ = (\RMEMWB|output_rdData[20]~27_combout\ & ((\DATAMEMORY|Mux15~2_combout\ & ((\DATAMEMORY|memory[98][0]~q\))) # (!\DATAMEMORY|Mux15~2_combout\ & (\DATAMEMORY|Mux15~1_combout\)))) # (!\RMEMWB|output_rdData[20]~27_combout\ & 
-- (((\DATAMEMORY|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux15~1_combout\,
	datab => \RMEMWB|output_rdData[20]~27_combout\,
	datac => \DATAMEMORY|Mux15~2_combout\,
	datad => \DATAMEMORY|memory[98][0]~q\,
	combout => \DATAMEMORY|Mux15~3_combout\);

\RMEMWB|output_rdData[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RMEMWB|output_rdData[16]~8_combout\,
	asdata => \DATAMEMORY|Mux15~3_combout\,
	sload => \RMEMWB|output_rdData[11]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_rdData\(16));

\MUXALU|Saida[16]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXALU|Saida[16]~11_combout\ = (\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(6))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_imed\(6),
	datab => \RIDEX|output_read2\(16),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \MUXALU|Saida[16]~11_combout\);

\ALU|Add0~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~101_combout\ = (\ALU|Add0~26_combout\ & ((\MUXALU|Saida[16]~11_combout\) # ((\RIDEX|output_read1\(16))))) # (!\ALU|Add0~26_combout\ & (\MUXALU|Saida[16]~11_combout\ & (\RIDEX|output_read1\(16) & \ALU|Add0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~26_combout\,
	datab => \MUXALU|Saida[16]~11_combout\,
	datac => \RIDEX|output_read1\(16),
	datad => \ALU|Add0~27_combout\,
	combout => \ALU|Add0~101_combout\);

\ALU|Add0~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~105_combout\ = (\ALU|Mux28~1_combout\ & ((\ALU|Add0~101_combout\) # ((\ALU|Add0~29_combout\ & \ALU|Add0~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux28~1_combout\,
	datab => \ALU|Add0~101_combout\,
	datac => \ALU|Add0~29_combout\,
	datad => \ALU|Add0~103_combout\,
	combout => \ALU|Add0~105_combout\);

\REXMEM|output_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ALU|Add0~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_result\(16));

\RMEMWB|output_addr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_result\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_addr\(16));

\MUXWB|Saida[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXWB|Saida[16]~16_combout\ = (\RMEMWB|output_WB\(0) & (\RMEMWB|output_rdData\(16))) # (!\RMEMWB|output_WB\(0) & ((\RMEMWB|output_addr\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData\(16),
	datab => \RMEMWB|output_addr\(16),
	datad => \RMEMWB|output_WB\(0),
	combout => \MUXWB|Saida[16]~16_combout\);

\regBd|reg9|reg|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[16]~16_combout\,
	ena => \regBd|Rin1[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg9|reg|Q\(16));

\regBd|reg23|reg|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[16]~16_combout\,
	ena => \regBd|Rin1[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg23|reg|Q\(16));

\regBd|readData2[16]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[16]~80_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg23|reg|Q\(16))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg1|reg|Q\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg23|reg|Q\(16),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg1|reg|Q\(16),
	combout => \regBd|readData2[16]~80_combout\);

\regBd|readData2[16]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[16]~81_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[16]~80_combout\ & ((\regBd|reg31|reg|Q\(16)))) # (!\regBd|readData2[16]~80_combout\ & (\regBd|reg9|reg|Q\(16))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[16]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg9|reg|Q\(16),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[16]~80_combout\,
	datad => \regBd|reg31|reg|Q\(16),
	combout => \regBd|readData2[16]~81_combout\);

\regBd|reg8|reg|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[16]~16_combout\,
	ena => \regBd|Rin1[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg8|reg|Q\(16));

\regBd|reg22|reg|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[16]~16_combout\,
	ena => \regBd|Rin1[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg22|reg|Q\(16));

\regBd|readData2[16]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[16]~82_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg22|reg|Q\(16))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg22|reg|Q\(16),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(16),
	combout => \regBd|readData2[16]~82_combout\);

\regBd|readData2[16]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[16]~83_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[16]~82_combout\ & ((\regBd|reg30|reg|Q\(16)))) # (!\regBd|readData2[16]~82_combout\ & (\regBd|reg8|reg|Q\(16))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[16]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg8|reg|Q\(16),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[16]~82_combout\,
	datad => \regBd|reg30|reg|Q\(16),
	combout => \regBd|readData2[16]~83_combout\);

\regBd|readData2[16]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[16]~84_combout\ = (\RIFIF|out_instr\(15) & (\regBd|readData2[16]~81_combout\)) # (!\RIFIF|out_instr\(15) & ((\regBd|readData2[16]~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|readData2[16]~81_combout\,
	datab => \regBd|readData2[16]~83_combout\,
	datad => \RIFIF|out_instr\(15),
	combout => \regBd|readData2[16]~84_combout\);

\RIDEX|output_read2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData2[16]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read2\(16));

\REXMEM|output_wrData[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_read2\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_wrData\(16));

\DATAMEMORY|memory~526\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~526_combout\ = (\DATAMEMORY|memory[98][7]~525_combout\ & (((\DATAMEMORY|memory[96][7]~292_combout\)))) # (!\DATAMEMORY|memory[98][7]~525_combout\ & ((\DATAMEMORY|memory[96][7]~292_combout\ & (\REXMEM|output_wrData\(8))) # 
-- (!\DATAMEMORY|memory[96][7]~292_combout\ & ((\REXMEM|output_wrData\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[98][7]~525_combout\,
	datab => \REXMEM|output_wrData\(8),
	datac => \DATAMEMORY|memory[96][7]~292_combout\,
	datad => \REXMEM|output_wrData\(24),
	combout => \DATAMEMORY|memory~526_combout\);

\DATAMEMORY|memory~527\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~527_combout\ = (\DATAMEMORY|memory[98][7]~525_combout\ & ((\DATAMEMORY|memory~526_combout\ & ((\REXMEM|output_wrData\(0)))) # (!\DATAMEMORY|memory~526_combout\ & (\REXMEM|output_wrData\(16))))) # (!\DATAMEMORY|memory[98][7]~525_combout\ 
-- & (((\DATAMEMORY|memory~526_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(16),
	datab => \DATAMEMORY|memory[98][7]~525_combout\,
	datac => \DATAMEMORY|memory~526_combout\,
	datad => \REXMEM|output_wrData\(0),
	combout => \DATAMEMORY|memory~527_combout\);

\DATAMEMORY|memory[98][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~527_combout\,
	ena => \DATAMEMORY|memory[98][0]~528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[98][0]~q\);

\DATAMEMORY|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux7~0_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[64][0]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux31~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux31~28_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[64][0]~q\,
	combout => \DATAMEMORY|Mux7~0_combout\);

\DATAMEMORY|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux7~1_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux7~0_combout\ & ((\DATAMEMORY|Mux31~30_combout\))) # (!\DATAMEMORY|Mux7~0_combout\ & (\DATAMEMORY|memory[80][0]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[80][0]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux7~0_combout\,
	datad => \DATAMEMORY|Mux31~30_combout\,
	combout => \DATAMEMORY|Mux7~1_combout\);

\DATAMEMORY|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux7~2_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[16][0]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[0][0]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & 
-- (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[16][0]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[0][0]~q\,
	combout => \DATAMEMORY|Mux7~2_combout\);

\DATAMEMORY|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux7~3_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux7~2_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux7~2_combout\ & ((\DATAMEMORY|Mux31~35_combout\))) # (!\DATAMEMORY|Mux7~2_combout\ & 
-- (\DATAMEMORY|Mux31~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~33_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux7~2_combout\,
	datad => \DATAMEMORY|Mux31~35_combout\,
	combout => \DATAMEMORY|Mux7~3_combout\);

\DATAMEMORY|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux7~4_combout\ = (\RMEMWB|output_rdData[28]~29_combout\ & ((\RMEMWB|output_rdData[28]~30_combout\ & (\DATAMEMORY|Mux7~1_combout\)) # (!\RMEMWB|output_rdData[28]~30_combout\ & ((\DATAMEMORY|Mux7~3_combout\))))) # 
-- (!\RMEMWB|output_rdData[28]~29_combout\ & (((\RMEMWB|output_rdData[28]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[28]~29_combout\,
	datab => \DATAMEMORY|Mux7~1_combout\,
	datac => \RMEMWB|output_rdData[28]~30_combout\,
	datad => \DATAMEMORY|Mux7~3_combout\,
	combout => \DATAMEMORY|Mux7~4_combout\);

\DATAMEMORY|Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux7~5_combout\ = (\RMEMWB|output_rdData[28]~29_combout\ & (((\DATAMEMORY|Mux7~4_combout\)))) # (!\RMEMWB|output_rdData[28]~29_combout\ & ((\DATAMEMORY|Mux7~4_combout\ & ((\DATAMEMORY|Mux31~88_combout\))) # (!\DATAMEMORY|Mux7~4_combout\ & 
-- (\DATAMEMORY|Mux31~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~78_combout\,
	datab => \RMEMWB|output_rdData[28]~29_combout\,
	datac => \DATAMEMORY|Mux7~4_combout\,
	datad => \DATAMEMORY|Mux31~88_combout\,
	combout => \DATAMEMORY|Mux7~5_combout\);

\DATAMEMORY|Mux7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux7~6_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[48][0]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[32][0]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & 
-- (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[48][0]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[32][0]~q\,
	combout => \DATAMEMORY|Mux7~6_combout\);

\DATAMEMORY|Mux7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux7~7_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux7~6_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux7~6_combout\ & ((\DATAMEMORY|Mux31~23_combout\))) # (!\DATAMEMORY|Mux7~6_combout\ & 
-- (\DATAMEMORY|Mux31~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~21_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux7~6_combout\,
	datad => \DATAMEMORY|Mux31~23_combout\,
	combout => \DATAMEMORY|Mux7~7_combout\);

\DATAMEMORY|Mux7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux7~8_combout\ = (\RMEMWB|output_rdData[0]~18_combout\ & (((\RMEMWB|output_rdData[0]~19_combout\)))) # (!\RMEMWB|output_rdData[0]~18_combout\ & ((\RMEMWB|output_rdData[0]~19_combout\ & (\DATAMEMORY|memory[96][0]~q\)) # 
-- (!\RMEMWB|output_rdData[0]~19_combout\ & ((\DATAMEMORY|Mux7~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[0]~18_combout\,
	datab => \DATAMEMORY|memory[96][0]~q\,
	datac => \RMEMWB|output_rdData[0]~19_combout\,
	datad => \DATAMEMORY|Mux7~7_combout\,
	combout => \DATAMEMORY|Mux7~8_combout\);

\DATAMEMORY|Mux7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux7~9_combout\ = (\RMEMWB|output_rdData[0]~18_combout\ & ((\DATAMEMORY|Mux7~8_combout\ & ((\DATAMEMORY|memory[100][0]~q\))) # (!\DATAMEMORY|Mux7~8_combout\ & (\DATAMEMORY|Mux31~80_combout\)))) # (!\RMEMWB|output_rdData[0]~18_combout\ & 
-- (((\DATAMEMORY|Mux7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~80_combout\,
	datab => \RMEMWB|output_rdData[0]~18_combout\,
	datac => \DATAMEMORY|Mux7~8_combout\,
	datad => \DATAMEMORY|memory[100][0]~q\,
	combout => \DATAMEMORY|Mux7~9_combout\);

\DATAMEMORY|Mux7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux7~10_combout\ = (\RMEMWB|output_rdData[28]~28_combout\ & (((\RMEMWB|output_rdData[11]~23_combout\)))) # (!\RMEMWB|output_rdData[28]~28_combout\ & ((\RMEMWB|output_rdData[11]~23_combout\ & (\DATAMEMORY|Mux7~5_combout\)) # 
-- (!\RMEMWB|output_rdData[11]~23_combout\ & ((\DATAMEMORY|Mux7~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[28]~28_combout\,
	datab => \DATAMEMORY|Mux7~5_combout\,
	datac => \RMEMWB|output_rdData[11]~23_combout\,
	datad => \DATAMEMORY|Mux7~9_combout\,
	combout => \DATAMEMORY|Mux7~10_combout\);

\DATAMEMORY|Mux7~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux7~11_combout\ = (\RMEMWB|output_rdData[28]~28_combout\ & ((\DATAMEMORY|Mux7~10_combout\ & ((\DATAMEMORY|Mux15~1_combout\))) # (!\DATAMEMORY|Mux7~10_combout\ & (\DATAMEMORY|memory[98][0]~q\)))) # (!\RMEMWB|output_rdData[28]~28_combout\ & 
-- (((\DATAMEMORY|Mux7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[98][0]~q\,
	datab => \RMEMWB|output_rdData[28]~28_combout\,
	datac => \DATAMEMORY|Mux7~10_combout\,
	datad => \DATAMEMORY|Mux15~1_combout\,
	combout => \DATAMEMORY|Mux7~11_combout\);

\RMEMWB|output_rdData[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \DATAMEMORY|Mux7~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_rdData\(24));

\MUXALU|Saida[24]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXALU|Saida[24]~19_combout\ = (\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(6))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_imed\(6),
	datab => \RIDEX|output_read2\(24),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \MUXALU|Saida[24]~19_combout\);

\regBd|reg1|reg|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[24]~24_combout\,
	ena => \regBd|Rin1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg1|reg|Q\(24));

\regBd|reg30|reg|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[24]~24_combout\,
	ena => \regBd|Rin1[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg30|reg|Q\(24));

\regBd|reg0|reg|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[24]~24_combout\,
	ena => \regBd|Rin1[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg0|reg|Q\(24));

\regBd|readData1[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[24]~48_combout\ = (\RIFIF|out_instr\(10) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(10) & ((\RIFIF|out_instr\(0) & (\regBd|reg30|reg|Q\(24))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(10),
	datab => \regBd|reg30|reg|Q\(24),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(24),
	combout => \regBd|readData1[24]~48_combout\);

\regBd|reg31|reg|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[24]~24_combout\,
	ena => \regBd|Rin1[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg31|reg|Q\(24));

\regBd|readData1[24]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[24]~49_combout\ = (\RIFIF|out_instr\(10) & ((\regBd|readData1[24]~48_combout\ & ((\regBd|reg31|reg|Q\(24)))) # (!\regBd|readData1[24]~48_combout\ & (\regBd|reg1|reg|Q\(24))))) # (!\RIFIF|out_instr\(10) & 
-- (((\regBd|readData1[24]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg1|reg|Q\(24),
	datab => \RIFIF|out_instr\(10),
	datac => \regBd|readData1[24]~48_combout\,
	datad => \regBd|reg31|reg|Q\(24),
	combout => \regBd|readData1[24]~49_combout\);

\RIDEX|output_read1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData1[24]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read1\(24));

\ALU|Add0~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~141_combout\ = (\ALU|Add0~26_combout\ & ((\MUXALU|Saida[24]~19_combout\) # ((\RIDEX|output_read1\(24))))) # (!\ALU|Add0~26_combout\ & (\MUXALU|Saida[24]~19_combout\ & (\RIDEX|output_read1\(24) & \ALU|Add0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~26_combout\,
	datab => \MUXALU|Saida[24]~19_combout\,
	datac => \RIDEX|output_read1\(24),
	datad => \ALU|Add0~27_combout\,
	combout => \ALU|Add0~141_combout\);

\ALU|Add0~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~143_combout\ = (\ALU|Add0~142_combout\ & ((\RIDEX|output_read1\(24) & (\ALU|Add0~139\ & VCC)) # (!\RIDEX|output_read1\(24) & (!\ALU|Add0~139\)))) # (!\ALU|Add0~142_combout\ & ((\RIDEX|output_read1\(24) & (!\ALU|Add0~139\)) # 
-- (!\RIDEX|output_read1\(24) & ((\ALU|Add0~139\) # (GND)))))
-- \ALU|Add0~144\ = CARRY((\ALU|Add0~142_combout\ & (!\RIDEX|output_read1\(24) & !\ALU|Add0~139\)) # (!\ALU|Add0~142_combout\ & ((!\ALU|Add0~139\) # (!\RIDEX|output_read1\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~142_combout\,
	datab => \RIDEX|output_read1\(24),
	datad => VCC,
	cin => \ALU|Add0~139\,
	combout => \ALU|Add0~143_combout\,
	cout => \ALU|Add0~144\);

\ALU|Add0~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~145_combout\ = (\ALU|Mux28~1_combout\ & ((\ALU|Add0~141_combout\) # ((\ALU|Add0~29_combout\ & \ALU|Add0~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux28~1_combout\,
	datab => \ALU|Add0~141_combout\,
	datac => \ALU|Add0~29_combout\,
	datad => \ALU|Add0~143_combout\,
	combout => \ALU|Add0~145_combout\);

\REXMEM|output_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ALU|Add0~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_result\(24));

\RMEMWB|output_addr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_result\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_addr\(24));

\MUXWB|Saida[24]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXWB|Saida[24]~24_combout\ = (\RMEMWB|output_WB\(0) & (\RMEMWB|output_rdData\(24))) # (!\RMEMWB|output_WB\(0) & ((\RMEMWB|output_addr\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData\(24),
	datab => \RMEMWB|output_addr\(24),
	datad => \RMEMWB|output_WB\(0),
	combout => \MUXWB|Saida[24]~24_combout\);

\regBd|reg9|reg|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[24]~24_combout\,
	ena => \regBd|Rin1[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg9|reg|Q\(24));

\regBd|reg23|reg|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[24]~24_combout\,
	ena => \regBd|Rin1[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg23|reg|Q\(24));

\regBd|readData2[24]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[24]~120_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg23|reg|Q\(24))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg1|reg|Q\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg23|reg|Q\(24),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg1|reg|Q\(24),
	combout => \regBd|readData2[24]~120_combout\);

\regBd|readData2[24]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[24]~121_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[24]~120_combout\ & ((\regBd|reg31|reg|Q\(24)))) # (!\regBd|readData2[24]~120_combout\ & (\regBd|reg9|reg|Q\(24))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[24]~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg9|reg|Q\(24),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[24]~120_combout\,
	datad => \regBd|reg31|reg|Q\(24),
	combout => \regBd|readData2[24]~121_combout\);

\regBd|reg8|reg|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[24]~24_combout\,
	ena => \regBd|Rin1[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg8|reg|Q\(24));

\regBd|reg22|reg|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[24]~24_combout\,
	ena => \regBd|Rin1[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg22|reg|Q\(24));

\regBd|readData2[24]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[24]~122_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg22|reg|Q\(24))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg22|reg|Q\(24),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(24),
	combout => \regBd|readData2[24]~122_combout\);

\regBd|readData2[24]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[24]~123_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[24]~122_combout\ & ((\regBd|reg30|reg|Q\(24)))) # (!\regBd|readData2[24]~122_combout\ & (\regBd|reg8|reg|Q\(24))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[24]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg8|reg|Q\(24),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[24]~122_combout\,
	datad => \regBd|reg30|reg|Q\(24),
	combout => \regBd|readData2[24]~123_combout\);

\regBd|readData2[24]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[24]~124_combout\ = (\RIFIF|out_instr\(15) & (\regBd|readData2[24]~121_combout\)) # (!\RIFIF|out_instr\(15) & ((\regBd|readData2[24]~123_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|readData2[24]~121_combout\,
	datab => \regBd|readData2[24]~123_combout\,
	datad => \RIFIF|out_instr\(15),
	combout => \regBd|readData2[24]~124_combout\);

\RIDEX|output_read2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData2[24]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read2\(24));

\ALU|Add0~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~142_combout\ = \ULACONTROL|Mux4~0_combout\ $ (((\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_imed\(6)))) # (!\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_read2\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(4),
	datab => \RIDEX|output_read2\(24),
	datac => \RIDEX|output_imed\(6),
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~142_combout\);

\ALU|Add0~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~150_combout\ = (\ALU|Mux28~1_combout\ & ((\ALU|Add0~146_combout\) # ((\ALU|Add0~29_combout\ & \ALU|Add0~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux28~1_combout\,
	datab => \ALU|Add0~146_combout\,
	datac => \ALU|Add0~29_combout\,
	datad => \ALU|Add0~148_combout\,
	combout => \ALU|Add0~150_combout\);

\REXMEM|output_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ALU|Add0~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_result\(25));

\RMEMWB|output_addr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_result\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_addr\(25));

\MUXWB|Saida[25]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXWB|Saida[25]~25_combout\ = (\RMEMWB|output_WB\(0) & (\RMEMWB|output_rdData\(25))) # (!\RMEMWB|output_WB\(0) & ((\RMEMWB|output_addr\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData\(25),
	datab => \RMEMWB|output_addr\(25),
	datad => \RMEMWB|output_WB\(0),
	combout => \MUXWB|Saida[25]~25_combout\);

\regBd|reg9|reg|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[25]~25_combout\,
	ena => \regBd|Rin1[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg9|reg|Q\(25));

\regBd|reg23|reg|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[25]~25_combout\,
	ena => \regBd|Rin1[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg23|reg|Q\(25));

\regBd|readData2[25]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[25]~125_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg23|reg|Q\(25))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg1|reg|Q\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg23|reg|Q\(25),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg1|reg|Q\(25),
	combout => \regBd|readData2[25]~125_combout\);

\regBd|readData2[25]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[25]~126_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[25]~125_combout\ & ((\regBd|reg31|reg|Q\(25)))) # (!\regBd|readData2[25]~125_combout\ & (\regBd|reg9|reg|Q\(25))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[25]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg9|reg|Q\(25),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[25]~125_combout\,
	datad => \regBd|reg31|reg|Q\(25),
	combout => \regBd|readData2[25]~126_combout\);

\regBd|reg8|reg|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[25]~25_combout\,
	ena => \regBd|Rin1[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg8|reg|Q\(25));

\regBd|reg22|reg|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[25]~25_combout\,
	ena => \regBd|Rin1[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg22|reg|Q\(25));

\regBd|readData2[25]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[25]~127_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg22|reg|Q\(25))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg22|reg|Q\(25),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(25),
	combout => \regBd|readData2[25]~127_combout\);

\regBd|readData2[25]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[25]~128_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[25]~127_combout\ & ((\regBd|reg30|reg|Q\(25)))) # (!\regBd|readData2[25]~127_combout\ & (\regBd|reg8|reg|Q\(25))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[25]~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg8|reg|Q\(25),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[25]~127_combout\,
	datad => \regBd|reg30|reg|Q\(25),
	combout => \regBd|readData2[25]~128_combout\);

\regBd|readData2[25]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[25]~129_combout\ = (\RIFIF|out_instr\(15) & (\regBd|readData2[25]~126_combout\)) # (!\RIFIF|out_instr\(15) & ((\regBd|readData2[25]~128_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|readData2[25]~126_combout\,
	datab => \regBd|readData2[25]~128_combout\,
	datad => \RIFIF|out_instr\(15),
	combout => \regBd|readData2[25]~129_combout\);

\RIDEX|output_read2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData2[25]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read2\(25));

\REXMEM|output_wrData[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_read2\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_wrData\(25));

\DATAMEMORY|memory~681\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~681_combout\ = (\DATAMEMORY|memory[75][6]~367_combout\ & (((\DATAMEMORY|memory[3][3]~366_combout\)))) # (!\DATAMEMORY|memory[75][6]~367_combout\ & ((\DATAMEMORY|memory[3][3]~366_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~366_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[75][6]~367_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~366_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~681_combout\);

\DATAMEMORY|memory~682\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~682_combout\ = (\DATAMEMORY|memory[75][6]~367_combout\ & ((\DATAMEMORY|memory~681_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~681_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[75][6]~367_combout\ 
-- & (((\DATAMEMORY|memory~681_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[75][6]~367_combout\,
	datac => \DATAMEMORY|memory~681_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~682_combout\);

\DATAMEMORY|memory[75][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~682_combout\,
	ena => \DATAMEMORY|memory[75][0]~370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[75][1]~q\);

\DATAMEMORY|memory~683\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~683_combout\ = (\DATAMEMORY|memory[15][4]~373_combout\ & (((\DATAMEMORY|memory[3][3]~372_combout\)))) # (!\DATAMEMORY|memory[15][4]~373_combout\ & ((\DATAMEMORY|memory[3][3]~372_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~372_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[15][4]~373_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~372_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~683_combout\);

\DATAMEMORY|memory~684\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~684_combout\ = (\DATAMEMORY|memory[15][4]~373_combout\ & ((\DATAMEMORY|memory~683_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~683_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[15][4]~373_combout\ 
-- & (((\DATAMEMORY|memory~683_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[15][4]~373_combout\,
	datac => \DATAMEMORY|memory~683_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~684_combout\);

\DATAMEMORY|memory[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~684_combout\,
	ena => \DATAMEMORY|memory[15][0]~377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[15][1]~q\);

\DATAMEMORY|memory~685\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~685_combout\ = (\DATAMEMORY|memory[11][4]~379_combout\ & (((\DATAMEMORY|memory[3][3]~378_combout\)))) # (!\DATAMEMORY|memory[11][4]~379_combout\ & ((\DATAMEMORY|memory[3][3]~378_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~378_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[11][4]~379_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~378_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~685_combout\);

\DATAMEMORY|memory~686\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~686_combout\ = (\DATAMEMORY|memory[11][4]~379_combout\ & ((\DATAMEMORY|memory~685_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~685_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[11][4]~379_combout\ 
-- & (((\DATAMEMORY|memory~685_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[11][4]~379_combout\,
	datac => \DATAMEMORY|memory~685_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~686_combout\);

\DATAMEMORY|memory[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~686_combout\,
	ena => \DATAMEMORY|memory[11][0]~382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[11][1]~q\);

\DATAMEMORY|Mux30~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~40_combout\ = (\REXMEM|output_result\(6) & (((\REXMEM|output_result\(2))))) # (!\REXMEM|output_result\(6) & ((\REXMEM|output_result\(2) & (\DATAMEMORY|memory[15][1]~q\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|memory[11][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[15][1]~q\,
	datac => \REXMEM|output_result\(2),
	datad => \DATAMEMORY|memory[11][1]~q\,
	combout => \DATAMEMORY|Mux30~40_combout\);

\DATAMEMORY|memory~687\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~687_combout\ = (\DATAMEMORY|memory[79][4]~384_combout\ & (((\DATAMEMORY|memory[3][3]~383_combout\)))) # (!\DATAMEMORY|memory[79][4]~384_combout\ & ((\DATAMEMORY|memory[3][3]~383_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~383_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[79][4]~384_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~383_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~687_combout\);

\DATAMEMORY|memory~688\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~688_combout\ = (\DATAMEMORY|memory[79][4]~384_combout\ & ((\DATAMEMORY|memory~687_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~687_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[79][4]~384_combout\ 
-- & (((\DATAMEMORY|memory~687_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[79][4]~384_combout\,
	datac => \DATAMEMORY|memory~687_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~688_combout\);

\DATAMEMORY|memory[79][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~688_combout\,
	ena => \DATAMEMORY|memory[79][0]~388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[79][1]~q\);

\DATAMEMORY|Mux30~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~41_combout\ = (\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux30~40_combout\ & ((\DATAMEMORY|memory[79][1]~q\))) # (!\DATAMEMORY|Mux30~40_combout\ & (\DATAMEMORY|memory[75][1]~q\)))) # (!\REXMEM|output_result\(6) & 
-- (((\DATAMEMORY|Mux30~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[75][1]~q\,
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|Mux30~40_combout\,
	datad => \DATAMEMORY|memory[79][1]~q\,
	combout => \DATAMEMORY|Mux30~41_combout\);

\DATAMEMORY|memory~689\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~689_combout\ = (\DATAMEMORY|memory[83][0]~343_combout\ & (((\DATAMEMORY|memory[3][3]~342_combout\)))) # (!\DATAMEMORY|memory[83][0]~343_combout\ & ((\DATAMEMORY|memory[3][3]~342_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~342_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[83][0]~343_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~342_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~689_combout\);

\DATAMEMORY|memory~690\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~690_combout\ = (\DATAMEMORY|memory[83][0]~343_combout\ & ((\DATAMEMORY|memory~689_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~689_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[83][0]~343_combout\ 
-- & (((\DATAMEMORY|memory~689_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[83][0]~343_combout\,
	datac => \DATAMEMORY|memory~689_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~690_combout\);

\DATAMEMORY|memory[83][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~690_combout\,
	ena => \DATAMEMORY|memory[83][0]~346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[83][1]~q\);

\DATAMEMORY|memory~691\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~691_combout\ = (\DATAMEMORY|memory[23][0]~349_combout\ & (((\DATAMEMORY|memory[3][3]~348_combout\)))) # (!\DATAMEMORY|memory[23][0]~349_combout\ & ((\DATAMEMORY|memory[3][3]~348_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~348_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[23][0]~349_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~348_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~691_combout\);

\DATAMEMORY|memory~692\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~692_combout\ = (\DATAMEMORY|memory[23][0]~349_combout\ & ((\DATAMEMORY|memory~691_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~691_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[23][0]~349_combout\ 
-- & (((\DATAMEMORY|memory~691_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[23][0]~349_combout\,
	datac => \DATAMEMORY|memory~691_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~692_combout\);

\DATAMEMORY|memory[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~692_combout\,
	ena => \DATAMEMORY|memory[23][0]~353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[23][1]~q\);

\DATAMEMORY|memory~693\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~693_combout\ = (\DATAMEMORY|memory[19][2]~355_combout\ & (((\DATAMEMORY|memory[3][3]~354_combout\)))) # (!\DATAMEMORY|memory[19][2]~355_combout\ & ((\DATAMEMORY|memory[3][3]~354_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~354_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[19][2]~355_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~354_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~693_combout\);

\DATAMEMORY|memory~694\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~694_combout\ = (\DATAMEMORY|memory[19][2]~355_combout\ & ((\DATAMEMORY|memory~693_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~693_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[19][2]~355_combout\ 
-- & (((\DATAMEMORY|memory~693_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[19][2]~355_combout\,
	datac => \DATAMEMORY|memory~693_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~694_combout\);

\DATAMEMORY|memory[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~694_combout\,
	ena => \DATAMEMORY|memory[19][0]~358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[19][1]~q\);

\DATAMEMORY|Mux30~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~42_combout\ = (\REXMEM|output_result\(6) & (((\REXMEM|output_result\(2))))) # (!\REXMEM|output_result\(6) & ((\REXMEM|output_result\(2) & (\DATAMEMORY|memory[23][1]~q\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|memory[19][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[23][1]~q\,
	datac => \REXMEM|output_result\(2),
	datad => \DATAMEMORY|memory[19][1]~q\,
	combout => \DATAMEMORY|Mux30~42_combout\);

\DATAMEMORY|memory~695\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~695_combout\ = (\DATAMEMORY|memory[87][7]~360_combout\ & (((\DATAMEMORY|memory[3][3]~359_combout\)))) # (!\DATAMEMORY|memory[87][7]~360_combout\ & ((\DATAMEMORY|memory[3][3]~359_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~359_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[87][7]~360_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~359_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~695_combout\);

\DATAMEMORY|memory~696\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~696_combout\ = (\DATAMEMORY|memory[87][7]~360_combout\ & ((\DATAMEMORY|memory~695_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~695_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[87][7]~360_combout\ 
-- & (((\DATAMEMORY|memory~695_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[87][7]~360_combout\,
	datac => \DATAMEMORY|memory~695_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~696_combout\);

\DATAMEMORY|memory[87][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~696_combout\,
	ena => \DATAMEMORY|memory[87][0]~364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[87][1]~q\);

\DATAMEMORY|Mux30~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~43_combout\ = (\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux30~42_combout\ & ((\DATAMEMORY|memory[87][1]~q\))) # (!\DATAMEMORY|Mux30~42_combout\ & (\DATAMEMORY|memory[83][1]~q\)))) # (!\REXMEM|output_result\(6) & 
-- (((\DATAMEMORY|Mux30~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[83][1]~q\,
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|Mux30~42_combout\,
	datad => \DATAMEMORY|memory[87][1]~q\,
	combout => \DATAMEMORY|Mux30~43_combout\);

\DATAMEMORY|memory~697\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~697_combout\ = (\DATAMEMORY|memory[67][5]~389_combout\ & (((\DATAMEMORY|memory[3][3]~86_combout\)))) # (!\DATAMEMORY|memory[67][5]~389_combout\ & ((\DATAMEMORY|memory[3][3]~86_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~86_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[67][5]~389_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~86_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~697_combout\);

\DATAMEMORY|memory~698\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~698_combout\ = (\DATAMEMORY|memory[67][5]~389_combout\ & ((\DATAMEMORY|memory~697_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~697_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[67][5]~389_combout\ 
-- & (((\DATAMEMORY|memory~697_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[67][5]~389_combout\,
	datac => \DATAMEMORY|memory~697_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~698_combout\);

\DATAMEMORY|memory[67][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~698_combout\,
	ena => \DATAMEMORY|memory[67][0]~392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[67][1]~q\);

\DATAMEMORY|memory~699\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~699_combout\ = (\DATAMEMORY|memory[7][7]~394_combout\ & (((\DATAMEMORY|memory[3][3]~393_combout\)))) # (!\DATAMEMORY|memory[7][7]~394_combout\ & ((\DATAMEMORY|memory[3][3]~393_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~393_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[7][7]~394_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~393_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~699_combout\);

\DATAMEMORY|memory~700\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~700_combout\ = (\DATAMEMORY|memory[7][7]~394_combout\ & ((\DATAMEMORY|memory~699_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~699_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[7][7]~394_combout\ & 
-- (((\DATAMEMORY|memory~699_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[7][7]~394_combout\,
	datac => \DATAMEMORY|memory~699_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~700_combout\);

\DATAMEMORY|memory[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~700_combout\,
	ena => \DATAMEMORY|memory[7][0]~398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[7][1]~q\);

\DATAMEMORY|memory~701\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~701_combout\ = (\DATAMEMORY|memory[3][3]~399_combout\ & (((\DATAMEMORY|memory[3][3]~132_combout\)))) # (!\DATAMEMORY|memory[3][3]~399_combout\ & ((\DATAMEMORY|memory[3][3]~132_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~132_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~399_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~132_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~701_combout\);

\DATAMEMORY|memory~702\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~702_combout\ = (\DATAMEMORY|memory[3][3]~399_combout\ & ((\DATAMEMORY|memory~701_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~701_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[3][3]~399_combout\ & 
-- (((\DATAMEMORY|memory~701_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[3][3]~399_combout\,
	datac => \DATAMEMORY|memory~701_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~702_combout\);

\DATAMEMORY|memory[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~702_combout\,
	ena => \DATAMEMORY|memory[3][0]~402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[3][1]~q\);

\DATAMEMORY|Mux30~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~44_combout\ = (\REXMEM|output_result\(6) & (((\REXMEM|output_result\(2))))) # (!\REXMEM|output_result\(6) & ((\REXMEM|output_result\(2) & (\DATAMEMORY|memory[7][1]~q\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|memory[3][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[7][1]~q\,
	datac => \REXMEM|output_result\(2),
	datad => \DATAMEMORY|memory[3][1]~q\,
	combout => \DATAMEMORY|Mux30~44_combout\);

\DATAMEMORY|memory~703\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~703_combout\ = (\DATAMEMORY|memory[71][4]~404_combout\ & (((\DATAMEMORY|memory[3][3]~403_combout\)))) # (!\DATAMEMORY|memory[71][4]~404_combout\ & ((\DATAMEMORY|memory[3][3]~403_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~403_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[71][4]~404_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~403_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~703_combout\);

\DATAMEMORY|memory~704\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~704_combout\ = (\DATAMEMORY|memory[71][4]~404_combout\ & ((\DATAMEMORY|memory~703_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~703_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[71][4]~404_combout\ 
-- & (((\DATAMEMORY|memory~703_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[71][4]~404_combout\,
	datac => \DATAMEMORY|memory~703_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~704_combout\);

\DATAMEMORY|memory[71][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~704_combout\,
	ena => \DATAMEMORY|memory[71][0]~408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[71][1]~q\);

\DATAMEMORY|Mux30~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~45_combout\ = (\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux30~44_combout\ & ((\DATAMEMORY|memory[71][1]~q\))) # (!\DATAMEMORY|Mux30~44_combout\ & (\DATAMEMORY|memory[67][1]~q\)))) # (!\REXMEM|output_result\(6) & 
-- (((\DATAMEMORY|Mux30~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[67][1]~q\,
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|Mux30~44_combout\,
	datad => \DATAMEMORY|memory[71][1]~q\,
	combout => \DATAMEMORY|Mux30~45_combout\);

\DATAMEMORY|Mux30~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~46_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|Mux30~43_combout\)) # (!\REXMEM|output_result\(4) & 
-- ((\DATAMEMORY|Mux30~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|Mux30~43_combout\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|Mux30~45_combout\,
	combout => \DATAMEMORY|Mux30~46_combout\);

\DATAMEMORY|memory~705\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~705_combout\ = (\DATAMEMORY|memory[91][5]~411_combout\ & (((\DATAMEMORY|memory[3][3]~410_combout\)))) # (!\DATAMEMORY|memory[91][5]~411_combout\ & ((\DATAMEMORY|memory[3][3]~410_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~410_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[91][5]~411_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~410_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~705_combout\);

\DATAMEMORY|memory~706\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~706_combout\ = (\DATAMEMORY|memory[91][5]~411_combout\ & ((\DATAMEMORY|memory~705_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~705_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[91][5]~411_combout\ 
-- & (((\DATAMEMORY|memory~705_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[91][5]~411_combout\,
	datac => \DATAMEMORY|memory~705_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~706_combout\);

\DATAMEMORY|memory[91][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~706_combout\,
	ena => \DATAMEMORY|memory[91][0]~414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[91][1]~q\);

\DATAMEMORY|memory~707\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~707_combout\ = (\DATAMEMORY|memory[31][5]~417_combout\ & (((\DATAMEMORY|memory[3][3]~416_combout\)))) # (!\DATAMEMORY|memory[31][5]~417_combout\ & ((\DATAMEMORY|memory[3][3]~416_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~416_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[31][5]~417_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~416_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~707_combout\);

\DATAMEMORY|memory~708\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~708_combout\ = (\DATAMEMORY|memory[31][5]~417_combout\ & ((\DATAMEMORY|memory~707_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~707_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[31][5]~417_combout\ 
-- & (((\DATAMEMORY|memory~707_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[31][5]~417_combout\,
	datac => \DATAMEMORY|memory~707_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~708_combout\);

\DATAMEMORY|memory[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~708_combout\,
	ena => \DATAMEMORY|memory[31][0]~421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[31][1]~q\);

\DATAMEMORY|memory~709\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~709_combout\ = (\DATAMEMORY|memory[27][2]~423_combout\ & (((\DATAMEMORY|memory[3][3]~422_combout\)))) # (!\DATAMEMORY|memory[27][2]~423_combout\ & ((\DATAMEMORY|memory[3][3]~422_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~422_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[27][2]~423_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~422_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~709_combout\);

\DATAMEMORY|memory~710\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~710_combout\ = (\DATAMEMORY|memory[27][2]~423_combout\ & ((\DATAMEMORY|memory~709_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~709_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[27][2]~423_combout\ 
-- & (((\DATAMEMORY|memory~709_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[27][2]~423_combout\,
	datac => \DATAMEMORY|memory~709_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~710_combout\);

\DATAMEMORY|memory[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~710_combout\,
	ena => \DATAMEMORY|memory[27][0]~426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[27][1]~q\);

\DATAMEMORY|Mux30~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~47_combout\ = (\REXMEM|output_result\(6) & (((\REXMEM|output_result\(2))))) # (!\REXMEM|output_result\(6) & ((\REXMEM|output_result\(2) & (\DATAMEMORY|memory[31][1]~q\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|memory[27][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[31][1]~q\,
	datac => \REXMEM|output_result\(2),
	datad => \DATAMEMORY|memory[27][1]~q\,
	combout => \DATAMEMORY|Mux30~47_combout\);

\DATAMEMORY|memory~711\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~711_combout\ = (\DATAMEMORY|memory[95][4]~428_combout\ & (((\DATAMEMORY|memory[3][3]~427_combout\)))) # (!\DATAMEMORY|memory[95][4]~428_combout\ & ((\DATAMEMORY|memory[3][3]~427_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~427_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[95][4]~428_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~427_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~711_combout\);

\DATAMEMORY|memory~712\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~712_combout\ = (\DATAMEMORY|memory[95][4]~428_combout\ & ((\DATAMEMORY|memory~711_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~711_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[95][4]~428_combout\ 
-- & (((\DATAMEMORY|memory~711_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[95][4]~428_combout\,
	datac => \DATAMEMORY|memory~711_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~712_combout\);

\DATAMEMORY|memory[95][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~712_combout\,
	ena => \DATAMEMORY|memory[95][0]~432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[95][1]~q\);

\DATAMEMORY|Mux30~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~48_combout\ = (\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux30~47_combout\ & ((\DATAMEMORY|memory[95][1]~q\))) # (!\DATAMEMORY|Mux30~47_combout\ & (\DATAMEMORY|memory[91][1]~q\)))) # (!\REXMEM|output_result\(6) & 
-- (((\DATAMEMORY|Mux30~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[91][1]~q\,
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|Mux30~47_combout\,
	datad => \DATAMEMORY|memory[95][1]~q\,
	combout => \DATAMEMORY|Mux30~48_combout\);

\DATAMEMORY|Mux30~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~49_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux30~46_combout\ & ((\DATAMEMORY|Mux30~48_combout\))) # (!\DATAMEMORY|Mux30~46_combout\ & (\DATAMEMORY|Mux30~41_combout\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux30~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux30~41_combout\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux30~46_combout\,
	datad => \DATAMEMORY|Mux30~48_combout\,
	combout => \DATAMEMORY|Mux30~49_combout\);

\DATAMEMORY|Mux30~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~53_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux30~50_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux30~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux30~50_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux30~52_combout\,
	combout => \DATAMEMORY|Mux30~53_combout\);

\DATAMEMORY|Mux30~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~54_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux30~53_combout\ & ((\DATAMEMORY|memory[97][1]~q\))) # (!\DATAMEMORY|Mux30~53_combout\ & (\DATAMEMORY|memory[81][1]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux30~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[81][1]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux30~53_combout\,
	datad => \DATAMEMORY|memory[97][1]~q\,
	combout => \DATAMEMORY|Mux30~54_combout\);

\DATAMEMORY|Mux30~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~58_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|memory[33][1]~q\ & ((\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|memory[17][1]~q\) # (!\DATAMEMORY|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[33][1]~q\,
	datac => \DATAMEMORY|memory[17][1]~q\,
	datad => \DATAMEMORY|Mux26~1_combout\,
	combout => \DATAMEMORY|Mux30~58_combout\);

\DATAMEMORY|Mux30~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~59_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux30~58_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux30~58_combout\ & ((\DATAMEMORY|Mux30~57_combout\))) # (!\DATAMEMORY|Mux30~58_combout\ & 
-- (\DATAMEMORY|Mux30~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux30~55_combout\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux30~57_combout\,
	datad => \DATAMEMORY|Mux30~58_combout\,
	combout => \DATAMEMORY|Mux30~59_combout\);

\DATAMEMORY|Mux30~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~60_combout\ = (\REXMEM|output_result\(6) & (\DATAMEMORY|Mux30~54_combout\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux30~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux30~54_combout\,
	datab => \DATAMEMORY|Mux30~59_combout\,
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|Mux30~60_combout\);

\RMEMWB|output_rdData[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RMEMWB|output_rdData[9]~1_combout\ = (\REXMEM|output_result\(1) & ((\DATAMEMORY|Mux30~60_combout\))) # (!\REXMEM|output_result\(1) & (\DATAMEMORY|Mux30~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux30~49_combout\,
	datab => \DATAMEMORY|Mux30~60_combout\,
	datad => \REXMEM|output_result\(1),
	combout => \RMEMWB|output_rdData[9]~1_combout\);

\DATAMEMORY|Mux30~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~20_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|Mux26~1_combout\ & (\DATAMEMORY|memory[48][1]~q\)) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- ((\DATAMEMORY|Mux30~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[48][1]~q\,
	datac => \DATAMEMORY|Mux26~1_combout\,
	datad => \DATAMEMORY|Mux30~19_combout\,
	combout => \DATAMEMORY|Mux30~20_combout\);

\DATAMEMORY|Mux30~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~21_combout\ = (\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|Mux30~20_combout\ & ((\DATAMEMORY|memory[64][1]~q\))) # (!\DATAMEMORY|Mux30~20_combout\ & (\DATAMEMORY|Mux30~17_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- (((\DATAMEMORY|Mux30~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux30~17_combout\,
	datab => \DATAMEMORY|Mux26~0_combout\,
	datac => \DATAMEMORY|Mux30~20_combout\,
	datad => \DATAMEMORY|memory[64][1]~q\,
	combout => \DATAMEMORY|Mux30~21_combout\);

\DATAMEMORY|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux22~0_combout\ = (\RMEMWB|output_rdData[11]~24_combout\ & (((\RMEMWB|output_rdData[0]~25_combout\)))) # (!\RMEMWB|output_rdData[11]~24_combout\ & ((\RMEMWB|output_rdData[0]~25_combout\ & (\DATAMEMORY|memory[100][1]~q\)) # 
-- (!\RMEMWB|output_rdData[0]~25_combout\ & ((\DATAMEMORY|Mux30~76_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[11]~24_combout\,
	datab => \DATAMEMORY|memory[100][1]~q\,
	datac => \RMEMWB|output_rdData[0]~25_combout\,
	datad => \DATAMEMORY|Mux30~76_combout\,
	combout => \DATAMEMORY|Mux22~0_combout\);

\DATAMEMORY|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux22~1_combout\ = (\RMEMWB|output_rdData[11]~24_combout\ & ((\DATAMEMORY|Mux22~0_combout\ & ((\DATAMEMORY|memory[0][1]~q\))) # (!\DATAMEMORY|Mux22~0_combout\ & (\DATAMEMORY|Mux30~21_combout\)))) # (!\RMEMWB|output_rdData[11]~24_combout\ & 
-- (((\DATAMEMORY|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux30~21_combout\,
	datab => \RMEMWB|output_rdData[11]~24_combout\,
	datac => \DATAMEMORY|Mux22~0_combout\,
	datad => \DATAMEMORY|memory[0][1]~q\,
	combout => \DATAMEMORY|Mux22~1_combout\);

\DATAMEMORY|Mux22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux22~2_combout\ = (\RMEMWB|output_rdData[11]~22_combout\ & (((\RMEMWB|output_rdData[11]~23_combout\)))) # (!\RMEMWB|output_rdData[11]~22_combout\ & ((\RMEMWB|output_rdData[11]~23_combout\ & (\RMEMWB|output_rdData[17]~9_combout\)) # 
-- (!\RMEMWB|output_rdData[11]~23_combout\ & ((\DATAMEMORY|Mux22~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[11]~22_combout\,
	datab => \RMEMWB|output_rdData[17]~9_combout\,
	datac => \RMEMWB|output_rdData[11]~23_combout\,
	datad => \DATAMEMORY|Mux22~1_combout\,
	combout => \DATAMEMORY|Mux22~2_combout\);

\DATAMEMORY|Mux22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux22~3_combout\ = (\RMEMWB|output_rdData[11]~22_combout\ & ((\DATAMEMORY|Mux22~2_combout\ & ((\DATAMEMORY|Mux30~11_combout\))) # (!\DATAMEMORY|Mux22~2_combout\ & (\DATAMEMORY|memory[98][1]~q\)))) # (!\RMEMWB|output_rdData[11]~22_combout\ & 
-- (((\DATAMEMORY|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[98][1]~q\,
	datab => \RMEMWB|output_rdData[11]~22_combout\,
	datac => \DATAMEMORY|Mux22~2_combout\,
	datad => \DATAMEMORY|Mux30~11_combout\,
	combout => \DATAMEMORY|Mux22~3_combout\);

\RMEMWB|output_rdData[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RMEMWB|output_rdData[9]~1_combout\,
	asdata => \DATAMEMORY|Mux22~3_combout\,
	sload => \RMEMWB|output_rdData[11]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_rdData\(9));

\ALU|Add0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~57_combout\ = (\RIDEX|output_read1\(9)) # ((\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(6))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_read1\(9),
	datab => \RIDEX|output_imed\(6),
	datac => \RIDEX|output_read2\(9),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \ALU|Add0~57_combout\);

\ALU|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~58_combout\ = (\ULACONTROL|Mux5~0_combout\ & (\ULACONTROL|Mux3~0_combout\ & (\ALU|Add0~57_combout\ & !\ULACONTROL|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULACONTROL|Mux5~0_combout\,
	datab => \ULACONTROL|Mux3~0_combout\,
	datac => \ALU|Add0~57_combout\,
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~58_combout\);

\ALU|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~62_combout\ = (\RIDEX|output_read1\(9) & ((\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(6))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_read1\(9),
	datab => \RIDEX|output_imed\(6),
	datac => \RIDEX|output_read2\(9),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \ALU|Add0~62_combout\);

\ALU|Add0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~63_combout\ = (\ULACONTROL|Mux4~0_combout\ & ((\ULACONTROL|Mux5~0_combout\ & (\ALU|Add0~60_combout\)) # (!\ULACONTROL|Mux5~0_combout\ & ((\ALU|Add0~62_combout\))))) # (!\ULACONTROL|Mux4~0_combout\ & (\ALU|Add0~60_combout\ & 
-- ((!\ULACONTROL|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~60_combout\,
	datab => \ULACONTROL|Mux4~0_combout\,
	datac => \ALU|Add0~62_combout\,
	datad => \ULACONTROL|Mux5~0_combout\,
	combout => \ALU|Add0~63_combout\);

\ALU|Add0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~64_combout\ = (\ALU|Mux28~1_combout\ & ((\ALU|Add0~58_combout\) # ((\ALU|Add0~63_combout\ & !\ULACONTROL|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux28~1_combout\,
	datab => \ALU|Add0~58_combout\,
	datac => \ALU|Add0~63_combout\,
	datad => \ULACONTROL|Mux3~0_combout\,
	combout => \ALU|Add0~64_combout\);

\REXMEM|output_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ALU|Add0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_result\(9));

\RMEMWB|output_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_result\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_addr\(9));

\MUXWB|Saida[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXWB|Saida[9]~9_combout\ = (\RMEMWB|output_WB\(0) & (\RMEMWB|output_rdData\(9))) # (!\RMEMWB|output_WB\(0) & ((\RMEMWB|output_addr\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData\(9),
	datab => \RMEMWB|output_addr\(9),
	datad => \RMEMWB|output_WB\(0),
	combout => \MUXWB|Saida[9]~9_combout\);

\regBd|reg9|reg|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[9]~9_combout\,
	ena => \regBd|Rin1[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg9|reg|Q\(9));

\regBd|reg23|reg|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[9]~9_combout\,
	ena => \regBd|Rin1[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg23|reg|Q\(9));

\regBd|readData2[9]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[9]~45_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg23|reg|Q\(9))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg1|reg|Q\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg23|reg|Q\(9),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg1|reg|Q\(9),
	combout => \regBd|readData2[9]~45_combout\);

\regBd|readData2[9]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[9]~46_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[9]~45_combout\ & ((\regBd|reg31|reg|Q\(9)))) # (!\regBd|readData2[9]~45_combout\ & (\regBd|reg9|reg|Q\(9))))) # (!\RIFIF|out_instr\(4) & (((\regBd|readData2[9]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg9|reg|Q\(9),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[9]~45_combout\,
	datad => \regBd|reg31|reg|Q\(9),
	combout => \regBd|readData2[9]~46_combout\);

\regBd|reg8|reg|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[9]~9_combout\,
	ena => \regBd|Rin1[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg8|reg|Q\(9));

\regBd|reg22|reg|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[9]~9_combout\,
	ena => \regBd|Rin1[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg22|reg|Q\(9));

\regBd|readData2[9]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[9]~47_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg22|reg|Q\(9))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg22|reg|Q\(9),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(9),
	combout => \regBd|readData2[9]~47_combout\);

\regBd|readData2[9]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[9]~48_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[9]~47_combout\ & ((\regBd|reg30|reg|Q\(9)))) # (!\regBd|readData2[9]~47_combout\ & (\regBd|reg8|reg|Q\(9))))) # (!\RIFIF|out_instr\(4) & (((\regBd|readData2[9]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg8|reg|Q\(9),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[9]~47_combout\,
	datad => \regBd|reg30|reg|Q\(9),
	combout => \regBd|readData2[9]~48_combout\);

\regBd|readData2[9]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[9]~49_combout\ = (\RIFIF|out_instr\(15) & (\regBd|readData2[9]~46_combout\)) # (!\RIFIF|out_instr\(15) & ((\regBd|readData2[9]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|readData2[9]~46_combout\,
	datab => \regBd|readData2[9]~48_combout\,
	datad => \RIFIF|out_instr\(15),
	combout => \regBd|readData2[9]~49_combout\);

\RIDEX|output_read2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData2[9]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read2\(9));

\REXMEM|output_wrData[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_read2\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_wrData\(9));

\DATAMEMORY|memory~749\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~749_combout\ = (\DATAMEMORY|memory[82][4]~497_combout\ & (((\DATAMEMORY|memory[80][6]~251_combout\)))) # (!\DATAMEMORY|memory[82][4]~497_combout\ & ((\DATAMEMORY|memory[80][6]~251_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[80][6]~251_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[82][4]~497_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[80][6]~251_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~749_combout\);

\DATAMEMORY|memory~750\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~750_combout\ = (\DATAMEMORY|memory[82][4]~497_combout\ & ((\DATAMEMORY|memory~749_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~749_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[82][4]~497_combout\ 
-- & (((\DATAMEMORY|memory~749_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[82][4]~497_combout\,
	datac => \DATAMEMORY|memory~749_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~750_combout\);

\DATAMEMORY|memory[82][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~750_combout\,
	ena => \DATAMEMORY|memory[82][0]~500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[82][1]~q\);

\DATAMEMORY|memory~745\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~745_combout\ = (\DATAMEMORY|memory[90][6]~501_combout\ & (((\DATAMEMORY|memory[88][7]~257_combout\)))) # (!\DATAMEMORY|memory[90][6]~501_combout\ & ((\DATAMEMORY|memory[88][7]~257_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[88][7]~257_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[90][6]~501_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[88][7]~257_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~745_combout\);

\DATAMEMORY|memory~746\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~746_combout\ = (\DATAMEMORY|memory[90][6]~501_combout\ & ((\DATAMEMORY|memory~745_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~745_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[90][6]~501_combout\ 
-- & (((\DATAMEMORY|memory~745_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[90][6]~501_combout\,
	datac => \DATAMEMORY|memory~745_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~746_combout\);

\DATAMEMORY|memory[90][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~746_combout\,
	ena => \DATAMEMORY|memory[90][0]~504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[90][1]~q\);

\DATAMEMORY|memory~747\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~747_combout\ = (\DATAMEMORY|memory[74][2]~505_combout\ & (((\DATAMEMORY|memory[72][2]~263_combout\)))) # (!\DATAMEMORY|memory[74][2]~505_combout\ & ((\DATAMEMORY|memory[72][2]~263_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[72][2]~263_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[74][2]~505_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[72][2]~263_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~747_combout\);

\DATAMEMORY|memory~748\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~748_combout\ = (\DATAMEMORY|memory[74][2]~505_combout\ & ((\DATAMEMORY|memory~747_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~747_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[74][2]~505_combout\ 
-- & (((\DATAMEMORY|memory~747_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[74][2]~505_combout\,
	datac => \DATAMEMORY|memory~747_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~748_combout\);

\DATAMEMORY|memory[74][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~748_combout\,
	ena => \DATAMEMORY|memory[74][0]~508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[74][1]~q\);

\DATAMEMORY|Mux30~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~62_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[90][1]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[74][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[90][1]~q\,
	datab => \DATAMEMORY|memory[74][1]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux30~62_combout\);

\DATAMEMORY|memory~611\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~611_combout\ = (\DATAMEMORY|memory[66][5]~195_combout\ & (((\DATAMEMORY|memory[64][4]~194_combout\)))) # (!\DATAMEMORY|memory[66][5]~195_combout\ & ((\DATAMEMORY|memory[64][4]~194_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[64][4]~194_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[66][5]~195_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[64][4]~194_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~611_combout\);

\DATAMEMORY|memory~612\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~612_combout\ = (\DATAMEMORY|memory[66][5]~195_combout\ & ((\DATAMEMORY|memory~611_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~611_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[66][5]~195_combout\ 
-- & (((\DATAMEMORY|memory~611_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[66][5]~195_combout\,
	datac => \DATAMEMORY|memory~611_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~612_combout\);

\DATAMEMORY|memory[66][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~612_combout\,
	ena => \DATAMEMORY|memory[66][0]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[66][1]~q\);

\DATAMEMORY|Mux30~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~70_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[66][1]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux30~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux30~62_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[66][1]~q\,
	combout => \DATAMEMORY|Mux30~70_combout\);

\DATAMEMORY|memory~751\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~751_combout\ = (\DATAMEMORY|memory[78][6]~509_combout\ & (((\DATAMEMORY|memory[76][4]~269_combout\)))) # (!\DATAMEMORY|memory[78][6]~509_combout\ & ((\DATAMEMORY|memory[76][4]~269_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[76][4]~269_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[78][6]~509_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[76][4]~269_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~751_combout\);

\DATAMEMORY|memory~752\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~752_combout\ = (\DATAMEMORY|memory[78][6]~509_combout\ & ((\DATAMEMORY|memory~751_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~751_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[78][6]~509_combout\ 
-- & (((\DATAMEMORY|memory~751_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[78][6]~509_combout\,
	datac => \DATAMEMORY|memory~751_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~752_combout\);

\DATAMEMORY|memory[78][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~752_combout\,
	ena => \DATAMEMORY|memory[78][0]~512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[78][1]~q\);

\DATAMEMORY|memory~753\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~753_combout\ = (\DATAMEMORY|memory[86][0]~513_combout\ & (((\DATAMEMORY|memory[84][0]~275_combout\)))) # (!\DATAMEMORY|memory[86][0]~513_combout\ & ((\DATAMEMORY|memory[84][0]~275_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[84][0]~275_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[86][0]~513_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[84][0]~275_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~753_combout\);

\DATAMEMORY|memory~754\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~754_combout\ = (\DATAMEMORY|memory[86][0]~513_combout\ & ((\DATAMEMORY|memory~753_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~753_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[86][0]~513_combout\ 
-- & (((\DATAMEMORY|memory~753_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[86][0]~513_combout\,
	datac => \DATAMEMORY|memory~753_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~754_combout\);

\DATAMEMORY|memory[86][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~754_combout\,
	ena => \DATAMEMORY|memory[86][0]~516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[86][1]~q\);

\DATAMEMORY|memory~755\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~755_combout\ = (\DATAMEMORY|memory[70][1]~517_combout\ & (((\DATAMEMORY|memory[68][5]~280_combout\)))) # (!\DATAMEMORY|memory[70][1]~517_combout\ & ((\DATAMEMORY|memory[68][5]~280_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[68][5]~280_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[70][1]~517_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[68][5]~280_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~755_combout\);

\DATAMEMORY|memory~756\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~756_combout\ = (\DATAMEMORY|memory[70][1]~517_combout\ & ((\DATAMEMORY|memory~755_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~755_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[70][1]~517_combout\ 
-- & (((\DATAMEMORY|memory~755_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[70][1]~517_combout\,
	datac => \DATAMEMORY|memory~755_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~756_combout\);

\DATAMEMORY|memory[70][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~756_combout\,
	ena => \DATAMEMORY|memory[70][0]~520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[70][1]~q\);

\DATAMEMORY|Mux30~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~63_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[86][1]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[70][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[86][1]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[70][1]~q\,
	combout => \DATAMEMORY|Mux30~63_combout\);

\DATAMEMORY|memory~757\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~757_combout\ = (\DATAMEMORY|memory[94][6]~521_combout\ & (((\DATAMEMORY|memory[92][5]~286_combout\)))) # (!\DATAMEMORY|memory[94][6]~521_combout\ & ((\DATAMEMORY|memory[92][5]~286_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[92][5]~286_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[94][6]~521_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[92][5]~286_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~757_combout\);

\DATAMEMORY|memory~758\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~758_combout\ = (\DATAMEMORY|memory[94][6]~521_combout\ & ((\DATAMEMORY|memory~757_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~757_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[94][6]~521_combout\ 
-- & (((\DATAMEMORY|memory~757_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[94][6]~521_combout\,
	datac => \DATAMEMORY|memory~757_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~758_combout\);

\DATAMEMORY|memory[94][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~758_combout\,
	ena => \DATAMEMORY|memory[94][0]~524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[94][1]~q\);

\DATAMEMORY|Mux30~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~64_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux30~63_combout\ & ((\DATAMEMORY|memory[94][1]~q\))) # (!\DATAMEMORY|Mux30~63_combout\ & (\DATAMEMORY|memory[78][1]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux30~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[78][1]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux30~63_combout\,
	datad => \DATAMEMORY|memory[94][1]~q\,
	combout => \DATAMEMORY|Mux30~64_combout\);

\DATAMEMORY|Mux30~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~71_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux30~70_combout\ & ((\DATAMEMORY|Mux30~64_combout\))) # (!\DATAMEMORY|Mux30~70_combout\ & (\DATAMEMORY|memory[82][1]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux30~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[82][1]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux30~70_combout\,
	datad => \DATAMEMORY|Mux30~64_combout\,
	combout => \DATAMEMORY|Mux30~71_combout\);

\DATAMEMORY|memory~635\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~635_combout\ = (\DATAMEMORY|memory[26][7]~529_combout\ & (((\DATAMEMORY|memory[24][5]~298_combout\)))) # (!\DATAMEMORY|memory[26][7]~529_combout\ & ((\DATAMEMORY|memory[24][5]~298_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[24][5]~298_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[26][7]~529_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[24][5]~298_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~635_combout\);

\DATAMEMORY|memory~636\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~636_combout\ = (\DATAMEMORY|memory[26][7]~529_combout\ & ((\DATAMEMORY|memory~635_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~635_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[26][7]~529_combout\ 
-- & (((\DATAMEMORY|memory~635_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[26][7]~529_combout\,
	datac => \DATAMEMORY|memory~635_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~636_combout\);

\DATAMEMORY|memory[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~636_combout\,
	ena => \DATAMEMORY|memory[26][0]~532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[26][1]~q\);

\DATAMEMORY|memory~637\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~637_combout\ = (\DATAMEMORY|memory[10][4]~533_combout\ & (((\DATAMEMORY|memory[8][4]~304_combout\)))) # (!\DATAMEMORY|memory[10][4]~533_combout\ & ((\DATAMEMORY|memory[8][4]~304_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[8][4]~304_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[10][4]~533_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[8][4]~304_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~637_combout\);

\DATAMEMORY|memory~638\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~638_combout\ = (\DATAMEMORY|memory[10][4]~533_combout\ & ((\DATAMEMORY|memory~637_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~637_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[10][4]~533_combout\ 
-- & (((\DATAMEMORY|memory~637_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[10][4]~533_combout\,
	datac => \DATAMEMORY|memory~637_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~638_combout\);

\DATAMEMORY|memory[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~638_combout\,
	ena => \DATAMEMORY|memory[10][0]~536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[10][1]~q\);

\DATAMEMORY|Mux30~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~24_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[26][1]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[10][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[26][1]~q\,
	datab => \DATAMEMORY|memory[10][1]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux30~24_combout\);

\DATAMEMORY|memory~633\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~633_combout\ = (\DATAMEMORY|memory[18][4]~537_combout\ & (((\DATAMEMORY|memory[16][4]~339_combout\)))) # (!\DATAMEMORY|memory[18][4]~537_combout\ & ((\DATAMEMORY|memory[16][4]~339_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[16][4]~339_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[18][4]~537_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[16][4]~339_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~633_combout\);

\DATAMEMORY|memory~634\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~634_combout\ = (\DATAMEMORY|memory[18][4]~537_combout\ & ((\DATAMEMORY|memory~633_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~633_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[18][4]~537_combout\ 
-- & (((\DATAMEMORY|memory~633_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[18][4]~537_combout\,
	datac => \DATAMEMORY|memory~633_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~634_combout\);

\DATAMEMORY|memory[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~634_combout\,
	ena => \DATAMEMORY|memory[18][0]~540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[18][1]~q\);

\DATAMEMORY|memory~761\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~761_combout\ = (\DATAMEMORY|memory[2][6]~137_combout\ & (((\DATAMEMORY|memory[0][1]~136_combout\)))) # (!\DATAMEMORY|memory[2][6]~137_combout\ & ((\DATAMEMORY|memory[0][1]~136_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[0][1]~136_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[2][6]~137_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[0][1]~136_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~761_combout\);

\DATAMEMORY|memory~762\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~762_combout\ = (\DATAMEMORY|memory[2][6]~137_combout\ & ((\DATAMEMORY|memory~761_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~761_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[2][6]~137_combout\ & 
-- (((\DATAMEMORY|memory~761_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[2][6]~137_combout\,
	datac => \DATAMEMORY|memory~761_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~762_combout\);

\DATAMEMORY|memory[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~762_combout\,
	ena => \DATAMEMORY|memory[2][0]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[2][1]~q\);

\DATAMEMORY|Mux30~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~72_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[18][1]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[2][1]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & 
-- (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[18][1]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[2][1]~q\,
	combout => \DATAMEMORY|Mux30~72_combout\);

\DATAMEMORY|memory~639\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~639_combout\ = (\DATAMEMORY|memory[14][4]~541_combout\ & (((\DATAMEMORY|memory[12][4]~310_combout\)))) # (!\DATAMEMORY|memory[14][4]~541_combout\ & ((\DATAMEMORY|memory[12][4]~310_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[12][4]~310_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[14][4]~541_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[12][4]~310_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~639_combout\);

\DATAMEMORY|memory~640\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~640_combout\ = (\DATAMEMORY|memory[14][4]~541_combout\ & ((\DATAMEMORY|memory~639_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~639_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[14][4]~541_combout\ 
-- & (((\DATAMEMORY|memory~639_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[14][4]~541_combout\,
	datac => \DATAMEMORY|memory~639_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~640_combout\);

\DATAMEMORY|memory[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~640_combout\,
	ena => \DATAMEMORY|memory[14][0]~544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[14][1]~q\);

\DATAMEMORY|memory~641\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~641_combout\ = (\DATAMEMORY|memory[22][2]~545_combout\ & (((\DATAMEMORY|memory[20][4]~316_combout\)))) # (!\DATAMEMORY|memory[22][2]~545_combout\ & ((\DATAMEMORY|memory[20][4]~316_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[20][4]~316_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[22][2]~545_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[20][4]~316_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~641_combout\);

\DATAMEMORY|memory~642\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~642_combout\ = (\DATAMEMORY|memory[22][2]~545_combout\ & ((\DATAMEMORY|memory~641_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~641_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[22][2]~545_combout\ 
-- & (((\DATAMEMORY|memory~641_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[22][2]~545_combout\,
	datac => \DATAMEMORY|memory~641_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~642_combout\);

\DATAMEMORY|memory[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~642_combout\,
	ena => \DATAMEMORY|memory[22][0]~548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[22][1]~q\);

\DATAMEMORY|memory~643\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~643_combout\ = (\DATAMEMORY|memory[6][6]~549_combout\ & (((\DATAMEMORY|memory[4][6]~321_combout\)))) # (!\DATAMEMORY|memory[6][6]~549_combout\ & ((\DATAMEMORY|memory[4][6]~321_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[4][6]~321_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[6][6]~549_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[4][6]~321_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~643_combout\);

\DATAMEMORY|memory~644\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~644_combout\ = (\DATAMEMORY|memory[6][6]~549_combout\ & ((\DATAMEMORY|memory~643_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~643_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[6][6]~549_combout\ & 
-- (((\DATAMEMORY|memory~643_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[6][6]~549_combout\,
	datac => \DATAMEMORY|memory~643_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~644_combout\);

\DATAMEMORY|memory[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~644_combout\,
	ena => \DATAMEMORY|memory[6][0]~552_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[6][1]~q\);

\DATAMEMORY|Mux30~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~25_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[22][1]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[6][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[22][1]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[6][1]~q\,
	combout => \DATAMEMORY|Mux30~25_combout\);

\DATAMEMORY|memory~645\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~645_combout\ = (\DATAMEMORY|memory[30][2]~553_combout\ & (((\DATAMEMORY|memory[28][5]~327_combout\)))) # (!\DATAMEMORY|memory[30][2]~553_combout\ & ((\DATAMEMORY|memory[28][5]~327_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[28][5]~327_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[30][2]~553_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[28][5]~327_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~645_combout\);

\DATAMEMORY|memory~646\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~646_combout\ = (\DATAMEMORY|memory[30][2]~553_combout\ & ((\DATAMEMORY|memory~645_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~645_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[30][2]~553_combout\ 
-- & (((\DATAMEMORY|memory~645_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[30][2]~553_combout\,
	datac => \DATAMEMORY|memory~645_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~646_combout\);

\DATAMEMORY|memory[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~646_combout\,
	ena => \DATAMEMORY|memory[30][0]~556_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[30][1]~q\);

\DATAMEMORY|Mux30~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~26_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux30~25_combout\ & ((\DATAMEMORY|memory[30][1]~q\))) # (!\DATAMEMORY|Mux30~25_combout\ & (\DATAMEMORY|memory[14][1]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux30~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[14][1]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux30~25_combout\,
	datad => \DATAMEMORY|memory[30][1]~q\,
	combout => \DATAMEMORY|Mux30~26_combout\);

\DATAMEMORY|Mux30~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~73_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux30~72_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux30~72_combout\ & ((\DATAMEMORY|Mux30~26_combout\))) # 
-- (!\DATAMEMORY|Mux30~72_combout\ & (\DATAMEMORY|Mux30~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux30~24_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux30~72_combout\,
	datad => \DATAMEMORY|Mux30~26_combout\,
	combout => \DATAMEMORY|Mux30~73_combout\);

\DATAMEMORY|Mux30~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~74_combout\ = (\REXMEM|output_result\(6) & (\DATAMEMORY|Mux30~71_combout\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux30~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux30~71_combout\,
	datab => \DATAMEMORY|Mux30~73_combout\,
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|Mux30~74_combout\);

\DATAMEMORY|Mux30~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~32_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux30~29_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux30~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux30~29_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux30~31_combout\,
	combout => \DATAMEMORY|Mux30~32_combout\);

\DATAMEMORY|Mux30~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~33_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux30~32_combout\ & ((\DATAMEMORY|memory[96][1]~q\))) # (!\DATAMEMORY|Mux30~32_combout\ & (\DATAMEMORY|memory[80][1]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux30~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[80][1]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux30~32_combout\,
	datad => \DATAMEMORY|memory[96][1]~q\,
	combout => \DATAMEMORY|Mux30~33_combout\);

\DATAMEMORY|Mux30~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~37_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|memory[32][1]~q\ & ((\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|memory[16][1]~q\) # (!\DATAMEMORY|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[32][1]~q\,
	datac => \DATAMEMORY|memory[16][1]~q\,
	datad => \DATAMEMORY|Mux26~1_combout\,
	combout => \DATAMEMORY|Mux30~37_combout\);

\DATAMEMORY|Mux30~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~38_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux30~37_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux30~37_combout\ & ((\DATAMEMORY|Mux30~36_combout\))) # (!\DATAMEMORY|Mux30~37_combout\ & 
-- (\DATAMEMORY|Mux30~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux30~34_combout\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux30~36_combout\,
	datad => \DATAMEMORY|Mux30~37_combout\,
	combout => \DATAMEMORY|Mux30~38_combout\);

\DATAMEMORY|Mux30~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~39_combout\ = (\REXMEM|output_result\(6) & (\DATAMEMORY|Mux30~33_combout\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux30~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux30~33_combout\,
	datab => \DATAMEMORY|Mux30~38_combout\,
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|Mux30~39_combout\);

\RMEMWB|output_rdData[17]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \RMEMWB|output_rdData[17]~9_combout\ = (\REXMEM|output_result\(1) & ((\DATAMEMORY|Mux30~39_combout\))) # (!\REXMEM|output_result\(1) & (\DATAMEMORY|Mux30~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux30~74_combout\,
	datab => \DATAMEMORY|Mux30~39_combout\,
	datad => \REXMEM|output_result\(1),
	combout => \RMEMWB|output_rdData[17]~9_combout\);

\DATAMEMORY|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux14~2_combout\ = (\RMEMWB|output_rdData[20]~27_combout\ & (((\RMEMWB|output_rdData[0]~17_combout\)))) # (!\RMEMWB|output_rdData[20]~27_combout\ & ((\RMEMWB|output_rdData[0]~17_combout\ & (\DATAMEMORY|Mux22~1_combout\)) # 
-- (!\RMEMWB|output_rdData[0]~17_combout\ & ((\DATAMEMORY|Mux30~84_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[20]~27_combout\,
	datab => \DATAMEMORY|Mux22~1_combout\,
	datac => \RMEMWB|output_rdData[0]~17_combout\,
	datad => \DATAMEMORY|Mux30~84_combout\,
	combout => \DATAMEMORY|Mux14~2_combout\);

\DATAMEMORY|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux14~3_combout\ = (\RMEMWB|output_rdData[20]~27_combout\ & ((\DATAMEMORY|Mux14~2_combout\ & ((\DATAMEMORY|memory[98][1]~q\))) # (!\DATAMEMORY|Mux14~2_combout\ & (\DATAMEMORY|Mux14~1_combout\)))) # (!\RMEMWB|output_rdData[20]~27_combout\ & 
-- (((\DATAMEMORY|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux14~1_combout\,
	datab => \RMEMWB|output_rdData[20]~27_combout\,
	datac => \DATAMEMORY|Mux14~2_combout\,
	datad => \DATAMEMORY|memory[98][1]~q\,
	combout => \DATAMEMORY|Mux14~3_combout\);

\RMEMWB|output_rdData[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RMEMWB|output_rdData[17]~9_combout\,
	asdata => \DATAMEMORY|Mux14~3_combout\,
	sload => \RMEMWB|output_rdData[11]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_rdData\(17));

\MUXALU|Saida[17]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXALU|Saida[17]~12_combout\ = (\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(6))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_imed\(6),
	datab => \RIDEX|output_read2\(17),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \MUXALU|Saida[17]~12_combout\);

\ALU|Add0~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~106_combout\ = (\ALU|Add0~26_combout\ & ((\MUXALU|Saida[17]~12_combout\) # ((\RIDEX|output_read1\(17))))) # (!\ALU|Add0~26_combout\ & (\MUXALU|Saida[17]~12_combout\ & (\RIDEX|output_read1\(17) & \ALU|Add0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~26_combout\,
	datab => \MUXALU|Saida[17]~12_combout\,
	datac => \RIDEX|output_read1\(17),
	datad => \ALU|Add0~27_combout\,
	combout => \ALU|Add0~106_combout\);

\ALU|Add0~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~110_combout\ = (\ALU|Mux28~1_combout\ & ((\ALU|Add0~106_combout\) # ((\ALU|Add0~29_combout\ & \ALU|Add0~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux28~1_combout\,
	datab => \ALU|Add0~106_combout\,
	datac => \ALU|Add0~29_combout\,
	datad => \ALU|Add0~108_combout\,
	combout => \ALU|Add0~110_combout\);

\REXMEM|output_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ALU|Add0~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_result\(17));

\RMEMWB|output_addr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_result\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_addr\(17));

\MUXWB|Saida[17]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXWB|Saida[17]~17_combout\ = (\RMEMWB|output_WB\(0) & (\RMEMWB|output_rdData\(17))) # (!\RMEMWB|output_WB\(0) & ((\RMEMWB|output_addr\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData\(17),
	datab => \RMEMWB|output_addr\(17),
	datad => \RMEMWB|output_WB\(0),
	combout => \MUXWB|Saida[17]~17_combout\);

\regBd|reg9|reg|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[17]~17_combout\,
	ena => \regBd|Rin1[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg9|reg|Q\(17));

\regBd|reg23|reg|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[17]~17_combout\,
	ena => \regBd|Rin1[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg23|reg|Q\(17));

\regBd|readData2[17]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[17]~85_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg23|reg|Q\(17))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg1|reg|Q\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg23|reg|Q\(17),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg1|reg|Q\(17),
	combout => \regBd|readData2[17]~85_combout\);

\regBd|readData2[17]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[17]~86_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[17]~85_combout\ & ((\regBd|reg31|reg|Q\(17)))) # (!\regBd|readData2[17]~85_combout\ & (\regBd|reg9|reg|Q\(17))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[17]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg9|reg|Q\(17),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[17]~85_combout\,
	datad => \regBd|reg31|reg|Q\(17),
	combout => \regBd|readData2[17]~86_combout\);

\regBd|reg8|reg|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[17]~17_combout\,
	ena => \regBd|Rin1[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg8|reg|Q\(17));

\regBd|reg22|reg|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[17]~17_combout\,
	ena => \regBd|Rin1[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg22|reg|Q\(17));

\regBd|readData2[17]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[17]~87_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg22|reg|Q\(17))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg22|reg|Q\(17),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(17),
	combout => \regBd|readData2[17]~87_combout\);

\regBd|readData2[17]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[17]~88_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[17]~87_combout\ & ((\regBd|reg30|reg|Q\(17)))) # (!\regBd|readData2[17]~87_combout\ & (\regBd|reg8|reg|Q\(17))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[17]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg8|reg|Q\(17),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[17]~87_combout\,
	datad => \regBd|reg30|reg|Q\(17),
	combout => \regBd|readData2[17]~88_combout\);

\regBd|readData2[17]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[17]~89_combout\ = (\RIFIF|out_instr\(15) & (\regBd|readData2[17]~86_combout\)) # (!\RIFIF|out_instr\(15) & ((\regBd|readData2[17]~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|readData2[17]~86_combout\,
	datab => \regBd|readData2[17]~88_combout\,
	datad => \RIFIF|out_instr\(15),
	combout => \regBd|readData2[17]~89_combout\);

\RIDEX|output_read2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData2[17]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read2\(17));

\REXMEM|output_wrData[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_read2\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_wrData\(17));

\DATAMEMORY|memory~561\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~561_combout\ = (\DATAMEMORY|memory[49][7]~56_combout\ & (((\DATAMEMORY|memory[3][3]~55_combout\)))) # (!\DATAMEMORY|memory[49][7]~56_combout\ & ((\DATAMEMORY|memory[3][3]~55_combout\ & (\REXMEM|output_wrData\(9))) # 
-- (!\DATAMEMORY|memory[3][3]~55_combout\ & ((\REXMEM|output_wrData\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[49][7]~56_combout\,
	datab => \REXMEM|output_wrData\(9),
	datac => \DATAMEMORY|memory[3][3]~55_combout\,
	datad => \REXMEM|output_wrData\(25),
	combout => \DATAMEMORY|memory~561_combout\);

\DATAMEMORY|memory~562\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~562_combout\ = (\DATAMEMORY|memory[49][7]~56_combout\ & ((\DATAMEMORY|memory~561_combout\ & ((\REXMEM|output_wrData\(1)))) # (!\DATAMEMORY|memory~561_combout\ & (\REXMEM|output_wrData\(17))))) # (!\DATAMEMORY|memory[49][7]~56_combout\ & 
-- (((\DATAMEMORY|memory~561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(17),
	datab => \DATAMEMORY|memory[49][7]~56_combout\,
	datac => \DATAMEMORY|memory~561_combout\,
	datad => \REXMEM|output_wrData\(1),
	combout => \DATAMEMORY|memory~562_combout\);

\DATAMEMORY|memory[49][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~562_combout\,
	ena => \DATAMEMORY|memory[49][0]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[49][1]~q\);

\DATAMEMORY|Mux30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~3_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux30~0_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux30~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux30~0_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux30~2_combout\,
	combout => \DATAMEMORY|Mux30~3_combout\);

\DATAMEMORY|Mux30~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~4_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux30~3_combout\ & ((\DATAMEMORY|memory[65][1]~q\))) # (!\DATAMEMORY|Mux30~3_combout\ & (\DATAMEMORY|memory[49][1]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux30~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[49][1]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux30~3_combout\,
	datad => \DATAMEMORY|memory[65][1]~q\,
	combout => \DATAMEMORY|Mux30~4_combout\);

\DATAMEMORY|Mux30~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~10_combout\ = (\REXMEM|output_result\(1) & (((\REXMEM|output_result\(6))))) # (!\REXMEM|output_result\(1) & ((\REXMEM|output_result\(6) & (\DATAMEMORY|memory[99][1]~q\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux30~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datab => \DATAMEMORY|memory[99][1]~q\,
	datac => \REXMEM|output_result\(6),
	datad => \DATAMEMORY|Mux30~9_combout\,
	combout => \DATAMEMORY|Mux30~10_combout\);

\DATAMEMORY|Mux30~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~11_combout\ = (\REXMEM|output_result\(1) & ((\DATAMEMORY|Mux30~10_combout\ & ((\DATAMEMORY|memory[1][1]~q\))) # (!\DATAMEMORY|Mux30~10_combout\ & (\DATAMEMORY|Mux30~4_combout\)))) # (!\REXMEM|output_result\(1) & 
-- (((\DATAMEMORY|Mux30~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux30~4_combout\,
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|Mux30~10_combout\,
	datad => \DATAMEMORY|memory[1][1]~q\,
	combout => \DATAMEMORY|Mux30~11_combout\);

\DATAMEMORY|Mux30~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~15_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux30~12_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux30~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux30~12_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux30~14_combout\,
	combout => \DATAMEMORY|Mux30~15_combout\);

\DATAMEMORY|Mux30~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~16_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux30~15_combout\ & ((\DATAMEMORY|memory[66][1]~q\))) # (!\DATAMEMORY|Mux30~15_combout\ & (\DATAMEMORY|memory[50][1]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux30~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[50][1]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux30~15_combout\,
	datad => \DATAMEMORY|memory[66][1]~q\,
	combout => \DATAMEMORY|Mux30~16_combout\);

\DATAMEMORY|Mux30~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~22_combout\ = (\RMEMWB|output_rdData[0]~18_combout\ & (((\RMEMWB|output_rdData[0]~19_combout\)))) # (!\RMEMWB|output_rdData[0]~18_combout\ & ((\RMEMWB|output_rdData[0]~19_combout\ & (\DATAMEMORY|memory[100][1]~q\)) # 
-- (!\RMEMWB|output_rdData[0]~19_combout\ & ((\DATAMEMORY|Mux30~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[0]~18_combout\,
	datab => \DATAMEMORY|memory[100][1]~q\,
	datac => \RMEMWB|output_rdData[0]~19_combout\,
	datad => \DATAMEMORY|Mux30~21_combout\,
	combout => \DATAMEMORY|Mux30~22_combout\);

\DATAMEMORY|Mux30~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~23_combout\ = (\RMEMWB|output_rdData[0]~18_combout\ & ((\DATAMEMORY|Mux30~22_combout\ & ((\DATAMEMORY|memory[0][1]~q\))) # (!\DATAMEMORY|Mux30~22_combout\ & (\DATAMEMORY|Mux30~16_combout\)))) # (!\RMEMWB|output_rdData[0]~18_combout\ & 
-- (((\DATAMEMORY|Mux30~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux30~16_combout\,
	datab => \RMEMWB|output_rdData[0]~18_combout\,
	datac => \DATAMEMORY|Mux30~22_combout\,
	datad => \DATAMEMORY|memory[0][1]~q\,
	combout => \DATAMEMORY|Mux30~23_combout\);

\DATAMEMORY|Mux30~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~27_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux30~24_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux30~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux30~24_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux30~26_combout\,
	combout => \DATAMEMORY|Mux30~27_combout\);

\DATAMEMORY|Mux30~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~28_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux30~27_combout\ & ((\DATAMEMORY|memory[34][1]~q\))) # (!\DATAMEMORY|Mux30~27_combout\ & (\DATAMEMORY|memory[18][1]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux30~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[18][1]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux30~27_combout\,
	datad => \DATAMEMORY|memory[34][1]~q\,
	combout => \DATAMEMORY|Mux30~28_combout\);

\DATAMEMORY|Mux30~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~61_combout\ = (\RMEMWB|output_rdData[0]~20_combout\ & (((\RMEMWB|output_rdData[0]~21_combout\)))) # (!\RMEMWB|output_rdData[0]~20_combout\ & ((\RMEMWB|output_rdData[0]~21_combout\ & (\DATAMEMORY|Mux30~39_combout\)) # 
-- (!\RMEMWB|output_rdData[0]~21_combout\ & ((\RMEMWB|output_rdData[9]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[0]~20_combout\,
	datab => \DATAMEMORY|Mux30~39_combout\,
	datac => \RMEMWB|output_rdData[0]~21_combout\,
	datad => \RMEMWB|output_rdData[9]~1_combout\,
	combout => \DATAMEMORY|Mux30~61_combout\);

\DATAMEMORY|Mux30~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~65_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|Mux26~1_combout\ & (\DATAMEMORY|memory[82][1]~q\)) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- ((\DATAMEMORY|Mux30~64_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[82][1]~q\,
	datac => \DATAMEMORY|Mux26~1_combout\,
	datad => \DATAMEMORY|Mux30~64_combout\,
	combout => \DATAMEMORY|Mux30~65_combout\);

\DATAMEMORY|Mux30~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~66_combout\ = (\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|Mux30~65_combout\ & ((\DATAMEMORY|memory[98][1]~q\))) # (!\DATAMEMORY|Mux30~65_combout\ & (\DATAMEMORY|Mux30~62_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- (((\DATAMEMORY|Mux30~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux30~62_combout\,
	datab => \DATAMEMORY|Mux26~0_combout\,
	datac => \DATAMEMORY|Mux30~65_combout\,
	datad => \DATAMEMORY|memory[98][1]~q\,
	combout => \DATAMEMORY|Mux30~66_combout\);

\DATAMEMORY|Mux30~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~67_combout\ = (\RMEMWB|output_rdData[0]~20_combout\ & ((\DATAMEMORY|Mux30~61_combout\ & ((\DATAMEMORY|Mux30~66_combout\))) # (!\DATAMEMORY|Mux30~61_combout\ & (\DATAMEMORY|Mux30~28_combout\)))) # (!\RMEMWB|output_rdData[0]~20_combout\ & 
-- (((\DATAMEMORY|Mux30~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux30~28_combout\,
	datab => \RMEMWB|output_rdData[0]~20_combout\,
	datac => \DATAMEMORY|Mux30~61_combout\,
	datad => \DATAMEMORY|Mux30~66_combout\,
	combout => \DATAMEMORY|Mux30~67_combout\);

\DATAMEMORY|Mux30~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~68_combout\ = (\RMEMWB|output_rdData[0]~16_combout\ & (((\RMEMWB|output_rdData[0]~17_combout\)))) # (!\RMEMWB|output_rdData[0]~16_combout\ & ((\RMEMWB|output_rdData[0]~17_combout\ & (\DATAMEMORY|Mux30~23_combout\)) # 
-- (!\RMEMWB|output_rdData[0]~17_combout\ & ((\DATAMEMORY|Mux30~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[0]~16_combout\,
	datab => \DATAMEMORY|Mux30~23_combout\,
	datac => \RMEMWB|output_rdData[0]~17_combout\,
	datad => \DATAMEMORY|Mux30~67_combout\,
	combout => \DATAMEMORY|Mux30~68_combout\);

\DATAMEMORY|Mux30~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux30~69_combout\ = (\RMEMWB|output_rdData[0]~16_combout\ & ((\DATAMEMORY|Mux30~68_combout\ & ((\DATAMEMORY|memory[2][1]~q\))) # (!\DATAMEMORY|Mux30~68_combout\ & (\DATAMEMORY|Mux30~11_combout\)))) # (!\RMEMWB|output_rdData[0]~16_combout\ & 
-- (((\DATAMEMORY|Mux30~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux30~11_combout\,
	datab => \RMEMWB|output_rdData[0]~16_combout\,
	datac => \DATAMEMORY|Mux30~68_combout\,
	datad => \DATAMEMORY|memory[2][1]~q\,
	combout => \DATAMEMORY|Mux30~69_combout\);

\RMEMWB|output_rdData[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \DATAMEMORY|Mux30~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_rdData\(1));

\RMEMWB|output_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_result\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_addr\(1));

\MUXWB|Saida[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXWB|Saida[1]~1_combout\ = (\RMEMWB|output_WB\(0) & (\RMEMWB|output_rdData\(1))) # (!\RMEMWB|output_WB\(0) & ((\RMEMWB|output_addr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData\(1),
	datab => \RMEMWB|output_addr\(1),
	datad => \RMEMWB|output_WB\(0),
	combout => \MUXWB|Saida[1]~1_combout\);

\regBd|reg9|reg|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[1]~1_combout\,
	ena => \regBd|Rin1[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg9|reg|Q\(1));

\regBd|reg23|reg|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[1]~1_combout\,
	ena => \regBd|Rin1[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg23|reg|Q\(1));

\regBd|readData2[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[1]~20_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg23|reg|Q\(1))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg1|reg|Q\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg23|reg|Q\(1),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg1|reg|Q\(1),
	combout => \regBd|readData2[1]~20_combout\);

\regBd|readData2[1]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[1]~21_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[1]~20_combout\ & ((\regBd|reg31|reg|Q\(1)))) # (!\regBd|readData2[1]~20_combout\ & (\regBd|reg9|reg|Q\(1))))) # (!\RIFIF|out_instr\(4) & (((\regBd|readData2[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg9|reg|Q\(1),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[1]~20_combout\,
	datad => \regBd|reg31|reg|Q\(1),
	combout => \regBd|readData2[1]~21_combout\);

\regBd|reg8|reg|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[1]~1_combout\,
	ena => \regBd|Rin1[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg8|reg|Q\(1));

\regBd|reg22|reg|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[1]~1_combout\,
	ena => \regBd|Rin1[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg22|reg|Q\(1));

\regBd|readData2[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[1]~22_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg22|reg|Q\(1))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg22|reg|Q\(1),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(1),
	combout => \regBd|readData2[1]~22_combout\);

\regBd|readData2[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[1]~23_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[1]~22_combout\ & ((\regBd|reg30|reg|Q\(1)))) # (!\regBd|readData2[1]~22_combout\ & (\regBd|reg8|reg|Q\(1))))) # (!\RIFIF|out_instr\(4) & (((\regBd|readData2[1]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg8|reg|Q\(1),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[1]~22_combout\,
	datad => \regBd|reg30|reg|Q\(1),
	combout => \regBd|readData2[1]~23_combout\);

\regBd|readData2[1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[1]~24_combout\ = (\RIFIF|out_instr\(15) & (\regBd|readData2[1]~21_combout\)) # (!\RIFIF|out_instr\(15) & ((\regBd|readData2[1]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|readData2[1]~21_combout\,
	datab => \regBd|readData2[1]~23_combout\,
	datad => \RIFIF|out_instr\(15),
	combout => \regBd|readData2[1]~24_combout\);

\RIDEX|output_read2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData2[1]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read2\(1));

\MUXALU|Saida[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXALU|Saida[1]~0_combout\ = (\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_rd\(1))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_rd\(1),
	datab => \RIDEX|output_read2\(1),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \MUXALU|Saida[1]~0_combout\);

\ALU|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~28_combout\ = (\ALU|Add0~26_combout\ & ((\MUXALU|Saida[1]~0_combout\) # ((\RIDEX|output_read1\(1))))) # (!\ALU|Add0~26_combout\ & (\MUXALU|Saida[1]~0_combout\ & (\RIDEX|output_read1\(1) & \ALU|Add0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~26_combout\,
	datab => \MUXALU|Saida[1]~0_combout\,
	datac => \RIDEX|output_read1\(1),
	datad => \ALU|Add0~27_combout\,
	combout => \ALU|Add0~28_combout\);

\ALU|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~30_combout\ = (\ALU|Mux28~1_combout\ & ((\ALU|Add0~28_combout\) # ((\ALU|Add0~13_combout\ & \ALU|Add0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux28~1_combout\,
	datab => \ALU|Add0~28_combout\,
	datac => \ALU|Add0~13_combout\,
	datad => \ALU|Add0~29_combout\,
	combout => \ALU|Add0~30_combout\);

\REXMEM|output_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ALU|Add0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_result\(1));

\DATAMEMORY|memory[64][4]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[64][4]~135_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (!\REXMEM|output_result\(4) & (!\REXMEM|output_result\(1) & !\REXMEM|output_result\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \REXMEM|output_result\(4),
	datac => \REXMEM|output_result\(1),
	datad => \REXMEM|output_result\(0),
	combout => \DATAMEMORY|memory[64][4]~135_combout\);

\DATAMEMORY|memory[96][7]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[96][7]~292_combout\ = (\REXMEM|output_result\(6) & ((\REXMEM|output_result\(5) & (\DATAMEMORY|memory[64][4]~135_combout\)) # (!\REXMEM|output_result\(5) & ((\DATAMEMORY|memory[64][4]~134_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[64][4]~135_combout\,
	datac => \DATAMEMORY|memory[64][4]~134_combout\,
	datad => \REXMEM|output_result\(5),
	combout => \DATAMEMORY|memory[96][7]~292_combout\);

\DATAMEMORY|memory~1365\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1365_combout\ = (\DATAMEMORY|memory[96][7]~292_combout\ & (((\DATAMEMORY|memory[98][7]~525_combout\)))) # (!\DATAMEMORY|memory[96][7]~292_combout\ & ((\DATAMEMORY|memory[98][7]~525_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[98][7]~525_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[96][7]~292_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[98][7]~525_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1365_combout\);

\REXMEM|output_wrData[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_read2\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_wrData\(4));

\DATAMEMORY|memory~1366\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1366_combout\ = (\DATAMEMORY|memory[96][7]~292_combout\ & ((\DATAMEMORY|memory~1365_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1365_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[96][7]~292_combout\ & (((\DATAMEMORY|memory~1365_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[96][7]~292_combout\,
	datac => \DATAMEMORY|memory~1365_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1366_combout\);

\DATAMEMORY|memory[98][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1366_combout\,
	ena => \DATAMEMORY|memory[98][0]~528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[98][4]~q\);

\DATAMEMORY|memory~1239\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1239_combout\ = (\DATAMEMORY|memory[80][6]~246_combout\ & (((\DATAMEMORY|memory[80][6]~247_combout\)))) # (!\DATAMEMORY|memory[80][6]~246_combout\ & ((\DATAMEMORY|memory[80][6]~247_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[80][6]~247_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[80][6]~246_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[80][6]~247_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1239_combout\);

\DATAMEMORY|memory~1240\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1240_combout\ = (\DATAMEMORY|memory[80][6]~246_combout\ & ((\DATAMEMORY|memory~1239_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1239_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[80][6]~246_combout\ & (((\DATAMEMORY|memory~1239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[80][6]~246_combout\,
	datac => \DATAMEMORY|memory~1239_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1240_combout\);

\DATAMEMORY|memory[80][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1240_combout\,
	ena => \DATAMEMORY|memory[80][0]~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[80][4]~q\);

\DATAMEMORY|memory~1241\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1241_combout\ = (\DATAMEMORY|memory[88][7]~253_combout\ & (((\DATAMEMORY|memory[88][7]~254_combout\)))) # (!\DATAMEMORY|memory[88][7]~253_combout\ & ((\DATAMEMORY|memory[88][7]~254_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[88][7]~254_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[88][7]~253_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[88][7]~254_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1241_combout\);

\DATAMEMORY|memory~1242\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1242_combout\ = (\DATAMEMORY|memory[88][7]~253_combout\ & ((\DATAMEMORY|memory~1241_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1241_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[88][7]~253_combout\ & (((\DATAMEMORY|memory~1241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[88][7]~253_combout\,
	datac => \DATAMEMORY|memory~1241_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1242_combout\);

\DATAMEMORY|memory[88][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1242_combout\,
	ena => \DATAMEMORY|memory[88][0]~258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[88][4]~q\);

\DATAMEMORY|memory~1243\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1243_combout\ = (\DATAMEMORY|memory[72][2]~259_combout\ & (((\DATAMEMORY|memory[72][2]~260_combout\)))) # (!\DATAMEMORY|memory[72][2]~259_combout\ & ((\DATAMEMORY|memory[72][2]~260_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[72][2]~260_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[72][2]~259_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[72][2]~260_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1243_combout\);

\DATAMEMORY|memory~1244\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1244_combout\ = (\DATAMEMORY|memory[72][2]~259_combout\ & ((\DATAMEMORY|memory~1243_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1243_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[72][2]~259_combout\ & (((\DATAMEMORY|memory~1243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[72][2]~259_combout\,
	datac => \DATAMEMORY|memory~1243_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1244_combout\);

\DATAMEMORY|memory[72][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1244_combout\,
	ena => \DATAMEMORY|memory[72][0]~264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[72][4]~q\);

\DATAMEMORY|Mux27~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~30_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[88][4]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[72][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[88][4]~q\,
	datab => \DATAMEMORY|memory[72][4]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux27~30_combout\);

\DATAMEMORY|memory~1235\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1235_combout\ = (\DATAMEMORY|memory[64][4]~192_combout\ & (((\DATAMEMORY|memory[64][4]~237_combout\)))) # (!\DATAMEMORY|memory[64][4]~192_combout\ & ((\DATAMEMORY|memory[64][4]~237_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[64][4]~237_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[64][4]~192_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[64][4]~237_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1235_combout\);

\DATAMEMORY|memory~1236\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1236_combout\ = (\DATAMEMORY|memory[64][4]~192_combout\ & ((\DATAMEMORY|memory~1235_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1235_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[64][4]~192_combout\ & (((\DATAMEMORY|memory~1235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[64][4]~192_combout\,
	datac => \DATAMEMORY|memory~1235_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1236_combout\);

\DATAMEMORY|memory[64][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1236_combout\,
	ena => \DATAMEMORY|memory[64][0]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[64][4]~q\);

\DATAMEMORY|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux3~0_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[64][4]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux27~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux27~30_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[64][4]~q\,
	combout => \DATAMEMORY|Mux3~0_combout\);

\DATAMEMORY|memory~1245\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1245_combout\ = (\DATAMEMORY|memory[76][4]~265_combout\ & (((\DATAMEMORY|memory[76][4]~266_combout\)))) # (!\DATAMEMORY|memory[76][4]~265_combout\ & ((\DATAMEMORY|memory[76][4]~266_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[76][4]~266_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[76][4]~265_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[76][4]~266_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1245_combout\);

\DATAMEMORY|memory~1246\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1246_combout\ = (\DATAMEMORY|memory[76][4]~265_combout\ & ((\DATAMEMORY|memory~1245_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1245_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[76][4]~265_combout\ & (((\DATAMEMORY|memory~1245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[76][4]~265_combout\,
	datac => \DATAMEMORY|memory~1245_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1246_combout\);

\DATAMEMORY|memory[76][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1246_combout\,
	ena => \DATAMEMORY|memory[76][0]~270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[76][4]~q\);

\DATAMEMORY|memory~1247\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1247_combout\ = (\DATAMEMORY|memory[84][0]~271_combout\ & (((\DATAMEMORY|memory[84][0]~272_combout\)))) # (!\DATAMEMORY|memory[84][0]~271_combout\ & ((\DATAMEMORY|memory[84][0]~272_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[84][0]~272_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[84][0]~271_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[84][0]~272_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1247_combout\);

\DATAMEMORY|memory~1248\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1248_combout\ = (\DATAMEMORY|memory[84][0]~271_combout\ & ((\DATAMEMORY|memory~1247_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1247_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[84][0]~271_combout\ & (((\DATAMEMORY|memory~1247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[84][0]~271_combout\,
	datac => \DATAMEMORY|memory~1247_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1248_combout\);

\DATAMEMORY|memory[84][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1248_combout\,
	ena => \DATAMEMORY|memory[84][0]~276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[84][4]~q\);

\DATAMEMORY|memory~1249\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1249_combout\ = (\DATAMEMORY|memory[68][5]~198_combout\ & (((\DATAMEMORY|memory[68][5]~277_combout\)))) # (!\DATAMEMORY|memory[68][5]~198_combout\ & ((\DATAMEMORY|memory[68][5]~277_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[68][5]~277_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[68][5]~198_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[68][5]~277_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1249_combout\);

\DATAMEMORY|memory~1250\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1250_combout\ = (\DATAMEMORY|memory[68][5]~198_combout\ & ((\DATAMEMORY|memory~1249_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1249_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[68][5]~198_combout\ & (((\DATAMEMORY|memory~1249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[68][5]~198_combout\,
	datac => \DATAMEMORY|memory~1249_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1250_combout\);

\DATAMEMORY|memory[68][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1250_combout\,
	ena => \DATAMEMORY|memory[68][0]~281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[68][4]~q\);

\DATAMEMORY|Mux27~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~31_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[84][4]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[68][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[84][4]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[68][4]~q\,
	combout => \DATAMEMORY|Mux27~31_combout\);

\DATAMEMORY|memory~1251\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1251_combout\ = (\DATAMEMORY|memory[92][5]~282_combout\ & (((\DATAMEMORY|memory[92][5]~283_combout\)))) # (!\DATAMEMORY|memory[92][5]~282_combout\ & ((\DATAMEMORY|memory[92][5]~283_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[92][5]~283_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[92][5]~282_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[92][5]~283_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1251_combout\);

\DATAMEMORY|memory~1252\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1252_combout\ = (\DATAMEMORY|memory[92][5]~282_combout\ & ((\DATAMEMORY|memory~1251_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1251_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[92][5]~282_combout\ & (((\DATAMEMORY|memory~1251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[92][5]~282_combout\,
	datac => \DATAMEMORY|memory~1251_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1252_combout\);

\DATAMEMORY|memory[92][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1252_combout\,
	ena => \DATAMEMORY|memory[92][0]~287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[92][4]~q\);

\DATAMEMORY|Mux27~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~32_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux27~31_combout\ & ((\DATAMEMORY|memory[92][4]~q\))) # (!\DATAMEMORY|Mux27~31_combout\ & (\DATAMEMORY|memory[76][4]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux27~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[76][4]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux27~31_combout\,
	datad => \DATAMEMORY|memory[92][4]~q\,
	combout => \DATAMEMORY|Mux27~32_combout\);

\DATAMEMORY|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux3~1_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux3~0_combout\ & ((\DATAMEMORY|Mux27~32_combout\))) # (!\DATAMEMORY|Mux3~0_combout\ & (\DATAMEMORY|memory[80][4]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[80][4]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux3~0_combout\,
	datad => \DATAMEMORY|Mux27~32_combout\,
	combout => \DATAMEMORY|Mux3~1_combout\);

\DATAMEMORY|memory~1255\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1255_combout\ = (\DATAMEMORY|memory[24][5]~294_combout\ & (((\DATAMEMORY|memory[24][5]~295_combout\)))) # (!\DATAMEMORY|memory[24][5]~294_combout\ & ((\DATAMEMORY|memory[24][5]~295_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[24][5]~295_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[24][5]~294_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[24][5]~295_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1255_combout\);

\DATAMEMORY|memory~1256\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1256_combout\ = (\DATAMEMORY|memory[24][5]~294_combout\ & ((\DATAMEMORY|memory~1255_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1255_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[24][5]~294_combout\ & (((\DATAMEMORY|memory~1255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[24][5]~294_combout\,
	datac => \DATAMEMORY|memory~1255_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1256_combout\);

\DATAMEMORY|memory[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1256_combout\,
	ena => \DATAMEMORY|memory[24][0]~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[24][4]~q\);

\DATAMEMORY|memory~1257\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1257_combout\ = (\DATAMEMORY|memory[8][4]~300_combout\ & (((\DATAMEMORY|memory[8][4]~301_combout\)))) # (!\DATAMEMORY|memory[8][4]~300_combout\ & ((\DATAMEMORY|memory[8][4]~301_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[8][4]~301_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[8][4]~300_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[8][4]~301_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1257_combout\);

\DATAMEMORY|memory~1258\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1258_combout\ = (\DATAMEMORY|memory[8][4]~300_combout\ & ((\DATAMEMORY|memory~1257_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1257_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[8][4]~300_combout\ & (((\DATAMEMORY|memory~1257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[8][4]~300_combout\,
	datac => \DATAMEMORY|memory~1257_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1258_combout\);

\DATAMEMORY|memory[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1258_combout\,
	ena => \DATAMEMORY|memory[8][0]~305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[8][4]~q\);

\DATAMEMORY|Mux27~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~35_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[24][4]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[8][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[24][4]~q\,
	datab => \DATAMEMORY|memory[8][4]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux27~35_combout\);

\DATAMEMORY|memory~1269\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1269_combout\ = (\DATAMEMORY|memory[16][4]~335_combout\ & (((\DATAMEMORY|memory[16][4]~336_combout\)))) # (!\DATAMEMORY|memory[16][4]~335_combout\ & ((\DATAMEMORY|memory[16][4]~336_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[16][4]~336_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[16][4]~335_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[16][4]~336_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1269_combout\);

\DATAMEMORY|memory~1270\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1270_combout\ = (\DATAMEMORY|memory[16][4]~335_combout\ & ((\DATAMEMORY|memory~1269_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1269_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[16][4]~335_combout\ & (((\DATAMEMORY|memory~1269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[16][4]~335_combout\,
	datac => \DATAMEMORY|memory~1269_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1270_combout\);

\DATAMEMORY|memory[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1270_combout\,
	ena => \DATAMEMORY|memory[16][0]~340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[16][4]~q\);

\DATAMEMORY|memory~1237\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1237_combout\ = (\DATAMEMORY|memory[0][1]~242_combout\ & (((\DATAMEMORY|memory[0][1]~241_combout\)))) # (!\DATAMEMORY|memory[0][1]~242_combout\ & ((\DATAMEMORY|memory[0][1]~241_combout\ & (\REXMEM|output_wrData\(12))) # 
-- (!\DATAMEMORY|memory[0][1]~241_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[0][1]~242_combout\,
	datab => \REXMEM|output_wrData\(12),
	datac => \DATAMEMORY|memory[0][1]~241_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1237_combout\);

\DATAMEMORY|memory~1238\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1238_combout\ = (\DATAMEMORY|memory[0][1]~242_combout\ & ((\DATAMEMORY|memory~1237_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1237_combout\ & (\REXMEM|output_wrData\(20))))) # 
-- (!\DATAMEMORY|memory[0][1]~242_combout\ & (((\DATAMEMORY|memory~1237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(20),
	datab => \DATAMEMORY|memory[0][1]~242_combout\,
	datac => \DATAMEMORY|memory~1237_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1238_combout\);

\DATAMEMORY|memory[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1238_combout\,
	ena => \DATAMEMORY|memory[0][0]~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[0][4]~q\);

\DATAMEMORY|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux3~2_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[16][4]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[0][4]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & 
-- (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[16][4]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[0][4]~q\,
	combout => \DATAMEMORY|Mux3~2_combout\);

\DATAMEMORY|memory~1259\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1259_combout\ = (\DATAMEMORY|memory[12][4]~306_combout\ & (((\DATAMEMORY|memory[12][4]~307_combout\)))) # (!\DATAMEMORY|memory[12][4]~306_combout\ & ((\DATAMEMORY|memory[12][4]~307_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[12][4]~307_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[12][4]~306_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[12][4]~307_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1259_combout\);

\DATAMEMORY|memory~1260\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1260_combout\ = (\DATAMEMORY|memory[12][4]~306_combout\ & ((\DATAMEMORY|memory~1259_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1259_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[12][4]~306_combout\ & (((\DATAMEMORY|memory~1259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[12][4]~306_combout\,
	datac => \DATAMEMORY|memory~1259_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1260_combout\);

\DATAMEMORY|memory[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1260_combout\,
	ena => \DATAMEMORY|memory[12][0]~311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[12][4]~q\);

\DATAMEMORY|memory~1261\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1261_combout\ = (\DATAMEMORY|memory[20][4]~312_combout\ & (((\DATAMEMORY|memory[20][4]~313_combout\)))) # (!\DATAMEMORY|memory[20][4]~312_combout\ & ((\DATAMEMORY|memory[20][4]~313_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[20][4]~313_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[20][4]~312_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[20][4]~313_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1261_combout\);

\DATAMEMORY|memory~1262\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1262_combout\ = (\DATAMEMORY|memory[20][4]~312_combout\ & ((\DATAMEMORY|memory~1261_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1261_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[20][4]~312_combout\ & (((\DATAMEMORY|memory~1261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[20][4]~312_combout\,
	datac => \DATAMEMORY|memory~1261_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1262_combout\);

\DATAMEMORY|memory[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1262_combout\,
	ena => \DATAMEMORY|memory[20][0]~317_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[20][4]~q\);

\DATAMEMORY|memory~1263\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1263_combout\ = (\DATAMEMORY|memory[4][6]~141_combout\ & (((\DATAMEMORY|memory[4][6]~318_combout\)))) # (!\DATAMEMORY|memory[4][6]~141_combout\ & ((\DATAMEMORY|memory[4][6]~318_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[4][6]~318_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[4][6]~141_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[4][6]~318_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1263_combout\);

\DATAMEMORY|memory~1264\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1264_combout\ = (\DATAMEMORY|memory[4][6]~141_combout\ & ((\DATAMEMORY|memory~1263_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1263_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[4][6]~141_combout\ & (((\DATAMEMORY|memory~1263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[4][6]~141_combout\,
	datac => \DATAMEMORY|memory~1263_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1264_combout\);

\DATAMEMORY|memory[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1264_combout\,
	ena => \DATAMEMORY|memory[4][0]~322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[4][4]~q\);

\DATAMEMORY|Mux27~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~36_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[20][4]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[4][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[20][4]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[4][4]~q\,
	combout => \DATAMEMORY|Mux27~36_combout\);

\DATAMEMORY|memory~1265\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1265_combout\ = (\DATAMEMORY|memory[28][5]~323_combout\ & (((\DATAMEMORY|memory[28][5]~324_combout\)))) # (!\DATAMEMORY|memory[28][5]~323_combout\ & ((\DATAMEMORY|memory[28][5]~324_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[28][5]~324_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[28][5]~323_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[28][5]~324_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1265_combout\);

\DATAMEMORY|memory~1266\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1266_combout\ = (\DATAMEMORY|memory[28][5]~323_combout\ & ((\DATAMEMORY|memory~1265_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1265_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[28][5]~323_combout\ & (((\DATAMEMORY|memory~1265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[28][5]~323_combout\,
	datac => \DATAMEMORY|memory~1265_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1266_combout\);

\DATAMEMORY|memory[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1266_combout\,
	ena => \DATAMEMORY|memory[28][0]~328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[28][4]~q\);

\DATAMEMORY|Mux27~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~37_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux27~36_combout\ & ((\DATAMEMORY|memory[28][4]~q\))) # (!\DATAMEMORY|Mux27~36_combout\ & (\DATAMEMORY|memory[12][4]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux27~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[12][4]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux27~36_combout\,
	datad => \DATAMEMORY|memory[28][4]~q\,
	combout => \DATAMEMORY|Mux27~37_combout\);

\DATAMEMORY|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux3~3_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux3~2_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux3~2_combout\ & ((\DATAMEMORY|Mux27~37_combout\))) # (!\DATAMEMORY|Mux3~2_combout\ & 
-- (\DATAMEMORY|Mux27~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux27~35_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux3~2_combout\,
	datad => \DATAMEMORY|Mux27~37_combout\,
	combout => \DATAMEMORY|Mux3~3_combout\);

\DATAMEMORY|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux3~4_combout\ = (\RMEMWB|output_rdData[28]~29_combout\ & ((\RMEMWB|output_rdData[28]~30_combout\ & (\DATAMEMORY|Mux3~1_combout\)) # (!\RMEMWB|output_rdData[28]~30_combout\ & ((\DATAMEMORY|Mux3~3_combout\))))) # 
-- (!\RMEMWB|output_rdData[28]~29_combout\ & (((\RMEMWB|output_rdData[28]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[28]~29_combout\,
	datab => \DATAMEMORY|Mux3~1_combout\,
	datac => \RMEMWB|output_rdData[28]~30_combout\,
	datad => \DATAMEMORY|Mux3~3_combout\,
	combout => \DATAMEMORY|Mux3~4_combout\);

\DATAMEMORY|memory~1271\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1271_combout\ = (\DATAMEMORY|memory[3][3]~387_combout\ & (((\DATAMEMORY|memory[81][5]~433_combout\)))) # (!\DATAMEMORY|memory[3][3]~387_combout\ & ((\DATAMEMORY|memory[81][5]~433_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[81][5]~433_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~387_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[81][5]~433_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1271_combout\);

\DATAMEMORY|memory~1272\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1272_combout\ = (\DATAMEMORY|memory[3][3]~387_combout\ & ((\DATAMEMORY|memory~1271_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1271_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~387_combout\ & (((\DATAMEMORY|memory~1271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~387_combout\,
	datac => \DATAMEMORY|memory~1271_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1272_combout\);

\DATAMEMORY|memory[81][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1272_combout\,
	ena => \DATAMEMORY|memory[81][0]~436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[81][4]~q\);

\DATAMEMORY|memory~1273\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1273_combout\ = (\DATAMEMORY|memory[3][3]~363_combout\ & (((\DATAMEMORY|memory[89][7]~437_combout\)))) # (!\DATAMEMORY|memory[3][3]~363_combout\ & ((\DATAMEMORY|memory[89][7]~437_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[89][7]~437_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~363_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[89][7]~437_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1273_combout\);

\DATAMEMORY|memory~1274\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1274_combout\ = (\DATAMEMORY|memory[3][3]~363_combout\ & ((\DATAMEMORY|memory~1273_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1273_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~363_combout\ & (((\DATAMEMORY|memory~1273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~363_combout\,
	datac => \DATAMEMORY|memory~1273_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1274_combout\);

\DATAMEMORY|memory[89][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1274_combout\,
	ena => \DATAMEMORY|memory[89][0]~440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[89][4]~q\);

\DATAMEMORY|memory~1275\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1275_combout\ = (\DATAMEMORY|memory[3][3]~407_combout\ & (((\DATAMEMORY|memory[73][0]~441_combout\)))) # (!\DATAMEMORY|memory[3][3]~407_combout\ & ((\DATAMEMORY|memory[73][0]~441_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[73][0]~441_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~407_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[73][0]~441_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1275_combout\);

\DATAMEMORY|memory~1276\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1276_combout\ = (\DATAMEMORY|memory[3][3]~407_combout\ & ((\DATAMEMORY|memory~1275_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1275_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~407_combout\ & (((\DATAMEMORY|memory~1275_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~407_combout\,
	datac => \DATAMEMORY|memory~1275_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1276_combout\);

\DATAMEMORY|memory[73][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1276_combout\,
	ena => \DATAMEMORY|memory[73][0]~444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[73][4]~q\);

\DATAMEMORY|Mux27~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~41_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[89][4]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[73][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[89][4]~q\,
	datab => \DATAMEMORY|memory[73][4]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux27~41_combout\);

\DATAMEMORY|memory~1181\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1181_combout\ = (\DATAMEMORY|memory[3][3]~81_combout\ & (((\DATAMEMORY|memory[65][0]~82_combout\)))) # (!\DATAMEMORY|memory[3][3]~81_combout\ & ((\DATAMEMORY|memory[65][0]~82_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[65][0]~82_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~81_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[65][0]~82_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1181_combout\);

\DATAMEMORY|memory~1182\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1182_combout\ = (\DATAMEMORY|memory[3][3]~81_combout\ & ((\DATAMEMORY|memory~1181_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1181_combout\ & (\REXMEM|output_wrData\(12))))) # (!\DATAMEMORY|memory[3][3]~81_combout\ 
-- & (((\DATAMEMORY|memory~1181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~81_combout\,
	datac => \DATAMEMORY|memory~1181_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1182_combout\);

\DATAMEMORY|memory[65][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1182_combout\,
	ena => \DATAMEMORY|memory[65][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[65][4]~q\);

\DATAMEMORY|Mux27~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~84_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[65][4]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux27~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux27~41_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[65][4]~q\,
	combout => \DATAMEMORY|Mux27~84_combout\);

\DATAMEMORY|memory~1277\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1277_combout\ = (\DATAMEMORY|memory[3][3]~1982_combout\ & (((\DATAMEMORY|memory[77][6]~445_combout\)))) # (!\DATAMEMORY|memory[3][3]~1982_combout\ & ((\DATAMEMORY|memory[77][6]~445_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[77][6]~445_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1982_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[77][6]~445_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1277_combout\);

\DATAMEMORY|memory~1278\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1278_combout\ = (\DATAMEMORY|memory[3][3]~1982_combout\ & ((\DATAMEMORY|memory~1277_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1277_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~1982_combout\ & (((\DATAMEMORY|memory~1277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~1982_combout\,
	datac => \DATAMEMORY|memory~1277_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1278_combout\);

\DATAMEMORY|memory[77][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1278_combout\,
	ena => \DATAMEMORY|memory[77][0]~448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[77][4]~q\);

\DATAMEMORY|memory~1279\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1279_combout\ = (\DATAMEMORY|memory[3][3]~1980_combout\ & (((\DATAMEMORY|memory[85][7]~449_combout\)))) # (!\DATAMEMORY|memory[3][3]~1980_combout\ & ((\DATAMEMORY|memory[85][7]~449_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[85][7]~449_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1980_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[85][7]~449_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1279_combout\);

\DATAMEMORY|memory~1280\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1280_combout\ = (\DATAMEMORY|memory[3][3]~1980_combout\ & ((\DATAMEMORY|memory~1279_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1279_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~1980_combout\ & (((\DATAMEMORY|memory~1279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~1980_combout\,
	datac => \DATAMEMORY|memory~1279_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1280_combout\);

\DATAMEMORY|memory[85][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1280_combout\,
	ena => \DATAMEMORY|memory[85][0]~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[85][4]~q\);

\DATAMEMORY|memory~1281\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1281_combout\ = (\DATAMEMORY|memory[3][3]~1984_combout\ & (((\DATAMEMORY|memory[69][4]~453_combout\)))) # (!\DATAMEMORY|memory[3][3]~1984_combout\ & ((\DATAMEMORY|memory[69][4]~453_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[69][4]~453_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1984_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[69][4]~453_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1281_combout\);

\DATAMEMORY|memory~1282\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1282_combout\ = (\DATAMEMORY|memory[3][3]~1984_combout\ & ((\DATAMEMORY|memory~1281_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1281_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~1984_combout\ & (((\DATAMEMORY|memory~1281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~1984_combout\,
	datac => \DATAMEMORY|memory~1281_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1282_combout\);

\DATAMEMORY|memory[69][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1282_combout\,
	ena => \DATAMEMORY|memory[69][0]~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[69][4]~q\);

\DATAMEMORY|Mux27~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~42_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[85][4]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[69][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[85][4]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[69][4]~q\,
	combout => \DATAMEMORY|Mux27~42_combout\);

\DATAMEMORY|memory~1283\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1283_combout\ = (\DATAMEMORY|memory[3][3]~1986_combout\ & (((\DATAMEMORY|memory[93][0]~457_combout\)))) # (!\DATAMEMORY|memory[3][3]~1986_combout\ & ((\DATAMEMORY|memory[93][0]~457_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[93][0]~457_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1986_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[93][0]~457_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1283_combout\);

\DATAMEMORY|memory~1284\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1284_combout\ = (\DATAMEMORY|memory[3][3]~1986_combout\ & ((\DATAMEMORY|memory~1283_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1283_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~1986_combout\ & (((\DATAMEMORY|memory~1283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~1986_combout\,
	datac => \DATAMEMORY|memory~1283_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1284_combout\);

\DATAMEMORY|memory[93][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1284_combout\,
	ena => \DATAMEMORY|memory[93][0]~460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[93][4]~q\);

\DATAMEMORY|Mux27~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~43_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux27~42_combout\ & ((\DATAMEMORY|memory[93][4]~q\))) # (!\DATAMEMORY|Mux27~42_combout\ & (\DATAMEMORY|memory[77][4]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux27~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[77][4]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux27~42_combout\,
	datad => \DATAMEMORY|memory[93][4]~q\,
	combout => \DATAMEMORY|Mux27~43_combout\);

\DATAMEMORY|Mux27~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~85_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux27~84_combout\ & ((\DATAMEMORY|Mux27~43_combout\))) # (!\DATAMEMORY|Mux27~84_combout\ & (\DATAMEMORY|memory[81][4]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux27~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[81][4]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux27~84_combout\,
	datad => \DATAMEMORY|Mux27~43_combout\,
	combout => \DATAMEMORY|Mux27~85_combout\);

\DATAMEMORY|memory~1287\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1287_combout\ = (\DATAMEMORY|memory[3][3]~352_combout\ & (((\DATAMEMORY|memory[25][7]~465_combout\)))) # (!\DATAMEMORY|memory[3][3]~352_combout\ & ((\DATAMEMORY|memory[25][7]~465_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[25][7]~465_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~352_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[25][7]~465_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1287_combout\);

\DATAMEMORY|memory~1288\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1288_combout\ = (\DATAMEMORY|memory[3][3]~352_combout\ & ((\DATAMEMORY|memory~1287_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1287_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~352_combout\ & (((\DATAMEMORY|memory~1287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~352_combout\,
	datac => \DATAMEMORY|memory~1287_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1288_combout\);

\DATAMEMORY|memory[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1288_combout\,
	ena => \DATAMEMORY|memory[25][0]~468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[25][4]~q\);

\DATAMEMORY|memory~1289\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1289_combout\ = (\DATAMEMORY|memory[3][3]~397_combout\ & (((\DATAMEMORY|memory[9][2]~469_combout\)))) # (!\DATAMEMORY|memory[3][3]~397_combout\ & ((\DATAMEMORY|memory[9][2]~469_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[9][2]~469_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~397_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[9][2]~469_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1289_combout\);

\DATAMEMORY|memory~1290\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1290_combout\ = (\DATAMEMORY|memory[3][3]~397_combout\ & ((\DATAMEMORY|memory~1289_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1289_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~397_combout\ & (((\DATAMEMORY|memory~1289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~397_combout\,
	datac => \DATAMEMORY|memory~1289_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1290_combout\);

\DATAMEMORY|memory[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1290_combout\,
	ena => \DATAMEMORY|memory[9][0]~472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[9][4]~q\);

\DATAMEMORY|Mux27~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~46_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[25][4]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[9][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[25][4]~q\,
	datab => \DATAMEMORY|memory[9][4]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux27~46_combout\);

\DATAMEMORY|memory~1301\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1301_combout\ = (\DATAMEMORY|memory[3][3]~376_combout\ & (((\DATAMEMORY|memory[17][4]~493_combout\)))) # (!\DATAMEMORY|memory[3][3]~376_combout\ & ((\DATAMEMORY|memory[17][4]~493_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[17][4]~493_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~376_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[17][4]~493_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1301_combout\);

\DATAMEMORY|memory~1302\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1302_combout\ = (\DATAMEMORY|memory[3][3]~376_combout\ & ((\DATAMEMORY|memory~1301_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1301_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~376_combout\ & (((\DATAMEMORY|memory~1301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~376_combout\,
	datac => \DATAMEMORY|memory~1301_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1302_combout\);

\DATAMEMORY|memory[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1302_combout\,
	ena => \DATAMEMORY|memory[17][0]~496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[17][4]~q\);

\DATAMEMORY|memory~1201\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1201_combout\ = (\DATAMEMORY|memory[1][1]~128_combout\ & (((\DATAMEMORY|memory[3][3]~127_combout\)))) # (!\DATAMEMORY|memory[1][1]~128_combout\ & ((\DATAMEMORY|memory[3][3]~127_combout\ & (\REXMEM|output_wrData\(12))) # 
-- (!\DATAMEMORY|memory[3][3]~127_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[1][1]~128_combout\,
	datab => \REXMEM|output_wrData\(12),
	datac => \DATAMEMORY|memory[3][3]~127_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1201_combout\);

\DATAMEMORY|memory~1202\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1202_combout\ = (\DATAMEMORY|memory[1][1]~128_combout\ & ((\DATAMEMORY|memory~1201_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1201_combout\ & (\REXMEM|output_wrData\(20))))) # 
-- (!\DATAMEMORY|memory[1][1]~128_combout\ & (((\DATAMEMORY|memory~1201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(20),
	datab => \DATAMEMORY|memory[1][1]~128_combout\,
	datac => \DATAMEMORY|memory~1201_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1202_combout\);

\DATAMEMORY|memory[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1202_combout\,
	ena => \DATAMEMORY|memory[1][0]~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[1][4]~q\);

\DATAMEMORY|Mux27~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~86_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[17][4]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[1][4]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & 
-- (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[17][4]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[1][4]~q\,
	combout => \DATAMEMORY|Mux27~86_combout\);

\DATAMEMORY|memory~1291\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1291_combout\ = (\DATAMEMORY|memory[3][3]~1983_combout\ & (((\DATAMEMORY|memory[13][4]~473_combout\)))) # (!\DATAMEMORY|memory[3][3]~1983_combout\ & ((\DATAMEMORY|memory[13][4]~473_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[13][4]~473_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1983_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[13][4]~473_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1291_combout\);

\DATAMEMORY|memory~1292\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1292_combout\ = (\DATAMEMORY|memory[3][3]~1983_combout\ & ((\DATAMEMORY|memory~1291_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1291_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~1983_combout\ & (((\DATAMEMORY|memory~1291_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~1983_combout\,
	datac => \DATAMEMORY|memory~1291_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1292_combout\);

\DATAMEMORY|memory[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1292_combout\,
	ena => \DATAMEMORY|memory[13][0]~476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[13][4]~q\);

\DATAMEMORY|memory~1293\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1293_combout\ = (\DATAMEMORY|memory[3][3]~1981_combout\ & (((\DATAMEMORY|memory[21][4]~477_combout\)))) # (!\DATAMEMORY|memory[3][3]~1981_combout\ & ((\DATAMEMORY|memory[21][4]~477_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[21][4]~477_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1981_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[21][4]~477_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1293_combout\);

\DATAMEMORY|memory~1294\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1294_combout\ = (\DATAMEMORY|memory[3][3]~1981_combout\ & ((\DATAMEMORY|memory~1293_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1293_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~1981_combout\ & (((\DATAMEMORY|memory~1293_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~1981_combout\,
	datac => \DATAMEMORY|memory~1293_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1294_combout\);

\DATAMEMORY|memory[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1294_combout\,
	ena => \DATAMEMORY|memory[21][0]~480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[21][4]~q\);

\DATAMEMORY|memory~1295\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1295_combout\ = (\DATAMEMORY|memory[3][3]~1985_combout\ & (((\DATAMEMORY|memory[5][6]~481_combout\)))) # (!\DATAMEMORY|memory[3][3]~1985_combout\ & ((\DATAMEMORY|memory[5][6]~481_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[5][6]~481_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1985_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[5][6]~481_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1295_combout\);

\DATAMEMORY|memory~1296\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1296_combout\ = (\DATAMEMORY|memory[3][3]~1985_combout\ & ((\DATAMEMORY|memory~1295_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1295_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~1985_combout\ & (((\DATAMEMORY|memory~1295_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~1985_combout\,
	datac => \DATAMEMORY|memory~1295_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1296_combout\);

\DATAMEMORY|memory[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1296_combout\,
	ena => \DATAMEMORY|memory[5][0]~484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[5][4]~q\);

\DATAMEMORY|Mux27~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~47_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[21][4]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[5][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[21][4]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[5][4]~q\,
	combout => \DATAMEMORY|Mux27~47_combout\);

\DATAMEMORY|memory~1297\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1297_combout\ = (\DATAMEMORY|memory[3][3]~1987_combout\ & (((\DATAMEMORY|memory[29][2]~485_combout\)))) # (!\DATAMEMORY|memory[3][3]~1987_combout\ & ((\DATAMEMORY|memory[29][2]~485_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[29][2]~485_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1987_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[29][2]~485_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1297_combout\);

\DATAMEMORY|memory~1298\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1298_combout\ = (\DATAMEMORY|memory[3][3]~1987_combout\ & ((\DATAMEMORY|memory~1297_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1297_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~1987_combout\ & (((\DATAMEMORY|memory~1297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~1987_combout\,
	datac => \DATAMEMORY|memory~1297_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1298_combout\);

\DATAMEMORY|memory[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1298_combout\,
	ena => \DATAMEMORY|memory[29][0]~488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[29][4]~q\);

\DATAMEMORY|Mux27~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~48_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux27~47_combout\ & ((\DATAMEMORY|memory[29][4]~q\))) # (!\DATAMEMORY|Mux27~47_combout\ & (\DATAMEMORY|memory[13][4]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux27~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[13][4]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux27~47_combout\,
	datad => \DATAMEMORY|memory[29][4]~q\,
	combout => \DATAMEMORY|Mux27~48_combout\);

\DATAMEMORY|Mux27~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~87_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux27~86_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux27~86_combout\ & ((\DATAMEMORY|Mux27~48_combout\))) # 
-- (!\DATAMEMORY|Mux27~86_combout\ & (\DATAMEMORY|Mux27~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux27~46_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux27~86_combout\,
	datad => \DATAMEMORY|Mux27~48_combout\,
	combout => \DATAMEMORY|Mux27~87_combout\);

\DATAMEMORY|Mux27~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~88_combout\ = (!\REXMEM|output_result\(1) & ((\REXMEM|output_result\(6) & (\DATAMEMORY|Mux27~85_combout\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux27~87_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux27~85_combout\,
	datab => \DATAMEMORY|Mux27~87_combout\,
	datac => \REXMEM|output_result\(6),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|Mux27~88_combout\);

\DATAMEMORY|Mux27~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~89_combout\ = (\DATAMEMORY|Mux27~88_combout\) # ((\REXMEM|output_result\(1) & \DATAMEMORY|Mux27~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux27~88_combout\,
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|Mux27~66_combout\,
	combout => \DATAMEMORY|Mux27~89_combout\);

\DATAMEMORY|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux3~5_combout\ = (\RMEMWB|output_rdData[28]~29_combout\ & (((\DATAMEMORY|Mux3~4_combout\)))) # (!\RMEMWB|output_rdData[28]~29_combout\ & ((\DATAMEMORY|Mux3~4_combout\ & ((\DATAMEMORY|Mux27~89_combout\))) # (!\DATAMEMORY|Mux3~4_combout\ & 
-- (\DATAMEMORY|Mux27~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux27~79_combout\,
	datab => \RMEMWB|output_rdData[28]~29_combout\,
	datac => \DATAMEMORY|Mux3~4_combout\,
	datad => \DATAMEMORY|Mux27~89_combout\,
	combout => \DATAMEMORY|Mux3~5_combout\);

\DATAMEMORY|memory~1203\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1203_combout\ = (\DATAMEMORY|memory[56][7]~144_combout\ & (((\DATAMEMORY|memory[58][7]~145_combout\)))) # (!\DATAMEMORY|memory[56][7]~144_combout\ & ((\DATAMEMORY|memory[58][7]~145_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[58][7]~145_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[56][7]~144_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[58][7]~145_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1203_combout\);

\DATAMEMORY|memory~1204\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1204_combout\ = (\DATAMEMORY|memory[56][7]~144_combout\ & ((\DATAMEMORY|memory~1203_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1203_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[56][7]~144_combout\ & (((\DATAMEMORY|memory~1203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[56][7]~144_combout\,
	datac => \DATAMEMORY|memory~1203_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1204_combout\);

\DATAMEMORY|memory[58][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1204_combout\,
	ena => \DATAMEMORY|memory[58][0]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[58][4]~q\);

\DATAMEMORY|memory~1205\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1205_combout\ = (\DATAMEMORY|memory[40][5]~151_combout\ & (((\DATAMEMORY|memory[42][7]~152_combout\)))) # (!\DATAMEMORY|memory[40][5]~151_combout\ & ((\DATAMEMORY|memory[42][7]~152_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[42][7]~152_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[40][5]~151_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[42][7]~152_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1205_combout\);

\DATAMEMORY|memory~1206\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1206_combout\ = (\DATAMEMORY|memory[40][5]~151_combout\ & ((\DATAMEMORY|memory~1205_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1205_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[40][5]~151_combout\ & (((\DATAMEMORY|memory~1205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[40][5]~151_combout\,
	datac => \DATAMEMORY|memory~1205_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1206_combout\);

\DATAMEMORY|memory[42][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1206_combout\,
	ena => \DATAMEMORY|memory[42][0]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[42][4]~q\);

\DATAMEMORY|Mux27~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~18_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[58][4]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[42][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[58][4]~q\,
	datab => \DATAMEMORY|memory[42][4]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux27~18_combout\);

\DATAMEMORY|memory~1207\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1207_combout\ = (\DATAMEMORY|memory[48][7]~160_combout\ & (((\DATAMEMORY|memory[50][7]~161_combout\)))) # (!\DATAMEMORY|memory[48][7]~160_combout\ & ((\DATAMEMORY|memory[50][7]~161_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[50][7]~161_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[48][7]~160_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[50][7]~161_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1207_combout\);

\DATAMEMORY|memory~1208\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1208_combout\ = (\DATAMEMORY|memory[48][7]~160_combout\ & ((\DATAMEMORY|memory~1207_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1207_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[48][7]~160_combout\ & (((\DATAMEMORY|memory~1207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[48][7]~160_combout\,
	datac => \DATAMEMORY|memory~1207_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1208_combout\);

\DATAMEMORY|memory[50][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1208_combout\,
	ena => \DATAMEMORY|memory[50][0]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[50][4]~q\);

\DATAMEMORY|memory~1317\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1317_combout\ = (\DATAMEMORY|memory[32][0]~333_combout\ & (((\DATAMEMORY|memory[34][6]~557_combout\)))) # (!\DATAMEMORY|memory[32][0]~333_combout\ & ((\DATAMEMORY|memory[34][6]~557_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[34][6]~557_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[32][0]~333_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[34][6]~557_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1317_combout\);

\DATAMEMORY|memory~1318\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1318_combout\ = (\DATAMEMORY|memory[32][0]~333_combout\ & ((\DATAMEMORY|memory~1317_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1317_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[32][0]~333_combout\ & (((\DATAMEMORY|memory~1317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[32][0]~333_combout\,
	datac => \DATAMEMORY|memory~1317_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1318_combout\);

\DATAMEMORY|memory[34][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1318_combout\,
	ena => \DATAMEMORY|memory[34][0]~560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[34][4]~q\);

\DATAMEMORY|Mux27~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~80_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[50][4]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[34][4]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ 
-- & (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[50][4]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[34][4]~q\,
	combout => \DATAMEMORY|Mux27~80_combout\);

\DATAMEMORY|memory~1209\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1209_combout\ = (\DATAMEMORY|memory[44][1]~167_combout\ & (((\DATAMEMORY|memory[46][1]~168_combout\)))) # (!\DATAMEMORY|memory[44][1]~167_combout\ & ((\DATAMEMORY|memory[46][1]~168_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[46][1]~168_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[44][1]~167_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[46][1]~168_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1209_combout\);

\DATAMEMORY|memory~1210\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1210_combout\ = (\DATAMEMORY|memory[44][1]~167_combout\ & ((\DATAMEMORY|memory~1209_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1209_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[44][1]~167_combout\ & (((\DATAMEMORY|memory~1209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[44][1]~167_combout\,
	datac => \DATAMEMORY|memory~1209_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1210_combout\);

\DATAMEMORY|memory[46][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1210_combout\,
	ena => \DATAMEMORY|memory[46][0]~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[46][4]~q\);

\DATAMEMORY|memory~1211\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1211_combout\ = (\DATAMEMORY|memory[52][7]~175_combout\ & (((\DATAMEMORY|memory[54][7]~176_combout\)))) # (!\DATAMEMORY|memory[52][7]~175_combout\ & ((\DATAMEMORY|memory[54][7]~176_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[54][7]~176_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[52][7]~175_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[54][7]~176_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1211_combout\);

\DATAMEMORY|memory~1212\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1212_combout\ = (\DATAMEMORY|memory[52][7]~175_combout\ & ((\DATAMEMORY|memory~1211_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1211_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[52][7]~175_combout\ & (((\DATAMEMORY|memory~1211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[52][7]~175_combout\,
	datac => \DATAMEMORY|memory~1211_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1212_combout\);

\DATAMEMORY|memory[54][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1212_combout\,
	ena => \DATAMEMORY|memory[54][0]~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[54][4]~q\);

\DATAMEMORY|memory~1213\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1213_combout\ = (\DATAMEMORY|memory[36][1]~182_combout\ & (((\DATAMEMORY|memory[38][5]~183_combout\)))) # (!\DATAMEMORY|memory[36][1]~182_combout\ & ((\DATAMEMORY|memory[38][5]~183_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[38][5]~183_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[36][1]~182_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[38][5]~183_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1213_combout\);

\DATAMEMORY|memory~1214\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1214_combout\ = (\DATAMEMORY|memory[36][1]~182_combout\ & ((\DATAMEMORY|memory~1213_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1213_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[36][1]~182_combout\ & (((\DATAMEMORY|memory~1213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[36][1]~182_combout\,
	datac => \DATAMEMORY|memory~1213_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1214_combout\);

\DATAMEMORY|memory[38][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1214_combout\,
	ena => \DATAMEMORY|memory[38][0]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[38][4]~q\);

\DATAMEMORY|Mux27~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~19_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[54][4]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[38][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[54][4]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[38][4]~q\,
	combout => \DATAMEMORY|Mux27~19_combout\);

\DATAMEMORY|memory~1215\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1215_combout\ = (\DATAMEMORY|memory[60][7]~188_combout\ & (((\DATAMEMORY|memory[62][6]~189_combout\)))) # (!\DATAMEMORY|memory[60][7]~188_combout\ & ((\DATAMEMORY|memory[62][6]~189_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[62][6]~189_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[60][7]~188_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[62][6]~189_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1215_combout\);

\DATAMEMORY|memory~1216\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1216_combout\ = (\DATAMEMORY|memory[60][7]~188_combout\ & ((\DATAMEMORY|memory~1215_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1215_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[60][7]~188_combout\ & (((\DATAMEMORY|memory~1215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[60][7]~188_combout\,
	datac => \DATAMEMORY|memory~1215_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1216_combout\);

\DATAMEMORY|memory[62][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1216_combout\,
	ena => \DATAMEMORY|memory[62][0]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[62][4]~q\);

\DATAMEMORY|Mux27~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~20_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux27~19_combout\ & ((\DATAMEMORY|memory[62][4]~q\))) # (!\DATAMEMORY|Mux27~19_combout\ & (\DATAMEMORY|memory[46][4]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux27~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[46][4]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux27~19_combout\,
	datad => \DATAMEMORY|memory[62][4]~q\,
	combout => \DATAMEMORY|Mux27~20_combout\);

\DATAMEMORY|Mux27~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~81_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux27~80_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux27~80_combout\ & ((\DATAMEMORY|Mux27~20_combout\))) # 
-- (!\DATAMEMORY|Mux27~80_combout\ & (\DATAMEMORY|Mux27~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux27~18_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux27~80_combout\,
	datad => \DATAMEMORY|Mux27~20_combout\,
	combout => \DATAMEMORY|Mux27~81_combout\);

\DATAMEMORY|memory~1253\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1253_combout\ = (\DATAMEMORY|memory[96][7]~288_combout\ & (((\DATAMEMORY|memory[96][7]~289_combout\)))) # (!\DATAMEMORY|memory[96][7]~288_combout\ & ((\DATAMEMORY|memory[96][7]~289_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[96][7]~289_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[96][7]~288_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[96][7]~289_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1253_combout\);

\DATAMEMORY|memory~1254\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1254_combout\ = (\DATAMEMORY|memory[96][7]~288_combout\ & ((\DATAMEMORY|memory~1253_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1253_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[96][7]~288_combout\ & (((\DATAMEMORY|memory~1253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[96][7]~288_combout\,
	datac => \DATAMEMORY|memory~1253_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1254_combout\);

\DATAMEMORY|memory[96][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1254_combout\,
	ena => \DATAMEMORY|memory[96][0]~293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[96][4]~q\);

\DATAMEMORY|memory~1223\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1223_combout\ = (\DATAMEMORY|memory[56][7]~180_combout\ & (((\DATAMEMORY|memory[56][7]~212_combout\)))) # (!\DATAMEMORY|memory[56][7]~180_combout\ & ((\DATAMEMORY|memory[56][7]~212_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[56][7]~212_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[56][7]~180_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[56][7]~212_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1223_combout\);

\DATAMEMORY|memory~1224\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1224_combout\ = (\DATAMEMORY|memory[56][7]~180_combout\ & ((\DATAMEMORY|memory~1223_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1223_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[56][7]~180_combout\ & (((\DATAMEMORY|memory~1223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[56][7]~180_combout\,
	datac => \DATAMEMORY|memory~1223_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1224_combout\);

\DATAMEMORY|memory[56][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1224_combout\,
	ena => \DATAMEMORY|memory[56][0]~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[56][4]~q\);

\DATAMEMORY|memory~1225\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1225_combout\ = (\DATAMEMORY|memory[40][5]~186_combout\ & (((\DATAMEMORY|memory[40][5]~216_combout\)))) # (!\DATAMEMORY|memory[40][5]~186_combout\ & ((\DATAMEMORY|memory[40][5]~216_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[40][5]~216_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[40][5]~186_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[40][5]~216_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1225_combout\);

\DATAMEMORY|memory~1226\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1226_combout\ = (\DATAMEMORY|memory[40][5]~186_combout\ & ((\DATAMEMORY|memory~1225_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1225_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[40][5]~186_combout\ & (((\DATAMEMORY|memory~1225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[40][5]~186_combout\,
	datac => \DATAMEMORY|memory~1225_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1226_combout\);

\DATAMEMORY|memory[40][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1226_combout\,
	ena => \DATAMEMORY|memory[40][0]~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[40][4]~q\);

\DATAMEMORY|Mux27~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~23_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[56][4]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[40][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[56][4]~q\,
	datab => \DATAMEMORY|memory[40][4]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux27~23_combout\);

\DATAMEMORY|memory~1221\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1221_combout\ = (\DATAMEMORY|memory[48][7]~172_combout\ & (((\DATAMEMORY|memory[48][7]~208_combout\)))) # (!\DATAMEMORY|memory[48][7]~172_combout\ & ((\DATAMEMORY|memory[48][7]~208_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[48][7]~208_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[48][7]~172_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[48][7]~208_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1221_combout\);

\DATAMEMORY|memory~1222\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1222_combout\ = (\DATAMEMORY|memory[48][7]~172_combout\ & ((\DATAMEMORY|memory~1221_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1221_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[48][7]~172_combout\ & (((\DATAMEMORY|memory~1221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[48][7]~172_combout\,
	datac => \DATAMEMORY|memory~1221_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1222_combout\);

\DATAMEMORY|memory[48][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1222_combout\,
	ena => \DATAMEMORY|memory[48][0]~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[48][4]~q\);

\DATAMEMORY|memory~1267\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1267_combout\ = (\DATAMEMORY|memory[32][0]~329_combout\ & (((\DATAMEMORY|memory[32][0]~330_combout\)))) # (!\DATAMEMORY|memory[32][0]~329_combout\ & ((\DATAMEMORY|memory[32][0]~330_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[32][0]~330_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[32][0]~329_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[32][0]~330_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1267_combout\);

\DATAMEMORY|memory~1268\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1268_combout\ = (\DATAMEMORY|memory[32][0]~329_combout\ & ((\DATAMEMORY|memory~1267_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1267_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[32][0]~329_combout\ & (((\DATAMEMORY|memory~1267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[32][0]~329_combout\,
	datac => \DATAMEMORY|memory~1267_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1268_combout\);

\DATAMEMORY|memory[32][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1268_combout\,
	ena => \DATAMEMORY|memory[32][0]~334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[32][4]~q\);

\DATAMEMORY|Mux3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux3~6_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[48][4]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[32][4]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & 
-- (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[48][4]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[32][4]~q\,
	combout => \DATAMEMORY|Mux3~6_combout\);

\DATAMEMORY|memory~1227\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1227_combout\ = (\DATAMEMORY|memory[44][1]~155_combout\ & (((\DATAMEMORY|memory[44][1]~220_combout\)))) # (!\DATAMEMORY|memory[44][1]~155_combout\ & ((\DATAMEMORY|memory[44][1]~220_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[44][1]~220_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[44][1]~155_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[44][1]~220_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1227_combout\);

\DATAMEMORY|memory~1228\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1228_combout\ = (\DATAMEMORY|memory[44][1]~155_combout\ & ((\DATAMEMORY|memory~1227_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1227_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[44][1]~155_combout\ & (((\DATAMEMORY|memory~1227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[44][1]~155_combout\,
	datac => \DATAMEMORY|memory~1227_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1228_combout\);

\DATAMEMORY|memory[44][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1228_combout\,
	ena => \DATAMEMORY|memory[44][0]~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[44][4]~q\);

\DATAMEMORY|memory~1229\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1229_combout\ = (\DATAMEMORY|memory[52][7]~164_combout\ & (((\DATAMEMORY|memory[52][7]~224_combout\)))) # (!\DATAMEMORY|memory[52][7]~164_combout\ & ((\DATAMEMORY|memory[52][7]~224_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[52][7]~224_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[52][7]~164_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[52][7]~224_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1229_combout\);

\DATAMEMORY|memory~1230\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1230_combout\ = (\DATAMEMORY|memory[52][7]~164_combout\ & ((\DATAMEMORY|memory~1229_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1229_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[52][7]~164_combout\ & (((\DATAMEMORY|memory~1229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[52][7]~164_combout\,
	datac => \DATAMEMORY|memory~1229_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1230_combout\);

\DATAMEMORY|memory[52][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1230_combout\,
	ena => \DATAMEMORY|memory[52][0]~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[52][4]~q\);

\DATAMEMORY|memory~1231\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1231_combout\ = (\DATAMEMORY|memory[34][6]~228_combout\ & (((\DATAMEMORY|memory[36][1]~229_combout\)))) # (!\DATAMEMORY|memory[34][6]~228_combout\ & ((\DATAMEMORY|memory[36][1]~229_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[36][1]~229_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[34][6]~228_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[36][1]~229_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1231_combout\);

\DATAMEMORY|memory~1232\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1232_combout\ = (\DATAMEMORY|memory[34][6]~228_combout\ & ((\DATAMEMORY|memory~1231_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1231_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[34][6]~228_combout\ & (((\DATAMEMORY|memory~1231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[34][6]~228_combout\,
	datac => \DATAMEMORY|memory~1231_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1232_combout\);

\DATAMEMORY|memory[36][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1232_combout\,
	ena => \DATAMEMORY|memory[36][0]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[36][4]~q\);

\DATAMEMORY|Mux27~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~24_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[52][4]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[36][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[52][4]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[36][4]~q\,
	combout => \DATAMEMORY|Mux27~24_combout\);

\DATAMEMORY|memory~1233\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1233_combout\ = (\DATAMEMORY|memory[60][7]~149_combout\ & (((\DATAMEMORY|memory[60][7]~233_combout\)))) # (!\DATAMEMORY|memory[60][7]~149_combout\ & ((\DATAMEMORY|memory[60][7]~233_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[60][7]~233_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[60][7]~149_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[60][7]~233_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1233_combout\);

\DATAMEMORY|memory~1234\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1234_combout\ = (\DATAMEMORY|memory[60][7]~149_combout\ & ((\DATAMEMORY|memory~1233_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1233_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[60][7]~149_combout\ & (((\DATAMEMORY|memory~1233_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[60][7]~149_combout\,
	datac => \DATAMEMORY|memory~1233_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1234_combout\);

\DATAMEMORY|memory[60][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1234_combout\,
	ena => \DATAMEMORY|memory[60][0]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[60][4]~q\);

\DATAMEMORY|Mux27~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~25_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux27~24_combout\ & ((\DATAMEMORY|memory[60][4]~q\))) # (!\DATAMEMORY|Mux27~24_combout\ & (\DATAMEMORY|memory[44][4]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux27~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[44][4]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux27~24_combout\,
	datad => \DATAMEMORY|memory[60][4]~q\,
	combout => \DATAMEMORY|Mux27~25_combout\);

\DATAMEMORY|Mux3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux3~7_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux3~6_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux3~6_combout\ & ((\DATAMEMORY|Mux27~25_combout\))) # (!\DATAMEMORY|Mux3~6_combout\ & 
-- (\DATAMEMORY|Mux27~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux27~23_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux3~6_combout\,
	datad => \DATAMEMORY|Mux27~25_combout\,
	combout => \DATAMEMORY|Mux3~7_combout\);

\DATAMEMORY|Mux3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux3~8_combout\ = (\RMEMWB|output_rdData[0]~18_combout\ & (((\RMEMWB|output_rdData[0]~19_combout\)))) # (!\RMEMWB|output_rdData[0]~18_combout\ & ((\RMEMWB|output_rdData[0]~19_combout\ & (\DATAMEMORY|memory[96][4]~q\)) # 
-- (!\RMEMWB|output_rdData[0]~19_combout\ & ((\DATAMEMORY|Mux3~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[0]~18_combout\,
	datab => \DATAMEMORY|memory[96][4]~q\,
	datac => \RMEMWB|output_rdData[0]~19_combout\,
	datad => \DATAMEMORY|Mux3~7_combout\,
	combout => \DATAMEMORY|Mux3~8_combout\);

\DATAMEMORY|memory~1219\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1219_combout\ = (\DATAMEMORY|memory[98][7]~200_combout\ & (((\DATAMEMORY|memory[100][5]~201_combout\)))) # (!\DATAMEMORY|memory[98][7]~200_combout\ & ((\DATAMEMORY|memory[100][5]~201_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[100][5]~201_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[98][7]~200_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[100][5]~201_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1219_combout\);

\DATAMEMORY|memory~1220\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1220_combout\ = (\DATAMEMORY|memory[98][7]~200_combout\ & ((\DATAMEMORY|memory~1219_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1219_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[98][7]~200_combout\ & (((\DATAMEMORY|memory~1219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[98][7]~200_combout\,
	datac => \DATAMEMORY|memory~1219_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1220_combout\);

\DATAMEMORY|memory[100][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1220_combout\,
	ena => \DATAMEMORY|memory[100][0]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[100][4]~q\);

\DATAMEMORY|Mux3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux3~9_combout\ = (\RMEMWB|output_rdData[0]~18_combout\ & ((\DATAMEMORY|Mux3~8_combout\ & ((\DATAMEMORY|memory[100][4]~q\))) # (!\DATAMEMORY|Mux3~8_combout\ & (\DATAMEMORY|Mux27~81_combout\)))) # (!\RMEMWB|output_rdData[0]~18_combout\ & 
-- (((\DATAMEMORY|Mux3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux27~81_combout\,
	datab => \RMEMWB|output_rdData[0]~18_combout\,
	datac => \DATAMEMORY|Mux3~8_combout\,
	datad => \DATAMEMORY|memory[100][4]~q\,
	combout => \DATAMEMORY|Mux3~9_combout\);

\DATAMEMORY|Mux3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux3~10_combout\ = (\RMEMWB|output_rdData[28]~28_combout\ & (((\RMEMWB|output_rdData[11]~23_combout\)))) # (!\RMEMWB|output_rdData[28]~28_combout\ & ((\RMEMWB|output_rdData[11]~23_combout\ & (\DATAMEMORY|Mux3~5_combout\)) # 
-- (!\RMEMWB|output_rdData[11]~23_combout\ & ((\DATAMEMORY|Mux3~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[28]~28_combout\,
	datab => \DATAMEMORY|Mux3~5_combout\,
	datac => \RMEMWB|output_rdData[11]~23_combout\,
	datad => \DATAMEMORY|Mux3~9_combout\,
	combout => \DATAMEMORY|Mux3~10_combout\);

\DATAMEMORY|memory~1185\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1185_combout\ = (\DATAMEMORY|memory[3][3]~64_combout\ & (((\DATAMEMORY|memory[47][2]~93_combout\)))) # (!\DATAMEMORY|memory[3][3]~64_combout\ & ((\DATAMEMORY|memory[47][2]~93_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[47][2]~93_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~64_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[47][2]~93_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1185_combout\);

\DATAMEMORY|memory~1186\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1186_combout\ = (\DATAMEMORY|memory[3][3]~64_combout\ & ((\DATAMEMORY|memory~1185_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1185_combout\ & (\REXMEM|output_wrData\(12))))) # (!\DATAMEMORY|memory[3][3]~64_combout\ 
-- & (((\DATAMEMORY|memory~1185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~64_combout\,
	datac => \DATAMEMORY|memory~1185_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1186_combout\);

\DATAMEMORY|memory[47][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1186_combout\,
	ena => \DATAMEMORY|memory[47][0]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[47][4]~q\);

\DATAMEMORY|memory~1187\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1187_combout\ = (\DATAMEMORY|memory[3][3]~69_combout\ & (((\DATAMEMORY|memory[55][7]~97_combout\)))) # (!\DATAMEMORY|memory[3][3]~69_combout\ & ((\DATAMEMORY|memory[55][7]~97_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[55][7]~97_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~69_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[55][7]~97_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1187_combout\);

\DATAMEMORY|memory~1188\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1188_combout\ = (\DATAMEMORY|memory[3][3]~69_combout\ & ((\DATAMEMORY|memory~1187_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1187_combout\ & (\REXMEM|output_wrData\(12))))) # (!\DATAMEMORY|memory[3][3]~69_combout\ 
-- & (((\DATAMEMORY|memory~1187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~69_combout\,
	datac => \DATAMEMORY|memory~1187_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1188_combout\);

\DATAMEMORY|memory[55][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1188_combout\,
	ena => \DATAMEMORY|memory[55][0]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[55][4]~q\);

\DATAMEMORY|memory~1189\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1189_combout\ = (\DATAMEMORY|memory[3][3]~74_combout\ & (((\DATAMEMORY|memory[39][1]~101_combout\)))) # (!\DATAMEMORY|memory[3][3]~74_combout\ & ((\DATAMEMORY|memory[39][1]~101_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[39][1]~101_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~74_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[39][1]~101_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1189_combout\);

\DATAMEMORY|memory~1190\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1190_combout\ = (\DATAMEMORY|memory[3][3]~74_combout\ & ((\DATAMEMORY|memory~1189_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1189_combout\ & (\REXMEM|output_wrData\(12))))) # (!\DATAMEMORY|memory[3][3]~74_combout\ 
-- & (((\DATAMEMORY|memory~1189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~74_combout\,
	datac => \DATAMEMORY|memory~1189_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1190_combout\);

\DATAMEMORY|memory[39][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1190_combout\,
	ena => \DATAMEMORY|memory[39][0]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[39][4]~q\);

\DATAMEMORY|Mux27~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~11_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[55][4]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[39][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[55][4]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[39][4]~q\,
	combout => \DATAMEMORY|Mux27~11_combout\);

\DATAMEMORY|memory~1191\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1191_combout\ = (\DATAMEMORY|memory[3][3]~79_combout\ & (((\DATAMEMORY|memory[63][4]~105_combout\)))) # (!\DATAMEMORY|memory[3][3]~79_combout\ & ((\DATAMEMORY|memory[63][4]~105_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[63][4]~105_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~79_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[63][4]~105_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1191_combout\);

\DATAMEMORY|memory~1192\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1192_combout\ = (\DATAMEMORY|memory[3][3]~79_combout\ & ((\DATAMEMORY|memory~1191_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1191_combout\ & (\REXMEM|output_wrData\(12))))) # (!\DATAMEMORY|memory[3][3]~79_combout\ 
-- & (((\DATAMEMORY|memory~1191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~79_combout\,
	datac => \DATAMEMORY|memory~1191_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1192_combout\);

\DATAMEMORY|memory[63][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1192_combout\,
	ena => \DATAMEMORY|memory[63][0]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[63][4]~q\);

\DATAMEMORY|Mux27~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~12_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux27~11_combout\ & ((\DATAMEMORY|memory[63][4]~q\))) # (!\DATAMEMORY|Mux27~11_combout\ & (\DATAMEMORY|memory[47][4]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux27~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[47][4]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux27~11_combout\,
	datad => \DATAMEMORY|memory[63][4]~q\,
	combout => \DATAMEMORY|Mux27~12_combout\);

\DATAMEMORY|memory~1193\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1193_combout\ = (\DATAMEMORY|memory[3][3]~59_combout\ & (((\DATAMEMORY|memory[51][7]~113_combout\)))) # (!\DATAMEMORY|memory[3][3]~59_combout\ & ((\DATAMEMORY|memory[51][7]~113_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[51][7]~113_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~59_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[51][7]~113_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1193_combout\);

\DATAMEMORY|memory~1194\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1194_combout\ = (\DATAMEMORY|memory[3][3]~59_combout\ & ((\DATAMEMORY|memory~1193_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1193_combout\ & (\REXMEM|output_wrData\(12))))) # (!\DATAMEMORY|memory[3][3]~59_combout\ 
-- & (((\DATAMEMORY|memory~1193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~59_combout\,
	datac => \DATAMEMORY|memory~1193_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1194_combout\);

\DATAMEMORY|memory[51][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1194_combout\,
	ena => \DATAMEMORY|memory[51][0]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[51][4]~q\);

\DATAMEMORY|memory~1195\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1195_combout\ = (\DATAMEMORY|memory[3][3]~53_combout\ & (((\DATAMEMORY|memory[43][6]~109_combout\)))) # (!\DATAMEMORY|memory[3][3]~53_combout\ & ((\DATAMEMORY|memory[43][6]~109_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[43][6]~109_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~53_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[43][6]~109_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1195_combout\);

\DATAMEMORY|memory~1196\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1196_combout\ = (\DATAMEMORY|memory[3][3]~53_combout\ & ((\DATAMEMORY|memory~1195_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1195_combout\ & (\REXMEM|output_wrData\(12))))) # (!\DATAMEMORY|memory[3][3]~53_combout\ 
-- & (((\DATAMEMORY|memory~1195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~53_combout\,
	datac => \DATAMEMORY|memory~1195_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1196_combout\);

\DATAMEMORY|memory[43][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1196_combout\,
	ena => \DATAMEMORY|memory[43][0]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[43][4]~q\);

\DATAMEMORY|memory~1197\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1197_combout\ = (\DATAMEMORY|memory[3][3]~117_combout\ & (((\DATAMEMORY|memory[35][1]~118_combout\)))) # (!\DATAMEMORY|memory[3][3]~117_combout\ & ((\DATAMEMORY|memory[35][1]~118_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[35][1]~118_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~117_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[35][1]~118_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1197_combout\);

\DATAMEMORY|memory~1198\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1198_combout\ = (\DATAMEMORY|memory[3][3]~117_combout\ & ((\DATAMEMORY|memory~1197_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1197_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~117_combout\ & (((\DATAMEMORY|memory~1197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~117_combout\,
	datac => \DATAMEMORY|memory~1197_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1198_combout\);

\DATAMEMORY|memory[35][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1198_combout\,
	ena => \DATAMEMORY|memory[35][0]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[35][4]~q\);

\DATAMEMORY|Mux27~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~13_combout\ = (\REXMEM|output_result\(4) & (((\REXMEM|output_result\(3))))) # (!\REXMEM|output_result\(4) & ((\REXMEM|output_result\(3) & (\DATAMEMORY|memory[43][4]~q\)) # (!\REXMEM|output_result\(3) & ((\DATAMEMORY|memory[35][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \DATAMEMORY|memory[43][4]~q\,
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|memory[35][4]~q\,
	combout => \DATAMEMORY|Mux27~13_combout\);

\DATAMEMORY|memory~1199\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1199_combout\ = (\DATAMEMORY|memory[3][3]~45_combout\ & (((\DATAMEMORY|memory[59][7]~122_combout\)))) # (!\DATAMEMORY|memory[3][3]~45_combout\ & ((\DATAMEMORY|memory[59][7]~122_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[59][7]~122_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~45_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[59][7]~122_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1199_combout\);

\DATAMEMORY|memory~1200\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1200_combout\ = (\DATAMEMORY|memory[3][3]~45_combout\ & ((\DATAMEMORY|memory~1199_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1199_combout\ & (\REXMEM|output_wrData\(12))))) # (!\DATAMEMORY|memory[3][3]~45_combout\ 
-- & (((\DATAMEMORY|memory~1199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~45_combout\,
	datac => \DATAMEMORY|memory~1199_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1200_combout\);

\DATAMEMORY|memory[59][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1200_combout\,
	ena => \DATAMEMORY|memory[59][0]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[59][4]~q\);

\DATAMEMORY|Mux27~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~14_combout\ = (\REXMEM|output_result\(4) & ((\DATAMEMORY|Mux27~13_combout\ & ((\DATAMEMORY|memory[59][4]~q\))) # (!\DATAMEMORY|Mux27~13_combout\ & (\DATAMEMORY|memory[51][4]~q\)))) # (!\REXMEM|output_result\(4) & 
-- (((\DATAMEMORY|Mux27~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[51][4]~q\,
	datab => \REXMEM|output_result\(4),
	datac => \DATAMEMORY|Mux27~13_combout\,
	datad => \DATAMEMORY|memory[59][4]~q\,
	combout => \DATAMEMORY|Mux27~14_combout\);

\DATAMEMORY|Mux27~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~15_combout\ = (\REXMEM|output_result\(2) & (\DATAMEMORY|Mux27~12_combout\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|Mux27~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux27~12_combout\,
	datab => \DATAMEMORY|Mux27~14_combout\,
	datad => \REXMEM|output_result\(2),
	combout => \DATAMEMORY|Mux27~15_combout\);

\DATAMEMORY|memory~1285\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1285_combout\ = (\DATAMEMORY|memory[3][3]~431_combout\ & (((\DATAMEMORY|memory[97][7]~461_combout\)))) # (!\DATAMEMORY|memory[3][3]~431_combout\ & ((\DATAMEMORY|memory[97][7]~461_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[97][7]~461_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~431_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[97][7]~461_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1285_combout\);

\DATAMEMORY|memory~1286\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1286_combout\ = (\DATAMEMORY|memory[3][3]~431_combout\ & ((\DATAMEMORY|memory~1285_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1285_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~431_combout\ & (((\DATAMEMORY|memory~1285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~431_combout\,
	datac => \DATAMEMORY|memory~1285_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1286_combout\);

\DATAMEMORY|memory[97][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1286_combout\,
	ena => \DATAMEMORY|memory[97][0]~464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[97][4]~q\);

\DATAMEMORY|memory~1171\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1171_combout\ = (\DATAMEMORY|memory[3][3]~55_combout\ & (((\DATAMEMORY|memory[49][7]~56_combout\)))) # (!\DATAMEMORY|memory[3][3]~55_combout\ & ((\DATAMEMORY|memory[49][7]~56_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[49][7]~56_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~55_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[49][7]~56_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1171_combout\);

\DATAMEMORY|memory~1172\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1172_combout\ = (\DATAMEMORY|memory[3][3]~55_combout\ & ((\DATAMEMORY|memory~1171_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1171_combout\ & (\REXMEM|output_wrData\(12))))) # (!\DATAMEMORY|memory[3][3]~55_combout\ 
-- & (((\DATAMEMORY|memory~1171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~55_combout\,
	datac => \DATAMEMORY|memory~1171_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1172_combout\);

\DATAMEMORY|memory[49][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1172_combout\,
	ena => \DATAMEMORY|memory[49][0]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[49][4]~q\);

\DATAMEMORY|memory~1299\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1299_combout\ = (\DATAMEMORY|memory[3][3]~420_combout\ & (((\DATAMEMORY|memory[33][0]~489_combout\)))) # (!\DATAMEMORY|memory[3][3]~420_combout\ & ((\DATAMEMORY|memory[33][0]~489_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[33][0]~489_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~420_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[33][0]~489_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1299_combout\);

\DATAMEMORY|memory~1300\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1300_combout\ = (\DATAMEMORY|memory[3][3]~420_combout\ & ((\DATAMEMORY|memory~1299_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1299_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~420_combout\ & (((\DATAMEMORY|memory~1299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~420_combout\,
	datac => \DATAMEMORY|memory~1299_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1300_combout\);

\DATAMEMORY|memory[33][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1300_combout\,
	ena => \DATAMEMORY|memory[33][0]~492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[33][4]~q\);

\DATAMEMORY|Mux27~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~82_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[49][4]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[33][4]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ 
-- & (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[49][4]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[33][4]~q\,
	combout => \DATAMEMORY|Mux27~82_combout\);

\DATAMEMORY|memory~1173\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1173_combout\ = (\DATAMEMORY|memory[3][3]~1975_combout\ & (((\DATAMEMORY|memory[45][4]~61_combout\)))) # (!\DATAMEMORY|memory[3][3]~1975_combout\ & ((\DATAMEMORY|memory[45][4]~61_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[45][4]~61_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1975_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[45][4]~61_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1173_combout\);

\DATAMEMORY|memory~1174\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1174_combout\ = (\DATAMEMORY|memory[3][3]~1975_combout\ & ((\DATAMEMORY|memory~1173_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1173_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~1975_combout\ & (((\DATAMEMORY|memory~1173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~1975_combout\,
	datac => \DATAMEMORY|memory~1173_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1174_combout\);

\DATAMEMORY|memory[45][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1174_combout\,
	ena => \DATAMEMORY|memory[45][0]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[45][4]~q\);

\DATAMEMORY|memory~1175\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1175_combout\ = (\DATAMEMORY|memory[3][3]~1976_combout\ & (((\DATAMEMORY|memory[53][7]~66_combout\)))) # (!\DATAMEMORY|memory[3][3]~1976_combout\ & ((\DATAMEMORY|memory[53][7]~66_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[53][7]~66_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1976_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[53][7]~66_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1175_combout\);

\DATAMEMORY|memory~1176\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1176_combout\ = (\DATAMEMORY|memory[3][3]~1976_combout\ & ((\DATAMEMORY|memory~1175_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1175_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~1976_combout\ & (((\DATAMEMORY|memory~1175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~1976_combout\,
	datac => \DATAMEMORY|memory~1175_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1176_combout\);

\DATAMEMORY|memory[53][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1176_combout\,
	ena => \DATAMEMORY|memory[53][0]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[53][4]~q\);

\DATAMEMORY|memory~1177\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1177_combout\ = (\DATAMEMORY|memory[3][3]~1977_combout\ & (((\DATAMEMORY|memory[37][3]~71_combout\)))) # (!\DATAMEMORY|memory[3][3]~1977_combout\ & ((\DATAMEMORY|memory[37][3]~71_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[37][3]~71_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1977_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[37][3]~71_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1177_combout\);

\DATAMEMORY|memory~1178\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1178_combout\ = (\DATAMEMORY|memory[3][3]~1977_combout\ & ((\DATAMEMORY|memory~1177_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1177_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~1977_combout\ & (((\DATAMEMORY|memory~1177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~1977_combout\,
	datac => \DATAMEMORY|memory~1177_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1178_combout\);

\DATAMEMORY|memory[37][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1178_combout\,
	ena => \DATAMEMORY|memory[37][0]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[37][4]~q\);

\DATAMEMORY|Mux27~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~7_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[53][4]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[37][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[53][4]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[37][4]~q\,
	combout => \DATAMEMORY|Mux27~7_combout\);

\DATAMEMORY|memory~1179\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1179_combout\ = (\DATAMEMORY|memory[3][3]~1978_combout\ & (((\DATAMEMORY|memory[61][7]~76_combout\)))) # (!\DATAMEMORY|memory[3][3]~1978_combout\ & ((\DATAMEMORY|memory[61][7]~76_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[61][7]~76_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~1978_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[61][7]~76_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1179_combout\);

\DATAMEMORY|memory~1180\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1180_combout\ = (\DATAMEMORY|memory[3][3]~1978_combout\ & ((\DATAMEMORY|memory~1179_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1179_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~1978_combout\ & (((\DATAMEMORY|memory~1179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~1978_combout\,
	datac => \DATAMEMORY|memory~1179_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1180_combout\);

\DATAMEMORY|memory[61][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1180_combout\,
	ena => \DATAMEMORY|memory[61][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[61][4]~q\);

\DATAMEMORY|Mux27~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~8_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux27~7_combout\ & ((\DATAMEMORY|memory[61][4]~q\))) # (!\DATAMEMORY|Mux27~7_combout\ & (\DATAMEMORY|memory[45][4]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[45][4]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux27~7_combout\,
	datad => \DATAMEMORY|memory[61][4]~q\,
	combout => \DATAMEMORY|Mux27~8_combout\);

\DATAMEMORY|Mux27~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~83_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux27~82_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux27~82_combout\ & ((\DATAMEMORY|Mux27~8_combout\))) # 
-- (!\DATAMEMORY|Mux27~82_combout\ & (\DATAMEMORY|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux27~6_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux27~82_combout\,
	datad => \DATAMEMORY|Mux27~8_combout\,
	combout => \DATAMEMORY|Mux27~83_combout\);

\DATAMEMORY|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux11~0_combout\ = (\REXMEM|output_result\(1) & (((\REXMEM|output_result\(6))))) # (!\REXMEM|output_result\(1) & ((\REXMEM|output_result\(6) & (\DATAMEMORY|memory[97][4]~q\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux27~83_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datab => \DATAMEMORY|memory[97][4]~q\,
	datac => \REXMEM|output_result\(6),
	datad => \DATAMEMORY|Mux27~83_combout\,
	combout => \DATAMEMORY|Mux11~0_combout\);

\DATAMEMORY|memory~1183\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1183_combout\ = (\DATAMEMORY|memory[3][3]~89_combout\ & (((\DATAMEMORY|memory[99][3]~90_combout\)))) # (!\DATAMEMORY|memory[3][3]~89_combout\ & ((\DATAMEMORY|memory[99][3]~90_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[99][3]~90_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~89_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[99][3]~90_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1183_combout\);

\DATAMEMORY|memory~1184\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1184_combout\ = (\DATAMEMORY|memory[3][3]~89_combout\ & ((\DATAMEMORY|memory~1183_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1183_combout\ & (\REXMEM|output_wrData\(12))))) # (!\DATAMEMORY|memory[3][3]~89_combout\ 
-- & (((\DATAMEMORY|memory~1183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~89_combout\,
	datac => \DATAMEMORY|memory~1183_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1184_combout\);

\DATAMEMORY|memory[99][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1184_combout\,
	ena => \DATAMEMORY|memory[99][0]~1989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[99][4]~q\);

\DATAMEMORY|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux11~1_combout\ = (\REXMEM|output_result\(1) & ((\DATAMEMORY|Mux11~0_combout\ & ((\DATAMEMORY|memory[99][4]~q\))) # (!\DATAMEMORY|Mux11~0_combout\ & (\DATAMEMORY|Mux27~15_combout\)))) # (!\REXMEM|output_result\(1) & 
-- (((\DATAMEMORY|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux27~15_combout\,
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|Mux11~0_combout\,
	datad => \DATAMEMORY|memory[99][4]~q\,
	combout => \DATAMEMORY|Mux11~1_combout\);

\DATAMEMORY|Mux3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux3~11_combout\ = (\RMEMWB|output_rdData[28]~28_combout\ & ((\DATAMEMORY|Mux3~10_combout\ & ((\DATAMEMORY|Mux11~1_combout\))) # (!\DATAMEMORY|Mux3~10_combout\ & (\DATAMEMORY|memory[98][4]~q\)))) # (!\RMEMWB|output_rdData[28]~28_combout\ & 
-- (((\DATAMEMORY|Mux3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[98][4]~q\,
	datab => \RMEMWB|output_rdData[28]~28_combout\,
	datac => \DATAMEMORY|Mux3~10_combout\,
	datad => \DATAMEMORY|Mux11~1_combout\,
	combout => \DATAMEMORY|Mux3~11_combout\);

\RMEMWB|output_rdData[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \DATAMEMORY|Mux3~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_rdData\(28));

\MUXALU|Saida[28]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXALU|Saida[28]~23_combout\ = (\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(6))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_imed\(6),
	datab => \RIDEX|output_read2\(28),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \MUXALU|Saida[28]~23_combout\);

\ALU|Add0~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~161_combout\ = (\ALU|Add0~26_combout\ & ((\MUXALU|Saida[28]~23_combout\) # ((\RIDEX|output_read1\(28))))) # (!\ALU|Add0~26_combout\ & (\MUXALU|Saida[28]~23_combout\ & (\RIDEX|output_read1\(28) & \ALU|Add0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~26_combout\,
	datab => \MUXALU|Saida[28]~23_combout\,
	datac => \RIDEX|output_read1\(28),
	datad => \ALU|Add0~27_combout\,
	combout => \ALU|Add0~161_combout\);

\ALU|Add0~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~165_combout\ = (\ALU|Mux28~1_combout\ & ((\ALU|Add0~161_combout\) # ((\ALU|Add0~29_combout\ & \ALU|Add0~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux28~1_combout\,
	datab => \ALU|Add0~161_combout\,
	datac => \ALU|Add0~29_combout\,
	datad => \ALU|Add0~163_combout\,
	combout => \ALU|Add0~165_combout\);

\REXMEM|output_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ALU|Add0~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_result\(28));

\RMEMWB|output_addr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_result\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_addr\(28));

\MUXWB|Saida[28]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXWB|Saida[28]~28_combout\ = (\RMEMWB|output_WB\(0) & (\RMEMWB|output_rdData\(28))) # (!\RMEMWB|output_WB\(0) & ((\RMEMWB|output_addr\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData\(28),
	datab => \RMEMWB|output_addr\(28),
	datad => \RMEMWB|output_WB\(0),
	combout => \MUXWB|Saida[28]~28_combout\);

\regBd|reg9|reg|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[28]~28_combout\,
	ena => \regBd|Rin1[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg9|reg|Q\(28));

\regBd|reg23|reg|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[28]~28_combout\,
	ena => \regBd|Rin1[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg23|reg|Q\(28));

\regBd|readData2[28]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[28]~140_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg23|reg|Q\(28))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg1|reg|Q\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg23|reg|Q\(28),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg1|reg|Q\(28),
	combout => \regBd|readData2[28]~140_combout\);

\regBd|readData2[28]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[28]~141_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[28]~140_combout\ & ((\regBd|reg31|reg|Q\(28)))) # (!\regBd|readData2[28]~140_combout\ & (\regBd|reg9|reg|Q\(28))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[28]~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg9|reg|Q\(28),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[28]~140_combout\,
	datad => \regBd|reg31|reg|Q\(28),
	combout => \regBd|readData2[28]~141_combout\);

\regBd|reg8|reg|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[28]~28_combout\,
	ena => \regBd|Rin1[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg8|reg|Q\(28));

\regBd|reg22|reg|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[28]~28_combout\,
	ena => \regBd|Rin1[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg22|reg|Q\(28));

\regBd|readData2[28]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[28]~142_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg22|reg|Q\(28))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg22|reg|Q\(28),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(28),
	combout => \regBd|readData2[28]~142_combout\);

\regBd|readData2[28]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[28]~143_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[28]~142_combout\ & ((\regBd|reg30|reg|Q\(28)))) # (!\regBd|readData2[28]~142_combout\ & (\regBd|reg8|reg|Q\(28))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[28]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg8|reg|Q\(28),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[28]~142_combout\,
	datad => \regBd|reg30|reg|Q\(28),
	combout => \regBd|readData2[28]~143_combout\);

\regBd|readData2[28]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[28]~144_combout\ = (\RIFIF|out_instr\(15) & (\regBd|readData2[28]~141_combout\)) # (!\RIFIF|out_instr\(15) & ((\regBd|readData2[28]~143_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|readData2[28]~141_combout\,
	datab => \regBd|readData2[28]~143_combout\,
	datad => \RIFIF|out_instr\(15),
	combout => \regBd|readData2[28]~144_combout\);

\RIDEX|output_read2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData2[28]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read2\(28));

\REXMEM|output_wrData[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_read2\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_wrData\(28));

\DATAMEMORY|memory~1351\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1351_combout\ = (\DATAMEMORY|memory[80][6]~251_combout\ & (((\DATAMEMORY|memory[82][4]~497_combout\)))) # (!\DATAMEMORY|memory[80][6]~251_combout\ & ((\DATAMEMORY|memory[82][4]~497_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[82][4]~497_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[80][6]~251_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[82][4]~497_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1351_combout\);

\DATAMEMORY|memory~1352\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1352_combout\ = (\DATAMEMORY|memory[80][6]~251_combout\ & ((\DATAMEMORY|memory~1351_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1351_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[80][6]~251_combout\ & (((\DATAMEMORY|memory~1351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[80][6]~251_combout\,
	datac => \DATAMEMORY|memory~1351_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1352_combout\);

\DATAMEMORY|memory[82][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1352_combout\,
	ena => \DATAMEMORY|memory[82][0]~500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[82][4]~q\);

\DATAMEMORY|memory~1353\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1353_combout\ = (\DATAMEMORY|memory[88][7]~257_combout\ & (((\DATAMEMORY|memory[90][6]~501_combout\)))) # (!\DATAMEMORY|memory[88][7]~257_combout\ & ((\DATAMEMORY|memory[90][6]~501_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[90][6]~501_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[88][7]~257_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[90][6]~501_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1353_combout\);

\DATAMEMORY|memory~1354\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1354_combout\ = (\DATAMEMORY|memory[88][7]~257_combout\ & ((\DATAMEMORY|memory~1353_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1353_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[88][7]~257_combout\ & (((\DATAMEMORY|memory~1353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[88][7]~257_combout\,
	datac => \DATAMEMORY|memory~1353_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1354_combout\);

\DATAMEMORY|memory[90][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1354_combout\,
	ena => \DATAMEMORY|memory[90][0]~504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[90][4]~q\);

\DATAMEMORY|memory~1355\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1355_combout\ = (\DATAMEMORY|memory[72][2]~263_combout\ & (((\DATAMEMORY|memory[74][2]~505_combout\)))) # (!\DATAMEMORY|memory[72][2]~263_combout\ & ((\DATAMEMORY|memory[74][2]~505_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[74][2]~505_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[72][2]~263_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[74][2]~505_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1355_combout\);

\DATAMEMORY|memory~1356\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1356_combout\ = (\DATAMEMORY|memory[72][2]~263_combout\ & ((\DATAMEMORY|memory~1355_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1355_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[72][2]~263_combout\ & (((\DATAMEMORY|memory~1355_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[72][2]~263_combout\,
	datac => \DATAMEMORY|memory~1355_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1356_combout\);

\DATAMEMORY|memory[74][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1356_combout\,
	ena => \DATAMEMORY|memory[74][0]~508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[74][4]~q\);

\DATAMEMORY|Mux27~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~67_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[90][4]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[74][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[90][4]~q\,
	datab => \DATAMEMORY|memory[74][4]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux27~67_combout\);

\DATAMEMORY|memory~1217\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1217_combout\ = (\DATAMEMORY|memory[64][4]~194_combout\ & (((\DATAMEMORY|memory[66][5]~195_combout\)))) # (!\DATAMEMORY|memory[64][4]~194_combout\ & ((\DATAMEMORY|memory[66][5]~195_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[66][5]~195_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[64][4]~194_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[66][5]~195_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1217_combout\);

\DATAMEMORY|memory~1218\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1218_combout\ = (\DATAMEMORY|memory[64][4]~194_combout\ & ((\DATAMEMORY|memory~1217_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1217_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[64][4]~194_combout\ & (((\DATAMEMORY|memory~1217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[64][4]~194_combout\,
	datac => \DATAMEMORY|memory~1217_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1218_combout\);

\DATAMEMORY|memory[66][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1218_combout\,
	ena => \DATAMEMORY|memory[66][0]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[66][4]~q\);

\DATAMEMORY|Mux27~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~75_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[66][4]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux27~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux27~67_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[66][4]~q\,
	combout => \DATAMEMORY|Mux27~75_combout\);

\DATAMEMORY|memory~1357\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1357_combout\ = (\DATAMEMORY|memory[76][4]~269_combout\ & (((\DATAMEMORY|memory[78][6]~509_combout\)))) # (!\DATAMEMORY|memory[76][4]~269_combout\ & ((\DATAMEMORY|memory[78][6]~509_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[78][6]~509_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[76][4]~269_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[78][6]~509_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1357_combout\);

\DATAMEMORY|memory~1358\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1358_combout\ = (\DATAMEMORY|memory[76][4]~269_combout\ & ((\DATAMEMORY|memory~1357_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1357_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[76][4]~269_combout\ & (((\DATAMEMORY|memory~1357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[76][4]~269_combout\,
	datac => \DATAMEMORY|memory~1357_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1358_combout\);

\DATAMEMORY|memory[78][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1358_combout\,
	ena => \DATAMEMORY|memory[78][0]~512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[78][4]~q\);

\DATAMEMORY|memory~1359\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1359_combout\ = (\DATAMEMORY|memory[84][0]~275_combout\ & (((\DATAMEMORY|memory[86][0]~513_combout\)))) # (!\DATAMEMORY|memory[84][0]~275_combout\ & ((\DATAMEMORY|memory[86][0]~513_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[86][0]~513_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[84][0]~275_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[86][0]~513_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1359_combout\);

\DATAMEMORY|memory~1360\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1360_combout\ = (\DATAMEMORY|memory[84][0]~275_combout\ & ((\DATAMEMORY|memory~1359_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1359_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[84][0]~275_combout\ & (((\DATAMEMORY|memory~1359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[84][0]~275_combout\,
	datac => \DATAMEMORY|memory~1359_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1360_combout\);

\DATAMEMORY|memory[86][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1360_combout\,
	ena => \DATAMEMORY|memory[86][0]~516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[86][4]~q\);

\DATAMEMORY|memory~1361\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1361_combout\ = (\DATAMEMORY|memory[68][5]~280_combout\ & (((\DATAMEMORY|memory[70][1]~517_combout\)))) # (!\DATAMEMORY|memory[68][5]~280_combout\ & ((\DATAMEMORY|memory[70][1]~517_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[70][1]~517_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[68][5]~280_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[70][1]~517_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1361_combout\);

\DATAMEMORY|memory~1362\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1362_combout\ = (\DATAMEMORY|memory[68][5]~280_combout\ & ((\DATAMEMORY|memory~1361_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1361_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[68][5]~280_combout\ & (((\DATAMEMORY|memory~1361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[68][5]~280_combout\,
	datac => \DATAMEMORY|memory~1361_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1362_combout\);

\DATAMEMORY|memory[70][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1362_combout\,
	ena => \DATAMEMORY|memory[70][0]~520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[70][4]~q\);

\DATAMEMORY|Mux27~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~68_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[86][4]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[70][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[86][4]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[70][4]~q\,
	combout => \DATAMEMORY|Mux27~68_combout\);

\DATAMEMORY|memory~1363\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1363_combout\ = (\DATAMEMORY|memory[92][5]~286_combout\ & (((\DATAMEMORY|memory[94][6]~521_combout\)))) # (!\DATAMEMORY|memory[92][5]~286_combout\ & ((\DATAMEMORY|memory[94][6]~521_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[94][6]~521_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[92][5]~286_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[94][6]~521_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1363_combout\);

\DATAMEMORY|memory~1364\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1364_combout\ = (\DATAMEMORY|memory[92][5]~286_combout\ & ((\DATAMEMORY|memory~1363_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1363_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[92][5]~286_combout\ & (((\DATAMEMORY|memory~1363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[92][5]~286_combout\,
	datac => \DATAMEMORY|memory~1363_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1364_combout\);

\DATAMEMORY|memory[94][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1364_combout\,
	ena => \DATAMEMORY|memory[94][0]~524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[94][4]~q\);

\DATAMEMORY|Mux27~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~69_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux27~68_combout\ & ((\DATAMEMORY|memory[94][4]~q\))) # (!\DATAMEMORY|Mux27~68_combout\ & (\DATAMEMORY|memory[78][4]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux27~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[78][4]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux27~68_combout\,
	datad => \DATAMEMORY|memory[94][4]~q\,
	combout => \DATAMEMORY|Mux27~69_combout\);

\DATAMEMORY|Mux27~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~76_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux27~75_combout\ & ((\DATAMEMORY|Mux27~69_combout\))) # (!\DATAMEMORY|Mux27~75_combout\ & (\DATAMEMORY|memory[82][4]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux27~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[82][4]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux27~75_combout\,
	datad => \DATAMEMORY|Mux27~69_combout\,
	combout => \DATAMEMORY|Mux27~76_combout\);

\DATAMEMORY|memory~1313\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1313_combout\ = (\DATAMEMORY|memory[24][5]~298_combout\ & (((\DATAMEMORY|memory[26][7]~529_combout\)))) # (!\DATAMEMORY|memory[24][5]~298_combout\ & ((\DATAMEMORY|memory[26][7]~529_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[26][7]~529_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[24][5]~298_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[26][7]~529_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1313_combout\);

\DATAMEMORY|memory~1314\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1314_combout\ = (\DATAMEMORY|memory[24][5]~298_combout\ & ((\DATAMEMORY|memory~1313_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1313_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[24][5]~298_combout\ & (((\DATAMEMORY|memory~1313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[24][5]~298_combout\,
	datac => \DATAMEMORY|memory~1313_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1314_combout\);

\DATAMEMORY|memory[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1314_combout\,
	ena => \DATAMEMORY|memory[26][0]~532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[26][4]~q\);

\DATAMEMORY|memory~1315\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1315_combout\ = (\DATAMEMORY|memory[8][4]~304_combout\ & (((\DATAMEMORY|memory[10][4]~533_combout\)))) # (!\DATAMEMORY|memory[8][4]~304_combout\ & ((\DATAMEMORY|memory[10][4]~533_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[10][4]~533_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[8][4]~304_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[10][4]~533_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1315_combout\);

\DATAMEMORY|memory~1316\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1316_combout\ = (\DATAMEMORY|memory[8][4]~304_combout\ & ((\DATAMEMORY|memory~1315_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1315_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[8][4]~304_combout\ & (((\DATAMEMORY|memory~1315_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[8][4]~304_combout\,
	datac => \DATAMEMORY|memory~1315_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1316_combout\);

\DATAMEMORY|memory[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1316_combout\,
	ena => \DATAMEMORY|memory[10][0]~536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[10][4]~q\);

\DATAMEMORY|Mux27~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~54_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[26][4]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[10][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[26][4]~q\,
	datab => \DATAMEMORY|memory[10][4]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux27~54_combout\);

\DATAMEMORY|memory~1303\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1303_combout\ = (\DATAMEMORY|memory[16][4]~339_combout\ & (((\DATAMEMORY|memory[18][4]~537_combout\)))) # (!\DATAMEMORY|memory[16][4]~339_combout\ & ((\DATAMEMORY|memory[18][4]~537_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[18][4]~537_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[16][4]~339_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[18][4]~537_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1303_combout\);

\DATAMEMORY|memory~1304\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1304_combout\ = (\DATAMEMORY|memory[16][4]~339_combout\ & ((\DATAMEMORY|memory~1303_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1303_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[16][4]~339_combout\ & (((\DATAMEMORY|memory~1303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[16][4]~339_combout\,
	datac => \DATAMEMORY|memory~1303_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1304_combout\);

\DATAMEMORY|memory[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1304_combout\,
	ena => \DATAMEMORY|memory[18][0]~540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[18][4]~q\);

\DATAMEMORY|memory~1367\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1367_combout\ = (\DATAMEMORY|memory[0][1]~136_combout\ & (((\DATAMEMORY|memory[2][6]~137_combout\)))) # (!\DATAMEMORY|memory[0][1]~136_combout\ & ((\DATAMEMORY|memory[2][6]~137_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[2][6]~137_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[0][1]~136_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[2][6]~137_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1367_combout\);

\DATAMEMORY|memory~1368\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1368_combout\ = (\DATAMEMORY|memory[0][1]~136_combout\ & ((\DATAMEMORY|memory~1367_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1367_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[0][1]~136_combout\ & (((\DATAMEMORY|memory~1367_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[0][1]~136_combout\,
	datac => \DATAMEMORY|memory~1367_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1368_combout\);

\DATAMEMORY|memory[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1368_combout\,
	ena => \DATAMEMORY|memory[2][0]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[2][4]~q\);

\DATAMEMORY|Mux27~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~77_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[18][4]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[2][4]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & 
-- (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[18][4]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[2][4]~q\,
	combout => \DATAMEMORY|Mux27~77_combout\);

\DATAMEMORY|memory~1305\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1305_combout\ = (\DATAMEMORY|memory[12][4]~310_combout\ & (((\DATAMEMORY|memory[14][4]~541_combout\)))) # (!\DATAMEMORY|memory[12][4]~310_combout\ & ((\DATAMEMORY|memory[14][4]~541_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[14][4]~541_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[12][4]~310_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[14][4]~541_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1305_combout\);

\DATAMEMORY|memory~1306\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1306_combout\ = (\DATAMEMORY|memory[12][4]~310_combout\ & ((\DATAMEMORY|memory~1305_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1305_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[12][4]~310_combout\ & (((\DATAMEMORY|memory~1305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[12][4]~310_combout\,
	datac => \DATAMEMORY|memory~1305_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1306_combout\);

\DATAMEMORY|memory[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1306_combout\,
	ena => \DATAMEMORY|memory[14][0]~544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[14][4]~q\);

\DATAMEMORY|memory~1307\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1307_combout\ = (\DATAMEMORY|memory[20][4]~316_combout\ & (((\DATAMEMORY|memory[22][2]~545_combout\)))) # (!\DATAMEMORY|memory[20][4]~316_combout\ & ((\DATAMEMORY|memory[22][2]~545_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[22][2]~545_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[20][4]~316_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[22][2]~545_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1307_combout\);

\DATAMEMORY|memory~1308\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1308_combout\ = (\DATAMEMORY|memory[20][4]~316_combout\ & ((\DATAMEMORY|memory~1307_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1307_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[20][4]~316_combout\ & (((\DATAMEMORY|memory~1307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[20][4]~316_combout\,
	datac => \DATAMEMORY|memory~1307_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1308_combout\);

\DATAMEMORY|memory[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1308_combout\,
	ena => \DATAMEMORY|memory[22][0]~548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[22][4]~q\);

\DATAMEMORY|memory~1309\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1309_combout\ = (\DATAMEMORY|memory[4][6]~321_combout\ & (((\DATAMEMORY|memory[6][6]~549_combout\)))) # (!\DATAMEMORY|memory[4][6]~321_combout\ & ((\DATAMEMORY|memory[6][6]~549_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[6][6]~549_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[4][6]~321_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[6][6]~549_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1309_combout\);

\DATAMEMORY|memory~1310\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1310_combout\ = (\DATAMEMORY|memory[4][6]~321_combout\ & ((\DATAMEMORY|memory~1309_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1309_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[4][6]~321_combout\ & (((\DATAMEMORY|memory~1309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[4][6]~321_combout\,
	datac => \DATAMEMORY|memory~1309_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1310_combout\);

\DATAMEMORY|memory[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1310_combout\,
	ena => \DATAMEMORY|memory[6][0]~552_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[6][4]~q\);

\DATAMEMORY|Mux27~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~52_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[22][4]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[6][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[22][4]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[6][4]~q\,
	combout => \DATAMEMORY|Mux27~52_combout\);

\DATAMEMORY|memory~1311\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1311_combout\ = (\DATAMEMORY|memory[28][5]~327_combout\ & (((\DATAMEMORY|memory[30][2]~553_combout\)))) # (!\DATAMEMORY|memory[28][5]~327_combout\ & ((\DATAMEMORY|memory[30][2]~553_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[30][2]~553_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[28][5]~327_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[30][2]~553_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1311_combout\);

\DATAMEMORY|memory~1312\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1312_combout\ = (\DATAMEMORY|memory[28][5]~327_combout\ & ((\DATAMEMORY|memory~1311_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1311_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[28][5]~327_combout\ & (((\DATAMEMORY|memory~1311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[28][5]~327_combout\,
	datac => \DATAMEMORY|memory~1311_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1312_combout\);

\DATAMEMORY|memory[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1312_combout\,
	ena => \DATAMEMORY|memory[30][0]~556_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[30][4]~q\);

\DATAMEMORY|Mux27~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~53_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux27~52_combout\ & ((\DATAMEMORY|memory[30][4]~q\))) # (!\DATAMEMORY|Mux27~52_combout\ & (\DATAMEMORY|memory[14][4]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux27~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[14][4]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux27~52_combout\,
	datad => \DATAMEMORY|memory[30][4]~q\,
	combout => \DATAMEMORY|Mux27~53_combout\);

\DATAMEMORY|Mux27~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~78_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux27~77_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux27~77_combout\ & ((\DATAMEMORY|Mux27~53_combout\))) # 
-- (!\DATAMEMORY|Mux27~77_combout\ & (\DATAMEMORY|Mux27~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux27~54_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux27~77_combout\,
	datad => \DATAMEMORY|Mux27~53_combout\,
	combout => \DATAMEMORY|Mux27~78_combout\);

\DATAMEMORY|Mux27~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~79_combout\ = (\REXMEM|output_result\(6) & (\DATAMEMORY|Mux27~76_combout\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux27~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux27~76_combout\,
	datab => \DATAMEMORY|Mux27~78_combout\,
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|Mux27~79_combout\);

\DATAMEMORY|Mux27~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~33_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux27~30_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux27~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux27~30_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux27~32_combout\,
	combout => \DATAMEMORY|Mux27~33_combout\);

\DATAMEMORY|Mux27~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~34_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux27~33_combout\ & ((\DATAMEMORY|memory[96][4]~q\))) # (!\DATAMEMORY|Mux27~33_combout\ & (\DATAMEMORY|memory[80][4]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux27~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[80][4]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux27~33_combout\,
	datad => \DATAMEMORY|memory[96][4]~q\,
	combout => \DATAMEMORY|Mux27~34_combout\);

\DATAMEMORY|Mux27~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~38_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|memory[32][4]~q\ & ((\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|memory[16][4]~q\) # (!\DATAMEMORY|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[32][4]~q\,
	datac => \DATAMEMORY|memory[16][4]~q\,
	datad => \DATAMEMORY|Mux26~1_combout\,
	combout => \DATAMEMORY|Mux27~38_combout\);

\DATAMEMORY|Mux27~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~39_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux27~38_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux27~38_combout\ & ((\DATAMEMORY|Mux27~37_combout\))) # (!\DATAMEMORY|Mux27~38_combout\ & 
-- (\DATAMEMORY|Mux27~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux27~35_combout\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux27~37_combout\,
	datad => \DATAMEMORY|Mux27~38_combout\,
	combout => \DATAMEMORY|Mux27~39_combout\);

\DATAMEMORY|Mux27~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~40_combout\ = (\REXMEM|output_result\(6) & (\DATAMEMORY|Mux27~34_combout\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux27~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux27~34_combout\,
	datab => \DATAMEMORY|Mux27~39_combout\,
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|Mux27~40_combout\);

\RMEMWB|output_rdData[20]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \RMEMWB|output_rdData[20]~12_combout\ = (\REXMEM|output_result\(1) & ((\DATAMEMORY|Mux27~40_combout\))) # (!\REXMEM|output_result\(1) & (\DATAMEMORY|Mux27~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux27~79_combout\,
	datab => \DATAMEMORY|Mux27~40_combout\,
	datad => \REXMEM|output_result\(1),
	combout => \RMEMWB|output_rdData[20]~12_combout\);

\DATAMEMORY|Mux27~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~26_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux27~23_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux27~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux27~23_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux27~25_combout\,
	combout => \DATAMEMORY|Mux27~26_combout\);

\DATAMEMORY|Mux27~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~27_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux27~26_combout\ & ((\DATAMEMORY|memory[64][4]~q\))) # (!\DATAMEMORY|Mux27~26_combout\ & (\DATAMEMORY|memory[48][4]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux27~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[48][4]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux27~26_combout\,
	datad => \DATAMEMORY|memory[64][4]~q\,
	combout => \DATAMEMORY|Mux27~27_combout\);

\DATAMEMORY|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux19~0_combout\ = (\RMEMWB|output_rdData[11]~24_combout\ & (((\RMEMWB|output_rdData[0]~25_combout\)))) # (!\RMEMWB|output_rdData[11]~24_combout\ & ((\RMEMWB|output_rdData[0]~25_combout\ & (\DATAMEMORY|memory[100][4]~q\)) # 
-- (!\RMEMWB|output_rdData[0]~25_combout\ & ((\DATAMEMORY|Mux27~81_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[11]~24_combout\,
	datab => \DATAMEMORY|memory[100][4]~q\,
	datac => \RMEMWB|output_rdData[0]~25_combout\,
	datad => \DATAMEMORY|Mux27~81_combout\,
	combout => \DATAMEMORY|Mux19~0_combout\);

\DATAMEMORY|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux19~1_combout\ = (\RMEMWB|output_rdData[11]~24_combout\ & ((\DATAMEMORY|Mux19~0_combout\ & ((\DATAMEMORY|memory[0][4]~q\))) # (!\DATAMEMORY|Mux19~0_combout\ & (\DATAMEMORY|Mux27~27_combout\)))) # (!\RMEMWB|output_rdData[11]~24_combout\ & 
-- (((\DATAMEMORY|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux27~27_combout\,
	datab => \RMEMWB|output_rdData[11]~24_combout\,
	datac => \DATAMEMORY|Mux19~0_combout\,
	datad => \DATAMEMORY|memory[0][4]~q\,
	combout => \DATAMEMORY|Mux19~1_combout\);

\DATAMEMORY|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux11~2_combout\ = (\RMEMWB|output_rdData[20]~27_combout\ & (((\RMEMWB|output_rdData[0]~17_combout\)))) # (!\RMEMWB|output_rdData[20]~27_combout\ & ((\RMEMWB|output_rdData[0]~17_combout\ & (\DATAMEMORY|Mux19~1_combout\)) # 
-- (!\RMEMWB|output_rdData[0]~17_combout\ & ((\DATAMEMORY|Mux27~89_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[20]~27_combout\,
	datab => \DATAMEMORY|Mux19~1_combout\,
	datac => \RMEMWB|output_rdData[0]~17_combout\,
	datad => \DATAMEMORY|Mux27~89_combout\,
	combout => \DATAMEMORY|Mux11~2_combout\);

\DATAMEMORY|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux11~3_combout\ = (\RMEMWB|output_rdData[20]~27_combout\ & ((\DATAMEMORY|Mux11~2_combout\ & ((\DATAMEMORY|memory[98][4]~q\))) # (!\DATAMEMORY|Mux11~2_combout\ & (\DATAMEMORY|Mux11~1_combout\)))) # (!\RMEMWB|output_rdData[20]~27_combout\ & 
-- (((\DATAMEMORY|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux11~1_combout\,
	datab => \RMEMWB|output_rdData[20]~27_combout\,
	datac => \DATAMEMORY|Mux11~2_combout\,
	datad => \DATAMEMORY|memory[98][4]~q\,
	combout => \DATAMEMORY|Mux11~3_combout\);

\RMEMWB|output_rdData[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RMEMWB|output_rdData[20]~12_combout\,
	asdata => \DATAMEMORY|Mux11~3_combout\,
	sload => \RMEMWB|output_rdData[11]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_rdData\(20));

\MUXALU|Saida[20]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXALU|Saida[20]~15_combout\ = (\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(6))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_imed\(6),
	datab => \RIDEX|output_read2\(20),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \MUXALU|Saida[20]~15_combout\);

\ALU|Add0~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~121_combout\ = (\ALU|Add0~26_combout\ & ((\MUXALU|Saida[20]~15_combout\) # ((\RIDEX|output_read1\(20))))) # (!\ALU|Add0~26_combout\ & (\MUXALU|Saida[20]~15_combout\ & (\RIDEX|output_read1\(20) & \ALU|Add0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~26_combout\,
	datab => \MUXALU|Saida[20]~15_combout\,
	datac => \RIDEX|output_read1\(20),
	datad => \ALU|Add0~27_combout\,
	combout => \ALU|Add0~121_combout\);

\ALU|Add0~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~125_combout\ = (\ALU|Mux28~1_combout\ & ((\ALU|Add0~121_combout\) # ((\ALU|Add0~29_combout\ & \ALU|Add0~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux28~1_combout\,
	datab => \ALU|Add0~121_combout\,
	datac => \ALU|Add0~29_combout\,
	datad => \ALU|Add0~123_combout\,
	combout => \ALU|Add0~125_combout\);

\REXMEM|output_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ALU|Add0~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_result\(20));

\RMEMWB|output_addr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_result\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_addr\(20));

\MUXWB|Saida[20]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXWB|Saida[20]~20_combout\ = (\RMEMWB|output_WB\(0) & (\RMEMWB|output_rdData\(20))) # (!\RMEMWB|output_WB\(0) & ((\RMEMWB|output_addr\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData\(20),
	datab => \RMEMWB|output_addr\(20),
	datad => \RMEMWB|output_WB\(0),
	combout => \MUXWB|Saida[20]~20_combout\);

\regBd|reg9|reg|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[20]~20_combout\,
	ena => \regBd|Rin1[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg9|reg|Q\(20));

\regBd|reg23|reg|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[20]~20_combout\,
	ena => \regBd|Rin1[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg23|reg|Q\(20));

\regBd|readData2[20]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[20]~100_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg23|reg|Q\(20))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg1|reg|Q\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg23|reg|Q\(20),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg1|reg|Q\(20),
	combout => \regBd|readData2[20]~100_combout\);

\regBd|readData2[20]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[20]~101_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[20]~100_combout\ & ((\regBd|reg31|reg|Q\(20)))) # (!\regBd|readData2[20]~100_combout\ & (\regBd|reg9|reg|Q\(20))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[20]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg9|reg|Q\(20),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[20]~100_combout\,
	datad => \regBd|reg31|reg|Q\(20),
	combout => \regBd|readData2[20]~101_combout\);

\regBd|reg8|reg|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[20]~20_combout\,
	ena => \regBd|Rin1[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg8|reg|Q\(20));

\regBd|reg22|reg|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[20]~20_combout\,
	ena => \regBd|Rin1[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg22|reg|Q\(20));

\regBd|readData2[20]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[20]~102_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg22|reg|Q\(20))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg22|reg|Q\(20),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(20),
	combout => \regBd|readData2[20]~102_combout\);

\regBd|readData2[20]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[20]~103_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[20]~102_combout\ & ((\regBd|reg30|reg|Q\(20)))) # (!\regBd|readData2[20]~102_combout\ & (\regBd|reg8|reg|Q\(20))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[20]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg8|reg|Q\(20),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[20]~102_combout\,
	datad => \regBd|reg30|reg|Q\(20),
	combout => \regBd|readData2[20]~103_combout\);

\regBd|readData2[20]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[20]~104_combout\ = (\RIFIF|out_instr\(15) & (\regBd|readData2[20]~101_combout\)) # (!\RIFIF|out_instr\(15) & ((\regBd|readData2[20]~103_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|readData2[20]~101_combout\,
	datab => \regBd|readData2[20]~103_combout\,
	datad => \RIFIF|out_instr\(15),
	combout => \regBd|readData2[20]~104_combout\);

\RIDEX|output_read2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData2[20]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read2\(20));

\REXMEM|output_wrData[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_read2\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_wrData\(20));

\DATAMEMORY|memory~1319\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1319_combout\ = (\DATAMEMORY|memory[3][3]~342_combout\ & (((\DATAMEMORY|memory[83][0]~343_combout\)))) # (!\DATAMEMORY|memory[3][3]~342_combout\ & ((\DATAMEMORY|memory[83][0]~343_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[83][0]~343_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~342_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[83][0]~343_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1319_combout\);

\DATAMEMORY|memory~1320\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1320_combout\ = (\DATAMEMORY|memory[3][3]~342_combout\ & ((\DATAMEMORY|memory~1319_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1319_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~342_combout\ & (((\DATAMEMORY|memory~1319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~342_combout\,
	datac => \DATAMEMORY|memory~1319_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1320_combout\);

\DATAMEMORY|memory[83][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1320_combout\,
	ena => \DATAMEMORY|memory[83][0]~346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[83][4]~q\);

\DATAMEMORY|memory~1321\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1321_combout\ = (\DATAMEMORY|memory[3][3]~348_combout\ & (((\DATAMEMORY|memory[23][0]~349_combout\)))) # (!\DATAMEMORY|memory[3][3]~348_combout\ & ((\DATAMEMORY|memory[23][0]~349_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[23][0]~349_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~348_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[23][0]~349_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1321_combout\);

\DATAMEMORY|memory~1322\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1322_combout\ = (\DATAMEMORY|memory[3][3]~348_combout\ & ((\DATAMEMORY|memory~1321_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1321_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~348_combout\ & (((\DATAMEMORY|memory~1321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~348_combout\,
	datac => \DATAMEMORY|memory~1321_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1322_combout\);

\DATAMEMORY|memory[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1322_combout\,
	ena => \DATAMEMORY|memory[23][0]~353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[23][4]~q\);

\DATAMEMORY|memory~1323\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1323_combout\ = (\DATAMEMORY|memory[3][3]~354_combout\ & (((\DATAMEMORY|memory[19][2]~355_combout\)))) # (!\DATAMEMORY|memory[3][3]~354_combout\ & ((\DATAMEMORY|memory[19][2]~355_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[19][2]~355_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~354_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[19][2]~355_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1323_combout\);

\DATAMEMORY|memory~1324\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1324_combout\ = (\DATAMEMORY|memory[3][3]~354_combout\ & ((\DATAMEMORY|memory~1323_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1323_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~354_combout\ & (((\DATAMEMORY|memory~1323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~354_combout\,
	datac => \DATAMEMORY|memory~1323_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1324_combout\);

\DATAMEMORY|memory[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1324_combout\,
	ena => \DATAMEMORY|memory[19][0]~358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[19][4]~q\);

\DATAMEMORY|Mux27~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~57_combout\ = (\REXMEM|output_result\(6) & (((\REXMEM|output_result\(2))))) # (!\REXMEM|output_result\(6) & ((\REXMEM|output_result\(2) & (\DATAMEMORY|memory[23][4]~q\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|memory[19][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[23][4]~q\,
	datac => \REXMEM|output_result\(2),
	datad => \DATAMEMORY|memory[19][4]~q\,
	combout => \DATAMEMORY|Mux27~57_combout\);

\DATAMEMORY|memory~1325\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1325_combout\ = (\DATAMEMORY|memory[3][3]~359_combout\ & (((\DATAMEMORY|memory[87][7]~360_combout\)))) # (!\DATAMEMORY|memory[3][3]~359_combout\ & ((\DATAMEMORY|memory[87][7]~360_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[87][7]~360_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~359_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[87][7]~360_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1325_combout\);

\DATAMEMORY|memory~1326\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1326_combout\ = (\DATAMEMORY|memory[3][3]~359_combout\ & ((\DATAMEMORY|memory~1325_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1325_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~359_combout\ & (((\DATAMEMORY|memory~1325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~359_combout\,
	datac => \DATAMEMORY|memory~1325_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1326_combout\);

\DATAMEMORY|memory[87][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1326_combout\,
	ena => \DATAMEMORY|memory[87][0]~364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[87][4]~q\);

\DATAMEMORY|Mux27~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~58_combout\ = (\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux27~57_combout\ & ((\DATAMEMORY|memory[87][4]~q\))) # (!\DATAMEMORY|Mux27~57_combout\ & (\DATAMEMORY|memory[83][4]~q\)))) # (!\REXMEM|output_result\(6) & 
-- (((\DATAMEMORY|Mux27~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[83][4]~q\,
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|Mux27~57_combout\,
	datad => \DATAMEMORY|memory[87][4]~q\,
	combout => \DATAMEMORY|Mux27~58_combout\);

\DATAMEMORY|memory~1327\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1327_combout\ = (\DATAMEMORY|memory[3][3]~366_combout\ & (((\DATAMEMORY|memory[75][6]~367_combout\)))) # (!\DATAMEMORY|memory[3][3]~366_combout\ & ((\DATAMEMORY|memory[75][6]~367_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[75][6]~367_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~366_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[75][6]~367_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1327_combout\);

\DATAMEMORY|memory~1328\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1328_combout\ = (\DATAMEMORY|memory[3][3]~366_combout\ & ((\DATAMEMORY|memory~1327_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1327_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~366_combout\ & (((\DATAMEMORY|memory~1327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~366_combout\,
	datac => \DATAMEMORY|memory~1327_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1328_combout\);

\DATAMEMORY|memory[75][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1328_combout\,
	ena => \DATAMEMORY|memory[75][0]~370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[75][4]~q\);

\DATAMEMORY|memory~1329\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1329_combout\ = (\DATAMEMORY|memory[3][3]~372_combout\ & (((\DATAMEMORY|memory[15][4]~373_combout\)))) # (!\DATAMEMORY|memory[3][3]~372_combout\ & ((\DATAMEMORY|memory[15][4]~373_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[15][4]~373_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~372_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[15][4]~373_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1329_combout\);

\DATAMEMORY|memory~1330\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1330_combout\ = (\DATAMEMORY|memory[3][3]~372_combout\ & ((\DATAMEMORY|memory~1329_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1329_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~372_combout\ & (((\DATAMEMORY|memory~1329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~372_combout\,
	datac => \DATAMEMORY|memory~1329_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1330_combout\);

\DATAMEMORY|memory[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1330_combout\,
	ena => \DATAMEMORY|memory[15][0]~377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[15][4]~q\);

\DATAMEMORY|memory~1331\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1331_combout\ = (\DATAMEMORY|memory[3][3]~378_combout\ & (((\DATAMEMORY|memory[11][4]~379_combout\)))) # (!\DATAMEMORY|memory[3][3]~378_combout\ & ((\DATAMEMORY|memory[11][4]~379_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[11][4]~379_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~378_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[11][4]~379_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1331_combout\);

\DATAMEMORY|memory~1332\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1332_combout\ = (\DATAMEMORY|memory[3][3]~378_combout\ & ((\DATAMEMORY|memory~1331_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1331_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~378_combout\ & (((\DATAMEMORY|memory~1331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~378_combout\,
	datac => \DATAMEMORY|memory~1331_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1332_combout\);

\DATAMEMORY|memory[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1332_combout\,
	ena => \DATAMEMORY|memory[11][0]~382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[11][4]~q\);

\DATAMEMORY|Mux27~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~59_combout\ = (\REXMEM|output_result\(6) & (((\REXMEM|output_result\(2))))) # (!\REXMEM|output_result\(6) & ((\REXMEM|output_result\(2) & (\DATAMEMORY|memory[15][4]~q\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|memory[11][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[15][4]~q\,
	datac => \REXMEM|output_result\(2),
	datad => \DATAMEMORY|memory[11][4]~q\,
	combout => \DATAMEMORY|Mux27~59_combout\);

\DATAMEMORY|memory~1333\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1333_combout\ = (\DATAMEMORY|memory[3][3]~383_combout\ & (((\DATAMEMORY|memory[79][4]~384_combout\)))) # (!\DATAMEMORY|memory[3][3]~383_combout\ & ((\DATAMEMORY|memory[79][4]~384_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[79][4]~384_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~383_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[79][4]~384_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1333_combout\);

\DATAMEMORY|memory~1334\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1334_combout\ = (\DATAMEMORY|memory[3][3]~383_combout\ & ((\DATAMEMORY|memory~1333_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1333_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~383_combout\ & (((\DATAMEMORY|memory~1333_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~383_combout\,
	datac => \DATAMEMORY|memory~1333_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1334_combout\);

\DATAMEMORY|memory[79][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1334_combout\,
	ena => \DATAMEMORY|memory[79][0]~388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[79][4]~q\);

\DATAMEMORY|Mux27~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~60_combout\ = (\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux27~59_combout\ & ((\DATAMEMORY|memory[79][4]~q\))) # (!\DATAMEMORY|Mux27~59_combout\ & (\DATAMEMORY|memory[75][4]~q\)))) # (!\REXMEM|output_result\(6) & 
-- (((\DATAMEMORY|Mux27~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[75][4]~q\,
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|Mux27~59_combout\,
	datad => \DATAMEMORY|memory[79][4]~q\,
	combout => \DATAMEMORY|Mux27~60_combout\);

\DATAMEMORY|memory~1335\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1335_combout\ = (\DATAMEMORY|memory[3][3]~86_combout\ & (((\DATAMEMORY|memory[67][5]~389_combout\)))) # (!\DATAMEMORY|memory[3][3]~86_combout\ & ((\DATAMEMORY|memory[67][5]~389_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[67][5]~389_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~86_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[67][5]~389_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1335_combout\);

\DATAMEMORY|memory~1336\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1336_combout\ = (\DATAMEMORY|memory[3][3]~86_combout\ & ((\DATAMEMORY|memory~1335_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1335_combout\ & (\REXMEM|output_wrData\(12))))) # (!\DATAMEMORY|memory[3][3]~86_combout\ 
-- & (((\DATAMEMORY|memory~1335_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~86_combout\,
	datac => \DATAMEMORY|memory~1335_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1336_combout\);

\DATAMEMORY|memory[67][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1336_combout\,
	ena => \DATAMEMORY|memory[67][0]~392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[67][4]~q\);

\DATAMEMORY|memory~1337\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1337_combout\ = (\DATAMEMORY|memory[3][3]~393_combout\ & (((\DATAMEMORY|memory[7][7]~394_combout\)))) # (!\DATAMEMORY|memory[3][3]~393_combout\ & ((\DATAMEMORY|memory[7][7]~394_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[7][7]~394_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~393_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[7][7]~394_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1337_combout\);

\DATAMEMORY|memory~1338\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1338_combout\ = (\DATAMEMORY|memory[3][3]~393_combout\ & ((\DATAMEMORY|memory~1337_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1337_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~393_combout\ & (((\DATAMEMORY|memory~1337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~393_combout\,
	datac => \DATAMEMORY|memory~1337_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1338_combout\);

\DATAMEMORY|memory[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1338_combout\,
	ena => \DATAMEMORY|memory[7][0]~398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[7][4]~q\);

\DATAMEMORY|memory~1339\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1339_combout\ = (\DATAMEMORY|memory[3][3]~132_combout\ & (((\DATAMEMORY|memory[3][3]~399_combout\)))) # (!\DATAMEMORY|memory[3][3]~132_combout\ & ((\DATAMEMORY|memory[3][3]~399_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[3][3]~399_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~132_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[3][3]~399_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1339_combout\);

\DATAMEMORY|memory~1340\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1340_combout\ = (\DATAMEMORY|memory[3][3]~132_combout\ & ((\DATAMEMORY|memory~1339_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1339_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~132_combout\ & (((\DATAMEMORY|memory~1339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~132_combout\,
	datac => \DATAMEMORY|memory~1339_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1340_combout\);

\DATAMEMORY|memory[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1340_combout\,
	ena => \DATAMEMORY|memory[3][0]~402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[3][4]~q\);

\DATAMEMORY|Mux27~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~61_combout\ = (\REXMEM|output_result\(6) & (((\REXMEM|output_result\(2))))) # (!\REXMEM|output_result\(6) & ((\REXMEM|output_result\(2) & (\DATAMEMORY|memory[7][4]~q\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|memory[3][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[7][4]~q\,
	datac => \REXMEM|output_result\(2),
	datad => \DATAMEMORY|memory[3][4]~q\,
	combout => \DATAMEMORY|Mux27~61_combout\);

\DATAMEMORY|memory~1341\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1341_combout\ = (\DATAMEMORY|memory[3][3]~403_combout\ & (((\DATAMEMORY|memory[71][4]~404_combout\)))) # (!\DATAMEMORY|memory[3][3]~403_combout\ & ((\DATAMEMORY|memory[71][4]~404_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[71][4]~404_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~403_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[71][4]~404_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1341_combout\);

\DATAMEMORY|memory~1342\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1342_combout\ = (\DATAMEMORY|memory[3][3]~403_combout\ & ((\DATAMEMORY|memory~1341_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1341_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~403_combout\ & (((\DATAMEMORY|memory~1341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~403_combout\,
	datac => \DATAMEMORY|memory~1341_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1342_combout\);

\DATAMEMORY|memory[71][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1342_combout\,
	ena => \DATAMEMORY|memory[71][0]~408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[71][4]~q\);

\DATAMEMORY|Mux27~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~62_combout\ = (\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux27~61_combout\ & ((\DATAMEMORY|memory[71][4]~q\))) # (!\DATAMEMORY|Mux27~61_combout\ & (\DATAMEMORY|memory[67][4]~q\)))) # (!\REXMEM|output_result\(6) & 
-- (((\DATAMEMORY|Mux27~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[67][4]~q\,
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|Mux27~61_combout\,
	datad => \DATAMEMORY|memory[71][4]~q\,
	combout => \DATAMEMORY|Mux27~62_combout\);

\DATAMEMORY|Mux27~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~63_combout\ = (\REXMEM|output_result\(4) & (((\REXMEM|output_result\(3))))) # (!\REXMEM|output_result\(4) & ((\REXMEM|output_result\(3) & (\DATAMEMORY|Mux27~60_combout\)) # (!\REXMEM|output_result\(3) & 
-- ((\DATAMEMORY|Mux27~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \DATAMEMORY|Mux27~60_combout\,
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Mux27~62_combout\,
	combout => \DATAMEMORY|Mux27~63_combout\);

\DATAMEMORY|memory~1343\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1343_combout\ = (\DATAMEMORY|memory[3][3]~410_combout\ & (((\DATAMEMORY|memory[91][5]~411_combout\)))) # (!\DATAMEMORY|memory[3][3]~410_combout\ & ((\DATAMEMORY|memory[91][5]~411_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[91][5]~411_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~410_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[91][5]~411_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1343_combout\);

\DATAMEMORY|memory~1344\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1344_combout\ = (\DATAMEMORY|memory[3][3]~410_combout\ & ((\DATAMEMORY|memory~1343_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1343_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~410_combout\ & (((\DATAMEMORY|memory~1343_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~410_combout\,
	datac => \DATAMEMORY|memory~1343_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1344_combout\);

\DATAMEMORY|memory[91][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1344_combout\,
	ena => \DATAMEMORY|memory[91][0]~414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[91][4]~q\);

\DATAMEMORY|memory~1345\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1345_combout\ = (\DATAMEMORY|memory[3][3]~416_combout\ & (((\DATAMEMORY|memory[31][5]~417_combout\)))) # (!\DATAMEMORY|memory[3][3]~416_combout\ & ((\DATAMEMORY|memory[31][5]~417_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[31][5]~417_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~416_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[31][5]~417_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1345_combout\);

\DATAMEMORY|memory~1346\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1346_combout\ = (\DATAMEMORY|memory[3][3]~416_combout\ & ((\DATAMEMORY|memory~1345_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1345_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~416_combout\ & (((\DATAMEMORY|memory~1345_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~416_combout\,
	datac => \DATAMEMORY|memory~1345_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1346_combout\);

\DATAMEMORY|memory[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1346_combout\,
	ena => \DATAMEMORY|memory[31][0]~421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[31][4]~q\);

\DATAMEMORY|memory~1347\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1347_combout\ = (\DATAMEMORY|memory[3][3]~422_combout\ & (((\DATAMEMORY|memory[27][2]~423_combout\)))) # (!\DATAMEMORY|memory[3][3]~422_combout\ & ((\DATAMEMORY|memory[27][2]~423_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[27][2]~423_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~422_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[27][2]~423_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1347_combout\);

\DATAMEMORY|memory~1348\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1348_combout\ = (\DATAMEMORY|memory[3][3]~422_combout\ & ((\DATAMEMORY|memory~1347_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1347_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~422_combout\ & (((\DATAMEMORY|memory~1347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~422_combout\,
	datac => \DATAMEMORY|memory~1347_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1348_combout\);

\DATAMEMORY|memory[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1348_combout\,
	ena => \DATAMEMORY|memory[27][0]~426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[27][4]~q\);

\DATAMEMORY|Mux27~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~64_combout\ = (\REXMEM|output_result\(6) & (((\REXMEM|output_result\(2))))) # (!\REXMEM|output_result\(6) & ((\REXMEM|output_result\(2) & (\DATAMEMORY|memory[31][4]~q\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|memory[27][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[31][4]~q\,
	datac => \REXMEM|output_result\(2),
	datad => \DATAMEMORY|memory[27][4]~q\,
	combout => \DATAMEMORY|Mux27~64_combout\);

\DATAMEMORY|memory~1349\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1349_combout\ = (\DATAMEMORY|memory[3][3]~427_combout\ & (((\DATAMEMORY|memory[95][4]~428_combout\)))) # (!\DATAMEMORY|memory[3][3]~427_combout\ & ((\DATAMEMORY|memory[95][4]~428_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[95][4]~428_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~427_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[95][4]~428_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1349_combout\);

\DATAMEMORY|memory~1350\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1350_combout\ = (\DATAMEMORY|memory[3][3]~427_combout\ & ((\DATAMEMORY|memory~1349_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1349_combout\ & (\REXMEM|output_wrData\(12))))) # 
-- (!\DATAMEMORY|memory[3][3]~427_combout\ & (((\DATAMEMORY|memory~1349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~427_combout\,
	datac => \DATAMEMORY|memory~1349_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1350_combout\);

\DATAMEMORY|memory[95][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1350_combout\,
	ena => \DATAMEMORY|memory[95][0]~432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[95][4]~q\);

\DATAMEMORY|Mux27~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~65_combout\ = (\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux27~64_combout\ & ((\DATAMEMORY|memory[95][4]~q\))) # (!\DATAMEMORY|Mux27~64_combout\ & (\DATAMEMORY|memory[91][4]~q\)))) # (!\REXMEM|output_result\(6) & 
-- (((\DATAMEMORY|Mux27~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[91][4]~q\,
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|Mux27~64_combout\,
	datad => \DATAMEMORY|memory[95][4]~q\,
	combout => \DATAMEMORY|Mux27~65_combout\);

\DATAMEMORY|Mux27~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~66_combout\ = (\REXMEM|output_result\(4) & ((\DATAMEMORY|Mux27~63_combout\ & ((\DATAMEMORY|Mux27~65_combout\))) # (!\DATAMEMORY|Mux27~63_combout\ & (\DATAMEMORY|Mux27~58_combout\)))) # (!\REXMEM|output_result\(4) & 
-- (((\DATAMEMORY|Mux27~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux27~58_combout\,
	datab => \REXMEM|output_result\(4),
	datac => \DATAMEMORY|Mux27~63_combout\,
	datad => \DATAMEMORY|Mux27~65_combout\,
	combout => \DATAMEMORY|Mux27~66_combout\);

\DATAMEMORY|Mux27~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~44_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux27~41_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux27~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux27~41_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux27~43_combout\,
	combout => \DATAMEMORY|Mux27~44_combout\);

\DATAMEMORY|Mux27~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~45_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux27~44_combout\ & ((\DATAMEMORY|memory[97][4]~q\))) # (!\DATAMEMORY|Mux27~44_combout\ & (\DATAMEMORY|memory[81][4]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux27~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[81][4]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux27~44_combout\,
	datad => \DATAMEMORY|memory[97][4]~q\,
	combout => \DATAMEMORY|Mux27~45_combout\);

\DATAMEMORY|Mux27~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~49_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|memory[33][4]~q\ & ((\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|memory[17][4]~q\) # (!\DATAMEMORY|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[33][4]~q\,
	datac => \DATAMEMORY|memory[17][4]~q\,
	datad => \DATAMEMORY|Mux26~1_combout\,
	combout => \DATAMEMORY|Mux27~49_combout\);

\DATAMEMORY|Mux27~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~50_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux27~49_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux27~49_combout\ & ((\DATAMEMORY|Mux27~48_combout\))) # (!\DATAMEMORY|Mux27~49_combout\ & 
-- (\DATAMEMORY|Mux27~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux27~46_combout\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux27~48_combout\,
	datad => \DATAMEMORY|Mux27~49_combout\,
	combout => \DATAMEMORY|Mux27~50_combout\);

\DATAMEMORY|Mux27~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~51_combout\ = (\REXMEM|output_result\(6) & (\DATAMEMORY|Mux27~45_combout\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux27~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux27~45_combout\,
	datab => \DATAMEMORY|Mux27~50_combout\,
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|Mux27~51_combout\);

\RMEMWB|output_rdData[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RMEMWB|output_rdData[12]~4_combout\ = (\REXMEM|output_result\(1) & ((\DATAMEMORY|Mux27~51_combout\))) # (!\REXMEM|output_result\(1) & (\DATAMEMORY|Mux27~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux27~66_combout\,
	datab => \DATAMEMORY|Mux27~51_combout\,
	datad => \REXMEM|output_result\(1),
	combout => \RMEMWB|output_rdData[12]~4_combout\);

\DATAMEMORY|Mux19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux19~2_combout\ = (\RMEMWB|output_rdData[11]~22_combout\ & (((\RMEMWB|output_rdData[11]~23_combout\)))) # (!\RMEMWB|output_rdData[11]~22_combout\ & ((\RMEMWB|output_rdData[11]~23_combout\ & (\RMEMWB|output_rdData[20]~12_combout\)) # 
-- (!\RMEMWB|output_rdData[11]~23_combout\ & ((\DATAMEMORY|Mux19~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[11]~22_combout\,
	datab => \RMEMWB|output_rdData[20]~12_combout\,
	datac => \RMEMWB|output_rdData[11]~23_combout\,
	datad => \DATAMEMORY|Mux19~1_combout\,
	combout => \DATAMEMORY|Mux19~2_combout\);

\DATAMEMORY|Mux19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux19~3_combout\ = (\RMEMWB|output_rdData[11]~22_combout\ & ((\DATAMEMORY|Mux19~2_combout\ & ((\DATAMEMORY|Mux27~17_combout\))) # (!\DATAMEMORY|Mux19~2_combout\ & (\DATAMEMORY|memory[98][4]~q\)))) # (!\RMEMWB|output_rdData[11]~22_combout\ & 
-- (((\DATAMEMORY|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[98][4]~q\,
	datab => \RMEMWB|output_rdData[11]~22_combout\,
	datac => \DATAMEMORY|Mux19~2_combout\,
	datad => \DATAMEMORY|Mux27~17_combout\,
	combout => \DATAMEMORY|Mux19~3_combout\);

\RMEMWB|output_rdData[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RMEMWB|output_rdData[12]~4_combout\,
	asdata => \DATAMEMORY|Mux19~3_combout\,
	sload => \RMEMWB|output_rdData[11]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_rdData\(12));

\ALU|Add0~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~75_combout\ = (\RIDEX|output_read1\(12)) # ((\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_rd\(1))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_read1\(12),
	datab => \RIDEX|output_rd\(1),
	datac => \RIDEX|output_read2\(12),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \ALU|Add0~75_combout\);

\ALU|Add0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~76_combout\ = (\ULACONTROL|Mux5~0_combout\ & (\ULACONTROL|Mux3~0_combout\ & (\ALU|Add0~75_combout\ & !\ULACONTROL|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULACONTROL|Mux5~0_combout\,
	datab => \ULACONTROL|Mux3~0_combout\,
	datac => \ALU|Add0~75_combout\,
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~76_combout\);

\ALU|Add0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~80_combout\ = (\RIDEX|output_read1\(12) & ((\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_rd\(1))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_read1\(12),
	datab => \RIDEX|output_rd\(1),
	datac => \RIDEX|output_read2\(12),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \ALU|Add0~80_combout\);

\ALU|Add0~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~81_combout\ = (\ULACONTROL|Mux4~0_combout\ & ((\ULACONTROL|Mux5~0_combout\ & (\ALU|Add0~78_combout\)) # (!\ULACONTROL|Mux5~0_combout\ & ((\ALU|Add0~80_combout\))))) # (!\ULACONTROL|Mux4~0_combout\ & (\ALU|Add0~78_combout\ & 
-- ((!\ULACONTROL|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~78_combout\,
	datab => \ULACONTROL|Mux4~0_combout\,
	datac => \ALU|Add0~80_combout\,
	datad => \ULACONTROL|Mux5~0_combout\,
	combout => \ALU|Add0~81_combout\);

\ALU|Add0~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~82_combout\ = (\ALU|Mux28~1_combout\ & ((\ALU|Add0~76_combout\) # ((\ALU|Add0~81_combout\ & !\ULACONTROL|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux28~1_combout\,
	datab => \ALU|Add0~76_combout\,
	datac => \ALU|Add0~81_combout\,
	datad => \ULACONTROL|Mux3~0_combout\,
	combout => \ALU|Add0~82_combout\);

\REXMEM|output_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ALU|Add0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_result\(12));

\RMEMWB|output_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_result\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_addr\(12));

\MUXWB|Saida[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXWB|Saida[12]~12_combout\ = (\RMEMWB|output_WB\(0) & (\RMEMWB|output_rdData\(12))) # (!\RMEMWB|output_WB\(0) & ((\RMEMWB|output_addr\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData\(12),
	datab => \RMEMWB|output_addr\(12),
	datad => \RMEMWB|output_WB\(0),
	combout => \MUXWB|Saida[12]~12_combout\);

\regBd|reg9|reg|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[12]~12_combout\,
	ena => \regBd|Rin1[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg9|reg|Q\(12));

\regBd|reg23|reg|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[12]~12_combout\,
	ena => \regBd|Rin1[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg23|reg|Q\(12));

\regBd|readData2[12]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[12]~60_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg23|reg|Q\(12))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg1|reg|Q\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg23|reg|Q\(12),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg1|reg|Q\(12),
	combout => \regBd|readData2[12]~60_combout\);

\regBd|readData2[12]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[12]~61_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[12]~60_combout\ & ((\regBd|reg31|reg|Q\(12)))) # (!\regBd|readData2[12]~60_combout\ & (\regBd|reg9|reg|Q\(12))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[12]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg9|reg|Q\(12),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[12]~60_combout\,
	datad => \regBd|reg31|reg|Q\(12),
	combout => \regBd|readData2[12]~61_combout\);

\regBd|reg8|reg|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[12]~12_combout\,
	ena => \regBd|Rin1[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg8|reg|Q\(12));

\regBd|reg22|reg|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[12]~12_combout\,
	ena => \regBd|Rin1[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg22|reg|Q\(12));

\regBd|readData2[12]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[12]~62_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg22|reg|Q\(12))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg22|reg|Q\(12),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(12),
	combout => \regBd|readData2[12]~62_combout\);

\regBd|readData2[12]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[12]~63_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[12]~62_combout\ & ((\regBd|reg30|reg|Q\(12)))) # (!\regBd|readData2[12]~62_combout\ & (\regBd|reg8|reg|Q\(12))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[12]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg8|reg|Q\(12),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[12]~62_combout\,
	datad => \regBd|reg30|reg|Q\(12),
	combout => \regBd|readData2[12]~63_combout\);

\regBd|readData2[12]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[12]~64_combout\ = (\RIFIF|out_instr\(15) & (\regBd|readData2[12]~61_combout\)) # (!\RIFIF|out_instr\(15) & ((\regBd|readData2[12]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|readData2[12]~61_combout\,
	datab => \regBd|readData2[12]~63_combout\,
	datad => \RIFIF|out_instr\(15),
	combout => \regBd|readData2[12]~64_combout\);

\RIDEX|output_read2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData2[12]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read2\(12));

\REXMEM|output_wrData[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_read2\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_wrData\(12));

\DATAMEMORY|memory~1167\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1167_combout\ = (\DATAMEMORY|memory[3][3]~40_combout\ & (((\DATAMEMORY|memory[57][7]~41_combout\)))) # (!\DATAMEMORY|memory[3][3]~40_combout\ & ((\DATAMEMORY|memory[57][7]~41_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[57][7]~41_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~40_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[57][7]~41_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1167_combout\);

\DATAMEMORY|memory~1168\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1168_combout\ = (\DATAMEMORY|memory[3][3]~40_combout\ & ((\DATAMEMORY|memory~1167_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1167_combout\ & (\REXMEM|output_wrData\(12))))) # (!\DATAMEMORY|memory[3][3]~40_combout\ 
-- & (((\DATAMEMORY|memory~1167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~40_combout\,
	datac => \DATAMEMORY|memory~1167_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1168_combout\);

\DATAMEMORY|memory[57][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1168_combout\,
	ena => \DATAMEMORY|memory[57][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[57][4]~q\);

\DATAMEMORY|memory~1169\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1169_combout\ = (\DATAMEMORY|memory[3][3]~48_combout\ & (((\DATAMEMORY|memory[41][2]~49_combout\)))) # (!\DATAMEMORY|memory[3][3]~48_combout\ & ((\DATAMEMORY|memory[41][2]~49_combout\ & (\REXMEM|output_wrData\(20))) # 
-- (!\DATAMEMORY|memory[41][2]~49_combout\ & ((\REXMEM|output_wrData\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~48_combout\,
	datab => \REXMEM|output_wrData\(20),
	datac => \DATAMEMORY|memory[41][2]~49_combout\,
	datad => \REXMEM|output_wrData\(28),
	combout => \DATAMEMORY|memory~1169_combout\);

\DATAMEMORY|memory~1170\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1170_combout\ = (\DATAMEMORY|memory[3][3]~48_combout\ & ((\DATAMEMORY|memory~1169_combout\ & ((\REXMEM|output_wrData\(4)))) # (!\DATAMEMORY|memory~1169_combout\ & (\REXMEM|output_wrData\(12))))) # (!\DATAMEMORY|memory[3][3]~48_combout\ 
-- & (((\DATAMEMORY|memory~1169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(12),
	datab => \DATAMEMORY|memory[3][3]~48_combout\,
	datac => \DATAMEMORY|memory~1169_combout\,
	datad => \REXMEM|output_wrData\(4),
	combout => \DATAMEMORY|memory~1170_combout\);

\DATAMEMORY|memory[41][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1170_combout\,
	ena => \DATAMEMORY|memory[41][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[41][4]~q\);

\DATAMEMORY|Mux27~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~6_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[57][4]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[41][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[57][4]~q\,
	datab => \DATAMEMORY|memory[41][4]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux27~6_combout\);

\DATAMEMORY|Mux27~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~9_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|Mux26~1_combout\ & (\DATAMEMORY|memory[49][4]~q\)) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- ((\DATAMEMORY|Mux27~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[49][4]~q\,
	datac => \DATAMEMORY|Mux26~1_combout\,
	datad => \DATAMEMORY|Mux27~8_combout\,
	combout => \DATAMEMORY|Mux27~9_combout\);

\DATAMEMORY|Mux27~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~10_combout\ = (\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|Mux27~9_combout\ & ((\DATAMEMORY|memory[65][4]~q\))) # (!\DATAMEMORY|Mux27~9_combout\ & (\DATAMEMORY|Mux27~6_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- (((\DATAMEMORY|Mux27~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux27~6_combout\,
	datab => \DATAMEMORY|Mux26~0_combout\,
	datac => \DATAMEMORY|Mux27~9_combout\,
	datad => \DATAMEMORY|memory[65][4]~q\,
	combout => \DATAMEMORY|Mux27~10_combout\);

\DATAMEMORY|Mux27~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~16_combout\ = (\REXMEM|output_result\(1) & (((\REXMEM|output_result\(6))))) # (!\REXMEM|output_result\(1) & ((\REXMEM|output_result\(6) & (\DATAMEMORY|memory[99][4]~q\)) # (!\REXMEM|output_result\(6) & 
-- ((\DATAMEMORY|Mux27~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datab => \DATAMEMORY|memory[99][4]~q\,
	datac => \REXMEM|output_result\(6),
	datad => \DATAMEMORY|Mux27~15_combout\,
	combout => \DATAMEMORY|Mux27~16_combout\);

\DATAMEMORY|Mux27~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~17_combout\ = (\REXMEM|output_result\(1) & ((\DATAMEMORY|Mux27~16_combout\ & ((\DATAMEMORY|memory[1][4]~q\))) # (!\DATAMEMORY|Mux27~16_combout\ & (\DATAMEMORY|Mux27~10_combout\)))) # (!\REXMEM|output_result\(1) & 
-- (((\DATAMEMORY|Mux27~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux27~10_combout\,
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|Mux27~16_combout\,
	datad => \DATAMEMORY|memory[1][4]~q\,
	combout => \DATAMEMORY|Mux27~17_combout\);

\DATAMEMORY|Mux27~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~21_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|Mux26~1_combout\ & (\DATAMEMORY|memory[50][4]~q\)) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- ((\DATAMEMORY|Mux27~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[50][4]~q\,
	datac => \DATAMEMORY|Mux26~1_combout\,
	datad => \DATAMEMORY|Mux27~20_combout\,
	combout => \DATAMEMORY|Mux27~21_combout\);

\DATAMEMORY|Mux27~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~22_combout\ = (\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|Mux27~21_combout\ & ((\DATAMEMORY|memory[66][4]~q\))) # (!\DATAMEMORY|Mux27~21_combout\ & (\DATAMEMORY|Mux27~18_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- (((\DATAMEMORY|Mux27~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux27~18_combout\,
	datab => \DATAMEMORY|Mux26~0_combout\,
	datac => \DATAMEMORY|Mux27~21_combout\,
	datad => \DATAMEMORY|memory[66][4]~q\,
	combout => \DATAMEMORY|Mux27~22_combout\);

\DATAMEMORY|Mux27~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~28_combout\ = (\RMEMWB|output_rdData[0]~18_combout\ & (((\RMEMWB|output_rdData[0]~19_combout\)))) # (!\RMEMWB|output_rdData[0]~18_combout\ & ((\RMEMWB|output_rdData[0]~19_combout\ & (\DATAMEMORY|memory[100][4]~q\)) # 
-- (!\RMEMWB|output_rdData[0]~19_combout\ & ((\DATAMEMORY|Mux27~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[0]~18_combout\,
	datab => \DATAMEMORY|memory[100][4]~q\,
	datac => \RMEMWB|output_rdData[0]~19_combout\,
	datad => \DATAMEMORY|Mux27~27_combout\,
	combout => \DATAMEMORY|Mux27~28_combout\);

\DATAMEMORY|Mux27~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~29_combout\ = (\RMEMWB|output_rdData[0]~18_combout\ & ((\DATAMEMORY|Mux27~28_combout\ & ((\DATAMEMORY|memory[0][4]~q\))) # (!\DATAMEMORY|Mux27~28_combout\ & (\DATAMEMORY|Mux27~22_combout\)))) # (!\RMEMWB|output_rdData[0]~18_combout\ & 
-- (((\DATAMEMORY|Mux27~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux27~22_combout\,
	datab => \RMEMWB|output_rdData[0]~18_combout\,
	datac => \DATAMEMORY|Mux27~28_combout\,
	datad => \DATAMEMORY|memory[0][4]~q\,
	combout => \DATAMEMORY|Mux27~29_combout\);

\DATAMEMORY|Mux27~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~55_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|memory[34][4]~q\) # (!\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & (\DATAMEMORY|Mux27~54_combout\ & ((\DATAMEMORY|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux27~54_combout\,
	datac => \DATAMEMORY|memory[34][4]~q\,
	datad => \DATAMEMORY|Mux26~0_combout\,
	combout => \DATAMEMORY|Mux27~55_combout\);

\DATAMEMORY|Mux27~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~56_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|Mux27~55_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|Mux27~55_combout\ & (\DATAMEMORY|memory[18][4]~q\)) # (!\DATAMEMORY|Mux27~55_combout\ & 
-- ((\DATAMEMORY|Mux27~53_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[18][4]~q\,
	datab => \DATAMEMORY|Mux27~53_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux27~55_combout\,
	combout => \DATAMEMORY|Mux27~56_combout\);

\DATAMEMORY|Mux27~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~90_combout\ = (\REXMEM|output_result\(0) & ((\DATAMEMORY|Mux27~56_combout\) # ((\REXMEM|output_result\(6))))) # (!\REXMEM|output_result\(0) & (((\DATAMEMORY|Mux27~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(0),
	datab => \DATAMEMORY|Mux27~56_combout\,
	datac => \REXMEM|output_result\(6),
	datad => \DATAMEMORY|Mux27~51_combout\,
	combout => \DATAMEMORY|Mux27~90_combout\);

\DATAMEMORY|Mux27~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~91_combout\ = (\REXMEM|output_result\(1) & (((\DATAMEMORY|Mux27~90_combout\)))) # (!\REXMEM|output_result\(1) & (!\REXMEM|output_result\(0) & ((\DATAMEMORY|Mux27~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(0),
	datab => \DATAMEMORY|Mux27~90_combout\,
	datac => \DATAMEMORY|Mux27~66_combout\,
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|Mux27~91_combout\);

\DATAMEMORY|Mux27~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~70_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux27~67_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux27~69_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux27~67_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux27~69_combout\,
	combout => \DATAMEMORY|Mux27~70_combout\);

\DATAMEMORY|Mux27~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~71_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux27~70_combout\ & ((\DATAMEMORY|memory[98][4]~q\))) # (!\DATAMEMORY|Mux27~70_combout\ & (\DATAMEMORY|memory[82][4]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux27~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[82][4]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux27~70_combout\,
	datad => \DATAMEMORY|memory[98][4]~q\,
	combout => \DATAMEMORY|Mux27~71_combout\);

\DATAMEMORY|Mux27~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~72_combout\ = (\RMEMWB|output_rdData[0]~21_combout\ & ((\DATAMEMORY|Mux27~91_combout\ & ((\DATAMEMORY|Mux27~71_combout\))) # (!\DATAMEMORY|Mux27~91_combout\ & (\DATAMEMORY|Mux27~40_combout\)))) # (!\RMEMWB|output_rdData[0]~21_combout\ & 
-- (((\DATAMEMORY|Mux27~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux27~40_combout\,
	datab => \RMEMWB|output_rdData[0]~21_combout\,
	datac => \DATAMEMORY|Mux27~91_combout\,
	datad => \DATAMEMORY|Mux27~71_combout\,
	combout => \DATAMEMORY|Mux27~72_combout\);

\DATAMEMORY|Mux27~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~73_combout\ = (\RMEMWB|output_rdData[0]~16_combout\ & (((\RMEMWB|output_rdData[0]~17_combout\)))) # (!\RMEMWB|output_rdData[0]~16_combout\ & ((\RMEMWB|output_rdData[0]~17_combout\ & (\DATAMEMORY|Mux27~29_combout\)) # 
-- (!\RMEMWB|output_rdData[0]~17_combout\ & ((\DATAMEMORY|Mux27~72_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[0]~16_combout\,
	datab => \DATAMEMORY|Mux27~29_combout\,
	datac => \RMEMWB|output_rdData[0]~17_combout\,
	datad => \DATAMEMORY|Mux27~72_combout\,
	combout => \DATAMEMORY|Mux27~73_combout\);

\DATAMEMORY|Mux27~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux27~74_combout\ = (\RMEMWB|output_rdData[0]~16_combout\ & ((\DATAMEMORY|Mux27~73_combout\ & ((\DATAMEMORY|memory[2][4]~q\))) # (!\DATAMEMORY|Mux27~73_combout\ & (\DATAMEMORY|Mux27~17_combout\)))) # (!\RMEMWB|output_rdData[0]~16_combout\ & 
-- (((\DATAMEMORY|Mux27~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux27~17_combout\,
	datab => \RMEMWB|output_rdData[0]~16_combout\,
	datac => \DATAMEMORY|Mux27~73_combout\,
	datad => \DATAMEMORY|memory[2][4]~q\,
	combout => \DATAMEMORY|Mux27~74_combout\);

\RMEMWB|output_rdData[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \DATAMEMORY|Mux27~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_rdData\(4));

\RMEMWB|output_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_result\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_addr\(4));

\MUXWB|Saida[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXWB|Saida[4]~4_combout\ = (\RMEMWB|output_WB\(0) & (\RMEMWB|output_rdData\(4))) # (!\RMEMWB|output_WB\(0) & ((\RMEMWB|output_addr\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData\(4),
	datab => \RMEMWB|output_addr\(4),
	datad => \RMEMWB|output_WB\(0),
	combout => \MUXWB|Saida[4]~4_combout\);

\regBd|reg9|reg|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[4]~4_combout\,
	ena => \regBd|Rin1[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg9|reg|Q\(4));

\regBd|reg23|reg|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[4]~4_combout\,
	ena => \regBd|Rin1[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg23|reg|Q\(4));

\regBd|readData2[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[4]~5_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg23|reg|Q\(4))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg1|reg|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg23|reg|Q\(4),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg1|reg|Q\(4),
	combout => \regBd|readData2[4]~5_combout\);

\regBd|readData2[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[4]~6_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[4]~5_combout\ & ((\regBd|reg31|reg|Q\(4)))) # (!\regBd|readData2[4]~5_combout\ & (\regBd|reg9|reg|Q\(4))))) # (!\RIFIF|out_instr\(4) & (((\regBd|readData2[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg9|reg|Q\(4),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[4]~5_combout\,
	datad => \regBd|reg31|reg|Q\(4),
	combout => \regBd|readData2[4]~6_combout\);

\regBd|reg8|reg|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[4]~4_combout\,
	ena => \regBd|Rin1[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg8|reg|Q\(4));

\regBd|reg22|reg|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[4]~4_combout\,
	ena => \regBd|Rin1[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg22|reg|Q\(4));

\regBd|readData2[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[4]~7_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg22|reg|Q\(4))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg22|reg|Q\(4),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(4),
	combout => \regBd|readData2[4]~7_combout\);

\regBd|readData2[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[4]~8_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[4]~7_combout\ & ((\regBd|reg30|reg|Q\(4)))) # (!\regBd|readData2[4]~7_combout\ & (\regBd|reg8|reg|Q\(4))))) # (!\RIFIF|out_instr\(4) & (((\regBd|readData2[4]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg8|reg|Q\(4),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[4]~7_combout\,
	datad => \regBd|reg30|reg|Q\(4),
	combout => \regBd|readData2[4]~8_combout\);

\regBd|readData2[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[4]~9_combout\ = (\RIFIF|out_instr\(15) & (\regBd|readData2[4]~6_combout\)) # (!\RIFIF|out_instr\(15) & ((\regBd|readData2[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|readData2[4]~6_combout\,
	datab => \regBd|readData2[4]~8_combout\,
	datad => \RIFIF|out_instr\(15),
	combout => \regBd|readData2[4]~9_combout\);

\RIDEX|output_read2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData2[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read2\(4));

\MUXALU|Saida[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXALU|Saida[4]~3_combout\ = (\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(6))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_imed\(6),
	datab => \RIDEX|output_read2\(4),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \MUXALU|Saida[4]~3_combout\);

\ALU|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~38_combout\ = (\ALU|Add0~26_combout\ & ((\MUXALU|Saida[4]~3_combout\) # ((\RIDEX|output_read1\(4))))) # (!\ALU|Add0~26_combout\ & (\MUXALU|Saida[4]~3_combout\ & (\RIDEX|output_read1\(4) & \ALU|Add0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~26_combout\,
	datab => \MUXALU|Saida[4]~3_combout\,
	datac => \RIDEX|output_read1\(4),
	datad => \ALU|Add0~27_combout\,
	combout => \ALU|Add0~38_combout\);

\ALU|Add0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~39_combout\ = (\ALU|Mux28~1_combout\ & ((\ALU|Add0~38_combout\) # ((\ALU|Add0~19_combout\ & \ALU|Add0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux28~1_combout\,
	datab => \ALU|Add0~38_combout\,
	datac => \ALU|Add0~19_combout\,
	datad => \ALU|Add0~29_combout\,
	combout => \ALU|Add0~39_combout\);

\REXMEM|output_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ALU|Add0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_result\(4));

\DATAMEMORY|Decoder0~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Decoder0~201_combout\ = (\REXMEM|output_result\(2) & (\REXMEM|output_result\(3) & (!\REXMEM|output_result\(4) & \DATAMEMORY|Decoder0~147_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(3),
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|Decoder0~147_combout\,
	combout => \DATAMEMORY|Decoder0~201_combout\);

\DATAMEMORY|memory[82][4]~497\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[82][4]~497_combout\ = (\REXMEM|output_result\(6) & ((\DATAMEMORY|memory[16][4]~250_combout\ & (\DATAMEMORY|Decoder0~201_combout\)) # (!\DATAMEMORY|memory[16][4]~250_combout\ & ((\DATAMEMORY|Decoder0~152_combout\))))) # 
-- (!\REXMEM|output_result\(6) & (((\DATAMEMORY|Decoder0~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Decoder0~201_combout\,
	datab => \DATAMEMORY|Decoder0~152_combout\,
	datac => \REXMEM|output_result\(6),
	datad => \DATAMEMORY|memory[16][4]~250_combout\,
	combout => \DATAMEMORY|memory[82][4]~497_combout\);

\DATAMEMORY|memory~1153\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1153_combout\ = (\DATAMEMORY|memory[82][4]~497_combout\ & (((\DATAMEMORY|memory[80][6]~251_combout\)))) # (!\DATAMEMORY|memory[82][4]~497_combout\ & ((\DATAMEMORY|memory[80][6]~251_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[80][6]~251_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[82][4]~497_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[80][6]~251_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1153_combout\);

\DATAMEMORY|memory~1154\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1154_combout\ = (\DATAMEMORY|memory[82][4]~497_combout\ & ((\DATAMEMORY|memory~1153_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1153_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[82][4]~497_combout\ & (((\DATAMEMORY|memory~1153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[82][4]~497_combout\,
	datac => \DATAMEMORY|memory~1153_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1154_combout\);

\DATAMEMORY|memory[82][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1154_combout\,
	ena => \DATAMEMORY|memory[82][0]~500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[82][3]~q\);

\DATAMEMORY|memory~1149\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1149_combout\ = (\DATAMEMORY|memory[90][6]~501_combout\ & (((\DATAMEMORY|memory[88][7]~257_combout\)))) # (!\DATAMEMORY|memory[90][6]~501_combout\ & ((\DATAMEMORY|memory[88][7]~257_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[88][7]~257_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[90][6]~501_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[88][7]~257_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1149_combout\);

\DATAMEMORY|memory~1150\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1150_combout\ = (\DATAMEMORY|memory[90][6]~501_combout\ & ((\DATAMEMORY|memory~1149_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1149_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[90][6]~501_combout\ & (((\DATAMEMORY|memory~1149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[90][6]~501_combout\,
	datac => \DATAMEMORY|memory~1149_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1150_combout\);

\DATAMEMORY|memory[90][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1150_combout\,
	ena => \DATAMEMORY|memory[90][0]~504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[90][3]~q\);

\DATAMEMORY|memory~1151\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1151_combout\ = (\DATAMEMORY|memory[74][2]~505_combout\ & (((\DATAMEMORY|memory[72][2]~263_combout\)))) # (!\DATAMEMORY|memory[74][2]~505_combout\ & ((\DATAMEMORY|memory[72][2]~263_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[72][2]~263_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[74][2]~505_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[72][2]~263_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1151_combout\);

\DATAMEMORY|memory~1152\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1152_combout\ = (\DATAMEMORY|memory[74][2]~505_combout\ & ((\DATAMEMORY|memory~1151_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1151_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[74][2]~505_combout\ & (((\DATAMEMORY|memory~1151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[74][2]~505_combout\,
	datac => \DATAMEMORY|memory~1151_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1152_combout\);

\DATAMEMORY|memory[74][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1152_combout\,
	ena => \DATAMEMORY|memory[74][0]~508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[74][3]~q\);

\DATAMEMORY|Mux28~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~62_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[90][3]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[74][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[90][3]~q\,
	datab => \DATAMEMORY|memory[74][3]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux28~62_combout\);

\DATAMEMORY|memory~1017\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1017_combout\ = (\DATAMEMORY|memory[66][5]~195_combout\ & (((\DATAMEMORY|memory[64][4]~194_combout\)))) # (!\DATAMEMORY|memory[66][5]~195_combout\ & ((\DATAMEMORY|memory[64][4]~194_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[64][4]~194_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[66][5]~195_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[64][4]~194_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1017_combout\);

\DATAMEMORY|memory~1018\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1018_combout\ = (\DATAMEMORY|memory[66][5]~195_combout\ & ((\DATAMEMORY|memory~1017_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1017_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[66][5]~195_combout\ & (((\DATAMEMORY|memory~1017_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[66][5]~195_combout\,
	datac => \DATAMEMORY|memory~1017_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1018_combout\);

\DATAMEMORY|memory[66][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1018_combout\,
	ena => \DATAMEMORY|memory[66][0]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[66][3]~q\);

\DATAMEMORY|Mux28~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~70_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[66][3]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux28~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux28~62_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[66][3]~q\,
	combout => \DATAMEMORY|Mux28~70_combout\);

\DATAMEMORY|memory~1155\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1155_combout\ = (\DATAMEMORY|memory[78][6]~509_combout\ & (((\DATAMEMORY|memory[76][4]~269_combout\)))) # (!\DATAMEMORY|memory[78][6]~509_combout\ & ((\DATAMEMORY|memory[76][4]~269_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[76][4]~269_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[78][6]~509_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[76][4]~269_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1155_combout\);

\DATAMEMORY|memory~1156\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1156_combout\ = (\DATAMEMORY|memory[78][6]~509_combout\ & ((\DATAMEMORY|memory~1155_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1155_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[78][6]~509_combout\ & (((\DATAMEMORY|memory~1155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[78][6]~509_combout\,
	datac => \DATAMEMORY|memory~1155_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1156_combout\);

\DATAMEMORY|memory[78][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1156_combout\,
	ena => \DATAMEMORY|memory[78][0]~512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[78][3]~q\);

\DATAMEMORY|memory~1157\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1157_combout\ = (\DATAMEMORY|memory[86][0]~513_combout\ & (((\DATAMEMORY|memory[84][0]~275_combout\)))) # (!\DATAMEMORY|memory[86][0]~513_combout\ & ((\DATAMEMORY|memory[84][0]~275_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[84][0]~275_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[86][0]~513_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[84][0]~275_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1157_combout\);

\DATAMEMORY|memory~1158\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1158_combout\ = (\DATAMEMORY|memory[86][0]~513_combout\ & ((\DATAMEMORY|memory~1157_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1157_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[86][0]~513_combout\ & (((\DATAMEMORY|memory~1157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[86][0]~513_combout\,
	datac => \DATAMEMORY|memory~1157_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1158_combout\);

\DATAMEMORY|memory[86][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1158_combout\,
	ena => \DATAMEMORY|memory[86][0]~516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[86][3]~q\);

\DATAMEMORY|memory~1159\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1159_combout\ = (\DATAMEMORY|memory[70][1]~517_combout\ & (((\DATAMEMORY|memory[68][5]~280_combout\)))) # (!\DATAMEMORY|memory[70][1]~517_combout\ & ((\DATAMEMORY|memory[68][5]~280_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[68][5]~280_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[70][1]~517_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[68][5]~280_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1159_combout\);

\DATAMEMORY|memory~1160\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1160_combout\ = (\DATAMEMORY|memory[70][1]~517_combout\ & ((\DATAMEMORY|memory~1159_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1159_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[70][1]~517_combout\ & (((\DATAMEMORY|memory~1159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[70][1]~517_combout\,
	datac => \DATAMEMORY|memory~1159_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1160_combout\);

\DATAMEMORY|memory[70][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1160_combout\,
	ena => \DATAMEMORY|memory[70][0]~520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[70][3]~q\);

\DATAMEMORY|Mux28~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~63_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[86][3]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[70][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[86][3]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[70][3]~q\,
	combout => \DATAMEMORY|Mux28~63_combout\);

\DATAMEMORY|memory~1161\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1161_combout\ = (\DATAMEMORY|memory[94][6]~521_combout\ & (((\DATAMEMORY|memory[92][5]~286_combout\)))) # (!\DATAMEMORY|memory[94][6]~521_combout\ & ((\DATAMEMORY|memory[92][5]~286_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[92][5]~286_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[94][6]~521_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[92][5]~286_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1161_combout\);

\DATAMEMORY|memory~1162\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1162_combout\ = (\DATAMEMORY|memory[94][6]~521_combout\ & ((\DATAMEMORY|memory~1161_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1161_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[94][6]~521_combout\ & (((\DATAMEMORY|memory~1161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[94][6]~521_combout\,
	datac => \DATAMEMORY|memory~1161_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1162_combout\);

\DATAMEMORY|memory[94][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1162_combout\,
	ena => \DATAMEMORY|memory[94][0]~524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[94][3]~q\);

\DATAMEMORY|Mux28~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~64_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux28~63_combout\ & ((\DATAMEMORY|memory[94][3]~q\))) # (!\DATAMEMORY|Mux28~63_combout\ & (\DATAMEMORY|memory[78][3]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux28~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[78][3]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux28~63_combout\,
	datad => \DATAMEMORY|memory[94][3]~q\,
	combout => \DATAMEMORY|Mux28~64_combout\);

\DATAMEMORY|Mux28~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~71_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux28~70_combout\ & ((\DATAMEMORY|Mux28~64_combout\))) # (!\DATAMEMORY|Mux28~70_combout\ & (\DATAMEMORY|memory[82][3]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux28~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[82][3]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux28~70_combout\,
	datad => \DATAMEMORY|Mux28~64_combout\,
	combout => \DATAMEMORY|Mux28~71_combout\);

\DATAMEMORY|memory~1039\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1039_combout\ = (\DATAMEMORY|memory[26][7]~529_combout\ & (((\DATAMEMORY|memory[24][5]~298_combout\)))) # (!\DATAMEMORY|memory[26][7]~529_combout\ & ((\DATAMEMORY|memory[24][5]~298_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[24][5]~298_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[26][7]~529_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[24][5]~298_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1039_combout\);

\DATAMEMORY|memory~1040\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1040_combout\ = (\DATAMEMORY|memory[26][7]~529_combout\ & ((\DATAMEMORY|memory~1039_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1039_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[26][7]~529_combout\ & (((\DATAMEMORY|memory~1039_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[26][7]~529_combout\,
	datac => \DATAMEMORY|memory~1039_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1040_combout\);

\DATAMEMORY|memory[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1040_combout\,
	ena => \DATAMEMORY|memory[26][0]~532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[26][3]~q\);

\DATAMEMORY|memory~1041\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1041_combout\ = (\DATAMEMORY|memory[10][4]~533_combout\ & (((\DATAMEMORY|memory[8][4]~304_combout\)))) # (!\DATAMEMORY|memory[10][4]~533_combout\ & ((\DATAMEMORY|memory[8][4]~304_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[8][4]~304_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[10][4]~533_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[8][4]~304_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1041_combout\);

\DATAMEMORY|memory~1042\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1042_combout\ = (\DATAMEMORY|memory[10][4]~533_combout\ & ((\DATAMEMORY|memory~1041_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1041_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[10][4]~533_combout\ & (((\DATAMEMORY|memory~1041_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[10][4]~533_combout\,
	datac => \DATAMEMORY|memory~1041_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1042_combout\);

\DATAMEMORY|memory[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1042_combout\,
	ena => \DATAMEMORY|memory[10][0]~536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[10][3]~q\);

\DATAMEMORY|Mux28~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~24_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[26][3]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[10][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[26][3]~q\,
	datab => \DATAMEMORY|memory[10][3]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux28~24_combout\);

\DATAMEMORY|memory~1037\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1037_combout\ = (\DATAMEMORY|memory[18][4]~537_combout\ & (((\DATAMEMORY|memory[16][4]~339_combout\)))) # (!\DATAMEMORY|memory[18][4]~537_combout\ & ((\DATAMEMORY|memory[16][4]~339_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[16][4]~339_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[18][4]~537_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[16][4]~339_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1037_combout\);

\DATAMEMORY|memory~1038\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1038_combout\ = (\DATAMEMORY|memory[18][4]~537_combout\ & ((\DATAMEMORY|memory~1037_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1037_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[18][4]~537_combout\ & (((\DATAMEMORY|memory~1037_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[18][4]~537_combout\,
	datac => \DATAMEMORY|memory~1037_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1038_combout\);

\DATAMEMORY|memory[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1038_combout\,
	ena => \DATAMEMORY|memory[18][0]~540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[18][3]~q\);

\DATAMEMORY|memory~1165\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1165_combout\ = (\DATAMEMORY|memory[2][6]~137_combout\ & (((\DATAMEMORY|memory[0][1]~136_combout\)))) # (!\DATAMEMORY|memory[2][6]~137_combout\ & ((\DATAMEMORY|memory[0][1]~136_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[0][1]~136_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[2][6]~137_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[0][1]~136_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1165_combout\);

\DATAMEMORY|memory~1166\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1166_combout\ = (\DATAMEMORY|memory[2][6]~137_combout\ & ((\DATAMEMORY|memory~1165_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1165_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[2][6]~137_combout\ & (((\DATAMEMORY|memory~1165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[2][6]~137_combout\,
	datac => \DATAMEMORY|memory~1165_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1166_combout\);

\DATAMEMORY|memory[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1166_combout\,
	ena => \DATAMEMORY|memory[2][0]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[2][3]~q\);

\DATAMEMORY|Mux28~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~72_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[18][3]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[2][3]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & 
-- (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[18][3]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[2][3]~q\,
	combout => \DATAMEMORY|Mux28~72_combout\);

\DATAMEMORY|memory~1043\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1043_combout\ = (\DATAMEMORY|memory[14][4]~541_combout\ & (((\DATAMEMORY|memory[12][4]~310_combout\)))) # (!\DATAMEMORY|memory[14][4]~541_combout\ & ((\DATAMEMORY|memory[12][4]~310_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[12][4]~310_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[14][4]~541_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[12][4]~310_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1043_combout\);

\DATAMEMORY|memory~1044\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1044_combout\ = (\DATAMEMORY|memory[14][4]~541_combout\ & ((\DATAMEMORY|memory~1043_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1043_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[14][4]~541_combout\ & (((\DATAMEMORY|memory~1043_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[14][4]~541_combout\,
	datac => \DATAMEMORY|memory~1043_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1044_combout\);

\DATAMEMORY|memory[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1044_combout\,
	ena => \DATAMEMORY|memory[14][0]~544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[14][3]~q\);

\DATAMEMORY|memory~1045\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1045_combout\ = (\DATAMEMORY|memory[22][2]~545_combout\ & (((\DATAMEMORY|memory[20][4]~316_combout\)))) # (!\DATAMEMORY|memory[22][2]~545_combout\ & ((\DATAMEMORY|memory[20][4]~316_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[20][4]~316_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[22][2]~545_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[20][4]~316_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1045_combout\);

\DATAMEMORY|memory~1046\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1046_combout\ = (\DATAMEMORY|memory[22][2]~545_combout\ & ((\DATAMEMORY|memory~1045_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1045_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[22][2]~545_combout\ & (((\DATAMEMORY|memory~1045_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[22][2]~545_combout\,
	datac => \DATAMEMORY|memory~1045_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1046_combout\);

\DATAMEMORY|memory[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1046_combout\,
	ena => \DATAMEMORY|memory[22][0]~548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[22][3]~q\);

\DATAMEMORY|memory~1047\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1047_combout\ = (\DATAMEMORY|memory[6][6]~549_combout\ & (((\DATAMEMORY|memory[4][6]~321_combout\)))) # (!\DATAMEMORY|memory[6][6]~549_combout\ & ((\DATAMEMORY|memory[4][6]~321_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[4][6]~321_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[6][6]~549_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[4][6]~321_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1047_combout\);

\DATAMEMORY|memory~1048\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1048_combout\ = (\DATAMEMORY|memory[6][6]~549_combout\ & ((\DATAMEMORY|memory~1047_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1047_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[6][6]~549_combout\ & (((\DATAMEMORY|memory~1047_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[6][6]~549_combout\,
	datac => \DATAMEMORY|memory~1047_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1048_combout\);

\DATAMEMORY|memory[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1048_combout\,
	ena => \DATAMEMORY|memory[6][0]~552_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[6][3]~q\);

\DATAMEMORY|Mux28~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~25_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[22][3]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[6][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[22][3]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[6][3]~q\,
	combout => \DATAMEMORY|Mux28~25_combout\);

\DATAMEMORY|memory~1049\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1049_combout\ = (\DATAMEMORY|memory[30][2]~553_combout\ & (((\DATAMEMORY|memory[28][5]~327_combout\)))) # (!\DATAMEMORY|memory[30][2]~553_combout\ & ((\DATAMEMORY|memory[28][5]~327_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[28][5]~327_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[30][2]~553_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[28][5]~327_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~1049_combout\);

\DATAMEMORY|memory~1050\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1050_combout\ = (\DATAMEMORY|memory[30][2]~553_combout\ & ((\DATAMEMORY|memory~1049_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~1049_combout\ & (\REXMEM|output_wrData\(19))))) # 
-- (!\DATAMEMORY|memory[30][2]~553_combout\ & (((\DATAMEMORY|memory~1049_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[30][2]~553_combout\,
	datac => \DATAMEMORY|memory~1049_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~1050_combout\);

\DATAMEMORY|memory[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1050_combout\,
	ena => \DATAMEMORY|memory[30][0]~556_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[30][3]~q\);

\DATAMEMORY|Mux28~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~26_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux28~25_combout\ & ((\DATAMEMORY|memory[30][3]~q\))) # (!\DATAMEMORY|Mux28~25_combout\ & (\DATAMEMORY|memory[14][3]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux28~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[14][3]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux28~25_combout\,
	datad => \DATAMEMORY|memory[30][3]~q\,
	combout => \DATAMEMORY|Mux28~26_combout\);

\DATAMEMORY|Mux28~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~73_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux28~72_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux28~72_combout\ & ((\DATAMEMORY|Mux28~26_combout\))) # 
-- (!\DATAMEMORY|Mux28~72_combout\ & (\DATAMEMORY|Mux28~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux28~24_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux28~72_combout\,
	datad => \DATAMEMORY|Mux28~26_combout\,
	combout => \DATAMEMORY|Mux28~73_combout\);

\DATAMEMORY|Mux28~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~74_combout\ = (\REXMEM|output_result\(6) & (\DATAMEMORY|Mux28~71_combout\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux28~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux28~71_combout\,
	datab => \DATAMEMORY|Mux28~73_combout\,
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|Mux28~74_combout\);

\DATAMEMORY|Mux28~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~32_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux28~29_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux28~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux28~29_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux28~31_combout\,
	combout => \DATAMEMORY|Mux28~32_combout\);

\DATAMEMORY|Mux28~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~33_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux28~32_combout\ & ((\DATAMEMORY|memory[96][3]~q\))) # (!\DATAMEMORY|Mux28~32_combout\ & (\DATAMEMORY|memory[80][3]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux28~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[80][3]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux28~32_combout\,
	datad => \DATAMEMORY|memory[96][3]~q\,
	combout => \DATAMEMORY|Mux28~33_combout\);

\DATAMEMORY|Mux28~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~37_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|memory[32][3]~q\ & ((\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|memory[16][3]~q\) # (!\DATAMEMORY|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[32][3]~q\,
	datac => \DATAMEMORY|memory[16][3]~q\,
	datad => \DATAMEMORY|Mux26~1_combout\,
	combout => \DATAMEMORY|Mux28~37_combout\);

\DATAMEMORY|Mux28~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~38_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux28~37_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux28~37_combout\ & ((\DATAMEMORY|Mux28~36_combout\))) # (!\DATAMEMORY|Mux28~37_combout\ & 
-- (\DATAMEMORY|Mux28~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux28~34_combout\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux28~36_combout\,
	datad => \DATAMEMORY|Mux28~37_combout\,
	combout => \DATAMEMORY|Mux28~38_combout\);

\DATAMEMORY|Mux28~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~39_combout\ = (\REXMEM|output_result\(6) & (\DATAMEMORY|Mux28~33_combout\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux28~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux28~33_combout\,
	datab => \DATAMEMORY|Mux28~38_combout\,
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|Mux28~39_combout\);

\RMEMWB|output_rdData[19]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \RMEMWB|output_rdData[19]~11_combout\ = (\REXMEM|output_result\(1) & ((\DATAMEMORY|Mux28~39_combout\))) # (!\REXMEM|output_result\(1) & (\DATAMEMORY|Mux28~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux28~74_combout\,
	datab => \DATAMEMORY|Mux28~39_combout\,
	datad => \REXMEM|output_result\(1),
	combout => \RMEMWB|output_rdData[19]~11_combout\);

\DATAMEMORY|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux12~2_combout\ = (\RMEMWB|output_rdData[20]~27_combout\ & (((\RMEMWB|output_rdData[0]~17_combout\)))) # (!\RMEMWB|output_rdData[20]~27_combout\ & ((\RMEMWB|output_rdData[0]~17_combout\ & (\DATAMEMORY|Mux20~1_combout\)) # 
-- (!\RMEMWB|output_rdData[0]~17_combout\ & ((\DATAMEMORY|Mux28~84_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[20]~27_combout\,
	datab => \DATAMEMORY|Mux20~1_combout\,
	datac => \RMEMWB|output_rdData[0]~17_combout\,
	datad => \DATAMEMORY|Mux28~84_combout\,
	combout => \DATAMEMORY|Mux12~2_combout\);

\DATAMEMORY|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux12~3_combout\ = (\RMEMWB|output_rdData[20]~27_combout\ & ((\DATAMEMORY|Mux12~2_combout\ & ((\DATAMEMORY|memory[98][3]~q\))) # (!\DATAMEMORY|Mux12~2_combout\ & (\DATAMEMORY|Mux12~1_combout\)))) # (!\RMEMWB|output_rdData[20]~27_combout\ & 
-- (((\DATAMEMORY|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux12~1_combout\,
	datab => \RMEMWB|output_rdData[20]~27_combout\,
	datac => \DATAMEMORY|Mux12~2_combout\,
	datad => \DATAMEMORY|memory[98][3]~q\,
	combout => \DATAMEMORY|Mux12~3_combout\);

\RMEMWB|output_rdData[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RMEMWB|output_rdData[19]~11_combout\,
	asdata => \DATAMEMORY|Mux12~3_combout\,
	sload => \RMEMWB|output_rdData[11]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_rdData\(19));

\MUXALU|Saida[19]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXALU|Saida[19]~14_combout\ = (\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(6))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_imed\(6),
	datab => \RIDEX|output_read2\(19),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \MUXALU|Saida[19]~14_combout\);

\ALU|Add0~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~116_combout\ = (\ALU|Add0~26_combout\ & ((\MUXALU|Saida[19]~14_combout\) # ((\RIDEX|output_read1\(19))))) # (!\ALU|Add0~26_combout\ & (\MUXALU|Saida[19]~14_combout\ & (\RIDEX|output_read1\(19) & \ALU|Add0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~26_combout\,
	datab => \MUXALU|Saida[19]~14_combout\,
	datac => \RIDEX|output_read1\(19),
	datad => \ALU|Add0~27_combout\,
	combout => \ALU|Add0~116_combout\);

\ALU|Add0~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~120_combout\ = (\ALU|Mux28~1_combout\ & ((\ALU|Add0~116_combout\) # ((\ALU|Add0~29_combout\ & \ALU|Add0~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux28~1_combout\,
	datab => \ALU|Add0~116_combout\,
	datac => \ALU|Add0~29_combout\,
	datad => \ALU|Add0~118_combout\,
	combout => \ALU|Add0~120_combout\);

\REXMEM|output_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ALU|Add0~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_result\(19));

\RMEMWB|output_addr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_result\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_addr\(19));

\MUXWB|Saida[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXWB|Saida[19]~19_combout\ = (\RMEMWB|output_WB\(0) & (\RMEMWB|output_rdData\(19))) # (!\RMEMWB|output_WB\(0) & ((\RMEMWB|output_addr\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData\(19),
	datab => \RMEMWB|output_addr\(19),
	datad => \RMEMWB|output_WB\(0),
	combout => \MUXWB|Saida[19]~19_combout\);

\regBd|reg9|reg|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[19]~19_combout\,
	ena => \regBd|Rin1[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg9|reg|Q\(19));

\regBd|reg23|reg|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[19]~19_combout\,
	ena => \regBd|Rin1[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg23|reg|Q\(19));

\regBd|readData2[19]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[19]~95_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg23|reg|Q\(19))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg1|reg|Q\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg23|reg|Q\(19),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg1|reg|Q\(19),
	combout => \regBd|readData2[19]~95_combout\);

\regBd|readData2[19]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[19]~96_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[19]~95_combout\ & ((\regBd|reg31|reg|Q\(19)))) # (!\regBd|readData2[19]~95_combout\ & (\regBd|reg9|reg|Q\(19))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[19]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg9|reg|Q\(19),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[19]~95_combout\,
	datad => \regBd|reg31|reg|Q\(19),
	combout => \regBd|readData2[19]~96_combout\);

\regBd|reg8|reg|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[19]~19_combout\,
	ena => \regBd|Rin1[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg8|reg|Q\(19));

\regBd|reg22|reg|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[19]~19_combout\,
	ena => \regBd|Rin1[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg22|reg|Q\(19));

\regBd|readData2[19]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[19]~97_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg22|reg|Q\(19))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg22|reg|Q\(19),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(19),
	combout => \regBd|readData2[19]~97_combout\);

\regBd|readData2[19]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[19]~98_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[19]~97_combout\ & ((\regBd|reg30|reg|Q\(19)))) # (!\regBd|readData2[19]~97_combout\ & (\regBd|reg8|reg|Q\(19))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[19]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg8|reg|Q\(19),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[19]~97_combout\,
	datad => \regBd|reg30|reg|Q\(19),
	combout => \regBd|readData2[19]~98_combout\);

\regBd|readData2[19]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[19]~99_combout\ = (\RIFIF|out_instr\(15) & (\regBd|readData2[19]~96_combout\)) # (!\RIFIF|out_instr\(15) & ((\regBd|readData2[19]~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|readData2[19]~96_combout\,
	datab => \regBd|readData2[19]~98_combout\,
	datad => \RIFIF|out_instr\(15),
	combout => \regBd|readData2[19]~99_combout\);

\RIDEX|output_read2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData2[19]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read2\(19));

\REXMEM|output_wrData[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_read2\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_wrData\(19));

\DATAMEMORY|memory~965\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~965_combout\ = (\DATAMEMORY|memory[49][7]~56_combout\ & (((\DATAMEMORY|memory[3][3]~55_combout\)))) # (!\DATAMEMORY|memory[49][7]~56_combout\ & ((\DATAMEMORY|memory[3][3]~55_combout\ & (\REXMEM|output_wrData\(11))) # 
-- (!\DATAMEMORY|memory[3][3]~55_combout\ & ((\REXMEM|output_wrData\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[49][7]~56_combout\,
	datab => \REXMEM|output_wrData\(11),
	datac => \DATAMEMORY|memory[3][3]~55_combout\,
	datad => \REXMEM|output_wrData\(27),
	combout => \DATAMEMORY|memory~965_combout\);

\DATAMEMORY|memory~966\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~966_combout\ = (\DATAMEMORY|memory[49][7]~56_combout\ & ((\DATAMEMORY|memory~965_combout\ & ((\REXMEM|output_wrData\(3)))) # (!\DATAMEMORY|memory~965_combout\ & (\REXMEM|output_wrData\(19))))) # (!\DATAMEMORY|memory[49][7]~56_combout\ & 
-- (((\DATAMEMORY|memory~965_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(19),
	datab => \DATAMEMORY|memory[49][7]~56_combout\,
	datac => \DATAMEMORY|memory~965_combout\,
	datad => \REXMEM|output_wrData\(3),
	combout => \DATAMEMORY|memory~966_combout\);

\DATAMEMORY|memory[49][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~966_combout\,
	ena => \DATAMEMORY|memory[49][0]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[49][3]~q\);

\DATAMEMORY|Mux28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~3_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux28~0_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux28~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux28~0_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux28~2_combout\,
	combout => \DATAMEMORY|Mux28~3_combout\);

\DATAMEMORY|Mux28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~4_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux28~3_combout\ & ((\DATAMEMORY|memory[65][3]~q\))) # (!\DATAMEMORY|Mux28~3_combout\ & (\DATAMEMORY|memory[49][3]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[49][3]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux28~3_combout\,
	datad => \DATAMEMORY|memory[65][3]~q\,
	combout => \DATAMEMORY|Mux28~4_combout\);

\DATAMEMORY|Mux28~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~10_combout\ = (\REXMEM|output_result\(1) & (((\REXMEM|output_result\(6))))) # (!\REXMEM|output_result\(1) & ((\REXMEM|output_result\(6) & (\DATAMEMORY|memory[99][3]~q\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux28~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datab => \DATAMEMORY|memory[99][3]~q\,
	datac => \REXMEM|output_result\(6),
	datad => \DATAMEMORY|Mux28~9_combout\,
	combout => \DATAMEMORY|Mux28~10_combout\);

\DATAMEMORY|Mux28~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~11_combout\ = (\REXMEM|output_result\(1) & ((\DATAMEMORY|Mux28~10_combout\ & ((\DATAMEMORY|memory[1][3]~q\))) # (!\DATAMEMORY|Mux28~10_combout\ & (\DATAMEMORY|Mux28~4_combout\)))) # (!\REXMEM|output_result\(1) & 
-- (((\DATAMEMORY|Mux28~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux28~4_combout\,
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|Mux28~10_combout\,
	datad => \DATAMEMORY|memory[1][3]~q\,
	combout => \DATAMEMORY|Mux28~11_combout\);

\DATAMEMORY|Mux28~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~15_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux28~12_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux28~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux28~12_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux28~14_combout\,
	combout => \DATAMEMORY|Mux28~15_combout\);

\DATAMEMORY|Mux28~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~16_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux28~15_combout\ & ((\DATAMEMORY|memory[66][3]~q\))) # (!\DATAMEMORY|Mux28~15_combout\ & (\DATAMEMORY|memory[50][3]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux28~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[50][3]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux28~15_combout\,
	datad => \DATAMEMORY|memory[66][3]~q\,
	combout => \DATAMEMORY|Mux28~16_combout\);

\DATAMEMORY|Mux28~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~22_combout\ = (\RMEMWB|output_rdData[0]~19_combout\ & (((\RMEMWB|output_rdData[0]~18_combout\)))) # (!\RMEMWB|output_rdData[0]~19_combout\ & ((\RMEMWB|output_rdData[0]~18_combout\ & (\DATAMEMORY|Mux28~16_combout\)) # 
-- (!\RMEMWB|output_rdData[0]~18_combout\ & ((\DATAMEMORY|Mux28~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[0]~19_combout\,
	datab => \DATAMEMORY|Mux28~16_combout\,
	datac => \RMEMWB|output_rdData[0]~18_combout\,
	datad => \DATAMEMORY|Mux28~21_combout\,
	combout => \DATAMEMORY|Mux28~22_combout\);

\DATAMEMORY|Mux28~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~23_combout\ = (\RMEMWB|output_rdData[0]~19_combout\ & ((\DATAMEMORY|Mux28~22_combout\ & ((\DATAMEMORY|memory[0][3]~q\))) # (!\DATAMEMORY|Mux28~22_combout\ & (\DATAMEMORY|memory[100][3]~q\)))) # (!\RMEMWB|output_rdData[0]~19_combout\ & 
-- (((\DATAMEMORY|Mux28~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][3]~q\,
	datab => \RMEMWB|output_rdData[0]~19_combout\,
	datac => \DATAMEMORY|Mux28~22_combout\,
	datad => \DATAMEMORY|memory[0][3]~q\,
	combout => \DATAMEMORY|Mux28~23_combout\);

\DATAMEMORY|Mux28~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~27_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux28~24_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux28~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux28~24_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux28~26_combout\,
	combout => \DATAMEMORY|Mux28~27_combout\);

\DATAMEMORY|Mux28~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~28_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux28~27_combout\ & ((\DATAMEMORY|memory[34][3]~q\))) # (!\DATAMEMORY|Mux28~27_combout\ & (\DATAMEMORY|memory[18][3]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux28~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[18][3]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux28~27_combout\,
	datad => \DATAMEMORY|memory[34][3]~q\,
	combout => \DATAMEMORY|Mux28~28_combout\);

\DATAMEMORY|Mux28~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~61_combout\ = (\RMEMWB|output_rdData[0]~20_combout\ & (((\RMEMWB|output_rdData[0]~21_combout\)))) # (!\RMEMWB|output_rdData[0]~20_combout\ & ((\RMEMWB|output_rdData[0]~21_combout\ & (\DATAMEMORY|Mux28~39_combout\)) # 
-- (!\RMEMWB|output_rdData[0]~21_combout\ & ((\RMEMWB|output_rdData[11]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[0]~20_combout\,
	datab => \DATAMEMORY|Mux28~39_combout\,
	datac => \RMEMWB|output_rdData[0]~21_combout\,
	datad => \RMEMWB|output_rdData[11]~3_combout\,
	combout => \DATAMEMORY|Mux28~61_combout\);

\DATAMEMORY|Mux28~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~65_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|Mux26~1_combout\ & (\DATAMEMORY|memory[82][3]~q\)) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- ((\DATAMEMORY|Mux28~64_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[82][3]~q\,
	datac => \DATAMEMORY|Mux26~1_combout\,
	datad => \DATAMEMORY|Mux28~64_combout\,
	combout => \DATAMEMORY|Mux28~65_combout\);

\DATAMEMORY|Mux28~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~66_combout\ = (\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|Mux28~65_combout\ & ((\DATAMEMORY|memory[98][3]~q\))) # (!\DATAMEMORY|Mux28~65_combout\ & (\DATAMEMORY|Mux28~62_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- (((\DATAMEMORY|Mux28~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux28~62_combout\,
	datab => \DATAMEMORY|Mux26~0_combout\,
	datac => \DATAMEMORY|Mux28~65_combout\,
	datad => \DATAMEMORY|memory[98][3]~q\,
	combout => \DATAMEMORY|Mux28~66_combout\);

\DATAMEMORY|Mux28~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~67_combout\ = (\RMEMWB|output_rdData[0]~20_combout\ & ((\DATAMEMORY|Mux28~61_combout\ & ((\DATAMEMORY|Mux28~66_combout\))) # (!\DATAMEMORY|Mux28~61_combout\ & (\DATAMEMORY|Mux28~28_combout\)))) # (!\RMEMWB|output_rdData[0]~20_combout\ & 
-- (((\DATAMEMORY|Mux28~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux28~28_combout\,
	datab => \RMEMWB|output_rdData[0]~20_combout\,
	datac => \DATAMEMORY|Mux28~61_combout\,
	datad => \DATAMEMORY|Mux28~66_combout\,
	combout => \DATAMEMORY|Mux28~67_combout\);

\DATAMEMORY|Mux28~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~68_combout\ = (\RMEMWB|output_rdData[0]~16_combout\ & (((\RMEMWB|output_rdData[0]~17_combout\)))) # (!\RMEMWB|output_rdData[0]~16_combout\ & ((\RMEMWB|output_rdData[0]~17_combout\ & (\DATAMEMORY|Mux28~23_combout\)) # 
-- (!\RMEMWB|output_rdData[0]~17_combout\ & ((\DATAMEMORY|Mux28~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[0]~16_combout\,
	datab => \DATAMEMORY|Mux28~23_combout\,
	datac => \RMEMWB|output_rdData[0]~17_combout\,
	datad => \DATAMEMORY|Mux28~67_combout\,
	combout => \DATAMEMORY|Mux28~68_combout\);

\DATAMEMORY|Mux28~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux28~69_combout\ = (\RMEMWB|output_rdData[0]~16_combout\ & ((\DATAMEMORY|Mux28~68_combout\ & ((\DATAMEMORY|memory[2][3]~q\))) # (!\DATAMEMORY|Mux28~68_combout\ & (\DATAMEMORY|Mux28~11_combout\)))) # (!\RMEMWB|output_rdData[0]~16_combout\ & 
-- (((\DATAMEMORY|Mux28~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux28~11_combout\,
	datab => \RMEMWB|output_rdData[0]~16_combout\,
	datac => \DATAMEMORY|Mux28~68_combout\,
	datad => \DATAMEMORY|memory[2][3]~q\,
	combout => \DATAMEMORY|Mux28~69_combout\);

\RMEMWB|output_rdData[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \DATAMEMORY|Mux28~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_rdData\(3));

\RMEMWB|output_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_addr\(3));

\MUXWB|Saida[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXWB|Saida[3]~3_combout\ = (\RMEMWB|output_WB\(0) & (\RMEMWB|output_rdData\(3))) # (!\RMEMWB|output_WB\(0) & ((\RMEMWB|output_addr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData\(3),
	datab => \RMEMWB|output_addr\(3),
	datad => \RMEMWB|output_WB\(0),
	combout => \MUXWB|Saida[3]~3_combout\);

\regBd|reg9|reg|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[3]~3_combout\,
	ena => \regBd|Rin1[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg9|reg|Q\(3));

\regBd|reg23|reg|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[3]~3_combout\,
	ena => \regBd|Rin1[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg23|reg|Q\(3));

\regBd|readData2[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[3]~10_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg23|reg|Q\(3))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg1|reg|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg23|reg|Q\(3),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg1|reg|Q\(3),
	combout => \regBd|readData2[3]~10_combout\);

\regBd|readData2[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[3]~11_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[3]~10_combout\ & ((\regBd|reg31|reg|Q\(3)))) # (!\regBd|readData2[3]~10_combout\ & (\regBd|reg9|reg|Q\(3))))) # (!\RIFIF|out_instr\(4) & (((\regBd|readData2[3]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg9|reg|Q\(3),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[3]~10_combout\,
	datad => \regBd|reg31|reg|Q\(3),
	combout => \regBd|readData2[3]~11_combout\);

\regBd|reg8|reg|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[3]~3_combout\,
	ena => \regBd|Rin1[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg8|reg|Q\(3));

\regBd|reg22|reg|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[3]~3_combout\,
	ena => \regBd|Rin1[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg22|reg|Q\(3));

\regBd|readData2[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[3]~12_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg22|reg|Q\(3))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg22|reg|Q\(3),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(3),
	combout => \regBd|readData2[3]~12_combout\);

\regBd|readData2[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[3]~13_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[3]~12_combout\ & ((\regBd|reg30|reg|Q\(3)))) # (!\regBd|readData2[3]~12_combout\ & (\regBd|reg8|reg|Q\(3))))) # (!\RIFIF|out_instr\(4) & (((\regBd|readData2[3]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg8|reg|Q\(3),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[3]~12_combout\,
	datad => \regBd|reg30|reg|Q\(3),
	combout => \regBd|readData2[3]~13_combout\);

\regBd|readData2[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[3]~14_combout\ = (\RIFIF|out_instr\(15) & (\regBd|readData2[3]~11_combout\)) # (!\RIFIF|out_instr\(15) & ((\regBd|readData2[3]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|readData2[3]~11_combout\,
	datab => \regBd|readData2[3]~13_combout\,
	datad => \RIFIF|out_instr\(15),
	combout => \regBd|readData2[3]~14_combout\);

\RIDEX|output_read2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData2[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read2\(3));

\MUXALU|Saida[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXALU|Saida[3]~4_combout\ = (\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(3))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_imed\(3),
	datab => \RIDEX|output_read2\(3),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \MUXALU|Saida[3]~4_combout\);

\ALU|Add0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~45_combout\ = (\ALU|Add0~26_combout\ & ((\MUXALU|Saida[3]~4_combout\) # ((\RIDEX|output_read1\(3))))) # (!\ALU|Add0~26_combout\ & (\MUXALU|Saida[3]~4_combout\ & (\RIDEX|output_read1\(3) & \ALU|Add0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~26_combout\,
	datab => \MUXALU|Saida[3]~4_combout\,
	datac => \RIDEX|output_read1\(3),
	datad => \ALU|Add0~27_combout\,
	combout => \ALU|Add0~45_combout\);

\ALU|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~46_combout\ = (\ALU|Mux28~1_combout\ & ((\ALU|Add0~45_combout\) # ((\ALU|Add0~17_combout\ & \ALU|Add0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux28~1_combout\,
	datab => \ALU|Add0~45_combout\,
	datac => \ALU|Add0~17_combout\,
	datad => \ALU|Add0~29_combout\,
	combout => \ALU|Add0~46_combout\);

\REXMEM|output_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ALU|Add0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_result\(3));

\DATAMEMORY|memory[48][7]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[48][7]~158_combout\ = (\REXMEM|output_result\(2) & (\REXMEM|output_result\(3) & (\REXMEM|output_result\(1) & !\REXMEM|output_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(3),
	datac => \REXMEM|output_result\(1),
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|memory[48][7]~158_combout\);

\DATAMEMORY|memory[16][4]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[16][4]~250_combout\ = (!\REXMEM|output_result\(5) & ((\REXMEM|output_result\(0) & (\DATAMEMORY|memory[48][7]~158_combout\)) # (!\REXMEM|output_result\(0) & ((\DATAMEMORY|memory[48][7]~159_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[48][7]~158_combout\,
	datab => \DATAMEMORY|memory[48][7]~159_combout\,
	datac => \REXMEM|output_result\(0),
	datad => \REXMEM|output_result\(5),
	combout => \DATAMEMORY|memory[16][4]~250_combout\);

\DATAMEMORY|memory[80][6]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[80][6]~251_combout\ = (\REXMEM|output_result\(6) & \DATAMEMORY|memory[16][4]~250_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[16][4]~250_combout\,
	combout => \DATAMEMORY|memory[80][6]~251_combout\);

\DATAMEMORY|memory~947\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~947_combout\ = (\DATAMEMORY|memory[80][6]~251_combout\ & (((\DATAMEMORY|memory[82][4]~497_combout\)))) # (!\DATAMEMORY|memory[80][6]~251_combout\ & ((\DATAMEMORY|memory[82][4]~497_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[82][4]~497_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[80][6]~251_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[82][4]~497_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~947_combout\);

\DATAMEMORY|memory~948\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~948_combout\ = (\DATAMEMORY|memory[80][6]~251_combout\ & ((\DATAMEMORY|memory~947_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~947_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[80][6]~251_combout\ 
-- & (((\DATAMEMORY|memory~947_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[80][6]~251_combout\,
	datac => \DATAMEMORY|memory~947_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~948_combout\);

\DATAMEMORY|memory[82][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~948_combout\,
	ena => \DATAMEMORY|memory[82][0]~500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[82][2]~q\);

\DATAMEMORY|memory~959\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~959_combout\ = (\DATAMEMORY|memory[88][7]~257_combout\ & (((\DATAMEMORY|memory[90][6]~501_combout\)))) # (!\DATAMEMORY|memory[88][7]~257_combout\ & ((\DATAMEMORY|memory[90][6]~501_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[90][6]~501_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[88][7]~257_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[90][6]~501_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~959_combout\);

\DATAMEMORY|memory~960\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~960_combout\ = (\DATAMEMORY|memory[88][7]~257_combout\ & ((\DATAMEMORY|memory~959_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~959_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[88][7]~257_combout\ 
-- & (((\DATAMEMORY|memory~959_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[88][7]~257_combout\,
	datac => \DATAMEMORY|memory~959_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~960_combout\);

\DATAMEMORY|memory[90][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~960_combout\,
	ena => \DATAMEMORY|memory[90][0]~504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[90][2]~q\);

\DATAMEMORY|memory~961\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~961_combout\ = (\DATAMEMORY|memory[72][2]~263_combout\ & (((\DATAMEMORY|memory[74][2]~505_combout\)))) # (!\DATAMEMORY|memory[72][2]~263_combout\ & ((\DATAMEMORY|memory[74][2]~505_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[74][2]~505_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[72][2]~263_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[74][2]~505_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~961_combout\);

\DATAMEMORY|memory~962\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~962_combout\ = (\DATAMEMORY|memory[72][2]~263_combout\ & ((\DATAMEMORY|memory~961_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~961_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[72][2]~263_combout\ 
-- & (((\DATAMEMORY|memory~961_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[72][2]~263_combout\,
	datac => \DATAMEMORY|memory~961_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~962_combout\);

\DATAMEMORY|memory[74][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~962_combout\,
	ena => \DATAMEMORY|memory[74][0]~508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[74][2]~q\);

\DATAMEMORY|Mux29~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~63_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[90][2]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[74][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[90][2]~q\,
	datab => \DATAMEMORY|memory[74][2]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux29~63_combout\);

\DATAMEMORY|memory~813\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~813_combout\ = (\DATAMEMORY|memory[64][4]~194_combout\ & (((\DATAMEMORY|memory[66][5]~195_combout\)))) # (!\DATAMEMORY|memory[64][4]~194_combout\ & ((\DATAMEMORY|memory[66][5]~195_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[66][5]~195_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[64][4]~194_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[66][5]~195_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~813_combout\);

\DATAMEMORY|memory~814\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~814_combout\ = (\DATAMEMORY|memory[64][4]~194_combout\ & ((\DATAMEMORY|memory~813_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~813_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[64][4]~194_combout\ 
-- & (((\DATAMEMORY|memory~813_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[64][4]~194_combout\,
	datac => \DATAMEMORY|memory~813_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~814_combout\);

\DATAMEMORY|memory[66][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~814_combout\,
	ena => \DATAMEMORY|memory[66][0]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[66][2]~q\);

\DATAMEMORY|Mux29~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~70_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[66][2]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux29~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux29~63_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[66][2]~q\,
	combout => \DATAMEMORY|Mux29~70_combout\);

\DATAMEMORY|memory~949\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~949_combout\ = (\DATAMEMORY|memory[76][4]~269_combout\ & (((\DATAMEMORY|memory[78][6]~509_combout\)))) # (!\DATAMEMORY|memory[76][4]~269_combout\ & ((\DATAMEMORY|memory[78][6]~509_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[78][6]~509_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[76][4]~269_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[78][6]~509_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~949_combout\);

\DATAMEMORY|memory~950\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~950_combout\ = (\DATAMEMORY|memory[76][4]~269_combout\ & ((\DATAMEMORY|memory~949_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~949_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[76][4]~269_combout\ 
-- & (((\DATAMEMORY|memory~949_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[76][4]~269_combout\,
	datac => \DATAMEMORY|memory~949_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~950_combout\);

\DATAMEMORY|memory[78][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~950_combout\,
	ena => \DATAMEMORY|memory[78][0]~512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[78][2]~q\);

\DATAMEMORY|memory~951\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~951_combout\ = (\DATAMEMORY|memory[84][0]~275_combout\ & (((\DATAMEMORY|memory[86][0]~513_combout\)))) # (!\DATAMEMORY|memory[84][0]~275_combout\ & ((\DATAMEMORY|memory[86][0]~513_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[86][0]~513_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[84][0]~275_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[86][0]~513_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~951_combout\);

\DATAMEMORY|memory~952\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~952_combout\ = (\DATAMEMORY|memory[84][0]~275_combout\ & ((\DATAMEMORY|memory~951_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~951_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[84][0]~275_combout\ 
-- & (((\DATAMEMORY|memory~951_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[84][0]~275_combout\,
	datac => \DATAMEMORY|memory~951_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~952_combout\);

\DATAMEMORY|memory[86][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~952_combout\,
	ena => \DATAMEMORY|memory[86][0]~516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[86][2]~q\);

\DATAMEMORY|memory~953\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~953_combout\ = (\DATAMEMORY|memory[68][5]~280_combout\ & (((\DATAMEMORY|memory[70][1]~517_combout\)))) # (!\DATAMEMORY|memory[68][5]~280_combout\ & ((\DATAMEMORY|memory[70][1]~517_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[70][1]~517_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[68][5]~280_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[70][1]~517_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~953_combout\);

\DATAMEMORY|memory~954\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~954_combout\ = (\DATAMEMORY|memory[68][5]~280_combout\ & ((\DATAMEMORY|memory~953_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~953_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[68][5]~280_combout\ 
-- & (((\DATAMEMORY|memory~953_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[68][5]~280_combout\,
	datac => \DATAMEMORY|memory~953_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~954_combout\);

\DATAMEMORY|memory[70][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~954_combout\,
	ena => \DATAMEMORY|memory[70][0]~520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[70][2]~q\);

\DATAMEMORY|Mux29~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~61_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[86][2]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[70][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[86][2]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[70][2]~q\,
	combout => \DATAMEMORY|Mux29~61_combout\);

\DATAMEMORY|memory~955\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~955_combout\ = (\DATAMEMORY|memory[92][5]~286_combout\ & (((\DATAMEMORY|memory[94][6]~521_combout\)))) # (!\DATAMEMORY|memory[92][5]~286_combout\ & ((\DATAMEMORY|memory[94][6]~521_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[94][6]~521_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[92][5]~286_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[94][6]~521_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~955_combout\);

\DATAMEMORY|memory~956\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~956_combout\ = (\DATAMEMORY|memory[92][5]~286_combout\ & ((\DATAMEMORY|memory~955_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~955_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[92][5]~286_combout\ 
-- & (((\DATAMEMORY|memory~955_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[92][5]~286_combout\,
	datac => \DATAMEMORY|memory~955_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~956_combout\);

\DATAMEMORY|memory[94][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~956_combout\,
	ena => \DATAMEMORY|memory[94][0]~524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[94][2]~q\);

\DATAMEMORY|Mux29~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~62_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux29~61_combout\ & ((\DATAMEMORY|memory[94][2]~q\))) # (!\DATAMEMORY|Mux29~61_combout\ & (\DATAMEMORY|memory[78][2]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux29~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[78][2]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux29~61_combout\,
	datad => \DATAMEMORY|memory[94][2]~q\,
	combout => \DATAMEMORY|Mux29~62_combout\);

\DATAMEMORY|Mux29~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~71_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux29~70_combout\ & ((\DATAMEMORY|Mux29~62_combout\))) # (!\DATAMEMORY|Mux29~70_combout\ & (\DATAMEMORY|memory[82][2]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux29~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[82][2]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux29~70_combout\,
	datad => \DATAMEMORY|Mux29~62_combout\,
	combout => \DATAMEMORY|Mux29~71_combout\);

\DATAMEMORY|memory~943\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~943_combout\ = (\DATAMEMORY|memory[24][5]~298_combout\ & (((\DATAMEMORY|memory[26][7]~529_combout\)))) # (!\DATAMEMORY|memory[24][5]~298_combout\ & ((\DATAMEMORY|memory[26][7]~529_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[26][7]~529_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[24][5]~298_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[26][7]~529_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~943_combout\);

\DATAMEMORY|memory~944\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~944_combout\ = (\DATAMEMORY|memory[24][5]~298_combout\ & ((\DATAMEMORY|memory~943_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~943_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[24][5]~298_combout\ 
-- & (((\DATAMEMORY|memory~943_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[24][5]~298_combout\,
	datac => \DATAMEMORY|memory~943_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~944_combout\);

\DATAMEMORY|memory[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~944_combout\,
	ena => \DATAMEMORY|memory[26][0]~532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[26][2]~q\);

\DATAMEMORY|memory~945\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~945_combout\ = (\DATAMEMORY|memory[8][4]~304_combout\ & (((\DATAMEMORY|memory[10][4]~533_combout\)))) # (!\DATAMEMORY|memory[8][4]~304_combout\ & ((\DATAMEMORY|memory[10][4]~533_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[10][4]~533_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[8][4]~304_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[10][4]~533_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~945_combout\);

\DATAMEMORY|memory~946\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~946_combout\ = (\DATAMEMORY|memory[8][4]~304_combout\ & ((\DATAMEMORY|memory~945_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~945_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[8][4]~304_combout\ & 
-- (((\DATAMEMORY|memory~945_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[8][4]~304_combout\,
	datac => \DATAMEMORY|memory~945_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~946_combout\);

\DATAMEMORY|memory[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~946_combout\,
	ena => \DATAMEMORY|memory[10][0]~536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[10][2]~q\);

\DATAMEMORY|Mux29~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~58_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[26][2]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[10][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[26][2]~q\,
	datab => \DATAMEMORY|memory[10][2]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux29~58_combout\);

\DATAMEMORY|memory~931\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~931_combout\ = (\DATAMEMORY|memory[16][4]~339_combout\ & (((\DATAMEMORY|memory[18][4]~537_combout\)))) # (!\DATAMEMORY|memory[16][4]~339_combout\ & ((\DATAMEMORY|memory[18][4]~537_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[18][4]~537_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[16][4]~339_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[18][4]~537_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~931_combout\);

\DATAMEMORY|memory~932\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~932_combout\ = (\DATAMEMORY|memory[16][4]~339_combout\ & ((\DATAMEMORY|memory~931_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~931_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[16][4]~339_combout\ 
-- & (((\DATAMEMORY|memory~931_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[16][4]~339_combout\,
	datac => \DATAMEMORY|memory~931_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~932_combout\);

\DATAMEMORY|memory[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~932_combout\,
	ena => \DATAMEMORY|memory[18][0]~540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[18][2]~q\);

\DATAMEMORY|memory~963\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~963_combout\ = (\DATAMEMORY|memory[0][1]~136_combout\ & (((\DATAMEMORY|memory[2][6]~137_combout\)))) # (!\DATAMEMORY|memory[0][1]~136_combout\ & ((\DATAMEMORY|memory[2][6]~137_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[2][6]~137_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[0][1]~136_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[2][6]~137_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~963_combout\);

\DATAMEMORY|memory~964\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~964_combout\ = (\DATAMEMORY|memory[0][1]~136_combout\ & ((\DATAMEMORY|memory~963_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~963_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[0][1]~136_combout\ & 
-- (((\DATAMEMORY|memory~963_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[0][1]~136_combout\,
	datac => \DATAMEMORY|memory~963_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~964_combout\);

\DATAMEMORY|memory[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~964_combout\,
	ena => \DATAMEMORY|memory[2][0]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[2][2]~q\);

\DATAMEMORY|Mux29~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~72_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[18][2]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[2][2]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & 
-- (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[18][2]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[2][2]~q\,
	combout => \DATAMEMORY|Mux29~72_combout\);

\DATAMEMORY|memory~933\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~933_combout\ = (\DATAMEMORY|memory[12][4]~310_combout\ & (((\DATAMEMORY|memory[14][4]~541_combout\)))) # (!\DATAMEMORY|memory[12][4]~310_combout\ & ((\DATAMEMORY|memory[14][4]~541_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[14][4]~541_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[12][4]~310_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[14][4]~541_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~933_combout\);

\DATAMEMORY|memory~934\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~934_combout\ = (\DATAMEMORY|memory[12][4]~310_combout\ & ((\DATAMEMORY|memory~933_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~933_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[12][4]~310_combout\ 
-- & (((\DATAMEMORY|memory~933_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[12][4]~310_combout\,
	datac => \DATAMEMORY|memory~933_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~934_combout\);

\DATAMEMORY|memory[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~934_combout\,
	ena => \DATAMEMORY|memory[14][0]~544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[14][2]~q\);

\DATAMEMORY|memory~935\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~935_combout\ = (\DATAMEMORY|memory[20][4]~316_combout\ & (((\DATAMEMORY|memory[22][2]~545_combout\)))) # (!\DATAMEMORY|memory[20][4]~316_combout\ & ((\DATAMEMORY|memory[22][2]~545_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[22][2]~545_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[20][4]~316_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[22][2]~545_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~935_combout\);

\DATAMEMORY|memory~936\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~936_combout\ = (\DATAMEMORY|memory[20][4]~316_combout\ & ((\DATAMEMORY|memory~935_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~935_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[20][4]~316_combout\ 
-- & (((\DATAMEMORY|memory~935_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[20][4]~316_combout\,
	datac => \DATAMEMORY|memory~935_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~936_combout\);

\DATAMEMORY|memory[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~936_combout\,
	ena => \DATAMEMORY|memory[22][0]~548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[22][2]~q\);

\DATAMEMORY|memory~937\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~937_combout\ = (\DATAMEMORY|memory[4][6]~321_combout\ & (((\DATAMEMORY|memory[6][6]~549_combout\)))) # (!\DATAMEMORY|memory[4][6]~321_combout\ & ((\DATAMEMORY|memory[6][6]~549_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[6][6]~549_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[4][6]~321_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[6][6]~549_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~937_combout\);

\DATAMEMORY|memory~938\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~938_combout\ = (\DATAMEMORY|memory[4][6]~321_combout\ & ((\DATAMEMORY|memory~937_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~937_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[4][6]~321_combout\ & 
-- (((\DATAMEMORY|memory~937_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[4][6]~321_combout\,
	datac => \DATAMEMORY|memory~937_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~938_combout\);

\DATAMEMORY|memory[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~938_combout\,
	ena => \DATAMEMORY|memory[6][0]~552_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[6][2]~q\);

\DATAMEMORY|Mux29~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~56_combout\ = (\REXMEM|output_result\(3) & (((\REXMEM|output_result\(4))))) # (!\REXMEM|output_result\(3) & ((\REXMEM|output_result\(4) & (\DATAMEMORY|memory[22][2]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[6][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(3),
	datab => \DATAMEMORY|memory[22][2]~q\,
	datac => \REXMEM|output_result\(4),
	datad => \DATAMEMORY|memory[6][2]~q\,
	combout => \DATAMEMORY|Mux29~56_combout\);

\DATAMEMORY|memory~939\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~939_combout\ = (\DATAMEMORY|memory[28][5]~327_combout\ & (((\DATAMEMORY|memory[30][2]~553_combout\)))) # (!\DATAMEMORY|memory[28][5]~327_combout\ & ((\DATAMEMORY|memory[30][2]~553_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[30][2]~553_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[28][5]~327_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[30][2]~553_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~939_combout\);

\DATAMEMORY|memory~940\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~940_combout\ = (\DATAMEMORY|memory[28][5]~327_combout\ & ((\DATAMEMORY|memory~939_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~939_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[28][5]~327_combout\ 
-- & (((\DATAMEMORY|memory~939_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[28][5]~327_combout\,
	datac => \DATAMEMORY|memory~939_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~940_combout\);

\DATAMEMORY|memory[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~940_combout\,
	ena => \DATAMEMORY|memory[30][0]~556_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[30][2]~q\);

\DATAMEMORY|Mux29~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~57_combout\ = (\REXMEM|output_result\(3) & ((\DATAMEMORY|Mux29~56_combout\ & ((\DATAMEMORY|memory[30][2]~q\))) # (!\DATAMEMORY|Mux29~56_combout\ & (\DATAMEMORY|memory[14][2]~q\)))) # (!\REXMEM|output_result\(3) & 
-- (((\DATAMEMORY|Mux29~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[14][2]~q\,
	datab => \REXMEM|output_result\(3),
	datac => \DATAMEMORY|Mux29~56_combout\,
	datad => \DATAMEMORY|memory[30][2]~q\,
	combout => \DATAMEMORY|Mux29~57_combout\);

\DATAMEMORY|Mux29~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~73_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux29~72_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux29~72_combout\ & ((\DATAMEMORY|Mux29~57_combout\))) # 
-- (!\DATAMEMORY|Mux29~72_combout\ & (\DATAMEMORY|Mux29~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux29~58_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux29~72_combout\,
	datad => \DATAMEMORY|Mux29~57_combout\,
	combout => \DATAMEMORY|Mux29~73_combout\);

\DATAMEMORY|Mux29~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~74_combout\ = (\REXMEM|output_result\(6) & (\DATAMEMORY|Mux29~71_combout\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux29~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux29~71_combout\,
	datab => \DATAMEMORY|Mux29~73_combout\,
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|Mux29~74_combout\);

\DATAMEMORY|Mux29~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~27_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux29~24_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux29~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux29~24_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux29~26_combout\,
	combout => \DATAMEMORY|Mux29~27_combout\);

\DATAMEMORY|Mux29~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~28_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux29~27_combout\ & ((\DATAMEMORY|memory[96][2]~q\))) # (!\DATAMEMORY|Mux29~27_combout\ & (\DATAMEMORY|memory[80][2]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux29~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[80][2]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux29~27_combout\,
	datad => \DATAMEMORY|memory[96][2]~q\,
	combout => \DATAMEMORY|Mux29~28_combout\);

\DATAMEMORY|Mux29~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~32_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|memory[32][2]~q\ & ((\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|memory[16][2]~q\) # (!\DATAMEMORY|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[32][2]~q\,
	datac => \DATAMEMORY|memory[16][2]~q\,
	datad => \DATAMEMORY|Mux26~1_combout\,
	combout => \DATAMEMORY|Mux29~32_combout\);

\DATAMEMORY|Mux29~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~33_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux29~32_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux29~32_combout\ & ((\DATAMEMORY|Mux29~31_combout\))) # (!\DATAMEMORY|Mux29~32_combout\ & 
-- (\DATAMEMORY|Mux29~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux29~29_combout\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux29~31_combout\,
	datad => \DATAMEMORY|Mux29~32_combout\,
	combout => \DATAMEMORY|Mux29~33_combout\);

\DATAMEMORY|Mux29~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~34_combout\ = (\REXMEM|output_result\(6) & (\DATAMEMORY|Mux29~28_combout\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux29~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux29~28_combout\,
	datab => \DATAMEMORY|Mux29~33_combout\,
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|Mux29~34_combout\);

\RMEMWB|output_rdData[18]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RMEMWB|output_rdData[18]~10_combout\ = (\REXMEM|output_result\(1) & ((\DATAMEMORY|Mux29~34_combout\))) # (!\REXMEM|output_result\(1) & (\DATAMEMORY|Mux29~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux29~74_combout\,
	datab => \DATAMEMORY|Mux29~34_combout\,
	datad => \REXMEM|output_result\(1),
	combout => \RMEMWB|output_rdData[18]~10_combout\);

\DATAMEMORY|Mux29~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~20_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux29~17_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux29~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux29~17_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux29~19_combout\,
	combout => \DATAMEMORY|Mux29~20_combout\);

\DATAMEMORY|Mux29~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~21_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux29~20_combout\ & ((\DATAMEMORY|memory[64][2]~q\))) # (!\DATAMEMORY|Mux29~20_combout\ & (\DATAMEMORY|memory[48][2]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux29~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[48][2]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux29~20_combout\,
	datad => \DATAMEMORY|memory[64][2]~q\,
	combout => \DATAMEMORY|Mux29~21_combout\);

\DATAMEMORY|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux21~0_combout\ = (\RMEMWB|output_rdData[11]~24_combout\ & (((\RMEMWB|output_rdData[0]~25_combout\)))) # (!\RMEMWB|output_rdData[11]~24_combout\ & ((\RMEMWB|output_rdData[0]~25_combout\ & (\DATAMEMORY|memory[100][2]~q\)) # 
-- (!\RMEMWB|output_rdData[0]~25_combout\ & ((\DATAMEMORY|Mux29~76_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[11]~24_combout\,
	datab => \DATAMEMORY|memory[100][2]~q\,
	datac => \RMEMWB|output_rdData[0]~25_combout\,
	datad => \DATAMEMORY|Mux29~76_combout\,
	combout => \DATAMEMORY|Mux21~0_combout\);

\DATAMEMORY|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux21~1_combout\ = (\RMEMWB|output_rdData[11]~24_combout\ & ((\DATAMEMORY|Mux21~0_combout\ & ((\DATAMEMORY|memory[0][2]~q\))) # (!\DATAMEMORY|Mux21~0_combout\ & (\DATAMEMORY|Mux29~21_combout\)))) # (!\RMEMWB|output_rdData[11]~24_combout\ & 
-- (((\DATAMEMORY|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux29~21_combout\,
	datab => \RMEMWB|output_rdData[11]~24_combout\,
	datac => \DATAMEMORY|Mux21~0_combout\,
	datad => \DATAMEMORY|memory[0][2]~q\,
	combout => \DATAMEMORY|Mux21~1_combout\);

\DATAMEMORY|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux13~2_combout\ = (\RMEMWB|output_rdData[20]~27_combout\ & (((\RMEMWB|output_rdData[0]~17_combout\)))) # (!\RMEMWB|output_rdData[20]~27_combout\ & ((\RMEMWB|output_rdData[0]~17_combout\ & (\DATAMEMORY|Mux21~1_combout\)) # 
-- (!\RMEMWB|output_rdData[0]~17_combout\ & ((\DATAMEMORY|Mux29~84_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[20]~27_combout\,
	datab => \DATAMEMORY|Mux21~1_combout\,
	datac => \RMEMWB|output_rdData[0]~17_combout\,
	datad => \DATAMEMORY|Mux29~84_combout\,
	combout => \DATAMEMORY|Mux13~2_combout\);

\DATAMEMORY|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux13~3_combout\ = (\RMEMWB|output_rdData[20]~27_combout\ & ((\DATAMEMORY|Mux13~2_combout\ & ((\DATAMEMORY|memory[98][2]~q\))) # (!\DATAMEMORY|Mux13~2_combout\ & (\DATAMEMORY|Mux13~1_combout\)))) # (!\RMEMWB|output_rdData[20]~27_combout\ & 
-- (((\DATAMEMORY|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux13~1_combout\,
	datab => \RMEMWB|output_rdData[20]~27_combout\,
	datac => \DATAMEMORY|Mux13~2_combout\,
	datad => \DATAMEMORY|memory[98][2]~q\,
	combout => \DATAMEMORY|Mux13~3_combout\);

\RMEMWB|output_rdData[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RMEMWB|output_rdData[18]~10_combout\,
	asdata => \DATAMEMORY|Mux13~3_combout\,
	sload => \RMEMWB|output_rdData[11]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_rdData\(18));

\MUXALU|Saida[18]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXALU|Saida[18]~13_combout\ = (\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(6))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_imed\(6),
	datab => \RIDEX|output_read2\(18),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \MUXALU|Saida[18]~13_combout\);

\ALU|Add0~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~111_combout\ = (\ALU|Add0~26_combout\ & ((\MUXALU|Saida[18]~13_combout\) # ((\RIDEX|output_read1\(18))))) # (!\ALU|Add0~26_combout\ & (\MUXALU|Saida[18]~13_combout\ & (\RIDEX|output_read1\(18) & \ALU|Add0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~26_combout\,
	datab => \MUXALU|Saida[18]~13_combout\,
	datac => \RIDEX|output_read1\(18),
	datad => \ALU|Add0~27_combout\,
	combout => \ALU|Add0~111_combout\);

\ALU|Add0~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~115_combout\ = (\ALU|Mux28~1_combout\ & ((\ALU|Add0~111_combout\) # ((\ALU|Add0~29_combout\ & \ALU|Add0~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux28~1_combout\,
	datab => \ALU|Add0~111_combout\,
	datac => \ALU|Add0~29_combout\,
	datad => \ALU|Add0~113_combout\,
	combout => \ALU|Add0~115_combout\);

\REXMEM|output_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ALU|Add0~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_result\(18));

\RMEMWB|output_addr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_result\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_addr\(18));

\MUXWB|Saida[18]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXWB|Saida[18]~18_combout\ = (\RMEMWB|output_WB\(0) & (\RMEMWB|output_rdData\(18))) # (!\RMEMWB|output_WB\(0) & ((\RMEMWB|output_addr\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData\(18),
	datab => \RMEMWB|output_addr\(18),
	datad => \RMEMWB|output_WB\(0),
	combout => \MUXWB|Saida[18]~18_combout\);

\regBd|reg9|reg|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[18]~18_combout\,
	ena => \regBd|Rin1[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg9|reg|Q\(18));

\regBd|reg23|reg|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[18]~18_combout\,
	ena => \regBd|Rin1[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg23|reg|Q\(18));

\regBd|readData2[18]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[18]~90_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg23|reg|Q\(18))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg1|reg|Q\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg23|reg|Q\(18),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg1|reg|Q\(18),
	combout => \regBd|readData2[18]~90_combout\);

\regBd|readData2[18]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[18]~91_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[18]~90_combout\ & ((\regBd|reg31|reg|Q\(18)))) # (!\regBd|readData2[18]~90_combout\ & (\regBd|reg9|reg|Q\(18))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[18]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg9|reg|Q\(18),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[18]~90_combout\,
	datad => \regBd|reg31|reg|Q\(18),
	combout => \regBd|readData2[18]~91_combout\);

\regBd|reg8|reg|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[18]~18_combout\,
	ena => \regBd|Rin1[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg8|reg|Q\(18));

\regBd|reg22|reg|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[18]~18_combout\,
	ena => \regBd|Rin1[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg22|reg|Q\(18));

\regBd|readData2[18]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[18]~92_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg22|reg|Q\(18))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg22|reg|Q\(18),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(18),
	combout => \regBd|readData2[18]~92_combout\);

\regBd|readData2[18]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[18]~93_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[18]~92_combout\ & ((\regBd|reg30|reg|Q\(18)))) # (!\regBd|readData2[18]~92_combout\ & (\regBd|reg8|reg|Q\(18))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[18]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg8|reg|Q\(18),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[18]~92_combout\,
	datad => \regBd|reg30|reg|Q\(18),
	combout => \regBd|readData2[18]~93_combout\);

\regBd|readData2[18]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[18]~94_combout\ = (\RIFIF|out_instr\(15) & (\regBd|readData2[18]~91_combout\)) # (!\RIFIF|out_instr\(15) & ((\regBd|readData2[18]~93_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|readData2[18]~91_combout\,
	datab => \regBd|readData2[18]~93_combout\,
	datad => \RIFIF|out_instr\(15),
	combout => \regBd|readData2[18]~94_combout\);

\RIDEX|output_read2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData2[18]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read2\(18));

\REXMEM|output_wrData[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_read2\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_wrData\(18));

\DATAMEMORY|memory~867\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~867_combout\ = (\DATAMEMORY|memory[3][3]~342_combout\ & (((\DATAMEMORY|memory[83][0]~343_combout\)))) # (!\DATAMEMORY|memory[3][3]~342_combout\ & ((\DATAMEMORY|memory[83][0]~343_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[83][0]~343_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~342_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[83][0]~343_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~867_combout\);

\DATAMEMORY|memory~868\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~868_combout\ = (\DATAMEMORY|memory[3][3]~342_combout\ & ((\DATAMEMORY|memory~867_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~867_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~342_combout\ & 
-- (((\DATAMEMORY|memory~867_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~342_combout\,
	datac => \DATAMEMORY|memory~867_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~868_combout\);

\DATAMEMORY|memory[83][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~868_combout\,
	ena => \DATAMEMORY|memory[83][0]~346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[83][2]~q\);

\DATAMEMORY|memory~869\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~869_combout\ = (\DATAMEMORY|memory[3][3]~348_combout\ & (((\DATAMEMORY|memory[23][0]~349_combout\)))) # (!\DATAMEMORY|memory[3][3]~348_combout\ & ((\DATAMEMORY|memory[23][0]~349_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[23][0]~349_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~348_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[23][0]~349_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~869_combout\);

\DATAMEMORY|memory~870\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~870_combout\ = (\DATAMEMORY|memory[3][3]~348_combout\ & ((\DATAMEMORY|memory~869_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~869_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~348_combout\ & 
-- (((\DATAMEMORY|memory~869_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~348_combout\,
	datac => \DATAMEMORY|memory~869_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~870_combout\);

\DATAMEMORY|memory[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~870_combout\,
	ena => \DATAMEMORY|memory[23][0]~353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[23][2]~q\);

\DATAMEMORY|memory~871\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~871_combout\ = (\DATAMEMORY|memory[3][3]~354_combout\ & (((\DATAMEMORY|memory[19][2]~355_combout\)))) # (!\DATAMEMORY|memory[3][3]~354_combout\ & ((\DATAMEMORY|memory[19][2]~355_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[19][2]~355_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~354_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[19][2]~355_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~871_combout\);

\DATAMEMORY|memory~872\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~872_combout\ = (\DATAMEMORY|memory[3][3]~354_combout\ & ((\DATAMEMORY|memory~871_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~871_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~354_combout\ & 
-- (((\DATAMEMORY|memory~871_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~354_combout\,
	datac => \DATAMEMORY|memory~871_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~872_combout\);

\DATAMEMORY|memory[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~872_combout\,
	ena => \DATAMEMORY|memory[19][0]~358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[19][2]~q\);

\DATAMEMORY|Mux29~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~35_combout\ = (\REXMEM|output_result\(6) & (((\REXMEM|output_result\(2))))) # (!\REXMEM|output_result\(6) & ((\REXMEM|output_result\(2) & (\DATAMEMORY|memory[23][2]~q\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|memory[19][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[23][2]~q\,
	datac => \REXMEM|output_result\(2),
	datad => \DATAMEMORY|memory[19][2]~q\,
	combout => \DATAMEMORY|Mux29~35_combout\);

\DATAMEMORY|memory~873\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~873_combout\ = (\DATAMEMORY|memory[3][3]~359_combout\ & (((\DATAMEMORY|memory[87][7]~360_combout\)))) # (!\DATAMEMORY|memory[3][3]~359_combout\ & ((\DATAMEMORY|memory[87][7]~360_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[87][7]~360_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~359_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[87][7]~360_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~873_combout\);

\DATAMEMORY|memory~874\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~874_combout\ = (\DATAMEMORY|memory[3][3]~359_combout\ & ((\DATAMEMORY|memory~873_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~873_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~359_combout\ & 
-- (((\DATAMEMORY|memory~873_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~359_combout\,
	datac => \DATAMEMORY|memory~873_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~874_combout\);

\DATAMEMORY|memory[87][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~874_combout\,
	ena => \DATAMEMORY|memory[87][0]~364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[87][2]~q\);

\DATAMEMORY|Mux29~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~36_combout\ = (\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux29~35_combout\ & ((\DATAMEMORY|memory[87][2]~q\))) # (!\DATAMEMORY|Mux29~35_combout\ & (\DATAMEMORY|memory[83][2]~q\)))) # (!\REXMEM|output_result\(6) & 
-- (((\DATAMEMORY|Mux29~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[83][2]~q\,
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|Mux29~35_combout\,
	datad => \DATAMEMORY|memory[87][2]~q\,
	combout => \DATAMEMORY|Mux29~36_combout\);

\DATAMEMORY|memory~875\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~875_combout\ = (\DATAMEMORY|memory[3][3]~366_combout\ & (((\DATAMEMORY|memory[75][6]~367_combout\)))) # (!\DATAMEMORY|memory[3][3]~366_combout\ & ((\DATAMEMORY|memory[75][6]~367_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[75][6]~367_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~366_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[75][6]~367_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~875_combout\);

\DATAMEMORY|memory~876\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~876_combout\ = (\DATAMEMORY|memory[3][3]~366_combout\ & ((\DATAMEMORY|memory~875_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~875_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~366_combout\ & 
-- (((\DATAMEMORY|memory~875_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~366_combout\,
	datac => \DATAMEMORY|memory~875_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~876_combout\);

\DATAMEMORY|memory[75][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~876_combout\,
	ena => \DATAMEMORY|memory[75][0]~370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[75][2]~q\);

\DATAMEMORY|memory~877\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~877_combout\ = (\DATAMEMORY|memory[3][3]~372_combout\ & (((\DATAMEMORY|memory[15][4]~373_combout\)))) # (!\DATAMEMORY|memory[3][3]~372_combout\ & ((\DATAMEMORY|memory[15][4]~373_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[15][4]~373_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~372_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[15][4]~373_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~877_combout\);

\DATAMEMORY|memory~878\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~878_combout\ = (\DATAMEMORY|memory[3][3]~372_combout\ & ((\DATAMEMORY|memory~877_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~877_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~372_combout\ & 
-- (((\DATAMEMORY|memory~877_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~372_combout\,
	datac => \DATAMEMORY|memory~877_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~878_combout\);

\DATAMEMORY|memory[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~878_combout\,
	ena => \DATAMEMORY|memory[15][0]~377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[15][2]~q\);

\DATAMEMORY|memory~879\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~879_combout\ = (\DATAMEMORY|memory[3][3]~378_combout\ & (((\DATAMEMORY|memory[11][4]~379_combout\)))) # (!\DATAMEMORY|memory[3][3]~378_combout\ & ((\DATAMEMORY|memory[11][4]~379_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[11][4]~379_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~378_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[11][4]~379_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~879_combout\);

\DATAMEMORY|memory~880\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~880_combout\ = (\DATAMEMORY|memory[3][3]~378_combout\ & ((\DATAMEMORY|memory~879_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~879_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~378_combout\ & 
-- (((\DATAMEMORY|memory~879_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~378_combout\,
	datac => \DATAMEMORY|memory~879_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~880_combout\);

\DATAMEMORY|memory[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~880_combout\,
	ena => \DATAMEMORY|memory[11][0]~382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[11][2]~q\);

\DATAMEMORY|Mux29~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~37_combout\ = (\REXMEM|output_result\(6) & (((\REXMEM|output_result\(2))))) # (!\REXMEM|output_result\(6) & ((\REXMEM|output_result\(2) & (\DATAMEMORY|memory[15][2]~q\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|memory[11][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[15][2]~q\,
	datac => \REXMEM|output_result\(2),
	datad => \DATAMEMORY|memory[11][2]~q\,
	combout => \DATAMEMORY|Mux29~37_combout\);

\DATAMEMORY|memory~881\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~881_combout\ = (\DATAMEMORY|memory[3][3]~383_combout\ & (((\DATAMEMORY|memory[79][4]~384_combout\)))) # (!\DATAMEMORY|memory[3][3]~383_combout\ & ((\DATAMEMORY|memory[79][4]~384_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[79][4]~384_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~383_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[79][4]~384_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~881_combout\);

\DATAMEMORY|memory~882\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~882_combout\ = (\DATAMEMORY|memory[3][3]~383_combout\ & ((\DATAMEMORY|memory~881_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~881_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~383_combout\ & 
-- (((\DATAMEMORY|memory~881_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~383_combout\,
	datac => \DATAMEMORY|memory~881_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~882_combout\);

\DATAMEMORY|memory[79][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~882_combout\,
	ena => \DATAMEMORY|memory[79][0]~388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[79][2]~q\);

\DATAMEMORY|Mux29~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~38_combout\ = (\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux29~37_combout\ & ((\DATAMEMORY|memory[79][2]~q\))) # (!\DATAMEMORY|Mux29~37_combout\ & (\DATAMEMORY|memory[75][2]~q\)))) # (!\REXMEM|output_result\(6) & 
-- (((\DATAMEMORY|Mux29~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[75][2]~q\,
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|Mux29~37_combout\,
	datad => \DATAMEMORY|memory[79][2]~q\,
	combout => \DATAMEMORY|Mux29~38_combout\);

\DATAMEMORY|memory~883\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~883_combout\ = (\DATAMEMORY|memory[3][3]~86_combout\ & (((\DATAMEMORY|memory[67][5]~389_combout\)))) # (!\DATAMEMORY|memory[3][3]~86_combout\ & ((\DATAMEMORY|memory[67][5]~389_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[67][5]~389_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~86_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[67][5]~389_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~883_combout\);

\DATAMEMORY|memory~884\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~884_combout\ = (\DATAMEMORY|memory[3][3]~86_combout\ & ((\DATAMEMORY|memory~883_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~883_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~86_combout\ & 
-- (((\DATAMEMORY|memory~883_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~86_combout\,
	datac => \DATAMEMORY|memory~883_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~884_combout\);

\DATAMEMORY|memory[67][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~884_combout\,
	ena => \DATAMEMORY|memory[67][0]~392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[67][2]~q\);

\DATAMEMORY|memory~885\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~885_combout\ = (\DATAMEMORY|memory[3][3]~393_combout\ & (((\DATAMEMORY|memory[7][7]~394_combout\)))) # (!\DATAMEMORY|memory[3][3]~393_combout\ & ((\DATAMEMORY|memory[7][7]~394_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[7][7]~394_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~393_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[7][7]~394_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~885_combout\);

\DATAMEMORY|memory~886\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~886_combout\ = (\DATAMEMORY|memory[3][3]~393_combout\ & ((\DATAMEMORY|memory~885_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~885_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~393_combout\ & 
-- (((\DATAMEMORY|memory~885_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~393_combout\,
	datac => \DATAMEMORY|memory~885_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~886_combout\);

\DATAMEMORY|memory[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~886_combout\,
	ena => \DATAMEMORY|memory[7][0]~398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[7][2]~q\);

\DATAMEMORY|memory~887\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~887_combout\ = (\DATAMEMORY|memory[3][3]~132_combout\ & (((\DATAMEMORY|memory[3][3]~399_combout\)))) # (!\DATAMEMORY|memory[3][3]~132_combout\ & ((\DATAMEMORY|memory[3][3]~399_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[3][3]~399_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~132_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[3][3]~399_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~887_combout\);

\DATAMEMORY|memory~888\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~888_combout\ = (\DATAMEMORY|memory[3][3]~132_combout\ & ((\DATAMEMORY|memory~887_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~887_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~132_combout\ & 
-- (((\DATAMEMORY|memory~887_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~132_combout\,
	datac => \DATAMEMORY|memory~887_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~888_combout\);

\DATAMEMORY|memory[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~888_combout\,
	ena => \DATAMEMORY|memory[3][0]~402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[3][2]~q\);

\DATAMEMORY|Mux29~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~39_combout\ = (\REXMEM|output_result\(6) & (((\REXMEM|output_result\(2))))) # (!\REXMEM|output_result\(6) & ((\REXMEM|output_result\(2) & (\DATAMEMORY|memory[7][2]~q\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|memory[3][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[7][2]~q\,
	datac => \REXMEM|output_result\(2),
	datad => \DATAMEMORY|memory[3][2]~q\,
	combout => \DATAMEMORY|Mux29~39_combout\);

\DATAMEMORY|memory~889\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~889_combout\ = (\DATAMEMORY|memory[3][3]~403_combout\ & (((\DATAMEMORY|memory[71][4]~404_combout\)))) # (!\DATAMEMORY|memory[3][3]~403_combout\ & ((\DATAMEMORY|memory[71][4]~404_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[71][4]~404_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~403_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[71][4]~404_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~889_combout\);

\DATAMEMORY|memory~890\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~890_combout\ = (\DATAMEMORY|memory[3][3]~403_combout\ & ((\DATAMEMORY|memory~889_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~889_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~403_combout\ & 
-- (((\DATAMEMORY|memory~889_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~403_combout\,
	datac => \DATAMEMORY|memory~889_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~890_combout\);

\DATAMEMORY|memory[71][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~890_combout\,
	ena => \DATAMEMORY|memory[71][0]~408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[71][2]~q\);

\DATAMEMORY|Mux29~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~40_combout\ = (\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux29~39_combout\ & ((\DATAMEMORY|memory[71][2]~q\))) # (!\DATAMEMORY|Mux29~39_combout\ & (\DATAMEMORY|memory[67][2]~q\)))) # (!\REXMEM|output_result\(6) & 
-- (((\DATAMEMORY|Mux29~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[67][2]~q\,
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|Mux29~39_combout\,
	datad => \DATAMEMORY|memory[71][2]~q\,
	combout => \DATAMEMORY|Mux29~40_combout\);

\DATAMEMORY|Mux29~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~41_combout\ = (\REXMEM|output_result\(4) & (((\REXMEM|output_result\(3))))) # (!\REXMEM|output_result\(4) & ((\REXMEM|output_result\(3) & (\DATAMEMORY|Mux29~38_combout\)) # (!\REXMEM|output_result\(3) & 
-- ((\DATAMEMORY|Mux29~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \DATAMEMORY|Mux29~38_combout\,
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Mux29~40_combout\,
	combout => \DATAMEMORY|Mux29~41_combout\);

\DATAMEMORY|memory~891\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~891_combout\ = (\DATAMEMORY|memory[3][3]~410_combout\ & (((\DATAMEMORY|memory[91][5]~411_combout\)))) # (!\DATAMEMORY|memory[3][3]~410_combout\ & ((\DATAMEMORY|memory[91][5]~411_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[91][5]~411_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~410_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[91][5]~411_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~891_combout\);

\DATAMEMORY|memory~892\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~892_combout\ = (\DATAMEMORY|memory[3][3]~410_combout\ & ((\DATAMEMORY|memory~891_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~891_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~410_combout\ & 
-- (((\DATAMEMORY|memory~891_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~410_combout\,
	datac => \DATAMEMORY|memory~891_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~892_combout\);

\DATAMEMORY|memory[91][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~892_combout\,
	ena => \DATAMEMORY|memory[91][0]~414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[91][2]~q\);

\DATAMEMORY|memory~893\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~893_combout\ = (\DATAMEMORY|memory[3][3]~416_combout\ & (((\DATAMEMORY|memory[31][5]~417_combout\)))) # (!\DATAMEMORY|memory[3][3]~416_combout\ & ((\DATAMEMORY|memory[31][5]~417_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[31][5]~417_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~416_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[31][5]~417_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~893_combout\);

\DATAMEMORY|memory~894\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~894_combout\ = (\DATAMEMORY|memory[3][3]~416_combout\ & ((\DATAMEMORY|memory~893_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~893_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~416_combout\ & 
-- (((\DATAMEMORY|memory~893_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~416_combout\,
	datac => \DATAMEMORY|memory~893_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~894_combout\);

\DATAMEMORY|memory[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~894_combout\,
	ena => \DATAMEMORY|memory[31][0]~421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[31][2]~q\);

\DATAMEMORY|memory~895\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~895_combout\ = (\DATAMEMORY|memory[3][3]~422_combout\ & (((\DATAMEMORY|memory[27][2]~423_combout\)))) # (!\DATAMEMORY|memory[3][3]~422_combout\ & ((\DATAMEMORY|memory[27][2]~423_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[27][2]~423_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~422_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[27][2]~423_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~895_combout\);

\DATAMEMORY|memory~896\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~896_combout\ = (\DATAMEMORY|memory[3][3]~422_combout\ & ((\DATAMEMORY|memory~895_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~895_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~422_combout\ & 
-- (((\DATAMEMORY|memory~895_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~422_combout\,
	datac => \DATAMEMORY|memory~895_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~896_combout\);

\DATAMEMORY|memory[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~896_combout\,
	ena => \DATAMEMORY|memory[27][0]~426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[27][2]~q\);

\DATAMEMORY|Mux29~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~42_combout\ = (\REXMEM|output_result\(6) & (((\REXMEM|output_result\(2))))) # (!\REXMEM|output_result\(6) & ((\REXMEM|output_result\(2) & (\DATAMEMORY|memory[31][2]~q\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|memory[27][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[31][2]~q\,
	datac => \REXMEM|output_result\(2),
	datad => \DATAMEMORY|memory[27][2]~q\,
	combout => \DATAMEMORY|Mux29~42_combout\);

\DATAMEMORY|memory~897\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~897_combout\ = (\DATAMEMORY|memory[3][3]~427_combout\ & (((\DATAMEMORY|memory[95][4]~428_combout\)))) # (!\DATAMEMORY|memory[3][3]~427_combout\ & ((\DATAMEMORY|memory[95][4]~428_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[95][4]~428_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~427_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[95][4]~428_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~897_combout\);

\DATAMEMORY|memory~898\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~898_combout\ = (\DATAMEMORY|memory[3][3]~427_combout\ & ((\DATAMEMORY|memory~897_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~897_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~427_combout\ & 
-- (((\DATAMEMORY|memory~897_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~427_combout\,
	datac => \DATAMEMORY|memory~897_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~898_combout\);

\DATAMEMORY|memory[95][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~898_combout\,
	ena => \DATAMEMORY|memory[95][0]~432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[95][2]~q\);

\DATAMEMORY|Mux29~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~43_combout\ = (\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux29~42_combout\ & ((\DATAMEMORY|memory[95][2]~q\))) # (!\DATAMEMORY|Mux29~42_combout\ & (\DATAMEMORY|memory[91][2]~q\)))) # (!\REXMEM|output_result\(6) & 
-- (((\DATAMEMORY|Mux29~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[91][2]~q\,
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|Mux29~42_combout\,
	datad => \DATAMEMORY|memory[95][2]~q\,
	combout => \DATAMEMORY|Mux29~43_combout\);

\DATAMEMORY|Mux29~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~44_combout\ = (\REXMEM|output_result\(4) & ((\DATAMEMORY|Mux29~41_combout\ & ((\DATAMEMORY|Mux29~43_combout\))) # (!\DATAMEMORY|Mux29~41_combout\ & (\DATAMEMORY|Mux29~36_combout\)))) # (!\REXMEM|output_result\(4) & 
-- (((\DATAMEMORY|Mux29~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux29~36_combout\,
	datab => \REXMEM|output_result\(4),
	datac => \DATAMEMORY|Mux29~41_combout\,
	datad => \DATAMEMORY|Mux29~43_combout\,
	combout => \DATAMEMORY|Mux29~44_combout\);

\DATAMEMORY|Mux29~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~48_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux29~45_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux29~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux29~45_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux29~47_combout\,
	combout => \DATAMEMORY|Mux29~48_combout\);

\DATAMEMORY|Mux29~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~49_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux29~48_combout\ & ((\DATAMEMORY|memory[97][2]~q\))) # (!\DATAMEMORY|Mux29~48_combout\ & (\DATAMEMORY|memory[81][2]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux29~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[81][2]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux29~48_combout\,
	datad => \DATAMEMORY|memory[97][2]~q\,
	combout => \DATAMEMORY|Mux29~49_combout\);

\DATAMEMORY|Mux29~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~53_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|memory[33][2]~q\ & ((\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|memory[17][2]~q\) # (!\DATAMEMORY|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[33][2]~q\,
	datac => \DATAMEMORY|memory[17][2]~q\,
	datad => \DATAMEMORY|Mux26~1_combout\,
	combout => \DATAMEMORY|Mux29~53_combout\);

\DATAMEMORY|Mux29~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~54_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux29~53_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux29~53_combout\ & ((\DATAMEMORY|Mux29~52_combout\))) # (!\DATAMEMORY|Mux29~53_combout\ & 
-- (\DATAMEMORY|Mux29~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux29~50_combout\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux29~52_combout\,
	datad => \DATAMEMORY|Mux29~53_combout\,
	combout => \DATAMEMORY|Mux29~54_combout\);

\DATAMEMORY|Mux29~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~55_combout\ = (\REXMEM|output_result\(6) & (\DATAMEMORY|Mux29~49_combout\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux29~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux29~49_combout\,
	datab => \DATAMEMORY|Mux29~54_combout\,
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|Mux29~55_combout\);

\RMEMWB|output_rdData[10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RMEMWB|output_rdData[10]~2_combout\ = (\REXMEM|output_result\(1) & ((\DATAMEMORY|Mux29~55_combout\))) # (!\REXMEM|output_result\(1) & (\DATAMEMORY|Mux29~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux29~44_combout\,
	datab => \DATAMEMORY|Mux29~55_combout\,
	datad => \REXMEM|output_result\(1),
	combout => \RMEMWB|output_rdData[10]~2_combout\);

\DATAMEMORY|Mux21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux21~2_combout\ = (\RMEMWB|output_rdData[11]~22_combout\ & (((\RMEMWB|output_rdData[11]~23_combout\)))) # (!\RMEMWB|output_rdData[11]~22_combout\ & ((\RMEMWB|output_rdData[11]~23_combout\ & (\RMEMWB|output_rdData[18]~10_combout\)) # 
-- (!\RMEMWB|output_rdData[11]~23_combout\ & ((\DATAMEMORY|Mux21~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[11]~22_combout\,
	datab => \RMEMWB|output_rdData[18]~10_combout\,
	datac => \RMEMWB|output_rdData[11]~23_combout\,
	datad => \DATAMEMORY|Mux21~1_combout\,
	combout => \DATAMEMORY|Mux21~2_combout\);

\DATAMEMORY|Mux21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux21~3_combout\ = (\RMEMWB|output_rdData[11]~22_combout\ & ((\DATAMEMORY|Mux21~2_combout\ & ((\DATAMEMORY|Mux29~11_combout\))) # (!\DATAMEMORY|Mux21~2_combout\ & (\DATAMEMORY|memory[98][2]~q\)))) # (!\RMEMWB|output_rdData[11]~22_combout\ & 
-- (((\DATAMEMORY|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[98][2]~q\,
	datab => \RMEMWB|output_rdData[11]~22_combout\,
	datac => \DATAMEMORY|Mux21~2_combout\,
	datad => \DATAMEMORY|Mux29~11_combout\,
	combout => \DATAMEMORY|Mux21~3_combout\);

\RMEMWB|output_rdData[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RMEMWB|output_rdData[10]~2_combout\,
	asdata => \DATAMEMORY|Mux21~3_combout\,
	sload => \RMEMWB|output_rdData[11]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_rdData\(10));

\MUXALU|Saida[10]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXALU|Saida[10]~7_combout\ = (\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(6))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_imed\(6),
	datab => \RIDEX|output_read2\(10),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \MUXALU|Saida[10]~7_combout\);

\ALU|Add0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~65_combout\ = (\ALU|Add0~26_combout\ & ((\MUXALU|Saida[10]~7_combout\) # ((\RIDEX|output_read1\(10))))) # (!\ALU|Add0~26_combout\ & (\MUXALU|Saida[10]~7_combout\ & (\RIDEX|output_read1\(10) & \ALU|Add0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~26_combout\,
	datab => \MUXALU|Saida[10]~7_combout\,
	datac => \RIDEX|output_read1\(10),
	datad => \ALU|Add0~27_combout\,
	combout => \ALU|Add0~65_combout\);

\ALU|Add0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~69_combout\ = (\ALU|Mux28~1_combout\ & ((\ALU|Add0~65_combout\) # ((\ALU|Add0~29_combout\ & \ALU|Add0~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux28~1_combout\,
	datab => \ALU|Add0~65_combout\,
	datac => \ALU|Add0~29_combout\,
	datad => \ALU|Add0~67_combout\,
	combout => \ALU|Add0~69_combout\);

\REXMEM|output_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ALU|Add0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_result\(10));

\RMEMWB|output_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_result\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_addr\(10));

\MUXWB|Saida[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXWB|Saida[10]~10_combout\ = (\RMEMWB|output_WB\(0) & (\RMEMWB|output_rdData\(10))) # (!\RMEMWB|output_WB\(0) & ((\RMEMWB|output_addr\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData\(10),
	datab => \RMEMWB|output_addr\(10),
	datad => \RMEMWB|output_WB\(0),
	combout => \MUXWB|Saida[10]~10_combout\);

\regBd|reg9|reg|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[10]~10_combout\,
	ena => \regBd|Rin1[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg9|reg|Q\(10));

\regBd|reg23|reg|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[10]~10_combout\,
	ena => \regBd|Rin1[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg23|reg|Q\(10));

\regBd|readData2[10]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[10]~50_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg23|reg|Q\(10))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg1|reg|Q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg23|reg|Q\(10),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg1|reg|Q\(10),
	combout => \regBd|readData2[10]~50_combout\);

\regBd|readData2[10]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[10]~51_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[10]~50_combout\ & ((\regBd|reg31|reg|Q\(10)))) # (!\regBd|readData2[10]~50_combout\ & (\regBd|reg9|reg|Q\(10))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[10]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg9|reg|Q\(10),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[10]~50_combout\,
	datad => \regBd|reg31|reg|Q\(10),
	combout => \regBd|readData2[10]~51_combout\);

\regBd|reg8|reg|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[10]~10_combout\,
	ena => \regBd|Rin1[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg8|reg|Q\(10));

\regBd|reg22|reg|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[10]~10_combout\,
	ena => \regBd|Rin1[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg22|reg|Q\(10));

\regBd|readData2[10]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[10]~52_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg22|reg|Q\(10))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg22|reg|Q\(10),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(10),
	combout => \regBd|readData2[10]~52_combout\);

\regBd|readData2[10]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[10]~53_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[10]~52_combout\ & ((\regBd|reg30|reg|Q\(10)))) # (!\regBd|readData2[10]~52_combout\ & (\regBd|reg8|reg|Q\(10))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[10]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg8|reg|Q\(10),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[10]~52_combout\,
	datad => \regBd|reg30|reg|Q\(10),
	combout => \regBd|readData2[10]~53_combout\);

\regBd|readData2[10]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[10]~54_combout\ = (\RIFIF|out_instr\(15) & (\regBd|readData2[10]~51_combout\)) # (!\RIFIF|out_instr\(15) & ((\regBd|readData2[10]~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|readData2[10]~51_combout\,
	datab => \regBd|readData2[10]~53_combout\,
	datad => \RIFIF|out_instr\(15),
	combout => \regBd|readData2[10]~54_combout\);

\RIDEX|output_read2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData2[10]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read2\(10));

\REXMEM|output_wrData[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_read2\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_wrData\(10));

\DATAMEMORY|memory~763\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~763_combout\ = (\DATAMEMORY|memory[3][3]~40_combout\ & (((\DATAMEMORY|memory[57][7]~41_combout\)))) # (!\DATAMEMORY|memory[3][3]~40_combout\ & ((\DATAMEMORY|memory[57][7]~41_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[57][7]~41_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~40_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[57][7]~41_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~763_combout\);

\DATAMEMORY|memory~764\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~764_combout\ = (\DATAMEMORY|memory[3][3]~40_combout\ & ((\DATAMEMORY|memory~763_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~763_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~40_combout\ & 
-- (((\DATAMEMORY|memory~763_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~40_combout\,
	datac => \DATAMEMORY|memory~763_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~764_combout\);

\DATAMEMORY|memory[57][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~764_combout\,
	ena => \DATAMEMORY|memory[57][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[57][2]~q\);

\DATAMEMORY|memory~765\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~765_combout\ = (\DATAMEMORY|memory[3][3]~48_combout\ & (((\DATAMEMORY|memory[41][2]~49_combout\)))) # (!\DATAMEMORY|memory[3][3]~48_combout\ & ((\DATAMEMORY|memory[41][2]~49_combout\ & (\REXMEM|output_wrData\(18))) # 
-- (!\DATAMEMORY|memory[41][2]~49_combout\ & ((\REXMEM|output_wrData\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~48_combout\,
	datab => \REXMEM|output_wrData\(18),
	datac => \DATAMEMORY|memory[41][2]~49_combout\,
	datad => \REXMEM|output_wrData\(26),
	combout => \DATAMEMORY|memory~765_combout\);

\DATAMEMORY|memory~766\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~766_combout\ = (\DATAMEMORY|memory[3][3]~48_combout\ & ((\DATAMEMORY|memory~765_combout\ & ((\REXMEM|output_wrData\(2)))) # (!\DATAMEMORY|memory~765_combout\ & (\REXMEM|output_wrData\(10))))) # (!\DATAMEMORY|memory[3][3]~48_combout\ & 
-- (((\DATAMEMORY|memory~765_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(10),
	datab => \DATAMEMORY|memory[3][3]~48_combout\,
	datac => \DATAMEMORY|memory~765_combout\,
	datad => \REXMEM|output_wrData\(2),
	combout => \DATAMEMORY|memory~766_combout\);

\DATAMEMORY|memory[41][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~766_combout\,
	ena => \DATAMEMORY|memory[41][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[41][2]~q\);

\DATAMEMORY|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~0_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[57][2]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[41][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[57][2]~q\,
	datab => \DATAMEMORY|memory[41][2]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux29~0_combout\);

\DATAMEMORY|Mux29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~3_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|Mux26~1_combout\ & (\DATAMEMORY|memory[49][2]~q\)) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- ((\DATAMEMORY|Mux29~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[49][2]~q\,
	datac => \DATAMEMORY|Mux26~1_combout\,
	datad => \DATAMEMORY|Mux29~2_combout\,
	combout => \DATAMEMORY|Mux29~3_combout\);

\DATAMEMORY|Mux29~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~4_combout\ = (\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|Mux29~3_combout\ & ((\DATAMEMORY|memory[65][2]~q\))) # (!\DATAMEMORY|Mux29~3_combout\ & (\DATAMEMORY|Mux29~0_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- (((\DATAMEMORY|Mux29~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux29~0_combout\,
	datab => \DATAMEMORY|Mux26~0_combout\,
	datac => \DATAMEMORY|Mux29~3_combout\,
	datad => \DATAMEMORY|memory[65][2]~q\,
	combout => \DATAMEMORY|Mux29~4_combout\);

\DATAMEMORY|Mux29~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~10_combout\ = (\REXMEM|output_result\(1) & (((\REXMEM|output_result\(6))))) # (!\REXMEM|output_result\(1) & ((\REXMEM|output_result\(6) & (\DATAMEMORY|memory[99][2]~q\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux29~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datab => \DATAMEMORY|memory[99][2]~q\,
	datac => \REXMEM|output_result\(6),
	datad => \DATAMEMORY|Mux29~9_combout\,
	combout => \DATAMEMORY|Mux29~10_combout\);

\DATAMEMORY|Mux29~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~11_combout\ = (\REXMEM|output_result\(1) & ((\DATAMEMORY|Mux29~10_combout\ & ((\DATAMEMORY|memory[1][2]~q\))) # (!\DATAMEMORY|Mux29~10_combout\ & (\DATAMEMORY|Mux29~4_combout\)))) # (!\REXMEM|output_result\(1) & 
-- (((\DATAMEMORY|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux29~4_combout\,
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|Mux29~10_combout\,
	datad => \DATAMEMORY|memory[1][2]~q\,
	combout => \DATAMEMORY|Mux29~11_combout\);

\DATAMEMORY|Mux29~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~15_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|Mux26~1_combout\ & (\DATAMEMORY|memory[50][2]~q\)) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- ((\DATAMEMORY|Mux29~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[50][2]~q\,
	datac => \DATAMEMORY|Mux26~1_combout\,
	datad => \DATAMEMORY|Mux29~14_combout\,
	combout => \DATAMEMORY|Mux29~15_combout\);

\DATAMEMORY|Mux29~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~16_combout\ = (\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|Mux29~15_combout\ & ((\DATAMEMORY|memory[66][2]~q\))) # (!\DATAMEMORY|Mux29~15_combout\ & (\DATAMEMORY|Mux29~12_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- (((\DATAMEMORY|Mux29~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux29~12_combout\,
	datab => \DATAMEMORY|Mux26~0_combout\,
	datac => \DATAMEMORY|Mux29~15_combout\,
	datad => \DATAMEMORY|memory[66][2]~q\,
	combout => \DATAMEMORY|Mux29~16_combout\);

\DATAMEMORY|Mux29~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~22_combout\ = (\RMEMWB|output_rdData[0]~18_combout\ & (((\RMEMWB|output_rdData[0]~19_combout\)))) # (!\RMEMWB|output_rdData[0]~18_combout\ & ((\RMEMWB|output_rdData[0]~19_combout\ & (\DATAMEMORY|memory[100][2]~q\)) # 
-- (!\RMEMWB|output_rdData[0]~19_combout\ & ((\DATAMEMORY|Mux29~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[0]~18_combout\,
	datab => \DATAMEMORY|memory[100][2]~q\,
	datac => \RMEMWB|output_rdData[0]~19_combout\,
	datad => \DATAMEMORY|Mux29~21_combout\,
	combout => \DATAMEMORY|Mux29~22_combout\);

\DATAMEMORY|Mux29~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~23_combout\ = (\RMEMWB|output_rdData[0]~18_combout\ & ((\DATAMEMORY|Mux29~22_combout\ & ((\DATAMEMORY|memory[0][2]~q\))) # (!\DATAMEMORY|Mux29~22_combout\ & (\DATAMEMORY|Mux29~16_combout\)))) # (!\RMEMWB|output_rdData[0]~18_combout\ & 
-- (((\DATAMEMORY|Mux29~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux29~16_combout\,
	datab => \RMEMWB|output_rdData[0]~18_combout\,
	datac => \DATAMEMORY|Mux29~22_combout\,
	datad => \DATAMEMORY|memory[0][2]~q\,
	combout => \DATAMEMORY|Mux29~23_combout\);

\DATAMEMORY|Mux29~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~59_combout\ = (\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|Mux26~1_combout\ & (\DATAMEMORY|memory[34][2]~q\)) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux29~58_combout\))))) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- (((\DATAMEMORY|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[34][2]~q\,
	datac => \DATAMEMORY|Mux29~58_combout\,
	datad => \DATAMEMORY|Mux26~1_combout\,
	combout => \DATAMEMORY|Mux29~59_combout\);

\DATAMEMORY|Mux29~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~60_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|Mux29~59_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|Mux29~59_combout\ & (\DATAMEMORY|memory[18][2]~q\)) # (!\DATAMEMORY|Mux29~59_combout\ & 
-- ((\DATAMEMORY|Mux29~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[18][2]~q\,
	datab => \DATAMEMORY|Mux29~57_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux29~59_combout\,
	combout => \DATAMEMORY|Mux29~60_combout\);

\DATAMEMORY|Mux29~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~64_combout\ = (\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|Mux26~1_combout\ & (\DATAMEMORY|memory[98][2]~q\)) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux29~63_combout\))))) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- (((\DATAMEMORY|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[98][2]~q\,
	datac => \DATAMEMORY|Mux29~63_combout\,
	datad => \DATAMEMORY|Mux26~1_combout\,
	combout => \DATAMEMORY|Mux29~64_combout\);

\DATAMEMORY|Mux29~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~65_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|Mux29~64_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|Mux29~64_combout\ & (\DATAMEMORY|memory[82][2]~q\)) # (!\DATAMEMORY|Mux29~64_combout\ & 
-- ((\DATAMEMORY|Mux29~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[82][2]~q\,
	datab => \DATAMEMORY|Mux29~62_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux29~64_combout\,
	combout => \DATAMEMORY|Mux29~65_combout\);

\DATAMEMORY|Mux29~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~66_combout\ = (\RMEMWB|output_rdData[0]~21_combout\ & (((\DATAMEMORY|Mux29~65_combout\)) # (!\RMEMWB|output_rdData[0]~20_combout\))) # (!\RMEMWB|output_rdData[0]~21_combout\ & (\RMEMWB|output_rdData[0]~20_combout\ & 
-- (\DATAMEMORY|Mux29~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[0]~21_combout\,
	datab => \RMEMWB|output_rdData[0]~20_combout\,
	datac => \DATAMEMORY|Mux29~60_combout\,
	datad => \DATAMEMORY|Mux29~65_combout\,
	combout => \DATAMEMORY|Mux29~66_combout\);

\DATAMEMORY|Mux29~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~67_combout\ = (\RMEMWB|output_rdData[0]~20_combout\ & (((\DATAMEMORY|Mux29~66_combout\)))) # (!\RMEMWB|output_rdData[0]~20_combout\ & ((\DATAMEMORY|Mux29~66_combout\ & (\DATAMEMORY|Mux29~34_combout\)) # (!\DATAMEMORY|Mux29~66_combout\ & 
-- ((\RMEMWB|output_rdData[10]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux29~34_combout\,
	datab => \RMEMWB|output_rdData[0]~20_combout\,
	datac => \RMEMWB|output_rdData[10]~2_combout\,
	datad => \DATAMEMORY|Mux29~66_combout\,
	combout => \DATAMEMORY|Mux29~67_combout\);

\DATAMEMORY|Mux29~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~68_combout\ = (\RMEMWB|output_rdData[0]~16_combout\ & (((\RMEMWB|output_rdData[0]~17_combout\)))) # (!\RMEMWB|output_rdData[0]~16_combout\ & ((\RMEMWB|output_rdData[0]~17_combout\ & (\DATAMEMORY|Mux29~23_combout\)) # 
-- (!\RMEMWB|output_rdData[0]~17_combout\ & ((\DATAMEMORY|Mux29~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[0]~16_combout\,
	datab => \DATAMEMORY|Mux29~23_combout\,
	datac => \RMEMWB|output_rdData[0]~17_combout\,
	datad => \DATAMEMORY|Mux29~67_combout\,
	combout => \DATAMEMORY|Mux29~68_combout\);

\DATAMEMORY|Mux29~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux29~69_combout\ = (\RMEMWB|output_rdData[0]~16_combout\ & ((\DATAMEMORY|Mux29~68_combout\ & ((\DATAMEMORY|memory[2][2]~q\))) # (!\DATAMEMORY|Mux29~68_combout\ & (\DATAMEMORY|Mux29~11_combout\)))) # (!\RMEMWB|output_rdData[0]~16_combout\ & 
-- (((\DATAMEMORY|Mux29~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux29~11_combout\,
	datab => \RMEMWB|output_rdData[0]~16_combout\,
	datac => \DATAMEMORY|Mux29~68_combout\,
	datad => \DATAMEMORY|memory[2][2]~q\,
	combout => \DATAMEMORY|Mux29~69_combout\);

\RMEMWB|output_rdData[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \DATAMEMORY|Mux29~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_rdData\(2));

\RMEMWB|output_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_result\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_addr\(2));

\MUXWB|Saida[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXWB|Saida[2]~2_combout\ = (\RMEMWB|output_WB\(0) & (\RMEMWB|output_rdData\(2))) # (!\RMEMWB|output_WB\(0) & ((\RMEMWB|output_addr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData\(2),
	datab => \RMEMWB|output_addr\(2),
	datad => \RMEMWB|output_WB\(0),
	combout => \MUXWB|Saida[2]~2_combout\);

\regBd|reg1|reg|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[2]~2_combout\,
	ena => \regBd|Rin1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg1|reg|Q\(2));

\regBd|readData1[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[2]~6_combout\ = (\RIFIF|out_instr\(10) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(10) & ((\RIFIF|out_instr\(0) & (\regBd|reg30|reg|Q\(2))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(10),
	datab => \regBd|reg30|reg|Q\(2),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(2),
	combout => \regBd|readData1[2]~6_combout\);

\regBd|readData1[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData1[2]~7_combout\ = (\RIFIF|out_instr\(10) & ((\regBd|readData1[2]~6_combout\ & ((\regBd|reg31|reg|Q\(2)))) # (!\regBd|readData1[2]~6_combout\ & (\regBd|reg1|reg|Q\(2))))) # (!\RIFIF|out_instr\(10) & (((\regBd|readData1[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg1|reg|Q\(2),
	datab => \RIFIF|out_instr\(10),
	datac => \regBd|readData1[2]~6_combout\,
	datad => \regBd|reg31|reg|Q\(2),
	combout => \regBd|readData1[2]~7_combout\);

\RIDEX|output_read1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData1[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read1\(2));

\ALU|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~40_combout\ = (\RIDEX|output_read1\(2)) # ((\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(6))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_read1\(2),
	datab => \RIDEX|output_imed\(6),
	datac => \RIDEX|output_read2\(2),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \ALU|Add0~40_combout\);

\ALU|Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~41_combout\ = (\ULACONTROL|Mux5~0_combout\ & (\ULACONTROL|Mux3~0_combout\ & (\ALU|Add0~40_combout\ & !\ULACONTROL|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULACONTROL|Mux5~0_combout\,
	datab => \ULACONTROL|Mux3~0_combout\,
	datac => \ALU|Add0~40_combout\,
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~41_combout\);

\ALU|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~42_combout\ = (\RIDEX|output_read1\(2) & ((\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(6))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_read1\(2),
	datab => \RIDEX|output_imed\(6),
	datac => \RIDEX|output_read2\(2),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \ALU|Add0~42_combout\);

\ALU|Add0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~43_combout\ = (\ULACONTROL|Mux4~0_combout\ & ((\ULACONTROL|Mux5~0_combout\ & (\ALU|Add0~15_combout\)) # (!\ULACONTROL|Mux5~0_combout\ & ((\ALU|Add0~42_combout\))))) # (!\ULACONTROL|Mux4~0_combout\ & (\ALU|Add0~15_combout\ & 
-- ((!\ULACONTROL|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~15_combout\,
	datab => \ULACONTROL|Mux4~0_combout\,
	datac => \ALU|Add0~42_combout\,
	datad => \ULACONTROL|Mux5~0_combout\,
	combout => \ALU|Add0~43_combout\);

\ALU|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~44_combout\ = (\ALU|Mux28~1_combout\ & ((\ALU|Add0~41_combout\) # ((\ALU|Add0~43_combout\ & !\ULACONTROL|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux28~1_combout\,
	datab => \ALU|Add0~41_combout\,
	datac => \ALU|Add0~43_combout\,
	datad => \ULACONTROL|Mux3~0_combout\,
	combout => \ALU|Add0~44_combout\);

\REXMEM|output_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ALU|Add0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_result\(2));

\DATAMEMORY|memory[3][3]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~40_combout\ = (\REXMEM|output_result\(2) & (\REXMEM|output_result\(1) & \DATAMEMORY|memory[3][3]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(2),
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|memory[3][3]~39_combout\,
	combout => \DATAMEMORY|memory[3][3]~40_combout\);

\DATAMEMORY|memory~1571\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1571_combout\ = (\DATAMEMORY|memory[3][3]~40_combout\ & (((\DATAMEMORY|memory[57][7]~41_combout\)))) # (!\DATAMEMORY|memory[3][3]~40_combout\ & ((\DATAMEMORY|memory[57][7]~41_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[57][7]~41_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~40_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[57][7]~41_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1571_combout\);

\DATAMEMORY|memory~1572\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1572_combout\ = (\DATAMEMORY|memory[3][3]~40_combout\ & ((\DATAMEMORY|memory~1571_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1571_combout\ & (\REXMEM|output_wrData\(14))))) # (!\DATAMEMORY|memory[3][3]~40_combout\ 
-- & (((\DATAMEMORY|memory~1571_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~40_combout\,
	datac => \DATAMEMORY|memory~1571_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1572_combout\);

\DATAMEMORY|memory[57][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1572_combout\,
	ena => \DATAMEMORY|memory[57][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[57][6]~q\);

\DATAMEMORY|memory~1573\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1573_combout\ = (\DATAMEMORY|memory[3][3]~48_combout\ & (((\DATAMEMORY|memory[41][2]~49_combout\)))) # (!\DATAMEMORY|memory[3][3]~48_combout\ & ((\DATAMEMORY|memory[41][2]~49_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[41][2]~49_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~48_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[41][2]~49_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1573_combout\);

\DATAMEMORY|memory~1574\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1574_combout\ = (\DATAMEMORY|memory[3][3]~48_combout\ & ((\DATAMEMORY|memory~1573_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1573_combout\ & (\REXMEM|output_wrData\(14))))) # (!\DATAMEMORY|memory[3][3]~48_combout\ 
-- & (((\DATAMEMORY|memory~1573_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~48_combout\,
	datac => \DATAMEMORY|memory~1573_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1574_combout\);

\DATAMEMORY|memory[41][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1574_combout\,
	ena => \DATAMEMORY|memory[41][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[41][6]~q\);

\DATAMEMORY|Mux25~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~6_combout\ = (\REXMEM|output_result\(4) & (\DATAMEMORY|memory[57][6]~q\)) # (!\REXMEM|output_result\(4) & ((\DATAMEMORY|memory[41][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[57][6]~q\,
	datab => \DATAMEMORY|memory[41][6]~q\,
	datad => \REXMEM|output_result\(4),
	combout => \DATAMEMORY|Mux25~6_combout\);

\DATAMEMORY|Mux25~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~9_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|Mux26~1_combout\ & (\DATAMEMORY|memory[49][6]~q\)) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- ((\DATAMEMORY|Mux25~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[49][6]~q\,
	datac => \DATAMEMORY|Mux26~1_combout\,
	datad => \DATAMEMORY|Mux25~8_combout\,
	combout => \DATAMEMORY|Mux25~9_combout\);

\DATAMEMORY|Mux25~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~10_combout\ = (\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|Mux25~9_combout\ & ((\DATAMEMORY|memory[65][6]~q\))) # (!\DATAMEMORY|Mux25~9_combout\ & (\DATAMEMORY|Mux25~6_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- (((\DATAMEMORY|Mux25~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux25~6_combout\,
	datab => \DATAMEMORY|Mux26~0_combout\,
	datac => \DATAMEMORY|Mux25~9_combout\,
	datad => \DATAMEMORY|memory[65][6]~q\,
	combout => \DATAMEMORY|Mux25~10_combout\);

\DATAMEMORY|Mux25~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~16_combout\ = (\REXMEM|output_result\(1) & (((\REXMEM|output_result\(6))))) # (!\REXMEM|output_result\(1) & ((\REXMEM|output_result\(6) & (\DATAMEMORY|memory[99][6]~q\)) # (!\REXMEM|output_result\(6) & 
-- ((\DATAMEMORY|Mux25~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(1),
	datab => \DATAMEMORY|memory[99][6]~q\,
	datac => \REXMEM|output_result\(6),
	datad => \DATAMEMORY|Mux25~15_combout\,
	combout => \DATAMEMORY|Mux25~16_combout\);

\DATAMEMORY|Mux25~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~17_combout\ = (\REXMEM|output_result\(1) & ((\DATAMEMORY|Mux25~16_combout\ & ((\DATAMEMORY|memory[1][6]~q\))) # (!\DATAMEMORY|Mux25~16_combout\ & (\DATAMEMORY|Mux25~10_combout\)))) # (!\REXMEM|output_result\(1) & 
-- (((\DATAMEMORY|Mux25~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux25~10_combout\,
	datab => \REXMEM|output_result\(1),
	datac => \DATAMEMORY|Mux25~16_combout\,
	datad => \DATAMEMORY|memory[1][6]~q\,
	combout => \DATAMEMORY|Mux25~17_combout\);

\DATAMEMORY|Mux25~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~21_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|Mux26~1_combout\ & (\DATAMEMORY|memory[50][6]~q\)) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- ((\DATAMEMORY|Mux25~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[50][6]~q\,
	datac => \DATAMEMORY|Mux26~1_combout\,
	datad => \DATAMEMORY|Mux25~20_combout\,
	combout => \DATAMEMORY|Mux25~21_combout\);

\DATAMEMORY|Mux25~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~22_combout\ = (\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|Mux25~21_combout\ & ((\DATAMEMORY|memory[66][6]~q\))) # (!\DATAMEMORY|Mux25~21_combout\ & (\DATAMEMORY|Mux25~18_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- (((\DATAMEMORY|Mux25~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux25~18_combout\,
	datab => \DATAMEMORY|Mux26~0_combout\,
	datac => \DATAMEMORY|Mux25~21_combout\,
	datad => \DATAMEMORY|memory[66][6]~q\,
	combout => \DATAMEMORY|Mux25~22_combout\);

\DATAMEMORY|Mux25~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~28_combout\ = (\RMEMWB|output_rdData[0]~18_combout\ & (((\RMEMWB|output_rdData[0]~19_combout\)))) # (!\RMEMWB|output_rdData[0]~18_combout\ & ((\RMEMWB|output_rdData[0]~19_combout\ & (\DATAMEMORY|memory[100][6]~q\)) # 
-- (!\RMEMWB|output_rdData[0]~19_combout\ & ((\DATAMEMORY|Mux25~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[0]~18_combout\,
	datab => \DATAMEMORY|memory[100][6]~q\,
	datac => \RMEMWB|output_rdData[0]~19_combout\,
	datad => \DATAMEMORY|Mux25~27_combout\,
	combout => \DATAMEMORY|Mux25~28_combout\);

\DATAMEMORY|Mux25~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~29_combout\ = (\RMEMWB|output_rdData[0]~18_combout\ & ((\DATAMEMORY|Mux25~28_combout\ & ((\DATAMEMORY|memory[0][6]~q\))) # (!\DATAMEMORY|Mux25~28_combout\ & (\DATAMEMORY|Mux25~22_combout\)))) # (!\RMEMWB|output_rdData[0]~18_combout\ & 
-- (((\DATAMEMORY|Mux25~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux25~22_combout\,
	datab => \RMEMWB|output_rdData[0]~18_combout\,
	datac => \DATAMEMORY|Mux25~28_combout\,
	datad => \DATAMEMORY|memory[0][6]~q\,
	combout => \DATAMEMORY|Mux25~29_combout\);

\DATAMEMORY|Mux25~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~55_combout\ = (\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|memory[34][6]~q\) # ((!\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|memory[18][6]~q\ & \DATAMEMORY|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[34][6]~q\,
	datac => \DATAMEMORY|memory[18][6]~q\,
	datad => \DATAMEMORY|Mux26~1_combout\,
	combout => \DATAMEMORY|Mux25~55_combout\);

\DATAMEMORY|Mux25~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~56_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux25~55_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux25~55_combout\ & (\DATAMEMORY|Mux25~52_combout\)) # (!\DATAMEMORY|Mux25~55_combout\ & 
-- ((\DATAMEMORY|Mux25~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux25~52_combout\,
	datab => \DATAMEMORY|Mux25~54_combout\,
	datac => \DATAMEMORY|Mux26~1_combout\,
	datad => \DATAMEMORY|Mux25~55_combout\,
	combout => \DATAMEMORY|Mux25~56_combout\);

\DATAMEMORY|Mux25~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~44_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux25~41_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux25~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux25~41_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux25~43_combout\,
	combout => \DATAMEMORY|Mux25~44_combout\);

\DATAMEMORY|Mux25~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~45_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux25~44_combout\ & ((\DATAMEMORY|memory[97][6]~q\))) # (!\DATAMEMORY|Mux25~44_combout\ & (\DATAMEMORY|memory[81][6]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux25~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[81][6]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux25~44_combout\,
	datad => \DATAMEMORY|memory[97][6]~q\,
	combout => \DATAMEMORY|Mux25~45_combout\);

\DATAMEMORY|Mux25~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~49_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|memory[33][6]~q\ & ((\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|memory[17][6]~q\) # (!\DATAMEMORY|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[33][6]~q\,
	datac => \DATAMEMORY|memory[17][6]~q\,
	datad => \DATAMEMORY|Mux26~1_combout\,
	combout => \DATAMEMORY|Mux25~49_combout\);

\DATAMEMORY|Mux25~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~50_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux25~49_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux25~49_combout\ & ((\DATAMEMORY|Mux25~48_combout\))) # (!\DATAMEMORY|Mux25~49_combout\ & 
-- (\DATAMEMORY|Mux25~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux25~46_combout\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux25~48_combout\,
	datad => \DATAMEMORY|Mux25~49_combout\,
	combout => \DATAMEMORY|Mux25~50_combout\);

\DATAMEMORY|Mux25~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~51_combout\ = (\REXMEM|output_result\(6) & (\DATAMEMORY|Mux25~45_combout\)) # (!\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux25~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux25~45_combout\,
	datab => \DATAMEMORY|Mux25~50_combout\,
	datad => \REXMEM|output_result\(6),
	combout => \DATAMEMORY|Mux25~51_combout\);

\DATAMEMORY|Mux25~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~90_combout\ = (\REXMEM|output_result\(0) & ((\DATAMEMORY|Mux25~56_combout\) # ((\REXMEM|output_result\(6))))) # (!\REXMEM|output_result\(0) & (((\DATAMEMORY|Mux25~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(0),
	datab => \DATAMEMORY|Mux25~56_combout\,
	datac => \REXMEM|output_result\(6),
	datad => \DATAMEMORY|Mux25~51_combout\,
	combout => \DATAMEMORY|Mux25~90_combout\);

\DATAMEMORY|Mux25~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~91_combout\ = (\REXMEM|output_result\(1) & (((\DATAMEMORY|Mux25~90_combout\)))) # (!\REXMEM|output_result\(1) & (!\REXMEM|output_result\(0) & ((\DATAMEMORY|Mux25~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(0),
	datab => \DATAMEMORY|Mux25~90_combout\,
	datac => \DATAMEMORY|Mux25~66_combout\,
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|Mux25~91_combout\);

\DATAMEMORY|Mux25~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~70_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux25~67_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux25~69_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux25~67_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux25~69_combout\,
	combout => \DATAMEMORY|Mux25~70_combout\);

\DATAMEMORY|Mux25~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~71_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux25~70_combout\ & ((\DATAMEMORY|memory[98][6]~q\))) # (!\DATAMEMORY|Mux25~70_combout\ & (\DATAMEMORY|memory[82][6]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux25~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[82][6]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux25~70_combout\,
	datad => \DATAMEMORY|memory[98][6]~q\,
	combout => \DATAMEMORY|Mux25~71_combout\);

\DATAMEMORY|Mux25~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~72_combout\ = (\RMEMWB|output_rdData[0]~21_combout\ & ((\DATAMEMORY|Mux25~91_combout\ & ((\DATAMEMORY|Mux25~71_combout\))) # (!\DATAMEMORY|Mux25~91_combout\ & (\DATAMEMORY|Mux25~40_combout\)))) # (!\RMEMWB|output_rdData[0]~21_combout\ & 
-- (((\DATAMEMORY|Mux25~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux25~40_combout\,
	datab => \RMEMWB|output_rdData[0]~21_combout\,
	datac => \DATAMEMORY|Mux25~91_combout\,
	datad => \DATAMEMORY|Mux25~71_combout\,
	combout => \DATAMEMORY|Mux25~72_combout\);

\DATAMEMORY|Mux25~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~73_combout\ = (\RMEMWB|output_rdData[0]~16_combout\ & (((\RMEMWB|output_rdData[0]~17_combout\)))) # (!\RMEMWB|output_rdData[0]~16_combout\ & ((\RMEMWB|output_rdData[0]~17_combout\ & (\DATAMEMORY|Mux25~29_combout\)) # 
-- (!\RMEMWB|output_rdData[0]~17_combout\ & ((\DATAMEMORY|Mux25~72_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[0]~16_combout\,
	datab => \DATAMEMORY|Mux25~29_combout\,
	datac => \RMEMWB|output_rdData[0]~17_combout\,
	datad => \DATAMEMORY|Mux25~72_combout\,
	combout => \DATAMEMORY|Mux25~73_combout\);

\DATAMEMORY|Mux25~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~74_combout\ = (\RMEMWB|output_rdData[0]~16_combout\ & ((\DATAMEMORY|Mux25~73_combout\ & ((\DATAMEMORY|memory[2][6]~q\))) # (!\DATAMEMORY|Mux25~73_combout\ & (\DATAMEMORY|Mux25~17_combout\)))) # (!\RMEMWB|output_rdData[0]~16_combout\ & 
-- (((\DATAMEMORY|Mux25~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux25~17_combout\,
	datab => \RMEMWB|output_rdData[0]~16_combout\,
	datac => \DATAMEMORY|Mux25~73_combout\,
	datad => \DATAMEMORY|memory[2][6]~q\,
	combout => \DATAMEMORY|Mux25~74_combout\);

\RMEMWB|output_rdData[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \DATAMEMORY|Mux25~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_rdData\(6));

\RMEMWB|output_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_result\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_addr\(6));

\MUXWB|Saida[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXWB|Saida[6]~6_combout\ = (\RMEMWB|output_WB\(0) & (\RMEMWB|output_rdData\(6))) # (!\RMEMWB|output_WB\(0) & ((\RMEMWB|output_addr\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData\(6),
	datab => \RMEMWB|output_addr\(6),
	datad => \RMEMWB|output_WB\(0),
	combout => \MUXWB|Saida[6]~6_combout\);

\regBd|reg9|reg|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[6]~6_combout\,
	ena => \regBd|Rin1[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg9|reg|Q\(6));

\regBd|reg23|reg|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[6]~6_combout\,
	ena => \regBd|Rin1[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg23|reg|Q\(6));

\regBd|readData2[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[6]~30_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg23|reg|Q\(6))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg1|reg|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg23|reg|Q\(6),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg1|reg|Q\(6),
	combout => \regBd|readData2[6]~30_combout\);

\regBd|readData2[6]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[6]~31_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[6]~30_combout\ & ((\regBd|reg31|reg|Q\(6)))) # (!\regBd|readData2[6]~30_combout\ & (\regBd|reg9|reg|Q\(6))))) # (!\RIFIF|out_instr\(4) & (((\regBd|readData2[6]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg9|reg|Q\(6),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[6]~30_combout\,
	datad => \regBd|reg31|reg|Q\(6),
	combout => \regBd|readData2[6]~31_combout\);

\regBd|reg8|reg|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[6]~6_combout\,
	ena => \regBd|Rin1[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg8|reg|Q\(6));

\regBd|reg22|reg|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[6]~6_combout\,
	ena => \regBd|Rin1[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg22|reg|Q\(6));

\regBd|readData2[6]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[6]~32_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg22|reg|Q\(6))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg22|reg|Q\(6),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(6),
	combout => \regBd|readData2[6]~32_combout\);

\regBd|readData2[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[6]~33_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[6]~32_combout\ & ((\regBd|reg30|reg|Q\(6)))) # (!\regBd|readData2[6]~32_combout\ & (\regBd|reg8|reg|Q\(6))))) # (!\RIFIF|out_instr\(4) & (((\regBd|readData2[6]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg8|reg|Q\(6),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[6]~32_combout\,
	datad => \regBd|reg30|reg|Q\(6),
	combout => \regBd|readData2[6]~33_combout\);

\regBd|readData2[6]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[6]~34_combout\ = (\RIFIF|out_instr\(15) & (\regBd|readData2[6]~31_combout\)) # (!\RIFIF|out_instr\(15) & ((\regBd|readData2[6]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|readData2[6]~31_combout\,
	datab => \regBd|readData2[6]~33_combout\,
	datad => \RIFIF|out_instr\(15),
	combout => \regBd|readData2[6]~34_combout\);

\RIDEX|output_read2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData2[6]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read2\(6));

\MUXALU|Saida[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXALU|Saida[6]~1_combout\ = (\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(6))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_imed\(6),
	datab => \RIDEX|output_read2\(6),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \MUXALU|Saida[6]~1_combout\);

\ALU|Add0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~31_combout\ = (\ALU|Add0~26_combout\ & ((\MUXALU|Saida[6]~1_combout\) # ((\RIDEX|output_read1\(6))))) # (!\ALU|Add0~26_combout\ & (\MUXALU|Saida[6]~1_combout\ & (\RIDEX|output_read1\(6) & \ALU|Add0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~26_combout\,
	datab => \MUXALU|Saida[6]~1_combout\,
	datac => \RIDEX|output_read1\(6),
	datad => \ALU|Add0~27_combout\,
	combout => \ALU|Add0~31_combout\);

\ALU|Add0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~35_combout\ = (\ALU|Mux28~1_combout\ & ((\ALU|Add0~31_combout\) # ((\ALU|Add0~29_combout\ & \ALU|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux28~1_combout\,
	datab => \ALU|Add0~31_combout\,
	datac => \ALU|Add0~29_combout\,
	datad => \ALU|Add0~33_combout\,
	combout => \ALU|Add0~35_combout\);

\REXMEM|output_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ALU|Add0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_result\(6));

\DATAMEMORY|memory[3][3]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~341_combout\ = (\REXMEM|output_result\(6) & (!\REXMEM|output_result\(5) & (\REXMEM|output_result\(4) & !\REXMEM|output_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \REXMEM|output_result\(5),
	datac => \REXMEM|output_result\(4),
	datad => \REXMEM|output_result\(3),
	combout => \DATAMEMORY|memory[3][3]~341_combout\);

\DATAMEMORY|memory[3][3]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory[3][3]~342_combout\ = (\DATAMEMORY|memory[3][3]~341_combout\ & (!\REXMEM|output_result\(2) & !\REXMEM|output_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~341_combout\,
	datac => \REXMEM|output_result\(2),
	datad => \REXMEM|output_result\(1),
	combout => \DATAMEMORY|memory[3][3]~342_combout\);

\DATAMEMORY|memory~1723\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1723_combout\ = (\DATAMEMORY|memory[3][3]~342_combout\ & (((\DATAMEMORY|memory[83][0]~343_combout\)))) # (!\DATAMEMORY|memory[3][3]~342_combout\ & ((\DATAMEMORY|memory[83][0]~343_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[83][0]~343_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~342_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[83][0]~343_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1723_combout\);

\DATAMEMORY|memory~1724\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1724_combout\ = (\DATAMEMORY|memory[3][3]~342_combout\ & ((\DATAMEMORY|memory~1723_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1723_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~342_combout\ & (((\DATAMEMORY|memory~1723_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~342_combout\,
	datac => \DATAMEMORY|memory~1723_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1724_combout\);

\DATAMEMORY|memory[83][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1724_combout\,
	ena => \DATAMEMORY|memory[83][0]~346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[83][6]~q\);

\DATAMEMORY|memory~1725\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1725_combout\ = (\DATAMEMORY|memory[3][3]~348_combout\ & (((\DATAMEMORY|memory[23][0]~349_combout\)))) # (!\DATAMEMORY|memory[3][3]~348_combout\ & ((\DATAMEMORY|memory[23][0]~349_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[23][0]~349_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~348_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[23][0]~349_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1725_combout\);

\DATAMEMORY|memory~1726\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1726_combout\ = (\DATAMEMORY|memory[3][3]~348_combout\ & ((\DATAMEMORY|memory~1725_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1725_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~348_combout\ & (((\DATAMEMORY|memory~1725_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~348_combout\,
	datac => \DATAMEMORY|memory~1725_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1726_combout\);

\DATAMEMORY|memory[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1726_combout\,
	ena => \DATAMEMORY|memory[23][0]~353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[23][6]~q\);

\DATAMEMORY|memory~1727\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1727_combout\ = (\DATAMEMORY|memory[3][3]~354_combout\ & (((\DATAMEMORY|memory[19][2]~355_combout\)))) # (!\DATAMEMORY|memory[3][3]~354_combout\ & ((\DATAMEMORY|memory[19][2]~355_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[19][2]~355_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~354_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[19][2]~355_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1727_combout\);

\DATAMEMORY|memory~1728\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1728_combout\ = (\DATAMEMORY|memory[3][3]~354_combout\ & ((\DATAMEMORY|memory~1727_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1727_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~354_combout\ & (((\DATAMEMORY|memory~1727_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~354_combout\,
	datac => \DATAMEMORY|memory~1727_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1728_combout\);

\DATAMEMORY|memory[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1728_combout\,
	ena => \DATAMEMORY|memory[19][0]~358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[19][6]~q\);

\DATAMEMORY|Mux25~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~57_combout\ = (\REXMEM|output_result\(6) & (((\REXMEM|output_result\(2))))) # (!\REXMEM|output_result\(6) & ((\REXMEM|output_result\(2) & (\DATAMEMORY|memory[23][6]~q\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|memory[19][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[23][6]~q\,
	datac => \REXMEM|output_result\(2),
	datad => \DATAMEMORY|memory[19][6]~q\,
	combout => \DATAMEMORY|Mux25~57_combout\);

\DATAMEMORY|memory~1729\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1729_combout\ = (\DATAMEMORY|memory[3][3]~359_combout\ & (((\DATAMEMORY|memory[87][7]~360_combout\)))) # (!\DATAMEMORY|memory[3][3]~359_combout\ & ((\DATAMEMORY|memory[87][7]~360_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[87][7]~360_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~359_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[87][7]~360_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1729_combout\);

\DATAMEMORY|memory~1730\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1730_combout\ = (\DATAMEMORY|memory[3][3]~359_combout\ & ((\DATAMEMORY|memory~1729_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1729_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~359_combout\ & (((\DATAMEMORY|memory~1729_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~359_combout\,
	datac => \DATAMEMORY|memory~1729_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1730_combout\);

\DATAMEMORY|memory[87][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1730_combout\,
	ena => \DATAMEMORY|memory[87][0]~364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[87][6]~q\);

\DATAMEMORY|Mux25~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~58_combout\ = (\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux25~57_combout\ & ((\DATAMEMORY|memory[87][6]~q\))) # (!\DATAMEMORY|Mux25~57_combout\ & (\DATAMEMORY|memory[83][6]~q\)))) # (!\REXMEM|output_result\(6) & 
-- (((\DATAMEMORY|Mux25~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[83][6]~q\,
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|Mux25~57_combout\,
	datad => \DATAMEMORY|memory[87][6]~q\,
	combout => \DATAMEMORY|Mux25~58_combout\);

\DATAMEMORY|memory~1731\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1731_combout\ = (\DATAMEMORY|memory[3][3]~366_combout\ & (((\DATAMEMORY|memory[75][6]~367_combout\)))) # (!\DATAMEMORY|memory[3][3]~366_combout\ & ((\DATAMEMORY|memory[75][6]~367_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[75][6]~367_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~366_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[75][6]~367_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1731_combout\);

\DATAMEMORY|memory~1732\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1732_combout\ = (\DATAMEMORY|memory[3][3]~366_combout\ & ((\DATAMEMORY|memory~1731_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1731_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~366_combout\ & (((\DATAMEMORY|memory~1731_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~366_combout\,
	datac => \DATAMEMORY|memory~1731_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1732_combout\);

\DATAMEMORY|memory[75][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1732_combout\,
	ena => \DATAMEMORY|memory[75][0]~370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[75][6]~q\);

\DATAMEMORY|memory~1733\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1733_combout\ = (\DATAMEMORY|memory[3][3]~372_combout\ & (((\DATAMEMORY|memory[15][4]~373_combout\)))) # (!\DATAMEMORY|memory[3][3]~372_combout\ & ((\DATAMEMORY|memory[15][4]~373_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[15][4]~373_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~372_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[15][4]~373_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1733_combout\);

\DATAMEMORY|memory~1734\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1734_combout\ = (\DATAMEMORY|memory[3][3]~372_combout\ & ((\DATAMEMORY|memory~1733_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1733_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~372_combout\ & (((\DATAMEMORY|memory~1733_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~372_combout\,
	datac => \DATAMEMORY|memory~1733_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1734_combout\);

\DATAMEMORY|memory[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1734_combout\,
	ena => \DATAMEMORY|memory[15][0]~377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[15][6]~q\);

\DATAMEMORY|memory~1735\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1735_combout\ = (\DATAMEMORY|memory[3][3]~378_combout\ & (((\DATAMEMORY|memory[11][4]~379_combout\)))) # (!\DATAMEMORY|memory[3][3]~378_combout\ & ((\DATAMEMORY|memory[11][4]~379_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[11][4]~379_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~378_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[11][4]~379_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1735_combout\);

\DATAMEMORY|memory~1736\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1736_combout\ = (\DATAMEMORY|memory[3][3]~378_combout\ & ((\DATAMEMORY|memory~1735_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1735_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~378_combout\ & (((\DATAMEMORY|memory~1735_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~378_combout\,
	datac => \DATAMEMORY|memory~1735_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1736_combout\);

\DATAMEMORY|memory[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1736_combout\,
	ena => \DATAMEMORY|memory[11][0]~382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[11][6]~q\);

\DATAMEMORY|Mux25~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~59_combout\ = (\REXMEM|output_result\(6) & (((\REXMEM|output_result\(2))))) # (!\REXMEM|output_result\(6) & ((\REXMEM|output_result\(2) & (\DATAMEMORY|memory[15][6]~q\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|memory[11][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[15][6]~q\,
	datac => \REXMEM|output_result\(2),
	datad => \DATAMEMORY|memory[11][6]~q\,
	combout => \DATAMEMORY|Mux25~59_combout\);

\DATAMEMORY|memory~1737\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1737_combout\ = (\DATAMEMORY|memory[3][3]~383_combout\ & (((\DATAMEMORY|memory[79][4]~384_combout\)))) # (!\DATAMEMORY|memory[3][3]~383_combout\ & ((\DATAMEMORY|memory[79][4]~384_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[79][4]~384_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~383_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[79][4]~384_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1737_combout\);

\DATAMEMORY|memory~1738\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1738_combout\ = (\DATAMEMORY|memory[3][3]~383_combout\ & ((\DATAMEMORY|memory~1737_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1737_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~383_combout\ & (((\DATAMEMORY|memory~1737_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~383_combout\,
	datac => \DATAMEMORY|memory~1737_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1738_combout\);

\DATAMEMORY|memory[79][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1738_combout\,
	ena => \DATAMEMORY|memory[79][0]~388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[79][6]~q\);

\DATAMEMORY|Mux25~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~60_combout\ = (\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux25~59_combout\ & ((\DATAMEMORY|memory[79][6]~q\))) # (!\DATAMEMORY|Mux25~59_combout\ & (\DATAMEMORY|memory[75][6]~q\)))) # (!\REXMEM|output_result\(6) & 
-- (((\DATAMEMORY|Mux25~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[75][6]~q\,
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|Mux25~59_combout\,
	datad => \DATAMEMORY|memory[79][6]~q\,
	combout => \DATAMEMORY|Mux25~60_combout\);

\DATAMEMORY|memory~1739\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1739_combout\ = (\DATAMEMORY|memory[3][3]~86_combout\ & (((\DATAMEMORY|memory[67][5]~389_combout\)))) # (!\DATAMEMORY|memory[3][3]~86_combout\ & ((\DATAMEMORY|memory[67][5]~389_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[67][5]~389_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~86_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[67][5]~389_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1739_combout\);

\DATAMEMORY|memory~1740\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1740_combout\ = (\DATAMEMORY|memory[3][3]~86_combout\ & ((\DATAMEMORY|memory~1739_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1739_combout\ & (\REXMEM|output_wrData\(14))))) # (!\DATAMEMORY|memory[3][3]~86_combout\ 
-- & (((\DATAMEMORY|memory~1739_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~86_combout\,
	datac => \DATAMEMORY|memory~1739_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1740_combout\);

\DATAMEMORY|memory[67][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1740_combout\,
	ena => \DATAMEMORY|memory[67][0]~392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[67][6]~q\);

\DATAMEMORY|memory~1741\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1741_combout\ = (\DATAMEMORY|memory[3][3]~393_combout\ & (((\DATAMEMORY|memory[7][7]~394_combout\)))) # (!\DATAMEMORY|memory[3][3]~393_combout\ & ((\DATAMEMORY|memory[7][7]~394_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[7][7]~394_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~393_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[7][7]~394_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1741_combout\);

\DATAMEMORY|memory~1742\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1742_combout\ = (\DATAMEMORY|memory[3][3]~393_combout\ & ((\DATAMEMORY|memory~1741_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1741_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~393_combout\ & (((\DATAMEMORY|memory~1741_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~393_combout\,
	datac => \DATAMEMORY|memory~1741_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1742_combout\);

\DATAMEMORY|memory[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1742_combout\,
	ena => \DATAMEMORY|memory[7][0]~398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[7][6]~q\);

\DATAMEMORY|memory~1743\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1743_combout\ = (\DATAMEMORY|memory[3][3]~132_combout\ & (((\DATAMEMORY|memory[3][3]~399_combout\)))) # (!\DATAMEMORY|memory[3][3]~132_combout\ & ((\DATAMEMORY|memory[3][3]~399_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[3][3]~399_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~132_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[3][3]~399_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1743_combout\);

\DATAMEMORY|memory~1744\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1744_combout\ = (\DATAMEMORY|memory[3][3]~132_combout\ & ((\DATAMEMORY|memory~1743_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1743_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~132_combout\ & (((\DATAMEMORY|memory~1743_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~132_combout\,
	datac => \DATAMEMORY|memory~1743_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1744_combout\);

\DATAMEMORY|memory[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1744_combout\,
	ena => \DATAMEMORY|memory[3][0]~402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[3][6]~q\);

\DATAMEMORY|Mux25~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~61_combout\ = (\REXMEM|output_result\(6) & (((\REXMEM|output_result\(2))))) # (!\REXMEM|output_result\(6) & ((\REXMEM|output_result\(2) & (\DATAMEMORY|memory[7][6]~q\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|memory[3][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[7][6]~q\,
	datac => \REXMEM|output_result\(2),
	datad => \DATAMEMORY|memory[3][6]~q\,
	combout => \DATAMEMORY|Mux25~61_combout\);

\DATAMEMORY|memory~1745\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1745_combout\ = (\DATAMEMORY|memory[3][3]~403_combout\ & (((\DATAMEMORY|memory[71][4]~404_combout\)))) # (!\DATAMEMORY|memory[3][3]~403_combout\ & ((\DATAMEMORY|memory[71][4]~404_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[71][4]~404_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~403_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[71][4]~404_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1745_combout\);

\DATAMEMORY|memory~1746\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1746_combout\ = (\DATAMEMORY|memory[3][3]~403_combout\ & ((\DATAMEMORY|memory~1745_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1745_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~403_combout\ & (((\DATAMEMORY|memory~1745_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~403_combout\,
	datac => \DATAMEMORY|memory~1745_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1746_combout\);

\DATAMEMORY|memory[71][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1746_combout\,
	ena => \DATAMEMORY|memory[71][0]~408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[71][6]~q\);

\DATAMEMORY|Mux25~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~62_combout\ = (\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux25~61_combout\ & ((\DATAMEMORY|memory[71][6]~q\))) # (!\DATAMEMORY|Mux25~61_combout\ & (\DATAMEMORY|memory[67][6]~q\)))) # (!\REXMEM|output_result\(6) & 
-- (((\DATAMEMORY|Mux25~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[67][6]~q\,
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|Mux25~61_combout\,
	datad => \DATAMEMORY|memory[71][6]~q\,
	combout => \DATAMEMORY|Mux25~62_combout\);

\DATAMEMORY|Mux25~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~63_combout\ = (\REXMEM|output_result\(4) & (((\REXMEM|output_result\(3))))) # (!\REXMEM|output_result\(4) & ((\REXMEM|output_result\(3) & (\DATAMEMORY|Mux25~60_combout\)) # (!\REXMEM|output_result\(3) & 
-- ((\DATAMEMORY|Mux25~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(4),
	datab => \DATAMEMORY|Mux25~60_combout\,
	datac => \REXMEM|output_result\(3),
	datad => \DATAMEMORY|Mux25~62_combout\,
	combout => \DATAMEMORY|Mux25~63_combout\);

\DATAMEMORY|memory~1747\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1747_combout\ = (\DATAMEMORY|memory[3][3]~410_combout\ & (((\DATAMEMORY|memory[91][5]~411_combout\)))) # (!\DATAMEMORY|memory[3][3]~410_combout\ & ((\DATAMEMORY|memory[91][5]~411_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[91][5]~411_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~410_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[91][5]~411_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1747_combout\);

\DATAMEMORY|memory~1748\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1748_combout\ = (\DATAMEMORY|memory[3][3]~410_combout\ & ((\DATAMEMORY|memory~1747_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1747_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~410_combout\ & (((\DATAMEMORY|memory~1747_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~410_combout\,
	datac => \DATAMEMORY|memory~1747_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1748_combout\);

\DATAMEMORY|memory[91][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1748_combout\,
	ena => \DATAMEMORY|memory[91][0]~414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[91][6]~q\);

\DATAMEMORY|memory~1749\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1749_combout\ = (\DATAMEMORY|memory[3][3]~416_combout\ & (((\DATAMEMORY|memory[31][5]~417_combout\)))) # (!\DATAMEMORY|memory[3][3]~416_combout\ & ((\DATAMEMORY|memory[31][5]~417_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[31][5]~417_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~416_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[31][5]~417_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1749_combout\);

\DATAMEMORY|memory~1750\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1750_combout\ = (\DATAMEMORY|memory[3][3]~416_combout\ & ((\DATAMEMORY|memory~1749_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1749_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~416_combout\ & (((\DATAMEMORY|memory~1749_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~416_combout\,
	datac => \DATAMEMORY|memory~1749_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1750_combout\);

\DATAMEMORY|memory[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1750_combout\,
	ena => \DATAMEMORY|memory[31][0]~421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[31][6]~q\);

\DATAMEMORY|memory~1751\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1751_combout\ = (\DATAMEMORY|memory[3][3]~422_combout\ & (((\DATAMEMORY|memory[27][2]~423_combout\)))) # (!\DATAMEMORY|memory[3][3]~422_combout\ & ((\DATAMEMORY|memory[27][2]~423_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[27][2]~423_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~422_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[27][2]~423_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1751_combout\);

\DATAMEMORY|memory~1752\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1752_combout\ = (\DATAMEMORY|memory[3][3]~422_combout\ & ((\DATAMEMORY|memory~1751_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1751_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~422_combout\ & (((\DATAMEMORY|memory~1751_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~422_combout\,
	datac => \DATAMEMORY|memory~1751_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1752_combout\);

\DATAMEMORY|memory[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1752_combout\,
	ena => \DATAMEMORY|memory[27][0]~426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[27][6]~q\);

\DATAMEMORY|Mux25~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~64_combout\ = (\REXMEM|output_result\(6) & (((\REXMEM|output_result\(2))))) # (!\REXMEM|output_result\(6) & ((\REXMEM|output_result\(2) & (\DATAMEMORY|memory[31][6]~q\)) # (!\REXMEM|output_result\(2) & ((\DATAMEMORY|memory[27][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(6),
	datab => \DATAMEMORY|memory[31][6]~q\,
	datac => \REXMEM|output_result\(2),
	datad => \DATAMEMORY|memory[27][6]~q\,
	combout => \DATAMEMORY|Mux25~64_combout\);

\DATAMEMORY|memory~1753\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1753_combout\ = (\DATAMEMORY|memory[3][3]~427_combout\ & (((\DATAMEMORY|memory[95][4]~428_combout\)))) # (!\DATAMEMORY|memory[3][3]~427_combout\ & ((\DATAMEMORY|memory[95][4]~428_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[95][4]~428_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[3][3]~427_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[95][4]~428_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1753_combout\);

\DATAMEMORY|memory~1754\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1754_combout\ = (\DATAMEMORY|memory[3][3]~427_combout\ & ((\DATAMEMORY|memory~1753_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1753_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[3][3]~427_combout\ & (((\DATAMEMORY|memory~1753_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[3][3]~427_combout\,
	datac => \DATAMEMORY|memory~1753_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1754_combout\);

\DATAMEMORY|memory[95][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1754_combout\,
	ena => \DATAMEMORY|memory[95][0]~432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[95][6]~q\);

\DATAMEMORY|Mux25~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~65_combout\ = (\REXMEM|output_result\(6) & ((\DATAMEMORY|Mux25~64_combout\ & ((\DATAMEMORY|memory[95][6]~q\))) # (!\DATAMEMORY|Mux25~64_combout\ & (\DATAMEMORY|memory[91][6]~q\)))) # (!\REXMEM|output_result\(6) & 
-- (((\DATAMEMORY|Mux25~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[91][6]~q\,
	datab => \REXMEM|output_result\(6),
	datac => \DATAMEMORY|Mux25~64_combout\,
	datad => \DATAMEMORY|memory[95][6]~q\,
	combout => \DATAMEMORY|Mux25~65_combout\);

\DATAMEMORY|Mux25~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux25~66_combout\ = (\REXMEM|output_result\(4) & ((\DATAMEMORY|Mux25~63_combout\ & ((\DATAMEMORY|Mux25~65_combout\))) # (!\DATAMEMORY|Mux25~63_combout\ & (\DATAMEMORY|Mux25~58_combout\)))) # (!\REXMEM|output_result\(4) & 
-- (((\DATAMEMORY|Mux25~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux25~58_combout\,
	datab => \REXMEM|output_result\(4),
	datac => \DATAMEMORY|Mux25~63_combout\,
	datad => \DATAMEMORY|Mux25~65_combout\,
	combout => \DATAMEMORY|Mux25~66_combout\);

\RMEMWB|output_rdData[14]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RMEMWB|output_rdData[14]~6_combout\ = (\REXMEM|output_result\(1) & ((\DATAMEMORY|Mux25~51_combout\))) # (!\REXMEM|output_result\(1) & (\DATAMEMORY|Mux25~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux25~66_combout\,
	datab => \DATAMEMORY|Mux25~51_combout\,
	datad => \REXMEM|output_result\(1),
	combout => \RMEMWB|output_rdData[14]~6_combout\);

\DATAMEMORY|Mux17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux17~2_combout\ = (\RMEMWB|output_rdData[11]~22_combout\ & (((\RMEMWB|output_rdData[11]~23_combout\)))) # (!\RMEMWB|output_rdData[11]~22_combout\ & ((\RMEMWB|output_rdData[11]~23_combout\ & (\RMEMWB|output_rdData[22]~14_combout\)) # 
-- (!\RMEMWB|output_rdData[11]~23_combout\ & ((\DATAMEMORY|Mux17~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[11]~22_combout\,
	datab => \RMEMWB|output_rdData[22]~14_combout\,
	datac => \RMEMWB|output_rdData[11]~23_combout\,
	datad => \DATAMEMORY|Mux17~1_combout\,
	combout => \DATAMEMORY|Mux17~2_combout\);

\DATAMEMORY|Mux17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux17~3_combout\ = (\RMEMWB|output_rdData[11]~22_combout\ & ((\DATAMEMORY|Mux17~2_combout\ & ((\DATAMEMORY|Mux25~17_combout\))) # (!\DATAMEMORY|Mux17~2_combout\ & (\DATAMEMORY|memory[98][6]~q\)))) # (!\RMEMWB|output_rdData[11]~22_combout\ & 
-- (((\DATAMEMORY|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[98][6]~q\,
	datab => \RMEMWB|output_rdData[11]~22_combout\,
	datac => \DATAMEMORY|Mux17~2_combout\,
	datad => \DATAMEMORY|Mux25~17_combout\,
	combout => \DATAMEMORY|Mux17~3_combout\);

\RMEMWB|output_rdData[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RMEMWB|output_rdData[14]~6_combout\,
	asdata => \DATAMEMORY|Mux17~3_combout\,
	sload => \RMEMWB|output_rdData[11]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_rdData\(14));

\MUXALU|Saida[14]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXALU|Saida[14]~10_combout\ = (\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(6))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_imed\(6),
	datab => \RIDEX|output_read2\(14),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \MUXALU|Saida[14]~10_combout\);

\ALU|Add0~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~88_combout\ = (\ALU|Add0~26_combout\ & ((\MUXALU|Saida[14]~10_combout\) # ((\RIDEX|output_read1\(14))))) # (!\ALU|Add0~26_combout\ & (\MUXALU|Saida[14]~10_combout\ & (\RIDEX|output_read1\(14) & \ALU|Add0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~26_combout\,
	datab => \MUXALU|Saida[14]~10_combout\,
	datac => \RIDEX|output_read1\(14),
	datad => \ALU|Add0~27_combout\,
	combout => \ALU|Add0~88_combout\);

\ALU|Add0~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~92_combout\ = (\ALU|Mux28~1_combout\ & ((\ALU|Add0~88_combout\) # ((\ALU|Add0~29_combout\ & \ALU|Add0~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux28~1_combout\,
	datab => \ALU|Add0~88_combout\,
	datac => \ALU|Add0~29_combout\,
	datad => \ALU|Add0~90_combout\,
	combout => \ALU|Add0~92_combout\);

\REXMEM|output_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ALU|Add0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_result\(14));

\RMEMWB|output_addr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_result\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_addr\(14));

\MUXWB|Saida[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXWB|Saida[14]~14_combout\ = (\RMEMWB|output_WB\(0) & (\RMEMWB|output_rdData\(14))) # (!\RMEMWB|output_WB\(0) & ((\RMEMWB|output_addr\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData\(14),
	datab => \RMEMWB|output_addr\(14),
	datad => \RMEMWB|output_WB\(0),
	combout => \MUXWB|Saida[14]~14_combout\);

\regBd|reg9|reg|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[14]~14_combout\,
	ena => \regBd|Rin1[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg9|reg|Q\(14));

\regBd|reg23|reg|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[14]~14_combout\,
	ena => \regBd|Rin1[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg23|reg|Q\(14));

\regBd|readData2[14]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[14]~70_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg23|reg|Q\(14))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg1|reg|Q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg23|reg|Q\(14),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg1|reg|Q\(14),
	combout => \regBd|readData2[14]~70_combout\);

\regBd|readData2[14]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[14]~71_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[14]~70_combout\ & ((\regBd|reg31|reg|Q\(14)))) # (!\regBd|readData2[14]~70_combout\ & (\regBd|reg9|reg|Q\(14))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[14]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg9|reg|Q\(14),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[14]~70_combout\,
	datad => \regBd|reg31|reg|Q\(14),
	combout => \regBd|readData2[14]~71_combout\);

\regBd|reg8|reg|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[14]~14_combout\,
	ena => \regBd|Rin1[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg8|reg|Q\(14));

\regBd|reg22|reg|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[14]~14_combout\,
	ena => \regBd|Rin1[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg22|reg|Q\(14));

\regBd|readData2[14]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[14]~72_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg22|reg|Q\(14))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg22|reg|Q\(14),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(14),
	combout => \regBd|readData2[14]~72_combout\);

\regBd|readData2[14]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[14]~73_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[14]~72_combout\ & ((\regBd|reg30|reg|Q\(14)))) # (!\regBd|readData2[14]~72_combout\ & (\regBd|reg8|reg|Q\(14))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[14]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg8|reg|Q\(14),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[14]~72_combout\,
	datad => \regBd|reg30|reg|Q\(14),
	combout => \regBd|readData2[14]~73_combout\);

\regBd|readData2[14]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[14]~74_combout\ = (\RIFIF|out_instr\(15) & (\regBd|readData2[14]~71_combout\)) # (!\RIFIF|out_instr\(15) & ((\regBd|readData2[14]~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|readData2[14]~71_combout\,
	datab => \regBd|readData2[14]~73_combout\,
	datad => \RIFIF|out_instr\(15),
	combout => \regBd|readData2[14]~74_combout\);

\RIDEX|output_read2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData2[14]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read2\(14));

\REXMEM|output_wrData[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_read2\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_wrData\(14));

\DATAMEMORY|memory~1769\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1769_combout\ = (\DATAMEMORY|memory[96][7]~292_combout\ & (((\DATAMEMORY|memory[98][7]~525_combout\)))) # (!\DATAMEMORY|memory[96][7]~292_combout\ & ((\DATAMEMORY|memory[98][7]~525_combout\ & (\REXMEM|output_wrData\(22))) # 
-- (!\DATAMEMORY|memory[98][7]~525_combout\ & ((\REXMEM|output_wrData\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[96][7]~292_combout\,
	datab => \REXMEM|output_wrData\(22),
	datac => \DATAMEMORY|memory[98][7]~525_combout\,
	datad => \REXMEM|output_wrData\(30),
	combout => \DATAMEMORY|memory~1769_combout\);

\DATAMEMORY|memory~1770\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|memory~1770_combout\ = (\DATAMEMORY|memory[96][7]~292_combout\ & ((\DATAMEMORY|memory~1769_combout\ & ((\REXMEM|output_wrData\(6)))) # (!\DATAMEMORY|memory~1769_combout\ & (\REXMEM|output_wrData\(14))))) # 
-- (!\DATAMEMORY|memory[96][7]~292_combout\ & (((\DATAMEMORY|memory~1769_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_wrData\(14),
	datab => \DATAMEMORY|memory[96][7]~292_combout\,
	datac => \DATAMEMORY|memory~1769_combout\,
	datad => \REXMEM|output_wrData\(6),
	combout => \DATAMEMORY|memory~1770_combout\);

\DATAMEMORY|memory[98][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \DATAMEMORY|memory~1770_combout\,
	ena => \DATAMEMORY|memory[98][0]~528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DATAMEMORY|memory[98][6]~q\);

\DATAMEMORY|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux1~0_combout\ = (\DATAMEMORY|Mux31~73_combout\ & (((!\DATAMEMORY|memory[100][0]~38_combout\)))) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|memory[64][6]~q\))) # 
-- (!\DATAMEMORY|memory[100][0]~38_combout\ & (\DATAMEMORY|Mux25~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~73_combout\,
	datab => \DATAMEMORY|Mux25~30_combout\,
	datac => \DATAMEMORY|memory[100][0]~38_combout\,
	datad => \DATAMEMORY|memory[64][6]~q\,
	combout => \DATAMEMORY|Mux1~0_combout\);

\DATAMEMORY|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux1~1_combout\ = (\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|Mux1~0_combout\ & ((\DATAMEMORY|Mux25~32_combout\))) # (!\DATAMEMORY|Mux1~0_combout\ & (\DATAMEMORY|memory[80][6]~q\)))) # (!\DATAMEMORY|Mux31~73_combout\ & 
-- (((\DATAMEMORY|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[80][6]~q\,
	datab => \DATAMEMORY|Mux31~73_combout\,
	datac => \DATAMEMORY|Mux1~0_combout\,
	datad => \DATAMEMORY|Mux25~32_combout\,
	combout => \DATAMEMORY|Mux1~1_combout\);

\DATAMEMORY|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux1~2_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[16][6]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[0][6]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & 
-- (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[16][6]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[0][6]~q\,
	combout => \DATAMEMORY|Mux1~2_combout\);

\DATAMEMORY|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux1~3_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux1~2_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux1~2_combout\ & ((\DATAMEMORY|Mux25~37_combout\))) # (!\DATAMEMORY|Mux1~2_combout\ & 
-- (\DATAMEMORY|Mux25~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux25~35_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux1~2_combout\,
	datad => \DATAMEMORY|Mux25~37_combout\,
	combout => \DATAMEMORY|Mux1~3_combout\);

\DATAMEMORY|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux1~4_combout\ = (\RMEMWB|output_rdData[28]~29_combout\ & ((\RMEMWB|output_rdData[28]~30_combout\ & (\DATAMEMORY|Mux1~1_combout\)) # (!\RMEMWB|output_rdData[28]~30_combout\ & ((\DATAMEMORY|Mux1~3_combout\))))) # 
-- (!\RMEMWB|output_rdData[28]~29_combout\ & (((\RMEMWB|output_rdData[28]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[28]~29_combout\,
	datab => \DATAMEMORY|Mux1~1_combout\,
	datac => \RMEMWB|output_rdData[28]~30_combout\,
	datad => \DATAMEMORY|Mux1~3_combout\,
	combout => \DATAMEMORY|Mux1~4_combout\);

\DATAMEMORY|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux1~5_combout\ = (\RMEMWB|output_rdData[28]~29_combout\ & (((\DATAMEMORY|Mux1~4_combout\)))) # (!\RMEMWB|output_rdData[28]~29_combout\ & ((\DATAMEMORY|Mux1~4_combout\ & ((\DATAMEMORY|Mux25~89_combout\))) # (!\DATAMEMORY|Mux1~4_combout\ & 
-- (\DATAMEMORY|Mux25~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux25~79_combout\,
	datab => \RMEMWB|output_rdData[28]~29_combout\,
	datac => \DATAMEMORY|Mux1~4_combout\,
	datad => \DATAMEMORY|Mux25~89_combout\,
	combout => \DATAMEMORY|Mux1~5_combout\);

\DATAMEMORY|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux1~6_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux31~73_combout\ & (\DATAMEMORY|memory[48][6]~q\)) # (!\DATAMEMORY|Mux31~73_combout\ & ((\DATAMEMORY|memory[32][6]~q\))))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & 
-- (((\DATAMEMORY|Mux31~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[100][0]~38_combout\,
	datab => \DATAMEMORY|memory[48][6]~q\,
	datac => \DATAMEMORY|Mux31~73_combout\,
	datad => \DATAMEMORY|memory[32][6]~q\,
	combout => \DATAMEMORY|Mux1~6_combout\);

\DATAMEMORY|Mux1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux1~7_combout\ = (\DATAMEMORY|memory[100][0]~38_combout\ & (((\DATAMEMORY|Mux1~6_combout\)))) # (!\DATAMEMORY|memory[100][0]~38_combout\ & ((\DATAMEMORY|Mux1~6_combout\ & ((\DATAMEMORY|Mux25~25_combout\))) # (!\DATAMEMORY|Mux1~6_combout\ & 
-- (\DATAMEMORY|Mux25~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux25~23_combout\,
	datab => \DATAMEMORY|memory[100][0]~38_combout\,
	datac => \DATAMEMORY|Mux1~6_combout\,
	datad => \DATAMEMORY|Mux25~25_combout\,
	combout => \DATAMEMORY|Mux1~7_combout\);

\DATAMEMORY|Mux1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux1~8_combout\ = (\RMEMWB|output_rdData[0]~18_combout\ & (((\RMEMWB|output_rdData[0]~19_combout\)))) # (!\RMEMWB|output_rdData[0]~18_combout\ & ((\RMEMWB|output_rdData[0]~19_combout\ & (\DATAMEMORY|memory[96][6]~q\)) # 
-- (!\RMEMWB|output_rdData[0]~19_combout\ & ((\DATAMEMORY|Mux1~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[0]~18_combout\,
	datab => \DATAMEMORY|memory[96][6]~q\,
	datac => \RMEMWB|output_rdData[0]~19_combout\,
	datad => \DATAMEMORY|Mux1~7_combout\,
	combout => \DATAMEMORY|Mux1~8_combout\);

\DATAMEMORY|Mux1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux1~9_combout\ = (\RMEMWB|output_rdData[0]~18_combout\ & ((\DATAMEMORY|Mux1~8_combout\ & ((\DATAMEMORY|memory[100][6]~q\))) # (!\DATAMEMORY|Mux1~8_combout\ & (\DATAMEMORY|Mux25~81_combout\)))) # (!\RMEMWB|output_rdData[0]~18_combout\ & 
-- (((\DATAMEMORY|Mux1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux25~81_combout\,
	datab => \RMEMWB|output_rdData[0]~18_combout\,
	datac => \DATAMEMORY|Mux1~8_combout\,
	datad => \DATAMEMORY|memory[100][6]~q\,
	combout => \DATAMEMORY|Mux1~9_combout\);

\DATAMEMORY|Mux1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux1~10_combout\ = (\RMEMWB|output_rdData[28]~28_combout\ & (((\RMEMWB|output_rdData[11]~23_combout\)))) # (!\RMEMWB|output_rdData[28]~28_combout\ & ((\RMEMWB|output_rdData[11]~23_combout\ & (\DATAMEMORY|Mux1~5_combout\)) # 
-- (!\RMEMWB|output_rdData[11]~23_combout\ & ((\DATAMEMORY|Mux1~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[28]~28_combout\,
	datab => \DATAMEMORY|Mux1~5_combout\,
	datac => \RMEMWB|output_rdData[11]~23_combout\,
	datad => \DATAMEMORY|Mux1~9_combout\,
	combout => \DATAMEMORY|Mux1~10_combout\);

\DATAMEMORY|Mux1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux1~11_combout\ = (\RMEMWB|output_rdData[28]~28_combout\ & ((\DATAMEMORY|Mux1~10_combout\ & ((\DATAMEMORY|Mux9~1_combout\))) # (!\DATAMEMORY|Mux1~10_combout\ & (\DATAMEMORY|memory[98][6]~q\)))) # (!\RMEMWB|output_rdData[28]~28_combout\ & 
-- (((\DATAMEMORY|Mux1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[98][6]~q\,
	datab => \RMEMWB|output_rdData[28]~28_combout\,
	datac => \DATAMEMORY|Mux1~10_combout\,
	datad => \DATAMEMORY|Mux9~1_combout\,
	combout => \DATAMEMORY|Mux1~11_combout\);

\RMEMWB|output_rdData[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \DATAMEMORY|Mux1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_rdData\(30));

\REXMEM|output_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ALU|Add0~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_result\(30));

\RMEMWB|output_addr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_result\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_addr\(30));

\MUXWB|Saida[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXWB|Saida[30]~30_combout\ = (\RMEMWB|output_WB\(0) & (\RMEMWB|output_rdData\(30))) # (!\RMEMWB|output_WB\(0) & ((\RMEMWB|output_addr\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData\(30),
	datab => \RMEMWB|output_addr\(30),
	datad => \RMEMWB|output_WB\(0),
	combout => \MUXWB|Saida[30]~30_combout\);

\regBd|reg9|reg|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[30]~30_combout\,
	ena => \regBd|Rin1[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg9|reg|Q\(30));

\regBd|reg23|reg|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[30]~30_combout\,
	ena => \regBd|Rin1[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg23|reg|Q\(30));

\regBd|readData2[30]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[30]~150_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg23|reg|Q\(30))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg1|reg|Q\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg23|reg|Q\(30),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg1|reg|Q\(30),
	combout => \regBd|readData2[30]~150_combout\);

\regBd|readData2[30]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[30]~151_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[30]~150_combout\ & ((\regBd|reg31|reg|Q\(30)))) # (!\regBd|readData2[30]~150_combout\ & (\regBd|reg9|reg|Q\(30))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[30]~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg9|reg|Q\(30),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[30]~150_combout\,
	datad => \regBd|reg31|reg|Q\(30),
	combout => \regBd|readData2[30]~151_combout\);

\regBd|reg8|reg|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[30]~30_combout\,
	ena => \regBd|Rin1[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg8|reg|Q\(30));

\regBd|reg22|reg|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \MUXWB|Saida[30]~30_combout\,
	ena => \regBd|Rin1[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regBd|reg22|reg|Q\(30));

\regBd|readData2[30]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[30]~152_combout\ = (\RIFIF|out_instr\(4) & (((\RIFIF|out_instr\(0))))) # (!\RIFIF|out_instr\(4) & ((\RIFIF|out_instr\(0) & (\regBd|reg22|reg|Q\(30))) # (!\RIFIF|out_instr\(0) & ((\regBd|reg0|reg|Q\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(4),
	datab => \regBd|reg22|reg|Q\(30),
	datac => \RIFIF|out_instr\(0),
	datad => \regBd|reg0|reg|Q\(30),
	combout => \regBd|readData2[30]~152_combout\);

\regBd|readData2[30]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[30]~153_combout\ = (\RIFIF|out_instr\(4) & ((\regBd|readData2[30]~152_combout\ & ((\regBd|reg30|reg|Q\(30)))) # (!\regBd|readData2[30]~152_combout\ & (\regBd|reg8|reg|Q\(30))))) # (!\RIFIF|out_instr\(4) & 
-- (((\regBd|readData2[30]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|reg8|reg|Q\(30),
	datab => \RIFIF|out_instr\(4),
	datac => \regBd|readData2[30]~152_combout\,
	datad => \regBd|reg30|reg|Q\(30),
	combout => \regBd|readData2[30]~153_combout\);

\regBd|readData2[30]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \regBd|readData2[30]~154_combout\ = (\RIFIF|out_instr\(15) & (\regBd|readData2[30]~151_combout\)) # (!\RIFIF|out_instr\(15) & ((\regBd|readData2[30]~153_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regBd|readData2[30]~151_combout\,
	datab => \regBd|readData2[30]~153_combout\,
	datad => \RIFIF|out_instr\(15),
	combout => \regBd|readData2[30]~154_combout\);

\RIDEX|output_read2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \regBd|readData2[30]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_read2\(30));

\MUXALU|Saida[30]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXALU|Saida[30]~25_combout\ = (\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(6))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_imed\(6),
	datab => \RIDEX|output_read2\(30),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \MUXALU|Saida[30]~25_combout\);

\ALU|Add0~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~171_combout\ = (\ALU|Add0~26_combout\ & ((\MUXALU|Saida[30]~25_combout\) # ((\RIDEX|output_read1\(30))))) # (!\ALU|Add0~26_combout\ & (\MUXALU|Saida[30]~25_combout\ & (\RIDEX|output_read1\(30) & \ALU|Add0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~26_combout\,
	datab => \MUXALU|Saida[30]~25_combout\,
	datac => \RIDEX|output_read1\(30),
	datad => \ALU|Add0~27_combout\,
	combout => \ALU|Add0~171_combout\);

\ALU|Add0~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~175_combout\ = (\ALU|Mux28~1_combout\ & ((\ALU|Add0~171_combout\) # ((\ALU|Add0~29_combout\ & \ALU|Add0~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux28~1_combout\,
	datab => \ALU|Add0~171_combout\,
	datac => \ALU|Add0~29_combout\,
	datad => \ALU|Add0~173_combout\,
	combout => \ALU|Add0~175_combout\);

\ALU|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Equal0~0_combout\ = (!\ALU|Add0~39_combout\ & (!\ALU|Add0~46_combout\ & (!\ALU|Add0~30_combout\ & !\ALU|Add0~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~39_combout\,
	datab => \ALU|Add0~46_combout\,
	datac => \ALU|Add0~30_combout\,
	datad => \ALU|Add0~35_combout\,
	combout => \ALU|Equal0~0_combout\);

\ALU|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Equal0~1_combout\ = (!\ALU|Add0~37_combout\ & (!\ALU|Add0~51_combout\ & (!\ALU|Add0~56_combout\ & !\ALU|Add0~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~37_combout\,
	datab => \ALU|Add0~51_combout\,
	datac => \ALU|Add0~56_combout\,
	datad => \ALU|Add0~69_combout\,
	combout => \ALU|Equal0~1_combout\);

\ALU|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Equal0~2_combout\ = (!\ALU|Add0~74_combout\ & (!\ALU|Add0~87_combout\ & (!\ALU|Add0~92_combout\ & !\ALU|Add0~105_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~74_combout\,
	datab => \ALU|Add0~87_combout\,
	datac => \ALU|Add0~92_combout\,
	datad => \ALU|Add0~105_combout\,
	combout => \ALU|Equal0~2_combout\);

\ALU|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Equal0~3_combout\ = (!\ALU|Add0~110_combout\ & (!\ALU|Add0~115_combout\ & (!\ALU|Add0~120_combout\ & !\ALU|Add0~125_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~110_combout\,
	datab => \ALU|Add0~115_combout\,
	datac => \ALU|Add0~120_combout\,
	datad => \ALU|Add0~125_combout\,
	combout => \ALU|Equal0~3_combout\);

\ALU|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Equal0~4_combout\ = (\ALU|Equal0~0_combout\ & (\ALU|Equal0~1_combout\ & (\ALU|Equal0~2_combout\ & \ALU|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Equal0~0_combout\,
	datab => \ALU|Equal0~1_combout\,
	datac => \ALU|Equal0~2_combout\,
	datad => \ALU|Equal0~3_combout\,
	combout => \ALU|Equal0~4_combout\);

\ALU|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Equal0~5_combout\ = (!\ALU|Add0~25_combout\ & (!\ALU|Add0~64_combout\ & (!\ALU|Add0~82_combout\ & !\ALU|Add0~100_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~25_combout\,
	datab => \ALU|Add0~64_combout\,
	datac => \ALU|Add0~82_combout\,
	datad => \ALU|Add0~100_combout\,
	combout => \ALU|Equal0~5_combout\);

\ALU|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Equal0~6_combout\ = (!\ALU|Add0~44_combout\ & (!\ALU|Add0~130_combout\ & (!\ALU|Add0~135_combout\ & !\ALU|Add0~140_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~44_combout\,
	datab => \ALU|Add0~130_combout\,
	datac => \ALU|Add0~135_combout\,
	datad => \ALU|Add0~140_combout\,
	combout => \ALU|Equal0~6_combout\);

\ALU|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Equal0~7_combout\ = (\ALU|Equal0~4_combout\ & (\ALU|Equal0~5_combout\ & (!\ALU|Add0~145_combout\ & \ALU|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Equal0~4_combout\,
	datab => \ALU|Equal0~5_combout\,
	datac => \ALU|Add0~145_combout\,
	datad => \ALU|Equal0~6_combout\,
	combout => \ALU|Equal0~7_combout\);

\ALU|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Equal0~8_combout\ = (!\ALU|Add0~160_combout\ & (!\ALU|Add0~150_combout\ & (!\ALU|Add0~155_combout\ & \ALU|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~160_combout\,
	datab => \ALU|Add0~150_combout\,
	datac => \ALU|Add0~155_combout\,
	datad => \ALU|Equal0~7_combout\,
	combout => \ALU|Equal0~8_combout\);

\ALU|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Equal0~9_combout\ = (!\ALU|Add0~170_combout\ & !\ALU|Add0~165_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~170_combout\,
	datab => \ALU|Add0~165_combout\,
	combout => \ALU|Equal0~9_combout\);

\ALU|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Equal0~10_combout\ = (!\ALU|Add0~175_combout\ & (!\ALU|Add0~180_combout\ & (\ALU|Equal0~8_combout\ & \ALU|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~175_combout\,
	datab => \ALU|Add0~180_combout\,
	datac => \ALU|Equal0~8_combout\,
	datad => \ALU|Equal0~9_combout\,
	combout => \ALU|Equal0~10_combout\);

\REXMEM|output_zero\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ALU|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_zero~q\);

\ContUnit|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContUnit|Mux6~0_combout\ = (\RIFIF|out_instr\(5) & (\RIFIF|out_instr\(4) & (\RIFIF|out_instr\(3) & !\RIFIF|out_instr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(5),
	datab => \RIFIF|out_instr\(4),
	datac => \RIFIF|out_instr\(3),
	datad => \RIFIF|out_instr\(0),
	combout => \ContUnit|Mux6~0_combout\);

\RIDEX|output_instruction_M[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ContUnit|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_instruction_M\(0));

\REXMEM|output_ME[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIDEX|output_instruction_M\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_ME\(0));

\muxpc|Saida[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxpc|Saida[8]~6_combout\ = (\REXMEM|output_zero~q\ & ((\REXMEM|output_ME\(0) & (\REXMEM|output_pc\(8))) # (!\REXMEM|output_ME\(0) & ((\adderParaPC|Add0~12_combout\))))) # (!\REXMEM|output_zero~q\ & (((\adderParaPC|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_pc\(8),
	datab => \adderParaPC|Add0~12_combout\,
	datac => \REXMEM|output_zero~q\,
	datad => \REXMEM|output_ME\(0),
	combout => \muxpc|Saida[8]~6_combout\);

\pcounter|pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \muxpc|Saida[8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcounter|pc\(8));

\memoriaInstrucoes|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memoriaInstrucoes|Mux29~1_combout\ = (\memoriaInstrucoes|Mux29~0_combout\ & (!\pcounter|pc\(6) & (!\pcounter|pc\(7) & !\pcounter|pc\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaInstrucoes|Mux29~0_combout\,
	datab => \pcounter|pc\(6),
	datac => \pcounter|pc\(7),
	datad => \pcounter|pc\(8),
	combout => \memoriaInstrucoes|Mux29~1_combout\);

\RIFIF|out_instr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \memoriaInstrucoes|Mux29~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIFIF|out_instr\(0));

\RIDEX|output_imed[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIFIF|out_instr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_imed\(6));

\REXMEM|output_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_pc[7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_pc\(7));

\muxpc|Saida[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxpc|Saida[7]~5_combout\ = (\REXMEM|output_zero~q\ & ((\REXMEM|output_ME\(0) & (\REXMEM|output_pc\(7))) # (!\REXMEM|output_ME\(0) & ((\adderParaPC|Add0~10_combout\))))) # (!\REXMEM|output_zero~q\ & (((\adderParaPC|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_pc\(7),
	datab => \adderParaPC|Add0~10_combout\,
	datac => \REXMEM|output_zero~q\,
	datad => \REXMEM|output_ME\(0),
	combout => \muxpc|Saida[7]~5_combout\);

\pcounter|pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \muxpc|Saida[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcounter|pc\(7));

\memoriaInstrucoes|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memoriaInstrucoes|Mux31~1_combout\ = (\memoriaInstrucoes|Mux31~0_combout\ & (!\pcounter|pc\(6) & (!\pcounter|pc\(7) & !\pcounter|pc\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memoriaInstrucoes|Mux31~0_combout\,
	datab => \pcounter|pc\(6),
	datac => \pcounter|pc\(7),
	datad => \pcounter|pc\(8),
	combout => \memoriaInstrucoes|Mux31~1_combout\);

\RIFIF|out_instr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \memoriaInstrucoes|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIFIF|out_instr\(31));

\RIDEX|output_imed[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIFIF|out_instr\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_imed\(7));

\REXMEM|output_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_pc[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_pc\(2));

\muxpc|Saida[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxpc|Saida[2]~0_combout\ = (\REXMEM|output_zero~q\ & ((\REXMEM|output_ME\(0) & (\REXMEM|output_pc\(2))) # (!\REXMEM|output_ME\(0) & ((\adderParaPC|Add0~0_combout\))))) # (!\REXMEM|output_zero~q\ & (((\adderParaPC|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_pc\(2),
	datab => \adderParaPC|Add0~0_combout\,
	datac => \REXMEM|output_zero~q\,
	datad => \REXMEM|output_ME\(0),
	combout => \muxpc|Saida[2]~0_combout\);

\pcounter|pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \muxpc|Saida[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcounter|pc\(2));

\adderParaPC|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \adderParaPC|Add0~2_combout\ = (\pcounter|pc\(3) & (!\adderParaPC|Add0~1\)) # (!\pcounter|pc\(3) & ((\adderParaPC|Add0~1\) # (GND)))
-- \adderParaPC|Add0~3\ = CARRY((!\adderParaPC|Add0~1\) # (!\pcounter|pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pcounter|pc\(3),
	datad => VCC,
	cin => \adderParaPC|Add0~1\,
	combout => \adderParaPC|Add0~2_combout\,
	cout => \adderParaPC|Add0~3\);

\RIFIF|out_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \adderParaPC|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIFIF|out_pc\(3));

\RIDEX|output_ProgramCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIFIF|out_pc\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_ProgramCounter\(3));

\REXMEM|output_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_pc[3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_pc\(3));

\muxpc|Saida[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxpc|Saida[3]~1_combout\ = (\REXMEM|output_zero~q\ & ((\REXMEM|output_ME\(0) & (\REXMEM|output_pc\(3))) # (!\REXMEM|output_ME\(0) & ((\adderParaPC|Add0~2_combout\))))) # (!\REXMEM|output_zero~q\ & (((\adderParaPC|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_pc\(3),
	datab => \adderParaPC|Add0~2_combout\,
	datac => \REXMEM|output_zero~q\,
	datad => \REXMEM|output_ME\(0),
	combout => \muxpc|Saida[3]~1_combout\);

\pcounter|pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \muxpc|Saida[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcounter|pc\(3));

\adderParaPC|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \adderParaPC|Add0~4_combout\ = (\pcounter|pc\(4) & (\adderParaPC|Add0~3\ $ (GND))) # (!\pcounter|pc\(4) & (!\adderParaPC|Add0~3\ & VCC))
-- \adderParaPC|Add0~5\ = CARRY((\pcounter|pc\(4) & !\adderParaPC|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pcounter|pc\(4),
	datad => VCC,
	cin => \adderParaPC|Add0~3\,
	combout => \adderParaPC|Add0~4_combout\,
	cout => \adderParaPC|Add0~5\);

\RIFIF|out_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \adderParaPC|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIFIF|out_pc\(4));

\RIDEX|output_ProgramCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIFIF|out_pc\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_ProgramCounter\(4));

\REXMEM|output_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_pc[4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_pc\(4));

\muxpc|Saida[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxpc|Saida[4]~2_combout\ = (\REXMEM|output_zero~q\ & ((\REXMEM|output_ME\(0) & (\REXMEM|output_pc\(4))) # (!\REXMEM|output_ME\(0) & ((\adderParaPC|Add0~4_combout\))))) # (!\REXMEM|output_zero~q\ & (((\adderParaPC|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_pc\(4),
	datab => \adderParaPC|Add0~4_combout\,
	datac => \REXMEM|output_zero~q\,
	datad => \REXMEM|output_ME\(0),
	combout => \muxpc|Saida[4]~2_combout\);

\pcounter|pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \muxpc|Saida[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcounter|pc\(4));

\adderParaPC|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \adderParaPC|Add0~6_combout\ = (\pcounter|pc\(5) & (!\adderParaPC|Add0~5\)) # (!\pcounter|pc\(5) & ((\adderParaPC|Add0~5\) # (GND)))
-- \adderParaPC|Add0~7\ = CARRY((!\adderParaPC|Add0~5\) # (!\pcounter|pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pcounter|pc\(5),
	datad => VCC,
	cin => \adderParaPC|Add0~5\,
	combout => \adderParaPC|Add0~6_combout\,
	cout => \adderParaPC|Add0~7\);

\RIFIF|out_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \adderParaPC|Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIFIF|out_pc\(5));

\RIDEX|output_ProgramCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIFIF|out_pc\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_ProgramCounter\(5));

\REXMEM|output_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_pc[5]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_pc\(5));

\muxpc|Saida[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxpc|Saida[5]~3_combout\ = (\REXMEM|output_zero~q\ & ((\REXMEM|output_ME\(0) & (\REXMEM|output_pc\(5))) # (!\REXMEM|output_ME\(0) & ((\adderParaPC|Add0~6_combout\))))) # (!\REXMEM|output_zero~q\ & (((\adderParaPC|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_pc\(5),
	datab => \adderParaPC|Add0~6_combout\,
	datac => \REXMEM|output_zero~q\,
	datad => \REXMEM|output_ME\(0),
	combout => \muxpc|Saida[5]~3_combout\);

\pcounter|pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \muxpc|Saida[5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcounter|pc\(5));

\RIFIF|out_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \adderParaPC|Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIFIF|out_pc\(6));

\RIDEX|output_ProgramCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \RIFIF|out_pc\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_ProgramCounter\(6));

\REXMEM|output_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_pc[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_pc\(6));

\muxpc|Saida[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxpc|Saida[6]~4_combout\ = (\REXMEM|output_zero~q\ & ((\REXMEM|output_ME\(0) & (\REXMEM|output_pc\(6))) # (!\REXMEM|output_ME\(0) & ((\adderParaPC|Add0~8_combout\))))) # (!\REXMEM|output_zero~q\ & (((\adderParaPC|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_pc\(6),
	datab => \adderParaPC|Add0~8_combout\,
	datac => \REXMEM|output_zero~q\,
	datad => \REXMEM|output_ME\(0),
	combout => \muxpc|Saida[6]~4_combout\);

\pcounter|pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clock~input_o\,
	d => \muxpc|Saida[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcounter|pc\(6));

\memoriaInstrucoes|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memoriaInstrucoes|Mux5~0_combout\ = (\pcounter|pc\(2) & ((\pcounter|pc\(3) & ((\pcounter|pc\(5)))) # (!\pcounter|pc\(3) & (\pcounter|pc\(4) & !\pcounter|pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcounter|pc\(2),
	datab => \pcounter|pc\(3),
	datac => \pcounter|pc\(4),
	datad => \pcounter|pc\(5),
	combout => \memoriaInstrucoes|Mux5~0_combout\);

\memoriaInstrucoes|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memoriaInstrucoes|Mux5~1_combout\ = (!\pcounter|pc\(6) & (!\pcounter|pc\(7) & (!\pcounter|pc\(8) & !\memoriaInstrucoes|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcounter|pc\(6),
	datab => \pcounter|pc\(7),
	datac => \pcounter|pc\(8),
	datad => \memoriaInstrucoes|Mux5~0_combout\,
	combout => \memoriaInstrucoes|Mux5~1_combout\);

\RIFIF|out_instr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \memoriaInstrucoes|Mux5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIFIF|out_instr\(5));

\ContUnit|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContUnit|Mux3~0_combout\ = (!\RIFIF|out_instr\(0) & ((\RIFIF|out_instr\(5) & (\RIFIF|out_instr\(4) & \RIFIF|out_instr\(3))) # (!\RIFIF|out_instr\(5) & (\RIFIF|out_instr\(4) $ (\RIFIF|out_instr\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIFIF|out_instr\(5),
	datab => \RIFIF|out_instr\(4),
	datac => \RIFIF|out_instr\(3),
	datad => \RIFIF|out_instr\(0),
	combout => \ContUnit|Mux3~0_combout\);

\RIDEX|output_instruction_EX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ContUnit|Mux3~0_combout\,
	sclr => \RIFIF|out_instr\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RIDEX|output_instruction_EX\(3));

\ALU|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux28~0_combout\ = (!\RIDEX|output_imed\(6) & !\RIDEX|output_imed\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RIDEX|output_imed\(6),
	datad => \RIDEX|output_imed\(3),
	combout => \ALU|Mux28~0_combout\);

\ALU|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux28~1_combout\ = (\RIDEX|output_instruction_EX\(3)) # ((\RIDEX|output_instruction_EX\(2)) # ((\ALU|Mux28~0_combout\) # (!\RIDEX|output_instruction_EX\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_instruction_EX\(3),
	datab => \RIDEX|output_instruction_EX\(2),
	datac => \ALU|Mux28~0_combout\,
	datad => \RIDEX|output_instruction_EX\(1),
	combout => \ALU|Mux28~1_combout\);

\ALU|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~0_combout\ = (\RIDEX|output_read1\(5)) # ((\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(6))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_read1\(5),
	datab => \RIDEX|output_imed\(6),
	datac => \RIDEX|output_read2\(5),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \ALU|Add0~0_combout\);

\ALU|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~1_combout\ = (\ULACONTROL|Mux5~0_combout\ & (\ULACONTROL|Mux3~0_combout\ & (\ALU|Add0~0_combout\ & !\ULACONTROL|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULACONTROL|Mux5~0_combout\,
	datab => \ULACONTROL|Mux3~0_combout\,
	datac => \ALU|Add0~0_combout\,
	datad => \ULACONTROL|Mux4~0_combout\,
	combout => \ALU|Add0~1_combout\);

\ALU|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~23_combout\ = (\RIDEX|output_read1\(5) & ((\RIDEX|output_instruction_EX\(4) & (\RIDEX|output_imed\(6))) # (!\RIDEX|output_instruction_EX\(4) & ((\RIDEX|output_read2\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_read1\(5),
	datab => \RIDEX|output_imed\(6),
	datac => \RIDEX|output_read2\(5),
	datad => \RIDEX|output_instruction_EX\(4),
	combout => \ALU|Add0~23_combout\);

\ALU|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~24_combout\ = (\ULACONTROL|Mux4~0_combout\ & ((\ULACONTROL|Mux5~0_combout\ & (\ALU|Add0~21_combout\)) # (!\ULACONTROL|Mux5~0_combout\ & ((\ALU|Add0~23_combout\))))) # (!\ULACONTROL|Mux4~0_combout\ & (\ALU|Add0~21_combout\ & 
-- ((!\ULACONTROL|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~21_combout\,
	datab => \ULACONTROL|Mux4~0_combout\,
	datac => \ALU|Add0~23_combout\,
	datad => \ULACONTROL|Mux5~0_combout\,
	combout => \ALU|Add0~24_combout\);

\ALU|Add0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~25_combout\ = (\ALU|Mux28~1_combout\ & ((\ALU|Add0~1_combout\) # ((\ALU|Add0~24_combout\ & !\ULACONTROL|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux28~1_combout\,
	datab => \ALU|Add0~1_combout\,
	datac => \ALU|Add0~24_combout\,
	datad => \ULACONTROL|Mux3~0_combout\,
	combout => \ALU|Add0~25_combout\);

\REXMEM|output_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \ALU|Add0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REXMEM|output_result\(5));

\RMEMWB|output_rdData[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \RMEMWB|output_rdData[0]~16_combout\ = (\REXMEM|output_result\(5) & (((\REXMEM|output_result\(1) & \REXMEM|output_result\(6))) # (!\REXMEM|output_result\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(5),
	datab => \REXMEM|output_result\(1),
	datac => \REXMEM|output_result\(6),
	datad => \REXMEM|output_result\(0),
	combout => \RMEMWB|output_rdData[0]~16_combout\);

\DATAMEMORY|Mux31~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~89_combout\ = (\REXMEM|output_result\(0) & ((\REXMEM|output_result\(5) & ((\DATAMEMORY|memory[2][0]~q\))) # (!\REXMEM|output_result\(5) & (\DATAMEMORY|Mux31~15_combout\)))) # (!\REXMEM|output_result\(0) & 
-- (((\DATAMEMORY|Mux31~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(0),
	datab => \REXMEM|output_result\(5),
	datac => \DATAMEMORY|Mux31~15_combout\,
	datad => \DATAMEMORY|memory[2][0]~q\,
	combout => \DATAMEMORY|Mux31~89_combout\);

\DATAMEMORY|Mux31~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~19_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|Mux26~1_combout\ & (\DATAMEMORY|memory[50][0]~q\)) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- ((\DATAMEMORY|Mux31~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[50][0]~q\,
	datac => \DATAMEMORY|Mux26~1_combout\,
	datad => \DATAMEMORY|Mux31~18_combout\,
	combout => \DATAMEMORY|Mux31~19_combout\);

\DATAMEMORY|Mux31~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~20_combout\ = (\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|Mux31~19_combout\ & ((\DATAMEMORY|memory[66][0]~q\))) # (!\DATAMEMORY|Mux31~19_combout\ & (\DATAMEMORY|Mux31~16_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- (((\DATAMEMORY|Mux31~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~16_combout\,
	datab => \DATAMEMORY|Mux26~0_combout\,
	datac => \DATAMEMORY|Mux31~19_combout\,
	datad => \DATAMEMORY|memory[66][0]~q\,
	combout => \DATAMEMORY|Mux31~20_combout\);

\DATAMEMORY|Mux31~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~26_combout\ = (\RMEMWB|output_rdData[0]~18_combout\ & (((\RMEMWB|output_rdData[0]~19_combout\)))) # (!\RMEMWB|output_rdData[0]~18_combout\ & ((\RMEMWB|output_rdData[0]~19_combout\ & (\DATAMEMORY|memory[100][0]~q\)) # 
-- (!\RMEMWB|output_rdData[0]~19_combout\ & ((\DATAMEMORY|Mux31~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[0]~18_combout\,
	datab => \DATAMEMORY|memory[100][0]~q\,
	datac => \RMEMWB|output_rdData[0]~19_combout\,
	datad => \DATAMEMORY|Mux31~25_combout\,
	combout => \DATAMEMORY|Mux31~26_combout\);

\DATAMEMORY|Mux31~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~27_combout\ = (\RMEMWB|output_rdData[0]~18_combout\ & ((\DATAMEMORY|Mux31~26_combout\ & ((\DATAMEMORY|memory[0][0]~q\))) # (!\DATAMEMORY|Mux31~26_combout\ & (\DATAMEMORY|Mux31~20_combout\)))) # (!\RMEMWB|output_rdData[0]~18_combout\ & 
-- (((\DATAMEMORY|Mux31~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~20_combout\,
	datab => \RMEMWB|output_rdData[0]~18_combout\,
	datac => \DATAMEMORY|Mux31~26_combout\,
	datad => \DATAMEMORY|memory[0][0]~q\,
	combout => \DATAMEMORY|Mux31~27_combout\);

\DATAMEMORY|Mux31~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~63_combout\ = (\DATAMEMORY|Mux26~1_combout\ & (((\DATAMEMORY|Mux26~0_combout\)))) # (!\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux26~0_combout\ & (\DATAMEMORY|Mux31~60_combout\)) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- ((\DATAMEMORY|Mux31~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~1_combout\,
	datab => \DATAMEMORY|Mux31~60_combout\,
	datac => \DATAMEMORY|Mux26~0_combout\,
	datad => \DATAMEMORY|Mux31~62_combout\,
	combout => \DATAMEMORY|Mux31~63_combout\);

\DATAMEMORY|Mux31~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~64_combout\ = (\DATAMEMORY|Mux26~1_combout\ & ((\DATAMEMORY|Mux31~63_combout\ & ((\DATAMEMORY|memory[98][0]~q\))) # (!\DATAMEMORY|Mux31~63_combout\ & (\DATAMEMORY|memory[82][0]~q\)))) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- (((\DATAMEMORY|Mux31~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|memory[82][0]~q\,
	datab => \DATAMEMORY|Mux26~1_combout\,
	datac => \DATAMEMORY|Mux31~63_combout\,
	datad => \DATAMEMORY|memory[98][0]~q\,
	combout => \DATAMEMORY|Mux31~64_combout\);

\DATAMEMORY|Mux31~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~68_combout\ = (\DATAMEMORY|Mux26~0_combout\ & (((\DATAMEMORY|Mux26~1_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|Mux26~1_combout\ & (\DATAMEMORY|memory[18][0]~q\)) # (!\DATAMEMORY|Mux26~1_combout\ & 
-- ((\DATAMEMORY|Mux31~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux26~0_combout\,
	datab => \DATAMEMORY|memory[18][0]~q\,
	datac => \DATAMEMORY|Mux26~1_combout\,
	datad => \DATAMEMORY|Mux31~67_combout\,
	combout => \DATAMEMORY|Mux31~68_combout\);

\DATAMEMORY|Mux31~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~69_combout\ = (\DATAMEMORY|Mux26~0_combout\ & ((\DATAMEMORY|Mux31~68_combout\ & ((\DATAMEMORY|memory[34][0]~q\))) # (!\DATAMEMORY|Mux31~68_combout\ & (\DATAMEMORY|Mux31~65_combout\)))) # (!\DATAMEMORY|Mux26~0_combout\ & 
-- (((\DATAMEMORY|Mux31~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~65_combout\,
	datab => \DATAMEMORY|Mux26~0_combout\,
	datac => \DATAMEMORY|Mux31~68_combout\,
	datad => \DATAMEMORY|memory[34][0]~q\,
	combout => \DATAMEMORY|Mux31~69_combout\);

\DATAMEMORY|Mux31~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~70_combout\ = (\RMEMWB|output_rdData[0]~21_combout\ & ((\DATAMEMORY|Mux31~64_combout\) # ((!\RMEMWB|output_rdData[0]~20_combout\)))) # (!\RMEMWB|output_rdData[0]~21_combout\ & (((\DATAMEMORY|Mux31~69_combout\ & 
-- \RMEMWB|output_rdData[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[0]~21_combout\,
	datab => \DATAMEMORY|Mux31~64_combout\,
	datac => \DATAMEMORY|Mux31~69_combout\,
	datad => \RMEMWB|output_rdData[0]~20_combout\,
	combout => \DATAMEMORY|Mux31~70_combout\);

\DATAMEMORY|Mux31~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~71_combout\ = (\RMEMWB|output_rdData[0]~20_combout\ & (((\DATAMEMORY|Mux31~70_combout\)))) # (!\RMEMWB|output_rdData[0]~20_combout\ & ((\DATAMEMORY|Mux31~70_combout\ & (\DATAMEMORY|Mux31~38_combout\)) # (!\DATAMEMORY|Mux31~70_combout\ & 
-- ((\RMEMWB|output_rdData[8]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMORY|Mux31~38_combout\,
	datab => \RMEMWB|output_rdData[8]~0_combout\,
	datac => \RMEMWB|output_rdData[0]~20_combout\,
	datad => \DATAMEMORY|Mux31~70_combout\,
	combout => \DATAMEMORY|Mux31~71_combout\);

\DATAMEMORY|Mux31~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~90_combout\ = (\REXMEM|output_result\(0) & ((\REXMEM|output_result\(5) & (\DATAMEMORY|Mux31~27_combout\)) # (!\REXMEM|output_result\(5) & ((\DATAMEMORY|Mux31~71_combout\))))) # (!\REXMEM|output_result\(0) & 
-- (((\DATAMEMORY|Mux31~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REXMEM|output_result\(0),
	datab => \REXMEM|output_result\(5),
	datac => \DATAMEMORY|Mux31~27_combout\,
	datad => \DATAMEMORY|Mux31~71_combout\,
	combout => \DATAMEMORY|Mux31~90_combout\);

\DATAMEMORY|Mux31~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \DATAMEMORY|Mux31~72_combout\ = (\RMEMWB|output_rdData[0]~16_combout\ & (\DATAMEMORY|Mux31~89_combout\)) # (!\RMEMWB|output_rdData[0]~16_combout\ & ((\DATAMEMORY|Mux31~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData[0]~16_combout\,
	datab => \DATAMEMORY|Mux31~89_combout\,
	datac => \DATAMEMORY|Mux31~90_combout\,
	combout => \DATAMEMORY|Mux31~72_combout\);

\RMEMWB|output_rdData[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \DATAMEMORY|Mux31~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_rdData\(0));

\RMEMWB|output_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~input_o\,
	d => \REXMEM|output_result\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RMEMWB|output_addr\(0));

\MUXWB|Saida[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXWB|Saida[0]~0_combout\ = (\RMEMWB|output_WB\(0) & (\RMEMWB|output_rdData\(0))) # (!\RMEMWB|output_WB\(0) & ((\RMEMWB|output_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RMEMWB|output_rdData\(0),
	datab => \RMEMWB|output_addr\(0),
	datad => \RMEMWB|output_WB\(0),
	combout => \MUXWB|Saida[0]~0_combout\);

\ULACONTROL|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULACONTROL|Mux2~0_combout\ = (\RIDEX|output_imed\(3) & (\RIDEX|output_instruction_EX\(1) & (!\RIDEX|output_instruction_EX\(3) & !\RIDEX|output_instruction_EX\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_imed\(3),
	datab => \RIDEX|output_instruction_EX\(1),
	datac => \RIDEX|output_instruction_EX\(3),
	datad => \RIDEX|output_instruction_EX\(2),
	combout => \ULACONTROL|Mux2~0_combout\);

\ULACONTROL|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULACONTROL|Mux1~0_combout\ = (\RIDEX|output_imed\(6) & (\RIDEX|output_instruction_EX\(1) & (!\RIDEX|output_instruction_EX\(3) & !\RIDEX|output_instruction_EX\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIDEX|output_imed\(6),
	datab => \RIDEX|output_instruction_EX\(1),
	datac => \RIDEX|output_instruction_EX\(3),
	datad => \RIDEX|output_instruction_EX\(2),
	combout => \ULACONTROL|Mux1~0_combout\);

ww_Debugdata(0) <= \Debugdata[0]~output_o\;

ww_Debugdata(1) <= \Debugdata[1]~output_o\;

ww_Debugdata(2) <= \Debugdata[2]~output_o\;

ww_Debugdata(3) <= \Debugdata[3]~output_o\;

ww_Debugdata(4) <= \Debugdata[4]~output_o\;

ww_Debugdata(5) <= \Debugdata[5]~output_o\;

ww_Debugdata(6) <= \Debugdata[6]~output_o\;

ww_Debugdata(7) <= \Debugdata[7]~output_o\;

ww_Debugdata(8) <= \Debugdata[8]~output_o\;

ww_Debugdata(9) <= \Debugdata[9]~output_o\;

ww_Debugdata(10) <= \Debugdata[10]~output_o\;

ww_Debugdata(11) <= \Debugdata[11]~output_o\;

ww_Debugdata(12) <= \Debugdata[12]~output_o\;

ww_Debugdata(13) <= \Debugdata[13]~output_o\;

ww_Debugdata(14) <= \Debugdata[14]~output_o\;

ww_Debugdata(15) <= \Debugdata[15]~output_o\;

ww_Debugdata(16) <= \Debugdata[16]~output_o\;

ww_Debugdata(17) <= \Debugdata[17]~output_o\;

ww_Debugdata(18) <= \Debugdata[18]~output_o\;

ww_Debugdata(19) <= \Debugdata[19]~output_o\;

ww_Debugdata(20) <= \Debugdata[20]~output_o\;

ww_Debugdata(21) <= \Debugdata[21]~output_o\;

ww_Debugdata(22) <= \Debugdata[22]~output_o\;

ww_Debugdata(23) <= \Debugdata[23]~output_o\;

ww_Debugdata(24) <= \Debugdata[24]~output_o\;

ww_Debugdata(25) <= \Debugdata[25]~output_o\;

ww_Debugdata(26) <= \Debugdata[26]~output_o\;

ww_Debugdata(27) <= \Debugdata[27]~output_o\;

ww_Debugdata(28) <= \Debugdata[28]~output_o\;

ww_Debugdata(29) <= \Debugdata[29]~output_o\;

ww_Debugdata(30) <= \Debugdata[30]~output_o\;

ww_Debugdata(31) <= \Debugdata[31]~output_o\;

ww_DEBUGREGWRITE <= \DEBUGREGWRITE~output_o\;

ww_Debugaddress(0) <= \Debugaddress[0]~output_o\;

ww_Debugaddress(1) <= \Debugaddress[1]~output_o\;

ww_Debugaddress(2) <= \Debugaddress[2]~output_o\;

ww_Debugaddress(3) <= \Debugaddress[3]~output_o\;

ww_Debugaddress(4) <= \Debugaddress[4]~output_o\;

ww_DEBUGFUNC1(0) <= \DEBUGFUNC1[0]~output_o\;

ww_DEBUGFUNC1(1) <= \DEBUGFUNC1[1]~output_o\;

ww_DEBUGFUNC1(2) <= \DEBUGFUNC1[2]~output_o\;

ww_DEBUGFUNC1(3) <= \DEBUGFUNC1[3]~output_o\;

ww_DEBUGFUNC1(4) <= \DEBUGFUNC1[4]~output_o\;

ww_DEBUGFUNC1(5) <= \DEBUGFUNC1[5]~output_o\;

ww_DEBUGFUNC2(0) <= \DEBUGFUNC2[0]~output_o\;

ww_DEBUGFUNC2(1) <= \DEBUGFUNC2[1]~output_o\;

ww_DEBUGFUNC2(2) <= \DEBUGFUNC2[2]~output_o\;

ww_DEBUGFUNC2(3) <= \DEBUGFUNC2[3]~output_o\;

ww_DEBUGFUNC2(4) <= \DEBUGFUNC2[4]~output_o\;

ww_DEBUGFUNC2(5) <= \DEBUGFUNC2[5]~output_o\;

ww_ALUCTRLDEBUG(0) <= \ALUCTRLDEBUG[0]~output_o\;

ww_ALUCTRLDEBUG(1) <= \ALUCTRLDEBUG[1]~output_o\;

ww_ALUCTRLDEBUG(2) <= \ALUCTRLDEBUG[2]~output_o\;
END structure;


