// Seed: 3356756984
module module_0;
  assign id_1[1'b0-1] = 1'b0;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    output supply0 id_2,
    input tri1 id_3,
    input tri1 id_4,
    output uwire id_5,
    output uwire id_6
);
  initial begin : LABEL_0
    #1 begin : LABEL_0
      force id_0.id_3 = 1;
    end
  end
  assign id_6 = id_3 - 1;
  supply0 id_8;
  wand id_9;
  specify
    if (id_8) (negedge id_10 => (id_11 +:
    id_6++
    )) = (1 >> 1 && "" && (id_9), {1 == {id_11{1}} {id_11}} && id_11);
  endspecify
  module_0 modCall_1 ();
endmodule
