library IEEE;
use IEEE.std_logic_1164.ALL;

entity Logic_tb is
end entity Logic_tb;

architecture Behavioral of Logic_tb is
  
  signal A,B,C : std_logic := '0';
  
begin
  
  LOGICS: entity work.Logic_Gates(RTL)
                    PORT map(
                        A,B,C
                      );
                      
  TEST_SEQUENCE: process
    begin
      wait for 100 ns;
      A <= '1';
      wait for 50 ns;
      B <= '1';
      wait for 50 ns;
      C <= '1';
      wait for 50 ns;
      B <= '0';
      wait for 50 ns;
      A <= '0';
      wait for 50 ns;
      C <= '0';
  end process;
end architecture Behavioral;