Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Jan 24 14:39:16 2023
Info: Command: quartus_map sgi_main --write_settings_files=off
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/lp17/GDTI/gdti9/wuerfel_dekoder.vhdl
    Info (12022): Found design unit 1: wuerfel_dekoder-behav File: /home/lp17/GDTI/gdti9/wuerfel_dekoder.vhdl Line: 11
    Info (12023): Found entity 1: wuerfel_dekoder File: /home/lp17/GDTI/gdti9/wuerfel_dekoder.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/lp17/GDTI/gdti9/ctr_1_to_6.vhdl
    Info (12022): Found design unit 1: ctr_1_to_6-behav File: /home/lp17/GDTI/gdti9/ctr_1_to_6.vhdl Line: 13
    Info (12023): Found entity 1: ctr_1_to_6 File: /home/lp17/GDTI/gdti9/ctr_1_to_6.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/lp17/GDTI/gdti9/wuerfel.vhdl
    Info (12022): Found design unit 1: wuerfel-behav File: /home/lp17/GDTI/gdti9/wuerfel.vhdl Line: 13
    Info (12023): Found entity 1: wuerfel File: /home/lp17/GDTI/gdti9/wuerfel.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sgi_main.vhd
    Info (12022): Found design unit 1: sgi_main_entity-behav File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 17
    Info (12023): Found entity 1: sgi_main_entity File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 7
Info (12127): Elaborating entity "sgi_main_entity" for the top level hierarchy
Info (12128): Elaborating entity "wuerfel" for hierarchy "wuerfel:the_main_instance" File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 51
Info (12128): Elaborating entity "ctr_1_to_6" for hierarchy "wuerfel:the_main_instance|ctr_1_to_6:l_counter" File: /home/lp17/GDTI/gdti9/wuerfel.vhdl Line: 22
Warning (10492): VHDL Process Statement warning at ctr_1_to_6.vhdl(18): signal "clk_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/lp17/GDTI/gdti9/ctr_1_to_6.vhdl Line: 18
Info (12128): Elaborating entity "wuerfel_dekoder" for hierarchy "wuerfel:the_main_instance|wuerfel_dekoder:l_Wuerfel" File: /home/lp17/GDTI/gdti9/wuerfel.vhdl Line: 23
Warning (286029): Timing-Driven Synthesis is skipped because the Synthesis Effort is set to Fast
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "p_out[7]" and its non-tri-state driver. File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Warning (13035): Inserted always-enabled tri-state buffer between "p_out[6]" and its non-tri-state driver. File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Warning (13035): Inserted always-enabled tri-state buffer between "p_out[5]" and its non-tri-state driver. File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Warning (13035): Inserted always-enabled tri-state buffer between "p_out[4]" and its non-tri-state driver. File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Warning (13035): Inserted always-enabled tri-state buffer between "p_out[3]" and its non-tri-state driver. File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Warning (13035): Inserted always-enabled tri-state buffer between "p_out[2]" and its non-tri-state driver. File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Warning (13035): Inserted always-enabled tri-state buffer between "p_out[1]" and its non-tri-state driver. File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Warning (13035): Inserted always-enabled tri-state buffer between "led[0]" and its non-tri-state driver. File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 13
    Warning (13035): Inserted always-enabled tri-state buffer between "led[1]" and its non-tri-state driver. File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 13
    Warning (13035): Inserted always-enabled tri-state buffer between "led[2]" and its non-tri-state driver. File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 13
    Warning (13035): Inserted always-enabled tri-state buffer between "led[3]" and its non-tri-state driver. File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 13
    Warning (13035): Inserted always-enabled tri-state buffer between "led[4]" and its non-tri-state driver. File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 13
    Warning (13035): Inserted always-enabled tri-state buffer between "led[5]" and its non-tri-state driver. File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 13
    Warning (13035): Inserted always-enabled tri-state buffer between "led[6]" and its non-tri-state driver. File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 13
    Warning (13035): Inserted always-enabled tri-state buffer between "led[7]" and its non-tri-state driver. File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 13
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "p_out[16]" has no driver File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Warning (13040): bidirectional pin "p_out[15]" has no driver File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Warning (13040): bidirectional pin "p_out[14]" has no driver File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Warning (13040): bidirectional pin "p_out[13]" has no driver File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Warning (13040): bidirectional pin "p_out[12]" has no driver File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Warning (13040): bidirectional pin "p_out[11]" has no driver File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Warning (13040): bidirectional pin "p_out[10]" has no driver File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Warning (13040): bidirectional pin "p_out[9]" has no driver File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Warning (13040): bidirectional pin "p_out[8]" has no driver File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "p_out[7]~synth" File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Warning (13010): Node "p_out[6]~synth" File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Warning (13010): Node "p_out[5]~synth" File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Warning (13010): Node "p_out[4]~synth" File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Warning (13010): Node "p_out[3]~synth" File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Warning (13010): Node "p_out[2]~synth" File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Warning (13010): Node "p_out[1]~synth" File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Warning (13010): Node "led[0]~synth" File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 13
    Warning (13010): Node "led[1]~synth" File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 13
    Warning (13010): Node "led[2]~synth" File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 13
    Warning (13010): Node "led[3]~synth" File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 13
    Warning (13010): Node "led[4]~synth" File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 13
    Warning (13010): Node "led[5]~synth" File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 13
    Warning (13010): Node "led[6]~synth" File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 13
    Warning (13010): Node "led[7]~synth" File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 13
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "p_in[16]" File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 11
    Warning (15610): No output dependent on input pin "p_in[15]" File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 11
    Warning (15610): No output dependent on input pin "p_in[14]" File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 11
    Warning (15610): No output dependent on input pin "p_in[13]" File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 11
    Warning (15610): No output dependent on input pin "p_in[12]" File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 11
    Warning (15610): No output dependent on input pin "p_in[11]" File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 11
    Warning (15610): No output dependent on input pin "p_in[10]" File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 11
    Warning (15610): No output dependent on input pin "p_in[9]" File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 11
    Warning (15610): No output dependent on input pin "p_in[8]" File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 11
    Warning (15610): No output dependent on input pin "p_in[7]" File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 11
    Warning (15610): No output dependent on input pin "p_in[6]" File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 11
    Warning (15610): No output dependent on input pin "p_in[5]" File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 11
    Warning (15610): No output dependent on input pin "p_in[4]" File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 11
    Warning (15610): No output dependent on input pin "p_in[3]" File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 11
    Warning (15610): No output dependent on input pin "p_in[2]" File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 11
Info (21057): Implemented 143 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 0 output pins
    Info (21060): Implemented 24 bidirectional pins
    Info (21061): Implemented 100 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings
    Info: Peak virtual memory: 418 megabytes
    Info: Processing ended: Tue Jan 24 14:39:28 2023
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:23
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Jan 24 14:39:28 2023
Info: Command: quartus_fit sgi_main --write_settings_files=off
Info: qfit2_default_script.tcl version: #1
Info: Project  = sgi_main
Info: Revision = sgi_main
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device EP4CE22F17C6 for design "sgi_main"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
Info (12825): DCLK dual-purpose pin not reserved
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sgi_main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clock_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 9
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node led[0]~output File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 13
Info (176353): Automatically promoted node clock_10khz  File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 26
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node clock_10khz~0 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 26
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.08 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 43 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin p_in[16] uses I/O standard 3.3-V LVTTL at E11 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 11
    Info (169178): Pin p_in[15] uses I/O standard 3.3-V LVTTL at C11 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 11
    Info (169178): Pin p_in[14] uses I/O standard 3.3-V LVTTL at A12 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 11
    Info (169178): Pin p_in[13] uses I/O standard 3.3-V LVTTL at D12 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 11
    Info (169178): Pin p_in[12] uses I/O standard 3.3-V LVTTL at E7 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 11
    Info (169178): Pin p_in[11] uses I/O standard 3.3-V LVTTL at E8 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 11
    Info (169178): Pin p_in[10] uses I/O standard 3.3-V LVTTL at F9 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 11
    Info (169178): Pin p_in[9] uses I/O standard 3.3-V LVTTL at C9 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 11
    Info (169178): Pin p_in[8] uses I/O standard 3.3-V LVTTL at B7 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 11
    Info (169178): Pin p_in[7] uses I/O standard 3.3-V LVTTL at B6 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 11
    Info (169178): Pin p_in[6] uses I/O standard 3.3-V LVTTL at A5 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 11
    Info (169178): Pin p_in[5] uses I/O standard 3.3-V LVTTL at A4 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 11
    Info (169178): Pin p_in[4] uses I/O standard 3.3-V LVTTL at B3 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 11
    Info (169178): Pin p_in[3] uses I/O standard 3.3-V LVTTL at A2 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 11
    Info (169178): Pin p_in[2] uses I/O standard 3.3-V LVTTL at B8 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 11
    Info (169178): Pin p_out[16] uses I/O standard 3.3-V LVTTL at J13 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Info (169178): Pin p_out[15] uses I/O standard 3.3-V LVTTL at J16 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Info (169178): Pin p_out[14] uses I/O standard 3.3-V LVTTL at M10 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Info (169178): Pin p_out[13] uses I/O standard 3.3-V LVTTL at L14 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Info (169178): Pin p_out[12] uses I/O standard 3.3-V LVTTL at N15 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Info (169178): Pin p_out[11] uses I/O standard 3.3-V LVTTL at R14 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Info (169178): Pin p_out[10] uses I/O standard 3.3-V LVTTL at P15 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Info (169178): Pin p_out[9] uses I/O standard 3.3-V LVTTL at R16 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Info (169178): Pin p_out[8] uses I/O standard 3.3-V LVTTL at L16 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Info (169178): Pin p_out[7] uses I/O standard 3.3-V LVTTL at N9 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Info (169178): Pin p_out[6] uses I/O standard 3.3-V LVTTL at N12 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Info (169178): Pin p_out[5] uses I/O standard 3.3-V LVTTL at P11 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Info (169178): Pin p_out[4] uses I/O standard 3.3-V LVTTL at T10 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Info (169178): Pin p_out[3] uses I/O standard 3.3-V LVTTL at R12 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Info (169178): Pin p_out[2] uses I/O standard 3.3-V LVTTL at R13 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Info (169178): Pin p_out[1] uses I/O standard 3.3-V LVTTL at T14 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Info (169178): Pin led[0] uses I/O standard 3.3-V LVTTL at A15 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 13
    Info (169178): Pin led[1] uses I/O standard 3.3-V LVTTL at A13 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 13
    Info (169178): Pin led[2] uses I/O standard 3.3-V LVTTL at B13 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 13
    Info (169178): Pin led[3] uses I/O standard 3.3-V LVTTL at A11 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 13
    Info (169178): Pin led[4] uses I/O standard 3.3-V LVTTL at D1 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 13
    Info (169178): Pin led[5] uses I/O standard 3.3-V LVTTL at F3 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 13
    Info (169178): Pin led[6] uses I/O standard 3.3-V LVTTL at B1 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 13
    Info (169178): Pin led[7] uses I/O standard 3.3-V LVTTL at L3 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 13
    Info (169178): Pin clock_50 uses I/O standard 3.3-V LVTTL at R8 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 9
    Info (169178): Pin key[0] uses I/O standard 3.3-V LVTTL at J15 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 10
    Info (169178): Pin key[1] uses I/O standard 3.3-V LVTTL at E1 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 10
    Info (169178): Pin p_in[1] uses I/O standard 3.3-V LVTTL at A8 File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 11
Warning (169064): Following 24 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin p_out[16] has a permanently disabled output enable File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Info (169065): Pin p_out[15] has a permanently disabled output enable File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Info (169065): Pin p_out[14] has a permanently disabled output enable File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Info (169065): Pin p_out[13] has a permanently disabled output enable File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Info (169065): Pin p_out[12] has a permanently disabled output enable File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Info (169065): Pin p_out[11] has a permanently disabled output enable File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Info (169065): Pin p_out[10] has a permanently disabled output enable File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Info (169065): Pin p_out[9] has a permanently disabled output enable File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Info (169065): Pin p_out[8] has a permanently disabled output enable File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Info (169065): Pin p_out[7] has a permanently enabled output enable File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Info (169065): Pin p_out[6] has a permanently enabled output enable File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Info (169065): Pin p_out[5] has a permanently enabled output enable File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Info (169065): Pin p_out[4] has a permanently enabled output enable File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Info (169065): Pin p_out[3] has a permanently enabled output enable File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Info (169065): Pin p_out[2] has a permanently enabled output enable File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Info (169065): Pin p_out[1] has a permanently enabled output enable File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 12
    Info (169065): Pin led[0] has a permanently enabled output enable File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 13
    Info (169065): Pin led[1] has a permanently enabled output enable File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 13
    Info (169065): Pin led[2] has a permanently enabled output enable File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 13
    Info (169065): Pin led[3] has a permanently enabled output enable File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 13
    Info (169065): Pin led[4] has a permanently enabled output enable File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 13
    Info (169065): Pin led[5] has a permanently enabled output enable File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 13
    Info (169065): Pin led[6] has a permanently enabled output enable File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 13
    Info (169065): Pin led[7] has a permanently enabled output enable File: /home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd Line: 13
Info (144001): Generated suppressed messages file /home/lp17/GDTI/gdti9/quartus_temp/output_files/sgi_main.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 715 megabytes
    Info: Processing ended: Tue Jan 24 14:39:35 2023
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Jan 24 14:39:35 2023
Info: Command: quartus_asm sgi_main --write_settings_files=off
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 359 megabytes
    Info: Processing ended: Tue Jan 24 14:39:36 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01
Info: *******************************************************************
Info: Running Quartus Prime Programmer
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Jan 24 14:39:38 2023
Info: Command: quartus_pgm sgi_main.cdf
Info (213045): Using programming cable "USB-Blaster [5-1.1]"
Info (213011): Using programming file output_files/sgi_main.sof with checksum 0x0014067F for device EP4CE22F17@1
Info (209060): Started Programmer operation at Tue Jan 24 14:39:39 2023
Info (209016): Configuring device index 1
Info (209017): Device 1 contains JTAG ID code 0x020F30DD
Info (209007): Configuration succeeded -- 1 device(s) configured
Info (209011): Successfully performed operation(s)
Info (209061): Ended Programmer operation at Tue Jan 24 14:40:10 2023
Info: Quartus Prime Programmer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 322 megabytes
    Info: Processing ended: Tue Jan 24 14:40:10 2023
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:00
