// Seed: 994403085
module module_0 (
    output tri1  id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    output uwire id_3
    , id_5
);
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    input supply1 id_2,
    output supply0 id_3,
    input wor id_4,
    input tri1 id_5,
    input supply0 id_6,
    input wand id_7,
    output supply0 id_8,
    output tri1 id_9,
    input uwire id_10,
    output wire id_11,
    output wand id_12
    , id_31,
    input supply1 id_13,
    input wand id_14,
    input tri id_15,
    input uwire id_16,
    input supply1 id_17,
    output wand id_18,
    output wor id_19,
    input tri0 id_20,
    input uwire id_21,
    input wor id_22,
    output uwire id_23,
    input wor id_24,
    output supply1 id_25,
    output wor id_26,
    input wor id_27,
    input wire id_28,
    input tri id_29
);
  logic id_32 = -1;
  module_0 modCall_1 (
      id_19,
      id_4,
      id_27,
      id_26
  );
  assign modCall_1.id_1 = 0;
endmodule
