

================================================================
== Vivado HLS Report for 'rbf_kernel'
================================================================
* Date:           Mon Jun 24 13:17:04 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        rbf_kernel
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    14.512|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+----------+
    |   Latency   |   Interval  | Pipeline |
    |  min |  max |  min |  max |   Type   |
    +------+------+------+------+----------+
    |  3544|  3544|  3150|  3150| dataflow |
    +------+------+------+------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+------+------+------+------+---------+
        |                                |                      |   Latency   |   Interval  | Pipeline|
        |            Instance            |        Module        |  min |  max |  min |  max |   Type  |
        +--------------------------------+----------------------+------+------+------+------+---------+
        |grp_Loop_LOOP_12_proc_fu_84     |Loop_LOOP_12_proc     |  3149|  3149|  3149|  3149|   none  |
        |grp_Block_Rbf_kernel_fun_fu_90  |Block_Rbf_kernel_fun  |    13|    13|    13|    13|   none  |
        |grp_Loop_1_proc_fu_110          |Loop_1_proc           |   394|   394|   394|   394|   none  |
        +--------------------------------+----------------------+------+------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 8 [1/1] (3.25ns)   --->   "%temp_buf = alloca [784 x float], align 16" [rbf_kernel/top.cpp:33]   --->   Operation 8 'alloca' 'temp_buf' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (3.25ns)   --->   "%temp2_buf = alloca [784 x float], align 16" [rbf_kernel/top.cpp:34]   --->   Operation 9 'alloca' 'temp2_buf' <Predicate = true> <Delay = 3.25>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [2/2] (0.00ns)   --->   "call fastcc void @Loop_1_proc(i32* %in_stream1_data_V, i4* %in_stream1_strb_V, i4* %in_stream1_keep_V, i4* %in_stream1_user_V, i1* %in_stream1_last_V, i5* %in_stream1_id_V, i5* %in_stream1_dest_V, [784 x float]* %temp_buf, i32* %in_stream2_data_V, i4* %in_stream2_strb_V, i4* %in_stream2_keep_V, i4* %in_stream2_user_V, i1* %in_stream2_last_V, i5* %in_stream2_id_V, i5* %in_stream2_dest_V, [784 x float]* %temp2_buf)"   --->   Operation 10 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 11 [1/2] (0.00ns)   --->   "call fastcc void @Loop_1_proc(i32* %in_stream1_data_V, i4* %in_stream1_strb_V, i4* %in_stream1_keep_V, i4* %in_stream1_user_V, i1* %in_stream1_last_V, i5* %in_stream1_id_V, i5* %in_stream1_dest_V, [784 x float]* %temp_buf, i32* %in_stream2_data_V, i4* %in_stream2_strb_V, i4* %in_stream2_keep_V, i4* %in_stream2_user_V, i1* %in_stream2_last_V, i5* %in_stream2_id_V, i5* %in_stream2_dest_V, [784 x float]* %temp2_buf)"   --->   Operation 11 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 12 [2/2] (0.00ns)   --->   "%sum_3_loc_channel = call fastcc float @Loop_LOOP_12_proc([784 x float]* %temp_buf, [784 x float]* %temp2_buf)"   --->   Operation 12 'call' 'sum_3_loc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 13 [1/2] (0.00ns)   --->   "%sum_3_loc_channel = call fastcc float @Loop_LOOP_12_proc([784 x float]* %temp_buf, [784 x float]* %temp2_buf)"   --->   Operation 13 'call' 'sum_3_loc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 14 [2/2] (0.00ns)   --->   "call fastcc void @Block_Rbf_kernel_fun(float %sum_3_loc_channel, i32* %out_stream_data_V, i4* %out_stream_keep_V, i4* %out_stream_strb_V, i4* %out_stream_user_V, i1* %out_stream_last_V, i5* %out_stream_id_V, i5* %out_stream_dest_V)"   --->   Operation 14 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 15 [1/2] (0.00ns)   --->   "call fastcc void @Block_Rbf_kernel_fun(float %sum_3_loc_channel, i32* %out_stream_data_V, i4* %out_stream_keep_V, i4* %out_stream_strb_V, i4* %out_stream_user_V, i1* %out_stream_last_V, i5* %out_stream_id_V, i5* %out_stream_dest_V)"   --->   Operation 15 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind" [rbf_kernel/top.cpp:11]   --->   Operation 16 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_stream1_data_V), !map !55"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream1_keep_V), !map !61"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream1_strb_V), !map !65"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream1_user_V), !map !69"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream1_last_V), !map !73"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %in_stream1_id_V), !map !77"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %in_stream1_dest_V), !map !81"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_stream2_data_V), !map !85"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream2_keep_V), !map !89"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream2_strb_V), !map !93"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream2_user_V), !map !97"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream2_last_V), !map !101"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %in_stream2_id_V), !map !105"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %in_stream2_dest_V), !map !109"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_stream_data_V), !map !113"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_stream_keep_V), !map !117"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_stream_strb_V), !map !121"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_stream_user_V), !map !125"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_stream_last_V), !map !129"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_stream_id_V), !map !133"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_stream_dest_V), !map !137"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @rbf_kernel_str) nounwind"   --->   Operation 38 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [rbf_kernel/top.cpp:12]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream1_data_V, i4* %in_stream1_keep_V, i4* %in_stream1_strb_V, i4* %in_stream1_user_V, i1* %in_stream1_last_V, i5* %in_stream1_id_V, i5* %in_stream1_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream2_data_V, i4* %in_stream2_keep_V, i4* %in_stream2_strb_V, i4* %in_stream2_user_V, i1* %in_stream2_last_V, i5* %in_stream2_id_V, i5* %in_stream2_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_data_V, i4* %out_stream_keep_V, i4* %out_stream_strb_V, i4* %out_stream_user_V, i1* %out_stream_last_V, i5* %out_stream_id_V, i5* %out_stream_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "ret void" [rbf_kernel/top.cpp:58]   --->   Operation 43 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream1_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream1_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream1_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream1_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream1_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream1_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream1_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream2_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream2_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream2_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream2_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream2_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream2_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream2_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
temp_buf          (alloca              ) [ 00111100]
temp2_buf         (alloca              ) [ 00111100]
StgValue_11       (call                ) [ 00000000]
sum_3_loc_channel (call                ) [ 00000010]
StgValue_15       (call                ) [ 00000000]
StgValue_16       (specdataflowpipeline) [ 00000000]
StgValue_17       (specbitsmap         ) [ 00000000]
StgValue_18       (specbitsmap         ) [ 00000000]
StgValue_19       (specbitsmap         ) [ 00000000]
StgValue_20       (specbitsmap         ) [ 00000000]
StgValue_21       (specbitsmap         ) [ 00000000]
StgValue_22       (specbitsmap         ) [ 00000000]
StgValue_23       (specbitsmap         ) [ 00000000]
StgValue_24       (specbitsmap         ) [ 00000000]
StgValue_25       (specbitsmap         ) [ 00000000]
StgValue_26       (specbitsmap         ) [ 00000000]
StgValue_27       (specbitsmap         ) [ 00000000]
StgValue_28       (specbitsmap         ) [ 00000000]
StgValue_29       (specbitsmap         ) [ 00000000]
StgValue_30       (specbitsmap         ) [ 00000000]
StgValue_31       (specbitsmap         ) [ 00000000]
StgValue_32       (specbitsmap         ) [ 00000000]
StgValue_33       (specbitsmap         ) [ 00000000]
StgValue_34       (specbitsmap         ) [ 00000000]
StgValue_35       (specbitsmap         ) [ 00000000]
StgValue_36       (specbitsmap         ) [ 00000000]
StgValue_37       (specbitsmap         ) [ 00000000]
StgValue_38       (spectopmodule       ) [ 00000000]
StgValue_39       (specinterface       ) [ 00000000]
StgValue_40       (specinterface       ) [ 00000000]
StgValue_41       (specinterface       ) [ 00000000]
StgValue_42       (specinterface       ) [ 00000000]
StgValue_43       (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream1_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream1_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream1_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream1_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream1_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream1_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_stream1_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream1_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_stream1_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream1_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_stream1_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream1_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_stream1_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream1_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_stream2_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_stream2_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="in_stream2_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="in_stream2_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="in_stream2_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="in_stream2_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="in_stream2_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="out_stream_data_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_data_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="out_stream_keep_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_keep_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="out_stream_strb_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_strb_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="out_stream_user_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_user_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="out_stream_last_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_last_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="out_stream_id_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_id_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="out_stream_dest_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_dest_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_1_proc"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_LOOP_12_proc"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_Rbf_kernel_fun"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rbf_kernel_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="temp_buf_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_buf/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="temp2_buf_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp2_buf/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_Loop_LOOP_12_proc_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="sum_3_loc_channel/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_Block_Rbf_kernel_fun_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="0" index="3" bw="4" slack="0"/>
<pin id="95" dir="0" index="4" bw="4" slack="0"/>
<pin id="96" dir="0" index="5" bw="4" slack="0"/>
<pin id="97" dir="0" index="6" bw="1" slack="0"/>
<pin id="98" dir="0" index="7" bw="5" slack="0"/>
<pin id="99" dir="0" index="8" bw="5" slack="0"/>
<pin id="100" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_14/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_Loop_1_proc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="4" slack="0"/>
<pin id="114" dir="0" index="3" bw="4" slack="0"/>
<pin id="115" dir="0" index="4" bw="4" slack="0"/>
<pin id="116" dir="0" index="5" bw="1" slack="0"/>
<pin id="117" dir="0" index="6" bw="5" slack="0"/>
<pin id="118" dir="0" index="7" bw="5" slack="0"/>
<pin id="119" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="9" bw="32" slack="0"/>
<pin id="121" dir="0" index="10" bw="4" slack="0"/>
<pin id="122" dir="0" index="11" bw="4" slack="0"/>
<pin id="123" dir="0" index="12" bw="4" slack="0"/>
<pin id="124" dir="0" index="13" bw="1" slack="0"/>
<pin id="125" dir="0" index="14" bw="5" slack="0"/>
<pin id="126" dir="0" index="15" bw="5" slack="0"/>
<pin id="127" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="128" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_10/2 "/>
</bind>
</comp>

<comp id="144" class="1005" name="sum_3_loc_channel_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3_loc_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="42" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="42" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="46" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="101"><net_src comp="48" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="102"><net_src comp="84" pin="3"/><net_sink comp="90" pin=1"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="105"><net_src comp="32" pin="0"/><net_sink comp="90" pin=4"/></net>

<net id="106"><net_src comp="34" pin="0"/><net_sink comp="90" pin=5"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="90" pin=6"/></net>

<net id="108"><net_src comp="38" pin="0"/><net_sink comp="90" pin=7"/></net>

<net id="109"><net_src comp="40" pin="0"/><net_sink comp="90" pin=8"/></net>

<net id="129"><net_src comp="44" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="110" pin=3"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="110" pin=4"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="110" pin=5"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="110" pin=6"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="110" pin=7"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="110" pin=9"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="110" pin=10"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="110" pin=11"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="110" pin=12"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="110" pin=13"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="110" pin=14"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="110" pin=15"/></net>

<net id="147"><net_src comp="84" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="90" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_data_V | {5 6 }
	Port: out_stream_keep_V | {5 6 }
	Port: out_stream_strb_V | {5 6 }
	Port: out_stream_user_V | {5 6 }
	Port: out_stream_last_V | {5 6 }
	Port: out_stream_id_V | {5 6 }
	Port: out_stream_dest_V | {5 6 }
 - Input state : 
	Port: rbf_kernel : in_stream1_data_V | {2 3 }
	Port: rbf_kernel : in_stream1_keep_V | {2 3 }
	Port: rbf_kernel : in_stream1_strb_V | {2 3 }
	Port: rbf_kernel : in_stream1_user_V | {2 3 }
	Port: rbf_kernel : in_stream1_last_V | {2 3 }
	Port: rbf_kernel : in_stream1_id_V | {2 3 }
	Port: rbf_kernel : in_stream1_dest_V | {2 3 }
	Port: rbf_kernel : in_stream2_data_V | {2 3 }
	Port: rbf_kernel : in_stream2_keep_V | {2 3 }
	Port: rbf_kernel : in_stream2_strb_V | {2 3 }
	Port: rbf_kernel : in_stream2_user_V | {2 3 }
	Port: rbf_kernel : in_stream2_last_V | {2 3 }
	Port: rbf_kernel : in_stream2_id_V | {2 3 }
	Port: rbf_kernel : in_stream2_dest_V | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		StgValue_14 : 1
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |   grp_Loop_LOOP_12_proc_fu_84  |    9    | 25.5506 |   2259  |   2090  |
|   call   | grp_Block_Rbf_kernel_fun_fu_90 |    10   |  3.538  |   516   |   1263  |
|          |     grp_Loop_1_proc_fu_110     |    0    |  1.769  |    39   |    51   |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    19   | 30.8576 |   2814  |   3404  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|temp2_buf|    2   |    0   |    0   |
| temp_buf|    2   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    4   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|sum_3_loc_channel_reg_144|   32   |
+-------------------------+--------+
|          Total          |   32   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
| grp_Block_Rbf_kernel_fun_fu_90 |  p1  |   2  |  32  |   64   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   64   ||  1.769  ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   19   |   30   |  2814  |  3404  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |    -   |   32   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |   19   |   32   |  2846  |  3413  |
+-----------+--------+--------+--------+--------+--------+
