// Seed: 2955808355
module module_0 (
    input wire id_0,
    input wire id_1,
    input tri1 id_2
);
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1,
    input  tri   id_2,
    input  uwire id_3,
    input  uwire id_4,
    input  wor   id_5
);
  always @(id_4) begin : LABEL_0
    if (1) id_1 = (1);
    else begin : LABEL_1
      id_0 <= id_5;
      id_1 <= 1'b0;
      if (-1) begin : LABEL_2
        id_0 = -1;
      end else begin : LABEL_3
        `define pp_7 0
        if (1) `pp_7 <= 1'h0;
      end
    end
  end
  assign id_0 = id_2;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_2
  );
endmodule
