$date
  Mon Nov 14 16:52:17 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_codificador_bcd_7seg $end
$var reg 4 ! x[3:0] $end
$var reg 7 " y[6:0] $end
$scope module simblk01 $end
$var reg 4 # x[3:0] $end
$var reg 7 $ y[6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
b1111110 "
b0000 #
b1111110 $
#20000000
b0001 !
b0110000 "
b0001 #
b0110000 $
#40000000
b0010 !
b1101101 "
b0010 #
b1101101 $
#60000000
b0011 !
b1111001 "
b0011 #
b1111001 $
#80000000
b0100 !
b0110011 "
b0100 #
b0110011 $
#100000000
b0101 !
b1011011 "
b0101 #
b1011011 $
#120000000
b0110 !
b1011111 "
b0110 #
b1011111 $
#140000000
b0111 !
b1110001 "
b0111 #
b1110001 $
#160000000
b1000 !
b1111111 "
b1000 #
b1111111 $
#180000000
b1001 !
b1110011 "
b1001 #
b1110011 $
#200000000
b1010 !
b0000000 "
b1010 #
b0000000 $
#220000000
b1011 !
b1011 #
#240000000
b1100 !
b1100 #
#260000000
b1101 !
b1101 #
#280000000
b1110 !
b1110 #
#300000000
b1111 !
b1111 #
