-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    src_obj_456_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_obj_456_empty_n : IN STD_LOGIC;
    src_obj_456_read : OUT STD_LOGIC;
    dstx_obj_457_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    dstx_obj_457_full_n : IN STD_LOGIC;
    dstx_obj_457_write : OUT STD_LOGIC;
    dsty_obj_458_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    dsty_obj_458_full_n : IN STD_LOGIC;
    dsty_obj_458_write : OUT STD_LOGIC );
end;


architecture behav of xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv7_79 : STD_LOGIC_VECTOR (6 downto 0) := "1111001";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv7_78 : STD_LOGIC_VECTOR (6 downto 0) := "1111000";
    constant ap_const_lv13_3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal dstx_obj_457_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal dsty_obj_458_blk_n : STD_LOGIC;
    signal bottom_V_reg_467 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln353_fu_205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mid_V_reg_472 : STD_LOGIC_VECTOR (1 downto 0);
    signal tp_V_reg_477 : STD_LOGIC_VECTOR (1 downto 0);
    signal cmp_i_i517_i_fu_313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i517_i_reg_482 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_24_fu_320_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_24_reg_487 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_ind_V_1_fu_325_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_1_reg_492 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_xFGradientX3x3_0_3_s_fu_167_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_reg_498 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal tmp_2_xFGradientY3x3_0_3_s_fu_180_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_2_reg_503 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_V_ce0 : STD_LOGIC;
    signal buf_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_ce1 : STD_LOGIC;
    signal buf_V_we1 : STD_LOGIC;
    signal buf_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_1_ce0 : STD_LOGIC;
    signal buf_V_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_1_ce1 : STD_LOGIC;
    signal buf_V_1_we1 : STD_LOGIC;
    signal buf_V_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_ap_start : STD_LOGIC;
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_ap_done : STD_LOGIC;
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_ap_idle : STD_LOGIC;
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_ap_ready : STD_LOGIC;
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_src_obj_456_read : STD_LOGIC;
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_buf_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_buf_V_ce1 : STD_LOGIC;
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_buf_V_we1 : STD_LOGIC;
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_buf_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_buf_V_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_buf_V_1_ce1 : STD_LOGIC;
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_buf_V_1_we1 : STD_LOGIC;
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_buf_V_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_ap_start : STD_LOGIC;
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_ap_done : STD_LOGIC;
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_ap_idle : STD_LOGIC;
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_ap_ready : STD_LOGIC;
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_src_obj_456_read : STD_LOGIC;
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_dstx_obj_457_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_dstx_obj_457_write : STD_LOGIC;
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_dsty_obj_458_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_dsty_obj_458_write : STD_LOGIC;
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_ce0 : STD_LOGIC;
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_ce1 : STD_LOGIC;
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_we1 : STD_LOGIC;
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_1_ce0 : STD_LOGIC;
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_1_ce1 : STD_LOGIC;
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_1_we1 : STD_LOGIC;
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_2_ce0 : STD_LOGIC;
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_2_ce1 : STD_LOGIC;
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_2_we1 : STD_LOGIC;
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_src_buf3_V_1_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_src_buf3_V_1_out_ap_vld : STD_LOGIC;
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_p_Val2_2_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_p_Val2_2_out_ap_vld : STD_LOGIC;
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_p_Val2_1_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_p_Val2_1_out_ap_vld : STD_LOGIC;
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_src_buf1_V_1_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_src_buf1_V_1_out_ap_vld : STD_LOGIC;
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_p_Val2_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_p_Val2_out_ap_vld : STD_LOGIC;
    signal tmp_xFGradientX3x3_0_3_s_fu_167_ap_ready : STD_LOGIC;
    signal tmp_2_xFGradientY3x3_0_3_s_fu_180_ap_ready : STD_LOGIC;
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal row_ind_V_fu_68 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_2_fu_347_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_load_1_load_fu_211_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_V_fu_72 : STD_LOGIC_VECTOR (6 downto 0);
    signal row_V_3_fu_331_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal bottom_fu_76 : STD_LOGIC_VECTOR (1 downto 0);
    signal bottom_1_fu_259_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_allocacmp_bottom_V : STD_LOGIC_VECTOR (1 downto 0);
    signal mid_fu_80 : STD_LOGIC_VECTOR (1 downto 0);
    signal mid_1_fu_267_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_allocacmp_mid_V : STD_LOGIC_VECTOR (1 downto 0);
    signal tp_fu_84 : STD_LOGIC_VECTOR (1 downto 0);
    signal tp_1_fu_275_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_allocacmp_tp_V : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln413_fu_381_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state7 : BOOLEAN;
    signal sext_ln413_1_fu_385_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1064_fu_253_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1064_1_fu_342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_obj_456_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_obj_456_empty_n : IN STD_LOGIC;
        src_obj_456_read : OUT STD_LOGIC;
        buf_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_ce1 : OUT STD_LOGIC;
        buf_V_we1 : OUT STD_LOGIC;
        buf_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_1_ce1 : OUT STD_LOGIC;
        buf_V_1_we1 : OUT STD_LOGIC;
        buf_V_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_obj_456_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_obj_456_empty_n : IN STD_LOGIC;
        src_obj_456_read : OUT STD_LOGIC;
        dstx_obj_457_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dstx_obj_457_full_n : IN STD_LOGIC;
        dstx_obj_457_write : OUT STD_LOGIC;
        dsty_obj_458_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dsty_obj_458_full_n : IN STD_LOGIC;
        dsty_obj_458_write : OUT STD_LOGIC;
        buf_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_ce0 : OUT STD_LOGIC;
        buf_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_ce1 : OUT STD_LOGIC;
        buf_V_we1 : OUT STD_LOGIC;
        buf_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_1_ce0 : OUT STD_LOGIC;
        buf_V_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_1_ce1 : OUT STD_LOGIC;
        buf_V_1_we1 : OUT STD_LOGIC;
        buf_V_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_2_ce0 : OUT STD_LOGIC;
        buf_V_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_2_ce1 : OUT STD_LOGIC;
        buf_V_2_we1 : OUT STD_LOGIC;
        buf_V_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        tp_V : IN STD_LOGIC_VECTOR (1 downto 0);
        mid_V : IN STD_LOGIC_VECTOR (1 downto 0);
        bottom_V : IN STD_LOGIC_VECTOR (1 downto 0);
        row_ind_V_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        cmp_i_i517_i : IN STD_LOGIC_VECTOR (0 downto 0);
        src_buf3_V_1_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        src_buf3_V_1_out_ap_vld : OUT STD_LOGIC;
        p_Val2_2_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_Val2_2_out_ap_vld : OUT STD_LOGIC;
        p_Val2_1_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_Val2_1_out_ap_vld : OUT STD_LOGIC;
        src_buf1_V_1_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        src_buf1_V_1_out_ap_vld : OUT STD_LOGIC;
        p_Val2_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_Val2_out_ap_vld : OUT STD_LOGIC );
    end component;


    component xFGradientX3x3_0_3_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        t0 : IN STD_LOGIC_VECTOR (7 downto 0);
        t2 : IN STD_LOGIC_VECTOR (7 downto 0);
        m0 : IN STD_LOGIC_VECTOR (7 downto 0);
        m2 : IN STD_LOGIC_VECTOR (7 downto 0);
        b0 : IN STD_LOGIC_VECTOR (7 downto 0);
        b2 : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component xFGradientY3x3_0_3_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        t0 : IN STD_LOGIC_VECTOR (7 downto 0);
        t1 : IN STD_LOGIC_VECTOR (7 downto 0);
        t2 : IN STD_LOGIC_VECTOR (7 downto 0);
        b0 : IN STD_LOGIC_VECTOR (7 downto 0);
        b1 : IN STD_LOGIC_VECTOR (7 downto 0);
        b2 : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_s_buf_V_RAM_S2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    buf_V_U : component xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_s_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 160,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_address0,
        ce0 => buf_V_ce0,
        q0 => buf_V_q0,
        address1 => buf_V_address1,
        ce1 => buf_V_ce1,
        we1 => buf_V_we1,
        d1 => buf_V_d1);

    buf_V_1_U : component xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_s_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 160,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_1_address0,
        ce0 => buf_V_1_ce0,
        q0 => buf_V_1_q0,
        address1 => buf_V_1_address1,
        ce1 => buf_V_1_ce1,
        we1 => buf_V_1_we1,
        d1 => buf_V_1_d1);

    buf_V_2_U : component xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_s_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 160,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_2_address0,
        ce0 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_2_ce0,
        q0 => buf_V_2_q0,
        address1 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_2_address1,
        ce1 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_2_ce1,
        we1 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_2_we1,
        d1 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_2_d1);

    grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134 : component xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_ap_start,
        ap_done => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_ap_done,
        ap_idle => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_ap_idle,
        ap_ready => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_ap_ready,
        src_obj_456_dout => src_obj_456_dout,
        src_obj_456_empty_n => src_obj_456_empty_n,
        src_obj_456_read => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_src_obj_456_read,
        buf_V_address1 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_buf_V_address1,
        buf_V_ce1 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_buf_V_ce1,
        buf_V_we1 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_buf_V_we1,
        buf_V_d1 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_buf_V_d1,
        buf_V_1_address1 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_buf_V_1_address1,
        buf_V_1_ce1 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_buf_V_1_ce1,
        buf_V_1_we1 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_buf_V_1_we1,
        buf_V_1_d1 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_buf_V_1_d1);

    grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144 : component xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_ap_start,
        ap_done => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_ap_done,
        ap_idle => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_ap_idle,
        ap_ready => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_ap_ready,
        src_obj_456_dout => src_obj_456_dout,
        src_obj_456_empty_n => src_obj_456_empty_n,
        src_obj_456_read => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_src_obj_456_read,
        dstx_obj_457_din => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_dstx_obj_457_din,
        dstx_obj_457_full_n => dstx_obj_457_full_n,
        dstx_obj_457_write => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_dstx_obj_457_write,
        dsty_obj_458_din => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_dsty_obj_458_din,
        dsty_obj_458_full_n => dsty_obj_458_full_n,
        dsty_obj_458_write => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_dsty_obj_458_write,
        buf_V_address0 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_address0,
        buf_V_ce0 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_ce0,
        buf_V_q0 => buf_V_q0,
        buf_V_address1 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_address1,
        buf_V_ce1 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_ce1,
        buf_V_we1 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_we1,
        buf_V_d1 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_d1,
        buf_V_1_address0 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_1_address0,
        buf_V_1_ce0 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_1_ce0,
        buf_V_1_q0 => buf_V_1_q0,
        buf_V_1_address1 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_1_address1,
        buf_V_1_ce1 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_1_ce1,
        buf_V_1_we1 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_1_we1,
        buf_V_1_d1 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_1_d1,
        buf_V_2_address0 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_2_address0,
        buf_V_2_ce0 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_2_ce0,
        buf_V_2_q0 => buf_V_2_q0,
        buf_V_2_address1 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_2_address1,
        buf_V_2_ce1 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_2_ce1,
        buf_V_2_we1 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_2_we1,
        buf_V_2_d1 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_2_d1,
        tp_V => tp_V_reg_477,
        mid_V => mid_V_reg_472,
        bottom_V => bottom_V_reg_467,
        row_ind_V_cast => empty_24_reg_487,
        cmp_i_i517_i => cmp_i_i517_i_reg_482,
        src_buf3_V_1_out => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_src_buf3_V_1_out,
        src_buf3_V_1_out_ap_vld => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_src_buf3_V_1_out_ap_vld,
        p_Val2_2_out => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_p_Val2_2_out,
        p_Val2_2_out_ap_vld => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_p_Val2_2_out_ap_vld,
        p_Val2_1_out => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_p_Val2_1_out,
        p_Val2_1_out_ap_vld => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_p_Val2_1_out_ap_vld,
        src_buf1_V_1_out => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_src_buf1_V_1_out,
        src_buf1_V_1_out_ap_vld => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_src_buf1_V_1_out_ap_vld,
        p_Val2_out => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_p_Val2_out,
        p_Val2_out_ap_vld => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_p_Val2_out_ap_vld);

    tmp_xFGradientX3x3_0_3_s_fu_167 : component xFGradientX3x3_0_3_s
    port map (
        ap_ready => tmp_xFGradientX3x3_0_3_s_fu_167_ap_ready,
        t0 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_p_Val2_out,
        t2 => ap_const_lv8_0,
        m0 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_p_Val2_1_out,
        m2 => ap_const_lv8_0,
        b0 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_p_Val2_2_out,
        b2 => ap_const_lv8_0,
        ap_return => tmp_xFGradientX3x3_0_3_s_fu_167_ap_return);

    tmp_2_xFGradientY3x3_0_3_s_fu_180 : component xFGradientY3x3_0_3_s
    port map (
        ap_ready => tmp_2_xFGradientY3x3_0_3_s_fu_180_ap_ready,
        t0 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_p_Val2_out,
        t1 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_src_buf1_V_1_out,
        t2 => ap_const_lv8_0,
        b0 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_p_Val2_2_out,
        b1 => grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_src_buf3_V_1_out,
        b2 => ap_const_lv8_0,
        ap_return => tmp_2_xFGradientY3x3_0_3_s_fu_180_ap_return);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_ap_ready = ap_const_logic_1)) then 
                    grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln353_fu_205_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_ap_ready = ap_const_logic_1)) then 
                    grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    bottom_fu_76_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln353_fu_205_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                if ((not((row_ind_V_load_1_load_fu_211_p1 = ap_const_lv13_2)) and not((row_ind_V_load_1_load_fu_211_p1 = ap_const_lv13_0)))) then 
                    bottom_fu_76 <= bottom_1_fu_259_p3;
                elsif ((row_ind_V_load_1_load_fu_211_p1 = ap_const_lv13_2)) then 
                    bottom_fu_76 <= ap_const_lv2_2;
                elsif ((row_ind_V_load_1_load_fu_211_p1 = ap_const_lv13_0)) then 
                    bottom_fu_76 <= ap_const_lv2_0;
                end if;
            end if; 
        end if;
    end process;

    mid_fu_80_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln353_fu_205_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                if ((not((row_ind_V_load_1_load_fu_211_p1 = ap_const_lv13_2)) and not((row_ind_V_load_1_load_fu_211_p1 = ap_const_lv13_0)))) then 
                    mid_fu_80 <= mid_1_fu_267_p3;
                elsif ((row_ind_V_load_1_load_fu_211_p1 = ap_const_lv13_2)) then 
                    mid_fu_80 <= ap_const_lv2_1;
                elsif ((row_ind_V_load_1_load_fu_211_p1 = ap_const_lv13_0)) then 
                    mid_fu_80 <= ap_const_lv2_2;
                end if;
            end if; 
        end if;
    end process;

    row_V_fu_72_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                row_V_fu_72 <= ap_const_lv7_1;
            elsif (((icmp_ln353_fu_205_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                row_V_fu_72 <= row_V_3_fu_331_p2;
            end if; 
        end if;
    end process;

    row_ind_V_fu_68_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                row_ind_V_fu_68 <= ap_const_lv13_2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_ap_done = ap_const_logic_1))) then 
                row_ind_V_fu_68 <= row_ind_V_2_fu_347_p3;
            end if; 
        end if;
    end process;

    tp_fu_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln353_fu_205_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                if ((not((row_ind_V_load_1_load_fu_211_p1 = ap_const_lv13_2)) and not((row_ind_V_load_1_load_fu_211_p1 = ap_const_lv13_0)))) then 
                    tp_fu_84 <= tp_1_fu_275_p3;
                elsif ((row_ind_V_load_1_load_fu_211_p1 = ap_const_lv13_2)) then 
                    tp_fu_84 <= ap_const_lv2_0;
                elsif ((row_ind_V_load_1_load_fu_211_p1 = ap_const_lv13_0)) then 
                    tp_fu_84 <= ap_const_lv2_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln353_fu_205_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                bottom_V_reg_467 <= ap_sig_allocacmp_bottom_V;
                cmp_i_i517_i_reg_482 <= cmp_i_i517_i_fu_313_p2;
                empty_24_reg_487 <= empty_24_fu_320_p1;
                mid_V_reg_472 <= ap_sig_allocacmp_mid_V;
                row_ind_V_1_reg_492 <= row_ind_V_1_fu_325_p2;
                tp_V_reg_477 <= ap_sig_allocacmp_tp_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                tmp_2_reg_503 <= tmp_2_xFGradientY3x3_0_3_s_fu_180_ap_return;
                tmp_reg_498 <= tmp_xFGradientX3x3_0_3_s_fu_167_ap_return;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, dstx_obj_457_full_n, dsty_obj_458_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4, icmp_ln353_fu_205_p2, grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_ap_done, grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln353_fu_205_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if ((not(((dsty_obj_458_full_n = ap_const_logic_0) or (dstx_obj_457_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_ap_done)
    begin
        if ((grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_ap_done)
    begin
        if ((grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(dstx_obj_457_full_n, dsty_obj_458_full_n)
    begin
        if (((dsty_obj_458_full_n = ap_const_logic_0) or (dstx_obj_457_full_n = ap_const_logic_0))) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state7_assign_proc : process(dstx_obj_457_full_n, dsty_obj_458_full_n)
    begin
                ap_block_state7 <= ((dsty_obj_458_full_n = ap_const_logic_0) or (dstx_obj_457_full_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state4, icmp_ln353_fu_205_p2)
    begin
        if ((((icmp_ln353_fu_205_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state4, icmp_ln353_fu_205_p2)
    begin
        if (((icmp_ln353_fu_205_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_bottom_V_assign_proc : process(ap_CS_fsm_state4, icmp_ln353_fu_205_p2, row_ind_V_load_1_load_fu_211_p1, bottom_fu_76, bottom_1_fu_259_p3)
    begin
        if (((icmp_ln353_fu_205_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
            if ((not((row_ind_V_load_1_load_fu_211_p1 = ap_const_lv13_2)) and not((row_ind_V_load_1_load_fu_211_p1 = ap_const_lv13_0)))) then 
                ap_sig_allocacmp_bottom_V <= bottom_1_fu_259_p3;
            elsif ((row_ind_V_load_1_load_fu_211_p1 = ap_const_lv13_2)) then 
                ap_sig_allocacmp_bottom_V <= ap_const_lv2_2;
            elsif ((row_ind_V_load_1_load_fu_211_p1 = ap_const_lv13_0)) then 
                ap_sig_allocacmp_bottom_V <= ap_const_lv2_0;
            else 
                ap_sig_allocacmp_bottom_V <= bottom_fu_76;
            end if;
        else 
            ap_sig_allocacmp_bottom_V <= bottom_fu_76;
        end if; 
    end process;


    ap_sig_allocacmp_mid_V_assign_proc : process(ap_CS_fsm_state4, icmp_ln353_fu_205_p2, row_ind_V_load_1_load_fu_211_p1, mid_fu_80, mid_1_fu_267_p3)
    begin
        if (((icmp_ln353_fu_205_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
            if ((not((row_ind_V_load_1_load_fu_211_p1 = ap_const_lv13_2)) and not((row_ind_V_load_1_load_fu_211_p1 = ap_const_lv13_0)))) then 
                ap_sig_allocacmp_mid_V <= mid_1_fu_267_p3;
            elsif ((row_ind_V_load_1_load_fu_211_p1 = ap_const_lv13_2)) then 
                ap_sig_allocacmp_mid_V <= ap_const_lv2_1;
            elsif ((row_ind_V_load_1_load_fu_211_p1 = ap_const_lv13_0)) then 
                ap_sig_allocacmp_mid_V <= ap_const_lv2_2;
            else 
                ap_sig_allocacmp_mid_V <= mid_fu_80;
            end if;
        else 
            ap_sig_allocacmp_mid_V <= mid_fu_80;
        end if; 
    end process;


    ap_sig_allocacmp_tp_V_assign_proc : process(ap_CS_fsm_state4, icmp_ln353_fu_205_p2, row_ind_V_load_1_load_fu_211_p1, tp_fu_84, tp_1_fu_275_p3)
    begin
        if (((icmp_ln353_fu_205_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
            if ((not((row_ind_V_load_1_load_fu_211_p1 = ap_const_lv13_2)) and not((row_ind_V_load_1_load_fu_211_p1 = ap_const_lv13_0)))) then 
                ap_sig_allocacmp_tp_V <= tp_1_fu_275_p3;
            elsif ((row_ind_V_load_1_load_fu_211_p1 = ap_const_lv13_2)) then 
                ap_sig_allocacmp_tp_V <= ap_const_lv2_0;
            elsif ((row_ind_V_load_1_load_fu_211_p1 = ap_const_lv13_0)) then 
                ap_sig_allocacmp_tp_V <= ap_const_lv2_1;
            else 
                ap_sig_allocacmp_tp_V <= tp_fu_84;
            end if;
        else 
            ap_sig_allocacmp_tp_V <= tp_fu_84;
        end if; 
    end process;

    bottom_1_fu_259_p3 <= 
        ap_const_lv2_1 when (icmp_ln1064_fu_253_p2(0) = '1') else 
        bottom_fu_76;

    buf_V_1_address1_assign_proc : process(grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_buf_V_1_address1, grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_1_address1, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_1_address1 <= grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_1_address1 <= grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_buf_V_1_address1;
        else 
            buf_V_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_1_ce0_assign_proc : process(grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_1_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_1_ce0 <= grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_1_ce0;
        else 
            buf_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_ce1_assign_proc : process(grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_buf_V_1_ce1, grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_1_ce1, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_1_ce1 <= grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_1_ce1 <= grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_buf_V_1_ce1;
        else 
            buf_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_d1_assign_proc : process(grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_buf_V_1_d1, grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_1_d1, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_1_d1 <= grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_1_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_1_d1 <= grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_buf_V_1_d1;
        else 
            buf_V_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_1_we1_assign_proc : process(grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_buf_V_1_we1, grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_1_we1, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_1_we1 <= grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_1_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_1_we1 <= grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_buf_V_1_we1;
        else 
            buf_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_address1_assign_proc : process(grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_buf_V_address1, grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_address1, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_address1 <= grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_address1 <= grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_buf_V_address1;
        else 
            buf_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_ce0_assign_proc : process(grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_ce0 <= grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_ce0;
        else 
            buf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_ce1_assign_proc : process(grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_buf_V_ce1, grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_ce1, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_ce1 <= grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_ce1 <= grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_buf_V_ce1;
        else 
            buf_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_d1_assign_proc : process(grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_buf_V_d1, grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_d1, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_d1 <= grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_d1 <= grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_buf_V_d1;
        else 
            buf_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_we1_assign_proc : process(grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_buf_V_we1, grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_we1, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_we1 <= grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_buf_V_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_we1 <= grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_buf_V_we1;
        else 
            buf_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cmp_i_i517_i_fu_313_p2 <= "1" when (unsigned(row_V_fu_72) < unsigned(ap_const_lv7_78)) else "0";

    dstx_obj_457_blk_n_assign_proc : process(dstx_obj_457_full_n, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            dstx_obj_457_blk_n <= dstx_obj_457_full_n;
        else 
            dstx_obj_457_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dstx_obj_457_din_assign_proc : process(dstx_obj_457_full_n, dsty_obj_458_full_n, ap_CS_fsm_state7, grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_dstx_obj_457_din, ap_CS_fsm_state5, sext_ln413_fu_381_p1)
    begin
        if ((not(((dsty_obj_458_full_n = ap_const_logic_0) or (dstx_obj_457_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            dstx_obj_457_din <= sext_ln413_fu_381_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dstx_obj_457_din <= grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_dstx_obj_457_din;
        else 
            dstx_obj_457_din <= grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_dstx_obj_457_din;
        end if; 
    end process;


    dstx_obj_457_write_assign_proc : process(dstx_obj_457_full_n, dsty_obj_458_full_n, ap_CS_fsm_state7, grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_dstx_obj_457_write, ap_CS_fsm_state5)
    begin
        if ((not(((dsty_obj_458_full_n = ap_const_logic_0) or (dstx_obj_457_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            dstx_obj_457_write <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dstx_obj_457_write <= grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_dstx_obj_457_write;
        else 
            dstx_obj_457_write <= ap_const_logic_0;
        end if; 
    end process;


    dsty_obj_458_blk_n_assign_proc : process(dsty_obj_458_full_n, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            dsty_obj_458_blk_n <= dsty_obj_458_full_n;
        else 
            dsty_obj_458_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dsty_obj_458_din_assign_proc : process(dstx_obj_457_full_n, dsty_obj_458_full_n, ap_CS_fsm_state7, grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_dsty_obj_458_din, ap_CS_fsm_state5, sext_ln413_1_fu_385_p1)
    begin
        if ((not(((dsty_obj_458_full_n = ap_const_logic_0) or (dstx_obj_457_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            dsty_obj_458_din <= sext_ln413_1_fu_385_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dsty_obj_458_din <= grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_dsty_obj_458_din;
        else 
            dsty_obj_458_din <= grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_dsty_obj_458_din;
        end if; 
    end process;


    dsty_obj_458_write_assign_proc : process(dstx_obj_457_full_n, dsty_obj_458_full_n, ap_CS_fsm_state7, grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_dsty_obj_458_write, ap_CS_fsm_state5)
    begin
        if ((not(((dsty_obj_458_full_n = ap_const_logic_0) or (dstx_obj_457_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            dsty_obj_458_write <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dsty_obj_458_write <= grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_dsty_obj_458_write;
        else 
            dsty_obj_458_write <= ap_const_logic_0;
        end if; 
    end process;

    empty_24_fu_320_p1 <= row_ind_V_fu_68(2 - 1 downto 0);
    grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_ap_start <= grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_ap_start_reg;
    grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_ap_start <= grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_ap_start_reg;
    icmp_ln1064_1_fu_342_p2 <= "1" when (row_ind_V_1_reg_492 = ap_const_lv13_3) else "0";
    icmp_ln1064_fu_253_p2 <= "1" when (row_ind_V_fu_68 = ap_const_lv13_1) else "0";
    icmp_ln353_fu_205_p2 <= "1" when (row_V_fu_72 = ap_const_lv7_79) else "0";
    mid_1_fu_267_p3 <= 
        ap_const_lv2_0 when (icmp_ln1064_fu_253_p2(0) = '1') else 
        mid_fu_80;
    row_V_3_fu_331_p2 <= std_logic_vector(unsigned(row_V_fu_72) + unsigned(ap_const_lv7_1));
    row_ind_V_1_fu_325_p2 <= std_logic_vector(unsigned(row_ind_V_fu_68) + unsigned(ap_const_lv13_1));
    row_ind_V_2_fu_347_p3 <= 
        ap_const_lv13_0 when (icmp_ln1064_1_fu_342_p2(0) = '1') else 
        row_ind_V_1_reg_492;
    row_ind_V_load_1_load_fu_211_p1 <= row_ind_V_fu_68;
        sext_ln413_1_fu_385_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_2_reg_503),16));

        sext_ln413_fu_381_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_reg_498),16));


    src_obj_456_read_assign_proc : process(grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_src_obj_456_read, grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_src_obj_456_read, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            src_obj_456_read <= grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144_src_obj_456_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            src_obj_456_read <= grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134_src_obj_456_read;
        else 
            src_obj_456_read <= ap_const_logic_0;
        end if; 
    end process;

    tp_1_fu_275_p3 <= 
        ap_const_lv2_2 when (icmp_ln1064_fu_253_p2(0) = '1') else 
        tp_fu_84;
end behav;
