{"uuid": "2eb0ed40-f0ac-4c00-b0cc-ba7669770ee7", "code": "lt-2025-autumn-fulltime-en", "state": {"code": "confirmed", "et": "Kinnitatud", "en": "confirmed"}, "last_update": "2024-09-26T15:05:05", "title": {"en": "Practical FPGA Design", "et": "Praktiline FPGA disain"}, "credits": 3, "credit_type": "ECTS", "target": {"year": {"code": "2024", "et": "2024/2025", "en": "2024/2025"}, "semester": {"code": "autumn", "et": "sügis", "en": "autumn"}, "study_type": {"code": "fulltime", "et": "päevaõpe", "en": "regular studies"}, "language": {"code": "en", "et": "inglise keel", "en": "English"}, "part": {"code": "0", "et": "Osadeta", "en": "None"}, "faculty": {"code": "LT", "name": {"en": "Faculty of Science and Technology", "et": "loodus- ja täppisteaduste valdkond"}, "address": "Tartu linn, \nTartu linn, Tartumaa \nEST", "city": "Tartu linn", "level": 1, "academic": true, "supports_continuous_learning": true}, "course_main_structural_unit": {"code": "LTTO", "name": {"en": "Tartu Observatory", "et": "Tartu observatoorium"}, "webpage_url": "https://kosmos.ut.ee/", "address": "Observatooriumi 1\n61602 Tõravere alevik, \nNõo vald, Tartumaa \nEST", "city": "Tõravere alevik", "street": "Observatooriumi 1", "zip": "61602", "level": 2, "academic": true, "supports_continuous_learning": true, "parent_code": "LT"}, "label": {"en": "24/25 A regular LT Eng", "et": "24/25 S PÕ LT Eng"}}, "general": {"year": {"code": "2024", "et": "2024/2025", "en": "2024/2025"}, "input_languages": [{"code": "et", "et": "eesti keel", "en": "Estonian"}, {"code": "en", "et": "inglise keel", "en": "English"}], "structural_unit_shares": [{"structural_unit_code": "LTTO", "structural_unit_name": {"en": "Tartu Observatory", "et": "Tartu observatoorium"}, "course_share_percent": 100, "coordinating": true}], "type": {"code": "regular", "et": "Tavaline aine", "en": "Regular course"}}, "additional_info": {"is_vota_course": false, "is_continuous_learning_course": true, "study_levels": [{"code": "bachelor", "et": "bakalaureuseõpe", "en": "bachelor's studies"}, {"code": "master", "et": "magistriõpe", "en": "master's studies"}, {"code": "bachelor_master", "et": "integreeritud bakalaureuse- ja magistriõpe", "en": "integrated bachelor's and master's studies"}], "hours": {"lecture": 12, "practice": 11, "seminar": 0, "colloquium": 0, "web_learning": 0, "independent_work": 55, "individual_work": 0, "internship": 0}, "prerequisites": [{"required": false, "uuid": "5d168387-baee-7a00-756a-9fa5827ae44d", "code": "LOTI.05.041", "title": {"en": "Digital Logic", "et": "Digitaalne loogika"}, "credits": 6, "state": {"code": "confirmed", "et": "Kinnitatud", "en": "confirmed"}, "last_update": "2024-02-05T11:04:36"}, {"required": false, "uuid": "32896f64-d756-3a7a-3995-6bee632f2b17", "code": "LOTI.05.100", "title": {"en": "Programming for Computer Engineering", "et": "Programmeerimine arvutitehnikutele"}, "credits": 6, "state": {"code": "confirmed", "et": "Kinnitatud", "en": "confirmed"}, "last_update": "2024-05-15T13:34:03", "alternatives": [{"uuid": "bd2998eb-be1d-3e46-f80f-4f35adfbe43f", "code": "LTAT.03.001", "state": {"code": "confirmed", "et": "Kinnitatud", "en": "confirmed"}, "last_update": "2024-02-05T11:04:36", "title": {"en": "Computer Programming", "et": "Programmeerimine"}, "credits": 6, "type": {"code": "regular", "et": "Tavaline aine", "en": "Regular course"}}]}], "is_enlight_course": true}, "overview": {"study_languages": [{"code": "en", "et": "inglise keel", "en": "English"}], "description": {"en": "Overview of FPGA(Field Programmable Gate Array), their applications, and their place in the digital design landscape.", "et": "Ülevaade FPGA-st(Field Programmable Gate Array), rakendustest ja nende positsioonist digitaaldisaini maastikul. "}, "objectives": [{"en": "Provide an overview of FPGA(Field Programmable Gate Array) technologies, including historical context and modern advancements. ", "et": "Anda ülevaade FPGA(Field Programmable Gate Array) tehnoloogiatest, sealhulgas ajaloolisest kontekstist ja kaasaegsetest edusammudest. "}, {"en": "Introduce the essential design workflow for FPGA, from concept to implementation. ", "et": "Tutvustada FPGA jaoks olulist disaini töövoogu kontseptsioonist teostuseni."}, {"en": "Teach the use of IP cores, constraints, and simulation in FPGA design. ", "et": "Õpetada IP-tuumade, piirangute ja simulatsiooni kasutamist FPGA disainis."}, {"en": "Educate on the impact of placement, routing, and timing analysis in digital design. ", "et": "Õpitakse paigutuse, marsruutimise ja ajastuse analüüsi mõju kohta digitaalses disainis. "}, {"en": "Provide hands-on experience with industry-standard tools for FPGA design.", "et": "Pakkuda praktilist kogemust FPGA-disaini tööstusharu standardsete tööriistadega. "}], "learning_outcomes": [{"en": "After passing the course student", "et": "Õppeaine läbinud õppija:"}, {"en": "Design Workflow: Comprehend the essential design workflow for FPGAs, including conceptual design, coding, simulation, synthesis, implementation, and testing.", "et": "Disaini töövoog: saate aru FPGA-de põhilisest töövoost, sealhulgas kontseptuaalsest disainist, kodeerimisest, simulatsioonist, sünteesist, implementatsioonist ja testimisest."}, {"en": "IP Cores and Constraints: \nLearn to utilize IP cores effectively in FPGA design, including parameterization and integration into larger systems. \nUnderstand the importance of design constraints (timing, area, power) and how to apply them in FPGA designs.", "et": "IP tuumad ja piirangud:\nÕpite IP-tuumasid tõhusalt kasutama FPGA projekteerimisel, sealhulgas parameetrite määramisel ja integreerimisel suurematesse süsteemidesse. \n\nSaate aru disainipiirangute (ajastus, ala, võimsus) tähtsusest ja nende rakendamisest FPGA disainis. "}, {"en": "Simulation and Verification: \nGain proficiency in writing testbenches and performing simulations to verify the correctness of designs. \nLearn to use simulation tools to identify and fix design issues before synthesis. ", "et": "Simulatsioon ja kontrollimine:\nOmandate oskusi katsepinkide kirjutamises ja simulatsioonide tegemises, et kontrollida disaini õigsust. \n\n Õpite kasutama simulatsioonitööriistu disainiprobleemide tuvastamiseks ja parandamiseks enne sünteesi. "}, {"en": "Placement and Routing: \nUnderstand the impact of placement and routing on the performance and reliability of digital designs. \nLearn to analyze and optimize placement and routing to meet design constraints.", "et": "Paigutus ja marsruutimine:\nSaate aru paigutuse ja marsruudi mõjust digitaalse disaini jõudlusele ja usaldusväärsusele. \n\n Õpite analüüsima ja optimeerima paigutust ja marsruutimist, et olla vastavuses disainipiirangutele."}, {"en": "Tools and Techniques: \nBecome proficient in using industry-standard tools such as Xilinx Vivado for FPGA design. \nLearn to perform timing analysis, power analysis, and other critical design assessments using these tools", "et": "Tööriistad ja tehnikad:\nÕpite kasutama tööstusstandardi tööriistu, nagu Xilinx Vivado, FPGA kujundamiseks. \nÕppige nende tööriistade abil teostama ajastusanalüüsi, võimsusanalüüsi ja muid kriitilisi disaini hindamisi "}], "notes": {}}, "grading": {"independent_work": {}, "grade_preconditions": {}, "grade_evaluation": {"en": "70% of assignment points", "et": "70% ülesannete punktidest"}, "grade_conditions": {"arvestatud": {"en": "70% of assignment points", "et": "70% ülesannete punktidest"}}, "debt_elimination": {}, "assessment_scale": {"code": "pass", "et": "Eristamata (arv, m.arv, mi)", "en": "non-differentiated (pass, fail, not present)"}, "results_available_from": {}}, "resources": {"web_based": {"code": "2", "et": "põimõpe", "en": "blended learning"}, "website_url": "https://moodle.ut.ee", "is_moodle_connected": true, "learning_environments": [{"uuid": "f5e8ff51-b539-43fe-b728-372b3ea961df", "type": "MOODLE", "code": "LTTO.00.034_ENG", "base_url": "undefined", "is_auto_update": false, "is_default": true, "is_auto_grading": false}]}, "participants": {"lecturers": [{"person_uuid": "f57ffe3b-1431-96c9-8615-a890bb52745f", "person_name": "Sten Salumets", "structural_unit": {"code": "LTTO04", "name": {"en": "Department of Space Technology", "et": "kosmosetehnoloogia osakond"}, "level": 3, "academic": false, "supports_continuous_learning": false, "parent_code": "LTTO"}, "is_responsible": false, "is_teaching": true}, {"person_uuid": "fc9a6fa9-9a06-2cb3-eb38-dca07aee13be", "person_name": "Ric Dengel", "structural_unit": {"code": "LTTO04", "name": {"en": "Department of Space Technology", "et": "kosmosetehnoloogia osakond"}, "level": 3, "academic": false, "supports_continuous_learning": false, "parent_code": "LTTO"}, "is_responsible": true, "is_teaching": true}]}, "schedule": {"weeks": {"et": "5-14"}, "entries": [{"course_week": 5, "time": "2024-10-01", "work_type": {"code": "lecture", "et": "loeng", "en": "lecture"}, "topic_number": 1, "topic": {"en": "Introduction to FPGA Technologies", "et": "Sissejuhatus FPGA tehnoloogiatesse "}, "description": {}}, {"course_week": 5, "time": "2024-10-03", "work_type": {"code": "seminar", "et": "seminar", "en": "seminar"}, "topic_number": 1, "topic": {"en": "Intro to seminar and tool setup", "et": "Sissejuhatus seminari ja tööriistade seadistamine"}, "description": {}}, {"course_week": 6, "time": "2024-10-08", "work_type": {"code": "lecture", "et": "loeng", "en": "lecture"}, "topic_number": 2, "topic": {"en": "Design Workflow\n", "et": "Disaini töövoog "}, "description": {}}, {"course_week": 6, "time": "2024-10-10", "work_type": {"code": "seminar", "et": "seminar", "en": "seminar"}, "topic_number": 2, "topic": {"en": "Project setup: simulation, logic design analysis, resource utilization", "et": "Projekti seadistamine: simulatsioon, loogilise disaini analüüs, ressursside kasutamine "}, "description": {}}, {"course_week": 9, "time": "2024-10-29", "work_type": {"code": "lecture", "et": "loeng", "en": "lecture"}, "topic_number": 3, "topic": {"en": "IP Cores and Design Hierarchies", "et": "IP tuumad ja disaini hierarhiad "}, "description": {}}, {"course_week": 9, "time": "2024-10-31", "work_type": {"code": "seminar", "et": "seminar", "en": "seminar"}, "topic_number": 3, "topic": {"en": "Usage of IP cores and related tools", "et": "IP-tuumade ja nendega seotud tööriistade kasutamine"}, "description": {}}, {"course_week": 10, "time": "2024-11-05", "work_type": {"code": "lecture", "et": "loeng", "en": "lecture"}, "topic_number": 4, "topic": {"en": "Simulation and Verification\n", "et": "Simulatsioon ja verifikatsioon"}, "description": {}}, {"course_week": 10, "time": "2024-11-07", "work_type": {"code": "seminar", "et": "seminar", "en": "seminar"}, "topic_number": 4, "topic": {"en": "Testbench definition & automatization of simulation and analysis\n", "et": "Testpinkide definieerimine. Simulatsiooni ja analüüsi automatiseerimine."}, "description": {}}, {"course_week": 11, "time": "2024-11-12", "work_type": {"code": "lecture", "et": "loeng", "en": "lecture"}, "topic_number": 5, "topic": {"en": "Placement, Routing and Timing", "et": "Paigutus, marsruutimine ja ajastus"}, "description": {}}, {"course_week": 11, "time": "2024-11-14", "work_type": {"code": "seminar", "et": "seminar", "en": "seminar"}, "topic_number": 5, "topic": {"en": "Design analysis through placement, resources, and timing analysis and interpretation", "et": "Disaini analüüs paigutuse-, ressursside- ja ajastuse analüüsi kaudu"}, "description": {}}, {"course_week": 12, "time": "2024-11-19", "work_type": {"code": "lecture", "et": "loeng", "en": "lecture"}, "topic_number": 6, "topic": {"en": "On Chip Communication Systems", "et": "Kiibisisesed sidesüsteemid"}, "description": {}}, {"course_week": 12, "time": "2024-11-21", "work_type": {"code": "seminar", "et": "seminar", "en": "seminar"}, "topic_number": 6, "topic": {"en": "Interfacing and Testing of IP cores", "et": "IP-tuumade liidestamine ja testimine"}, "description": {}}, {"course_week": 13, "time": "2024-11-26", "work_type": {"code": "lecture", "et": "loeng", "en": "lecture"}, "topic_number": 7, "topic": {"en": "High-Level Synthesis", "et": "Kõrgetasemeline süntees"}, "description": {}}, {"course_week": 13, "time": "2024-11-28", "work_type": {"code": "seminar", "et": "seminar", "en": "seminar"}, "topic_number": 7, "topic": {"en": "Creating a small design in High-Level Synthesis", "et": "Kõrgetasemelise sünteesiga väikese disaini loomine"}, "description": {}}, {"course_week": 14, "time": "2024-12-03", "work_type": {"code": "lecture", "et": "loeng", "en": "lecture"}, "topic_number": 8, "topic": {"en": "Outlook into modern tools and ongoing Projects", "et": "Vaade kaasaegsetesse tööriistadesse ja käimasolevatesse projektidesse"}, "description": {}}]}, "registration_info": {"audience": {}}, "parent_uuid": "7d800763-2f6b-8704-3cce-3f1459431049", "parent_code": "LTTO.00.034", "parent_credits": 3, "_actions": {"is_moodle_editable": false, "is_editable": false, "is_deletable": false}}