
P1_alvaro.castillejo_ferran.gimeno.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000065b8  080001b0  080001b0  000101b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000013a8  08006768  08006768  00016768  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08007b10  08007b10  00017b10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08007b14  08007b14  00017b14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000028d0  20000000  08007b18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  000228d0  2**0
                  CONTENTS
  7 .bss          000013cc  200028d0  200028d0  000228d0  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20003c9c  20003c9c  000228d0  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000228d0  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000f453  00000000  00000000  00022900  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002573  00000000  00000000  00031d53  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000fd0  00000000  00000000  000342c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000e60  00000000  00000000  00035298  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00006255  00000000  00000000  000360f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000544e  00000000  00000000  0003c34d  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0004179b  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000046f8  00000000  00000000  00041818  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00045f10  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200028d0 	.word	0x200028d0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08006750 	.word	0x08006750

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200028d4 	.word	0x200028d4
 80001ec:	08006750 	.word	0x08006750

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	; 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800032e:	f1a4 0401 	sub.w	r4, r4, #1
 8000332:	d1e9      	bne.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f092 0f00 	teq	r2, #0
 80004da:	bf14      	ite	ne
 80004dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e0:	4770      	bxeq	lr
 80004e2:	b530      	push	{r4, r5, lr}
 80004e4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f0:	e720      	b.n	8000334 <__adddf3+0x138>
 80004f2:	bf00      	nop

080004f4 <__aeabi_ul2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f04f 0500 	mov.w	r5, #0
 8000502:	e00a      	b.n	800051a <__aeabi_l2d+0x16>

08000504 <__aeabi_l2d>:
 8000504:	ea50 0201 	orrs.w	r2, r0, r1
 8000508:	bf08      	it	eq
 800050a:	4770      	bxeq	lr
 800050c:	b530      	push	{r4, r5, lr}
 800050e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000512:	d502      	bpl.n	800051a <__aeabi_l2d+0x16>
 8000514:	4240      	negs	r0, r0
 8000516:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800051a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800051e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000522:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000526:	f43f aedc 	beq.w	80002e2 <__adddf3+0xe6>
 800052a:	f04f 0203 	mov.w	r2, #3
 800052e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000532:	bf18      	it	ne
 8000534:	3203      	addne	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000542:	f1c2 0320 	rsb	r3, r2, #32
 8000546:	fa00 fc03 	lsl.w	ip, r0, r3
 800054a:	fa20 f002 	lsr.w	r0, r0, r2
 800054e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000552:	ea40 000e 	orr.w	r0, r0, lr
 8000556:	fa21 f102 	lsr.w	r1, r1, r2
 800055a:	4414      	add	r4, r2
 800055c:	e6c1      	b.n	80002e2 <__adddf3+0xe6>
 800055e:	bf00      	nop

08000560 <__aeabi_dmul>:
 8000560:	b570      	push	{r4, r5, r6, lr}
 8000562:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000566:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800056a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800056e:	bf1d      	ittte	ne
 8000570:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000574:	ea94 0f0c 	teqne	r4, ip
 8000578:	ea95 0f0c 	teqne	r5, ip
 800057c:	f000 f8de 	bleq	800073c <__aeabi_dmul+0x1dc>
 8000580:	442c      	add	r4, r5
 8000582:	ea81 0603 	eor.w	r6, r1, r3
 8000586:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800058a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800058e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000592:	bf18      	it	ne
 8000594:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000598:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800059c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a0:	d038      	beq.n	8000614 <__aeabi_dmul+0xb4>
 80005a2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ae:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005b2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005b6:	f04f 0600 	mov.w	r6, #0
 80005ba:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005be:	f09c 0f00 	teq	ip, #0
 80005c2:	bf18      	it	ne
 80005c4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005cc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005d4:	d204      	bcs.n	80005e0 <__aeabi_dmul+0x80>
 80005d6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005da:	416d      	adcs	r5, r5
 80005dc:	eb46 0606 	adc.w	r6, r6, r6
 80005e0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005e4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005ec:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005f4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005f8:	bf88      	it	hi
 80005fa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005fe:	d81e      	bhi.n	800063e <__aeabi_dmul+0xde>
 8000600:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000604:	bf08      	it	eq
 8000606:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800060a:	f150 0000 	adcs.w	r0, r0, #0
 800060e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000612:	bd70      	pop	{r4, r5, r6, pc}
 8000614:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000618:	ea46 0101 	orr.w	r1, r6, r1
 800061c:	ea40 0002 	orr.w	r0, r0, r2
 8000620:	ea81 0103 	eor.w	r1, r1, r3
 8000624:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000628:	bfc2      	ittt	gt
 800062a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800062e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000632:	bd70      	popgt	{r4, r5, r6, pc}
 8000634:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000638:	f04f 0e00 	mov.w	lr, #0
 800063c:	3c01      	subs	r4, #1
 800063e:	f300 80ab 	bgt.w	8000798 <__aeabi_dmul+0x238>
 8000642:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000646:	bfde      	ittt	le
 8000648:	2000      	movle	r0, #0
 800064a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800064e:	bd70      	pople	{r4, r5, r6, pc}
 8000650:	f1c4 0400 	rsb	r4, r4, #0
 8000654:	3c20      	subs	r4, #32
 8000656:	da35      	bge.n	80006c4 <__aeabi_dmul+0x164>
 8000658:	340c      	adds	r4, #12
 800065a:	dc1b      	bgt.n	8000694 <__aeabi_dmul+0x134>
 800065c:	f104 0414 	add.w	r4, r4, #20
 8000660:	f1c4 0520 	rsb	r5, r4, #32
 8000664:	fa00 f305 	lsl.w	r3, r0, r5
 8000668:	fa20 f004 	lsr.w	r0, r0, r4
 800066c:	fa01 f205 	lsl.w	r2, r1, r5
 8000670:	ea40 0002 	orr.w	r0, r0, r2
 8000674:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000678:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800067c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000680:	fa21 f604 	lsr.w	r6, r1, r4
 8000684:	eb42 0106 	adc.w	r1, r2, r6
 8000688:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800068c:	bf08      	it	eq
 800068e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f1c4 040c 	rsb	r4, r4, #12
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f304 	lsl.w	r3, r0, r4
 80006a0:	fa20 f005 	lsr.w	r0, r0, r5
 80006a4:	fa01 f204 	lsl.w	r2, r1, r4
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b4:	f141 0100 	adc.w	r1, r1, #0
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 0520 	rsb	r5, r4, #32
 80006c8:	fa00 f205 	lsl.w	r2, r0, r5
 80006cc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d0:	fa20 f304 	lsr.w	r3, r0, r4
 80006d4:	fa01 f205 	lsl.w	r2, r1, r5
 80006d8:	ea43 0302 	orr.w	r3, r3, r2
 80006dc:	fa21 f004 	lsr.w	r0, r1, r4
 80006e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e4:	fa21 f204 	lsr.w	r2, r1, r4
 80006e8:	ea20 0002 	bic.w	r0, r0, r2
 80006ec:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f094 0f00 	teq	r4, #0
 8000700:	d10f      	bne.n	8000722 <__aeabi_dmul+0x1c2>
 8000702:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000706:	0040      	lsls	r0, r0, #1
 8000708:	eb41 0101 	adc.w	r1, r1, r1
 800070c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3c01      	subeq	r4, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1a6>
 8000716:	ea41 0106 	orr.w	r1, r1, r6
 800071a:	f095 0f00 	teq	r5, #0
 800071e:	bf18      	it	ne
 8000720:	4770      	bxne	lr
 8000722:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000726:	0052      	lsls	r2, r2, #1
 8000728:	eb43 0303 	adc.w	r3, r3, r3
 800072c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000730:	bf08      	it	eq
 8000732:	3d01      	subeq	r5, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1c6>
 8000736:	ea43 0306 	orr.w	r3, r3, r6
 800073a:	4770      	bx	lr
 800073c:	ea94 0f0c 	teq	r4, ip
 8000740:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000744:	bf18      	it	ne
 8000746:	ea95 0f0c 	teqne	r5, ip
 800074a:	d00c      	beq.n	8000766 <__aeabi_dmul+0x206>
 800074c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000750:	bf18      	it	ne
 8000752:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000756:	d1d1      	bne.n	80006fc <__aeabi_dmul+0x19c>
 8000758:	ea81 0103 	eor.w	r1, r1, r3
 800075c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000760:	f04f 0000 	mov.w	r0, #0
 8000764:	bd70      	pop	{r4, r5, r6, pc}
 8000766:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800076a:	bf06      	itte	eq
 800076c:	4610      	moveq	r0, r2
 800076e:	4619      	moveq	r1, r3
 8000770:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000774:	d019      	beq.n	80007aa <__aeabi_dmul+0x24a>
 8000776:	ea94 0f0c 	teq	r4, ip
 800077a:	d102      	bne.n	8000782 <__aeabi_dmul+0x222>
 800077c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000780:	d113      	bne.n	80007aa <__aeabi_dmul+0x24a>
 8000782:	ea95 0f0c 	teq	r5, ip
 8000786:	d105      	bne.n	8000794 <__aeabi_dmul+0x234>
 8000788:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800078c:	bf1c      	itt	ne
 800078e:	4610      	movne	r0, r2
 8000790:	4619      	movne	r1, r3
 8000792:	d10a      	bne.n	80007aa <__aeabi_dmul+0x24a>
 8000794:	ea81 0103 	eor.w	r1, r1, r3
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007a4:	f04f 0000 	mov.w	r0, #0
 80007a8:	bd70      	pop	{r4, r5, r6, pc}
 80007aa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ae:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007b2:	bd70      	pop	{r4, r5, r6, pc}

080007b4 <__aeabi_ddiv>:
 80007b4:	b570      	push	{r4, r5, r6, lr}
 80007b6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007be:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007c2:	bf1d      	ittte	ne
 80007c4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c8:	ea94 0f0c 	teqne	r4, ip
 80007cc:	ea95 0f0c 	teqne	r5, ip
 80007d0:	f000 f8a7 	bleq	8000922 <__aeabi_ddiv+0x16e>
 80007d4:	eba4 0405 	sub.w	r4, r4, r5
 80007d8:	ea81 0e03 	eor.w	lr, r1, r3
 80007dc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007e4:	f000 8088 	beq.w	80008f8 <__aeabi_ddiv+0x144>
 80007e8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007ec:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007f4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007fc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000800:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000804:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000808:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800080c:	429d      	cmp	r5, r3
 800080e:	bf08      	it	eq
 8000810:	4296      	cmpeq	r6, r2
 8000812:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000816:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800081a:	d202      	bcs.n	8000822 <__aeabi_ddiv+0x6e>
 800081c:	085b      	lsrs	r3, r3, #1
 800081e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000822:	1ab6      	subs	r6, r6, r2
 8000824:	eb65 0503 	sbc.w	r5, r5, r3
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000832:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 000c 	orrcs.w	r0, r0, ip
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000890:	ea55 0e06 	orrs.w	lr, r5, r6
 8000894:	d018      	beq.n	80008c8 <__aeabi_ddiv+0x114>
 8000896:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800089a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800089e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008a2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008a6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008aa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ae:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008b2:	d1c0      	bne.n	8000836 <__aeabi_ddiv+0x82>
 80008b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b8:	d10b      	bne.n	80008d2 <__aeabi_ddiv+0x11e>
 80008ba:	ea41 0100 	orr.w	r1, r1, r0
 80008be:	f04f 0000 	mov.w	r0, #0
 80008c2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008c6:	e7b6      	b.n	8000836 <__aeabi_ddiv+0x82>
 80008c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008cc:	bf04      	itt	eq
 80008ce:	4301      	orreq	r1, r0
 80008d0:	2000      	moveq	r0, #0
 80008d2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008d6:	bf88      	it	hi
 80008d8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008dc:	f63f aeaf 	bhi.w	800063e <__aeabi_dmul+0xde>
 80008e0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008e4:	bf04      	itt	eq
 80008e6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ee:	f150 0000 	adcs.w	r0, r0, #0
 80008f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	pop	{r4, r5, r6, pc}
 80008f8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008fc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000900:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000904:	bfc2      	ittt	gt
 8000906:	ebd4 050c 	rsbsgt	r5, r4, ip
 800090a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800090e:	bd70      	popgt	{r4, r5, r6, pc}
 8000910:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000914:	f04f 0e00 	mov.w	lr, #0
 8000918:	3c01      	subs	r4, #1
 800091a:	e690      	b.n	800063e <__aeabi_dmul+0xde>
 800091c:	ea45 0e06 	orr.w	lr, r5, r6
 8000920:	e68d      	b.n	800063e <__aeabi_dmul+0xde>
 8000922:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000926:	ea94 0f0c 	teq	r4, ip
 800092a:	bf08      	it	eq
 800092c:	ea95 0f0c 	teqeq	r5, ip
 8000930:	f43f af3b 	beq.w	80007aa <__aeabi_dmul+0x24a>
 8000934:	ea94 0f0c 	teq	r4, ip
 8000938:	d10a      	bne.n	8000950 <__aeabi_ddiv+0x19c>
 800093a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800093e:	f47f af34 	bne.w	80007aa <__aeabi_dmul+0x24a>
 8000942:	ea95 0f0c 	teq	r5, ip
 8000946:	f47f af25 	bne.w	8000794 <__aeabi_dmul+0x234>
 800094a:	4610      	mov	r0, r2
 800094c:	4619      	mov	r1, r3
 800094e:	e72c      	b.n	80007aa <__aeabi_dmul+0x24a>
 8000950:	ea95 0f0c 	teq	r5, ip
 8000954:	d106      	bne.n	8000964 <__aeabi_ddiv+0x1b0>
 8000956:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800095a:	f43f aefd 	beq.w	8000758 <__aeabi_dmul+0x1f8>
 800095e:	4610      	mov	r0, r2
 8000960:	4619      	mov	r1, r3
 8000962:	e722      	b.n	80007aa <__aeabi_dmul+0x24a>
 8000964:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000968:	bf18      	it	ne
 800096a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800096e:	f47f aec5 	bne.w	80006fc <__aeabi_dmul+0x19c>
 8000972:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000976:	f47f af0d 	bne.w	8000794 <__aeabi_dmul+0x234>
 800097a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800097e:	f47f aeeb 	bne.w	8000758 <__aeabi_dmul+0x1f8>
 8000982:	e712      	b.n	80007aa <__aeabi_dmul+0x24a>

08000984 <__gedf2>:
 8000984:	f04f 3cff 	mov.w	ip, #4294967295
 8000988:	e006      	b.n	8000998 <__cmpdf2+0x4>
 800098a:	bf00      	nop

0800098c <__ledf2>:
 800098c:	f04f 0c01 	mov.w	ip, #1
 8000990:	e002      	b.n	8000998 <__cmpdf2+0x4>
 8000992:	bf00      	nop

08000994 <__cmpdf2>:
 8000994:	f04f 0c01 	mov.w	ip, #1
 8000998:	f84d cd04 	str.w	ip, [sp, #-4]!
 800099c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a8:	bf18      	it	ne
 80009aa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ae:	d01b      	beq.n	80009e8 <__cmpdf2+0x54>
 80009b0:	b001      	add	sp, #4
 80009b2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009b6:	bf0c      	ite	eq
 80009b8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009bc:	ea91 0f03 	teqne	r1, r3
 80009c0:	bf02      	ittt	eq
 80009c2:	ea90 0f02 	teqeq	r0, r2
 80009c6:	2000      	moveq	r0, #0
 80009c8:	4770      	bxeq	lr
 80009ca:	f110 0f00 	cmn.w	r0, #0
 80009ce:	ea91 0f03 	teq	r1, r3
 80009d2:	bf58      	it	pl
 80009d4:	4299      	cmppl	r1, r3
 80009d6:	bf08      	it	eq
 80009d8:	4290      	cmpeq	r0, r2
 80009da:	bf2c      	ite	cs
 80009dc:	17d8      	asrcs	r0, r3, #31
 80009de:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009e2:	f040 0001 	orr.w	r0, r0, #1
 80009e6:	4770      	bx	lr
 80009e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d102      	bne.n	80009f8 <__cmpdf2+0x64>
 80009f2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009f6:	d107      	bne.n	8000a08 <__cmpdf2+0x74>
 80009f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a00:	d1d6      	bne.n	80009b0 <__cmpdf2+0x1c>
 8000a02:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a06:	d0d3      	beq.n	80009b0 <__cmpdf2+0x1c>
 8000a08:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdrcmple>:
 8000a10:	4684      	mov	ip, r0
 8000a12:	4610      	mov	r0, r2
 8000a14:	4662      	mov	r2, ip
 8000a16:	468c      	mov	ip, r1
 8000a18:	4619      	mov	r1, r3
 8000a1a:	4663      	mov	r3, ip
 8000a1c:	e000      	b.n	8000a20 <__aeabi_cdcmpeq>
 8000a1e:	bf00      	nop

08000a20 <__aeabi_cdcmpeq>:
 8000a20:	b501      	push	{r0, lr}
 8000a22:	f7ff ffb7 	bl	8000994 <__cmpdf2>
 8000a26:	2800      	cmp	r0, #0
 8000a28:	bf48      	it	mi
 8000a2a:	f110 0f00 	cmnmi.w	r0, #0
 8000a2e:	bd01      	pop	{r0, pc}

08000a30 <__aeabi_dcmpeq>:
 8000a30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a34:	f7ff fff4 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a38:	bf0c      	ite	eq
 8000a3a:	2001      	moveq	r0, #1
 8000a3c:	2000      	movne	r0, #0
 8000a3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a42:	bf00      	nop

08000a44 <__aeabi_dcmplt>:
 8000a44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a48:	f7ff ffea 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a4c:	bf34      	ite	cc
 8000a4e:	2001      	movcc	r0, #1
 8000a50:	2000      	movcs	r0, #0
 8000a52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a56:	bf00      	nop

08000a58 <__aeabi_dcmple>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff ffe0 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a60:	bf94      	ite	ls
 8000a62:	2001      	movls	r0, #1
 8000a64:	2000      	movhi	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_dcmpge>:
 8000a6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a70:	f7ff ffce 	bl	8000a10 <__aeabi_cdrcmple>
 8000a74:	bf94      	ite	ls
 8000a76:	2001      	movls	r0, #1
 8000a78:	2000      	movhi	r0, #0
 8000a7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7e:	bf00      	nop

08000a80 <__aeabi_dcmpgt>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff ffc4 	bl	8000a10 <__aeabi_cdrcmple>
 8000a88:	bf34      	ite	cc
 8000a8a:	2001      	movcc	r0, #1
 8000a8c:	2000      	movcs	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_d2iz>:
 8000a94:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a98:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a9c:	d215      	bcs.n	8000aca <__aeabi_d2iz+0x36>
 8000a9e:	d511      	bpl.n	8000ac4 <__aeabi_d2iz+0x30>
 8000aa0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aa4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000aa8:	d912      	bls.n	8000ad0 <__aeabi_d2iz+0x3c>
 8000aaa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ab2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ab6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aba:	fa23 f002 	lsr.w	r0, r3, r2
 8000abe:	bf18      	it	ne
 8000ac0:	4240      	negne	r0, r0
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ace:	d105      	bne.n	8000adc <__aeabi_d2iz+0x48>
 8000ad0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ad4:	bf08      	it	eq
 8000ad6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ada:	4770      	bx	lr
 8000adc:	f04f 0000 	mov.w	r0, #0
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_d2f>:
 8000ae4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000aec:	bf24      	itt	cs
 8000aee:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000af2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000af6:	d90d      	bls.n	8000b14 <__aeabi_d2f+0x30>
 8000af8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000afc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b00:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b04:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b08:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b0c:	bf08      	it	eq
 8000b0e:	f020 0001 	biceq.w	r0, r0, #1
 8000b12:	4770      	bx	lr
 8000b14:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b18:	d121      	bne.n	8000b5e <__aeabi_d2f+0x7a>
 8000b1a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b1e:	bfbc      	itt	lt
 8000b20:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b24:	4770      	bxlt	lr
 8000b26:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b2a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b2e:	f1c2 0218 	rsb	r2, r2, #24
 8000b32:	f1c2 0c20 	rsb	ip, r2, #32
 8000b36:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b3a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b3e:	bf18      	it	ne
 8000b40:	f040 0001 	orrne.w	r0, r0, #1
 8000b44:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b48:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b4c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b50:	ea40 000c 	orr.w	r0, r0, ip
 8000b54:	fa23 f302 	lsr.w	r3, r3, r2
 8000b58:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b5c:	e7cc      	b.n	8000af8 <__aeabi_d2f+0x14>
 8000b5e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b62:	d107      	bne.n	8000b74 <__aeabi_d2f+0x90>
 8000b64:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b68:	bf1e      	ittt	ne
 8000b6a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b6e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b72:	4770      	bxne	lr
 8000b74:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b78:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b7c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop

08000b84 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000b84:	b480      	push	{r7}
 8000b86:	b085      	sub	sp, #20
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	73fb      	strb	r3, [r7, #15]
 8000b90:	2300      	movs	r3, #0
 8000b92:	73bb      	strb	r3, [r7, #14]
 8000b94:	230f      	movs	r3, #15
 8000b96:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	78db      	ldrb	r3, [r3, #3]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d039      	beq.n	8000c14 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000ba0:	4b27      	ldr	r3, [pc, #156]	; (8000c40 <NVIC_Init+0xbc>)
 8000ba2:	68db      	ldr	r3, [r3, #12]
 8000ba4:	43db      	mvns	r3, r3
 8000ba6:	0a1b      	lsrs	r3, r3, #8
 8000ba8:	b2db      	uxtb	r3, r3
 8000baa:	f003 0307 	and.w	r3, r3, #7
 8000bae:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000bb0:	7bfb      	ldrb	r3, [r7, #15]
 8000bb2:	f1c3 0304 	rsb	r3, r3, #4
 8000bb6:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000bb8:	7b7a      	ldrb	r2, [r7, #13]
 8000bba:	7bfb      	ldrb	r3, [r7, #15]
 8000bbc:	fa42 f303 	asr.w	r3, r2, r3
 8000bc0:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	785b      	ldrb	r3, [r3, #1]
 8000bc6:	461a      	mov	r2, r3
 8000bc8:	7bbb      	ldrb	r3, [r7, #14]
 8000bca:	fa02 f303 	lsl.w	r3, r2, r3
 8000bce:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	789a      	ldrb	r2, [r3, #2]
 8000bd4:	7b7b      	ldrb	r3, [r7, #13]
 8000bd6:	4013      	ands	r3, r2
 8000bd8:	b2da      	uxtb	r2, r3
 8000bda:	7bfb      	ldrb	r3, [r7, #15]
 8000bdc:	4313      	orrs	r3, r2
 8000bde:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000be0:	7bfb      	ldrb	r3, [r7, #15]
 8000be2:	011b      	lsls	r3, r3, #4
 8000be4:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000be6:	4a17      	ldr	r2, [pc, #92]	; (8000c44 <NVIC_Init+0xc0>)
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	4413      	add	r3, r2
 8000bee:	7bfa      	ldrb	r2, [r7, #15]
 8000bf0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000bf4:	4a13      	ldr	r2, [pc, #76]	; (8000c44 <NVIC_Init+0xc0>)
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	781b      	ldrb	r3, [r3, #0]
 8000bfa:	095b      	lsrs	r3, r3, #5
 8000bfc:	b2db      	uxtb	r3, r3
 8000bfe:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	781b      	ldrb	r3, [r3, #0]
 8000c04:	f003 031f 	and.w	r3, r3, #31
 8000c08:	2101      	movs	r1, #1
 8000c0a:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000c0e:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000c12:	e00f      	b.n	8000c34 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000c14:	490b      	ldr	r1, [pc, #44]	; (8000c44 <NVIC_Init+0xc0>)
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	781b      	ldrb	r3, [r3, #0]
 8000c1a:	095b      	lsrs	r3, r3, #5
 8000c1c:	b2db      	uxtb	r3, r3
 8000c1e:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	f003 031f 	and.w	r3, r3, #31
 8000c28:	2201      	movs	r2, #1
 8000c2a:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000c2c:	f100 0320 	add.w	r3, r0, #32
 8000c30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000c34:	bf00      	nop
 8000c36:	3714      	adds	r7, #20
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3e:	4770      	bx	lr
 8000c40:	e000ed00 	.word	0xe000ed00
 8000c44:	e000e100 	.word	0xe000e100

08000c48 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b085      	sub	sp, #20
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
 8000c50:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000c52:	2300      	movs	r3, #0
 8000c54:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000c5c:	68fa      	ldr	r2, [r7, #12]
 8000c5e:	4b25      	ldr	r3, [pc, #148]	; (8000cf4 <DMA_Init+0xac>)
 8000c60:	4013      	ands	r3, r2
 8000c62:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	681a      	ldr	r2, [r3, #0]
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	68db      	ldr	r3, [r3, #12]
 8000c6c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000c6e:	683b      	ldr	r3, [r7, #0]
 8000c70:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000c72:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	699b      	ldr	r3, [r3, #24]
 8000c78:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000c7a:	683b      	ldr	r3, [r7, #0]
 8000c7c:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000c7e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	6a1b      	ldr	r3, [r3, #32]
 8000c84:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000c8a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000c8c:	683b      	ldr	r3, [r7, #0]
 8000c8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c90:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000c96:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000c9c:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000c9e:	68fa      	ldr	r2, [r7, #12]
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	68fa      	ldr	r2, [r7, #12]
 8000ca8:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	695b      	ldr	r3, [r3, #20]
 8000cae:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	f023 0307 	bic.w	r3, r3, #7
 8000cb6:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000cbc:	683b      	ldr	r3, [r7, #0]
 8000cbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc0:	4313      	orrs	r3, r2
 8000cc2:	68fa      	ldr	r2, [r7, #12]
 8000cc4:	4313      	orrs	r3, r2
 8000cc6:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	68fa      	ldr	r2, [r7, #12]
 8000ccc:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8000cce:	683b      	ldr	r3, [r7, #0]
 8000cd0:	691a      	ldr	r2, [r3, #16]
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	685a      	ldr	r2, [r3, #4]
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8000cde:	683b      	ldr	r3, [r7, #0]
 8000ce0:	689a      	ldr	r2, [r3, #8]
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	60da      	str	r2, [r3, #12]
}
 8000ce6:	bf00      	nop
 8000ce8:	3714      	adds	r7, #20
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr
 8000cf2:	bf00      	nop
 8000cf4:	f01c803f 	.word	0xf01c803f

08000cf8 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	b083      	sub	sp, #12
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
 8000d00:	460b      	mov	r3, r1
 8000d02:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000d04:	78fb      	ldrb	r3, [r7, #3]
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d006      	beq.n	8000d18 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	f043 0201 	orr.w	r2, r3, #1
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8000d16:	e005      	b.n	8000d24 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	f023 0201 	bic.w	r2, r3, #1
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	601a      	str	r2, [r3, #0]
}
 8000d24:	bf00      	nop
 8000d26:	370c      	adds	r7, #12
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr

08000d30 <DMA_ITConfig>:
  * @param  NewState: new state of the specified DMA interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)
{
 8000d30:	b480      	push	{r7}
 8000d32:	b085      	sub	sp, #20
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	60f8      	str	r0, [r7, #12]
 8000d38:	60b9      	str	r1, [r7, #8]
 8000d3a:	4613      	mov	r3, r2
 8000d3c:	71fb      	strb	r3, [r7, #7]
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
 8000d3e:	68bb      	ldr	r3, [r7, #8]
 8000d40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d00f      	beq.n	8000d68 <DMA_ITConfig+0x38>
  {
    if (NewState != DISABLE)
 8000d48:	79fb      	ldrb	r3, [r7, #7]
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d006      	beq.n	8000d5c <DMA_ITConfig+0x2c>
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	695b      	ldr	r3, [r3, #20]
 8000d52:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	615a      	str	r2, [r3, #20]
 8000d5a:	e005      	b.n	8000d68 <DMA_ITConfig+0x38>
    }    
    else 
    {
      /* Disable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	695b      	ldr	r3, [r3, #20]
 8000d60:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	615a      	str	r2, [r3, #20]
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 8000d68:	68bb      	ldr	r3, [r7, #8]
 8000d6a:	2b80      	cmp	r3, #128	; 0x80
 8000d6c:	d014      	beq.n	8000d98 <DMA_ITConfig+0x68>
  {
    if (NewState != DISABLE)
 8000d6e:	79fb      	ldrb	r3, [r7, #7]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d008      	beq.n	8000d86 <DMA_ITConfig+0x56>
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	681a      	ldr	r2, [r3, #0]
 8000d78:	68bb      	ldr	r3, [r7, #8]
 8000d7a:	f003 031e 	and.w	r3, r3, #30
 8000d7e:	431a      	orrs	r2, r3
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	601a      	str	r2, [r3, #0]
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
    }    
  }
}
 8000d84:	e008      	b.n	8000d98 <DMA_ITConfig+0x68>
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	681a      	ldr	r2, [r3, #0]
 8000d8a:	68bb      	ldr	r3, [r7, #8]
 8000d8c:	f003 031e 	and.w	r3, r3, #30
 8000d90:	43db      	mvns	r3, r3
 8000d92:	401a      	ands	r2, r3
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	601a      	str	r2, [r3, #0]
}
 8000d98:	bf00      	nop
 8000d9a:	3714      	adds	r7, #20
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr

08000da4 <DMA_GetITStatus>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_IT (SET or RESET).
  */
ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 8000da4:	b480      	push	{r7}
 8000da6:	b087      	sub	sp, #28
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
 8000dac:	6039      	str	r1, [r7, #0]
  ITStatus bitstatus = RESET;
 8000dae:	2300      	movs	r3, #0
 8000db0:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0, enablestatus = 0;
 8000db2:	2300      	movs	r3, #0
 8000db4:	60fb      	str	r3, [r7, #12]
 8000db6:	2300      	movs	r3, #0
 8000db8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_IT(DMA_IT));
 
  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	4a22      	ldr	r2, [pc, #136]	; (8000e48 <DMA_GetITStatus+0xa4>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d802      	bhi.n	8000dc8 <DMA_GetITStatus+0x24>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000dc2:	4b22      	ldr	r3, [pc, #136]	; (8000e4c <DMA_GetITStatus+0xa8>)
 8000dc4:	613b      	str	r3, [r7, #16]
 8000dc6:	e001      	b.n	8000dcc <DMA_GetITStatus+0x28>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000dc8:	4b21      	ldr	r3, [pc, #132]	; (8000e50 <DMA_GetITStatus+0xac>)
 8000dca:	613b      	str	r3, [r7, #16]
  }

  /* Check if the interrupt enable bit is in the CR or FCR register */
  if ((DMA_IT & TRANSFER_IT_MASK) != (uint32_t)RESET)
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000dd2:	f023 13c3 	bic.w	r3, r3, #12779715	; 0xc300c3
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d00a      	beq.n	8000df0 <DMA_GetITStatus+0x4c>
  {
    /* Get the interrupt enable position mask in CR register */
    tmpreg = (uint32_t)((DMA_IT >> 11) & TRANSFER_IT_ENABLE_MASK);   
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	0adb      	lsrs	r3, r3, #11
 8000dde:	f003 031e 	and.w	r3, r3, #30
 8000de2:	60fb      	str	r3, [r7, #12]
    
    /* Check the enable bit in CR register */
    enablestatus = (uint32_t)(DMAy_Streamx->CR & tmpreg);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	681a      	ldr	r2, [r3, #0]
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	4013      	ands	r3, r2
 8000dec:	60bb      	str	r3, [r7, #8]
 8000dee:	e004      	b.n	8000dfa <DMA_GetITStatus+0x56>
  }
  else 
  {
    /* Check the enable bit in FCR register */
    enablestatus = (uint32_t)(DMAy_Streamx->FCR & DMA_IT_FE); 
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	695b      	ldr	r3, [r3, #20]
 8000df4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000df8:	60bb      	str	r3, [r7, #8]
  }
 
  /* Check if the interrupt pending flag is in LISR or HISR */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000dfa:	683b      	ldr	r3, [r7, #0]
 8000dfc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d003      	beq.n	8000e0c <DMA_GetITStatus+0x68>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR ;
 8000e04:	693b      	ldr	r3, [r7, #16]
 8000e06:	685b      	ldr	r3, [r3, #4]
 8000e08:	60fb      	str	r3, [r7, #12]
 8000e0a:	e002      	b.n	8000e12 <DMA_GetITStatus+0x6e>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR ;
 8000e0c:	693b      	ldr	r3, [r7, #16]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	60fb      	str	r3, [r7, #12]
  } 

  /* mask all reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000e18:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000e1c:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA interrupt */
  if (((tmpreg & DMA_IT) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8000e1e:	68fa      	ldr	r2, [r7, #12]
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	4013      	ands	r3, r2
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d005      	beq.n	8000e34 <DMA_GetITStatus+0x90>
 8000e28:	68bb      	ldr	r3, [r7, #8]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d002      	beq.n	8000e34 <DMA_GetITStatus+0x90>
  {
    /* DMA_IT is set */
    bitstatus = SET;
 8000e2e:	2301      	movs	r3, #1
 8000e30:	75fb      	strb	r3, [r7, #23]
 8000e32:	e001      	b.n	8000e38 <DMA_GetITStatus+0x94>
  }
  else
  {
    /* DMA_IT is reset */
    bitstatus = RESET;
 8000e34:	2300      	movs	r3, #0
 8000e36:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_IT status */
  return  bitstatus;
 8000e38:	7dfb      	ldrb	r3, [r7, #23]
}
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	371c      	adds	r7, #28
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop
 8000e48:	4002640f 	.word	0x4002640f
 8000e4c:	40026000 	.word	0x40026000
 8000e50:	40026400 	.word	0x40026400

08000e54 <DMA_ClearITPendingBit>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 8000e54:	b480      	push	{r7}
 8000e56:	b085      	sub	sp, #20
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
 8000e5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_IT(DMA_IT));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	4a10      	ldr	r2, [pc, #64]	; (8000ea4 <DMA_ClearITPendingBit+0x50>)
 8000e62:	4293      	cmp	r3, r2
 8000e64:	d802      	bhi.n	8000e6c <DMA_ClearITPendingBit+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000e66:	4b10      	ldr	r3, [pc, #64]	; (8000ea8 <DMA_ClearITPendingBit+0x54>)
 8000e68:	60fb      	str	r3, [r7, #12]
 8000e6a:	e001      	b.n	8000e70 <DMA_ClearITPendingBit+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000e6c:	4b0f      	ldr	r3, [pc, #60]	; (8000eac <DMA_ClearITPendingBit+0x58>)
 8000e6e:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d007      	beq.n	8000e8a <DMA_ClearITPendingBit+0x36>
  {
    /* Set DMAy HIFCR register clear interrupt bits */
    DMAy->HIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000e80:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000e84:	68fa      	ldr	r2, [r7, #12]
 8000e86:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear interrupt bits */
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
  }   
}
 8000e88:	e006      	b.n	8000e98 <DMA_ClearITPendingBit+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000e90:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000e94:	68fa      	ldr	r2, [r7, #12]
 8000e96:	6093      	str	r3, [r2, #8]
}
 8000e98:	bf00      	nop
 8000e9a:	3714      	adds	r7, #20
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea2:	4770      	bx	lr
 8000ea4:	4002640f 	.word	0x4002640f
 8000ea8:	40026000 	.word	0x40026000
 8000eac:	40026400 	.word	0x40026400

08000eb0 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b085      	sub	sp, #20
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8000ebc:	4b34      	ldr	r3, [pc, #208]	; (8000f90 <EXTI_Init+0xe0>)
 8000ebe:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	799b      	ldrb	r3, [r3, #6]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d04f      	beq.n	8000f68 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8000ec8:	4931      	ldr	r1, [pc, #196]	; (8000f90 <EXTI_Init+0xe0>)
 8000eca:	4b31      	ldr	r3, [pc, #196]	; (8000f90 <EXTI_Init+0xe0>)
 8000ecc:	681a      	ldr	r2, [r3, #0]
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	43db      	mvns	r3, r3
 8000ed4:	4013      	ands	r3, r2
 8000ed6:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8000ed8:	492d      	ldr	r1, [pc, #180]	; (8000f90 <EXTI_Init+0xe0>)
 8000eda:	4b2d      	ldr	r3, [pc, #180]	; (8000f90 <EXTI_Init+0xe0>)
 8000edc:	685a      	ldr	r2, [r3, #4]
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	43db      	mvns	r3, r3
 8000ee4:	4013      	ands	r3, r2
 8000ee6:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	791b      	ldrb	r3, [r3, #4]
 8000eec:	461a      	mov	r2, r3
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	4413      	add	r3, r2
 8000ef2:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	68fa      	ldr	r2, [r7, #12]
 8000ef8:	6811      	ldr	r1, [r2, #0]
 8000efa:	687a      	ldr	r2, [r7, #4]
 8000efc:	6812      	ldr	r2, [r2, #0]
 8000efe:	430a      	orrs	r2, r1
 8000f00:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000f02:	4923      	ldr	r1, [pc, #140]	; (8000f90 <EXTI_Init+0xe0>)
 8000f04:	4b22      	ldr	r3, [pc, #136]	; (8000f90 <EXTI_Init+0xe0>)
 8000f06:	689a      	ldr	r2, [r3, #8]
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	43db      	mvns	r3, r3
 8000f0e:	4013      	ands	r3, r2
 8000f10:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000f12:	491f      	ldr	r1, [pc, #124]	; (8000f90 <EXTI_Init+0xe0>)
 8000f14:	4b1e      	ldr	r3, [pc, #120]	; (8000f90 <EXTI_Init+0xe0>)
 8000f16:	68da      	ldr	r2, [r3, #12]
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	43db      	mvns	r3, r3
 8000f1e:	4013      	ands	r3, r2
 8000f20:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	795b      	ldrb	r3, [r3, #5]
 8000f26:	2b10      	cmp	r3, #16
 8000f28:	d10e      	bne.n	8000f48 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8000f2a:	4919      	ldr	r1, [pc, #100]	; (8000f90 <EXTI_Init+0xe0>)
 8000f2c:	4b18      	ldr	r3, [pc, #96]	; (8000f90 <EXTI_Init+0xe0>)
 8000f2e:	689a      	ldr	r2, [r3, #8]
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4313      	orrs	r3, r2
 8000f36:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8000f38:	4915      	ldr	r1, [pc, #84]	; (8000f90 <EXTI_Init+0xe0>)
 8000f3a:	4b15      	ldr	r3, [pc, #84]	; (8000f90 <EXTI_Init+0xe0>)
 8000f3c:	68da      	ldr	r2, [r3, #12]
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	4313      	orrs	r3, r2
 8000f44:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8000f46:	e01d      	b.n	8000f84 <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
 8000f48:	4b11      	ldr	r3, [pc, #68]	; (8000f90 <EXTI_Init+0xe0>)
 8000f4a:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	795b      	ldrb	r3, [r3, #5]
 8000f50:	461a      	mov	r2, r3
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	4413      	add	r3, r2
 8000f56:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	68fa      	ldr	r2, [r7, #12]
 8000f5c:	6811      	ldr	r1, [r2, #0]
 8000f5e:	687a      	ldr	r2, [r7, #4]
 8000f60:	6812      	ldr	r2, [r2, #0]
 8000f62:	430a      	orrs	r2, r1
 8000f64:	601a      	str	r2, [r3, #0]
}
 8000f66:	e00d      	b.n	8000f84 <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	791b      	ldrb	r3, [r3, #4]
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	4413      	add	r3, r2
 8000f72:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	68fa      	ldr	r2, [r7, #12]
 8000f78:	6811      	ldr	r1, [r2, #0]
 8000f7a:	687a      	ldr	r2, [r7, #4]
 8000f7c:	6812      	ldr	r2, [r2, #0]
 8000f7e:	43d2      	mvns	r2, r2
 8000f80:	400a      	ands	r2, r1
 8000f82:	601a      	str	r2, [r3, #0]
}
 8000f84:	bf00      	nop
 8000f86:	3714      	adds	r7, #20
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8e:	4770      	bx	lr
 8000f90:	40013c00 	.word	0x40013c00

08000f94 <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b085      	sub	sp, #20
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 8000fa0:	4b08      	ldr	r3, [pc, #32]	; (8000fc4 <EXTI_GetITStatus+0x30>)
 8000fa2:	695a      	ldr	r2, [r3, #20]
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	4013      	ands	r3, r2
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d002      	beq.n	8000fb2 <EXTI_GetITStatus+0x1e>
  {
    bitstatus = SET;
 8000fac:	2301      	movs	r3, #1
 8000fae:	73fb      	strb	r3, [r7, #15]
 8000fb0:	e001      	b.n	8000fb6 <EXTI_GetITStatus+0x22>
  }
  else
  {
    bitstatus = RESET;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000fb6:	7bfb      	ldrb	r3, [r7, #15]
  
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	3714      	adds	r7, #20
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc2:	4770      	bx	lr
 8000fc4:	40013c00 	.word	0x40013c00

08000fc8 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b083      	sub	sp, #12
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8000fd0:	4a04      	ldr	r2, [pc, #16]	; (8000fe4 <EXTI_ClearITPendingBit+0x1c>)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	6153      	str	r3, [r2, #20]
}
 8000fd6:	bf00      	nop
 8000fd8:	370c      	adds	r7, #12
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	40013c00 	.word	0x40013c00

08000fe8 <FMC_SDRAMInit>:
  *         that contains the configuration information for the FMC SDRAM 
  *         specified Banks.                       
  * @retval None
  */
void FMC_SDRAMInit(FMC_SDRAMInitTypeDef* FMC_SDRAMInitStruct)
{ 
 8000fe8:	b480      	push	{r7}
 8000fea:	b087      	sub	sp, #28
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  /* temporary registers */
  uint32_t tmpr1 = 0;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	613b      	str	r3, [r7, #16]
  uint32_t tmpr3 = 0;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr4 = 0;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_WRITE_RECOVERY_TIME(FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime)); 
  assert_param(IS_FMC_RP_DELAY(FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)); 
  assert_param(IS_FMC_RCD_DELAY(FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RCDDelay));    
  
  /* SDRAM bank control register configuration */ 
  tmpr1 =   (uint32_t)FMC_SDRAMInitStruct->FMC_ColumnBitsNumber |
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	685a      	ldr	r2, [r3, #4]
             FMC_SDRAMInitStruct->FMC_RowBitsNumber |
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	689b      	ldr	r3, [r3, #8]
  tmpr1 =   (uint32_t)FMC_SDRAMInitStruct->FMC_ColumnBitsNumber |
 8001008:	431a      	orrs	r2, r3
             FMC_SDRAMInitStruct->FMC_SDMemoryDataWidth |
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	68db      	ldr	r3, [r3, #12]
             FMC_SDRAMInitStruct->FMC_RowBitsNumber |
 800100e:	431a      	orrs	r2, r3
             FMC_SDRAMInitStruct->FMC_InternalBankNumber |           
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	691b      	ldr	r3, [r3, #16]
             FMC_SDRAMInitStruct->FMC_SDMemoryDataWidth |
 8001014:	431a      	orrs	r2, r3
             FMC_SDRAMInitStruct->FMC_CASLatency |
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	695b      	ldr	r3, [r3, #20]
             FMC_SDRAMInitStruct->FMC_InternalBankNumber |           
 800101a:	431a      	orrs	r2, r3
             FMC_SDRAMInitStruct->FMC_WriteProtection |
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	699b      	ldr	r3, [r3, #24]
             FMC_SDRAMInitStruct->FMC_CASLatency |
 8001020:	431a      	orrs	r2, r3
             FMC_SDRAMInitStruct->FMC_SDClockPeriod |
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	69db      	ldr	r3, [r3, #28]
             FMC_SDRAMInitStruct->FMC_WriteProtection |
 8001026:	431a      	orrs	r2, r3
             FMC_SDRAMInitStruct->FMC_ReadBurst | 
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	6a1b      	ldr	r3, [r3, #32]
             FMC_SDRAMInitStruct->FMC_SDClockPeriod |
 800102c:	431a      	orrs	r2, r3
             FMC_SDRAMInitStruct->FMC_ReadPipeDelay;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  tmpr1 =   (uint32_t)FMC_SDRAMInitStruct->FMC_ColumnBitsNumber |
 8001032:	4313      	orrs	r3, r2
 8001034:	617b      	str	r3, [r7, #20]
            
  if(FMC_SDRAMInitStruct->FMC_Bank == FMC_Bank1_SDRAM )
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	2b00      	cmp	r3, #0
 800103c:	d106      	bne.n	800104c <FMC_SDRAMInit+0x64>
  {
    FMC_Bank5_6->SDCR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr1;
 800103e:	4940      	ldr	r1, [pc, #256]	; (8001140 <FMC_SDRAMInit+0x158>)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	697a      	ldr	r2, [r7, #20]
 8001046:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800104a:	e011      	b.n	8001070 <FMC_SDRAMInit+0x88>
  }
  else   /* SDCR2 "don't care" bits configuration */
  {
    tmpr3 = (uint32_t)FMC_SDRAMInitStruct->FMC_SDClockPeriod |
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	69da      	ldr	r2, [r3, #28]
             FMC_SDRAMInitStruct->FMC_ReadBurst | 
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	6a1b      	ldr	r3, [r3, #32]
    tmpr3 = (uint32_t)FMC_SDRAMInitStruct->FMC_SDClockPeriod |
 8001054:	431a      	orrs	r2, r3
             FMC_SDRAMInitStruct->FMC_ReadPipeDelay;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    tmpr3 = (uint32_t)FMC_SDRAMInitStruct->FMC_SDClockPeriod |
 800105a:	4313      	orrs	r3, r2
 800105c:	60fb      	str	r3, [r7, #12]
    
    FMC_Bank5_6->SDCR[FMC_Bank1_SDRAM] = tmpr3;
 800105e:	4a38      	ldr	r2, [pc, #224]	; (8001140 <FMC_SDRAMInit+0x158>)
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	6013      	str	r3, [r2, #0]
    FMC_Bank5_6->SDCR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr1;
 8001064:	4936      	ldr	r1, [pc, #216]	; (8001140 <FMC_SDRAMInit+0x158>)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	697a      	ldr	r2, [r7, #20]
 800106c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
  /* SDRAM bank timing register configuration */
  if(FMC_SDRAMInitStruct->FMC_Bank == FMC_Bank1_SDRAM )
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d130      	bne.n	80010da <FMC_SDRAMInit+0xf2>
  {
    tmpr2 =   (uint32_t)((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_LoadToActiveDelay)-1) |
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	1e5a      	subs	r2, r3, #1
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-1) << 4) |
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001084:	685b      	ldr	r3, [r3, #4]
 8001086:	3b01      	subs	r3, #1
 8001088:	011b      	lsls	r3, r3, #4
    tmpr2 =   (uint32_t)((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_LoadToActiveDelay)-1) |
 800108a:	431a      	orrs	r2, r3
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_SelfRefreshTime)-1) << 8) |
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001090:	689b      	ldr	r3, [r3, #8]
 8001092:	3b01      	subs	r3, #1
 8001094:	021b      	lsls	r3, r3, #8
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-1) << 4) |
 8001096:	431a      	orrs	r2, r3
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RowCycleDelay)-1) << 12) |
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800109c:	68db      	ldr	r3, [r3, #12]
 800109e:	3b01      	subs	r3, #1
 80010a0:	031b      	lsls	r3, r3, #12
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_SelfRefreshTime)-1) << 8) |
 80010a2:	431a      	orrs	r2, r3
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime)-1) << 16) |
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010a8:	691b      	ldr	r3, [r3, #16]
 80010aa:	3b01      	subs	r3, #1
 80010ac:	041b      	lsls	r3, r3, #16
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RowCycleDelay)-1) << 12) |
 80010ae:	431a      	orrs	r2, r3
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)-1) << 20) |
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010b4:	695b      	ldr	r3, [r3, #20]
 80010b6:	3b01      	subs	r3, #1
 80010b8:	051b      	lsls	r3, r3, #20
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime)-1) << 16) |
 80010ba:	431a      	orrs	r2, r3
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RCDDelay)-1) << 24);
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010c0:	699b      	ldr	r3, [r3, #24]
 80010c2:	3b01      	subs	r3, #1
 80010c4:	061b      	lsls	r3, r3, #24
    tmpr2 =   (uint32_t)((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_LoadToActiveDelay)-1) |
 80010c6:	4313      	orrs	r3, r2
 80010c8:	613b      	str	r3, [r7, #16]
            
            FMC_Bank5_6->SDTR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr2;
 80010ca:	491d      	ldr	r1, [pc, #116]	; (8001140 <FMC_SDRAMInit+0x158>)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	3302      	adds	r3, #2
 80010d2:	693a      	ldr	r2, [r7, #16]
 80010d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            
            FMC_Bank5_6->SDTR[FMC_Bank1_SDRAM] = tmpr4;
            FMC_Bank5_6->SDTR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr2;
  }
  
}
 80010d8:	e02c      	b.n	8001134 <FMC_SDRAMInit+0x14c>
    tmpr2 =   (uint32_t)((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_LoadToActiveDelay)-1) |
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	1e5a      	subs	r2, r3, #1
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-1) << 4) |
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	3b01      	subs	r3, #1
 80010ea:	011b      	lsls	r3, r3, #4
    tmpr2 =   (uint32_t)((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_LoadToActiveDelay)-1) |
 80010ec:	431a      	orrs	r2, r3
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_SelfRefreshTime)-1) << 8) |
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010f2:	689b      	ldr	r3, [r3, #8]
 80010f4:	3b01      	subs	r3, #1
 80010f6:	021b      	lsls	r3, r3, #8
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-1) << 4) |
 80010f8:	431a      	orrs	r2, r3
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime)-1) << 16);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010fe:	691b      	ldr	r3, [r3, #16]
 8001100:	3b01      	subs	r3, #1
 8001102:	041b      	lsls	r3, r3, #16
    tmpr2 =   (uint32_t)((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_LoadToActiveDelay)-1) |
 8001104:	4313      	orrs	r3, r2
 8001106:	613b      	str	r3, [r7, #16]
    tmpr4 =   (uint32_t)(((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RowCycleDelay)-1) << 12) |
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800110c:	68db      	ldr	r3, [r3, #12]
 800110e:	3b01      	subs	r3, #1
 8001110:	031a      	lsls	r2, r3, #12
            (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)-1) << 20);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001116:	695b      	ldr	r3, [r3, #20]
 8001118:	3b01      	subs	r3, #1
 800111a:	051b      	lsls	r3, r3, #20
    tmpr4 =   (uint32_t)(((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RowCycleDelay)-1) << 12) |
 800111c:	4313      	orrs	r3, r2
 800111e:	60bb      	str	r3, [r7, #8]
            FMC_Bank5_6->SDTR[FMC_Bank1_SDRAM] = tmpr4;
 8001120:	4a07      	ldr	r2, [pc, #28]	; (8001140 <FMC_SDRAMInit+0x158>)
 8001122:	68bb      	ldr	r3, [r7, #8]
 8001124:	6093      	str	r3, [r2, #8]
            FMC_Bank5_6->SDTR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr2;
 8001126:	4906      	ldr	r1, [pc, #24]	; (8001140 <FMC_SDRAMInit+0x158>)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	3302      	adds	r3, #2
 800112e:	693a      	ldr	r2, [r7, #16]
 8001130:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001134:	bf00      	nop
 8001136:	371c      	adds	r7, #28
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr
 8001140:	a0000140 	.word	0xa0000140

08001144 <FMC_SDRAMCmdConfig>:
  * @param  FMC_SDRAMCommandStruct: pointer to a FMC_SDRAMCommandTypeDef structure 
  *         which will be configured.
  * @retval None
  */
void FMC_SDRAMCmdConfig(FMC_SDRAMCommandTypeDef* FMC_SDRAMCommandStruct)
{
 8001144:	b480      	push	{r7}
 8001146:	b085      	sub	sp, #20
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  uint32_t tmpr = 0x0;
 800114c:	2300      	movs	r3, #0
 800114e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FMC_COMMAND_MODE(FMC_SDRAMCommandStruct->FMC_CommandMode));
  assert_param(IS_FMC_COMMAND_TARGET(FMC_SDRAMCommandStruct->FMC_CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(FMC_SDRAMCommandStruct->FMC_AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(FMC_SDRAMCommandStruct->FMC_ModeRegisterDefinition));
  
  tmpr =   (uint32_t)(FMC_SDRAMCommandStruct->FMC_CommandMode |
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681a      	ldr	r2, [r3, #0]
                      FMC_SDRAMCommandStruct->FMC_CommandTarget |
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	685b      	ldr	r3, [r3, #4]
  tmpr =   (uint32_t)(FMC_SDRAMCommandStruct->FMC_CommandMode |
 8001158:	431a      	orrs	r2, r3
                     (((FMC_SDRAMCommandStruct->FMC_AutoRefreshNumber)-1)<<5) |
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	689b      	ldr	r3, [r3, #8]
 800115e:	3b01      	subs	r3, #1
 8001160:	015b      	lsls	r3, r3, #5
                      FMC_SDRAMCommandStruct->FMC_CommandTarget |
 8001162:	431a      	orrs	r2, r3
                     ((FMC_SDRAMCommandStruct->FMC_ModeRegisterDefinition)<<9));
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	68db      	ldr	r3, [r3, #12]
 8001168:	025b      	lsls	r3, r3, #9
  tmpr =   (uint32_t)(FMC_SDRAMCommandStruct->FMC_CommandMode |
 800116a:	4313      	orrs	r3, r2
 800116c:	60fb      	str	r3, [r7, #12]
  
  FMC_Bank5_6->SDCMR = tmpr;
 800116e:	4a04      	ldr	r2, [pc, #16]	; (8001180 <FMC_SDRAMCmdConfig+0x3c>)
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	6113      	str	r3, [r2, #16]

}
 8001174:	bf00      	nop
 8001176:	3714      	adds	r7, #20
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr
 8001180:	a0000140 	.word	0xa0000140

08001184 <FMC_SetRefreshCount>:
  * @brief  defines the SDRAM Memory Refresh rate.
  * @param  FMC_Count: specifies the Refresh timer count.       
  * @retval None
  */
void FMC_SetRefreshCount(uint32_t FMC_Count)
{
 8001184:	b480      	push	{r7}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  /* check the parameters */
  assert_param(IS_FMC_REFRESH_COUNT(FMC_Count));
  
  FMC_Bank5_6->SDRTR |= (FMC_Count<<1);
 800118c:	4906      	ldr	r1, [pc, #24]	; (80011a8 <FMC_SetRefreshCount+0x24>)
 800118e:	4b06      	ldr	r3, [pc, #24]	; (80011a8 <FMC_SetRefreshCount+0x24>)
 8001190:	695a      	ldr	r2, [r3, #20]
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	005b      	lsls	r3, r3, #1
 8001196:	4313      	orrs	r3, r2
 8001198:	614b      	str	r3, [r1, #20]
   
}
 800119a:	bf00      	nop
 800119c:	370c      	adds	r7, #12
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr
 80011a6:	bf00      	nop
 80011a8:	a0000140 	.word	0xa0000140

080011ac <FMC_GetFlagStatus>:
  *            @arg FMC_FLAG_Refresh: Refresh error Flag.
  *            @arg FMC_FLAG_Busy: Busy status Flag.     
  * @retval The new state of FMC_FLAG (SET or RESET).
  */
FlagStatus FMC_GetFlagStatus(uint32_t FMC_Bank, uint32_t FMC_FLAG)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b085      	sub	sp, #20
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
 80011b4:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80011b6:	2300      	movs	r3, #0
 80011b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsr = 0x00000000;
 80011ba:	2300      	movs	r3, #0
 80011bc:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_FMC_GETFLAG_BANK(FMC_Bank));
  assert_param(IS_FMC_GET_FLAG(FMC_FLAG));
  
  if(FMC_Bank == FMC_Bank2_NAND)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2b10      	cmp	r3, #16
 80011c2:	d103      	bne.n	80011cc <FMC_GetFlagStatus+0x20>
  {
    tmpsr = FMC_Bank2->SR2;
 80011c4:	4b14      	ldr	r3, [pc, #80]	; (8001218 <FMC_GetFlagStatus+0x6c>)
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	60bb      	str	r3, [r7, #8]
 80011ca:	e012      	b.n	80011f2 <FMC_GetFlagStatus+0x46>
  }  
  else if(FMC_Bank == FMC_Bank3_NAND)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80011d2:	d103      	bne.n	80011dc <FMC_GetFlagStatus+0x30>
  {
    tmpsr = FMC_Bank3->SR3;
 80011d4:	4b11      	ldr	r3, [pc, #68]	; (800121c <FMC_GetFlagStatus+0x70>)
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	60bb      	str	r3, [r7, #8]
 80011da:	e00a      	b.n	80011f2 <FMC_GetFlagStatus+0x46>
  }
  else if(FMC_Bank == FMC_Bank4_PCCARD)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80011e2:	d103      	bne.n	80011ec <FMC_GetFlagStatus+0x40>
  {
    tmpsr = FMC_Bank4->SR4;
 80011e4:	4b0e      	ldr	r3, [pc, #56]	; (8001220 <FMC_GetFlagStatus+0x74>)
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	60bb      	str	r3, [r7, #8]
 80011ea:	e002      	b.n	80011f2 <FMC_GetFlagStatus+0x46>
  }
  else 
  {
    tmpsr = FMC_Bank5_6->SDSR;
 80011ec:	4b0d      	ldr	r3, [pc, #52]	; (8001224 <FMC_GetFlagStatus+0x78>)
 80011ee:	699b      	ldr	r3, [r3, #24]
 80011f0:	60bb      	str	r3, [r7, #8]
  }
  
  /* Get the flag status */
  if ((tmpsr & FMC_FLAG) != FMC_FLAG )
 80011f2:	68ba      	ldr	r2, [r7, #8]
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	401a      	ands	r2, r3
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	429a      	cmp	r2, r3
 80011fc:	d002      	beq.n	8001204 <FMC_GetFlagStatus+0x58>
  {
    bitstatus = RESET;
 80011fe:	2300      	movs	r3, #0
 8001200:	73fb      	strb	r3, [r7, #15]
 8001202:	e001      	b.n	8001208 <FMC_GetFlagStatus+0x5c>
  }
  else
  {
    bitstatus = SET;
 8001204:	2301      	movs	r3, #1
 8001206:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the flag status */
  return bitstatus;
 8001208:	7bfb      	ldrb	r3, [r7, #15]
}
 800120a:	4618      	mov	r0, r3
 800120c:	3714      	adds	r7, #20
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	a0000060 	.word	0xa0000060
 800121c:	a0000080 	.word	0xa0000080
 8001220:	a00000a0 	.word	0xa00000a0
 8001224:	a0000140 	.word	0xa0000140

08001228 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8001228:	b480      	push	{r7}
 800122a:	b087      	sub	sp, #28
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
 8001230:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8001232:	2300      	movs	r3, #0
 8001234:	617b      	str	r3, [r7, #20]
 8001236:	2300      	movs	r3, #0
 8001238:	613b      	str	r3, [r7, #16]
 800123a:	2300      	movs	r3, #0
 800123c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800123e:	2300      	movs	r3, #0
 8001240:	617b      	str	r3, [r7, #20]
 8001242:	e076      	b.n	8001332 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8001244:	2201      	movs	r2, #1
 8001246:	697b      	ldr	r3, [r7, #20]
 8001248:	fa02 f303 	lsl.w	r3, r2, r3
 800124c:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	681a      	ldr	r2, [r3, #0]
 8001252:	693b      	ldr	r3, [r7, #16]
 8001254:	4013      	ands	r3, r2
 8001256:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8001258:	68fa      	ldr	r2, [r7, #12]
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	429a      	cmp	r2, r3
 800125e:	d165      	bne.n	800132c <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681a      	ldr	r2, [r3, #0]
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	005b      	lsls	r3, r3, #1
 8001268:	2103      	movs	r1, #3
 800126a:	fa01 f303 	lsl.w	r3, r1, r3
 800126e:	43db      	mvns	r3, r3
 8001270:	401a      	ands	r2, r3
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	791b      	ldrb	r3, [r3, #4]
 800127e:	4619      	mov	r1, r3
 8001280:	697b      	ldr	r3, [r7, #20]
 8001282:	005b      	lsls	r3, r3, #1
 8001284:	fa01 f303 	lsl.w	r3, r1, r3
 8001288:	431a      	orrs	r2, r3
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	791b      	ldrb	r3, [r3, #4]
 8001292:	2b01      	cmp	r3, #1
 8001294:	d003      	beq.n	800129e <GPIO_Init+0x76>
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	791b      	ldrb	r3, [r3, #4]
 800129a:	2b02      	cmp	r3, #2
 800129c:	d12e      	bne.n	80012fc <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	689a      	ldr	r2, [r3, #8]
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	005b      	lsls	r3, r3, #1
 80012a6:	2103      	movs	r1, #3
 80012a8:	fa01 f303 	lsl.w	r3, r1, r3
 80012ac:	43db      	mvns	r3, r3
 80012ae:	401a      	ands	r2, r3
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	689a      	ldr	r2, [r3, #8]
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	795b      	ldrb	r3, [r3, #5]
 80012bc:	4619      	mov	r1, r3
 80012be:	697b      	ldr	r3, [r7, #20]
 80012c0:	005b      	lsls	r3, r3, #1
 80012c2:	fa01 f303 	lsl.w	r3, r1, r3
 80012c6:	431a      	orrs	r2, r3
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	685a      	ldr	r2, [r3, #4]
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	b29b      	uxth	r3, r3
 80012d4:	4619      	mov	r1, r3
 80012d6:	2301      	movs	r3, #1
 80012d8:	408b      	lsls	r3, r1
 80012da:	43db      	mvns	r3, r3
 80012dc:	401a      	ands	r2, r3
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	683a      	ldr	r2, [r7, #0]
 80012e8:	7992      	ldrb	r2, [r2, #6]
 80012ea:	4611      	mov	r1, r2
 80012ec:	697a      	ldr	r2, [r7, #20]
 80012ee:	b292      	uxth	r2, r2
 80012f0:	fa01 f202 	lsl.w	r2, r1, r2
 80012f4:	b292      	uxth	r2, r2
 80012f6:	431a      	orrs	r2, r3
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	68da      	ldr	r2, [r3, #12]
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	b29b      	uxth	r3, r3
 8001304:	005b      	lsls	r3, r3, #1
 8001306:	2103      	movs	r1, #3
 8001308:	fa01 f303 	lsl.w	r3, r1, r3
 800130c:	43db      	mvns	r3, r3
 800130e:	401a      	ands	r2, r3
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	68da      	ldr	r2, [r3, #12]
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	79db      	ldrb	r3, [r3, #7]
 800131c:	4619      	mov	r1, r3
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	005b      	lsls	r3, r3, #1
 8001322:	fa01 f303 	lsl.w	r3, r1, r3
 8001326:	431a      	orrs	r2, r3
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	3301      	adds	r3, #1
 8001330:	617b      	str	r3, [r7, #20]
 8001332:	697b      	ldr	r3, [r7, #20]
 8001334:	2b0f      	cmp	r3, #15
 8001336:	d985      	bls.n	8001244 <GPIO_Init+0x1c>
    }
  }
}
 8001338:	bf00      	nop
 800133a:	371c      	adds	r7, #28
 800133c:	46bd      	mov	sp, r7
 800133e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001342:	4770      	bx	lr

08001344 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001344:	b480      	push	{r7}
 8001346:	b085      	sub	sp, #20
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
 800134c:	460b      	mov	r3, r1
 800134e:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8001350:	2300      	movs	r3, #0
 8001352:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	691a      	ldr	r2, [r3, #16]
 8001358:	887b      	ldrh	r3, [r7, #2]
 800135a:	4013      	ands	r3, r2
 800135c:	2b00      	cmp	r3, #0
 800135e:	d002      	beq.n	8001366 <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8001360:	2301      	movs	r3, #1
 8001362:	73fb      	strb	r3, [r7, #15]
 8001364:	e001      	b.n	800136a <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8001366:	2300      	movs	r3, #0
 8001368:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800136a:	7bfb      	ldrb	r3, [r7, #15]
}
 800136c:	4618      	mov	r0, r3
 800136e:	3714      	adds	r7, #20
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr

08001378 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001378:	b480      	push	{r7}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
 8001380:	460b      	mov	r3, r1
 8001382:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	887a      	ldrh	r2, [r7, #2]
 8001388:	831a      	strh	r2, [r3, #24]
}
 800138a:	bf00      	nop
 800138c:	370c      	adds	r7, #12
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr

08001396 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001396:	b480      	push	{r7}
 8001398:	b083      	sub	sp, #12
 800139a:	af00      	add	r7, sp, #0
 800139c:	6078      	str	r0, [r7, #4]
 800139e:	460b      	mov	r3, r1
 80013a0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	887a      	ldrh	r2, [r7, #2]
 80013a6:	835a      	strh	r2, [r3, #26]
}
 80013a8:	bf00      	nop
 80013aa:	370c      	adds	r7, #12
 80013ac:	46bd      	mov	sp, r7
 80013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b2:	4770      	bx	lr

080013b4 <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
 80013bc:	460b      	mov	r3, r1
 80013be:	807b      	strh	r3, [r7, #2]
 80013c0:	4613      	mov	r3, r2
 80013c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 80013c4:	787b      	ldrb	r3, [r7, #1]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d003      	beq.n	80013d2 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRRL = GPIO_Pin;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	887a      	ldrh	r2, [r7, #2]
 80013ce:	831a      	strh	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
  }
}
 80013d0:	e002      	b.n	80013d8 <GPIO_WriteBit+0x24>
    GPIOx->BSRRH = GPIO_Pin ;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	887a      	ldrh	r2, [r7, #2]
 80013d6:	835a      	strh	r2, [r3, #26]
}
 80013d8:	bf00      	nop
 80013da:	370c      	adds	r7, #12
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr

080013e4 <GPIO_ToggleBits>:
  *                      x can be (A, B, C, D and H) to select the GPIO peripheral for STM32F401xx devices. 
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
 80013ec:	460b      	mov	r3, r1
 80013ee:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	695a      	ldr	r2, [r3, #20]
 80013f4:	887b      	ldrh	r3, [r7, #2]
 80013f6:	405a      	eors	r2, r3
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	615a      	str	r2, [r3, #20]
}
 80013fc:	bf00      	nop
 80013fe:	370c      	adds	r7, #12
 8001400:	46bd      	mov	sp, r7
 8001402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001406:	4770      	bx	lr

08001408 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_LTDC: Connect LTDC pins to AF14 for STM32F429xx/439xx devices. 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8001408:	b480      	push	{r7}
 800140a:	b085      	sub	sp, #20
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
 8001410:	460b      	mov	r3, r1
 8001412:	807b      	strh	r3, [r7, #2]
 8001414:	4613      	mov	r3, r2
 8001416:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8001418:	2300      	movs	r3, #0
 800141a:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 800141c:	2300      	movs	r3, #0
 800141e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001420:	787a      	ldrb	r2, [r7, #1]
 8001422:	887b      	ldrh	r3, [r7, #2]
 8001424:	f003 0307 	and.w	r3, r3, #7
 8001428:	009b      	lsls	r3, r3, #2
 800142a:	fa02 f303 	lsl.w	r3, r2, r3
 800142e:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001430:	887b      	ldrh	r3, [r7, #2]
 8001432:	08db      	lsrs	r3, r3, #3
 8001434:	b29b      	uxth	r3, r3
 8001436:	4618      	mov	r0, r3
 8001438:	887b      	ldrh	r3, [r7, #2]
 800143a:	08db      	lsrs	r3, r3, #3
 800143c:	b29b      	uxth	r3, r3
 800143e:	461a      	mov	r2, r3
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	3208      	adds	r2, #8
 8001444:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001448:	887b      	ldrh	r3, [r7, #2]
 800144a:	f003 0307 	and.w	r3, r3, #7
 800144e:	009b      	lsls	r3, r3, #2
 8001450:	210f      	movs	r1, #15
 8001452:	fa01 f303 	lsl.w	r3, r1, r3
 8001456:	43db      	mvns	r3, r3
 8001458:	ea02 0103 	and.w	r1, r2, r3
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	f100 0208 	add.w	r2, r0, #8
 8001462:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8001466:	887b      	ldrh	r3, [r7, #2]
 8001468:	08db      	lsrs	r3, r3, #3
 800146a:	b29b      	uxth	r3, r3
 800146c:	461a      	mov	r2, r3
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	3208      	adds	r2, #8
 8001472:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	4313      	orrs	r3, r2
 800147a:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 800147c:	887b      	ldrh	r3, [r7, #2]
 800147e:	08db      	lsrs	r3, r3, #3
 8001480:	b29b      	uxth	r3, r3
 8001482:	461a      	mov	r2, r3
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	3208      	adds	r2, #8
 8001488:	68b9      	ldr	r1, [r7, #8]
 800148a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800148e:	bf00      	nop
 8001490:	3714      	adds	r7, #20
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
	...

0800149c <LTDC_Init>:
  *         the configuration information for the specified LTDC peripheral.
  * @retval None
  */

void LTDC_Init(LTDC_InitTypeDef* LTDC_InitStruct)
{
 800149c:	b480      	push	{r7}
 800149e:	b089      	sub	sp, #36	; 0x24
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  uint32_t horizontalsync = 0;
 80014a4:	2300      	movs	r3, #0
 80014a6:	61fb      	str	r3, [r7, #28]
  uint32_t accumulatedHBP = 0;
 80014a8:	2300      	movs	r3, #0
 80014aa:	61bb      	str	r3, [r7, #24]
  uint32_t accumulatedactiveW = 0;
 80014ac:	2300      	movs	r3, #0
 80014ae:	617b      	str	r3, [r7, #20]
  uint32_t totalwidth = 0;
 80014b0:	2300      	movs	r3, #0
 80014b2:	613b      	str	r3, [r7, #16]
  uint32_t backgreen = 0;
 80014b4:	2300      	movs	r3, #0
 80014b6:	60fb      	str	r3, [r7, #12]
  uint32_t backred = 0;
 80014b8:	2300      	movs	r3, #0
 80014ba:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LTDC_BackBlueValue(LTDC_InitStruct->LTDC_BackgroundBlueValue));
  assert_param(IS_LTDC_BackGreenValue(LTDC_InitStruct->LTDC_BackgroundGreenValue));
  assert_param(IS_LTDC_BackRedValue(LTDC_InitStruct->LTDC_BackgroundRedValue));

  /* Sets Synchronization size */
  LTDC->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80014bc:	4940      	ldr	r1, [pc, #256]	; (80015c0 <LTDC_Init+0x124>)
 80014be:	4b40      	ldr	r3, [pc, #256]	; (80015c0 <LTDC_Init+0x124>)
 80014c0:	689a      	ldr	r2, [r3, #8]
 80014c2:	4b40      	ldr	r3, [pc, #256]	; (80015c4 <LTDC_Init+0x128>)
 80014c4:	4013      	ands	r3, r2
 80014c6:	608b      	str	r3, [r1, #8]
  horizontalsync = (LTDC_InitStruct->LTDC_HorizontalSync << 16);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	691b      	ldr	r3, [r3, #16]
 80014cc:	041b      	lsls	r3, r3, #16
 80014ce:	61fb      	str	r3, [r7, #28]
  LTDC->SSCR |= (horizontalsync | LTDC_InitStruct->LTDC_VerticalSync);
 80014d0:	483b      	ldr	r0, [pc, #236]	; (80015c0 <LTDC_Init+0x124>)
 80014d2:	4b3b      	ldr	r3, [pc, #236]	; (80015c0 <LTDC_Init+0x124>)
 80014d4:	689a      	ldr	r2, [r3, #8]
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6959      	ldr	r1, [r3, #20]
 80014da:	69fb      	ldr	r3, [r7, #28]
 80014dc:	430b      	orrs	r3, r1
 80014de:	4313      	orrs	r3, r2
 80014e0:	6083      	str	r3, [r0, #8]

  /* Sets Accumulated Back porch */
  LTDC->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80014e2:	4937      	ldr	r1, [pc, #220]	; (80015c0 <LTDC_Init+0x124>)
 80014e4:	4b36      	ldr	r3, [pc, #216]	; (80015c0 <LTDC_Init+0x124>)
 80014e6:	68da      	ldr	r2, [r3, #12]
 80014e8:	4b36      	ldr	r3, [pc, #216]	; (80015c4 <LTDC_Init+0x128>)
 80014ea:	4013      	ands	r3, r2
 80014ec:	60cb      	str	r3, [r1, #12]
  accumulatedHBP = (LTDC_InitStruct->LTDC_AccumulatedHBP << 16);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	699b      	ldr	r3, [r3, #24]
 80014f2:	041b      	lsls	r3, r3, #16
 80014f4:	61bb      	str	r3, [r7, #24]
  LTDC->BPCR |= (accumulatedHBP | LTDC_InitStruct->LTDC_AccumulatedVBP);
 80014f6:	4832      	ldr	r0, [pc, #200]	; (80015c0 <LTDC_Init+0x124>)
 80014f8:	4b31      	ldr	r3, [pc, #196]	; (80015c0 <LTDC_Init+0x124>)
 80014fa:	68da      	ldr	r2, [r3, #12]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	69d9      	ldr	r1, [r3, #28]
 8001500:	69bb      	ldr	r3, [r7, #24]
 8001502:	430b      	orrs	r3, r1
 8001504:	4313      	orrs	r3, r2
 8001506:	60c3      	str	r3, [r0, #12]

  /* Sets Accumulated Active Width */
  LTDC->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8001508:	492d      	ldr	r1, [pc, #180]	; (80015c0 <LTDC_Init+0x124>)
 800150a:	4b2d      	ldr	r3, [pc, #180]	; (80015c0 <LTDC_Init+0x124>)
 800150c:	691a      	ldr	r2, [r3, #16]
 800150e:	4b2d      	ldr	r3, [pc, #180]	; (80015c4 <LTDC_Init+0x128>)
 8001510:	4013      	ands	r3, r2
 8001512:	610b      	str	r3, [r1, #16]
  accumulatedactiveW = (LTDC_InitStruct->LTDC_AccumulatedActiveW << 16);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6a1b      	ldr	r3, [r3, #32]
 8001518:	041b      	lsls	r3, r3, #16
 800151a:	617b      	str	r3, [r7, #20]
  LTDC->AWCR |= (accumulatedactiveW | LTDC_InitStruct->LTDC_AccumulatedActiveH);
 800151c:	4828      	ldr	r0, [pc, #160]	; (80015c0 <LTDC_Init+0x124>)
 800151e:	4b28      	ldr	r3, [pc, #160]	; (80015c0 <LTDC_Init+0x124>)
 8001520:	691a      	ldr	r2, [r3, #16]
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	430b      	orrs	r3, r1
 800152a:	4313      	orrs	r3, r2
 800152c:	6103      	str	r3, [r0, #16]

  /* Sets Total Width */
  LTDC->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800152e:	4924      	ldr	r1, [pc, #144]	; (80015c0 <LTDC_Init+0x124>)
 8001530:	4b23      	ldr	r3, [pc, #140]	; (80015c0 <LTDC_Init+0x124>)
 8001532:	695a      	ldr	r2, [r3, #20]
 8001534:	4b23      	ldr	r3, [pc, #140]	; (80015c4 <LTDC_Init+0x128>)
 8001536:	4013      	ands	r3, r2
 8001538:	614b      	str	r3, [r1, #20]
  totalwidth = (LTDC_InitStruct->LTDC_TotalWidth << 16);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800153e:	041b      	lsls	r3, r3, #16
 8001540:	613b      	str	r3, [r7, #16]
  LTDC->TWCR |= (totalwidth | LTDC_InitStruct->LTDC_TotalHeigh);
 8001542:	481f      	ldr	r0, [pc, #124]	; (80015c0 <LTDC_Init+0x124>)
 8001544:	4b1e      	ldr	r3, [pc, #120]	; (80015c0 <LTDC_Init+0x124>)
 8001546:	695a      	ldr	r2, [r3, #20]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800154c:	693b      	ldr	r3, [r7, #16]
 800154e:	430b      	orrs	r3, r1
 8001550:	4313      	orrs	r3, r2
 8001552:	6143      	str	r3, [r0, #20]

  LTDC->GCR &= (uint32_t)GCR_MASK;
 8001554:	491a      	ldr	r1, [pc, #104]	; (80015c0 <LTDC_Init+0x124>)
 8001556:	4b1a      	ldr	r3, [pc, #104]	; (80015c0 <LTDC_Init+0x124>)
 8001558:	699a      	ldr	r2, [r3, #24]
 800155a:	4b1b      	ldr	r3, [pc, #108]	; (80015c8 <LTDC_Init+0x12c>)
 800155c:	4013      	ands	r3, r2
 800155e:	618b      	str	r3, [r1, #24]
  LTDC->GCR |=  (uint32_t)(LTDC_InitStruct->LTDC_HSPolarity | LTDC_InitStruct->LTDC_VSPolarity | \
 8001560:	4817      	ldr	r0, [pc, #92]	; (80015c0 <LTDC_Init+0x124>)
 8001562:	4b17      	ldr	r3, [pc, #92]	; (80015c0 <LTDC_Init+0x124>)
 8001564:	699a      	ldr	r2, [r3, #24]
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6819      	ldr	r1, [r3, #0]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	4319      	orrs	r1, r3
                           LTDC_InitStruct->LTDC_DEPolarity | LTDC_InitStruct->LTDC_PCPolarity);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	689b      	ldr	r3, [r3, #8]
  LTDC->GCR |=  (uint32_t)(LTDC_InitStruct->LTDC_HSPolarity | LTDC_InitStruct->LTDC_VSPolarity | \
 8001574:	4319      	orrs	r1, r3
                           LTDC_InitStruct->LTDC_DEPolarity | LTDC_InitStruct->LTDC_PCPolarity);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	68db      	ldr	r3, [r3, #12]
 800157a:	430b      	orrs	r3, r1
  LTDC->GCR |=  (uint32_t)(LTDC_InitStruct->LTDC_HSPolarity | LTDC_InitStruct->LTDC_VSPolarity | \
 800157c:	4313      	orrs	r3, r2
 800157e:	6183      	str	r3, [r0, #24]

  /* sets the background color value */
  backgreen = (LTDC_InitStruct->LTDC_BackgroundGreenValue << 8);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001584:	021b      	lsls	r3, r3, #8
 8001586:	60fb      	str	r3, [r7, #12]
  backred = (LTDC_InitStruct->LTDC_BackgroundRedValue << 16);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800158c:	041b      	lsls	r3, r3, #16
 800158e:	60bb      	str	r3, [r7, #8]

  LTDC->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8001590:	4a0b      	ldr	r2, [pc, #44]	; (80015c0 <LTDC_Init+0x124>)
 8001592:	4b0b      	ldr	r3, [pc, #44]	; (80015c0 <LTDC_Init+0x124>)
 8001594:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001596:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800159a:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC->BCCR |= (backred | backgreen | LTDC_InitStruct->LTDC_BackgroundBlueValue);
 800159c:	4808      	ldr	r0, [pc, #32]	; (80015c0 <LTDC_Init+0x124>)
 800159e:	4b08      	ldr	r3, [pc, #32]	; (80015c0 <LTDC_Init+0x124>)
 80015a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015a2:	68b9      	ldr	r1, [r7, #8]
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	4319      	orrs	r1, r3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015ac:	430b      	orrs	r3, r1
 80015ae:	4313      	orrs	r3, r2
 80015b0:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 80015b2:	bf00      	nop
 80015b4:	3724      	adds	r7, #36	; 0x24
 80015b6:	46bd      	mov	sp, r7
 80015b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015bc:	4770      	bx	lr
 80015be:	bf00      	nop
 80015c0:	40016800 	.word	0x40016800
 80015c4:	f000f800 	.word	0xf000f800
 80015c8:	0ffe888f 	.word	0x0ffe888f

080015cc <LTDC_Cmd>:
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */

void LTDC_Cmd(FunctionalState NewState)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b083      	sub	sp, #12
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	4603      	mov	r3, r0
 80015d4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80015d6:	79fb      	ldrb	r3, [r7, #7]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d006      	beq.n	80015ea <LTDC_Cmd+0x1e>
  {
    /* Enable LTDC by setting LTDCEN bit */
    LTDC->GCR |= (uint32_t)LTDC_GCR_LTDCEN;
 80015dc:	4a09      	ldr	r2, [pc, #36]	; (8001604 <LTDC_Cmd+0x38>)
 80015de:	4b09      	ldr	r3, [pc, #36]	; (8001604 <LTDC_Cmd+0x38>)
 80015e0:	699b      	ldr	r3, [r3, #24]
 80015e2:	f043 0301 	orr.w	r3, r3, #1
 80015e6:	6193      	str	r3, [r2, #24]
  else
  {
    /* Disable LTDC by clearing LTDCEN bit */
    LTDC->GCR &= ~(uint32_t)LTDC_GCR_LTDCEN;
  }
}
 80015e8:	e005      	b.n	80015f6 <LTDC_Cmd+0x2a>
    LTDC->GCR &= ~(uint32_t)LTDC_GCR_LTDCEN;
 80015ea:	4a06      	ldr	r2, [pc, #24]	; (8001604 <LTDC_Cmd+0x38>)
 80015ec:	4b05      	ldr	r3, [pc, #20]	; (8001604 <LTDC_Cmd+0x38>)
 80015ee:	699b      	ldr	r3, [r3, #24]
 80015f0:	f023 0301 	bic.w	r3, r3, #1
 80015f4:	6193      	str	r3, [r2, #24]
}
 80015f6:	bf00      	nop
 80015f8:	370c      	adds	r7, #12
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	40016800 	.word	0x40016800

08001608 <LTDC_DitherCmd>:
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */

void LTDC_DitherCmd(FunctionalState NewState)
{
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	4603      	mov	r3, r0
 8001610:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001612:	79fb      	ldrb	r3, [r7, #7]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d006      	beq.n	8001626 <LTDC_DitherCmd+0x1e>
  {
    /* Enable Dither by setting DTEN bit */
    LTDC->GCR |= (uint32_t)LTDC_GCR_DTEN;
 8001618:	4a09      	ldr	r2, [pc, #36]	; (8001640 <LTDC_DitherCmd+0x38>)
 800161a:	4b09      	ldr	r3, [pc, #36]	; (8001640 <LTDC_DitherCmd+0x38>)
 800161c:	699b      	ldr	r3, [r3, #24]
 800161e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001622:	6193      	str	r3, [r2, #24]
  else
  {
    /* Disable Dither by clearing DTEN bit */
    LTDC->GCR &= ~(uint32_t)LTDC_GCR_DTEN;
  }
}
 8001624:	e005      	b.n	8001632 <LTDC_DitherCmd+0x2a>
    LTDC->GCR &= ~(uint32_t)LTDC_GCR_DTEN;
 8001626:	4a06      	ldr	r2, [pc, #24]	; (8001640 <LTDC_DitherCmd+0x38>)
 8001628:	4b05      	ldr	r3, [pc, #20]	; (8001640 <LTDC_DitherCmd+0x38>)
 800162a:	699b      	ldr	r3, [r3, #24]
 800162c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001630:	6193      	str	r3, [r2, #24]
}
 8001632:	bf00      	nop
 8001634:	370c      	adds	r7, #12
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	40016800 	.word	0x40016800

08001644 <LTDC_ReloadConfig>:
  *     @arg LTDC_VBReload: Immediate reload.  
  * @retval None
  */

void LTDC_ReloadConfig(uint32_t LTDC_Reload)
{
 8001644:	b480      	push	{r7}
 8001646:	b083      	sub	sp, #12
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LTDC_RELOAD(LTDC_Reload));

  /* Sets the Reload type */
  LTDC->SRCR = (uint32_t)LTDC_Reload;
 800164c:	4a04      	ldr	r2, [pc, #16]	; (8001660 <LTDC_ReloadConfig+0x1c>)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6253      	str	r3, [r2, #36]	; 0x24
}
 8001652:	bf00      	nop
 8001654:	370c      	adds	r7, #12
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr
 800165e:	bf00      	nop
 8001660:	40016800 	.word	0x40016800

08001664 <LTDC_LayerInit>:
  *         the configuration information for the specified LTDC peripheral.
  * @retval None
  */

void LTDC_LayerInit(LTDC_Layer_TypeDef* LTDC_Layerx, LTDC_Layer_InitTypeDef* LTDC_Layer_InitStruct)
{
 8001664:	b480      	push	{r7}
 8001666:	b089      	sub	sp, #36	; 0x24
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
 800166c:	6039      	str	r1, [r7, #0]

  uint32_t whsppos = 0;
 800166e:	2300      	movs	r3, #0
 8001670:	61fb      	str	r3, [r7, #28]
  uint32_t wvsppos = 0;
 8001672:	2300      	movs	r3, #0
 8001674:	61bb      	str	r3, [r7, #24]
  uint32_t dcgreen = 0;
 8001676:	2300      	movs	r3, #0
 8001678:	617b      	str	r3, [r7, #20]
  uint32_t dcred = 0;
 800167a:	2300      	movs	r3, #0
 800167c:	613b      	str	r3, [r7, #16]
  uint32_t dcalpha = 0;
 800167e:	2300      	movs	r3, #0
 8001680:	60fb      	str	r3, [r7, #12]
  uint32_t cfbp = 0;
 8001682:	2300      	movs	r3, #0
 8001684:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LTDC_CFBP(LTDC_Layer_InitStruct->LTDC_CFBPitch));
  assert_param(IS_LTDC_CFBLL(LTDC_Layer_InitStruct->LTDC_CFBLineLength));
  assert_param(IS_LTDC_CFBLNBR(LTDC_Layer_InitStruct->LTDC_CFBLineNumber));

  /* Configures the horizontal start and stop position */
  whsppos = LTDC_Layer_InitStruct->LTDC_HorizontalStop << 16;
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	041b      	lsls	r3, r3, #16
 800168c:	61fb      	str	r3, [r7, #28]
  LTDC_Layerx->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	f403 4270 	and.w	r2, r3, #61440	; 0xf000
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	605a      	str	r2, [r3, #4]
  LTDC_Layerx->WHPCR = (LTDC_Layer_InitStruct->LTDC_HorizontalStart | whsppos);
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	681a      	ldr	r2, [r3, #0]
 800169e:	69fb      	ldr	r3, [r7, #28]
 80016a0:	431a      	orrs	r2, r3
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	605a      	str	r2, [r3, #4]

  /* Configures the vertical start and stop position */
  wvsppos = LTDC_Layer_InitStruct->LTDC_VerticalStop << 16;
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	68db      	ldr	r3, [r3, #12]
 80016aa:	041b      	lsls	r3, r3, #16
 80016ac:	61bb      	str	r3, [r7, #24]
  LTDC_Layerx->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	689b      	ldr	r3, [r3, #8]
 80016b2:	f403 4270 	and.w	r2, r3, #61440	; 0xf000
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	609a      	str	r2, [r3, #8]
  LTDC_Layerx->WVPCR  = (LTDC_Layer_InitStruct->LTDC_VerticalStart | wvsppos);
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	689a      	ldr	r2, [r3, #8]
 80016be:	69bb      	ldr	r3, [r7, #24]
 80016c0:	431a      	orrs	r2, r3
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	609a      	str	r2, [r3, #8]

  /* Specifies the pixel format */
  LTDC_Layerx->PFCR &= ~(LTDC_LxPFCR_PF);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	691b      	ldr	r3, [r3, #16]
 80016ca:	f023 0207 	bic.w	r2, r3, #7
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	611a      	str	r2, [r3, #16]
  LTDC_Layerx->PFCR = (LTDC_Layer_InitStruct->LTDC_PixelFormat);
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	691a      	ldr	r2, [r3, #16]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	611a      	str	r2, [r3, #16]

  /* Configures the default color values */
  dcgreen = (LTDC_Layer_InitStruct->LTDC_DefaultColorGreen << 8);
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	69db      	ldr	r3, [r3, #28]
 80016de:	021b      	lsls	r3, r3, #8
 80016e0:	617b      	str	r3, [r7, #20]
  dcred = (LTDC_Layer_InitStruct->LTDC_DefaultColorRed << 16);
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	6a1b      	ldr	r3, [r3, #32]
 80016e6:	041b      	lsls	r3, r3, #16
 80016e8:	613b      	str	r3, [r7, #16]
  dcalpha = (LTDC_Layer_InitStruct->LTDC_DefaultColorAlpha << 24);
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016ee:	061b      	lsls	r3, r3, #24
 80016f0:	60fb      	str	r3, [r7, #12]
  LTDC_Layerx->DCCR &=  ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	699b      	ldr	r3, [r3, #24]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	2200      	movs	r2, #0
 80016fa:	619a      	str	r2, [r3, #24]
  LTDC_Layerx->DCCR = (LTDC_Layer_InitStruct->LTDC_DefaultColorBlue | dcgreen | \
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	699a      	ldr	r2, [r3, #24]
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	431a      	orrs	r2, r3
 8001704:	693b      	ldr	r3, [r7, #16]
 8001706:	431a      	orrs	r2, r3
                        dcred | dcalpha);
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	431a      	orrs	r2, r3
  LTDC_Layerx->DCCR = (LTDC_Layer_InitStruct->LTDC_DefaultColorBlue | dcgreen | \
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	619a      	str	r2, [r3, #24]

  /* Specifies the constant alpha value */      
  LTDC_Layerx->CACR &= ~(LTDC_LxCACR_CONSTA);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	695b      	ldr	r3, [r3, #20]
 8001714:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	615a      	str	r2, [r3, #20]
  LTDC_Layerx->CACR = (LTDC_Layer_InitStruct->LTDC_ConstantAlpha);
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	695a      	ldr	r2, [r3, #20]
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	615a      	str	r2, [r3, #20]

  /* Specifies the blending factors */
  LTDC_Layerx->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	69db      	ldr	r3, [r3, #28]
 8001728:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800172c:	f023 0307 	bic.w	r3, r3, #7
 8001730:	687a      	ldr	r2, [r7, #4]
 8001732:	61d3      	str	r3, [r2, #28]
  LTDC_Layerx->BFCR = (LTDC_Layer_InitStruct->LTDC_BlendingFactor_1 | LTDC_Layer_InitStruct->LTDC_BlendingFactor_2);
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800173c:	431a      	orrs	r2, r3
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	61da      	str	r2, [r3, #28]

  /* Configures the color frame buffer start address */
  LTDC_Layerx->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	2200      	movs	r2, #0
 800174a:	629a      	str	r2, [r3, #40]	; 0x28
  LTDC_Layerx->CFBAR = (LTDC_Layer_InitStruct->LTDC_CFBStartAdress);
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	629a      	str	r2, [r3, #40]	; 0x28

  /* Configures the color frame buffer pitch in byte */
  cfbp = (LTDC_Layer_InitStruct->LTDC_CFBPitch << 16);
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001758:	041b      	lsls	r3, r3, #16
 800175a:	60bb      	str	r3, [r7, #8]
  LTDC_Layerx->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001760:	f003 22e0 	and.w	r2, r3, #3758153728	; 0xe000e000
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	62da      	str	r2, [r3, #44]	; 0x2c
  LTDC_Layerx->CFBLR  = (LTDC_Layer_InitStruct->LTDC_CFBLineLength | cfbp);
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800176c:	68bb      	ldr	r3, [r7, #8]
 800176e:	431a      	orrs	r2, r3
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Configures the frame buffer line number */
  LTDC_Layerx->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001778:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800177c:	f023 0307 	bic.w	r3, r3, #7
 8001780:	687a      	ldr	r2, [r7, #4]
 8001782:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_Layerx->CFBLNR  = (LTDC_Layer_InitStruct->LTDC_CFBLineNumber);
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	631a      	str	r2, [r3, #48]	; 0x30

}
 800178c:	bf00      	nop
 800178e:	3724      	adds	r7, #36	; 0x24
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr

08001798 <LTDC_LayerCmd>:
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */

void LTDC_LayerCmd(LTDC_Layer_TypeDef* LTDC_Layerx, FunctionalState NewState)
{
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	460b      	mov	r3, r1
 80017a2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80017a4:	78fb      	ldrb	r3, [r7, #3]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d006      	beq.n	80017b8 <LTDC_LayerCmd+0x20>
  {
    /* Enable LTDC_Layer by setting LEN bit */
    LTDC_Layerx->CR |= (uint32_t)LTDC_LxCR_LEN;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f043 0201 	orr.w	r2, r3, #1
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable LTDC_Layer by clearing LEN bit */
    LTDC_Layerx->CR &= ~(uint32_t)LTDC_LxCR_LEN;
  }
}
 80017b6:	e005      	b.n	80017c4 <LTDC_LayerCmd+0x2c>
    LTDC_Layerx->CR &= ~(uint32_t)LTDC_LxCR_LEN;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f023 0201 	bic.w	r2, r3, #1
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	601a      	str	r2, [r3, #0]
}
 80017c4:	bf00      	nop
 80017c6:	370c      	adds	r7, #12
 80017c8:	46bd      	mov	sp, r7
 80017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ce:	4770      	bx	lr

080017d0 <LTDC_LayerPixelFormat>:
  * @retval Reload of the shadow registers values must be applied after layer 
  *         pixel format reconfiguration.
  */

void LTDC_LayerPixelFormat(LTDC_Layer_TypeDef* LTDC_Layerx, uint32_t PixelFormat)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b085      	sub	sp, #20
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
 80017d8:	6039      	str	r1, [r7, #0]

  uint8_t temp;
  uint32_t tempreg;
  
  tempreg = LTDC_Layerx->PFCR;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	691b      	ldr	r3, [r3, #16]
 80017de:	60bb      	str	r3, [r7, #8]
  
  if (tempreg == LTDC_Pixelformat_ARGB8888)
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d102      	bne.n	80017ec <LTDC_LayerPixelFormat+0x1c>
  {
    temp = 4;
 80017e6:	2304      	movs	r3, #4
 80017e8:	73fb      	strb	r3, [r7, #15]
 80017ea:	e016      	b.n	800181a <LTDC_LayerPixelFormat+0x4a>
  }
  else if (tempreg == LTDC_Pixelformat_RGB888)
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	2b01      	cmp	r3, #1
 80017f0:	d102      	bne.n	80017f8 <LTDC_LayerPixelFormat+0x28>
  {
    temp = 3;
 80017f2:	2303      	movs	r3, #3
 80017f4:	73fb      	strb	r3, [r7, #15]
 80017f6:	e010      	b.n	800181a <LTDC_LayerPixelFormat+0x4a>
  }
  else if ((tempreg == LTDC_Pixelformat_ARGB4444) || \
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	2b04      	cmp	r3, #4
 80017fc:	d008      	beq.n	8001810 <LTDC_LayerPixelFormat+0x40>
 80017fe:	68bb      	ldr	r3, [r7, #8]
 8001800:	2b02      	cmp	r3, #2
 8001802:	d005      	beq.n	8001810 <LTDC_LayerPixelFormat+0x40>
          (tempreg == LTDC_Pixelformat_RGB565)    || \
 8001804:	68bb      	ldr	r3, [r7, #8]
 8001806:	2b03      	cmp	r3, #3
 8001808:	d002      	beq.n	8001810 <LTDC_LayerPixelFormat+0x40>
          (tempreg == LTDC_Pixelformat_ARGB1555)  || \
 800180a:	68bb      	ldr	r3, [r7, #8]
 800180c:	2b07      	cmp	r3, #7
 800180e:	d102      	bne.n	8001816 <LTDC_LayerPixelFormat+0x46>
          (tempreg == LTDC_Pixelformat_AL88))  
  {
    temp = 2;  
 8001810:	2302      	movs	r3, #2
 8001812:	73fb      	strb	r3, [r7, #15]
 8001814:	e001      	b.n	800181a <LTDC_LayerPixelFormat+0x4a>
  }
  else
  {
    temp = 1;
 8001816:	2301      	movs	r3, #1
 8001818:	73fb      	strb	r3, [r7, #15]
  }
  
  tempreg = (LTDC_Layerx->CFBLR >> 16);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800181e:	0c1b      	lsrs	r3, r3, #16
 8001820:	60bb      	str	r3, [r7, #8]
  tempreg = (tempreg / temp); 
 8001822:	7bfb      	ldrb	r3, [r7, #15]
 8001824:	68ba      	ldr	r2, [r7, #8]
 8001826:	fbb2 f3f3 	udiv	r3, r2, r3
 800182a:	60bb      	str	r3, [r7, #8]
  
  if (PixelFormat == LTDC_Pixelformat_ARGB8888)
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d102      	bne.n	8001838 <LTDC_LayerPixelFormat+0x68>
  {
    temp = 4;
 8001832:	2304      	movs	r3, #4
 8001834:	73fb      	strb	r3, [r7, #15]
 8001836:	e016      	b.n	8001866 <LTDC_LayerPixelFormat+0x96>
  }
  else if (PixelFormat == LTDC_Pixelformat_RGB888)
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	2b01      	cmp	r3, #1
 800183c:	d102      	bne.n	8001844 <LTDC_LayerPixelFormat+0x74>
  {
    temp = 3;
 800183e:	2303      	movs	r3, #3
 8001840:	73fb      	strb	r3, [r7, #15]
 8001842:	e010      	b.n	8001866 <LTDC_LayerPixelFormat+0x96>
  }
  else if ((PixelFormat == LTDC_Pixelformat_ARGB4444) || \
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	2b04      	cmp	r3, #4
 8001848:	d008      	beq.n	800185c <LTDC_LayerPixelFormat+0x8c>
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	2b02      	cmp	r3, #2
 800184e:	d005      	beq.n	800185c <LTDC_LayerPixelFormat+0x8c>
          (PixelFormat == LTDC_Pixelformat_RGB565)    || \
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	2b03      	cmp	r3, #3
 8001854:	d002      	beq.n	800185c <LTDC_LayerPixelFormat+0x8c>
          (PixelFormat == LTDC_Pixelformat_ARGB1555)  || \
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	2b07      	cmp	r3, #7
 800185a:	d102      	bne.n	8001862 <LTDC_LayerPixelFormat+0x92>
          (PixelFormat == LTDC_Pixelformat_AL88))
  {
    temp = 2;  
 800185c:	2302      	movs	r3, #2
 800185e:	73fb      	strb	r3, [r7, #15]
 8001860:	e001      	b.n	8001866 <LTDC_LayerPixelFormat+0x96>
  }
  else
  {
    temp = 1;
 8001862:	2301      	movs	r3, #1
 8001864:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Reconfigures the color frame buffer pitch in byte */
  LTDC_Layerx->CFBLR  = ((tempreg * temp) << 16) | ((tempreg * temp) + 3);  
 8001866:	7bfb      	ldrb	r3, [r7, #15]
 8001868:	68ba      	ldr	r2, [r7, #8]
 800186a:	fb02 f303 	mul.w	r3, r2, r3
 800186e:	041a      	lsls	r2, r3, #16
 8001870:	7bfb      	ldrb	r3, [r7, #15]
 8001872:	68b9      	ldr	r1, [r7, #8]
 8001874:	fb01 f303 	mul.w	r3, r1, r3
 8001878:	3303      	adds	r3, #3
 800187a:	431a      	orrs	r2, r3
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reconfigures the color frame buffer start address */
  LTDC_Layerx->PFCR = PixelFormat;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	683a      	ldr	r2, [r7, #0]
 8001884:	611a      	str	r2, [r3, #16]
    
}
 8001886:	bf00      	nop
 8001888:	3714      	adds	r7, #20
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr
	...

08001894 <RCC_PLLSAIConfig>:
  *          This parameter must be a number between 2 and 7.
  *   
  * @retval None
  */
void RCC_PLLSAIConfig(uint32_t PLLSAIN, uint32_t PLLSAIQ, uint32_t PLLSAIR)
{
 8001894:	b480      	push	{r7}
 8001896:	b085      	sub	sp, #20
 8001898:	af00      	add	r7, sp, #0
 800189a:	60f8      	str	r0, [r7, #12]
 800189c:	60b9      	str	r1, [r7, #8]
 800189e:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_PLLSAIN_VALUE(PLLSAIN));
  assert_param(IS_RCC_PLLSAIR_VALUE(PLLSAIR));

  RCC->PLLSAICFGR = (PLLSAIN << 6) | (PLLSAIQ << 24) | (PLLSAIR << 28);
 80018a0:	4908      	ldr	r1, [pc, #32]	; (80018c4 <RCC_PLLSAIConfig+0x30>)
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	019a      	lsls	r2, r3, #6
 80018a6:	68bb      	ldr	r3, [r7, #8]
 80018a8:	061b      	lsls	r3, r3, #24
 80018aa:	431a      	orrs	r2, r3
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	071b      	lsls	r3, r3, #28
 80018b0:	4313      	orrs	r3, r2
 80018b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80018b6:	bf00      	nop
 80018b8:	3714      	adds	r7, #20
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr
 80018c2:	bf00      	nop
 80018c4:	40023800 	.word	0x40023800

080018c8 <RCC_PLLSAICmd>:
  * @note   The PLLSAI is disabled by hardware when entering STOP and STANDBY modes.  
  * @param  NewState: new state of the PLLSAI. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLSAICmd(FunctionalState NewState)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	4603      	mov	r3, r0
 80018d0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLSAION_BB = (uint32_t)NewState;
 80018d2:	4a04      	ldr	r2, [pc, #16]	; (80018e4 <RCC_PLLSAICmd+0x1c>)
 80018d4:	79fb      	ldrb	r3, [r7, #7]
 80018d6:	6013      	str	r3, [r2, #0]
}
 80018d8:	bf00      	nop
 80018da:	370c      	adds	r7, #12
 80018dc:	46bd      	mov	sp, r7
 80018de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e2:	4770      	bx	lr
 80018e4:	42470070 	.word	0x42470070

080018e8 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b089      	sub	sp, #36	; 0x24
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80018f0:	2300      	movs	r3, #0
 80018f2:	61bb      	str	r3, [r7, #24]
 80018f4:	2300      	movs	r3, #0
 80018f6:	617b      	str	r3, [r7, #20]
 80018f8:	2300      	movs	r3, #0
 80018fa:	61fb      	str	r3, [r7, #28]
 80018fc:	2302      	movs	r3, #2
 80018fe:	613b      	str	r3, [r7, #16]
 8001900:	2300      	movs	r3, #0
 8001902:	60fb      	str	r3, [r7, #12]
 8001904:	2302      	movs	r3, #2
 8001906:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001908:	4b47      	ldr	r3, [pc, #284]	; (8001a28 <RCC_GetClocksFreq+0x140>)
 800190a:	689b      	ldr	r3, [r3, #8]
 800190c:	f003 030c 	and.w	r3, r3, #12
 8001910:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 8001912:	69bb      	ldr	r3, [r7, #24]
 8001914:	2b04      	cmp	r3, #4
 8001916:	d007      	beq.n	8001928 <RCC_GetClocksFreq+0x40>
 8001918:	2b08      	cmp	r3, #8
 800191a:	d009      	beq.n	8001930 <RCC_GetClocksFreq+0x48>
 800191c:	2b00      	cmp	r3, #0
 800191e:	d13d      	bne.n	800199c <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	4a42      	ldr	r2, [pc, #264]	; (8001a2c <RCC_GetClocksFreq+0x144>)
 8001924:	601a      	str	r2, [r3, #0]
      break;
 8001926:	e03d      	b.n	80019a4 <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	4a41      	ldr	r2, [pc, #260]	; (8001a30 <RCC_GetClocksFreq+0x148>)
 800192c:	601a      	str	r2, [r3, #0]
      break;
 800192e:	e039      	b.n	80019a4 <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8001930:	4b3d      	ldr	r3, [pc, #244]	; (8001a28 <RCC_GetClocksFreq+0x140>)
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	0d9b      	lsrs	r3, r3, #22
 8001936:	f003 0301 	and.w	r3, r3, #1
 800193a:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800193c:	4b3a      	ldr	r3, [pc, #232]	; (8001a28 <RCC_GetClocksFreq+0x140>)
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001944:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	2b00      	cmp	r3, #0
 800194a:	d00c      	beq.n	8001966 <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800194c:	4a38      	ldr	r2, [pc, #224]	; (8001a30 <RCC_GetClocksFreq+0x148>)
 800194e:	68bb      	ldr	r3, [r7, #8]
 8001950:	fbb2 f3f3 	udiv	r3, r2, r3
 8001954:	4a34      	ldr	r2, [pc, #208]	; (8001a28 <RCC_GetClocksFreq+0x140>)
 8001956:	6852      	ldr	r2, [r2, #4]
 8001958:	0992      	lsrs	r2, r2, #6
 800195a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800195e:	fb02 f303 	mul.w	r3, r2, r3
 8001962:	61fb      	str	r3, [r7, #28]
 8001964:	e00b      	b.n	800197e <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8001966:	4a31      	ldr	r2, [pc, #196]	; (8001a2c <RCC_GetClocksFreq+0x144>)
 8001968:	68bb      	ldr	r3, [r7, #8]
 800196a:	fbb2 f3f3 	udiv	r3, r2, r3
 800196e:	4a2e      	ldr	r2, [pc, #184]	; (8001a28 <RCC_GetClocksFreq+0x140>)
 8001970:	6852      	ldr	r2, [r2, #4]
 8001972:	0992      	lsrs	r2, r2, #6
 8001974:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001978:	fb02 f303 	mul.w	r3, r2, r3
 800197c:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800197e:	4b2a      	ldr	r3, [pc, #168]	; (8001a28 <RCC_GetClocksFreq+0x140>)
 8001980:	685b      	ldr	r3, [r3, #4]
 8001982:	0c1b      	lsrs	r3, r3, #16
 8001984:	f003 0303 	and.w	r3, r3, #3
 8001988:	3301      	adds	r3, #1
 800198a:	005b      	lsls	r3, r3, #1
 800198c:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 800198e:	69fa      	ldr	r2, [r7, #28]
 8001990:	693b      	ldr	r3, [r7, #16]
 8001992:	fbb2 f2f3 	udiv	r2, r2, r3
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	601a      	str	r2, [r3, #0]
      break;
 800199a:	e003      	b.n	80019a4 <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	4a23      	ldr	r2, [pc, #140]	; (8001a2c <RCC_GetClocksFreq+0x144>)
 80019a0:	601a      	str	r2, [r3, #0]
      break;
 80019a2:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80019a4:	4b20      	ldr	r3, [pc, #128]	; (8001a28 <RCC_GetClocksFreq+0x140>)
 80019a6:	689b      	ldr	r3, [r3, #8]
 80019a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80019ac:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 80019ae:	69bb      	ldr	r3, [r7, #24]
 80019b0:	091b      	lsrs	r3, r3, #4
 80019b2:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80019b4:	4a1f      	ldr	r2, [pc, #124]	; (8001a34 <RCC_GetClocksFreq+0x14c>)
 80019b6:	69bb      	ldr	r3, [r7, #24]
 80019b8:	4413      	add	r3, r2
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	b2db      	uxtb	r3, r3
 80019be:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	40da      	lsrs	r2, r3
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80019cc:	4b16      	ldr	r3, [pc, #88]	; (8001a28 <RCC_GetClocksFreq+0x140>)
 80019ce:	689b      	ldr	r3, [r3, #8]
 80019d0:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80019d4:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 80019d6:	69bb      	ldr	r3, [r7, #24]
 80019d8:	0a9b      	lsrs	r3, r3, #10
 80019da:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80019dc:	4a15      	ldr	r2, [pc, #84]	; (8001a34 <RCC_GetClocksFreq+0x14c>)
 80019de:	69bb      	ldr	r3, [r7, #24]
 80019e0:	4413      	add	r3, r2
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	b2db      	uxtb	r3, r3
 80019e6:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	685a      	ldr	r2, [r3, #4]
 80019ec:	697b      	ldr	r3, [r7, #20]
 80019ee:	40da      	lsrs	r2, r3
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80019f4:	4b0c      	ldr	r3, [pc, #48]	; (8001a28 <RCC_GetClocksFreq+0x140>)
 80019f6:	689b      	ldr	r3, [r3, #8]
 80019f8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80019fc:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 80019fe:	69bb      	ldr	r3, [r7, #24]
 8001a00:	0b5b      	lsrs	r3, r3, #13
 8001a02:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001a04:	4a0b      	ldr	r2, [pc, #44]	; (8001a34 <RCC_GetClocksFreq+0x14c>)
 8001a06:	69bb      	ldr	r3, [r7, #24]
 8001a08:	4413      	add	r3, r2
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	b2db      	uxtb	r3, r3
 8001a0e:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	685a      	ldr	r2, [r3, #4]
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	40da      	lsrs	r2, r3
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	60da      	str	r2, [r3, #12]
}
 8001a1c:	bf00      	nop
 8001a1e:	3724      	adds	r7, #36	; 0x24
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr
 8001a28:	40023800 	.word	0x40023800
 8001a2c:	00f42400 	.word	0x00f42400
 8001a30:	007a1200 	.word	0x007a1200
 8001a34:	20000000 	.word	0x20000000

08001a38 <RCC_LTDCCLKDivConfig>:
  *          LTDC clock frequency = f(PLLSAI_R) / RCC_PLLSAIDivR  
  *            
  * @retval None
  */
void RCC_LTDCCLKDivConfig(uint32_t RCC_PLLSAIDivR)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	b085      	sub	sp, #20
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001a40:	2300      	movs	r3, #0
 8001a42:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_PLLSAI_DIVR_VALUE(RCC_PLLSAIDivR));
  
  tmpreg = RCC->DCKCFGR;
 8001a44:	4b0a      	ldr	r3, [pc, #40]	; (8001a70 <RCC_LTDCCLKDivConfig+0x38>)
 8001a46:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001a4a:	60fb      	str	r3, [r7, #12]

  /* Clear PLLSAIDIVR[2:0] bits */
  tmpreg &= ~RCC_DCKCFGR_PLLSAIDIVR;
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001a52:	60fb      	str	r3, [r7, #12]

  /* Set PLLSAIDIVR values */
  tmpreg |= RCC_PLLSAIDivR;
 8001a54:	68fa      	ldr	r2, [r7, #12]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 8001a5c:	4a04      	ldr	r2, [pc, #16]	; (8001a70 <RCC_LTDCCLKDivConfig+0x38>)
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 8001a64:	bf00      	nop
 8001a66:	3714      	adds	r7, #20
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6e:	4770      	bx	lr
 8001a70:	40023800 	.word	0x40023800

08001a74 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b083      	sub	sp, #12
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
 8001a7c:	460b      	mov	r3, r1
 8001a7e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001a80:	78fb      	ldrb	r3, [r7, #3]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d006      	beq.n	8001a94 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8001a86:	490a      	ldr	r1, [pc, #40]	; (8001ab0 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001a88:	4b09      	ldr	r3, [pc, #36]	; (8001ab0 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001a8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8001a92:	e006      	b.n	8001aa2 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8001a94:	4906      	ldr	r1, [pc, #24]	; (8001ab0 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001a96:	4b06      	ldr	r3, [pc, #24]	; (8001ab0 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001a98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	43db      	mvns	r3, r3
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	630b      	str	r3, [r1, #48]	; 0x30
}
 8001aa2:	bf00      	nop
 8001aa4:	370c      	adds	r7, #12
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr
 8001aae:	bf00      	nop
 8001ab0:	40023800 	.word	0x40023800

08001ab4 <RCC_AHB3PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b083      	sub	sp, #12
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
 8001abc:	460b      	mov	r3, r1
 8001abe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001ac0:	78fb      	ldrb	r3, [r7, #3]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d006      	beq.n	8001ad4 <RCC_AHB3PeriphClockCmd+0x20>
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 8001ac6:	490a      	ldr	r1, [pc, #40]	; (8001af0 <RCC_AHB3PeriphClockCmd+0x3c>)
 8001ac8:	4b09      	ldr	r3, [pc, #36]	; (8001af0 <RCC_AHB3PeriphClockCmd+0x3c>)
 8001aca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	4313      	orrs	r3, r2
 8001ad0:	638b      	str	r3, [r1, #56]	; 0x38
  }
  else
  {
    RCC->AHB3ENR &= ~RCC_AHB3Periph;
  }
}
 8001ad2:	e006      	b.n	8001ae2 <RCC_AHB3PeriphClockCmd+0x2e>
    RCC->AHB3ENR &= ~RCC_AHB3Periph;
 8001ad4:	4906      	ldr	r1, [pc, #24]	; (8001af0 <RCC_AHB3PeriphClockCmd+0x3c>)
 8001ad6:	4b06      	ldr	r3, [pc, #24]	; (8001af0 <RCC_AHB3PeriphClockCmd+0x3c>)
 8001ad8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	43db      	mvns	r3, r3
 8001ade:	4013      	ands	r3, r2
 8001ae0:	638b      	str	r3, [r1, #56]	; 0x38
}
 8001ae2:	bf00      	nop
 8001ae4:	370c      	adds	r7, #12
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr
 8001aee:	bf00      	nop
 8001af0:	40023800 	.word	0x40023800

08001af4 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b083      	sub	sp, #12
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
 8001afc:	460b      	mov	r3, r1
 8001afe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001b00:	78fb      	ldrb	r3, [r7, #3]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d006      	beq.n	8001b14 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001b06:	490a      	ldr	r1, [pc, #40]	; (8001b30 <RCC_APB1PeriphClockCmd+0x3c>)
 8001b08:	4b09      	ldr	r3, [pc, #36]	; (8001b30 <RCC_APB1PeriphClockCmd+0x3c>)
 8001b0a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	4313      	orrs	r3, r2
 8001b10:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8001b12:	e006      	b.n	8001b22 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001b14:	4906      	ldr	r1, [pc, #24]	; (8001b30 <RCC_APB1PeriphClockCmd+0x3c>)
 8001b16:	4b06      	ldr	r3, [pc, #24]	; (8001b30 <RCC_APB1PeriphClockCmd+0x3c>)
 8001b18:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	43db      	mvns	r3, r3
 8001b1e:	4013      	ands	r3, r2
 8001b20:	640b      	str	r3, [r1, #64]	; 0x40
}
 8001b22:	bf00      	nop
 8001b24:	370c      	adds	r7, #12
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	40023800 	.word	0x40023800

08001b34 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b083      	sub	sp, #12
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
 8001b3c:	460b      	mov	r3, r1
 8001b3e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001b40:	78fb      	ldrb	r3, [r7, #3]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d006      	beq.n	8001b54 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001b46:	490a      	ldr	r1, [pc, #40]	; (8001b70 <RCC_APB2PeriphClockCmd+0x3c>)
 8001b48:	4b09      	ldr	r3, [pc, #36]	; (8001b70 <RCC_APB2PeriphClockCmd+0x3c>)
 8001b4a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8001b52:	e006      	b.n	8001b62 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001b54:	4906      	ldr	r1, [pc, #24]	; (8001b70 <RCC_APB2PeriphClockCmd+0x3c>)
 8001b56:	4b06      	ldr	r3, [pc, #24]	; (8001b70 <RCC_APB2PeriphClockCmd+0x3c>)
 8001b58:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	43db      	mvns	r3, r3
 8001b5e:	4013      	ands	r3, r2
 8001b60:	644b      	str	r3, [r1, #68]	; 0x44
}
 8001b62:	bf00      	nop
 8001b64:	370c      	adds	r7, #12
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr
 8001b6e:	bf00      	nop
 8001b70:	40023800 	.word	0x40023800

08001b74 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001b74:	b480      	push	{r7}
 8001b76:	b083      	sub	sp, #12
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
 8001b7c:	460b      	mov	r3, r1
 8001b7e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001b80:	78fb      	ldrb	r3, [r7, #3]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d006      	beq.n	8001b94 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8001b86:	490a      	ldr	r1, [pc, #40]	; (8001bb0 <RCC_APB1PeriphResetCmd+0x3c>)
 8001b88:	4b09      	ldr	r3, [pc, #36]	; (8001bb0 <RCC_APB1PeriphResetCmd+0x3c>)
 8001b8a:	6a1a      	ldr	r2, [r3, #32]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
  }
}
 8001b92:	e006      	b.n	8001ba2 <RCC_APB1PeriphResetCmd+0x2e>
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8001b94:	4906      	ldr	r1, [pc, #24]	; (8001bb0 <RCC_APB1PeriphResetCmd+0x3c>)
 8001b96:	4b06      	ldr	r3, [pc, #24]	; (8001bb0 <RCC_APB1PeriphResetCmd+0x3c>)
 8001b98:	6a1a      	ldr	r2, [r3, #32]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	43db      	mvns	r3, r3
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	620b      	str	r3, [r1, #32]
}
 8001ba2:	bf00      	nop
 8001ba4:	370c      	adds	r7, #12
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr
 8001bae:	bf00      	nop
 8001bb0:	40023800 	.word	0x40023800

08001bb4 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
 8001bbc:	460b      	mov	r3, r1
 8001bbe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001bc0:	78fb      	ldrb	r3, [r7, #3]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d006      	beq.n	8001bd4 <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8001bc6:	490a      	ldr	r1, [pc, #40]	; (8001bf0 <RCC_APB2PeriphResetCmd+0x3c>)
 8001bc8:	4b09      	ldr	r3, [pc, #36]	; (8001bf0 <RCC_APB2PeriphResetCmd+0x3c>)
 8001bca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
  }
}
 8001bd2:	e006      	b.n	8001be2 <RCC_APB2PeriphResetCmd+0x2e>
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8001bd4:	4906      	ldr	r1, [pc, #24]	; (8001bf0 <RCC_APB2PeriphResetCmd+0x3c>)
 8001bd6:	4b06      	ldr	r3, [pc, #24]	; (8001bf0 <RCC_APB2PeriphResetCmd+0x3c>)
 8001bd8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	43db      	mvns	r3, r3
 8001bde:	4013      	ands	r3, r2
 8001be0:	624b      	str	r3, [r1, #36]	; 0x24
}
 8001be2:	bf00      	nop
 8001be4:	370c      	adds	r7, #12
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr
 8001bee:	bf00      	nop
 8001bf0:	40023800 	.word	0x40023800

08001bf4 <RCC_GetFlagStatus>:
  *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *            @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b087      	sub	sp, #28
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 8001c02:	2300      	movs	r3, #0
 8001c04:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 8001c06:	2300      	movs	r3, #0
 8001c08:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8001c0a:	79fb      	ldrb	r3, [r7, #7]
 8001c0c:	095b      	lsrs	r3, r3, #5
 8001c0e:	b2db      	uxtb	r3, r3
 8001c10:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	2b01      	cmp	r3, #1
 8001c16:	d103      	bne.n	8001c20 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 8001c18:	4b12      	ldr	r3, [pc, #72]	; (8001c64 <RCC_GetFlagStatus+0x70>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	617b      	str	r3, [r7, #20]
 8001c1e:	e009      	b.n	8001c34 <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d103      	bne.n	8001c2e <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 8001c26:	4b0f      	ldr	r3, [pc, #60]	; (8001c64 <RCC_GetFlagStatus+0x70>)
 8001c28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c2a:	617b      	str	r3, [r7, #20]
 8001c2c:	e002      	b.n	8001c34 <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8001c2e:	4b0d      	ldr	r3, [pc, #52]	; (8001c64 <RCC_GetFlagStatus+0x70>)
 8001c30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c32:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 8001c34:	79fb      	ldrb	r3, [r7, #7]
 8001c36:	f003 031f 	and.w	r3, r3, #31
 8001c3a:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8001c3c:	697a      	ldr	r2, [r7, #20]
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	fa22 f303 	lsr.w	r3, r2, r3
 8001c44:	f003 0301 	and.w	r3, r3, #1
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d002      	beq.n	8001c52 <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	74fb      	strb	r3, [r7, #19]
 8001c50:	e001      	b.n	8001c56 <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 8001c52:	2300      	movs	r3, #0
 8001c54:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 8001c56:	7cfb      	ldrb	r3, [r7, #19]
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	371c      	adds	r7, #28
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr
 8001c64:	40023800 	.word	0x40023800

08001c68 <SPI_I2S_DeInit>:
  *         is managed by the I2S peripheral clock).
  *             
  * @retval None
  */
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  if (SPIx == SPI1)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	4a2e      	ldr	r2, [pc, #184]	; (8001d2c <SPI_I2S_DeInit+0xc4>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d10a      	bne.n	8001c8e <SPI_I2S_DeInit+0x26>
  {
    /* Enable SPI1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 8001c78:	2101      	movs	r1, #1
 8001c7a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001c7e:	f7ff ff99 	bl	8001bb4 <RCC_APB2PeriphResetCmd>
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 8001c82:	2100      	movs	r1, #0
 8001c84:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001c88:	f7ff ff94 	bl	8001bb4 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, ENABLE);
      /* Release SPI6 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, DISABLE);
    }
  }
}
 8001c8c:	e049      	b.n	8001d22 <SPI_I2S_DeInit+0xba>
  else if (SPIx == SPI2)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	4a27      	ldr	r2, [pc, #156]	; (8001d30 <SPI_I2S_DeInit+0xc8>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d10a      	bne.n	8001cac <SPI_I2S_DeInit+0x44>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 8001c96:	2101      	movs	r1, #1
 8001c98:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001c9c:	f7ff ff6a 	bl	8001b74 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 8001ca0:	2100      	movs	r1, #0
 8001ca2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001ca6:	f7ff ff65 	bl	8001b74 <RCC_APB1PeriphResetCmd>
}
 8001caa:	e03a      	b.n	8001d22 <SPI_I2S_DeInit+0xba>
  else if (SPIx == SPI3)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	4a21      	ldr	r2, [pc, #132]	; (8001d34 <SPI_I2S_DeInit+0xcc>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d10a      	bne.n	8001cca <SPI_I2S_DeInit+0x62>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 8001cb4:	2101      	movs	r1, #1
 8001cb6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001cba:	f7ff ff5b 	bl	8001b74 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 8001cbe:	2100      	movs	r1, #0
 8001cc0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001cc4:	f7ff ff56 	bl	8001b74 <RCC_APB1PeriphResetCmd>
}
 8001cc8:	e02b      	b.n	8001d22 <SPI_I2S_DeInit+0xba>
  else if (SPIx == SPI4)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	4a1a      	ldr	r2, [pc, #104]	; (8001d38 <SPI_I2S_DeInit+0xd0>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d10a      	bne.n	8001ce8 <SPI_I2S_DeInit+0x80>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI4, ENABLE);
 8001cd2:	2101      	movs	r1, #1
 8001cd4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001cd8:	f7ff ff6c 	bl	8001bb4 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI4, DISABLE);
 8001cdc:	2100      	movs	r1, #0
 8001cde:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001ce2:	f7ff ff67 	bl	8001bb4 <RCC_APB2PeriphResetCmd>
}
 8001ce6:	e01c      	b.n	8001d22 <SPI_I2S_DeInit+0xba>
  else if (SPIx == SPI5)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	4a14      	ldr	r2, [pc, #80]	; (8001d3c <SPI_I2S_DeInit+0xd4>)
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d10a      	bne.n	8001d06 <SPI_I2S_DeInit+0x9e>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI5, ENABLE);
 8001cf0:	2101      	movs	r1, #1
 8001cf2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001cf6:	f7ff ff5d 	bl	8001bb4 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI5, DISABLE);
 8001cfa:	2100      	movs	r1, #0
 8001cfc:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001d00:	f7ff ff58 	bl	8001bb4 <RCC_APB2PeriphResetCmd>
}
 8001d04:	e00d      	b.n	8001d22 <SPI_I2S_DeInit+0xba>
    if (SPIx == SPI6)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	4a0d      	ldr	r2, [pc, #52]	; (8001d40 <SPI_I2S_DeInit+0xd8>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d109      	bne.n	8001d22 <SPI_I2S_DeInit+0xba>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, ENABLE);
 8001d0e:	2101      	movs	r1, #1
 8001d10:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8001d14:	f7ff ff4e 	bl	8001bb4 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, DISABLE);
 8001d18:	2100      	movs	r1, #0
 8001d1a:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8001d1e:	f7ff ff49 	bl	8001bb4 <RCC_APB2PeriphResetCmd>
}
 8001d22:	bf00      	nop
 8001d24:	3708      	adds	r7, #8
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	40013000 	.word	0x40013000
 8001d30:	40003800 	.word	0x40003800
 8001d34:	40003c00 	.word	0x40003c00
 8001d38:	40013400 	.word	0x40013400
 8001d3c:	40015000 	.word	0x40015000
 8001d40:	40015400 	.word	0x40015400

08001d44 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b085      	sub	sp, #20
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
 8001d4c:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	881b      	ldrh	r3, [r3, #0]
 8001d56:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 8001d58:	89fb      	ldrh	r3, [r7, #14]
 8001d5a:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8001d5e:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	881a      	ldrh	r2, [r3, #0]
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	885b      	ldrh	r3, [r3, #2]
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	889b      	ldrh	r3, [r3, #4]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001d70:	4313      	orrs	r3, r2
 8001d72:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	88db      	ldrh	r3, [r3, #6]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	891b      	ldrh	r3, [r3, #8]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001d80:	4313      	orrs	r3, r2
 8001d82:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	899b      	ldrh	r3, [r3, #12]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001d90:	4313      	orrs	r3, r2
 8001d92:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	89db      	ldrh	r3, [r3, #14]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	b29a      	uxth	r2, r3
 8001d9c:	89fb      	ldrh	r3, [r7, #14]
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	81fb      	strh	r3, [r7, #14]
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	89fa      	ldrh	r2, [r7, #14]
 8001da6:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	8b9b      	ldrh	r3, [r3, #28]
 8001dac:	b29b      	uxth	r3, r3
 8001dae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001db2:	b29a      	uxth	r2, r3
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	8a1a      	ldrh	r2, [r3, #16]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	821a      	strh	r2, [r3, #16]
}
 8001dc0:	bf00      	nop
 8001dc2:	3714      	adds	r7, #20
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr

08001dcc <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
 8001dd4:	460b      	mov	r3, r1
 8001dd6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001dd8:	78fb      	ldrb	r3, [r7, #3]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d008      	beq.n	8001df0 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	881b      	ldrh	r3, [r3, #0]
 8001de2:	b29b      	uxth	r3, r3
 8001de4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001de8:	b29a      	uxth	r2, r3
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
  }
}
 8001dee:	e007      	b.n	8001e00 <SPI_Cmd+0x34>
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	881b      	ldrh	r3, [r3, #0]
 8001df4:	b29b      	uxth	r3, r3
 8001df6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001dfa:	b29a      	uxth	r2, r3
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	801a      	strh	r2, [r3, #0]
}
 8001e00:	bf00      	nop
 8001e02:	370c      	adds	r7, #12
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr

08001e0c <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
 8001e14:	460b      	mov	r3, r1
 8001e16:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	887a      	ldrh	r2, [r7, #2]
 8001e1c:	819a      	strh	r2, [r3, #12]
}
 8001e1e:	bf00      	nop
 8001e20:	370c      	adds	r7, #12
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr

08001e2a <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8001e2a:	b480      	push	{r7}
 8001e2c:	b085      	sub	sp, #20
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	6078      	str	r0, [r7, #4]
 8001e32:	460b      	mov	r3, r1
 8001e34:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001e36:	2300      	movs	r3, #0
 8001e38:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	891b      	ldrh	r3, [r3, #8]
 8001e3e:	b29a      	uxth	r2, r3
 8001e40:	887b      	ldrh	r3, [r7, #2]
 8001e42:	4013      	ands	r3, r2
 8001e44:	b29b      	uxth	r3, r3
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d002      	beq.n	8001e50 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	73fb      	strb	r3, [r7, #15]
 8001e4e:	e001      	b.n	8001e54 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8001e50:	2300      	movs	r3, #0
 8001e52:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8001e54:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3714      	adds	r7, #20
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr
	...

08001e64 <SYSCFG_EXTILineConfig>:
  *           be (0..7) for STM32F42xxx/43xxx devices. 
  *             
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 8001e64:	b490      	push	{r4, r7}
 8001e66:	b084      	sub	sp, #16
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	460a      	mov	r2, r1
 8001e6e:	71fb      	strb	r3, [r7, #7]
 8001e70:	4613      	mov	r3, r2
 8001e72:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 8001e74:	2300      	movs	r3, #0
 8001e76:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 8001e78:	79bb      	ldrb	r3, [r7, #6]
 8001e7a:	f003 0303 	and.w	r3, r3, #3
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	220f      	movs	r2, #15
 8001e82:	fa02 f303 	lsl.w	r3, r2, r3
 8001e86:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 8001e88:	4916      	ldr	r1, [pc, #88]	; (8001ee4 <SYSCFG_EXTILineConfig+0x80>)
 8001e8a:	79bb      	ldrb	r3, [r7, #6]
 8001e8c:	089b      	lsrs	r3, r3, #2
 8001e8e:	b2db      	uxtb	r3, r3
 8001e90:	4618      	mov	r0, r3
 8001e92:	4a14      	ldr	r2, [pc, #80]	; (8001ee4 <SYSCFG_EXTILineConfig+0x80>)
 8001e94:	79bb      	ldrb	r3, [r7, #6]
 8001e96:	089b      	lsrs	r3, r3, #2
 8001e98:	b2db      	uxtb	r3, r3
 8001e9a:	3302      	adds	r3, #2
 8001e9c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	43db      	mvns	r3, r3
 8001ea4:	401a      	ands	r2, r3
 8001ea6:	1c83      	adds	r3, r0, #2
 8001ea8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 8001eac:	480d      	ldr	r0, [pc, #52]	; (8001ee4 <SYSCFG_EXTILineConfig+0x80>)
 8001eae:	79bb      	ldrb	r3, [r7, #6]
 8001eb0:	089b      	lsrs	r3, r3, #2
 8001eb2:	b2db      	uxtb	r3, r3
 8001eb4:	461c      	mov	r4, r3
 8001eb6:	4a0b      	ldr	r2, [pc, #44]	; (8001ee4 <SYSCFG_EXTILineConfig+0x80>)
 8001eb8:	79bb      	ldrb	r3, [r7, #6]
 8001eba:	089b      	lsrs	r3, r3, #2
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	3302      	adds	r3, #2
 8001ec0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001ec4:	79f9      	ldrb	r1, [r7, #7]
 8001ec6:	79bb      	ldrb	r3, [r7, #6]
 8001ec8:	f003 0303 	and.w	r3, r3, #3
 8001ecc:	009b      	lsls	r3, r3, #2
 8001ece:	fa01 f303 	lsl.w	r3, r1, r3
 8001ed2:	431a      	orrs	r2, r3
 8001ed4:	1ca3      	adds	r3, r4, #2
 8001ed6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8001eda:	bf00      	nop
 8001edc:	3710      	adds	r7, #16
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bc90      	pop	{r4, r7}
 8001ee2:	4770      	bx	lr
 8001ee4:	40013800 	.word	0x40013800

08001ee8 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b085      	sub	sp, #20
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
 8001ef0:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	881b      	ldrh	r3, [r3, #0]
 8001efa:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	4a29      	ldr	r2, [pc, #164]	; (8001fa4 <TIM_TimeBaseInit+0xbc>)
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d013      	beq.n	8001f2c <TIM_TimeBaseInit+0x44>
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	4a28      	ldr	r2, [pc, #160]	; (8001fa8 <TIM_TimeBaseInit+0xc0>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d00f      	beq.n	8001f2c <TIM_TimeBaseInit+0x44>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f12:	d00b      	beq.n	8001f2c <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	4a25      	ldr	r2, [pc, #148]	; (8001fac <TIM_TimeBaseInit+0xc4>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d007      	beq.n	8001f2c <TIM_TimeBaseInit+0x44>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	4a24      	ldr	r2, [pc, #144]	; (8001fb0 <TIM_TimeBaseInit+0xc8>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d003      	beq.n	8001f2c <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5))
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	4a23      	ldr	r2, [pc, #140]	; (8001fb4 <TIM_TimeBaseInit+0xcc>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d108      	bne.n	8001f3e <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8001f2c:	89fb      	ldrh	r3, [r7, #14]
 8001f2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f32:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	885a      	ldrh	r2, [r3, #2]
 8001f38:	89fb      	ldrh	r3, [r7, #14]
 8001f3a:	4313      	orrs	r3, r2
 8001f3c:	81fb      	strh	r3, [r7, #14]
  }

  if((TIMx != TIM6) && (TIMx != TIM7))
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	4a1d      	ldr	r2, [pc, #116]	; (8001fb8 <TIM_TimeBaseInit+0xd0>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d00c      	beq.n	8001f60 <TIM_TimeBaseInit+0x78>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	4a1c      	ldr	r2, [pc, #112]	; (8001fbc <TIM_TimeBaseInit+0xd4>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d008      	beq.n	8001f60 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8001f4e:	89fb      	ldrh	r3, [r7, #14]
 8001f50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f54:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	891a      	ldrh	r2, [r3, #8]
 8001f5a:	89fb      	ldrh	r3, [r7, #14]
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	89fa      	ldrh	r2, [r7, #14]
 8001f64:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	685a      	ldr	r2, [r3, #4]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	881a      	ldrh	r2, [r3, #0]
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	851a      	strh	r2, [r3, #40]	; 0x28

  if ((TIMx == TIM1) || (TIMx == TIM8))
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	4a0a      	ldr	r2, [pc, #40]	; (8001fa4 <TIM_TimeBaseInit+0xbc>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d003      	beq.n	8001f86 <TIM_TimeBaseInit+0x9e>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4a09      	ldr	r2, [pc, #36]	; (8001fa8 <TIM_TimeBaseInit+0xc0>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d104      	bne.n	8001f90 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	7a9b      	ldrb	r3, [r3, #10]
 8001f8a:	b29a      	uxth	r2, r3
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2201      	movs	r2, #1
 8001f94:	829a      	strh	r2, [r3, #20]
}
 8001f96:	bf00      	nop
 8001f98:	3714      	adds	r7, #20
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr
 8001fa2:	bf00      	nop
 8001fa4:	40010000 	.word	0x40010000
 8001fa8:	40010400 	.word	0x40010400
 8001fac:	40000400 	.word	0x40000400
 8001fb0:	40000800 	.word	0x40000800
 8001fb4:	40000c00 	.word	0x40000c00
 8001fb8:	40001000 	.word	0x40001000
 8001fbc:	40001400 	.word	0x40001400

08001fc0 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b083      	sub	sp, #12
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
 8001fc8:	460b      	mov	r3, r1
 8001fca:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001fcc:	78fb      	ldrb	r3, [r7, #3]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d008      	beq.n	8001fe4 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	881b      	ldrh	r3, [r3, #0]
 8001fd6:	b29b      	uxth	r3, r3
 8001fd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001fdc:	b29a      	uxth	r2, r3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
  }
}
 8001fe2:	e007      	b.n	8001ff4 <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	881b      	ldrh	r3, [r3, #0]
 8001fe8:	b29b      	uxth	r3, r3
 8001fea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001fee:	b29a      	uxth	r2, r3
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	801a      	strh	r2, [r3, #0]
}
 8001ff4:	bf00      	nop
 8001ff6:	370c      	adds	r7, #12
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr

08002000 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8002000:	b480      	push	{r7}
 8002002:	b083      	sub	sp, #12
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	460b      	mov	r3, r1
 800200a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800200c:	78fb      	ldrb	r3, [r7, #3]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d008      	beq.n	8002024 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	881b      	ldrh	r3, [r3, #0]
 8002016:	b29b      	uxth	r3, r3
 8002018:	f043 0301 	orr.w	r3, r3, #1
 800201c:	b29a      	uxth	r2, r3
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8002022:	e007      	b.n	8002034 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	881b      	ldrh	r3, [r3, #0]
 8002028:	b29b      	uxth	r3, r3
 800202a:	f023 0301 	bic.w	r3, r3, #1
 800202e:	b29a      	uxth	r2, r3
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	801a      	strh	r2, [r3, #0]
}
 8002034:	bf00      	nop
 8002036:	370c      	adds	r7, #12
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr

08002040 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8002040:	b480      	push	{r7}
 8002042:	b085      	sub	sp, #20
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
 8002048:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800204a:	2300      	movs	r3, #0
 800204c:	817b      	strh	r3, [r7, #10]
 800204e:	2300      	movs	r3, #0
 8002050:	81fb      	strh	r3, [r7, #14]
 8002052:	2300      	movs	r3, #0
 8002054:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	8c1b      	ldrh	r3, [r3, #32]
 800205a:	b29b      	uxth	r3, r3
 800205c:	f023 0301 	bic.w	r3, r3, #1
 8002060:	b29a      	uxth	r2, r3
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	841a      	strh	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	8c1b      	ldrh	r3, [r3, #32]
 800206a:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	889b      	ldrh	r3, [r3, #4]
 8002070:	81bb      	strh	r3, [r7, #12]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	8b1b      	ldrh	r3, [r3, #24]
 8002076:	817b      	strh	r3, [r7, #10]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 8002078:	897b      	ldrh	r3, [r7, #10]
 800207a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800207e:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 8002080:	897b      	ldrh	r3, [r7, #10]
 8002082:	f023 0303 	bic.w	r3, r3, #3
 8002086:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	881a      	ldrh	r2, [r3, #0]
 800208c:	897b      	ldrh	r3, [r7, #10]
 800208e:	4313      	orrs	r3, r2
 8002090:	817b      	strh	r3, [r7, #10]

  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 8002092:	89fb      	ldrh	r3, [r7, #14]
 8002094:	f023 0302 	bic.w	r3, r3, #2
 8002098:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	899a      	ldrh	r2, [r3, #12]
 800209e:	89fb      	ldrh	r3, [r7, #14]
 80020a0:	4313      	orrs	r3, r2
 80020a2:	81fb      	strh	r3, [r7, #14]

  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	885a      	ldrh	r2, [r3, #2]
 80020a8:	89fb      	ldrh	r3, [r7, #14]
 80020aa:	4313      	orrs	r3, r2
 80020ac:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8))
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4a1e      	ldr	r2, [pc, #120]	; (800212c <TIM_OC1Init+0xec>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d003      	beq.n	80020be <TIM_OC1Init+0x7e>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	4a1d      	ldr	r2, [pc, #116]	; (8002130 <TIM_OC1Init+0xf0>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d123      	bne.n	8002106 <TIM_OC1Init+0xc6>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));

    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 80020be:	89fb      	ldrh	r3, [r7, #14]
 80020c0:	f023 0308 	bic.w	r3, r3, #8
 80020c4:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	89da      	ldrh	r2, [r3, #14]
 80020ca:	89fb      	ldrh	r3, [r7, #14]
 80020cc:	4313      	orrs	r3, r2
 80020ce:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 80020d0:	89fb      	ldrh	r3, [r7, #14]
 80020d2:	f023 0304 	bic.w	r3, r3, #4
 80020d6:	81fb      	strh	r3, [r7, #14]

    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	889a      	ldrh	r2, [r3, #4]
 80020dc:	89fb      	ldrh	r3, [r7, #14]
 80020de:	4313      	orrs	r3, r2
 80020e0:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 80020e2:	89bb      	ldrh	r3, [r7, #12]
 80020e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80020e8:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 80020ea:	89bb      	ldrh	r3, [r7, #12]
 80020ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80020f0:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	8a1a      	ldrh	r2, [r3, #16]
 80020f6:	89bb      	ldrh	r3, [r7, #12]
 80020f8:	4313      	orrs	r3, r2
 80020fa:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	8a5a      	ldrh	r2, [r3, #18]
 8002100:	89bb      	ldrh	r3, [r7, #12]
 8002102:	4313      	orrs	r3, r2
 8002104:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	89ba      	ldrh	r2, [r7, #12]
 800210a:	809a      	strh	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	897a      	ldrh	r2, [r7, #10]
 8002110:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	689a      	ldr	r2, [r3, #8]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	89fa      	ldrh	r2, [r7, #14]
 800211e:	841a      	strh	r2, [r3, #32]
}
 8002120:	bf00      	nop
 8002122:	3714      	adds	r7, #20
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr
 800212c:	40010000 	.word	0x40010000
 8002130:	40010400 	.word	0x40010400

08002134 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8002134:	b480      	push	{r7}
 8002136:	b085      	sub	sp, #20
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
 800213c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800213e:	2300      	movs	r3, #0
 8002140:	817b      	strh	r3, [r7, #10]
 8002142:	2300      	movs	r3, #0
 8002144:	81fb      	strh	r3, [r7, #14]
 8002146:	2300      	movs	r3, #0
 8002148:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	8c1b      	ldrh	r3, [r3, #32]
 800214e:	b29b      	uxth	r3, r3
 8002150:	f023 0310 	bic.w	r3, r3, #16
 8002154:	b29a      	uxth	r2, r3
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	841a      	strh	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	8c1b      	ldrh	r3, [r3, #32]
 800215e:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	889b      	ldrh	r3, [r3, #4]
 8002164:	81bb      	strh	r3, [r7, #12]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	8b1b      	ldrh	r3, [r3, #24]
 800216a:	817b      	strh	r3, [r7, #10]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 800216c:	897b      	ldrh	r3, [r7, #10]
 800216e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002172:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 8002174:	897b      	ldrh	r3, [r7, #10]
 8002176:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800217a:	817b      	strh	r3, [r7, #10]

  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	881b      	ldrh	r3, [r3, #0]
 8002180:	021b      	lsls	r3, r3, #8
 8002182:	b29a      	uxth	r2, r3
 8002184:	897b      	ldrh	r3, [r7, #10]
 8002186:	4313      	orrs	r3, r2
 8002188:	817b      	strh	r3, [r7, #10]

  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 800218a:	89fb      	ldrh	r3, [r7, #14]
 800218c:	f023 0320 	bic.w	r3, r3, #32
 8002190:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	899b      	ldrh	r3, [r3, #12]
 8002196:	011b      	lsls	r3, r3, #4
 8002198:	b29a      	uxth	r2, r3
 800219a:	89fb      	ldrh	r3, [r7, #14]
 800219c:	4313      	orrs	r3, r2
 800219e:	81fb      	strh	r3, [r7, #14]

  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	885b      	ldrh	r3, [r3, #2]
 80021a4:	011b      	lsls	r3, r3, #4
 80021a6:	b29a      	uxth	r2, r3
 80021a8:	89fb      	ldrh	r3, [r7, #14]
 80021aa:	4313      	orrs	r3, r2
 80021ac:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8))
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	4a22      	ldr	r2, [pc, #136]	; (800223c <TIM_OC2Init+0x108>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d003      	beq.n	80021be <TIM_OC2Init+0x8a>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	4a21      	ldr	r2, [pc, #132]	; (8002240 <TIM_OC2Init+0x10c>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d12b      	bne.n	8002216 <TIM_OC2Init+0xe2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));

    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 80021be:	89fb      	ldrh	r3, [r7, #14]
 80021c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80021c4:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	89db      	ldrh	r3, [r3, #14]
 80021ca:	011b      	lsls	r3, r3, #4
 80021cc:	b29a      	uxth	r2, r3
 80021ce:	89fb      	ldrh	r3, [r7, #14]
 80021d0:	4313      	orrs	r3, r2
 80021d2:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 80021d4:	89fb      	ldrh	r3, [r7, #14]
 80021d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80021da:	81fb      	strh	r3, [r7, #14]

    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	889b      	ldrh	r3, [r3, #4]
 80021e0:	011b      	lsls	r3, r3, #4
 80021e2:	b29a      	uxth	r2, r3
 80021e4:	89fb      	ldrh	r3, [r7, #14]
 80021e6:	4313      	orrs	r3, r2
 80021e8:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 80021ea:	89bb      	ldrh	r3, [r7, #12]
 80021ec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80021f0:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 80021f2:	89bb      	ldrh	r3, [r7, #12]
 80021f4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80021f8:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	8a1b      	ldrh	r3, [r3, #16]
 80021fe:	009b      	lsls	r3, r3, #2
 8002200:	b29a      	uxth	r2, r3
 8002202:	89bb      	ldrh	r3, [r7, #12]
 8002204:	4313      	orrs	r3, r2
 8002206:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	8a5b      	ldrh	r3, [r3, #18]
 800220c:	009b      	lsls	r3, r3, #2
 800220e:	b29a      	uxth	r2, r3
 8002210:	89bb      	ldrh	r3, [r7, #12]
 8002212:	4313      	orrs	r3, r2
 8002214:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	89ba      	ldrh	r2, [r7, #12]
 800221a:	809a      	strh	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	897a      	ldrh	r2, [r7, #10]
 8002220:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	689a      	ldr	r2, [r3, #8]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	89fa      	ldrh	r2, [r7, #14]
 800222e:	841a      	strh	r2, [r3, #32]
}
 8002230:	bf00      	nop
 8002232:	3714      	adds	r7, #20
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr
 800223c:	40010000 	.word	0x40010000
 8002240:	40010400 	.word	0x40010400

08002244 <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8002244:	b480      	push	{r7}
 8002246:	b085      	sub	sp, #20
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
 800224c:	460b      	mov	r3, r1
 800224e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8002250:	2300      	movs	r3, #0
 8002252:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	8b1b      	ldrh	r3, [r3, #24]
 8002258:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 800225a:	89fb      	ldrh	r3, [r7, #14]
 800225c:	f023 0308 	bic.w	r3, r3, #8
 8002260:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8002262:	89fa      	ldrh	r2, [r7, #14]
 8002264:	887b      	ldrh	r3, [r7, #2]
 8002266:	4313      	orrs	r3, r2
 8002268:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	89fa      	ldrh	r2, [r7, #14]
 800226e:	831a      	strh	r2, [r3, #24]
}
 8002270:	bf00      	nop
 8002272:	3714      	adds	r7, #20
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr

0800227c <TIM_OC2PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 800227c:	b480      	push	{r7}
 800227e:	b085      	sub	sp, #20
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
 8002284:	460b      	mov	r3, r1
 8002286:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8002288:	2300      	movs	r3, #0
 800228a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	8b1b      	ldrh	r3, [r3, #24]
 8002290:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 8002292:	89fb      	ldrh	r3, [r7, #14]
 8002294:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002298:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 800229a:	887b      	ldrh	r3, [r7, #2]
 800229c:	021b      	lsls	r3, r3, #8
 800229e:	b29a      	uxth	r2, r3
 80022a0:	89fb      	ldrh	r3, [r7, #14]
 80022a2:	4313      	orrs	r3, r2
 80022a4:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	89fa      	ldrh	r2, [r7, #14]
 80022aa:	831a      	strh	r2, [r3, #24]
}
 80022ac:	bf00      	nop
 80022ae:	3714      	adds	r7, #20
 80022b0:	46bd      	mov	sp, r7
 80022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b6:	4770      	bx	lr

080022b8 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	460b      	mov	r3, r1
 80022c2:	807b      	strh	r3, [r7, #2]
 80022c4:	4613      	mov	r3, r2
 80022c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80022c8:	787b      	ldrb	r3, [r7, #1]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d008      	beq.n	80022e0 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	899b      	ldrh	r3, [r3, #12]
 80022d2:	b29a      	uxth	r2, r3
 80022d4:	887b      	ldrh	r3, [r7, #2]
 80022d6:	4313      	orrs	r3, r2
 80022d8:	b29a      	uxth	r2, r3
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 80022de:	e009      	b.n	80022f4 <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	899b      	ldrh	r3, [r3, #12]
 80022e4:	b29a      	uxth	r2, r3
 80022e6:	887b      	ldrh	r3, [r7, #2]
 80022e8:	43db      	mvns	r3, r3
 80022ea:	b29b      	uxth	r3, r3
 80022ec:	4013      	ands	r3, r2
 80022ee:	b29a      	uxth	r2, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	819a      	strh	r2, [r3, #12]
}
 80022f4:	bf00      	nop
 80022f6:	370c      	adds	r7, #12
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr

08002300 <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8002300:	b480      	push	{r7}
 8002302:	b085      	sub	sp, #20
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	460b      	mov	r3, r1
 800230a:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;
 800230c:	2300      	movs	r3, #0
 800230e:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8002310:	2300      	movs	r3, #0
 8002312:	81bb      	strh	r3, [r7, #12]
 8002314:	2300      	movs	r3, #0
 8002316:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));

  itstatus = TIMx->SR & TIM_IT;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	8a1b      	ldrh	r3, [r3, #16]
 800231c:	b29a      	uxth	r2, r3
 800231e:	887b      	ldrh	r3, [r7, #2]
 8002320:	4013      	ands	r3, r2
 8002322:	81bb      	strh	r3, [r7, #12]

  itenable = TIMx->DIER & TIM_IT;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	899b      	ldrh	r3, [r3, #12]
 8002328:	b29a      	uxth	r2, r3
 800232a:	887b      	ldrh	r3, [r7, #2]
 800232c:	4013      	ands	r3, r2
 800232e:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8002330:	89bb      	ldrh	r3, [r7, #12]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d005      	beq.n	8002342 <TIM_GetITStatus+0x42>
 8002336:	897b      	ldrh	r3, [r7, #10]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d002      	beq.n	8002342 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 800233c:	2301      	movs	r3, #1
 800233e:	73fb      	strb	r3, [r7, #15]
 8002340:	e001      	b.n	8002346 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8002342:	2300      	movs	r3, #0
 8002344:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002346:	7bfb      	ldrb	r3, [r7, #15]
}
 8002348:	4618      	mov	r0, r3
 800234a:	3714      	adds	r7, #20
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr

08002354 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
 800235c:	460b      	mov	r3, r1
 800235e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8002360:	887b      	ldrh	r3, [r7, #2]
 8002362:	43db      	mvns	r3, r3
 8002364:	b29a      	uxth	r2, r3
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	821a      	strh	r2, [r3, #16]
}
 800236a:	bf00      	nop
 800236c:	370c      	adds	r7, #12
 800236e:	46bd      	mov	sp, r7
 8002370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002374:	4770      	bx	lr
	...

08002378 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b08a      	sub	sp, #40	; 0x28
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
 8002380:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8002382:	2300      	movs	r3, #0
 8002384:	627b      	str	r3, [r7, #36]	; 0x24
 8002386:	2300      	movs	r3, #0
 8002388:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 800238a:	2300      	movs	r3, #0
 800238c:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 800238e:	2300      	movs	r3, #0
 8002390:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	8a1b      	ldrh	r3, [r3, #16]
 8002396:	b29b      	uxth	r3, r3
 8002398:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 800239a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800239c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80023a0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	88db      	ldrh	r3, [r3, #6]
 80023a6:	461a      	mov	r2, r3
 80023a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023aa:	4313      	orrs	r3, r2
 80023ac:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 80023ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b0:	b29a      	uxth	r2, r3
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	899b      	ldrh	r3, [r3, #12]
 80023ba:	b29b      	uxth	r3, r3
 80023bc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 80023be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023c0:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80023c4:	f023 030c 	bic.w	r3, r3, #12
 80023c8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	889a      	ldrh	r2, [r3, #4]
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	891b      	ldrh	r3, [r3, #8]
 80023d2:	4313      	orrs	r3, r2
 80023d4:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80023da:	4313      	orrs	r3, r2
 80023dc:	b29b      	uxth	r3, r3
 80023de:	461a      	mov	r2, r3
 80023e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023e2:	4313      	orrs	r3, r2
 80023e4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80023e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023e8:	b29a      	uxth	r2, r3
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	8a9b      	ldrh	r3, [r3, #20]
 80023f2:	b29b      	uxth	r3, r3
 80023f4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 80023f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023fc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	899b      	ldrh	r3, [r3, #12]
 8002402:	461a      	mov	r2, r3
 8002404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002406:	4313      	orrs	r3, r2
 8002408:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 800240a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800240c:	b29a      	uxth	r2, r3
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8002412:	f107 0308 	add.w	r3, r7, #8
 8002416:	4618      	mov	r0, r3
 8002418:	f7ff fa66 	bl	80018e8 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	4a30      	ldr	r2, [pc, #192]	; (80024e0 <USART_Init+0x168>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d003      	beq.n	800242c <USART_Init+0xb4>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	4a2f      	ldr	r2, [pc, #188]	; (80024e4 <USART_Init+0x16c>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d102      	bne.n	8002432 <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	623b      	str	r3, [r7, #32]
 8002430:	e001      	b.n	8002436 <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	899b      	ldrh	r3, [r3, #12]
 800243a:	b29b      	uxth	r3, r3
 800243c:	b21b      	sxth	r3, r3
 800243e:	2b00      	cmp	r3, #0
 8002440:	da0c      	bge.n	800245c <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8002442:	6a3a      	ldr	r2, [r7, #32]
 8002444:	4613      	mov	r3, r2
 8002446:	009b      	lsls	r3, r3, #2
 8002448:	4413      	add	r3, r2
 800244a:	009a      	lsls	r2, r3, #2
 800244c:	441a      	add	r2, r3
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	005b      	lsls	r3, r3, #1
 8002454:	fbb2 f3f3 	udiv	r3, r2, r3
 8002458:	61fb      	str	r3, [r7, #28]
 800245a:	e00b      	b.n	8002474 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 800245c:	6a3a      	ldr	r2, [r7, #32]
 800245e:	4613      	mov	r3, r2
 8002460:	009b      	lsls	r3, r3, #2
 8002462:	4413      	add	r3, r2
 8002464:	009a      	lsls	r2, r3, #2
 8002466:	441a      	add	r2, r3
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	009b      	lsls	r3, r3, #2
 800246e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002472:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8002474:	69fb      	ldr	r3, [r7, #28]
 8002476:	4a1c      	ldr	r2, [pc, #112]	; (80024e8 <USART_Init+0x170>)
 8002478:	fba2 2303 	umull	r2, r3, r2, r3
 800247c:	095b      	lsrs	r3, r3, #5
 800247e:	011b      	lsls	r3, r3, #4
 8002480:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8002482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002484:	091b      	lsrs	r3, r3, #4
 8002486:	2264      	movs	r2, #100	; 0x64
 8002488:	fb02 f303 	mul.w	r3, r2, r3
 800248c:	69fa      	ldr	r2, [r7, #28]
 800248e:	1ad3      	subs	r3, r2, r3
 8002490:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	899b      	ldrh	r3, [r3, #12]
 8002496:	b29b      	uxth	r3, r3
 8002498:	b21b      	sxth	r3, r3
 800249a:	2b00      	cmp	r3, #0
 800249c:	da0c      	bge.n	80024b8 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 800249e:	69bb      	ldr	r3, [r7, #24]
 80024a0:	00db      	lsls	r3, r3, #3
 80024a2:	3332      	adds	r3, #50	; 0x32
 80024a4:	4a10      	ldr	r2, [pc, #64]	; (80024e8 <USART_Init+0x170>)
 80024a6:	fba2 2303 	umull	r2, r3, r2, r3
 80024aa:	095b      	lsrs	r3, r3, #5
 80024ac:	f003 0307 	and.w	r3, r3, #7
 80024b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024b2:	4313      	orrs	r3, r2
 80024b4:	627b      	str	r3, [r7, #36]	; 0x24
 80024b6:	e00b      	b.n	80024d0 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80024b8:	69bb      	ldr	r3, [r7, #24]
 80024ba:	011b      	lsls	r3, r3, #4
 80024bc:	3332      	adds	r3, #50	; 0x32
 80024be:	4a0a      	ldr	r2, [pc, #40]	; (80024e8 <USART_Init+0x170>)
 80024c0:	fba2 2303 	umull	r2, r3, r2, r3
 80024c4:	095b      	lsrs	r3, r3, #5
 80024c6:	f003 030f 	and.w	r3, r3, #15
 80024ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024cc:	4313      	orrs	r3, r2
 80024ce:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 80024d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024d2:	b29a      	uxth	r2, r3
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	811a      	strh	r2, [r3, #8]
}
 80024d8:	bf00      	nop
 80024da:	3728      	adds	r7, #40	; 0x28
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	40011000 	.word	0x40011000
 80024e4:	40011400 	.word	0x40011400
 80024e8:	51eb851f 	.word	0x51eb851f

080024ec <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
 80024f4:	460b      	mov	r3, r1
 80024f6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80024f8:	78fb      	ldrb	r3, [r7, #3]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d008      	beq.n	8002510 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	899b      	ldrh	r3, [r3, #12]
 8002502:	b29b      	uxth	r3, r3
 8002504:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002508:	b29a      	uxth	r2, r3
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 800250e:	e007      	b.n	8002520 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	899b      	ldrh	r3, [r3, #12]
 8002514:	b29b      	uxth	r3, r3
 8002516:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800251a:	b29a      	uxth	r2, r3
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	819a      	strh	r2, [r3, #12]
}
 8002520:	bf00      	nop
 8002522:	370c      	adds	r7, #12
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr

0800252c <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 800252c:	b480      	push	{r7}
 800252e:	b083      	sub	sp, #12
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
 8002534:	460b      	mov	r3, r1
 8002536:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8002538:	887b      	ldrh	r3, [r7, #2]
 800253a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800253e:	b29a      	uxth	r2, r3
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	809a      	strh	r2, [r3, #4]
}
 8002544:	bf00      	nop
 8002546:	370c      	adds	r7, #12
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr

08002550 <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8002550:	b480      	push	{r7}
 8002552:	b083      	sub	sp, #12
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	889b      	ldrh	r3, [r3, #4]
 800255c:	b29b      	uxth	r3, r3
 800255e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002562:	b29b      	uxth	r3, r3
}
 8002564:	4618      	mov	r0, r3
 8002566:	370c      	adds	r7, #12
 8002568:	46bd      	mov	sp, r7
 800256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256e:	4770      	bx	lr

08002570 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8002570:	b480      	push	{r7}
 8002572:	b087      	sub	sp, #28
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	460b      	mov	r3, r1
 800257a:	807b      	strh	r3, [r7, #2]
 800257c:	4613      	mov	r3, r2
 800257e:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8002580:	2300      	movs	r3, #0
 8002582:	613b      	str	r3, [r7, #16]
 8002584:	2300      	movs	r3, #0
 8002586:	60fb      	str	r3, [r7, #12]
 8002588:	2300      	movs	r3, #0
 800258a:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 800258c:	2300      	movs	r3, #0
 800258e:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8002594:	887b      	ldrh	r3, [r7, #2]
 8002596:	b2db      	uxtb	r3, r3
 8002598:	095b      	lsrs	r3, r3, #5
 800259a:	b2db      	uxtb	r3, r3
 800259c:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 800259e:	887b      	ldrh	r3, [r7, #2]
 80025a0:	f003 031f 	and.w	r3, r3, #31
 80025a4:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 80025a6:	2201      	movs	r2, #1
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	fa02 f303 	lsl.w	r3, r2, r3
 80025ae:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80025b0:	693b      	ldr	r3, [r7, #16]
 80025b2:	2b01      	cmp	r3, #1
 80025b4:	d103      	bne.n	80025be <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	330c      	adds	r3, #12
 80025ba:	617b      	str	r3, [r7, #20]
 80025bc:	e009      	b.n	80025d2 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	2b02      	cmp	r3, #2
 80025c2:	d103      	bne.n	80025cc <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	3310      	adds	r3, #16
 80025c8:	617b      	str	r3, [r7, #20]
 80025ca:	e002      	b.n	80025d2 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	3314      	adds	r3, #20
 80025d0:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 80025d2:	787b      	ldrb	r3, [r7, #1]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d006      	beq.n	80025e6 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	697a      	ldr	r2, [r7, #20]
 80025dc:	6811      	ldr	r1, [r2, #0]
 80025de:	68ba      	ldr	r2, [r7, #8]
 80025e0:	430a      	orrs	r2, r1
 80025e2:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 80025e4:	e006      	b.n	80025f4 <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	697a      	ldr	r2, [r7, #20]
 80025ea:	6811      	ldr	r1, [r2, #0]
 80025ec:	68ba      	ldr	r2, [r7, #8]
 80025ee:	43d2      	mvns	r2, r2
 80025f0:	400a      	ands	r2, r1
 80025f2:	601a      	str	r2, [r3, #0]
}
 80025f4:	bf00      	nop
 80025f6:	371c      	adds	r7, #28
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr

08002600 <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8002600:	b480      	push	{r7}
 8002602:	b087      	sub	sp, #28
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
 8002608:	460b      	mov	r3, r1
 800260a:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 800260c:	2300      	movs	r3, #0
 800260e:	60fb      	str	r3, [r7, #12]
 8002610:	2300      	movs	r3, #0
 8002612:	617b      	str	r3, [r7, #20]
 8002614:	2300      	movs	r3, #0
 8002616:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8002618:	2300      	movs	r3, #0
 800261a:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 800261c:	887b      	ldrh	r3, [r7, #2]
 800261e:	b2db      	uxtb	r3, r3
 8002620:	095b      	lsrs	r3, r3, #5
 8002622:	b2db      	uxtb	r3, r3
 8002624:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8002626:	887b      	ldrh	r3, [r7, #2]
 8002628:	f003 031f 	and.w	r3, r3, #31
 800262c:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 800262e:	2201      	movs	r2, #1
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	fa02 f303 	lsl.w	r3, r2, r3
 8002636:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8002638:	68bb      	ldr	r3, [r7, #8]
 800263a:	2b01      	cmp	r3, #1
 800263c:	d107      	bne.n	800264e <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	899b      	ldrh	r3, [r3, #12]
 8002642:	b29b      	uxth	r3, r3
 8002644:	461a      	mov	r2, r3
 8002646:	697b      	ldr	r3, [r7, #20]
 8002648:	4013      	ands	r3, r2
 800264a:	617b      	str	r3, [r7, #20]
 800264c:	e011      	b.n	8002672 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	2b02      	cmp	r3, #2
 8002652:	d107      	bne.n	8002664 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	8a1b      	ldrh	r3, [r3, #16]
 8002658:	b29b      	uxth	r3, r3
 800265a:	461a      	mov	r2, r3
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	4013      	ands	r3, r2
 8002660:	617b      	str	r3, [r7, #20]
 8002662:	e006      	b.n	8002672 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	8a9b      	ldrh	r3, [r3, #20]
 8002668:	b29b      	uxth	r3, r3
 800266a:	461a      	mov	r2, r3
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	4013      	ands	r3, r2
 8002670:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8002672:	887b      	ldrh	r3, [r7, #2]
 8002674:	0a1b      	lsrs	r3, r3, #8
 8002676:	b29b      	uxth	r3, r3
 8002678:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 800267a:	2201      	movs	r2, #1
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	fa02 f303 	lsl.w	r3, r2, r3
 8002682:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	881b      	ldrh	r3, [r3, #0]
 8002688:	b29b      	uxth	r3, r3
 800268a:	461a      	mov	r2, r3
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	4013      	ands	r3, r2
 8002690:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d005      	beq.n	80026a4 <USART_GetITStatus+0xa4>
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d002      	beq.n	80026a4 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 800269e:	2301      	movs	r3, #1
 80026a0:	74fb      	strb	r3, [r7, #19]
 80026a2:	e001      	b.n	80026a8 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 80026a4:	2300      	movs	r3, #0
 80026a6:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 80026a8:	7cfb      	ldrb	r3, [r7, #19]
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	371c      	adds	r7, #28
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr

080026b6 <DMA1_Stream4_IRQHandler>:
  * @brief  This function handles the DMA Tx Channel interrupt Handler.
  * @param  None
  * @retval None
  */
void sEE_I2C_DMA_TX_IRQHandler(void)
{
 80026b6:	b480      	push	{r7}
 80026b8:	af00      	add	r7, sp, #0
}
 80026ba:	bf00      	nop
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr

080026c4 <DMA1_Stream2_IRQHandler>:
  * @brief  This function handles the DMA Rx Channel interrupt Handler.
  * @param  None
  * @retval None
  */
void sEE_I2C_DMA_RX_IRQHandler(void)
{
 80026c4:	b480      	push	{r7}
 80026c6:	af00      	add	r7, sp, #0
}
 80026c8:	bf00      	nop
 80026ca:	46bd      	mov	sp, r7
 80026cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d0:	4770      	bx	lr
	...

080026d4 <LCD_Init>:
  * @brief  Initializes the LCD.
  * @param  None
  * @retval None
  */
void LCD_Init(void)
{ 
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b092      	sub	sp, #72	; 0x48
 80026d8:	af00      	add	r7, sp, #0
  LTDC_InitTypeDef       LTDC_InitStruct;
  GPIO_InitTypeDef       GPIO_InitStructure;
  
  /* Enable clock for NCS port */
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 80026da:	2101      	movs	r1, #1
 80026dc:	2008      	movs	r0, #8
 80026de:	f7ff f9c9 	bl	8001a74 <RCC_AHB1PeriphClockCmd>
  
  /* Configure NCS in Output Push-Pull mode */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13;
 80026e2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80026e6:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80026e8:	2302      	movs	r3, #2
 80026ea:	727b      	strb	r3, [r7, #9]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80026ec:	2301      	movs	r3, #1
 80026ee:	723b      	strb	r3, [r7, #8]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80026f0:	2300      	movs	r3, #0
 80026f2:	72bb      	strb	r3, [r7, #10]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80026f4:	2300      	movs	r3, #0
 80026f6:	72fb      	strb	r3, [r7, #11]
  GPIO_Init(GPIOD, &GPIO_InitStructure);
 80026f8:	1d3b      	adds	r3, r7, #4
 80026fa:	4619      	mov	r1, r3
 80026fc:	482d      	ldr	r0, [pc, #180]	; (80027b4 <LCD_Init+0xe0>)
 80026fe:	f7fe fd93 	bl	8001228 <GPIO_Init>
  
  /* Configure the LCD Control pins ------------------------------------------*/
  LCD_CtrlLinesConfig();
 8002702:	f000 fac5 	bl	8002c90 <LCD_CtrlLinesConfig>
  LCD_ChipSelect(DISABLE);
 8002706:	2000      	movs	r0, #0
 8002708:	f000 f8b2 	bl	8002870 <LCD_ChipSelect>
  LCD_ChipSelect(ENABLE);
 800270c:	2001      	movs	r0, #1
 800270e:	f000 f8af 	bl	8002870 <LCD_ChipSelect>
  
  /* Configure the LCD_SPI interface -----------------------------------------*/
  LCD_SPIConfig(); 
 8002712:	f000 faf1 	bl	8002cf8 <LCD_SPIConfig>
  
  /* Power on the LCD --------------------------------------------------------*/
  LCD_PowerOn();
 8002716:	f000 f96b 	bl	80029f0 <LCD_PowerOn>
  
  /* Enable the LTDC Clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_LTDC, ENABLE);
 800271a:	2101      	movs	r1, #1
 800271c:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8002720:	f7ff fa08 	bl	8001b34 <RCC_APB2PeriphClockCmd>
  
  /* Enable the DMA2D Clock */
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2D, ENABLE); 
 8002724:	2101      	movs	r1, #1
 8002726:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 800272a:	f7ff f9a3 	bl	8001a74 <RCC_AHB1PeriphClockCmd>
  
  /* Configure the LCD Control pins */
  LCD_AF_GPIOConfig();  
 800272e:	f000 fb47 	bl	8002dc0 <LCD_AF_GPIOConfig>
  
  /* Configure the FMC Parallel interface : SDRAM is used as Frame Buffer for LCD */
  SDRAM_Init();
 8002732:	f000 fc16 	bl	8002f62 <SDRAM_Init>
  
  /* LTDC Configuration *********************************************************/  
  /* Polarity configuration */
  /* Initialize the horizontal synchronization polarity as active low */
  LTDC_InitStruct.LTDC_HSPolarity = LTDC_HSPolarity_AL;     
 8002736:	2300      	movs	r3, #0
 8002738:	60fb      	str	r3, [r7, #12]
  /* Initialize the vertical synchronization polarity as active low */  
  LTDC_InitStruct.LTDC_VSPolarity = LTDC_VSPolarity_AL;     
 800273a:	2300      	movs	r3, #0
 800273c:	613b      	str	r3, [r7, #16]
  /* Initialize the data enable polarity as active low */
  LTDC_InitStruct.LTDC_DEPolarity = LTDC_DEPolarity_AL;     
 800273e:	2300      	movs	r3, #0
 8002740:	617b      	str	r3, [r7, #20]
  /* Initialize the pixel clock polarity as input pixel clock */ 
  LTDC_InitStruct.LTDC_PCPolarity = LTDC_PCPolarity_IPC;
 8002742:	2300      	movs	r3, #0
 8002744:	61bb      	str	r3, [r7, #24]
  
  /* Configure R,G,B component values for LCD background color */                   
  LTDC_InitStruct.LTDC_BackgroundRedValue = 0;            
 8002746:	2300      	movs	r3, #0
 8002748:	63fb      	str	r3, [r7, #60]	; 0x3c
  LTDC_InitStruct.LTDC_BackgroundGreenValue = 0;          
 800274a:	2300      	movs	r3, #0
 800274c:	643b      	str	r3, [r7, #64]	; 0x40
  LTDC_InitStruct.LTDC_BackgroundBlueValue = 0;  
 800274e:	2300      	movs	r3, #0
 8002750:	647b      	str	r3, [r7, #68]	; 0x44
  /* Enable Pixel Clock */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAI_N = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAI_R = 192/4 = 48 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / RCC_PLLSAIDivR = 48/8 = 6 Mhz */
  RCC_PLLSAIConfig(192, 7, 4);
 8002752:	2204      	movs	r2, #4
 8002754:	2107      	movs	r1, #7
 8002756:	20c0      	movs	r0, #192	; 0xc0
 8002758:	f7ff f89c 	bl	8001894 <RCC_PLLSAIConfig>
  RCC_LTDCCLKDivConfig(RCC_PLLSAIDivR_Div8);
 800275c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002760:	f7ff f96a 	bl	8001a38 <RCC_LTDCCLKDivConfig>
  
  /* Enable PLLSAI Clock */
  RCC_PLLSAICmd(ENABLE);
 8002764:	2001      	movs	r0, #1
 8002766:	f7ff f8af 	bl	80018c8 <RCC_PLLSAICmd>
  /* Wait for PLLSAI activation */
  while(RCC_GetFlagStatus(RCC_FLAG_PLLSAIRDY) == RESET)
 800276a:	bf00      	nop
 800276c:	203d      	movs	r0, #61	; 0x3d
 800276e:	f7ff fa41 	bl	8001bf4 <RCC_GetFlagStatus>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d0f9      	beq.n	800276c <LCD_Init+0x98>
  {
  }
  
  /* Timing configuration */  
  /* Configure horizontal synchronization width */     
  LTDC_InitStruct.LTDC_HorizontalSync = 9;
 8002778:	2309      	movs	r3, #9
 800277a:	61fb      	str	r3, [r7, #28]
  /* Configure vertical synchronization height */
  LTDC_InitStruct.LTDC_VerticalSync = 1;
 800277c:	2301      	movs	r3, #1
 800277e:	623b      	str	r3, [r7, #32]
  /* Configure accumulated horizontal back porch */
  LTDC_InitStruct.LTDC_AccumulatedHBP = 29; 
 8002780:	231d      	movs	r3, #29
 8002782:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure accumulated vertical back porch */
  LTDC_InitStruct.LTDC_AccumulatedVBP = 3;  
 8002784:	2303      	movs	r3, #3
 8002786:	62bb      	str	r3, [r7, #40]	; 0x28
  /* Configure accumulated active width */  
  LTDC_InitStruct.LTDC_AccumulatedActiveW = 269;
 8002788:	f240 130d 	movw	r3, #269	; 0x10d
 800278c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure accumulated active height */
  LTDC_InitStruct.LTDC_AccumulatedActiveH = 323;
 800278e:	f240 1343 	movw	r3, #323	; 0x143
 8002792:	633b      	str	r3, [r7, #48]	; 0x30
  /* Configure total width */
  LTDC_InitStruct.LTDC_TotalWidth = 279; 
 8002794:	f240 1317 	movw	r3, #279	; 0x117
 8002798:	637b      	str	r3, [r7, #52]	; 0x34
  /* Configure total height */
  LTDC_InitStruct.LTDC_TotalHeigh = 327;
 800279a:	f240 1347 	movw	r3, #327	; 0x147
 800279e:	63bb      	str	r3, [r7, #56]	; 0x38
  
  LTDC_Init(&LTDC_InitStruct);
 80027a0:	f107 030c 	add.w	r3, r7, #12
 80027a4:	4618      	mov	r0, r3
 80027a6:	f7fe fe79 	bl	800149c <LTDC_Init>
}  
 80027aa:	bf00      	nop
 80027ac:	3748      	adds	r7, #72	; 0x48
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	bf00      	nop
 80027b4:	40020c00 	.word	0x40020c00

080027b8 <LCD_LayerInit>:
  * @brief  Initializes the LCD Layers.
  * @param  None
  * @retval None
  */
void LCD_LayerInit(void)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b090      	sub	sp, #64	; 0x40
 80027bc:	af00      	add	r7, sp, #0
  /* In this case all the active display area is used to display a picture then :
  Horizontal start = horizontal synchronization + Horizontal back porch = 30 
  Horizontal stop = Horizontal start + window width -1 = 30 + 240 -1
  Vertical start   = vertical synchronization + vertical back porch     = 4
  Vertical stop   = Vertical start + window height -1  = 4 + 320 -1      */      
  LTDC_Layer_InitStruct.LTDC_HorizontalStart = 30;
 80027be:	231e      	movs	r3, #30
 80027c0:	603b      	str	r3, [r7, #0]
  LTDC_Layer_InitStruct.LTDC_HorizontalStop = (LCD_PIXEL_WIDTH + 30 - 1); 
 80027c2:	f240 130d 	movw	r3, #269	; 0x10d
 80027c6:	607b      	str	r3, [r7, #4]
  LTDC_Layer_InitStruct.LTDC_VerticalStart = 4;
 80027c8:	2304      	movs	r3, #4
 80027ca:	60bb      	str	r3, [r7, #8]
  LTDC_Layer_InitStruct.LTDC_VerticalStop = (LCD_PIXEL_HEIGHT + 4 - 1);
 80027cc:	f240 1343 	movw	r3, #323	; 0x143
 80027d0:	60fb      	str	r3, [r7, #12]
  
  /* Pixel Format configuration*/
  LTDC_Layer_InitStruct.LTDC_PixelFormat = LTDC_Pixelformat_ARGB1555;
 80027d2:	2303      	movs	r3, #3
 80027d4:	613b      	str	r3, [r7, #16]
  /* Alpha constant (255 totally opaque) */
  LTDC_Layer_InitStruct.LTDC_ConstantAlpha = 255; 
 80027d6:	23ff      	movs	r3, #255	; 0xff
 80027d8:	617b      	str	r3, [r7, #20]
  /* Default Color configuration (configure A,R,G,B component values) */          
  LTDC_Layer_InitStruct.LTDC_DefaultColorBlue = 0;        
 80027da:	2300      	movs	r3, #0
 80027dc:	61bb      	str	r3, [r7, #24]
  LTDC_Layer_InitStruct.LTDC_DefaultColorGreen = 0;       
 80027de:	2300      	movs	r3, #0
 80027e0:	61fb      	str	r3, [r7, #28]
  LTDC_Layer_InitStruct.LTDC_DefaultColorRed = 0;         
 80027e2:	2300      	movs	r3, #0
 80027e4:	623b      	str	r3, [r7, #32]
  LTDC_Layer_InitStruct.LTDC_DefaultColorAlpha = 0;
 80027e6:	2300      	movs	r3, #0
 80027e8:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure blending factors */       
  LTDC_Layer_InitStruct.LTDC_BlendingFactor_1 = LTDC_BlendingFactor1_CA;    
 80027ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80027ee:	62bb      	str	r3, [r7, #40]	; 0x28
  LTDC_Layer_InitStruct.LTDC_BlendingFactor_2 = LTDC_BlendingFactor2_CA;
 80027f0:	2305      	movs	r3, #5
 80027f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* the length of one line of pixels in bytes + 3 then :
  Line Lenth = Active high width x number of bytes per pixel + 3 
  Active high width         = LCD_PIXEL_WIDTH 
  number of bytes per pixel = 2    (pixel_format : RGB565) 
  */
  LTDC_Layer_InitStruct.LTDC_CFBLineLength = ((LCD_PIXEL_WIDTH * 2) + 3);
 80027f4:	f240 13e3 	movw	r3, #483	; 0x1e3
 80027f8:	637b      	str	r3, [r7, #52]	; 0x34
  /* the pitch is the increment from the start of one line of pixels to the 
  start of the next line in bytes, then :
  Pitch = Active high width x number of bytes per pixel */ 
  LTDC_Layer_InitStruct.LTDC_CFBPitch = (LCD_PIXEL_WIDTH * 2);
 80027fa:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80027fe:	63bb      	str	r3, [r7, #56]	; 0x38
  
  /* Configure the number of lines */  
  LTDC_Layer_InitStruct.LTDC_CFBLineNumber = LCD_PIXEL_HEIGHT;
 8002800:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8002804:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  /* Start Address configuration : the LCD Frame buffer is defined on SDRAM */    
  LTDC_Layer_InitStruct.LTDC_CFBStartAdress = LCD_FRAME_BUFFER;
 8002806:	f04f 4350 	mov.w	r3, #3489660928	; 0xd0000000
 800280a:	633b      	str	r3, [r7, #48]	; 0x30
  
  /* Initialize LTDC layer 1 */
  LTDC_LayerInit(LTDC_Layer1, &LTDC_Layer_InitStruct);
 800280c:	463b      	mov	r3, r7
 800280e:	4619      	mov	r1, r3
 8002810:	4813      	ldr	r0, [pc, #76]	; (8002860 <LCD_LayerInit+0xa8>)
 8002812:	f7fe ff27 	bl	8001664 <LTDC_LayerInit>
  
  /* Configure Layer2 */
  /* Start Address configuration : the LCD Frame buffer is defined on SDRAM w/ Offset */     
  LTDC_Layer_InitStruct.LTDC_CFBStartAdress = LCD_FRAME_BUFFER + BUFFER_OFFSET;
 8002816:	4b13      	ldr	r3, [pc, #76]	; (8002864 <LCD_LayerInit+0xac>)
 8002818:	633b      	str	r3, [r7, #48]	; 0x30
  
  /* Configure blending factors */       
  LTDC_Layer_InitStruct.LTDC_BlendingFactor_1 = LTDC_BlendingFactor1_PAxCA;    
 800281a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800281e:	62bb      	str	r3, [r7, #40]	; 0x28
  LTDC_Layer_InitStruct.LTDC_BlendingFactor_2 = LTDC_BlendingFactor2_PAxCA;
 8002820:	2307      	movs	r3, #7
 8002822:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Initialize LTDC layer 2 */
  LTDC_LayerInit(LTDC_Layer2, &LTDC_Layer_InitStruct);
 8002824:	463b      	mov	r3, r7
 8002826:	4619      	mov	r1, r3
 8002828:	480f      	ldr	r0, [pc, #60]	; (8002868 <LCD_LayerInit+0xb0>)
 800282a:	f7fe ff1b 	bl	8001664 <LTDC_LayerInit>
  
  /* LTDC configuration reload */  
  LTDC_ReloadConfig(LTDC_IMReload);
 800282e:	2001      	movs	r0, #1
 8002830:	f7fe ff08 	bl	8001644 <LTDC_ReloadConfig>
  
  /* Enable foreground & background Layers */
  LTDC_LayerCmd(LTDC_Layer1, ENABLE); 
 8002834:	2101      	movs	r1, #1
 8002836:	480a      	ldr	r0, [pc, #40]	; (8002860 <LCD_LayerInit+0xa8>)
 8002838:	f7fe ffae 	bl	8001798 <LTDC_LayerCmd>
  LTDC_LayerCmd(LTDC_Layer2, ENABLE);
 800283c:	2101      	movs	r1, #1
 800283e:	480a      	ldr	r0, [pc, #40]	; (8002868 <LCD_LayerInit+0xb0>)
 8002840:	f7fe ffaa 	bl	8001798 <LTDC_LayerCmd>
  
  /* LTDC configuration reload */  
  LTDC_ReloadConfig(LTDC_IMReload);
 8002844:	2001      	movs	r0, #1
 8002846:	f7fe fefd 	bl	8001644 <LTDC_ReloadConfig>
  
  /* Set default font */    
  LCD_SetFont(&LCD_DEFAULT_FONT); 
 800284a:	4808      	ldr	r0, [pc, #32]	; (800286c <LCD_LayerInit+0xb4>)
 800284c:	f000 f84a 	bl	80028e4 <LCD_SetFont>
  
  /* dithering activation */
  LTDC_DitherCmd(ENABLE);
 8002850:	2001      	movs	r0, #1
 8002852:	f7fe fed9 	bl	8001608 <LTDC_DitherCmd>
}
 8002856:	bf00      	nop
 8002858:	3740      	adds	r7, #64	; 0x40
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	40016884 	.word	0x40016884
 8002864:	d0050000 	.word	0xd0050000
 8002868:	40016904 	.word	0x40016904
 800286c:	20000010 	.word	0x20000010

08002870 <LCD_ChipSelect>:
  * @brief  Enable or Disable the LCD through CS pin
  * @param  NewState CS pin state
  * @retval None
  */
void LCD_ChipSelect(FunctionalState NewState)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0
 8002876:	4603      	mov	r3, r0
 8002878:	71fb      	strb	r3, [r7, #7]
  if (NewState == DISABLE)
 800287a:	79fb      	ldrb	r3, [r7, #7]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d104      	bne.n	800288a <LCD_ChipSelect+0x1a>
  {
    GPIO_ResetBits(LCD_NCS_GPIO_PORT, LCD_NCS_PIN); /* CS pin low: LCD disabled */
 8002880:	2104      	movs	r1, #4
 8002882:	4806      	ldr	r0, [pc, #24]	; (800289c <LCD_ChipSelect+0x2c>)
 8002884:	f7fe fd87 	bl	8001396 <GPIO_ResetBits>
  }
  else
  {
    GPIO_SetBits(LCD_NCS_GPIO_PORT, LCD_NCS_PIN); /* CS pin high: LCD enabled */
  }
}
 8002888:	e003      	b.n	8002892 <LCD_ChipSelect+0x22>
    GPIO_SetBits(LCD_NCS_GPIO_PORT, LCD_NCS_PIN); /* CS pin high: LCD enabled */
 800288a:	2104      	movs	r1, #4
 800288c:	4803      	ldr	r0, [pc, #12]	; (800289c <LCD_ChipSelect+0x2c>)
 800288e:	f7fe fd73 	bl	8001378 <GPIO_SetBits>
}
 8002892:	bf00      	nop
 8002894:	3708      	adds	r7, #8
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	40020800 	.word	0x40020800

080028a0 <LCD_SetLayer>:
  * @brief  Sets the LCD Layer.
  * @param  Layerx: specifies the Layer foreground or background.
  * @retval None
  */
void LCD_SetLayer(__IO uint32_t Layerx)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  if (Layerx == LCD_BACKGROUND_LAYER)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d107      	bne.n	80028be <LCD_SetLayer+0x1e>
  {
    CurrentFrameBuffer = LCD_FRAME_BUFFER; 
 80028ae:	4b0a      	ldr	r3, [pc, #40]	; (80028d8 <LCD_SetLayer+0x38>)
 80028b0:	f04f 4250 	mov.w	r2, #3489660928	; 0xd0000000
 80028b4:	601a      	str	r2, [r3, #0]
    CurrentLayer = LCD_BACKGROUND_LAYER;
 80028b6:	4b09      	ldr	r3, [pc, #36]	; (80028dc <LCD_SetLayer+0x3c>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	601a      	str	r2, [r3, #0]
  else
  {
    CurrentFrameBuffer = LCD_FRAME_BUFFER + BUFFER_OFFSET;
    CurrentLayer = LCD_FOREGROUND_LAYER;
  }
}  
 80028bc:	e005      	b.n	80028ca <LCD_SetLayer+0x2a>
    CurrentFrameBuffer = LCD_FRAME_BUFFER + BUFFER_OFFSET;
 80028be:	4b06      	ldr	r3, [pc, #24]	; (80028d8 <LCD_SetLayer+0x38>)
 80028c0:	4a07      	ldr	r2, [pc, #28]	; (80028e0 <LCD_SetLayer+0x40>)
 80028c2:	601a      	str	r2, [r3, #0]
    CurrentLayer = LCD_FOREGROUND_LAYER;
 80028c4:	4b05      	ldr	r3, [pc, #20]	; (80028dc <LCD_SetLayer+0x3c>)
 80028c6:	2201      	movs	r2, #1
 80028c8:	601a      	str	r2, [r3, #0]
}  
 80028ca:	bf00      	nop
 80028cc:	370c      	adds	r7, #12
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr
 80028d6:	bf00      	nop
 80028d8:	20000018 	.word	0x20000018
 80028dc:	200028f0 	.word	0x200028f0
 80028e0:	d0050000 	.word	0xd0050000

080028e4 <LCD_SetFont>:
  * @brief  Sets the Text Font.
  * @param  fonts: specifies the font to be used.
  * @retval None
  */
void LCD_SetFont(sFONT *fonts)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  LCD_Currentfonts = fonts;
 80028ec:	4a04      	ldr	r2, [pc, #16]	; (8002900 <LCD_SetFont+0x1c>)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6013      	str	r3, [r2, #0]
}
 80028f2:	bf00      	nop
 80028f4:	370c      	adds	r7, #12
 80028f6:	46bd      	mov	sp, r7
 80028f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fc:	4770      	bx	lr
 80028fe:	bf00      	nop
 8002900:	200028ec 	.word	0x200028ec

08002904 <LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background.
  * @retval None
  */
void LCD_Clear(uint16_t Color)
{
 8002904:	b480      	push	{r7}
 8002906:	b085      	sub	sp, #20
 8002908:	af00      	add	r7, sp, #0
 800290a:	4603      	mov	r3, r0
 800290c:	80fb      	strh	r3, [r7, #6]
  uint32_t index = 0;
 800290e:	2300      	movs	r3, #0
 8002910:	60fb      	str	r3, [r7, #12]
  
  /* erase memory */
  for (index = 0x00; index < BUFFER_OFFSET; index++)
 8002912:	2300      	movs	r3, #0
 8002914:	60fb      	str	r3, [r7, #12]
 8002916:	e00a      	b.n	800292e <LCD_Clear+0x2a>
  {
    *(__IO uint16_t*)(CurrentFrameBuffer + (2*index)) = Color;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	005a      	lsls	r2, r3, #1
 800291c:	4b09      	ldr	r3, [pc, #36]	; (8002944 <LCD_Clear+0x40>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4413      	add	r3, r2
 8002922:	461a      	mov	r2, r3
 8002924:	88fb      	ldrh	r3, [r7, #6]
 8002926:	8013      	strh	r3, [r2, #0]
  for (index = 0x00; index < BUFFER_OFFSET; index++)
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	3301      	adds	r3, #1
 800292c:	60fb      	str	r3, [r7, #12]
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002934:	d3f0      	bcc.n	8002918 <LCD_Clear+0x14>
  } 
}
 8002936:	bf00      	nop
 8002938:	3714      	adds	r7, #20
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr
 8002942:	bf00      	nop
 8002944:	20000018 	.word	0x20000018

08002948 <LCD_WriteCommand>:
  * @brief  Writes command to select the LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void LCD_WriteCommand(uint8_t LCD_Reg)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b082      	sub	sp, #8
 800294c:	af00      	add	r7, sp, #0
 800294e:	4603      	mov	r3, r0
 8002950:	71fb      	strb	r3, [r7, #7]
    /* Reset WRX to send command */
  LCD_CtrlLinesWrite(LCD_WRX_GPIO_PORT, LCD_WRX_PIN, Bit_RESET);
 8002952:	2200      	movs	r2, #0
 8002954:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002958:	480e      	ldr	r0, [pc, #56]	; (8002994 <LCD_WriteCommand+0x4c>)
 800295a:	f000 f9bb 	bl	8002cd4 <LCD_CtrlLinesWrite>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_ChipSelect(DISABLE);
 800295e:	2000      	movs	r0, #0
 8002960:	f7ff ff86 	bl	8002870 <LCD_ChipSelect>
  SPI_I2S_SendData(LCD_SPI, LCD_Reg);
 8002964:	79fb      	ldrb	r3, [r7, #7]
 8002966:	b29b      	uxth	r3, r3
 8002968:	4619      	mov	r1, r3
 800296a:	480b      	ldr	r0, [pc, #44]	; (8002998 <LCD_WriteCommand+0x50>)
 800296c:	f7ff fa4e 	bl	8001e0c <SPI_I2S_SendData>
  
  /* Wait until a data is sent(not busy), before config /CS HIGH */
  while(SPI_I2S_GetFlagStatus(LCD_SPI, SPI_I2S_FLAG_BSY) != RESET);
 8002970:	bf00      	nop
 8002972:	2180      	movs	r1, #128	; 0x80
 8002974:	4808      	ldr	r0, [pc, #32]	; (8002998 <LCD_WriteCommand+0x50>)
 8002976:	f7ff fa58 	bl	8001e2a <SPI_I2S_GetFlagStatus>
 800297a:	4603      	mov	r3, r0
 800297c:	2b00      	cmp	r3, #0
 800297e:	d1f8      	bne.n	8002972 <LCD_WriteCommand+0x2a>
  delay(10);
 8002980:	200a      	movs	r0, #10
 8002982:	f000 fad9 	bl	8002f38 <delay>
  LCD_ChipSelect(ENABLE);
 8002986:	2001      	movs	r0, #1
 8002988:	f7ff ff72 	bl	8002870 <LCD_ChipSelect>
}
 800298c:	bf00      	nop
 800298e:	3708      	adds	r7, #8
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}
 8002994:	40020c00 	.word	0x40020c00
 8002998:	40015000 	.word	0x40015000

0800299c <LCD_WriteData>:
  *         This function must be used after LCD_WriteCommand() function
  * @param  value: data to write to the selected register.
  * @retval None
  */
void LCD_WriteData(uint8_t value)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b082      	sub	sp, #8
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	4603      	mov	r3, r0
 80029a4:	71fb      	strb	r3, [r7, #7]
    /* Set WRX to send data */
  LCD_CtrlLinesWrite(LCD_WRX_GPIO_PORT, LCD_WRX_PIN, Bit_SET);
 80029a6:	2201      	movs	r2, #1
 80029a8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80029ac:	480e      	ldr	r0, [pc, #56]	; (80029e8 <LCD_WriteData+0x4c>)
 80029ae:	f000 f991 	bl	8002cd4 <LCD_CtrlLinesWrite>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_ChipSelect(DISABLE);
 80029b2:	2000      	movs	r0, #0
 80029b4:	f7ff ff5c 	bl	8002870 <LCD_ChipSelect>
  SPI_I2S_SendData(LCD_SPI, value);
 80029b8:	79fb      	ldrb	r3, [r7, #7]
 80029ba:	b29b      	uxth	r3, r3
 80029bc:	4619      	mov	r1, r3
 80029be:	480b      	ldr	r0, [pc, #44]	; (80029ec <LCD_WriteData+0x50>)
 80029c0:	f7ff fa24 	bl	8001e0c <SPI_I2S_SendData>
  
  /* Wait until a data is sent(not busy), before config /CS HIGH */
  while(SPI_I2S_GetFlagStatus(LCD_SPI, SPI_I2S_FLAG_BSY) != RESET);
 80029c4:	bf00      	nop
 80029c6:	2180      	movs	r1, #128	; 0x80
 80029c8:	4808      	ldr	r0, [pc, #32]	; (80029ec <LCD_WriteData+0x50>)
 80029ca:	f7ff fa2e 	bl	8001e2a <SPI_I2S_GetFlagStatus>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d1f8      	bne.n	80029c6 <LCD_WriteData+0x2a>
  delay(10);
 80029d4:	200a      	movs	r0, #10
 80029d6:	f000 faaf 	bl	8002f38 <delay>
  LCD_ChipSelect(ENABLE);
 80029da:	2001      	movs	r0, #1
 80029dc:	f7ff ff48 	bl	8002870 <LCD_ChipSelect>
}
 80029e0:	bf00      	nop
 80029e2:	3708      	adds	r7, #8
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bd80      	pop	{r7, pc}
 80029e8:	40020c00 	.word	0x40020c00
 80029ec:	40015000 	.word	0x40015000

080029f0 <LCD_PowerOn>:

void LCD_PowerOn(void)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	af00      	add	r7, sp, #0
  LCD_WriteCommand(0xCA);
 80029f4:	20ca      	movs	r0, #202	; 0xca
 80029f6:	f7ff ffa7 	bl	8002948 <LCD_WriteCommand>
  LCD_WriteData(0xC3);
 80029fa:	20c3      	movs	r0, #195	; 0xc3
 80029fc:	f7ff ffce 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x08);
 8002a00:	2008      	movs	r0, #8
 8002a02:	f7ff ffcb 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x50);
 8002a06:	2050      	movs	r0, #80	; 0x50
 8002a08:	f7ff ffc8 	bl	800299c <LCD_WriteData>
  LCD_WriteCommand(LCD_POWERB);
 8002a0c:	20cf      	movs	r0, #207	; 0xcf
 8002a0e:	f7ff ff9b 	bl	8002948 <LCD_WriteCommand>
  LCD_WriteData(0x00);
 8002a12:	2000      	movs	r0, #0
 8002a14:	f7ff ffc2 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0xC1);
 8002a18:	20c1      	movs	r0, #193	; 0xc1
 8002a1a:	f7ff ffbf 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x30);
 8002a1e:	2030      	movs	r0, #48	; 0x30
 8002a20:	f7ff ffbc 	bl	800299c <LCD_WriteData>
  LCD_WriteCommand(LCD_POWER_SEQ);
 8002a24:	20ed      	movs	r0, #237	; 0xed
 8002a26:	f7ff ff8f 	bl	8002948 <LCD_WriteCommand>
  LCD_WriteData(0x64);
 8002a2a:	2064      	movs	r0, #100	; 0x64
 8002a2c:	f7ff ffb6 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x03);
 8002a30:	2003      	movs	r0, #3
 8002a32:	f7ff ffb3 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x12);
 8002a36:	2012      	movs	r0, #18
 8002a38:	f7ff ffb0 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x81);
 8002a3c:	2081      	movs	r0, #129	; 0x81
 8002a3e:	f7ff ffad 	bl	800299c <LCD_WriteData>
  LCD_WriteCommand(LCD_DTCA);
 8002a42:	20e8      	movs	r0, #232	; 0xe8
 8002a44:	f7ff ff80 	bl	8002948 <LCD_WriteCommand>
  LCD_WriteData(0x85);
 8002a48:	2085      	movs	r0, #133	; 0x85
 8002a4a:	f7ff ffa7 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x00);
 8002a4e:	2000      	movs	r0, #0
 8002a50:	f7ff ffa4 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x78);
 8002a54:	2078      	movs	r0, #120	; 0x78
 8002a56:	f7ff ffa1 	bl	800299c <LCD_WriteData>
  LCD_WriteCommand(LCD_POWERA);
 8002a5a:	20cb      	movs	r0, #203	; 0xcb
 8002a5c:	f7ff ff74 	bl	8002948 <LCD_WriteCommand>
  LCD_WriteData(0x39);
 8002a60:	2039      	movs	r0, #57	; 0x39
 8002a62:	f7ff ff9b 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x2C);
 8002a66:	202c      	movs	r0, #44	; 0x2c
 8002a68:	f7ff ff98 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x00);
 8002a6c:	2000      	movs	r0, #0
 8002a6e:	f7ff ff95 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x34);
 8002a72:	2034      	movs	r0, #52	; 0x34
 8002a74:	f7ff ff92 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x02);
 8002a78:	2002      	movs	r0, #2
 8002a7a:	f7ff ff8f 	bl	800299c <LCD_WriteData>
  LCD_WriteCommand(LCD_PRC);
 8002a7e:	20f7      	movs	r0, #247	; 0xf7
 8002a80:	f7ff ff62 	bl	8002948 <LCD_WriteCommand>
  LCD_WriteData(0x20);
 8002a84:	2020      	movs	r0, #32
 8002a86:	f7ff ff89 	bl	800299c <LCD_WriteData>
  LCD_WriteCommand(LCD_DTCB);
 8002a8a:	20ea      	movs	r0, #234	; 0xea
 8002a8c:	f7ff ff5c 	bl	8002948 <LCD_WriteCommand>
  LCD_WriteData(0x00);
 8002a90:	2000      	movs	r0, #0
 8002a92:	f7ff ff83 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x00);
 8002a96:	2000      	movs	r0, #0
 8002a98:	f7ff ff80 	bl	800299c <LCD_WriteData>
  LCD_WriteCommand(LCD_FRC);
 8002a9c:	20b1      	movs	r0, #177	; 0xb1
 8002a9e:	f7ff ff53 	bl	8002948 <LCD_WriteCommand>
  LCD_WriteData(0x00);
 8002aa2:	2000      	movs	r0, #0
 8002aa4:	f7ff ff7a 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x1B);
 8002aa8:	201b      	movs	r0, #27
 8002aaa:	f7ff ff77 	bl	800299c <LCD_WriteData>
  LCD_WriteCommand(LCD_DFC);
 8002aae:	20b6      	movs	r0, #182	; 0xb6
 8002ab0:	f7ff ff4a 	bl	8002948 <LCD_WriteCommand>
  LCD_WriteData(0x0A);
 8002ab4:	200a      	movs	r0, #10
 8002ab6:	f7ff ff71 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0xA2);
 8002aba:	20a2      	movs	r0, #162	; 0xa2
 8002abc:	f7ff ff6e 	bl	800299c <LCD_WriteData>
  LCD_WriteCommand(LCD_POWER1);
 8002ac0:	20c0      	movs	r0, #192	; 0xc0
 8002ac2:	f7ff ff41 	bl	8002948 <LCD_WriteCommand>
  LCD_WriteData(0x10);
 8002ac6:	2010      	movs	r0, #16
 8002ac8:	f7ff ff68 	bl	800299c <LCD_WriteData>
  LCD_WriteCommand(LCD_POWER2);
 8002acc:	20c1      	movs	r0, #193	; 0xc1
 8002ace:	f7ff ff3b 	bl	8002948 <LCD_WriteCommand>
  LCD_WriteData(0x10);
 8002ad2:	2010      	movs	r0, #16
 8002ad4:	f7ff ff62 	bl	800299c <LCD_WriteData>
  LCD_WriteCommand(LCD_VCOM1);
 8002ad8:	20c5      	movs	r0, #197	; 0xc5
 8002ada:	f7ff ff35 	bl	8002948 <LCD_WriteCommand>
  LCD_WriteData(0x45);
 8002ade:	2045      	movs	r0, #69	; 0x45
 8002ae0:	f7ff ff5c 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x15);
 8002ae4:	2015      	movs	r0, #21
 8002ae6:	f7ff ff59 	bl	800299c <LCD_WriteData>
  LCD_WriteCommand(LCD_VCOM2);
 8002aea:	20c7      	movs	r0, #199	; 0xc7
 8002aec:	f7ff ff2c 	bl	8002948 <LCD_WriteCommand>
  LCD_WriteData(0x90);
 8002af0:	2090      	movs	r0, #144	; 0x90
 8002af2:	f7ff ff53 	bl	800299c <LCD_WriteData>
  LCD_WriteCommand(LCD_MAC);
 8002af6:	2036      	movs	r0, #54	; 0x36
 8002af8:	f7ff ff26 	bl	8002948 <LCD_WriteCommand>
  LCD_WriteData(0xC8);
 8002afc:	20c8      	movs	r0, #200	; 0xc8
 8002afe:	f7ff ff4d 	bl	800299c <LCD_WriteData>
  LCD_WriteCommand(LCD_3GAMMA_EN);
 8002b02:	20f2      	movs	r0, #242	; 0xf2
 8002b04:	f7ff ff20 	bl	8002948 <LCD_WriteCommand>
  LCD_WriteData(0x00);
 8002b08:	2000      	movs	r0, #0
 8002b0a:	f7ff ff47 	bl	800299c <LCD_WriteData>
  LCD_WriteCommand(LCD_RGB_INTERFACE);
 8002b0e:	20b0      	movs	r0, #176	; 0xb0
 8002b10:	f7ff ff1a 	bl	8002948 <LCD_WriteCommand>
  LCD_WriteData(0xC2);
 8002b14:	20c2      	movs	r0, #194	; 0xc2
 8002b16:	f7ff ff41 	bl	800299c <LCD_WriteData>
  LCD_WriteCommand(LCD_DFC);
 8002b1a:	20b6      	movs	r0, #182	; 0xb6
 8002b1c:	f7ff ff14 	bl	8002948 <LCD_WriteCommand>
  LCD_WriteData(0x0A);
 8002b20:	200a      	movs	r0, #10
 8002b22:	f7ff ff3b 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0xA7);
 8002b26:	20a7      	movs	r0, #167	; 0xa7
 8002b28:	f7ff ff38 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x27);
 8002b2c:	2027      	movs	r0, #39	; 0x27
 8002b2e:	f7ff ff35 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x04);
 8002b32:	2004      	movs	r0, #4
 8002b34:	f7ff ff32 	bl	800299c <LCD_WriteData>

  /* colomn address set */
  LCD_WriteCommand(LCD_COLUMN_ADDR);
 8002b38:	202a      	movs	r0, #42	; 0x2a
 8002b3a:	f7ff ff05 	bl	8002948 <LCD_WriteCommand>
  LCD_WriteData(0x00);
 8002b3e:	2000      	movs	r0, #0
 8002b40:	f7ff ff2c 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x00);
 8002b44:	2000      	movs	r0, #0
 8002b46:	f7ff ff29 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x00);
 8002b4a:	2000      	movs	r0, #0
 8002b4c:	f7ff ff26 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0xEF);
 8002b50:	20ef      	movs	r0, #239	; 0xef
 8002b52:	f7ff ff23 	bl	800299c <LCD_WriteData>
  /* Page Address Set */
  LCD_WriteCommand(LCD_PAGE_ADDR);
 8002b56:	202b      	movs	r0, #43	; 0x2b
 8002b58:	f7ff fef6 	bl	8002948 <LCD_WriteCommand>
  LCD_WriteData(0x00);
 8002b5c:	2000      	movs	r0, #0
 8002b5e:	f7ff ff1d 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x00);
 8002b62:	2000      	movs	r0, #0
 8002b64:	f7ff ff1a 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x01);
 8002b68:	2001      	movs	r0, #1
 8002b6a:	f7ff ff17 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x3F);
 8002b6e:	203f      	movs	r0, #63	; 0x3f
 8002b70:	f7ff ff14 	bl	800299c <LCD_WriteData>
  LCD_WriteCommand(LCD_INTERFACE);
 8002b74:	20f6      	movs	r0, #246	; 0xf6
 8002b76:	f7ff fee7 	bl	8002948 <LCD_WriteCommand>
  LCD_WriteData(0x01);
 8002b7a:	2001      	movs	r0, #1
 8002b7c:	f7ff ff0e 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x00);
 8002b80:	2000      	movs	r0, #0
 8002b82:	f7ff ff0b 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x06);
 8002b86:	2006      	movs	r0, #6
 8002b88:	f7ff ff08 	bl	800299c <LCD_WriteData>
  
  LCD_WriteCommand(LCD_GRAM);
 8002b8c:	202c      	movs	r0, #44	; 0x2c
 8002b8e:	f7ff fedb 	bl	8002948 <LCD_WriteCommand>
  delay(200);
 8002b92:	20c8      	movs	r0, #200	; 0xc8
 8002b94:	f000 f9d0 	bl	8002f38 <delay>
  
  LCD_WriteCommand(LCD_GAMMA);
 8002b98:	2026      	movs	r0, #38	; 0x26
 8002b9a:	f7ff fed5 	bl	8002948 <LCD_WriteCommand>
  LCD_WriteData(0x01);
 8002b9e:	2001      	movs	r0, #1
 8002ba0:	f7ff fefc 	bl	800299c <LCD_WriteData>
  
  LCD_WriteCommand(LCD_PGAMMA);
 8002ba4:	20e0      	movs	r0, #224	; 0xe0
 8002ba6:	f7ff fecf 	bl	8002948 <LCD_WriteCommand>
  LCD_WriteData(0x0F);
 8002baa:	200f      	movs	r0, #15
 8002bac:	f7ff fef6 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x29);
 8002bb0:	2029      	movs	r0, #41	; 0x29
 8002bb2:	f7ff fef3 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x24);
 8002bb6:	2024      	movs	r0, #36	; 0x24
 8002bb8:	f7ff fef0 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x0C);
 8002bbc:	200c      	movs	r0, #12
 8002bbe:	f7ff feed 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x0E);
 8002bc2:	200e      	movs	r0, #14
 8002bc4:	f7ff feea 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x09);
 8002bc8:	2009      	movs	r0, #9
 8002bca:	f7ff fee7 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x4E);
 8002bce:	204e      	movs	r0, #78	; 0x4e
 8002bd0:	f7ff fee4 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x78);
 8002bd4:	2078      	movs	r0, #120	; 0x78
 8002bd6:	f7ff fee1 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x3C);
 8002bda:	203c      	movs	r0, #60	; 0x3c
 8002bdc:	f7ff fede 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x09);
 8002be0:	2009      	movs	r0, #9
 8002be2:	f7ff fedb 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x13);
 8002be6:	2013      	movs	r0, #19
 8002be8:	f7ff fed8 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x05);
 8002bec:	2005      	movs	r0, #5
 8002bee:	f7ff fed5 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x17);
 8002bf2:	2017      	movs	r0, #23
 8002bf4:	f7ff fed2 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x11);
 8002bf8:	2011      	movs	r0, #17
 8002bfa:	f7ff fecf 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x00);
 8002bfe:	2000      	movs	r0, #0
 8002c00:	f7ff fecc 	bl	800299c <LCD_WriteData>
  LCD_WriteCommand(LCD_NGAMMA);
 8002c04:	20e1      	movs	r0, #225	; 0xe1
 8002c06:	f7ff fe9f 	bl	8002948 <LCD_WriteCommand>
  LCD_WriteData(0x00);
 8002c0a:	2000      	movs	r0, #0
 8002c0c:	f7ff fec6 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x16);
 8002c10:	2016      	movs	r0, #22
 8002c12:	f7ff fec3 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x1B);
 8002c16:	201b      	movs	r0, #27
 8002c18:	f7ff fec0 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x04);
 8002c1c:	2004      	movs	r0, #4
 8002c1e:	f7ff febd 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x11);
 8002c22:	2011      	movs	r0, #17
 8002c24:	f7ff feba 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x07);
 8002c28:	2007      	movs	r0, #7
 8002c2a:	f7ff feb7 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x31);
 8002c2e:	2031      	movs	r0, #49	; 0x31
 8002c30:	f7ff feb4 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x33);
 8002c34:	2033      	movs	r0, #51	; 0x33
 8002c36:	f7ff feb1 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x42);
 8002c3a:	2042      	movs	r0, #66	; 0x42
 8002c3c:	f7ff feae 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x05);
 8002c40:	2005      	movs	r0, #5
 8002c42:	f7ff feab 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x0C);
 8002c46:	200c      	movs	r0, #12
 8002c48:	f7ff fea8 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x0A);
 8002c4c:	200a      	movs	r0, #10
 8002c4e:	f7ff fea5 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x28);
 8002c52:	2028      	movs	r0, #40	; 0x28
 8002c54:	f7ff fea2 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x2F);
 8002c58:	202f      	movs	r0, #47	; 0x2f
 8002c5a:	f7ff fe9f 	bl	800299c <LCD_WriteData>
  LCD_WriteData(0x0F);
 8002c5e:	200f      	movs	r0, #15
 8002c60:	f7ff fe9c 	bl	800299c <LCD_WriteData>
  
  LCD_WriteCommand(LCD_SLEEP_OUT);
 8002c64:	2011      	movs	r0, #17
 8002c66:	f7ff fe6f 	bl	8002948 <LCD_WriteCommand>
  delay(200);
 8002c6a:	20c8      	movs	r0, #200	; 0xc8
 8002c6c:	f000 f964 	bl	8002f38 <delay>
  LCD_WriteCommand(LCD_DISPLAY_ON);
 8002c70:	2029      	movs	r0, #41	; 0x29
 8002c72:	f7ff fe69 	bl	8002948 <LCD_WriteCommand>
  /* GRAM start writing */
  LCD_WriteCommand(LCD_GRAM);
 8002c76:	202c      	movs	r0, #44	; 0x2c
 8002c78:	f7ff fe66 	bl	8002948 <LCD_WriteCommand>
 }
 8002c7c:	bf00      	nop
 8002c7e:	bd80      	pop	{r7, pc}

08002c80 <LCD_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void LCD_DisplayOn(void)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	af00      	add	r7, sp, #0
  LCD_WriteCommand(LCD_DISPLAY_ON);
 8002c84:	2029      	movs	r0, #41	; 0x29
 8002c86:	f7ff fe5f 	bl	8002948 <LCD_WriteCommand>
}
 8002c8a:	bf00      	nop
 8002c8c:	bd80      	pop	{r7, pc}
	...

08002c90 <LCD_CtrlLinesConfig>:
  *         when VDDIO is lower than required LCD supply.
  * @param  None
  * @retval None
  */
void LCD_CtrlLinesConfig(void)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b082      	sub	sp, #8
 8002c94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  RCC_AHB1PeriphClockCmd(LCD_NCS_GPIO_CLK, ENABLE);
 8002c96:	2101      	movs	r1, #1
 8002c98:	2004      	movs	r0, #4
 8002c9a:	f7fe feeb 	bl	8001a74 <RCC_AHB1PeriphClockCmd>

  /* Configure NCS in Output Push-Pull mode */
  GPIO_InitStructure.GPIO_Pin = LCD_NCS_PIN;
 8002c9e:	2304      	movs	r3, #4
 8002ca0:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8002ca2:	2302      	movs	r3, #2
 8002ca4:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8002caa:	2300      	movs	r3, #0
 8002cac:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8002cb2:	463b      	mov	r3, r7
 8002cb4:	4619      	mov	r1, r3
 8002cb6:	4806      	ldr	r0, [pc, #24]	; (8002cd0 <LCD_CtrlLinesConfig+0x40>)
 8002cb8:	f7fe fab6 	bl	8001228 <GPIO_Init>

  LCD_CtrlLinesWrite(LCD_NCS_GPIO_PORT, LCD_NCS_PIN, Bit_SET);
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	2104      	movs	r1, #4
 8002cc0:	4803      	ldr	r0, [pc, #12]	; (8002cd0 <LCD_CtrlLinesConfig+0x40>)
 8002cc2:	f000 f807 	bl	8002cd4 <LCD_CtrlLinesWrite>
}
 8002cc6:	bf00      	nop
 8002cc8:	3708      	adds	r7, #8
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	40020800 	.word	0x40020800

08002cd4 <LCD_CtrlLinesWrite>:
  *     @arg Bit_RESET: to clear the port pin
  *     @arg Bit_SET: to set the port pin
  * @retval None
  */
void LCD_CtrlLinesWrite(GPIO_TypeDef* GPIOx, uint16_t CtrlPins, BitAction BitVal)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b082      	sub	sp, #8
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
 8002cdc:	460b      	mov	r3, r1
 8002cde:	807b      	strh	r3, [r7, #2]
 8002ce0:	4613      	mov	r3, r2
 8002ce2:	707b      	strb	r3, [r7, #1]
  /* Set or Reset the control line */
  GPIO_WriteBit(GPIOx, (uint16_t)CtrlPins, (BitAction)BitVal);
 8002ce4:	787a      	ldrb	r2, [r7, #1]
 8002ce6:	887b      	ldrh	r3, [r7, #2]
 8002ce8:	4619      	mov	r1, r3
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	f7fe fb62 	bl	80013b4 <GPIO_WriteBit>
}
 8002cf0:	bf00      	nop
 8002cf2:	3708      	adds	r7, #8
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}

08002cf8 <LCD_SPIConfig>:
  * @brief  Configures the LCD_SPI interface.
  * @param  None
  * @retval None
  */
void LCD_SPIConfig(void)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b088      	sub	sp, #32
 8002cfc:	af00      	add	r7, sp, #0
  SPI_InitTypeDef    SPI_InitStructure;
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable LCD_SPI_SCK_GPIO_CLK, LCD_SPI_MISO_GPIO_CLK and LCD_SPI_MOSI_GPIO_CLK clock */
  RCC_AHB1PeriphClockCmd(LCD_SPI_SCK_GPIO_CLK | LCD_SPI_MISO_GPIO_CLK | LCD_SPI_MOSI_GPIO_CLK, ENABLE);
 8002cfe:	2101      	movs	r1, #1
 8002d00:	2020      	movs	r0, #32
 8002d02:	f7fe feb7 	bl	8001a74 <RCC_AHB1PeriphClockCmd>

  /* Enable LCD_SPI and SYSCFG clock  */
  RCC_APB2PeriphClockCmd(LCD_SPI_CLK, ENABLE);
 8002d06:	2101      	movs	r1, #1
 8002d08:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8002d0c:	f7fe ff12 	bl	8001b34 <RCC_APB2PeriphClockCmd>
  
  /* Configure LCD_SPI SCK pin */
  GPIO_InitStructure.GPIO_Pin = LCD_SPI_SCK_PIN;
 8002d10:	2380      	movs	r3, #128	; 0x80
 8002d12:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8002d14:	2302      	movs	r3, #2
 8002d16:	727b      	strb	r3, [r7, #9]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8002d18:	2302      	movs	r3, #2
 8002d1a:	723b      	strb	r3, [r7, #8]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	72bb      	strb	r3, [r7, #10]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002d20:	2300      	movs	r3, #0
 8002d22:	72fb      	strb	r3, [r7, #11]
  GPIO_Init(LCD_SPI_SCK_GPIO_PORT, &GPIO_InitStructure);
 8002d24:	1d3b      	adds	r3, r7, #4
 8002d26:	4619      	mov	r1, r3
 8002d28:	4823      	ldr	r0, [pc, #140]	; (8002db8 <LCD_SPIConfig+0xc0>)
 8002d2a:	f7fe fa7d 	bl	8001228 <GPIO_Init>

  /* Configure LCD_SPI MISO pin */
  GPIO_InitStructure.GPIO_Pin = LCD_SPI_MISO_PIN;
 8002d2e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d32:	607b      	str	r3, [r7, #4]
  GPIO_Init(LCD_SPI_MISO_GPIO_PORT, &GPIO_InitStructure);
 8002d34:	1d3b      	adds	r3, r7, #4
 8002d36:	4619      	mov	r1, r3
 8002d38:	481f      	ldr	r0, [pc, #124]	; (8002db8 <LCD_SPIConfig+0xc0>)
 8002d3a:	f7fe fa75 	bl	8001228 <GPIO_Init>

  /* Configure LCD_SPI MOSI pin */
  GPIO_InitStructure.GPIO_Pin = LCD_SPI_MOSI_PIN;
 8002d3e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d42:	607b      	str	r3, [r7, #4]
  GPIO_Init(LCD_SPI_MOSI_GPIO_PORT, &GPIO_InitStructure);
 8002d44:	1d3b      	adds	r3, r7, #4
 8002d46:	4619      	mov	r1, r3
 8002d48:	481b      	ldr	r0, [pc, #108]	; (8002db8 <LCD_SPIConfig+0xc0>)
 8002d4a:	f7fe fa6d 	bl	8001228 <GPIO_Init>

  /* Connect SPI SCK */
  GPIO_PinAFConfig(LCD_SPI_SCK_GPIO_PORT, LCD_SPI_SCK_SOURCE, LCD_SPI_SCK_AF);
 8002d4e:	2205      	movs	r2, #5
 8002d50:	2107      	movs	r1, #7
 8002d52:	4819      	ldr	r0, [pc, #100]	; (8002db8 <LCD_SPIConfig+0xc0>)
 8002d54:	f7fe fb58 	bl	8001408 <GPIO_PinAFConfig>

  /* Connect SPI MISO */
  GPIO_PinAFConfig(LCD_SPI_MISO_GPIO_PORT, LCD_SPI_MISO_SOURCE, LCD_SPI_MISO_AF);
 8002d58:	2205      	movs	r2, #5
 8002d5a:	2108      	movs	r1, #8
 8002d5c:	4816      	ldr	r0, [pc, #88]	; (8002db8 <LCD_SPIConfig+0xc0>)
 8002d5e:	f7fe fb53 	bl	8001408 <GPIO_PinAFConfig>

  /* Connect SPI MOSI */
  GPIO_PinAFConfig(LCD_SPI_MOSI_GPIO_PORT, LCD_SPI_MOSI_SOURCE, LCD_SPI_MOSI_AF);
 8002d62:	2205      	movs	r2, #5
 8002d64:	2109      	movs	r1, #9
 8002d66:	4814      	ldr	r0, [pc, #80]	; (8002db8 <LCD_SPIConfig+0xc0>)
 8002d68:	f7fe fb4e 	bl	8001408 <GPIO_PinAFConfig>
  
  SPI_I2S_DeInit(LCD_SPI);
 8002d6c:	4813      	ldr	r0, [pc, #76]	; (8002dbc <LCD_SPIConfig+0xc4>)
 8002d6e:	f7fe ff7b 	bl	8001c68 <SPI_I2S_DeInit>
  
  /* SPI Config */
  SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex; //SPI_Direction_1Line_Tx;
 8002d72:	2300      	movs	r3, #0
 8002d74:	81bb      	strh	r3, [r7, #12]
  SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 8002d76:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002d7a:	81fb      	strh	r3, [r7, #14]
  SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	823b      	strh	r3, [r7, #16]
  SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
 8002d80:	2300      	movs	r3, #0
 8002d82:	827b      	strh	r3, [r7, #18]
  SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
 8002d84:	2300      	movs	r3, #0
 8002d86:	82bb      	strh	r3, [r7, #20]
  SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 8002d88:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d8c:	82fb      	strh	r3, [r7, #22]
  SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4; 
 8002d8e:	2308      	movs	r3, #8
 8002d90:	833b      	strh	r3, [r7, #24]
  SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 8002d92:	2300      	movs	r3, #0
 8002d94:	837b      	strh	r3, [r7, #26]
  SPI_InitStructure.SPI_CRCPolynomial = 7;
 8002d96:	2307      	movs	r3, #7
 8002d98:	83bb      	strh	r3, [r7, #28]
  SPI_Init(LCD_SPI, &SPI_InitStructure);
 8002d9a:	f107 030c 	add.w	r3, r7, #12
 8002d9e:	4619      	mov	r1, r3
 8002da0:	4806      	ldr	r0, [pc, #24]	; (8002dbc <LCD_SPIConfig+0xc4>)
 8002da2:	f7fe ffcf 	bl	8001d44 <SPI_Init>

  /* SPI enable */
  SPI_Cmd(LCD_SPI, ENABLE);
 8002da6:	2101      	movs	r1, #1
 8002da8:	4804      	ldr	r0, [pc, #16]	; (8002dbc <LCD_SPIConfig+0xc4>)
 8002daa:	f7ff f80f 	bl	8001dcc <SPI_Cmd>
}
 8002dae:	bf00      	nop
 8002db0:	3720      	adds	r7, #32
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	40021400 	.word	0x40021400
 8002dbc:	40015000 	.word	0x40015000

08002dc0 <LCD_AF_GPIOConfig>:
  * @brief GPIO config for LTDC.
  * @retval
  *  None
  */
static void LCD_AF_GPIOConfig(void)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b082      	sub	sp, #8
 8002dc4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* Enable GPIOI, GPIOJ, GPIOG, GPIOF, GPIOH AHB Clocks */
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA | RCC_AHB1Periph_GPIOB | \
 8002dc6:	2101      	movs	r1, #1
 8002dc8:	206f      	movs	r0, #111	; 0x6f
 8002dca:	f7fe fe53 	bl	8001a74 <RCC_AHB1PeriphClockCmd>
           -----------------------------------------------------

*/

 /* GPIOA configuration */
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource3, GPIO_AF_LTDC);
 8002dce:	220e      	movs	r2, #14
 8002dd0:	2103      	movs	r1, #3
 8002dd2:	4853      	ldr	r0, [pc, #332]	; (8002f20 <LCD_AF_GPIOConfig+0x160>)
 8002dd4:	f7fe fb18 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource4, GPIO_AF_LTDC);
 8002dd8:	220e      	movs	r2, #14
 8002dda:	2104      	movs	r1, #4
 8002ddc:	4850      	ldr	r0, [pc, #320]	; (8002f20 <LCD_AF_GPIOConfig+0x160>)
 8002dde:	f7fe fb13 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource6, GPIO_AF_LTDC);
 8002de2:	220e      	movs	r2, #14
 8002de4:	2106      	movs	r1, #6
 8002de6:	484e      	ldr	r0, [pc, #312]	; (8002f20 <LCD_AF_GPIOConfig+0x160>)
 8002de8:	f7fe fb0e 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource11, GPIO_AF_LTDC);
 8002dec:	220e      	movs	r2, #14
 8002dee:	210b      	movs	r1, #11
 8002df0:	484b      	ldr	r0, [pc, #300]	; (8002f20 <LCD_AF_GPIOConfig+0x160>)
 8002df2:	f7fe fb09 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource12, GPIO_AF_LTDC);
 8002df6:	220e      	movs	r2, #14
 8002df8:	210c      	movs	r1, #12
 8002dfa:	4849      	ldr	r0, [pc, #292]	; (8002f20 <LCD_AF_GPIOConfig+0x160>)
 8002dfc:	f7fe fb04 	bl	8001408 <GPIO_PinAFConfig>

  GPIO_InitStruct.GPIO_Pin = GPIO_Pin_3 | GPIO_Pin_4 | GPIO_Pin_6 | \
 8002e00:	f641 0358 	movw	r3, #6232	; 0x1858
 8002e04:	603b      	str	r3, [r7, #0]
                             GPIO_Pin_11 | GPIO_Pin_12;
                             
  GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8002e06:	2302      	movs	r3, #2
 8002e08:	717b      	strb	r3, [r7, #5]
  GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8002e0a:	2302      	movs	r3, #2
 8002e0c:	713b      	strb	r3, [r7, #4]
  GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002e12:	2300      	movs	r3, #0
 8002e14:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e16:	463b      	mov	r3, r7
 8002e18:	4619      	mov	r1, r3
 8002e1a:	4841      	ldr	r0, [pc, #260]	; (8002f20 <LCD_AF_GPIOConfig+0x160>)
 8002e1c:	f7fe fa04 	bl	8001228 <GPIO_Init>
  
 /* GPIOB configuration */  
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource0, 0x09);
 8002e20:	2209      	movs	r2, #9
 8002e22:	2100      	movs	r1, #0
 8002e24:	483f      	ldr	r0, [pc, #252]	; (8002f24 <LCD_AF_GPIOConfig+0x164>)
 8002e26:	f7fe faef 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource1, 0x09);
 8002e2a:	2209      	movs	r2, #9
 8002e2c:	2101      	movs	r1, #1
 8002e2e:	483d      	ldr	r0, [pc, #244]	; (8002f24 <LCD_AF_GPIOConfig+0x164>)
 8002e30:	f7fe faea 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource8, GPIO_AF_LTDC);
 8002e34:	220e      	movs	r2, #14
 8002e36:	2108      	movs	r1, #8
 8002e38:	483a      	ldr	r0, [pc, #232]	; (8002f24 <LCD_AF_GPIOConfig+0x164>)
 8002e3a:	f7fe fae5 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource9, GPIO_AF_LTDC);
 8002e3e:	220e      	movs	r2, #14
 8002e40:	2109      	movs	r1, #9
 8002e42:	4838      	ldr	r0, [pc, #224]	; (8002f24 <LCD_AF_GPIOConfig+0x164>)
 8002e44:	f7fe fae0 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource10, GPIO_AF_LTDC);
 8002e48:	220e      	movs	r2, #14
 8002e4a:	210a      	movs	r1, #10
 8002e4c:	4835      	ldr	r0, [pc, #212]	; (8002f24 <LCD_AF_GPIOConfig+0x164>)
 8002e4e:	f7fe fadb 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_LTDC);
 8002e52:	220e      	movs	r2, #14
 8002e54:	210b      	movs	r1, #11
 8002e56:	4833      	ldr	r0, [pc, #204]	; (8002f24 <LCD_AF_GPIOConfig+0x164>)
 8002e58:	f7fe fad6 	bl	8001408 <GPIO_PinAFConfig>

  GPIO_InitStruct.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_8 | \
 8002e5c:	f640 7303 	movw	r3, #3843	; 0xf03
 8002e60:	603b      	str	r3, [r7, #0]
                             GPIO_Pin_9 | GPIO_Pin_10 | GPIO_Pin_11;
  
  GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e62:	463b      	mov	r3, r7
 8002e64:	4619      	mov	r1, r3
 8002e66:	482f      	ldr	r0, [pc, #188]	; (8002f24 <LCD_AF_GPIOConfig+0x164>)
 8002e68:	f7fe f9de 	bl	8001228 <GPIO_Init>

 /* GPIOC configuration */
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource6, GPIO_AF_LTDC);
 8002e6c:	220e      	movs	r2, #14
 8002e6e:	2106      	movs	r1, #6
 8002e70:	482d      	ldr	r0, [pc, #180]	; (8002f28 <LCD_AF_GPIOConfig+0x168>)
 8002e72:	f7fe fac9 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource7, GPIO_AF_LTDC);
 8002e76:	220e      	movs	r2, #14
 8002e78:	2107      	movs	r1, #7
 8002e7a:	482b      	ldr	r0, [pc, #172]	; (8002f28 <LCD_AF_GPIOConfig+0x168>)
 8002e7c:	f7fe fac4 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource10, GPIO_AF_LTDC);
 8002e80:	220e      	movs	r2, #14
 8002e82:	210a      	movs	r1, #10
 8002e84:	4828      	ldr	r0, [pc, #160]	; (8002f28 <LCD_AF_GPIOConfig+0x168>)
 8002e86:	f7fe fabf 	bl	8001408 <GPIO_PinAFConfig>
  
  GPIO_InitStruct.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7 | GPIO_Pin_10;
 8002e8a:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8002e8e:	603b      	str	r3, [r7, #0]
                             
  GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e90:	463b      	mov	r3, r7
 8002e92:	4619      	mov	r1, r3
 8002e94:	4824      	ldr	r0, [pc, #144]	; (8002f28 <LCD_AF_GPIOConfig+0x168>)
 8002e96:	f7fe f9c7 	bl	8001228 <GPIO_Init>

 /* GPIOD configuration */
  GPIO_PinAFConfig(GPIOD, GPIO_PinSource3, GPIO_AF_LTDC);
 8002e9a:	220e      	movs	r2, #14
 8002e9c:	2103      	movs	r1, #3
 8002e9e:	4823      	ldr	r0, [pc, #140]	; (8002f2c <LCD_AF_GPIOConfig+0x16c>)
 8002ea0:	f7fe fab2 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOD, GPIO_PinSource6, GPIO_AF_LTDC);
 8002ea4:	220e      	movs	r2, #14
 8002ea6:	2106      	movs	r1, #6
 8002ea8:	4820      	ldr	r0, [pc, #128]	; (8002f2c <LCD_AF_GPIOConfig+0x16c>)
 8002eaa:	f7fe faad 	bl	8001408 <GPIO_PinAFConfig>
  
  GPIO_InitStruct.GPIO_Pin = GPIO_Pin_3 | GPIO_Pin_6;
 8002eae:	2348      	movs	r3, #72	; 0x48
 8002eb0:	603b      	str	r3, [r7, #0]
                             
  GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002eb2:	463b      	mov	r3, r7
 8002eb4:	4619      	mov	r1, r3
 8002eb6:	481d      	ldr	r0, [pc, #116]	; (8002f2c <LCD_AF_GPIOConfig+0x16c>)
 8002eb8:	f7fe f9b6 	bl	8001228 <GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource10, GPIO_AF_LTDC);
 8002ebc:	220e      	movs	r2, #14
 8002ebe:	210a      	movs	r1, #10
 8002ec0:	481b      	ldr	r0, [pc, #108]	; (8002f30 <LCD_AF_GPIOConfig+0x170>)
 8002ec2:	f7fe faa1 	bl	8001408 <GPIO_PinAFConfig>
  
  GPIO_InitStruct.GPIO_Pin = GPIO_Pin_10;
 8002ec6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002eca:	603b      	str	r3, [r7, #0]
                             
  GPIO_Init(GPIOF, &GPIO_InitStruct);     
 8002ecc:	463b      	mov	r3, r7
 8002ece:	4619      	mov	r1, r3
 8002ed0:	4817      	ldr	r0, [pc, #92]	; (8002f30 <LCD_AF_GPIOConfig+0x170>)
 8002ed2:	f7fe f9a9 	bl	8001228 <GPIO_Init>

 /* GPIOG configuration */  
  GPIO_PinAFConfig(GPIOG, GPIO_PinSource6, GPIO_AF_LTDC);
 8002ed6:	220e      	movs	r2, #14
 8002ed8:	2106      	movs	r1, #6
 8002eda:	4816      	ldr	r0, [pc, #88]	; (8002f34 <LCD_AF_GPIOConfig+0x174>)
 8002edc:	f7fe fa94 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOG, GPIO_PinSource7, GPIO_AF_LTDC);
 8002ee0:	220e      	movs	r2, #14
 8002ee2:	2107      	movs	r1, #7
 8002ee4:	4813      	ldr	r0, [pc, #76]	; (8002f34 <LCD_AF_GPIOConfig+0x174>)
 8002ee6:	f7fe fa8f 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOG, GPIO_PinSource10, 0x09);
 8002eea:	2209      	movs	r2, #9
 8002eec:	210a      	movs	r1, #10
 8002eee:	4811      	ldr	r0, [pc, #68]	; (8002f34 <LCD_AF_GPIOConfig+0x174>)
 8002ef0:	f7fe fa8a 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOG, GPIO_PinSource11, GPIO_AF_LTDC);
 8002ef4:	220e      	movs	r2, #14
 8002ef6:	210b      	movs	r1, #11
 8002ef8:	480e      	ldr	r0, [pc, #56]	; (8002f34 <LCD_AF_GPIOConfig+0x174>)
 8002efa:	f7fe fa85 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOG, GPIO_PinSource12, 0x09);
 8002efe:	2209      	movs	r2, #9
 8002f00:	210c      	movs	r1, #12
 8002f02:	480c      	ldr	r0, [pc, #48]	; (8002f34 <LCD_AF_GPIOConfig+0x174>)
 8002f04:	f7fe fa80 	bl	8001408 <GPIO_PinAFConfig>

  GPIO_InitStruct.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7 | GPIO_Pin_10 | \
 8002f08:	f44f 53e6 	mov.w	r3, #7360	; 0x1cc0
 8002f0c:	603b      	str	r3, [r7, #0]
                             GPIO_Pin_11 | GPIO_Pin_12;
  
  GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002f0e:	463b      	mov	r3, r7
 8002f10:	4619      	mov	r1, r3
 8002f12:	4808      	ldr	r0, [pc, #32]	; (8002f34 <LCD_AF_GPIOConfig+0x174>)
 8002f14:	f7fe f988 	bl	8001228 <GPIO_Init>
 
}
 8002f18:	bf00      	nop
 8002f1a:	3708      	adds	r7, #8
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	40020000 	.word	0x40020000
 8002f24:	40020400 	.word	0x40020400
 8002f28:	40020800 	.word	0x40020800
 8002f2c:	40020c00 	.word	0x40020c00
 8002f30:	40021400 	.word	0x40021400
 8002f34:	40021800 	.word	0x40021800

08002f38 <delay>:
  * @brief  Inserts a delay time.
  * @param  nCount: specifies the delay time length.
  * @retval None
  */
static void delay(__IO uint32_t nCount)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b085      	sub	sp, #20
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t index = 0; 
 8002f40:	2300      	movs	r3, #0
 8002f42:	60fb      	str	r3, [r7, #12]
  for(index = nCount; index != 0; index--)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	60fb      	str	r3, [r7, #12]
 8002f48:	e002      	b.n	8002f50 <delay+0x18>
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	3b01      	subs	r3, #1
 8002f4e:	60fb      	str	r3, [r7, #12]
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d1f9      	bne.n	8002f4a <delay+0x12>
  {
  }
}
 8002f56:	bf00      	nop
 8002f58:	3714      	adds	r7, #20
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f60:	4770      	bx	lr

08002f62 <SDRAM_Init>:
  *         on the SDRAM.
  * @param  None
  * @retval None
  */
void SDRAM_Init(void)
{
 8002f62:	b580      	push	{r7, lr}
 8002f64:	b092      	sub	sp, #72	; 0x48
 8002f66:	af00      	add	r7, sp, #0
  FMC_SDRAMInitTypeDef  FMC_SDRAMInitStructure;
  FMC_SDRAMTimingInitTypeDef  FMC_SDRAMTimingInitStructure; 
  
  /* GPIO configuration for FMC SDRAM bank */
  SDRAM_GPIOConfig();
 8002f68:	f000 f836 	bl	8002fd8 <SDRAM_GPIOConfig>
  
  /* Enable FMC clock */
  RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FMC, ENABLE);
 8002f6c:	2101      	movs	r1, #1
 8002f6e:	2001      	movs	r0, #1
 8002f70:	f7fe fda0 	bl	8001ab4 <RCC_AHB3PeriphClockCmd>
 
/* FMC Configuration ---------------------------------------------------------*/
/* FMC SDRAM Bank configuration */   
  /* Timing configuration for 84 Mhz of SD clock frequency (168Mhz/2) */
  /* TMRD: 2 Clock cycles */
  FMC_SDRAMTimingInitStructure.FMC_LoadToActiveDelay = 2;      
 8002f74:	2302      	movs	r3, #2
 8002f76:	603b      	str	r3, [r7, #0]
  /* TXSR: min=70ns (6x11.90ns) */
  FMC_SDRAMTimingInitStructure.FMC_ExitSelfRefreshDelay = 7;
 8002f78:	2307      	movs	r3, #7
 8002f7a:	607b      	str	r3, [r7, #4]
  /* TRAS: min=42ns (4x11.90ns) max=120k (ns) */
  FMC_SDRAMTimingInitStructure.FMC_SelfRefreshTime = 4;
 8002f7c:	2304      	movs	r3, #4
 8002f7e:	60bb      	str	r3, [r7, #8]
  /* TRC:  min=63 (6x11.90ns) */        
  FMC_SDRAMTimingInitStructure.FMC_RowCycleDelay = 7;         
 8002f80:	2307      	movs	r3, #7
 8002f82:	60fb      	str	r3, [r7, #12]
  /* TWR:  2 Clock cycles */
  FMC_SDRAMTimingInitStructure.FMC_WriteRecoveryTime = 2;      
 8002f84:	2302      	movs	r3, #2
 8002f86:	613b      	str	r3, [r7, #16]
  /* TRP:  15ns => 2x11.90ns */
  FMC_SDRAMTimingInitStructure.FMC_RPDelay = 2;                
 8002f88:	2302      	movs	r3, #2
 8002f8a:	617b      	str	r3, [r7, #20]
  /* TRCD: 15ns => 2x11.90ns */
  FMC_SDRAMTimingInitStructure.FMC_RCDDelay = 2;
 8002f8c:	2302      	movs	r3, #2
 8002f8e:	61bb      	str	r3, [r7, #24]

/* FMC SDRAM control configuration */
  FMC_SDRAMInitStructure.FMC_Bank = FMC_Bank2_SDRAM;
 8002f90:	2301      	movs	r3, #1
 8002f92:	61fb      	str	r3, [r7, #28]
  /* Row addressing: [7:0] */
  FMC_SDRAMInitStructure.FMC_ColumnBitsNumber = FMC_ColumnBits_Number_8b;
 8002f94:	2300      	movs	r3, #0
 8002f96:	623b      	str	r3, [r7, #32]
  /* Column addressing: [11:0] */
  FMC_SDRAMInitStructure.FMC_RowBitsNumber = FMC_RowBits_Number_12b;
 8002f98:	2304      	movs	r3, #4
 8002f9a:	627b      	str	r3, [r7, #36]	; 0x24
  FMC_SDRAMInitStructure.FMC_SDMemoryDataWidth = SDRAM_MEMORY_WIDTH;
 8002f9c:	2310      	movs	r3, #16
 8002f9e:	62bb      	str	r3, [r7, #40]	; 0x28
  FMC_SDRAMInitStructure.FMC_InternalBankNumber = FMC_InternalBank_Number_4;
 8002fa0:	2340      	movs	r3, #64	; 0x40
 8002fa2:	62fb      	str	r3, [r7, #44]	; 0x2c
  FMC_SDRAMInitStructure.FMC_CASLatency = SDRAM_CAS_LATENCY; 
 8002fa4:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002fa8:	633b      	str	r3, [r7, #48]	; 0x30
  FMC_SDRAMInitStructure.FMC_WriteProtection = FMC_Write_Protection_Disable;
 8002faa:	2300      	movs	r3, #0
 8002fac:	637b      	str	r3, [r7, #52]	; 0x34
  FMC_SDRAMInitStructure.FMC_SDClockPeriod = SDCLOCK_PERIOD;  
 8002fae:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002fb2:	63bb      	str	r3, [r7, #56]	; 0x38
  FMC_SDRAMInitStructure.FMC_ReadBurst = SDRAM_READBURST;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	63fb      	str	r3, [r7, #60]	; 0x3c
  FMC_SDRAMInitStructure.FMC_ReadPipeDelay = FMC_ReadPipe_Delay_1;
 8002fb8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002fbc:	643b      	str	r3, [r7, #64]	; 0x40
  FMC_SDRAMInitStructure.FMC_SDRAMTimingStruct = &FMC_SDRAMTimingInitStructure;
 8002fbe:	463b      	mov	r3, r7
 8002fc0:	647b      	str	r3, [r7, #68]	; 0x44
  
  /* FMC SDRAM bank initialization */
  FMC_SDRAMInit(&FMC_SDRAMInitStructure); 
 8002fc2:	f107 031c 	add.w	r3, r7, #28
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f7fe f80e 	bl	8000fe8 <FMC_SDRAMInit>
  
  /* FMC SDRAM device initialization sequence */
  SDRAM_InitSequence(); 
 8002fcc:	f000 f910 	bl	80031f0 <SDRAM_InitSequence>
  
}
 8002fd0:	bf00      	nop
 8002fd2:	3748      	adds	r7, #72	; 0x48
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bd80      	pop	{r7, pc}

08002fd8 <SDRAM_GPIOConfig>:
  * @brief  Configures all SDRAM memory I/Os pins. 
  * @param  None. 
  * @retval None.
  */
void SDRAM_GPIOConfig(void)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b082      	sub	sp, #8
 8002fdc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable GPIOs clock */
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB | RCC_AHB1Periph_GPIOC | RCC_AHB1Periph_GPIOD |
 8002fde:	2101      	movs	r1, #1
 8002fe0:	207e      	movs	r0, #126	; 0x7e
 8002fe2:	f7fe fd47 	bl	8001a74 <RCC_AHB1PeriphClockCmd>
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_AF;
 8002fe6:	2302      	movs	r3, #2
 8002fe8:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8002fea:	2302      	movs	r3, #2
 8002fec:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	71fb      	strb	r3, [r7, #7]

  /* GPIOB configuration */
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource5 , GPIO_AF_FMC);
 8002ff6:	220c      	movs	r2, #12
 8002ff8:	2105      	movs	r1, #5
 8002ffa:	4877      	ldr	r0, [pc, #476]	; (80031d8 <SDRAM_GPIOConfig+0x200>)
 8002ffc:	f7fe fa04 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource6 , GPIO_AF_FMC);
 8003000:	220c      	movs	r2, #12
 8003002:	2106      	movs	r1, #6
 8003004:	4874      	ldr	r0, [pc, #464]	; (80031d8 <SDRAM_GPIOConfig+0x200>)
 8003006:	f7fe f9ff 	bl	8001408 <GPIO_PinAFConfig>
  
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5  | GPIO_Pin_6;      
 800300a:	2360      	movs	r3, #96	; 0x60
 800300c:	603b      	str	r3, [r7, #0]

  GPIO_Init(GPIOB, &GPIO_InitStructure);  
 800300e:	463b      	mov	r3, r7
 8003010:	4619      	mov	r1, r3
 8003012:	4871      	ldr	r0, [pc, #452]	; (80031d8 <SDRAM_GPIOConfig+0x200>)
 8003014:	f7fe f908 	bl	8001228 <GPIO_Init>

  /* GPIOC configuration */
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource0 , GPIO_AF_FMC);
 8003018:	220c      	movs	r2, #12
 800301a:	2100      	movs	r1, #0
 800301c:	486f      	ldr	r0, [pc, #444]	; (80031dc <SDRAM_GPIOConfig+0x204>)
 800301e:	f7fe f9f3 	bl	8001408 <GPIO_PinAFConfig>
  
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;      
 8003022:	2301      	movs	r3, #1
 8003024:	603b      	str	r3, [r7, #0]

  GPIO_Init(GPIOC, &GPIO_InitStructure);  
 8003026:	463b      	mov	r3, r7
 8003028:	4619      	mov	r1, r3
 800302a:	486c      	ldr	r0, [pc, #432]	; (80031dc <SDRAM_GPIOConfig+0x204>)
 800302c:	f7fe f8fc 	bl	8001228 <GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_PinAFConfig(GPIOD, GPIO_PinSource0, GPIO_AF_FMC);
 8003030:	220c      	movs	r2, #12
 8003032:	2100      	movs	r1, #0
 8003034:	486a      	ldr	r0, [pc, #424]	; (80031e0 <SDRAM_GPIOConfig+0x208>)
 8003036:	f7fe f9e7 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOD, GPIO_PinSource1, GPIO_AF_FMC);
 800303a:	220c      	movs	r2, #12
 800303c:	2101      	movs	r1, #1
 800303e:	4868      	ldr	r0, [pc, #416]	; (80031e0 <SDRAM_GPIOConfig+0x208>)
 8003040:	f7fe f9e2 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOD, GPIO_PinSource8, GPIO_AF_FMC);
 8003044:	220c      	movs	r2, #12
 8003046:	2108      	movs	r1, #8
 8003048:	4865      	ldr	r0, [pc, #404]	; (80031e0 <SDRAM_GPIOConfig+0x208>)
 800304a:	f7fe f9dd 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOD, GPIO_PinSource9, GPIO_AF_FMC);
 800304e:	220c      	movs	r2, #12
 8003050:	2109      	movs	r1, #9
 8003052:	4863      	ldr	r0, [pc, #396]	; (80031e0 <SDRAM_GPIOConfig+0x208>)
 8003054:	f7fe f9d8 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOD, GPIO_PinSource10, GPIO_AF_FMC);
 8003058:	220c      	movs	r2, #12
 800305a:	210a      	movs	r1, #10
 800305c:	4860      	ldr	r0, [pc, #384]	; (80031e0 <SDRAM_GPIOConfig+0x208>)
 800305e:	f7fe f9d3 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOD, GPIO_PinSource14, GPIO_AF_FMC);
 8003062:	220c      	movs	r2, #12
 8003064:	210e      	movs	r1, #14
 8003066:	485e      	ldr	r0, [pc, #376]	; (80031e0 <SDRAM_GPIOConfig+0x208>)
 8003068:	f7fe f9ce 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOD, GPIO_PinSource15, GPIO_AF_FMC);
 800306c:	220c      	movs	r2, #12
 800306e:	210f      	movs	r1, #15
 8003070:	485b      	ldr	r0, [pc, #364]	; (80031e0 <SDRAM_GPIOConfig+0x208>)
 8003072:	f7fe f9c9 	bl	8001408 <GPIO_PinAFConfig>

  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1  | GPIO_Pin_8 |
 8003076:	f24c 7303 	movw	r3, #50947	; 0xc703
 800307a:	603b      	str	r3, [r7, #0]
                                GPIO_Pin_9 | GPIO_Pin_10 | GPIO_Pin_14 |
                                GPIO_Pin_15;

  GPIO_Init(GPIOD, &GPIO_InitStructure);
 800307c:	463b      	mov	r3, r7
 800307e:	4619      	mov	r1, r3
 8003080:	4857      	ldr	r0, [pc, #348]	; (80031e0 <SDRAM_GPIOConfig+0x208>)
 8003082:	f7fe f8d1 	bl	8001228 <GPIO_Init>

  /* GPIOE configuration */
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource0 , GPIO_AF_FMC);
 8003086:	220c      	movs	r2, #12
 8003088:	2100      	movs	r1, #0
 800308a:	4856      	ldr	r0, [pc, #344]	; (80031e4 <SDRAM_GPIOConfig+0x20c>)
 800308c:	f7fe f9bc 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource1 , GPIO_AF_FMC);
 8003090:	220c      	movs	r2, #12
 8003092:	2101      	movs	r1, #1
 8003094:	4853      	ldr	r0, [pc, #332]	; (80031e4 <SDRAM_GPIOConfig+0x20c>)
 8003096:	f7fe f9b7 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource7 , GPIO_AF_FMC);
 800309a:	220c      	movs	r2, #12
 800309c:	2107      	movs	r1, #7
 800309e:	4851      	ldr	r0, [pc, #324]	; (80031e4 <SDRAM_GPIOConfig+0x20c>)
 80030a0:	f7fe f9b2 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource8 , GPIO_AF_FMC);
 80030a4:	220c      	movs	r2, #12
 80030a6:	2108      	movs	r1, #8
 80030a8:	484e      	ldr	r0, [pc, #312]	; (80031e4 <SDRAM_GPIOConfig+0x20c>)
 80030aa:	f7fe f9ad 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource9 , GPIO_AF_FMC);
 80030ae:	220c      	movs	r2, #12
 80030b0:	2109      	movs	r1, #9
 80030b2:	484c      	ldr	r0, [pc, #304]	; (80031e4 <SDRAM_GPIOConfig+0x20c>)
 80030b4:	f7fe f9a8 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource10 , GPIO_AF_FMC);
 80030b8:	220c      	movs	r2, #12
 80030ba:	210a      	movs	r1, #10
 80030bc:	4849      	ldr	r0, [pc, #292]	; (80031e4 <SDRAM_GPIOConfig+0x20c>)
 80030be:	f7fe f9a3 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource11 , GPIO_AF_FMC);
 80030c2:	220c      	movs	r2, #12
 80030c4:	210b      	movs	r1, #11
 80030c6:	4847      	ldr	r0, [pc, #284]	; (80031e4 <SDRAM_GPIOConfig+0x20c>)
 80030c8:	f7fe f99e 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource12 , GPIO_AF_FMC);
 80030cc:	220c      	movs	r2, #12
 80030ce:	210c      	movs	r1, #12
 80030d0:	4844      	ldr	r0, [pc, #272]	; (80031e4 <SDRAM_GPIOConfig+0x20c>)
 80030d2:	f7fe f999 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource13 , GPIO_AF_FMC);
 80030d6:	220c      	movs	r2, #12
 80030d8:	210d      	movs	r1, #13
 80030da:	4842      	ldr	r0, [pc, #264]	; (80031e4 <SDRAM_GPIOConfig+0x20c>)
 80030dc:	f7fe f994 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource14 , GPIO_AF_FMC);
 80030e0:	220c      	movs	r2, #12
 80030e2:	210e      	movs	r1, #14
 80030e4:	483f      	ldr	r0, [pc, #252]	; (80031e4 <SDRAM_GPIOConfig+0x20c>)
 80030e6:	f7fe f98f 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOE, GPIO_PinSource15 , GPIO_AF_FMC);
 80030ea:	220c      	movs	r2, #12
 80030ec:	210f      	movs	r1, #15
 80030ee:	483d      	ldr	r0, [pc, #244]	; (80031e4 <SDRAM_GPIOConfig+0x20c>)
 80030f0:	f7fe f98a 	bl	8001408 <GPIO_PinAFConfig>

  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0  | GPIO_Pin_1  | GPIO_Pin_7 |
 80030f4:	f64f 7383 	movw	r3, #65411	; 0xff83
 80030f8:	603b      	str	r3, [r7, #0]
                                GPIO_Pin_8  | GPIO_Pin_9  | GPIO_Pin_10 |
                                GPIO_Pin_11 | GPIO_Pin_12 | GPIO_Pin_13 |
                                GPIO_Pin_14 | GPIO_Pin_15;

  GPIO_Init(GPIOE, &GPIO_InitStructure);
 80030fa:	463b      	mov	r3, r7
 80030fc:	4619      	mov	r1, r3
 80030fe:	4839      	ldr	r0, [pc, #228]	; (80031e4 <SDRAM_GPIOConfig+0x20c>)
 8003100:	f7fe f892 	bl	8001228 <GPIO_Init>

  /* GPIOF configuration */
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource0 , GPIO_AF_FMC);
 8003104:	220c      	movs	r2, #12
 8003106:	2100      	movs	r1, #0
 8003108:	4837      	ldr	r0, [pc, #220]	; (80031e8 <SDRAM_GPIOConfig+0x210>)
 800310a:	f7fe f97d 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource1 , GPIO_AF_FMC);
 800310e:	220c      	movs	r2, #12
 8003110:	2101      	movs	r1, #1
 8003112:	4835      	ldr	r0, [pc, #212]	; (80031e8 <SDRAM_GPIOConfig+0x210>)
 8003114:	f7fe f978 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource2 , GPIO_AF_FMC);
 8003118:	220c      	movs	r2, #12
 800311a:	2102      	movs	r1, #2
 800311c:	4832      	ldr	r0, [pc, #200]	; (80031e8 <SDRAM_GPIOConfig+0x210>)
 800311e:	f7fe f973 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource3 , GPIO_AF_FMC);
 8003122:	220c      	movs	r2, #12
 8003124:	2103      	movs	r1, #3
 8003126:	4830      	ldr	r0, [pc, #192]	; (80031e8 <SDRAM_GPIOConfig+0x210>)
 8003128:	f7fe f96e 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource4 , GPIO_AF_FMC);
 800312c:	220c      	movs	r2, #12
 800312e:	2104      	movs	r1, #4
 8003130:	482d      	ldr	r0, [pc, #180]	; (80031e8 <SDRAM_GPIOConfig+0x210>)
 8003132:	f7fe f969 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource5 , GPIO_AF_FMC);
 8003136:	220c      	movs	r2, #12
 8003138:	2105      	movs	r1, #5
 800313a:	482b      	ldr	r0, [pc, #172]	; (80031e8 <SDRAM_GPIOConfig+0x210>)
 800313c:	f7fe f964 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource11 , GPIO_AF_FMC);
 8003140:	220c      	movs	r2, #12
 8003142:	210b      	movs	r1, #11
 8003144:	4828      	ldr	r0, [pc, #160]	; (80031e8 <SDRAM_GPIOConfig+0x210>)
 8003146:	f7fe f95f 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource12 , GPIO_AF_FMC);
 800314a:	220c      	movs	r2, #12
 800314c:	210c      	movs	r1, #12
 800314e:	4826      	ldr	r0, [pc, #152]	; (80031e8 <SDRAM_GPIOConfig+0x210>)
 8003150:	f7fe f95a 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource13 , GPIO_AF_FMC);
 8003154:	220c      	movs	r2, #12
 8003156:	210d      	movs	r1, #13
 8003158:	4823      	ldr	r0, [pc, #140]	; (80031e8 <SDRAM_GPIOConfig+0x210>)
 800315a:	f7fe f955 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource14 , GPIO_AF_FMC);
 800315e:	220c      	movs	r2, #12
 8003160:	210e      	movs	r1, #14
 8003162:	4821      	ldr	r0, [pc, #132]	; (80031e8 <SDRAM_GPIOConfig+0x210>)
 8003164:	f7fe f950 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOF, GPIO_PinSource15 , GPIO_AF_FMC);
 8003168:	220c      	movs	r2, #12
 800316a:	210f      	movs	r1, #15
 800316c:	481e      	ldr	r0, [pc, #120]	; (80031e8 <SDRAM_GPIOConfig+0x210>)
 800316e:	f7fe f94b 	bl	8001408 <GPIO_PinAFConfig>

  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0  | GPIO_Pin_1 | GPIO_Pin_2 | 
 8003172:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8003176:	603b      	str	r3, [r7, #0]
                                GPIO_Pin_3  | GPIO_Pin_4 | GPIO_Pin_5 |
                                GPIO_Pin_11 | GPIO_Pin_12 | GPIO_Pin_13 |
                                GPIO_Pin_14 | GPIO_Pin_15;      

  GPIO_Init(GPIOF, &GPIO_InitStructure);
 8003178:	463b      	mov	r3, r7
 800317a:	4619      	mov	r1, r3
 800317c:	481a      	ldr	r0, [pc, #104]	; (80031e8 <SDRAM_GPIOConfig+0x210>)
 800317e:	f7fe f853 	bl	8001228 <GPIO_Init>

  /* GPIOG configuration */
  GPIO_PinAFConfig(GPIOG, GPIO_PinSource0 , GPIO_AF_FMC);
 8003182:	220c      	movs	r2, #12
 8003184:	2100      	movs	r1, #0
 8003186:	4819      	ldr	r0, [pc, #100]	; (80031ec <SDRAM_GPIOConfig+0x214>)
 8003188:	f7fe f93e 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOG, GPIO_PinSource1 , GPIO_AF_FMC);
 800318c:	220c      	movs	r2, #12
 800318e:	2101      	movs	r1, #1
 8003190:	4816      	ldr	r0, [pc, #88]	; (80031ec <SDRAM_GPIOConfig+0x214>)
 8003192:	f7fe f939 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOG, GPIO_PinSource4 , GPIO_AF_FMC);
 8003196:	220c      	movs	r2, #12
 8003198:	2104      	movs	r1, #4
 800319a:	4814      	ldr	r0, [pc, #80]	; (80031ec <SDRAM_GPIOConfig+0x214>)
 800319c:	f7fe f934 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOG, GPIO_PinSource5 , GPIO_AF_FMC);
 80031a0:	220c      	movs	r2, #12
 80031a2:	2105      	movs	r1, #5
 80031a4:	4811      	ldr	r0, [pc, #68]	; (80031ec <SDRAM_GPIOConfig+0x214>)
 80031a6:	f7fe f92f 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOG, GPIO_PinSource8 , GPIO_AF_FMC);
 80031aa:	220c      	movs	r2, #12
 80031ac:	2108      	movs	r1, #8
 80031ae:	480f      	ldr	r0, [pc, #60]	; (80031ec <SDRAM_GPIOConfig+0x214>)
 80031b0:	f7fe f92a 	bl	8001408 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOG, GPIO_PinSource15 , GPIO_AF_FMC);
 80031b4:	220c      	movs	r2, #12
 80031b6:	210f      	movs	r1, #15
 80031b8:	480c      	ldr	r0, [pc, #48]	; (80031ec <SDRAM_GPIOConfig+0x214>)
 80031ba:	f7fe f925 	bl	8001408 <GPIO_PinAFConfig>
  

  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_4 |
 80031be:	f248 1333 	movw	r3, #33075	; 0x8133
 80031c2:	603b      	str	r3, [r7, #0]
                                GPIO_Pin_5 | GPIO_Pin_8 | GPIO_Pin_15;

  GPIO_Init(GPIOG, &GPIO_InitStructure);    
 80031c4:	463b      	mov	r3, r7
 80031c6:	4619      	mov	r1, r3
 80031c8:	4808      	ldr	r0, [pc, #32]	; (80031ec <SDRAM_GPIOConfig+0x214>)
 80031ca:	f7fe f82d 	bl	8001228 <GPIO_Init>
}
 80031ce:	bf00      	nop
 80031d0:	3708      	adds	r7, #8
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop
 80031d8:	40020400 	.word	0x40020400
 80031dc:	40020800 	.word	0x40020800
 80031e0:	40020c00 	.word	0x40020c00
 80031e4:	40021000 	.word	0x40021000
 80031e8:	40021400 	.word	0x40021400
 80031ec:	40021800 	.word	0x40021800

080031f0 <SDRAM_InitSequence>:
  * @brief  Executes the SDRAM memory initialization sequence. 
  * @param  None. 
  * @retval None.
  */
void SDRAM_InitSequence(void)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b086      	sub	sp, #24
 80031f4:	af00      	add	r7, sp, #0
  FMC_SDRAMCommandTypeDef FMC_SDRAMCommandStructure;
  uint32_t tmpr = 0;
 80031f6:	2300      	movs	r3, #0
 80031f8:	617b      	str	r3, [r7, #20]
  
/* Step 3 --------------------------------------------------------------------*/
  /* Configure a clock configuration enable command */
  FMC_SDRAMCommandStructure.FMC_CommandMode = FMC_Command_Mode_CLK_Enabled;
 80031fa:	2301      	movs	r3, #1
 80031fc:	607b      	str	r3, [r7, #4]
  FMC_SDRAMCommandStructure.FMC_CommandTarget = FMC_Command_Target_bank2;
 80031fe:	2308      	movs	r3, #8
 8003200:	60bb      	str	r3, [r7, #8]
  FMC_SDRAMCommandStructure.FMC_AutoRefreshNumber = 1;
 8003202:	2301      	movs	r3, #1
 8003204:	60fb      	str	r3, [r7, #12]
  FMC_SDRAMCommandStructure.FMC_ModeRegisterDefinition = 0;
 8003206:	2300      	movs	r3, #0
 8003208:	613b      	str	r3, [r7, #16]
  /* Wait until the SDRAM controller is ready */ 
  while(FMC_GetFlagStatus(FMC_Bank2_SDRAM, FMC_FLAG_Busy) != RESET)
 800320a:	bf00      	nop
 800320c:	2120      	movs	r1, #32
 800320e:	2001      	movs	r0, #1
 8003210:	f7fd ffcc 	bl	80011ac <FMC_GetFlagStatus>
 8003214:	4603      	mov	r3, r0
 8003216:	2b00      	cmp	r3, #0
 8003218:	d1f8      	bne.n	800320c <SDRAM_InitSequence+0x1c>
  {
  }
  /* Send the command */
  FMC_SDRAMCmdConfig(&FMC_SDRAMCommandStructure);  
 800321a:	1d3b      	adds	r3, r7, #4
 800321c:	4618      	mov	r0, r3
 800321e:	f7fd ff91 	bl	8001144 <FMC_SDRAMCmdConfig>
  
/* Step 4 --------------------------------------------------------------------*/
  /* Insert 100 ms delay */
  __Delay(10);
 8003222:	200a      	movs	r0, #10
 8003224:	f000 f85c 	bl	80032e0 <delay>
    
/* Step 5 --------------------------------------------------------------------*/
  /* Configure a PALL (precharge all) command */ 
  FMC_SDRAMCommandStructure.FMC_CommandMode = FMC_Command_Mode_PALL;
 8003228:	2302      	movs	r3, #2
 800322a:	607b      	str	r3, [r7, #4]
  FMC_SDRAMCommandStructure.FMC_CommandTarget = FMC_Command_Target_bank2;
 800322c:	2308      	movs	r3, #8
 800322e:	60bb      	str	r3, [r7, #8]
  FMC_SDRAMCommandStructure.FMC_AutoRefreshNumber = 1;
 8003230:	2301      	movs	r3, #1
 8003232:	60fb      	str	r3, [r7, #12]
  FMC_SDRAMCommandStructure.FMC_ModeRegisterDefinition = 0;
 8003234:	2300      	movs	r3, #0
 8003236:	613b      	str	r3, [r7, #16]
  /* Wait until the SDRAM controller is ready */ 
  while(FMC_GetFlagStatus(FMC_Bank2_SDRAM, FMC_FLAG_Busy) != RESET)
 8003238:	bf00      	nop
 800323a:	2120      	movs	r1, #32
 800323c:	2001      	movs	r0, #1
 800323e:	f7fd ffb5 	bl	80011ac <FMC_GetFlagStatus>
 8003242:	4603      	mov	r3, r0
 8003244:	2b00      	cmp	r3, #0
 8003246:	d1f8      	bne.n	800323a <SDRAM_InitSequence+0x4a>
  {
  }
  /* Send the command */
  FMC_SDRAMCmdConfig(&FMC_SDRAMCommandStructure);
 8003248:	1d3b      	adds	r3, r7, #4
 800324a:	4618      	mov	r0, r3
 800324c:	f7fd ff7a 	bl	8001144 <FMC_SDRAMCmdConfig>
  
/* Step 6 --------------------------------------------------------------------*/
  /* Configure a Auto-Refresh command */ 
  FMC_SDRAMCommandStructure.FMC_CommandMode = FMC_Command_Mode_AutoRefresh;
 8003250:	2303      	movs	r3, #3
 8003252:	607b      	str	r3, [r7, #4]
  FMC_SDRAMCommandStructure.FMC_CommandTarget = FMC_Command_Target_bank2;
 8003254:	2308      	movs	r3, #8
 8003256:	60bb      	str	r3, [r7, #8]
  FMC_SDRAMCommandStructure.FMC_AutoRefreshNumber = 4;
 8003258:	2304      	movs	r3, #4
 800325a:	60fb      	str	r3, [r7, #12]
  FMC_SDRAMCommandStructure.FMC_ModeRegisterDefinition = 0;
 800325c:	2300      	movs	r3, #0
 800325e:	613b      	str	r3, [r7, #16]
  /* Wait until the SDRAM controller is ready */ 
  while(FMC_GetFlagStatus(FMC_Bank2_SDRAM, FMC_FLAG_Busy) != RESET)
 8003260:	bf00      	nop
 8003262:	2120      	movs	r1, #32
 8003264:	2001      	movs	r0, #1
 8003266:	f7fd ffa1 	bl	80011ac <FMC_GetFlagStatus>
 800326a:	4603      	mov	r3, r0
 800326c:	2b00      	cmp	r3, #0
 800326e:	d1f8      	bne.n	8003262 <SDRAM_InitSequence+0x72>
  {
  }
  /* Send the  first command */
  FMC_SDRAMCmdConfig(&FMC_SDRAMCommandStructure);
 8003270:	1d3b      	adds	r3, r7, #4
 8003272:	4618      	mov	r0, r3
 8003274:	f7fd ff66 	bl	8001144 <FMC_SDRAMCmdConfig>
  
  /* Wait until the SDRAM controller is ready */ 
  while(FMC_GetFlagStatus(FMC_Bank2_SDRAM, FMC_FLAG_Busy) != RESET)
 8003278:	bf00      	nop
 800327a:	2120      	movs	r1, #32
 800327c:	2001      	movs	r0, #1
 800327e:	f7fd ff95 	bl	80011ac <FMC_GetFlagStatus>
 8003282:	4603      	mov	r3, r0
 8003284:	2b00      	cmp	r3, #0
 8003286:	d1f8      	bne.n	800327a <SDRAM_InitSequence+0x8a>
  {
  }
  /* Send the second command */
  FMC_SDRAMCmdConfig(&FMC_SDRAMCommandStructure);
 8003288:	1d3b      	adds	r3, r7, #4
 800328a:	4618      	mov	r0, r3
 800328c:	f7fd ff5a 	bl	8001144 <FMC_SDRAMCmdConfig>
  
/* Step 7 --------------------------------------------------------------------*/
  /* Program the external memory mode register */
  tmpr = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_2          |
 8003290:	f240 2331 	movw	r3, #561	; 0x231
 8003294:	617b      	str	r3, [r7, #20]
                   SDRAM_MODEREG_CAS_LATENCY_3           |
                   SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                   SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  /* Configure a load Mode register command*/ 
  FMC_SDRAMCommandStructure.FMC_CommandMode = FMC_Command_Mode_LoadMode;
 8003296:	2304      	movs	r3, #4
 8003298:	607b      	str	r3, [r7, #4]
  FMC_SDRAMCommandStructure.FMC_CommandTarget = FMC_Command_Target_bank2;
 800329a:	2308      	movs	r3, #8
 800329c:	60bb      	str	r3, [r7, #8]
  FMC_SDRAMCommandStructure.FMC_AutoRefreshNumber = 1;
 800329e:	2301      	movs	r3, #1
 80032a0:	60fb      	str	r3, [r7, #12]
  FMC_SDRAMCommandStructure.FMC_ModeRegisterDefinition = tmpr;
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	613b      	str	r3, [r7, #16]
  /* Wait until the SDRAM controller is ready */ 
  while(FMC_GetFlagStatus(FMC_Bank2_SDRAM, FMC_FLAG_Busy) != RESET)
 80032a6:	bf00      	nop
 80032a8:	2120      	movs	r1, #32
 80032aa:	2001      	movs	r0, #1
 80032ac:	f7fd ff7e 	bl	80011ac <FMC_GetFlagStatus>
 80032b0:	4603      	mov	r3, r0
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d1f8      	bne.n	80032a8 <SDRAM_InitSequence+0xb8>
  {
  }
  /* Send the command */
  FMC_SDRAMCmdConfig(&FMC_SDRAMCommandStructure);
 80032b6:	1d3b      	adds	r3, r7, #4
 80032b8:	4618      	mov	r0, r3
 80032ba:	f7fd ff43 	bl	8001144 <FMC_SDRAMCmdConfig>
/* Step 8 --------------------------------------------------------------------*/

  /* Set the refresh rate counter */
  /* (7.81 us x Freq) - 20 */
  /* Set the device refresh counter */
  FMC_SetRefreshCount(683);
 80032be:	f240 20ab 	movw	r0, #683	; 0x2ab
 80032c2:	f7fd ff5f 	bl	8001184 <FMC_SetRefreshCount>
  /* Wait until the SDRAM controller is ready */ 
  while(FMC_GetFlagStatus(FMC_Bank2_SDRAM, FMC_FLAG_Busy) != RESET)
 80032c6:	bf00      	nop
 80032c8:	2120      	movs	r1, #32
 80032ca:	2001      	movs	r0, #1
 80032cc:	f7fd ff6e 	bl	80011ac <FMC_GetFlagStatus>
 80032d0:	4603      	mov	r3, r0
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d1f8      	bne.n	80032c8 <SDRAM_InitSequence+0xd8>
  {
  }
}
 80032d6:	bf00      	nop
 80032d8:	3718      	adds	r7, #24
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}
	...

080032e0 <delay>:
  * @brief  Inserts a delay time.
  * @param  nCount: specifies the delay time length.
  * @retval None
  */
static void delay(__IO uint32_t nCount)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b085      	sub	sp, #20
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t index = 0; 
 80032e8:	2300      	movs	r3, #0
 80032ea:	60fb      	str	r3, [r7, #12]
  for(index = (100000 * nCount); index != 0; index--)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	4a08      	ldr	r2, [pc, #32]	; (8003310 <delay+0x30>)
 80032f0:	fb02 f303 	mul.w	r3, r2, r3
 80032f4:	60fb      	str	r3, [r7, #12]
 80032f6:	e002      	b.n	80032fe <delay+0x1e>
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	3b01      	subs	r3, #1
 80032fc:	60fb      	str	r3, [r7, #12]
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d1f9      	bne.n	80032f8 <delay+0x18>
  {
  }
}
 8003304:	bf00      	nop
 8003306:	3714      	adds	r7, #20
 8003308:	46bd      	mov	sp, r7
 800330a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330e:	4770      	bx	lr
 8003310:	000186a0 	.word	0x000186a0

08003314 <InitializeTMR2>:
float periodeLeft;
float periodeRight;

int startScan = 0;

void InitializeTMR2(void){	// Configuracio de Timer de 1ms
 8003314:	b580      	push	{r7, lr}
 8003316:	b084      	sub	sp, #16
 8003318:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitTypeDef timerInitStructure;

    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 800331a:	2101      	movs	r1, #1
 800331c:	2001      	movs	r0, #1
 800331e:	f7fe fbe9 	bl	8001af4 <RCC_APB1PeriphClockCmd>

    timerInitStructure.TIM_Prescaler = 4;
 8003322:	2304      	movs	r3, #4
 8003324:	80bb      	strh	r3, [r7, #4]
    timerInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8003326:	2300      	movs	r3, #0
 8003328:	80fb      	strh	r3, [r7, #6]
    timerInitStructure.TIM_Period = 17999;
 800332a:	f244 634f 	movw	r3, #17999	; 0x464f
 800332e:	60bb      	str	r3, [r7, #8]
    timerInitStructure.TIM_ClockDivision = TIM_CKD_DIV2;
 8003330:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003334:	81bb      	strh	r3, [r7, #12]

    TIM_TimeBaseInit(TIM2, &timerInitStructure);
 8003336:	1d3b      	adds	r3, r7, #4
 8003338:	4619      	mov	r1, r3
 800333a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800333e:	f7fe fdd3 	bl	8001ee8 <TIM_TimeBaseInit>
    TIM_Cmd(TIM2, ENABLE);
 8003342:	2101      	movs	r1, #1
 8003344:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003348:	f7fe fe5a 	bl	8002000 <TIM_Cmd>
    TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 800334c:	2201      	movs	r2, #1
 800334e:	2101      	movs	r1, #1
 8003350:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003354:	f7fe ffb0 	bl	80022b8 <TIM_ITConfig>
}
 8003358:	bf00      	nop
 800335a:	3710      	adds	r7, #16
 800335c:	46bd      	mov	sp, r7
 800335e:	bd80      	pop	{r7, pc}

08003360 <InitializeTMR5>:

void InitializeTMR5(void){	// Configuracio de Timer de 10us
 8003360:	b580      	push	{r7, lr}
 8003362:	b084      	sub	sp, #16
 8003364:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitTypeDef timerInitStructure;

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5, ENABLE);
 8003366:	2101      	movs	r1, #1
 8003368:	2008      	movs	r0, #8
 800336a:	f7fe fbc3 	bl	8001af4 <RCC_APB1PeriphClockCmd>

	timerInitStructure.TIM_Prescaler = 0;
 800336e:	2300      	movs	r3, #0
 8003370:	80bb      	strh	r3, [r7, #4]
	timerInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8003372:	2300      	movs	r3, #0
 8003374:	80fb      	strh	r3, [r7, #6]
	timerInitStructure.TIM_Period = 899;
 8003376:	f240 3383 	movw	r3, #899	; 0x383
 800337a:	60bb      	str	r3, [r7, #8]
	timerInitStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 800337c:	2300      	movs	r3, #0
 800337e:	81bb      	strh	r3, [r7, #12]

	TIM_TimeBaseInit(TIM5, &timerInitStructure);
 8003380:	1d3b      	adds	r3, r7, #4
 8003382:	4619      	mov	r1, r3
 8003384:	4807      	ldr	r0, [pc, #28]	; (80033a4 <InitializeTMR5+0x44>)
 8003386:	f7fe fdaf 	bl	8001ee8 <TIM_TimeBaseInit>
	TIM_Cmd(TIM5, ENABLE);
 800338a:	2101      	movs	r1, #1
 800338c:	4805      	ldr	r0, [pc, #20]	; (80033a4 <InitializeTMR5+0x44>)
 800338e:	f7fe fe37 	bl	8002000 <TIM_Cmd>
	TIM_ITConfig(TIM5, TIM_IT_Update, ENABLE);
 8003392:	2201      	movs	r2, #1
 8003394:	2101      	movs	r1, #1
 8003396:	4803      	ldr	r0, [pc, #12]	; (80033a4 <InitializeTMR5+0x44>)
 8003398:	f7fe ff8e 	bl	80022b8 <TIM_ITConfig>
}
 800339c:	bf00      	nop
 800339e:	3710      	adds	r7, #16
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd80      	pop	{r7, pc}
 80033a4:	40000c00 	.word	0x40000c00

080033a8 <InitializeTMR3>:

void InitializeTMR3(void){	// Configuracio de Timer per PWM de 50us
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b088      	sub	sp, #32
 80033ac:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitTypeDef timerInitStructure;
	TIM_OCInitTypeDef TIM_OCStruct;

	pulse_length = (((4499 + 1) * dutyCycle) / 100) - 1;
 80033ae:	4b2b      	ldr	r3, [pc, #172]	; (800345c <InitializeTMR3+0xb4>)
 80033b0:	edd3 7a00 	vldr	s15, [r3]
 80033b4:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8003460 <InitializeTMR3+0xb8>
 80033b8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80033bc:	eddf 6a29 	vldr	s13, [pc, #164]	; 8003464 <InitializeTMR3+0xbc>
 80033c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80033c4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80033c8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80033cc:	4b26      	ldr	r3, [pc, #152]	; (8003468 <InitializeTMR3+0xc0>)
 80033ce:	edc3 7a00 	vstr	s15, [r3]

	timerInitStructure.TIM_Prescaler = 0;
 80033d2:	2300      	movs	r3, #0
 80033d4:	82bb      	strh	r3, [r7, #20]
	timerInitStructure.TIM_Period = 4499;
 80033d6:	f241 1393 	movw	r3, #4499	; 0x1193
 80033da:	61bb      	str	r3, [r7, #24]
	timerInitStructure.TIM_ClockDivision = 0;
 80033dc:	2300      	movs	r3, #0
 80033de:	83bb      	strh	r3, [r7, #28]
	timerInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80033e0:	2300      	movs	r3, #0
 80033e2:	82fb      	strh	r3, [r7, #22]

	TIM_TimeBaseInit(TIM3, &timerInitStructure);
 80033e4:	f107 0314 	add.w	r3, r7, #20
 80033e8:	4619      	mov	r1, r3
 80033ea:	4820      	ldr	r0, [pc, #128]	; (800346c <InitializeTMR3+0xc4>)
 80033ec:	f7fe fd7c 	bl	8001ee8 <TIM_TimeBaseInit>
	TIM_ARRPreloadConfig(TIM3, ENABLE);
 80033f0:	2101      	movs	r1, #1
 80033f2:	481e      	ldr	r0, [pc, #120]	; (800346c <InitializeTMR3+0xc4>)
 80033f4:	f7fe fde4 	bl	8001fc0 <TIM_ARRPreloadConfig>

	TIM_OCStruct.TIM_OCMode = TIM_OCMode_PWM1;
 80033f8:	2360      	movs	r3, #96	; 0x60
 80033fa:	803b      	strh	r3, [r7, #0]
	TIM_OCStruct.TIM_OCPolarity = TIM_OCPolarity_Low;
 80033fc:	2302      	movs	r3, #2
 80033fe:	81bb      	strh	r3, [r7, #12]

	//Channel 1 (PA6)
	TIM_OCStruct.TIM_OutputState = TIM_OutputState_Enable;
 8003400:	2301      	movs	r3, #1
 8003402:	807b      	strh	r3, [r7, #2]
	TIM_OCStruct.TIM_Pulse = pulse_length;
 8003404:	4b18      	ldr	r3, [pc, #96]	; (8003468 <InitializeTMR3+0xc0>)
 8003406:	edd3 7a00 	vldr	s15, [r3]
 800340a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800340e:	ee17 3a90 	vmov	r3, s15
 8003412:	60bb      	str	r3, [r7, #8]

    TIM_OC1Init(TIM3, &TIM_OCStruct);
 8003414:	463b      	mov	r3, r7
 8003416:	4619      	mov	r1, r3
 8003418:	4814      	ldr	r0, [pc, #80]	; (800346c <InitializeTMR3+0xc4>)
 800341a:	f7fe fe11 	bl	8002040 <TIM_OC1Init>
    TIM_OC1PreloadConfig(TIM3, TIM_OCPreload_Enable);
 800341e:	2108      	movs	r1, #8
 8003420:	4812      	ldr	r0, [pc, #72]	; (800346c <InitializeTMR3+0xc4>)
 8003422:	f7fe ff0f 	bl	8002244 <TIM_OC1PreloadConfig>

    //Channel 2 (PA7)
	TIM_OCStruct.TIM_OutputState = TIM_OutputState_Enable;
 8003426:	2301      	movs	r3, #1
 8003428:	807b      	strh	r3, [r7, #2]
	TIM_OCStruct.TIM_Pulse = pulse_length;
 800342a:	4b0f      	ldr	r3, [pc, #60]	; (8003468 <InitializeTMR3+0xc0>)
 800342c:	edd3 7a00 	vldr	s15, [r3]
 8003430:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003434:	ee17 3a90 	vmov	r3, s15
 8003438:	60bb      	str	r3, [r7, #8]

	TIM_OC2Init(TIM3, &TIM_OCStruct);
 800343a:	463b      	mov	r3, r7
 800343c:	4619      	mov	r1, r3
 800343e:	480b      	ldr	r0, [pc, #44]	; (800346c <InitializeTMR3+0xc4>)
 8003440:	f7fe fe78 	bl	8002134 <TIM_OC2Init>
    TIM_OC2PreloadConfig(TIM3, TIM_OCPreload_Enable);
 8003444:	2108      	movs	r1, #8
 8003446:	4809      	ldr	r0, [pc, #36]	; (800346c <InitializeTMR3+0xc4>)
 8003448:	f7fe ff18 	bl	800227c <TIM_OC2PreloadConfig>

	TIM_Cmd(TIM3, ENABLE);
 800344c:	2101      	movs	r1, #1
 800344e:	4807      	ldr	r0, [pc, #28]	; (800346c <InitializeTMR3+0xc4>)
 8003450:	f7fe fdd6 	bl	8002000 <TIM_Cmd>
}
 8003454:	bf00      	nop
 8003456:	3720      	adds	r7, #32
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}
 800345c:	2000001c 	.word	0x2000001c
 8003460:	458ca000 	.word	0x458ca000
 8003464:	42c80000 	.word	0x42c80000
 8003468:	20002aa8 	.word	0x20002aa8
 800346c:	40000400 	.word	0x40000400

08003470 <InitializeTMR10>:

void InitializeTMR10(void){	// Configuracio de Timer per PWM de 50us
 8003470:	b580      	push	{r7, lr}
 8003472:	b08a      	sub	sp, #40	; 0x28
 8003474:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitTypeDef timerInitStructure;

	float auxLeft = (16 * (speedLeft / 1000));
 8003476:	4b2b      	ldr	r3, [pc, #172]	; (8003524 <InitializeTMR10+0xb4>)
 8003478:	ed93 7a00 	vldr	s14, [r3]
 800347c:	eddf 6a2a 	vldr	s13, [pc, #168]	; 8003528 <InitializeTMR10+0xb8>
 8003480:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003484:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8003488:	ee67 7a87 	vmul.f32	s15, s15, s14
 800348c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    periodeLeft = (1000000 / auxLeft);
 8003490:	eddf 6a26 	vldr	s13, [pc, #152]	; 800352c <InitializeTMR10+0xbc>
 8003494:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003498:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800349c:	4b24      	ldr	r3, [pc, #144]	; (8003530 <InitializeTMR10+0xc0>)
 800349e:	edc3 7a00 	vstr	s15, [r3]

    RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM10, ENABLE);
 80034a2:	2101      	movs	r1, #1
 80034a4:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80034a8:	f7fe fb44 	bl	8001b34 <RCC_APB2PeriphClockCmd>

	timerInitStructure.TIM_Prescaler = 179;
 80034ac:	23b3      	movs	r3, #179	; 0xb3
 80034ae:	833b      	strh	r3, [r7, #24]
	timerInitStructure.TIM_Period = periodeLeft;
 80034b0:	4b1f      	ldr	r3, [pc, #124]	; (8003530 <InitializeTMR10+0xc0>)
 80034b2:	edd3 7a00 	vldr	s15, [r3]
 80034b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80034ba:	ee17 3a90 	vmov	r3, s15
 80034be:	61fb      	str	r3, [r7, #28]
	timerInitStructure.TIM_ClockDivision = 0;
 80034c0:	2300      	movs	r3, #0
 80034c2:	843b      	strh	r3, [r7, #32]
	timerInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80034c4:	2300      	movs	r3, #0
 80034c6:	837b      	strh	r3, [r7, #26]

	TIM_TimeBaseInit(TIM10, &timerInitStructure);
 80034c8:	f107 0318 	add.w	r3, r7, #24
 80034cc:	4619      	mov	r1, r3
 80034ce:	4819      	ldr	r0, [pc, #100]	; (8003534 <InitializeTMR10+0xc4>)
 80034d0:	f7fe fd0a 	bl	8001ee8 <TIM_TimeBaseInit>
	TIM_ARRPreloadConfig(TIM10, ENABLE);
 80034d4:	2101      	movs	r1, #1
 80034d6:	4817      	ldr	r0, [pc, #92]	; (8003534 <InitializeTMR10+0xc4>)
 80034d8:	f7fe fd72 	bl	8001fc0 <TIM_ARRPreloadConfig>

	TIM_OCInitTypeDef TIM_OCStruct;

	TIM_OCStruct.TIM_OCMode = TIM_OCMode_PWM1;
 80034dc:	2360      	movs	r3, #96	; 0x60
 80034de:	80bb      	strh	r3, [r7, #4]
	TIM_OCStruct.TIM_OutputState = TIM_OutputState_Enable;
 80034e0:	2301      	movs	r3, #1
 80034e2:	80fb      	strh	r3, [r7, #6]
	TIM_OCStruct.TIM_Pulse = periodeLeft / 2;
 80034e4:	4b12      	ldr	r3, [pc, #72]	; (8003530 <InitializeTMR10+0xc0>)
 80034e6:	ed93 7a00 	vldr	s14, [r3]
 80034ea:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80034ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80034f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80034f6:	ee17 3a90 	vmov	r3, s15
 80034fa:	60fb      	str	r3, [r7, #12]
	TIM_OCStruct.TIM_OCPolarity = TIM_OCPolarity_Low;
 80034fc:	2302      	movs	r3, #2
 80034fe:	823b      	strh	r3, [r7, #16]

    TIM_OC1Init(TIM10, &TIM_OCStruct);
 8003500:	1d3b      	adds	r3, r7, #4
 8003502:	4619      	mov	r1, r3
 8003504:	480b      	ldr	r0, [pc, #44]	; (8003534 <InitializeTMR10+0xc4>)
 8003506:	f7fe fd9b 	bl	8002040 <TIM_OC1Init>
    TIM_OC1PreloadConfig(TIM10, TIM_OCPreload_Enable);
 800350a:	2108      	movs	r1, #8
 800350c:	4809      	ldr	r0, [pc, #36]	; (8003534 <InitializeTMR10+0xc4>)
 800350e:	f7fe fe99 	bl	8002244 <TIM_OC1PreloadConfig>

	TIM_Cmd(TIM10, ENABLE);
 8003512:	2101      	movs	r1, #1
 8003514:	4807      	ldr	r0, [pc, #28]	; (8003534 <InitializeTMR10+0xc4>)
 8003516:	f7fe fd73 	bl	8002000 <TIM_Cmd>
}
 800351a:	bf00      	nop
 800351c:	3728      	adds	r7, #40	; 0x28
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}
 8003522:	bf00      	nop
 8003524:	20000020 	.word	0x20000020
 8003528:	447a0000 	.word	0x447a0000
 800352c:	49742400 	.word	0x49742400
 8003530:	20003474 	.word	0x20003474
 8003534:	40014400 	.word	0x40014400

08003538 <InitializeTMR11>:

void InitializeTMR11(void){	// Configuracio de Timer per PWM de 50us
 8003538:	b580      	push	{r7, lr}
 800353a:	b08a      	sub	sp, #40	; 0x28
 800353c:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitTypeDef timerInitStructure;

	float auxRight = (16 * (speedRight / 1000));
 800353e:	4b2b      	ldr	r3, [pc, #172]	; (80035ec <InitializeTMR11+0xb4>)
 8003540:	ed93 7a00 	vldr	s14, [r3]
 8003544:	eddf 6a2a 	vldr	s13, [pc, #168]	; 80035f0 <InitializeTMR11+0xb8>
 8003548:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800354c:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8003550:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003554:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	periodeRight = (1000000 / auxRight);
 8003558:	eddf 6a26 	vldr	s13, [pc, #152]	; 80035f4 <InitializeTMR11+0xbc>
 800355c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003560:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003564:	4b24      	ldr	r3, [pc, #144]	; (80035f8 <InitializeTMR11+0xc0>)
 8003566:	edc3 7a00 	vstr	s15, [r3]

    RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM11, ENABLE);
 800356a:	2101      	movs	r1, #1
 800356c:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8003570:	f7fe fae0 	bl	8001b34 <RCC_APB2PeriphClockCmd>

	timerInitStructure.TIM_Prescaler = 179;
 8003574:	23b3      	movs	r3, #179	; 0xb3
 8003576:	833b      	strh	r3, [r7, #24]
	timerInitStructure.TIM_Period = periodeRight;
 8003578:	4b1f      	ldr	r3, [pc, #124]	; (80035f8 <InitializeTMR11+0xc0>)
 800357a:	edd3 7a00 	vldr	s15, [r3]
 800357e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003582:	ee17 3a90 	vmov	r3, s15
 8003586:	61fb      	str	r3, [r7, #28]
	timerInitStructure.TIM_ClockDivision = 0;
 8003588:	2300      	movs	r3, #0
 800358a:	843b      	strh	r3, [r7, #32]
	timerInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800358c:	2300      	movs	r3, #0
 800358e:	837b      	strh	r3, [r7, #26]

	TIM_TimeBaseInit(TIM11, &timerInitStructure);
 8003590:	f107 0318 	add.w	r3, r7, #24
 8003594:	4619      	mov	r1, r3
 8003596:	4819      	ldr	r0, [pc, #100]	; (80035fc <InitializeTMR11+0xc4>)
 8003598:	f7fe fca6 	bl	8001ee8 <TIM_TimeBaseInit>
	TIM_ARRPreloadConfig(TIM11, ENABLE);
 800359c:	2101      	movs	r1, #1
 800359e:	4817      	ldr	r0, [pc, #92]	; (80035fc <InitializeTMR11+0xc4>)
 80035a0:	f7fe fd0e 	bl	8001fc0 <TIM_ARRPreloadConfig>

	TIM_OCInitTypeDef TIM_OCStruct;

	TIM_OCStruct.TIM_OCMode = TIM_OCMode_PWM1;
 80035a4:	2360      	movs	r3, #96	; 0x60
 80035a6:	80bb      	strh	r3, [r7, #4]
	TIM_OCStruct.TIM_OutputState = TIM_OutputState_Enable;
 80035a8:	2301      	movs	r3, #1
 80035aa:	80fb      	strh	r3, [r7, #6]
	TIM_OCStruct.TIM_OCPolarity = TIM_OCPolarity_Low;
 80035ac:	2302      	movs	r3, #2
 80035ae:	823b      	strh	r3, [r7, #16]
	TIM_OCStruct.TIM_Pulse = periodeRight / 2;
 80035b0:	4b11      	ldr	r3, [pc, #68]	; (80035f8 <InitializeTMR11+0xc0>)
 80035b2:	ed93 7a00 	vldr	s14, [r3]
 80035b6:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80035ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80035be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80035c2:	ee17 3a90 	vmov	r3, s15
 80035c6:	60fb      	str	r3, [r7, #12]

    TIM_OC1Init(TIM11, &TIM_OCStruct);
 80035c8:	1d3b      	adds	r3, r7, #4
 80035ca:	4619      	mov	r1, r3
 80035cc:	480b      	ldr	r0, [pc, #44]	; (80035fc <InitializeTMR11+0xc4>)
 80035ce:	f7fe fd37 	bl	8002040 <TIM_OC1Init>
    TIM_OC1PreloadConfig(TIM11, TIM_OCPreload_Enable);
 80035d2:	2108      	movs	r1, #8
 80035d4:	4809      	ldr	r0, [pc, #36]	; (80035fc <InitializeTMR11+0xc4>)
 80035d6:	f7fe fe35 	bl	8002244 <TIM_OC1PreloadConfig>

	TIM_Cmd(TIM11, ENABLE);
 80035da:	2101      	movs	r1, #1
 80035dc:	4807      	ldr	r0, [pc, #28]	; (80035fc <InitializeTMR11+0xc4>)
 80035de:	f7fe fd0f 	bl	8002000 <TIM_Cmd>
}
 80035e2:	bf00      	nop
 80035e4:	3728      	adds	r7, #40	; 0x28
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}
 80035ea:	bf00      	nop
 80035ec:	20000024 	.word	0x20000024
 80035f0:	447a0000 	.word	0x447a0000
 80035f4:	49742400 	.word	0x49742400
 80035f8:	20003060 	.word	0x20003060
 80035fc:	40014800 	.word	0x40014800

08003600 <InitializePWM3>:

void InitializePWM3(void){
 8003600:	b580      	push	{r7, lr}
 8003602:	b082      	sub	sp, #8
 8003604:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 8003606:	2101      	movs	r1, #1
 8003608:	2002      	movs	r0, #2
 800360a:	f7fe fa73 	bl	8001af4 <RCC_APB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 800360e:	2101      	movs	r1, #1
 8003610:	2004      	movs	r0, #4
 8003612:	f7fe fa2f 	bl	8001a74 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
 8003616:	23c0      	movs	r3, #192	; 0xc0
 8003618:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 800361a:	2302      	movs	r3, #2
 800361c:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800361e:	2300      	movs	r3, #0
 8003620:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8003622:	2300      	movs	r3, #0
 8003624:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8003626:	2303      	movs	r3, #3
 8003628:	717b      	strb	r3, [r7, #5]

	GPIO_Init(GPIOC, &GPIO_InitStructure);
 800362a:	463b      	mov	r3, r7
 800362c:	4619      	mov	r1, r3
 800362e:	4808      	ldr	r0, [pc, #32]	; (8003650 <InitializePWM3+0x50>)
 8003630:	f7fd fdfa 	bl	8001228 <GPIO_Init>
	GPIO_PinAFConfig(GPIOC, GPIO_PinSource6, GPIO_AF_TIM3);
 8003634:	2202      	movs	r2, #2
 8003636:	2106      	movs	r1, #6
 8003638:	4805      	ldr	r0, [pc, #20]	; (8003650 <InitializePWM3+0x50>)
 800363a:	f7fd fee5 	bl	8001408 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOC, GPIO_PinSource7, GPIO_AF_TIM3);
 800363e:	2202      	movs	r2, #2
 8003640:	2107      	movs	r1, #7
 8003642:	4803      	ldr	r0, [pc, #12]	; (8003650 <InitializePWM3+0x50>)
 8003644:	f7fd fee0 	bl	8001408 <GPIO_PinAFConfig>
}
 8003648:	bf00      	nop
 800364a:	3708      	adds	r7, #8
 800364c:	46bd      	mov	sp, r7
 800364e:	bd80      	pop	{r7, pc}
 8003650:	40020800 	.word	0x40020800

08003654 <InitializePWM10>:

void InitializePWM10(void){ //PWM esquerra
 8003654:	b580      	push	{r7, lr}
 8003656:	b082      	sub	sp, #8
 8003658:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 800365a:	2101      	movs	r1, #1
 800365c:	2002      	movs	r0, #2
 800365e:	f7fe fa09 	bl	8001a74 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
 8003662:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003666:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8003668:	2302      	movs	r3, #2
 800366a:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800366c:	2300      	movs	r3, #0
 800366e:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8003670:	2300      	movs	r3, #0
 8003672:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8003674:	2303      	movs	r3, #3
 8003676:	717b      	strb	r3, [r7, #5]

	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003678:	463b      	mov	r3, r7
 800367a:	4619      	mov	r1, r3
 800367c:	4805      	ldr	r0, [pc, #20]	; (8003694 <InitializePWM10+0x40>)
 800367e:	f7fd fdd3 	bl	8001228 <GPIO_Init>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource8, GPIO_AF_TIM10);
 8003682:	2203      	movs	r2, #3
 8003684:	2108      	movs	r1, #8
 8003686:	4803      	ldr	r0, [pc, #12]	; (8003694 <InitializePWM10+0x40>)
 8003688:	f7fd febe 	bl	8001408 <GPIO_PinAFConfig>
}
 800368c:	bf00      	nop
 800368e:	3708      	adds	r7, #8
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}
 8003694:	40020400 	.word	0x40020400

08003698 <InitializePWM11>:

void InitializePWM11(void){ //PWM dret
 8003698:	b580      	push	{r7, lr}
 800369a:	b082      	sub	sp, #8
 800369c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 800369e:	2101      	movs	r1, #1
 80036a0:	2002      	movs	r0, #2
 80036a2:	f7fe f9e7 	bl	8001a74 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 80036a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80036aa:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80036ac:	2302      	movs	r3, #2
 80036ae:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80036b0:	2300      	movs	r3, #0
 80036b2:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80036b4:	2300      	movs	r3, #0
 80036b6:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 80036b8:	2303      	movs	r3, #3
 80036ba:	717b      	strb	r3, [r7, #5]

	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80036bc:	463b      	mov	r3, r7
 80036be:	4619      	mov	r1, r3
 80036c0:	4805      	ldr	r0, [pc, #20]	; (80036d8 <InitializePWM11+0x40>)
 80036c2:	f7fd fdb1 	bl	8001228 <GPIO_Init>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource9, GPIO_AF_TIM11);
 80036c6:	2203      	movs	r2, #3
 80036c8:	2109      	movs	r1, #9
 80036ca:	4803      	ldr	r0, [pc, #12]	; (80036d8 <InitializePWM11+0x40>)
 80036cc:	f7fd fe9c 	bl	8001408 <GPIO_PinAFConfig>
}
 80036d0:	bf00      	nop
 80036d2:	3708      	adds	r7, #8
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}
 80036d8:	40020400 	.word	0x40020400

080036dc <InitializeLED>:

void InitializeLED(void){
 80036dc:	b580      	push	{r7, lr}
 80036de:	b082      	sub	sp, #8
 80036e0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef gpioStructure;

    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOG, ENABLE);
 80036e2:	2101      	movs	r1, #1
 80036e4:	2040      	movs	r0, #64	; 0x40
 80036e6:	f7fe f9c5 	bl	8001a74 <RCC_AHB1PeriphClockCmd>

    gpioStructure.GPIO_Pin = GPIO_Pin_13;
 80036ea:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80036ee:	603b      	str	r3, [r7, #0]
    gpioStructure.GPIO_Mode = GPIO_Mode_OUT;
 80036f0:	2301      	movs	r3, #1
 80036f2:	713b      	strb	r3, [r7, #4]
    gpioStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80036f4:	2302      	movs	r3, #2
 80036f6:	717b      	strb	r3, [r7, #5]
    GPIO_Init(GPIOG, &gpioStructure);
 80036f8:	463b      	mov	r3, r7
 80036fa:	4619      	mov	r1, r3
 80036fc:	4806      	ldr	r0, [pc, #24]	; (8003718 <InitializeLED+0x3c>)
 80036fe:	f7fd fd93 	bl	8001228 <GPIO_Init>
    GPIO_WriteBit(GPIOG, GPIO_Pin_13, Bit_RESET);
 8003702:	2200      	movs	r2, #0
 8003704:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003708:	4803      	ldr	r0, [pc, #12]	; (8003718 <InitializeLED+0x3c>)
 800370a:	f7fd fe53 	bl	80013b4 <GPIO_WriteBit>
}
 800370e:	bf00      	nop
 8003710:	3708      	adds	r7, #8
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}
 8003716:	bf00      	nop
 8003718:	40021800 	.word	0x40021800

0800371c <InitializeUserButton>:

void InitializeUserButton(void) {
 800371c:	b580      	push	{r7, lr}
 800371e:	b082      	sub	sp, #8
 8003720:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitDef;

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8003722:	2101      	movs	r1, #1
 8003724:	2001      	movs	r0, #1
 8003726:	f7fe f9a5 	bl	8001a74 <RCC_AHB1PeriphClockCmd>

	GPIO_InitDef.GPIO_Pin = GPIO_Pin_0;
 800372a:	2301      	movs	r3, #1
 800372c:	603b      	str	r3, [r7, #0]
	GPIO_InitDef.GPIO_Mode = GPIO_Mode_IN;
 800372e:	2300      	movs	r3, #0
 8003730:	713b      	strb	r3, [r7, #4]
	GPIO_InitDef.GPIO_OType = GPIO_OType_PP;
 8003732:	2300      	movs	r3, #0
 8003734:	71bb      	strb	r3, [r7, #6]
	GPIO_InitDef.GPIO_PuPd = GPIO_PuPd_DOWN;
 8003736:	2302      	movs	r3, #2
 8003738:	71fb      	strb	r3, [r7, #7]
	GPIO_InitDef.GPIO_Speed = GPIO_Speed_50MHz;
 800373a:	2302      	movs	r3, #2
 800373c:	717b      	strb	r3, [r7, #5]
	GPIO_Init(GPIOA, &GPIO_InitDef);
 800373e:	463b      	mov	r3, r7
 8003740:	4619      	mov	r1, r3
 8003742:	4803      	ldr	r0, [pc, #12]	; (8003750 <InitializeUserButton+0x34>)
 8003744:	f7fd fd70 	bl	8001228 <GPIO_Init>
}
 8003748:	bf00      	nop
 800374a:	3708      	adds	r7, #8
 800374c:	46bd      	mov	sp, r7
 800374e:	bd80      	pop	{r7, pc}
 8003750:	40020000 	.word	0x40020000

08003754 <InitializeTestPorts>:

void InitializeTestPorts(void){
 8003754:	b580      	push	{r7, lr}
 8003756:	b084      	sub	sp, #16
 8003758:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef gpioStructureD;
    GPIO_InitTypeDef gpioStructureE;

    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 800375a:	2101      	movs	r1, #1
 800375c:	2008      	movs	r0, #8
 800375e:	f7fe f989 	bl	8001a74 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8003762:	2101      	movs	r1, #1
 8003764:	2010      	movs	r0, #16
 8003766:	f7fe f985 	bl	8001a74 <RCC_AHB1PeriphClockCmd>

    gpioStructureD.GPIO_Pin = GPIO_Pin_12;
 800376a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800376e:	60bb      	str	r3, [r7, #8]
    gpioStructureD.GPIO_Mode = GPIO_Mode_OUT;
 8003770:	2301      	movs	r3, #1
 8003772:	733b      	strb	r3, [r7, #12]
    gpioStructureD.GPIO_Speed = GPIO_Speed_50MHz;
 8003774:	2302      	movs	r3, #2
 8003776:	737b      	strb	r3, [r7, #13]
    GPIO_Init(GPIOD, &gpioStructureD);
 8003778:	f107 0308 	add.w	r3, r7, #8
 800377c:	4619      	mov	r1, r3
 800377e:	481a      	ldr	r0, [pc, #104]	; (80037e8 <InitializeTestPorts+0x94>)
 8003780:	f7fd fd52 	bl	8001228 <GPIO_Init>

	gpioStructureE.GPIO_Pin = GPIO_Pin_10 | GPIO_Pin_11 | GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14;
 8003784:	f44f 43f8 	mov.w	r3, #31744	; 0x7c00
 8003788:	603b      	str	r3, [r7, #0]
	gpioStructureE.GPIO_Mode = GPIO_Mode_OUT;
 800378a:	2301      	movs	r3, #1
 800378c:	713b      	strb	r3, [r7, #4]
	gpioStructureE.GPIO_OType = GPIO_OType_PP;
 800378e:	2300      	movs	r3, #0
 8003790:	71bb      	strb	r3, [r7, #6]
	gpioStructureE.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8003792:	2300      	movs	r3, #0
 8003794:	71fb      	strb	r3, [r7, #7]
	gpioStructureE.GPIO_Speed = GPIO_Speed_100MHz;
 8003796:	2303      	movs	r3, #3
 8003798:	717b      	strb	r3, [r7, #5]
	GPIO_Init(GPIOE, &gpioStructureE);
 800379a:	463b      	mov	r3, r7
 800379c:	4619      	mov	r1, r3
 800379e:	4813      	ldr	r0, [pc, #76]	; (80037ec <InitializeTestPorts+0x98>)
 80037a0:	f7fd fd42 	bl	8001228 <GPIO_Init>

	GPIO_WriteBit(GPIOE, GPIO_Pin_10, Bit_RESET);
 80037a4:	2200      	movs	r2, #0
 80037a6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80037aa:	4810      	ldr	r0, [pc, #64]	; (80037ec <InitializeTestPorts+0x98>)
 80037ac:	f7fd fe02 	bl	80013b4 <GPIO_WriteBit>
    GPIO_WriteBit(GPIOE, GPIO_Pin_11, Bit_RESET);
 80037b0:	2200      	movs	r2, #0
 80037b2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80037b6:	480d      	ldr	r0, [pc, #52]	; (80037ec <InitializeTestPorts+0x98>)
 80037b8:	f7fd fdfc 	bl	80013b4 <GPIO_WriteBit>
    GPIO_WriteBit(GPIOE, GPIO_Pin_12, Bit_RESET);
 80037bc:	2200      	movs	r2, #0
 80037be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80037c2:	480a      	ldr	r0, [pc, #40]	; (80037ec <InitializeTestPorts+0x98>)
 80037c4:	f7fd fdf6 	bl	80013b4 <GPIO_WriteBit>
    GPIO_WriteBit(GPIOE, GPIO_Pin_13, Bit_RESET);
 80037c8:	2200      	movs	r2, #0
 80037ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80037ce:	4807      	ldr	r0, [pc, #28]	; (80037ec <InitializeTestPorts+0x98>)
 80037d0:	f7fd fdf0 	bl	80013b4 <GPIO_WriteBit>
    GPIO_WriteBit(GPIOE, GPIO_Pin_14, Bit_RESET);
 80037d4:	2200      	movs	r2, #0
 80037d6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80037da:	4804      	ldr	r0, [pc, #16]	; (80037ec <InitializeTestPorts+0x98>)
 80037dc:	f7fd fdea 	bl	80013b4 <GPIO_WriteBit>
}
 80037e0:	bf00      	nop
 80037e2:	3710      	adds	r7, #16
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}
 80037e8:	40020c00 	.word	0x40020c00
 80037ec:	40021000 	.word	0x40021000

080037f0 <EnableInterrupts>:

void EnableInterrupts(void) {
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b088      	sub	sp, #32
 80037f4:	af00      	add	r7, sp, #0
	NVIC_InitTypeDef NVIC_InitStruct;
	EXTI_InitTypeDef EXTI_SensorE;
	EXTI_InitTypeDef EXTI_SensorD;

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE); //Enable clock for GPIOD
 80037f6:	2101      	movs	r1, #1
 80037f8:	2004      	movs	r0, #4
 80037fa:	f7fe f93b 	bl	8001a74 <RCC_AHB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE); //Enable clock for SYSCFG
 80037fe:	2101      	movs	r1, #1
 8003800:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003804:	f7fe f996 	bl	8001b34 <RCC_APB2PeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStruct;
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_IN; //Declara com a input
 8003808:	2300      	movs	r3, #0
 800380a:	723b      	strb	r3, [r7, #8]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 800380c:	2300      	movs	r3, #0
 800380e:	72bb      	strb	r3, [r7, #10]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_2;
 8003810:	2305      	movs	r3, #5
 8003812:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 8003814:	2301      	movs	r3, #1
 8003816:	72fb      	strb	r3, [r7, #11]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 8003818:	2303      	movs	r3, #3
 800381a:	727b      	strb	r3, [r7, #9]
	GPIO_Init(GPIOC, &GPIO_InitStruct);
 800381c:	1d3b      	adds	r3, r7, #4
 800381e:	4619      	mov	r1, r3
 8003820:	4821      	ldr	r0, [pc, #132]	; (80038a8 <EnableInterrupts+0xb8>)
 8003822:	f7fd fd01 	bl	8001228 <GPIO_Init>

	// Tell system that you will use PD0 for EXTI_Line0
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOC, EXTI_PinSource0);
 8003826:	2100      	movs	r1, #0
 8003828:	2002      	movs	r0, #2
 800382a:	f7fe fb1b 	bl	8001e64 <SYSCFG_EXTILineConfig>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOC, EXTI_PinSource2);
 800382e:	2102      	movs	r1, #2
 8003830:	2002      	movs	r0, #2
 8003832:	f7fe fb17 	bl	8001e64 <SYSCFG_EXTILineConfig>

	// PD0 is connected to EXTI_Line0
	EXTI_SensorE.EXTI_Line = EXTI_Line0;
 8003836:	2301      	movs	r3, #1
 8003838:	617b      	str	r3, [r7, #20]
	EXTI_SensorE.EXTI_LineCmd = ENABLE; //Enable interrupt
 800383a:	2301      	movs	r3, #1
 800383c:	76bb      	strb	r3, [r7, #26]
	EXTI_SensorE.EXTI_Mode = EXTI_Mode_Interrupt; //Interrupt mode
 800383e:	2300      	movs	r3, #0
 8003840:	763b      	strb	r3, [r7, #24]
	EXTI_SensorE.EXTI_Trigger = EXTI_Trigger_Rising; //Triggers on rising and falling edge
 8003842:	2308      	movs	r3, #8
 8003844:	767b      	strb	r3, [r7, #25]
	EXTI_Init(&EXTI_SensorE); //Add to EXTI
 8003846:	f107 0314 	add.w	r3, r7, #20
 800384a:	4618      	mov	r0, r3
 800384c:	f7fd fb30 	bl	8000eb0 <EXTI_Init>

	// Add IRQ vector to NVIC
	NVIC_InitStruct.NVIC_IRQChannel = EXTI0_IRQn;
 8003850:	2306      	movs	r3, #6
 8003852:	773b      	strb	r3, [r7, #28]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = 0x00; 	//Set priority
 8003854:	2300      	movs	r3, #0
 8003856:	777b      	strb	r3, [r7, #29]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0x00; //Set sub priority
 8003858:	2300      	movs	r3, #0
 800385a:	77bb      	strb	r3, [r7, #30]
	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE; //Enable interrupt
 800385c:	2301      	movs	r3, #1
 800385e:	77fb      	strb	r3, [r7, #31]
	NVIC_Init(&NVIC_InitStruct); //Add to NVIC
 8003860:	f107 031c 	add.w	r3, r7, #28
 8003864:	4618      	mov	r0, r3
 8003866:	f7fd f98d 	bl	8000b84 <NVIC_Init>

	// PD1 is connected to EXTI_Line2
	EXTI_SensorD.EXTI_Line = EXTI_Line2;
 800386a:	2304      	movs	r3, #4
 800386c:	60fb      	str	r3, [r7, #12]
	EXTI_SensorD.EXTI_LineCmd = ENABLE; //Enable interrupt
 800386e:	2301      	movs	r3, #1
 8003870:	74bb      	strb	r3, [r7, #18]
	EXTI_SensorD.EXTI_Mode = EXTI_Mode_Interrupt; //Interrupt mode
 8003872:	2300      	movs	r3, #0
 8003874:	743b      	strb	r3, [r7, #16]
	EXTI_SensorD.EXTI_Trigger = EXTI_Trigger_Rising; //Triggers on rising and falling edge
 8003876:	2308      	movs	r3, #8
 8003878:	747b      	strb	r3, [r7, #17]
	EXTI_Init(&EXTI_SensorD); //Add to EXTI
 800387a:	f107 030c 	add.w	r3, r7, #12
 800387e:	4618      	mov	r0, r3
 8003880:	f7fd fb16 	bl	8000eb0 <EXTI_Init>

	// Add IRQ vector to NVIC
	NVIC_InitStruct.NVIC_IRQChannel = EXTI2_IRQn;
 8003884:	2308      	movs	r3, #8
 8003886:	773b      	strb	r3, [r7, #28]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = 0x00; //Set priority
 8003888:	2300      	movs	r3, #0
 800388a:	777b      	strb	r3, [r7, #29]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0x01; //Set sub priority
 800388c:	2301      	movs	r3, #1
 800388e:	77bb      	strb	r3, [r7, #30]
	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE; //Enable interrupt
 8003890:	2301      	movs	r3, #1
 8003892:	77fb      	strb	r3, [r7, #31]
	NVIC_Init(&NVIC_InitStruct); //Add to NVIC
 8003894:	f107 031c 	add.w	r3, r7, #28
 8003898:	4618      	mov	r0, r3
 800389a:	f7fd f973 	bl	8000b84 <NVIC_Init>
}
 800389e:	bf00      	nop
 80038a0:	3720      	adds	r7, #32
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
 80038a6:	bf00      	nop
 80038a8:	40020800 	.word	0x40020800

080038ac <EnableTimerInterrupt>:

void EnableTimerInterrupt(){
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b082      	sub	sp, #8
 80038b0:	af00      	add	r7, sp, #0
    NVIC_InitTypeDef nvicStructure;
    nvicStructure.NVIC_IRQChannel = TIM2_IRQn;
 80038b2:	231c      	movs	r3, #28
 80038b4:	713b      	strb	r3, [r7, #4]
    nvicStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80038b6:	2300      	movs	r3, #0
 80038b8:	717b      	strb	r3, [r7, #5]
    nvicStructure.NVIC_IRQChannelSubPriority = 1;
 80038ba:	2301      	movs	r3, #1
 80038bc:	71bb      	strb	r3, [r7, #6]
    nvicStructure.NVIC_IRQChannelCmd = ENABLE;
 80038be:	2301      	movs	r3, #1
 80038c0:	71fb      	strb	r3, [r7, #7]
    NVIC_Init(&nvicStructure);
 80038c2:	1d3b      	adds	r3, r7, #4
 80038c4:	4618      	mov	r0, r3
 80038c6:	f7fd f95d 	bl	8000b84 <NVIC_Init>

    NVIC_InitTypeDef nvicStructure5;
	nvicStructure5.NVIC_IRQChannel = TIM5_IRQn;
 80038ca:	2332      	movs	r3, #50	; 0x32
 80038cc:	703b      	strb	r3, [r7, #0]
	nvicStructure5.NVIC_IRQChannelPreemptionPriority = 0;
 80038ce:	2300      	movs	r3, #0
 80038d0:	707b      	strb	r3, [r7, #1]
	nvicStructure5.NVIC_IRQChannelSubPriority = 1;
 80038d2:	2301      	movs	r3, #1
 80038d4:	70bb      	strb	r3, [r7, #2]
	nvicStructure5.NVIC_IRQChannelCmd = ENABLE;
 80038d6:	2301      	movs	r3, #1
 80038d8:	70fb      	strb	r3, [r7, #3]
	NVIC_Init(&nvicStructure5);
 80038da:	463b      	mov	r3, r7
 80038dc:	4618      	mov	r0, r3
 80038de:	f7fd f951 	bl	8000b84 <NVIC_Init>
}
 80038e2:	bf00      	nop
 80038e4:	3708      	adds	r7, #8
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}
	...

080038ec <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void){   //Rutina de interrupcio de la Linia0 (Sensor esquerra)
 80038ec:	b580      	push	{r7, lr}
 80038ee:	af00      	add	r7, sp, #0
	//Mesura de temps d'execucio
	//GPIO_ToggleBits(GPIOE, GPIO_Pin_12);

	if (EXTI_GetITStatus(EXTI_Line0) != RESET) {
 80038f0:	2001      	movs	r0, #1
 80038f2:	f7fd fb4f 	bl	8000f94 <EXTI_GetITStatus>
 80038f6:	4603      	mov	r3, r0
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d008      	beq.n	800390e <EXTI0_IRQHandler+0x22>
		calculateSpeedLeft();
 80038fc:	f000 f8c6 	bl	8003a8c <calculateSpeedLeft>
		tLeft = 0;
 8003900:	4b04      	ldr	r3, [pc, #16]	; (8003914 <EXTI0_IRQHandler+0x28>)
 8003902:	f04f 0200 	mov.w	r2, #0
 8003906:	601a      	str	r2, [r3, #0]
		EXTI_ClearITPendingBit(EXTI_Line0);	//Netejem flag d'interrupcio
 8003908:	2001      	movs	r0, #1
 800390a:	f7fd fb5d 	bl	8000fc8 <EXTI_ClearITPendingBit>
    }
    //GPIO_ToggleBits(GPIOE, GPIO_Pin_12);
}
 800390e:	bf00      	nop
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop
 8003914:	200028f8 	.word	0x200028f8

08003918 <EXTI2_IRQHandler>:


void EXTI2_IRQHandler(void){   //Rutina de interrupcio de la Linia2 (Sensor dret)
 8003918:	b580      	push	{r7, lr}
 800391a:	af00      	add	r7, sp, #0
	if (EXTI_GetITStatus(EXTI_Line2) != RESET){
 800391c:	2004      	movs	r0, #4
 800391e:	f7fd fb39 	bl	8000f94 <EXTI_GetITStatus>
 8003922:	4603      	mov	r3, r0
 8003924:	2b00      	cmp	r3, #0
 8003926:	d008      	beq.n	800393a <EXTI2_IRQHandler+0x22>
		calculateSpeedRight();
 8003928:	f000 f8da 	bl	8003ae0 <calculateSpeedRight>
		tRight = 0;
 800392c:	4b04      	ldr	r3, [pc, #16]	; (8003940 <EXTI2_IRQHandler+0x28>)
 800392e:	f04f 0200 	mov.w	r2, #0
 8003932:	601a      	str	r2, [r3, #0]
		EXTI_ClearITPendingBit(EXTI_Line2);	//Netejem flag d'interrupcio
 8003934:	2004      	movs	r0, #4
 8003936:	f7fd fb47 	bl	8000fc8 <EXTI_ClearITPendingBit>
	}
}
 800393a:	bf00      	nop
 800393c:	bd80      	pop	{r7, pc}
 800393e:	bf00      	nop
 8003940:	200028f4 	.word	0x200028f4

08003944 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){     //1ms Timer interrupt
 8003944:	b580      	push	{r7, lr}
 8003946:	af00      	add	r7, sp, #0
	//Mesura de temps d'execucio (1.2us aprox.)
	//GPIO_ToggleBits(GPIOE, GPIO_Pin_10);

	if (TIM_GetITStatus(TIM2, TIM_IT_Update) != RESET){
 8003948:	2101      	movs	r1, #1
 800394a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800394e:	f7fe fcd7 	bl	8002300 <TIM_GetITStatus>
 8003952:	4603      	mov	r3, r0
 8003954:	2b00      	cmp	r3, #0
 8003956:	d039      	beq.n	80039cc <TIM2_IRQHandler+0x88>
  		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 8003958:	2101      	movs	r1, #1
 800395a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800395e:	f7fe fcf9 	bl	8002354 <TIM_ClearITPendingBit>
    	nInt++;
 8003962:	4b1b      	ldr	r3, [pc, #108]	; (80039d0 <TIM2_IRQHandler+0x8c>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	3301      	adds	r3, #1
 8003968:	4a19      	ldr	r2, [pc, #100]	; (80039d0 <TIM2_IRQHandler+0x8c>)
 800396a:	6013      	str	r3, [r2, #0]
    	if((nInt % 2) == 0 && mode == 0){
 800396c:	4b18      	ldr	r3, [pc, #96]	; (80039d0 <TIM2_IRQHandler+0x8c>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 0301 	and.w	r3, r3, #1
 8003974:	2b00      	cmp	r3, #0
 8003976:	d113      	bne.n	80039a0 <TIM2_IRQHandler+0x5c>
 8003978:	4b16      	ldr	r3, [pc, #88]	; (80039d4 <TIM2_IRQHandler+0x90>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d10f      	bne.n	80039a0 <TIM2_IRQHandler+0x5c>
    		//Multipliquem per 100 per poder fer un valor de 0-100, tal com demana la formula
    		dutyCycle = (tOn / 20000) * 100;
 8003980:	4b15      	ldr	r3, [pc, #84]	; (80039d8 <TIM2_IRQHandler+0x94>)
 8003982:	ed93 7a00 	vldr	s14, [r3]
 8003986:	eddf 6a15 	vldr	s13, [pc, #84]	; 80039dc <TIM2_IRQHandler+0x98>
 800398a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800398e:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80039e0 <TIM2_IRQHandler+0x9c>
 8003992:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003996:	4b13      	ldr	r3, [pc, #76]	; (80039e4 <TIM2_IRQHandler+0xa0>)
 8003998:	edc3 7a00 	vstr	s15, [r3]
    		InitializeTMR3();
 800399c:	f7ff fd04 	bl	80033a8 <InitializeTMR3>
    	}
    	if (nInt == 200) {
 80039a0:	4b0b      	ldr	r3, [pc, #44]	; (80039d0 <TIM2_IRQHandler+0x8c>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	2bc8      	cmp	r3, #200	; 0xc8
 80039a6:	d107      	bne.n	80039b8 <TIM2_IRQHandler+0x74>
    		GPIO_ToggleBits(GPIOG, GPIO_Pin_13);
 80039a8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80039ac:	480e      	ldr	r0, [pc, #56]	; (80039e8 <TIM2_IRQHandler+0xa4>)
 80039ae:	f7fd fd19 	bl	80013e4 <GPIO_ToggleBits>
        	nInt = 0;
 80039b2:	4b07      	ldr	r3, [pc, #28]	; (80039d0 <TIM2_IRQHandler+0x8c>)
 80039b4:	2200      	movs	r2, #0
 80039b6:	601a      	str	r2, [r3, #0]
        }
		//Controlar el bit start LIDAR
		if(GPIO_ReadInputDataBit(GPIOC, GPIO_Pin_1)){
 80039b8:	2102      	movs	r1, #2
 80039ba:	480c      	ldr	r0, [pc, #48]	; (80039ec <TIM2_IRQHandler+0xa8>)
 80039bc:	f7fd fcc2 	bl	8001344 <GPIO_ReadInputDataBit>
 80039c0:	4603      	mov	r3, r0
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d002      	beq.n	80039cc <TIM2_IRQHandler+0x88>
			startScan = 1; //Inici LIDAR
 80039c6:	4b0a      	ldr	r3, [pc, #40]	; (80039f0 <TIM2_IRQHandler+0xac>)
 80039c8:	2201      	movs	r2, #1
 80039ca:	601a      	str	r2, [r3, #0]
		}
    }
 	//GPIO_ToggleBits(GPIOE, GPIO_Pin_10);
}
 80039cc:	bf00      	nop
 80039ce:	bd80      	pop	{r7, pc}
 80039d0:	20002ab0 	.word	0x20002ab0
 80039d4:	20002ecc 	.word	0x20002ecc
 80039d8:	20002ec8 	.word	0x20002ec8
 80039dc:	469c4000 	.word	0x469c4000
 80039e0:	42c80000 	.word	0x42c80000
 80039e4:	2000001c 	.word	0x2000001c
 80039e8:	40021800 	.word	0x40021800
 80039ec:	40020800 	.word	0x40020800
 80039f0:	200028fc 	.word	0x200028fc

080039f4 <TIM5_IRQHandler>:

void TIM5_IRQHandler(void){
 80039f4:	b580      	push	{r7, lr}
 80039f6:	af00      	add	r7, sp, #0
	//Mesura de temps d'execucio (1us aprox.)
	GPIO_ToggleBits(GPIOE, GPIO_Pin_11);
 80039f8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80039fc:	481d      	ldr	r0, [pc, #116]	; (8003a74 <TIM5_IRQHandler+0x80>)
 80039fe:	f7fd fcf1 	bl	80013e4 <GPIO_ToggleBits>

	if (TIM_GetITStatus(TIM5, TIM_IT_Update) != RESET){
 8003a02:	2101      	movs	r1, #1
 8003a04:	481c      	ldr	r0, [pc, #112]	; (8003a78 <TIM5_IRQHandler+0x84>)
 8003a06:	f7fe fc7b 	bl	8002300 <TIM_GetITStatus>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d02f      	beq.n	8003a70 <TIM5_IRQHandler+0x7c>
        TIM_ClearITPendingBit(TIM5, TIM_IT_Update);
 8003a10:	2101      	movs	r1, #1
 8003a12:	4819      	ldr	r0, [pc, #100]	; (8003a78 <TIM5_IRQHandler+0x84>)
 8003a14:	f7fe fc9e 	bl	8002354 <TIM_ClearITPendingBit>
		tRight++;
 8003a18:	4b18      	ldr	r3, [pc, #96]	; (8003a7c <TIM5_IRQHandler+0x88>)
 8003a1a:	edd3 7a00 	vldr	s15, [r3]
 8003a1e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003a22:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003a26:	4b15      	ldr	r3, [pc, #84]	; (8003a7c <TIM5_IRQHandler+0x88>)
 8003a28:	edc3 7a00 	vstr	s15, [r3]
		tLeft++;
 8003a2c:	4b14      	ldr	r3, [pc, #80]	; (8003a80 <TIM5_IRQHandler+0x8c>)
 8003a2e:	edd3 7a00 	vldr	s15, [r3]
 8003a32:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003a36:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003a3a:	4b11      	ldr	r3, [pc, #68]	; (8003a80 <TIM5_IRQHandler+0x8c>)
 8003a3c:	edc3 7a00 	vstr	s15, [r3]
		tOn++;
 8003a40:	4b10      	ldr	r3, [pc, #64]	; (8003a84 <TIM5_IRQHandler+0x90>)
 8003a42:	edd3 7a00 	vldr	s15, [r3]
 8003a46:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003a4a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003a4e:	4b0d      	ldr	r3, [pc, #52]	; (8003a84 <TIM5_IRQHandler+0x90>)
 8003a50:	edc3 7a00 	vstr	s15, [r3]
		if(tOn == 19998){
 8003a54:	4b0b      	ldr	r3, [pc, #44]	; (8003a84 <TIM5_IRQHandler+0x90>)
 8003a56:	edd3 7a00 	vldr	s15, [r3]
 8003a5a:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8003a88 <TIM5_IRQHandler+0x94>
 8003a5e:	eef4 7a47 	vcmp.f32	s15, s14
 8003a62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a66:	d103      	bne.n	8003a70 <TIM5_IRQHandler+0x7c>
			tOn = 0;
 8003a68:	4b06      	ldr	r3, [pc, #24]	; (8003a84 <TIM5_IRQHandler+0x90>)
 8003a6a:	f04f 0200 	mov.w	r2, #0
 8003a6e:	601a      	str	r2, [r3, #0]
		}
    }
    //GPIO_ToggleBits(GPIOE, GPIO_Pin_10);
}
 8003a70:	bf00      	nop
 8003a72:	bd80      	pop	{r7, pc}
 8003a74:	40021000 	.word	0x40021000
 8003a78:	40000c00 	.word	0x40000c00
 8003a7c:	200028f4 	.word	0x200028f4
 8003a80:	200028f8 	.word	0x200028f8
 8003a84:	20002ec8 	.word	0x20002ec8
 8003a88:	469c3c00 	.word	0x469c3c00

08003a8c <calculateSpeedLeft>:

void calculateSpeedLeft(void){
 8003a8c:	b480      	push	{r7}
 8003a8e:	af00      	add	r7, sp, #0
	//Multipliquem per 10, ja que cada tick correspon a 10us
	speedInWLeft = (1 / (16 * ((10 * tLeft) / 1000000))) * 1000;
 8003a90:	4b0f      	ldr	r3, [pc, #60]	; (8003ad0 <calculateSpeedLeft+0x44>)
 8003a92:	edd3 7a00 	vldr	s15, [r3]
 8003a96:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003a9a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003a9e:	eddf 6a0d 	vldr	s13, [pc, #52]	; 8003ad4 <calculateSpeedLeft+0x48>
 8003aa2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003aa6:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8003aaa:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003aae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003ab2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ab6:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8003ad8 <calculateSpeedLeft+0x4c>
 8003aba:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003abe:	4b07      	ldr	r3, [pc, #28]	; (8003adc <calculateSpeedLeft+0x50>)
 8003ac0:	edc3 7a00 	vstr	s15, [r3]
		speed[j] = speedInWLeft;
		j++;
	}else{
		j = 100;
	}*/
}
 8003ac4:	bf00      	nop
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003acc:	4770      	bx	lr
 8003ace:	bf00      	nop
 8003ad0:	200028f8 	.word	0x200028f8
 8003ad4:	49742400 	.word	0x49742400
 8003ad8:	447a0000 	.word	0x447a0000
 8003adc:	20002ec4 	.word	0x20002ec4

08003ae0 <calculateSpeedRight>:

void calculateSpeedRight(void){
 8003ae0:	b480      	push	{r7}
 8003ae2:	af00      	add	r7, sp, #0
	//Multipliquem per 10, ja que cada tick correspon a 10us
	speedInWRight = (1 / (16 * ((10 * tRight) / 1000000))) * 1000;
 8003ae4:	4b0f      	ldr	r3, [pc, #60]	; (8003b24 <calculateSpeedRight+0x44>)
 8003ae6:	edd3 7a00 	vldr	s15, [r3]
 8003aea:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003aee:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003af2:	eddf 6a0d 	vldr	s13, [pc, #52]	; 8003b28 <calculateSpeedRight+0x48>
 8003af6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003afa:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8003afe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003b02:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003b06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b0a:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8003b2c <calculateSpeedRight+0x4c>
 8003b0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b12:	4b07      	ldr	r3, [pc, #28]	; (8003b30 <calculateSpeedRight+0x50>)
 8003b14:	edc3 7a00 	vstr	s15, [r3]
}
 8003b18:	bf00      	nop
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b20:	4770      	bx	lr
 8003b22:	bf00      	nop
 8003b24:	200028f4 	.word	0x200028f4
 8003b28:	49742400 	.word	0x49742400
 8003b2c:	447a0000 	.word	0x447a0000
 8003b30:	20002aac 	.word	0x20002aac

08003b34 <setNInt>:

void setNInt(int val){
 8003b34:	b480      	push	{r7}
 8003b36:	b083      	sub	sp, #12
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
	nInt = val;
 8003b3c:	4a04      	ldr	r2, [pc, #16]	; (8003b50 <setNInt+0x1c>)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6013      	str	r3, [r2, #0]
}
 8003b42:	bf00      	nop
 8003b44:	370c      	adds	r7, #12
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr
 8003b4e:	bf00      	nop
 8003b50:	20002ab0 	.word	0x20002ab0

08003b54 <setTRight>:

void setTRight(int val){
 8003b54:	b480      	push	{r7}
 8003b56:	b083      	sub	sp, #12
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
	tRight = val;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	ee07 3a90 	vmov	s15, r3
 8003b62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b66:	4b04      	ldr	r3, [pc, #16]	; (8003b78 <setTRight+0x24>)
 8003b68:	edc3 7a00 	vstr	s15, [r3]
}
 8003b6c:	bf00      	nop
 8003b6e:	370c      	adds	r7, #12
 8003b70:	46bd      	mov	sp, r7
 8003b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b76:	4770      	bx	lr
 8003b78:	200028f4 	.word	0x200028f4

08003b7c <setTLeft>:

void setTLeft(int val){
 8003b7c:	b480      	push	{r7}
 8003b7e:	b083      	sub	sp, #12
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
	tLeft = val;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	ee07 3a90 	vmov	s15, r3
 8003b8a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b8e:	4b04      	ldr	r3, [pc, #16]	; (8003ba0 <setTLeft+0x24>)
 8003b90:	edc3 7a00 	vstr	s15, [r3]
}
 8003b94:	bf00      	nop
 8003b96:	370c      	adds	r7, #12
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9e:	4770      	bx	lr
 8003ba0:	200028f8 	.word	0x200028f8

08003ba4 <setMode>:
void setMode(int val){
 8003ba4:	b480      	push	{r7}
 8003ba6:	b083      	sub	sp, #12
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
	mode = val;
 8003bac:	4a04      	ldr	r2, [pc, #16]	; (8003bc0 <setMode+0x1c>)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6013      	str	r3, [r2, #0]
}
 8003bb2:	bf00      	nop
 8003bb4:	370c      	adds	r7, #12
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbc:	4770      	bx	lr
 8003bbe:	bf00      	nop
 8003bc0:	20002ecc 	.word	0x20002ecc

08003bc4 <setTOn>:
void setTOn(int val){
 8003bc4:	b480      	push	{r7}
 8003bc6:	b083      	sub	sp, #12
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
	tOn = val;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	ee07 3a90 	vmov	s15, r3
 8003bd2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003bd6:	4b04      	ldr	r3, [pc, #16]	; (8003be8 <setTOn+0x24>)
 8003bd8:	edc3 7a00 	vstr	s15, [r3]
}
 8003bdc:	bf00      	nop
 8003bde:	370c      	adds	r7, #12
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr
 8003be8:	20002ec8 	.word	0x20002ec8

08003bec <setDutyCycle>:
void setDutyCycle(int val){
 8003bec:	b480      	push	{r7}
 8003bee:	b083      	sub	sp, #12
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
	dutyCycle = val;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	ee07 3a90 	vmov	s15, r3
 8003bfa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003bfe:	4b04      	ldr	r3, [pc, #16]	; (8003c10 <setDutyCycle+0x24>)
 8003c00:	edc3 7a00 	vstr	s15, [r3]
}
 8003c04:	bf00      	nop
 8003c06:	370c      	adds	r7, #12
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0e:	4770      	bx	lr
 8003c10:	2000001c 	.word	0x2000001c

08003c14 <getMode>:

int getMode(void){
 8003c14:	b480      	push	{r7}
 8003c16:	af00      	add	r7, sp, #0
	return mode;
 8003c18:	4b03      	ldr	r3, [pc, #12]	; (8003c28 <getMode+0x14>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c24:	4770      	bx	lr
 8003c26:	bf00      	nop
 8003c28:	20002ecc 	.word	0x20002ecc

08003c2c <InitializeDMA>:
			{0x55,0xAA,0xC0,0xFF,0xC0,0x3F,0x40,0x7F,0x00,0x00,0x5E,0x27,0x3D,0x27,0x1D,0x27,0xFE,0x26,0xE0,0x26,0xC3,0x26,0xA7,0x26,0x8C,0x26,0x71,0x26,0x58,0x26,0x3F,0x26,0x27,0x26,0x10,0x26,0xFA,0x25,0xE5,0x25,0xD0,0x25,0xBD,0x25,0xAA,0x25,0x98,0x25,0x87,0x25,0x76,0x25,0x67,0x25,0x58,0x25,0x4A,0x25,0x3C,0x25,0x30,0x25,0x24,0x25,0x19,0x25,0x0F,0x25,0x05,0x25,0xFC,0x24,0xF4,0x24,0xED,0x24,0xE6,0x24,0xE0,0x24,0xDB,0x24,0xD7,0x24,0xD3,0x24,0xD0,0x24,0xCE,0x24,0xCC,0x24,0xCB,0x24,0xCB,0x24,0xCC,0x24,0xCD,0x24,0xCF,0x24,0xD2,0x24,0xD5,0x24,0xD9,0x24,0xDE,0x24,0xE4,0x24,0xEA,0x24,0xF1,0x24,0xF9,0x24,0x02,0x25,0x0B,0x25,0x15,0x25,0x20,0x25,0x2B,0x25,0x38,0x25,0x45,0x25,0x53,0x25,0x61,0x25,0x71,0x25,0x81,0x25,0x92,0x25,0xA3,0x25,0xB6,0x25,0xC9,0x25,0xDD,0x25,0xF2,0x25,0x08,0x26,0x1F,0x26,0x36,0x26,0x4F,0x26,0x68,0x26,0x82,0x26,0x9D,0x26,0xB9,0x26,0xD6,0x26,0xF4,0x26,0x12,0x27,0x32,0x27,0x53,0x27,0x74,0x27,0x97,0x27,0xBA,0x27,0xDF,0x27,0x05,0x28,0x2C,0x28,0x53,0x28,0x7C,0x28,0xA7,0x28,0xD2,0x28,0xFE,0x28,0x2C,0x29,0x5B,0x29,0x8B,0x29,0xBC,0x29,0xEE,0x29,0x22,0x2A,0x57,0x2A,0x8E,0x2A,0xC6,0x2A,0xFF,0x2A,0x3A,0x2B,0x76,0x2B,0xB4,0x2B,0xF4,0x2B,0x35,0x2C,0x77,0x2C,0xBB,0x2C,0x01,0x2D,0x49,0x2D,0x93,0x2D,0xDE,0x2D,0x2B,0x2E,0x7A,0x2E,0xCB,0x2E,0x1F,0x2F,0x74,0x2F,0xCB,0x2F,0x25,0x30,0x81,0x30,0xDF,0x30,0x40,0x31,0xA3,0x31,0x09,0x32,0x71,0x32,0xDC,0x32,0x4A,0x33,0xBB,0x33,0x2E,0x34,0xA5,0x34,0x1F,0x35,0x9C,0x35,0x1D,0x36,0xA1,0x36,0x29,0x37,0xB5,0x37,0x44,0x38,0xD7,0x38,0x6F,0x39,0x0B,0x3A,0xAC,0x3A,0x51,0x3B,0xFB,0x3B,0xAA,0x3C,0x5E,0x3D,0x18,0x3E,0xD7,0x3E,0x9D,0x3F,0x68,0x40,0x3A,0x41,0x13,0x42,0xF3,0x42,0xDA,0x43,0xC9,0x44,0xBF,0x45,0x39,0x45,0x7E,0x44,0xC9,0x43,0x18,0x43,0x6D,0x42,0xC5,0x41,0x23,0x41,0x85,0x40,0xEB,0x3F,0x55,0x3F,0xC3,0x3E,0x35,0x3E,0xAA,0x3D,0x23,0x3D,0xA0,0x3C,0x20,0x3C,0xA3,0x3B,0x29,0x3B,0xB2,0x3A,0x3F,0x3A,0xCE,0x39,0x60,0x39,0xF5,0x38,0x8C,0x38,0x26,0x38,0xC3,0x37,0x62,0x37,0x03,0x37,0xA6,0x36,0x4C,0x36,0xF4,0x35,0x9F,0x35,0x4B,0x35,0xF9,0x34,0xAA,0x34,0x5C,0x34,0x10,0x34,0xC6,0x33,0x7E,0x33,0x37,0x33,0xF3,0x32,0xB0,0x32,0x6F,0x32,0x2F,0x32,0xF1,0x31,0xB4,0x31,0x79,0x31,0x40,0x31,0x08,0x31,0xD1,0x30,0x9C,0x30,0x69,0x30,0x36,0x30,0x05,0x30,0xD5,0x2F,0xA7,0x2F,0x7A,0x2F,0x4E,0x2F,0x23,0x2F,0xFA,0x2E,0xD1,0x2E,0xAA,0x2E,0x84,0x2E,0x60,0x2E,0x3C,0x2E,0x19,0x2E,0xF8,0x2D,0xD8,0x2D,0xB8,0x2D,0x9A,0x2D,0x7D,0x2D,0x61,0x2D,0x45,0x2D,0x2B,0x2D,0x12,0x2D,0xFA,0x2C,0xE3,0x2C,0xCC,0x2C,0xB7,0x2C,0xA3,0x2C,0x8F,0x2C,0x7D,0x2C,0x6B,0x2C,0x5B,0x2C,0x4B,0x2C,0x3C,0x2C,0x2E,0x2C,0x21,0x2C,0x15,0x2C,0x0A,0x2C,0xFF,0x2B,0xF6,0x2B,0xED,0x2B,0xE5,0x2B,0xDF,0x2B,0xD8,0x2B},
			{0x55,0xAA,0x80,0xFF,0x80,0x7F,0x00,0x0B,0x00,0x00,0xD3,0x2B,0xCF,0x2B,0xCC,0x2B,0xC9,0x2B,0xC7,0x2B,0xC6,0x2B,0xC6,0x2B,0xC7,0x2B,0xC9,0x2B,0xCB,0x2B,0xCF,0x2B,0xD3,0x2B,0xD8,0x2B,0xDE,0x2B,0xE5,0x2B,0xEC,0x2B,0xF5,0x2B,0xFE,0x2B,0x09,0x2C,0x14,0x2C,0x20,0x2C,0x2D,0x2C,0x3B,0x2C,0x49,0x2C,0x59,0x2C,0x6A,0x2C,0x7B,0x2C,0x8D,0x2C,0xA1,0x2C,0xB5,0x2C,0xCA,0x2C,0xE0,0x2C,0xF7,0x2C,0x10,0x2D,0x29,0x2D,0x43,0x2D,0x5E,0x2D,0x7A,0x2D,0x97,0x2D,0xB5,0x2D,0xD4,0x2D,0xF5,0x2D,0x16,0x2E,0x38,0x2E,0x5C,0x2E,0x81,0x2E,0xA7,0x2E,0xCE,0x2E,0xF6,0x2E,0x1F,0x2F,0x4A,0x2F,0x75,0x2F,0xA2,0x2F,0xD1,0x2F,0x00,0x30,0x31,0x30,0x63,0x30,0x97,0x30,0xCC,0x30,0x02,0x31,0x3A,0x31,0x74,0x31,0xAE,0x31,0xEB,0x31,0x29,0x32,0x68,0x32,0xA9,0x32,0xEC,0x32,0x31,0x33,0x77,0x33,0xBF,0x33,0x09,0x34,0x54,0x34,0xA2,0x34,0xF1,0x34,0x43,0x35,0x96,0x35,0xEC,0x35,0x43,0x36,0x9D,0x36,0xFA,0x36,0x58,0x37,0xB9,0x37,0x1C,0x38,0x82,0x38,0xEA,0x38,0x55,0x39,0xC3,0x39,0x33,0x3A,0xA7,0x3A,0x1D,0x3B,0x97,0x3B,0x13,0x3C,0xFA,0x3B,0x6D,0x3B,0xE5,0x3A,0x5F,0x3A,0xDE,0x39,0x5F,0x39,0xE4,0x38,0x6C,0x38,0xF7,0x37,0x85,0x37,0x16,0x37,0xA9,0x36,0x40,0x36,0xD9,0x35,0x74,0x35,0x12,0x35,0xB2,0x34,0x55,0x34,0xFA,0x33,0xA1,0x33,0x4B,0x33,0xF6,0x32,0xA4,0x32,0x54,0x32,0x05,0x32,0xB9,0x31,0x6E,0x31,0x25,0x31,0xDE,0x30,0x99,0x30,0x55,0x30,0x13,0x30,0xD3,0x2F,0x94,0x2F,0x57,0x2F,0x1B,0x2F,0xE1,0x2E,0xA8,0x2E,0x71,0x2E,0x3B,0x2E,0x07,0x2E,0xD4,0x2D,0xA2,0x2D,0x72,0x2D,0x42,0x2D,0x14,0x2D,0xE8,0x2C,0xBC,0x2C,0x92,0x2C,0x69,0x2C,0x41,0x2C,0x1A,0x2C,0xF4,0x2B,0xD0,0x2B,0xAC,0x2B,0x8A,0x2B,0x68,0x2B,0x48,0x2B,0x28,0x2B,0x0A,0x2B,0xED,0x2A,0xD0,0x2A,0xB5,0x2A,0x9B,0x2A,0x81,0x2A,0x69,0x2A,0x51,0x2A,0x3B,0x2A,0x25,0x2A,0x10,0x2A,0xFC,0x29,0xE9,0x29,0xD7,0x29,0xC6,0x29,0xB5,0x29,0xA6,0x29,0x97,0x29,0x89,0x29,0x7C,0x29,0x70,0x29,0x65,0x29,0x5A,0x29,0x50,0x29,0x48,0x29,0x40,0x29,0x38,0x29,0x32,0x29,0x2C,0x29,0x28,0x29,0x24,0x29,0x20,0x29,0x1E,0x29,0x1C,0x29,0x1C,0x29,0x1C,0x29,0x1C,0x29,0x1E,0x29,0x21,0x29,0x24,0x29,0x28,0x29,0x2D,0x29,0x32,0x29,0x39,0x29,0x40,0x29,0x48,0x29,0x51,0x29,0x5B,0x29,0x65,0x29,0x71,0x29,0x7D,0x29,0x8A,0x29,0x98,0x29,0xA7,0x29,0xB6,0x29,0xC7,0x29,0xD8,0x29,0xEA,0x29,0xFE,0x29,0x11,0x2A,0x26,0x2A,0x3C,0x2A,0x53,0x2A,0x6B,0x2A,0x83,0x2A,0x9D,0x2A,0xB7,0x2A,0xD2,0x2A,0xEF,0x2A,0x0C,0x2B,0x2B,0x2B,0x4A,0x2B,0x6B,0x2B,0x8C,0x2B,0xAF,0x2B,0xD2,0x2B,0xF7,0x2B,0x1D,0x2C,0x44,0x2C,0x6C,0x2C,0x95,0x2C,0xBF,0x2C,0xEB,0x2C,0x18,0x2D,0x46,0x2D,0x75,0x2D,0xA6,0x2D,0xD7,0x2D,0x0B,0x2E,0x3F,0x2E,0x75,0x2E,0xAD,0x2E,0xE5,0x2E,0x20,0x2F,0x5B,0x2F,0x99,0x2F,0xD8,0x2F,0x18,0x30,0x5A,0x30,0x9E,0x30,0xE3,0x30,0x2A,0x31,0x73,0x31},
			{0x55,0xAA,0x40,0xFF,0x40,0x0B,0xC0,0x4A,0x00,0x00,0xBE,0x31,0x0B,0x32,0x59,0x32,0xAA,0x32,0xFC,0x32,0x51,0x33,0xA8,0x33,0x01,0x34,0x5C,0x34,0x36,0x34,0xFE,0x33,0xC8,0x33,0x93,0x33,0x60,0x33,0x2E,0x33,0xFD,0x32,0xCE,0x32,0xA0,0x32,0x73,0x32,0x48,0x32,0x1D,0x32,0xF4,0x31,0xCD,0x31,0xA6,0x31,0x81,0x31,0x5D,0x31,0x3A,0x31,0x18,0x31,0xF8,0x30,0xD8,0x30,0xBA,0x30,0x9C,0x30,0x80,0x30,0x65,0x30,0x4B,0x30,0x32,0x30,0x19,0x30,0x02,0x30,0xEC,0x2F,0xD7,0x2F,0xC3,0x2F,0xB0,0x2F,0x9E,0x2F,0x8D,0x2F,0x7D,0x2F,0x6E,0x2F,0x60,0x2F,0x53,0x2F,0x47,0x2F,0x3B,0x2F,0x31,0x2F,0x28,0x2F,0x1F,0x2F,0x18,0x2F,0x11,0x2F,0x0B,0x2F,0x06,0x2F,0x03,0x2F,0x00,0x2F,0xFE,0x2E,0xFD,0x2E,0xFC,0x2E,0xFD,0x2E,0xFF,0x2E,0x01,0x2F,0x05,0x2F,0x09,0x2F,0x0F,0x2F,0x15,0x2F,0x1C,0x2F,0x24,0x2F,0x2D,0x2F,0x37,0x2F,0x42,0x2F,0x4E,0x2F,0x5B,0x2F,0x68,0x2F,0x77,0x2F,0x87,0x2F,0x97,0x2F,0xA9,0x2F,0xBB,0x2F,0xCF,0x2F,0xE4,0x2F,0xF9,0x2F,0x10,0x30,0x27,0x30,0x40,0x30,0x5A,0x30,0x75,0x30,0x90,0x30,0xAD,0x30,0xCB,0x30,0xEA,0x30,0x0B,0x31,0x2C,0x31,0x4E,0x31,0x72,0x31,0x97,0x31,0xBD,0x31,0xE4,0x31,0x0C,0x32,0x36,0x32,0x61,0x32,0x8D,0x32,0xBB,0x32,0xE9,0x32,0x19,0x33,0x4B,0x33,0x7E,0x33,0xB2,0x33,0xE8,0x33,0x1F,0x34,0x58,0x34,0x92,0x34,0xCD,0x34,0x0B,0x35,0x4A,0x35,0x8A,0x35,0xCC,0x35,0x10,0x36,0x56,0x36,0x9D,0x36,0xE6,0x36,0x31,0x37,0x7E,0x37,0xCD,0x37,0x1E,0x38,0x71,0x38,0xC6,0x38,0x1D,0x39,0x76,0x39,0xD2,0x39,0x30,0x3A,0x90,0x3A,0xF2,0x3A,0x57,0x3B,0xBF,0x3B,0x29,0x3C,0x96,0x3C,0x06,0x3D,0x78,0x3D,0xED,0x3D,0x65,0x3E,0x5C,0x3E,0xA0,0x3D,0xEA,0x3C,0x39,0x3C,0x8D,0x3B,0xE6,0x3A,0x44,0x3A,0xA6,0x39,0x0D,0x39,0x78,0x38,0xE7,0x37,0x5A,0x37,0xD1,0x36,0x4C,0x36,0xCA,0x35,0x4B,0x35,0xD0,0x34,0x58,0x34,0xE4,0x33,0x72,0x33,0x03,0x33,0x97,0x32,0x2E,0x32,0xC7,0x31,0x63,0x31,0x01,0x31,0xA2,0x30,0x46,0x30,0xEB,0x2F,0x93,0x2F,0x3D,0x2F,0xE9,0x2E,0x97,0x2E,0x47,0x2E,0xF9,0x2D,0xAD,0x2D,0x63,0x2D,0x1B,0x2D,0xD4,0x2C,0x8F,0x2C,0x4C,0x2C,0x0B,0x2C,0xCB,0x2B,0x8C,0x2B,0x50,0x2B,0x14,0x2B,0xDA,0x2A,0xA2,0x2A,0x6B,0x2A,0x35,0x2A,0x01,0x2A,0xCE,0x29,0x9C,0x29,0x6C,0x29,0x3C,0x29,0x0E,0x29,0xE2,0x28,0xB6,0x28,0x8B,0x28,0x62,0x28,0x3A,0x28,0x13,0x28,0xEC,0x27,0xC7,0x27,0xA3,0x27,0x80,0x27,0x5E,0x27,0x3D,0x27,0x1D,0x27,0xFE,0x26,0xE0,0x26,0xC3,0x26,0xA7,0x26,0x8C,0x26,0x71,0x26,0x58,0x26,0x3F,0x26,0x27,0x26,0x10,0x26,0xFA,0x25,0xE5,0x25,0xD0,0x25,0xBD,0x25,0xAA,0x25,0x98,0x25,0x87,0x25,0x76,0x25,0x67,0x25,0x58,0x25,0x4A,0x25,0x3C,0x25,0x30,0x25,0x24,0x25,0x19,0x25,0x0F,0x25,0x05,0x25,0xFC,0x24,0xF4,0x24,0xED,0x24,0xE6,0x24,0xE0,0x24,0xDB,0x24,0xD7,0x24,0xD3,0x24,0xD0,0x24,0xCE,0x24,0xCC,0x24,0xCB,0x24,0xCB,0x24,0xCC,0x24,0xCD,0x24}
	};

void InitializeDMA(uint16_t localx[BUFFERSIZE],uint16_t bufferDatax[BUFFERSIZE]){
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b094      	sub	sp, #80	; 0x50
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
 8003c34:	6039      	str	r1, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;

	DMA_InitTypeDef DMA_InitStructure;

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 8003c36:	2101      	movs	r1, #1
 8003c38:	2020      	movs	r0, #32
 8003c3a:	f7fd ff1b 	bl	8001a74 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
 8003c3e:	23c0      	movs	r3, #192	; 0xc0
 8003c40:	64bb      	str	r3, [r7, #72]	; 0x48
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 8003c42:	2303      	movs	r3, #3
 8003c44:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8003c48:	2300      	movs	r3, #0
 8003c4a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	GPIO_Init(GPIOF, &GPIO_InitStructure);
 8003c4e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003c52:	4619      	mov	r1, r3
 8003c54:	4828      	ldr	r0, [pc, #160]	; (8003cf8 <InitializeDMA+0xcc>)
 8003c56:	f7fd fae7 	bl	8001228 <GPIO_Init>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2, ENABLE);
 8003c5a:	2101      	movs	r1, #1
 8003c5c:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8003c60:	f7fd ff08 	bl	8001a74 <RCC_AHB1PeriphClockCmd>

	DMA_InitStructure.DMA_Channel = DMA_Channel_2;
 8003c64:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003c68:	60bb      	str	r3, [r7, #8]
	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t) localx; //En comptes de fer aixo, guardar-ho tot el que es repo de la USART en un array i ho passes aqui
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	60fb      	str	r3, [r7, #12]
	DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) bufferDatax;
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	613b      	str	r3, [r7, #16]
	DMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToMemory;
 8003c72:	2380      	movs	r3, #128	; 0x80
 8003c74:	617b      	str	r3, [r7, #20]
	DMA_InitStructure.DMA_BufferSize = (uint32_t) BUFFERSIZE;
 8003c76:	f44f 7302 	mov.w	r3, #520	; 0x208
 8003c7a:	61bb      	str	r3, [r7, #24]
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Enable; //Disable si fem usart
 8003c7c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c80:	61fb      	str	r3, [r7, #28]
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8003c82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003c86:	623b      	str	r3, [r7, #32]
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 8003c88:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003c8c:	627b      	str	r3, [r7, #36]	; 0x24
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 8003c8e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003c92:	62bb      	str	r3, [r7, #40]	; 0x28
	DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 8003c94:	2300      	movs	r3, #0
 8003c96:	62fb      	str	r3, [r7, #44]	; 0x2c
	DMA_InitStructure.DMA_Priority = DMA_Priority_High;
 8003c98:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003c9c:	633b      	str	r3, [r7, #48]	; 0x30
	DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	637b      	str	r3, [r7, #52]	; 0x34
	DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_HalfFull;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	63bb      	str	r3, [r7, #56]	; 0x38
	DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	63fb      	str	r3, [r7, #60]	; 0x3c
	DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8003caa:	2300      	movs	r3, #0
 8003cac:	643b      	str	r3, [r7, #64]	; 0x40

	DMA_Init(DMA2_Stream0, &DMA_InitStructure);
 8003cae:	f107 0308 	add.w	r3, r7, #8
 8003cb2:	4619      	mov	r1, r3
 8003cb4:	4811      	ldr	r0, [pc, #68]	; (8003cfc <InitializeDMA+0xd0>)
 8003cb6:	f7fc ffc7 	bl	8000c48 <DMA_Init>
	DMA_Cmd(DMA2_Stream0, DISABLE);
 8003cba:	2100      	movs	r1, #0
 8003cbc:	480f      	ldr	r0, [pc, #60]	; (8003cfc <InitializeDMA+0xd0>)
 8003cbe:	f7fd f81b 	bl	8000cf8 <DMA_Cmd>

	DMA_ITConfig(DMA2_Stream0, DMA_IT_TC, ENABLE);
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	2110      	movs	r1, #16
 8003cc6:	480d      	ldr	r0, [pc, #52]	; (8003cfc <InitializeDMA+0xd0>)
 8003cc8:	f7fd f832 	bl	8000d30 <DMA_ITConfig>

	NVIC_InitStructure.NVIC_IRQChannel = DMA2_Stream0_IRQn;;
 8003ccc:	2338      	movs	r3, #56	; 0x38
 8003cce:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8003cd8:	2300      	movs	r3, #0
 8003cda:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	NVIC_Init(&NVIC_InitStructure);
 8003ce4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003ce8:	4618      	mov	r0, r3
 8003cea:	f7fc ff4b 	bl	8000b84 <NVIC_Init>
}
 8003cee:	bf00      	nop
 8003cf0:	3750      	adds	r7, #80	; 0x50
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}
 8003cf6:	bf00      	nop
 8003cf8:	40021400 	.word	0x40021400
 8003cfc:	40026410 	.word	0x40026410

08003d00 <InitializeDMA_MemToMem>:

void InitializeDMA_MemToMem(void){
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b090      	sub	sp, #64	; 0x40
 8003d04:	af00      	add	r7, sp, #0
	NVIC_InitTypeDef NVIC_InitStructure;
	DMA_InitTypeDef DMA_InitStructure;

	DMA_InitStructure.DMA_Channel = DMA_Channel_1;
 8003d06:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003d0a:	603b      	str	r3, [r7, #0]
	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t) bufferData1;
 8003d0c:	4b22      	ldr	r3, [pc, #136]	; (8003d98 <InitializeDMA_MemToMem+0x98>)
 8003d0e:	607b      	str	r3, [r7, #4]
	DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) bufferData2;
 8003d10:	4b22      	ldr	r3, [pc, #136]	; (8003d9c <InitializeDMA_MemToMem+0x9c>)
 8003d12:	60bb      	str	r3, [r7, #8]
	DMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToMemory;
 8003d14:	2380      	movs	r3, #128	; 0x80
 8003d16:	60fb      	str	r3, [r7, #12]
	DMA_InitStructure.DMA_BufferSize = (uint32_t) BUFFERSIZE;
 8003d18:	f44f 7302 	mov.w	r3, #520	; 0x208
 8003d1c:	613b      	str	r3, [r7, #16]
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Enable;
 8003d1e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d22:	617b      	str	r3, [r7, #20]
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8003d24:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d28:	61bb      	str	r3, [r7, #24]
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 8003d2a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003d2e:	61fb      	str	r3, [r7, #28]
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 8003d30:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003d34:	623b      	str	r3, [r7, #32]
	DMA_InitStructure.DMA_Mode = DMA_Mode_Normal; //TODO: aixo no pot ser circular, ha de ser normal
 8003d36:	2300      	movs	r3, #0
 8003d38:	627b      	str	r3, [r7, #36]	; 0x24
	DMA_InitStructure.DMA_Priority = DMA_Priority_High;
 8003d3a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003d3e:	62bb      	str	r3, [r7, #40]	; 0x28
	DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
 8003d40:	2300      	movs	r3, #0
 8003d42:	62fb      	str	r3, [r7, #44]	; 0x2c
	DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_HalfFull;
 8003d44:	2301      	movs	r3, #1
 8003d46:	633b      	str	r3, [r7, #48]	; 0x30
	DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	637b      	str	r3, [r7, #52]	; 0x34
	DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	63bb      	str	r3, [r7, #56]	; 0x38

	DMA_Init(DMA2_Stream1, &DMA_InitStructure);
 8003d50:	463b      	mov	r3, r7
 8003d52:	4619      	mov	r1, r3
 8003d54:	4812      	ldr	r0, [pc, #72]	; (8003da0 <InitializeDMA_MemToMem+0xa0>)
 8003d56:	f7fc ff77 	bl	8000c48 <DMA_Init>
	DMA_ITConfig(DMA2_Stream1, DMA_IT_TC, ENABLE);
 8003d5a:	2201      	movs	r2, #1
 8003d5c:	2110      	movs	r1, #16
 8003d5e:	4810      	ldr	r0, [pc, #64]	; (8003da0 <InitializeDMA_MemToMem+0xa0>)
 8003d60:	f7fc ffe6 	bl	8000d30 <DMA_ITConfig>

	NVIC_InitStructure.NVIC_IRQChannel = DMA2_Stream1_IRQn;
 8003d64:	2339      	movs	r3, #57	; 0x39
 8003d66:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8003d70:	2301      	movs	r3, #1
 8003d72:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8003d76:	2301      	movs	r3, #1
 8003d78:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	NVIC_Init(&NVIC_InitStructure);
 8003d7c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003d80:	4618      	mov	r0, r3
 8003d82:	f7fc feff 	bl	8000b84 <NVIC_Init>
	DMA_Cmd(DMA2_Stream1, ENABLE);
 8003d86:	2101      	movs	r1, #1
 8003d88:	4805      	ldr	r0, [pc, #20]	; (8003da0 <InitializeDMA_MemToMem+0xa0>)
 8003d8a:	f7fc ffb5 	bl	8000cf8 <DMA_Cmd>
}
 8003d8e:	bf00      	nop
 8003d90:	3740      	adds	r7, #64	; 0x40
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}
 8003d96:	bf00      	nop
 8003d98:	20002ab4 	.word	0x20002ab4
 8003d9c:	20003064 	.word	0x20003064
 8003da0:	40026428 	.word	0x40026428

08003da4 <DMA2_Stream1_IRQHandler>:

//Metode interruptiu de la DMA
void DMA2_Stream1_IRQHandler(void) {
 8003da4:	b580      	push	{r7, lr}
 8003da6:	af00      	add	r7, sp, #0
 	if (DMA_GetITStatus(DMA2_Stream1, DMA_IT_TCIF1) != RESET) {
 8003da8:	4915      	ldr	r1, [pc, #84]	; (8003e00 <DMA2_Stream1_IRQHandler+0x5c>)
 8003daa:	4816      	ldr	r0, [pc, #88]	; (8003e04 <DMA2_Stream1_IRQHandler+0x60>)
 8003dac:	f7fc fffa 	bl	8000da4 <DMA_GetITStatus>
 8003db0:	4603      	mov	r3, r0
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d00f      	beq.n	8003dd6 <DMA2_Stream1_IRQHandler+0x32>
 		GPIO_ToggleBits(GPIOE, GPIO_Pin_10);
 8003db6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003dba:	4813      	ldr	r0, [pc, #76]	; (8003e08 <DMA2_Stream1_IRQHandler+0x64>)
 8003dbc:	f7fd fb12 	bl	80013e4 <GPIO_ToggleBits>
 		DMA_Cmd(DMA2_Stream1, DISABLE);
 8003dc0:	2100      	movs	r1, #0
 8003dc2:	4810      	ldr	r0, [pc, #64]	; (8003e04 <DMA2_Stream1_IRQHandler+0x60>)
 8003dc4:	f7fc ff98 	bl	8000cf8 <DMA_Cmd>
 		DMA_ClearITPendingBit(DMA2_Stream1, DMA_IT_TCIF1);
 8003dc8:	490d      	ldr	r1, [pc, #52]	; (8003e00 <DMA2_Stream1_IRQHandler+0x5c>)
 8003dca:	480e      	ldr	r0, [pc, #56]	; (8003e04 <DMA2_Stream1_IRQHandler+0x60>)
 8003dcc:	f7fd f842 	bl	8000e54 <DMA_ClearITPendingBit>
 		test_i = 0;
 8003dd0:	4b0e      	ldr	r3, [pc, #56]	; (8003e0c <DMA2_Stream1_IRQHandler+0x68>)
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	601a      	str	r2, [r3, #0]
 	}
 	if(DMA_GetITStatus(DMA2_Stream0, DMA_IT_TCIF0)){
 8003dd6:	490e      	ldr	r1, [pc, #56]	; (8003e10 <DMA2_Stream1_IRQHandler+0x6c>)
 8003dd8:	480e      	ldr	r0, [pc, #56]	; (8003e14 <DMA2_Stream1_IRQHandler+0x70>)
 8003dda:	f7fc ffe3 	bl	8000da4 <DMA_GetITStatus>
 8003dde:	4603      	mov	r3, r0
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d00b      	beq.n	8003dfc <DMA2_Stream1_IRQHandler+0x58>
		/* Clear DMA Stream Transfer Complete interrupt pending bit */
		DMA_ClearITPendingBit(DMA2_Stream0, DMA_IT_TCIF0);
 8003de4:	490a      	ldr	r1, [pc, #40]	; (8003e10 <DMA2_Stream1_IRQHandler+0x6c>)
 8003de6:	480b      	ldr	r0, [pc, #44]	; (8003e14 <DMA2_Stream1_IRQHandler+0x70>)
 8003de8:	f7fd f834 	bl	8000e54 <DMA_ClearITPendingBit>
		DMA_Cmd(DMA2_Stream1, DISABLE);
 8003dec:	2100      	movs	r1, #0
 8003dee:	4805      	ldr	r0, [pc, #20]	; (8003e04 <DMA2_Stream1_IRQHandler+0x60>)
 8003df0:	f7fc ff82 	bl	8000cf8 <DMA_Cmd>
		InitializeDMA(local2,bufferData2);
 8003df4:	4908      	ldr	r1, [pc, #32]	; (8003e18 <DMA2_Stream1_IRQHandler+0x74>)
 8003df6:	4809      	ldr	r0, [pc, #36]	; (8003e1c <DMA2_Stream1_IRQHandler+0x78>)
 8003df8:	f7ff ff18 	bl	8003c2c <InitializeDMA>
		// Add code here to process buffer
	}
}
 8003dfc:	bf00      	nop
 8003dfe:	bd80      	pop	{r7, pc}
 8003e00:	10008800 	.word	0x10008800
 8003e04:	40026428 	.word	0x40026428
 8003e08:	40021000 	.word	0x40021000
 8003e0c:	20002900 	.word	0x20002900
 8003e10:	10008020 	.word	0x10008020
 8003e14:	40026410 	.word	0x40026410
 8003e18:	20003064 	.word	0x20003064
 8003e1c:	2000347c 	.word	0x2000347c

08003e20 <DMA2_Stream0_IRQHandler>:

void DMA2_Stream0_IRQHandler(void){
 8003e20:	b580      	push	{r7, lr}
 8003e22:	af00      	add	r7, sp, #0
	/* Test on DMA Stream Transfer Complete interrupt */
	if(DMA_GetITStatus(DMA2_Stream0, DMA_IT_TCIF0)){
 8003e24:	491e      	ldr	r1, [pc, #120]	; (8003ea0 <DMA2_Stream0_IRQHandler+0x80>)
 8003e26:	481f      	ldr	r0, [pc, #124]	; (8003ea4 <DMA2_Stream0_IRQHandler+0x84>)
 8003e28:	f7fc ffbc 	bl	8000da4 <DMA_GetITStatus>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d034      	beq.n	8003e9c <DMA2_Stream0_IRQHandler+0x7c>
		/* Clear DMA Stream Transfer Complete interrupt pending bit */
		DMA_ClearITPendingBit(DMA2_Stream0, DMA_IT_TCIF0);
 8003e32:	491b      	ldr	r1, [pc, #108]	; (8003ea0 <DMA2_Stream0_IRQHandler+0x80>)
 8003e34:	481b      	ldr	r0, [pc, #108]	; (8003ea4 <DMA2_Stream0_IRQHandler+0x84>)
 8003e36:	f7fd f80d 	bl	8000e54 <DMA_ClearITPendingBit>
		DMA_Cmd(DMA2_Stream0, DISABLE);
 8003e3a:	2100      	movs	r1, #0
 8003e3c:	4819      	ldr	r0, [pc, #100]	; (8003ea4 <DMA2_Stream0_IRQHandler+0x84>)
 8003e3e:	f7fc ff5b 	bl	8000cf8 <DMA_Cmd>

		// Se acaba de llenar un buffer con nuevos datos, iniciar el proceso de printado.
		if(currentBuffer==1){
 8003e42:	4b19      	ldr	r3, [pc, #100]	; (8003ea8 <DMA2_Stream0_IRQHandler+0x88>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	2b01      	cmp	r3, #1
 8003e48:	d109      	bne.n	8003e5e <DMA2_Stream0_IRQHandler+0x3e>
			startPrinting(currentBuffer);
 8003e4a:	4b17      	ldr	r3, [pc, #92]	; (8003ea8 <DMA2_Stream0_IRQHandler+0x88>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f000 f9ca 	bl	80041e8 <startPrinting>
			InitializeDMA(local1,bufferData1);
 8003e54:	4915      	ldr	r1, [pc, #84]	; (8003eac <DMA2_Stream0_IRQHandler+0x8c>)
 8003e56:	4816      	ldr	r0, [pc, #88]	; (8003eb0 <DMA2_Stream0_IRQHandler+0x90>)
 8003e58:	f7ff fee8 	bl	8003c2c <InitializeDMA>
 8003e5c:	e008      	b.n	8003e70 <DMA2_Stream0_IRQHandler+0x50>
		} else {
			startPrinting(currentBuffer);
 8003e5e:	4b12      	ldr	r3, [pc, #72]	; (8003ea8 <DMA2_Stream0_IRQHandler+0x88>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4618      	mov	r0, r3
 8003e64:	f000 f9c0 	bl	80041e8 <startPrinting>
			InitializeDMA(local2,bufferData2);
 8003e68:	4912      	ldr	r1, [pc, #72]	; (8003eb4 <DMA2_Stream0_IRQHandler+0x94>)
 8003e6a:	4813      	ldr	r0, [pc, #76]	; (8003eb8 <DMA2_Stream0_IRQHandler+0x98>)
 8003e6c:	f7ff fede 	bl	8003c2c <InitializeDMA>
		}
		if(DMA_GetITStatus(DMA2_Stream0, DMA_IT_DMEIF0) == SET && DMA_GetITStatus(DMA2_Stream0, DMA_IT_FEIF0) == SET) {
 8003e70:	4912      	ldr	r1, [pc, #72]	; (8003ebc <DMA2_Stream0_IRQHandler+0x9c>)
 8003e72:	480c      	ldr	r0, [pc, #48]	; (8003ea4 <DMA2_Stream0_IRQHandler+0x84>)
 8003e74:	f7fc ff96 	bl	8000da4 <DMA_GetITStatus>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	d10e      	bne.n	8003e9c <DMA2_Stream0_IRQHandler+0x7c>
 8003e7e:	4910      	ldr	r1, [pc, #64]	; (8003ec0 <DMA2_Stream0_IRQHandler+0xa0>)
 8003e80:	4808      	ldr	r0, [pc, #32]	; (8003ea4 <DMA2_Stream0_IRQHandler+0x84>)
 8003e82:	f7fc ff8f 	bl	8000da4 <DMA_GetITStatus>
 8003e86:	4603      	mov	r3, r0
 8003e88:	2b01      	cmp	r3, #1
 8003e8a:	d107      	bne.n	8003e9c <DMA2_Stream0_IRQHandler+0x7c>
			//Error
			DMA_ClearITPendingBit(DMA2_Stream0, DMA_IT_DMEIF0);
 8003e8c:	490b      	ldr	r1, [pc, #44]	; (8003ebc <DMA2_Stream0_IRQHandler+0x9c>)
 8003e8e:	4805      	ldr	r0, [pc, #20]	; (8003ea4 <DMA2_Stream0_IRQHandler+0x84>)
 8003e90:	f7fc ffe0 	bl	8000e54 <DMA_ClearITPendingBit>
			DMA_ClearITPendingBit(DMA2_Stream0, DMA_IT_FEIF0);
 8003e94:	490a      	ldr	r1, [pc, #40]	; (8003ec0 <DMA2_Stream0_IRQHandler+0xa0>)
 8003e96:	4803      	ldr	r0, [pc, #12]	; (8003ea4 <DMA2_Stream0_IRQHandler+0x84>)
 8003e98:	f7fc ffdc 	bl	8000e54 <DMA_ClearITPendingBit>

		}
	}
}
 8003e9c:	bf00      	nop
 8003e9e:	bd80      	pop	{r7, pc}
 8003ea0:	10008020 	.word	0x10008020
 8003ea4:	40026410 	.word	0x40026410
 8003ea8:	20000028 	.word	0x20000028
 8003eac:	20002ab4 	.word	0x20002ab4
 8003eb0:	2000388c 	.word	0x2000388c
 8003eb4:	20003064 	.word	0x20003064
 8003eb8:	2000347c 	.word	0x2000347c
 8003ebc:	10001004 	.word	0x10001004
 8003ec0:	90000001 	.word	0x90000001

08003ec4 <InitializeUSART1>:

void InitializeUSART1(void){
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b088      	sub	sp, #32
 8003ec8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;
	USART_InitTypeDef USART_InitStruct;
	NVIC_InitTypeDef NVIC_InitStruct;

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8003eca:	2101      	movs	r1, #1
 8003ecc:	2001      	movs	r0, #1
 8003ece:	f7fd fdd1 	bl	8001a74 <RCC_AHB1PeriphClockCmd>

	GPIO_PinAFConfig(GPIOA, GPIO_PinSource9, GPIO_AF_USART1);
 8003ed2:	2207      	movs	r2, #7
 8003ed4:	2109      	movs	r1, #9
 8003ed6:	4825      	ldr	r0, [pc, #148]	; (8003f6c <InitializeUSART1+0xa8>)
 8003ed8:	f7fd fa96 	bl	8001408 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource10, GPIO_AF_USART1);
 8003edc:	2207      	movs	r2, #7
 8003ede:	210a      	movs	r1, #10
 8003ee0:	4822      	ldr	r0, [pc, #136]	; (8003f6c <InitializeUSART1+0xa8>)
 8003ee2:	f7fd fa91 	bl	8001408 <GPIO_PinAFConfig>

	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10;
 8003ee6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003eea:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8003eec:	2302      	movs	r3, #2
 8003eee:	773b      	strb	r3, [r7, #28]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	77fb      	strb	r3, [r7, #31]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 8003ef8:	2303      	movs	r3, #3
 8003efa:	777b      	strb	r3, [r7, #29]
	GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003efc:	f107 0318 	add.w	r3, r7, #24
 8003f00:	4619      	mov	r1, r3
 8003f02:	481a      	ldr	r0, [pc, #104]	; (8003f6c <InitializeUSART1+0xa8>)
 8003f04:	f7fd f990 	bl	8001228 <GPIO_Init>

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 8003f08:	2101      	movs	r1, #1
 8003f0a:	2010      	movs	r0, #16
 8003f0c:	f7fd fe12 	bl	8001b34 <RCC_APB2PeriphClockCmd>

	USART_InitStruct.USART_BaudRate = 128000;
 8003f10:	f44f 33fa 	mov.w	r3, #128000	; 0x1f400
 8003f14:	60bb      	str	r3, [r7, #8]
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8003f16:	2300      	movs	r3, #0
 8003f18:	82bb      	strh	r3, [r7, #20]
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx;
 8003f1a:	230c      	movs	r3, #12
 8003f1c:	827b      	strh	r3, [r7, #18]
	USART_InitStruct.USART_Parity = USART_Parity_No;
 8003f1e:	2300      	movs	r3, #0
 8003f20:	823b      	strh	r3, [r7, #16]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;
 8003f22:	2300      	movs	r3, #0
 8003f24:	81fb      	strh	r3, [r7, #14]
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;
 8003f26:	2300      	movs	r3, #0
 8003f28:	81bb      	strh	r3, [r7, #12]
	USART_Init(USART1, &USART_InitStruct);
 8003f2a:	f107 0308 	add.w	r3, r7, #8
 8003f2e:	4619      	mov	r1, r3
 8003f30:	480f      	ldr	r0, [pc, #60]	; (8003f70 <InitializeUSART1+0xac>)
 8003f32:	f7fe fa21 	bl	8002378 <USART_Init>
	USART_Cmd(USART1, ENABLE);
 8003f36:	2101      	movs	r1, #1
 8003f38:	480d      	ldr	r0, [pc, #52]	; (8003f70 <InitializeUSART1+0xac>)
 8003f3a:	f7fe fad7 	bl	80024ec <USART_Cmd>

	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8003f3e:	2201      	movs	r2, #1
 8003f40:	f240 5125 	movw	r1, #1317	; 0x525
 8003f44:	480a      	ldr	r0, [pc, #40]	; (8003f70 <InitializeUSART1+0xac>)
 8003f46:	f7fe fb13 	bl	8002570 <USART_ITConfig>

	NVIC_InitStruct.NVIC_IRQChannel = USART1_IRQn;
 8003f4a:	2325      	movs	r3, #37	; 0x25
 8003f4c:	713b      	strb	r3, [r7, #4]
	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	71fb      	strb	r3, [r7, #7]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = 0;
 8003f52:	2300      	movs	r3, #0
 8003f54:	717b      	strb	r3, [r7, #5]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0;
 8003f56:	2300      	movs	r3, #0
 8003f58:	71bb      	strb	r3, [r7, #6]
	NVIC_Init(&NVIC_InitStruct);
 8003f5a:	1d3b      	adds	r3, r7, #4
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	f7fc fe11 	bl	8000b84 <NVIC_Init>

}
 8003f62:	bf00      	nop
 8003f64:	3720      	adds	r7, #32
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bd80      	pop	{r7, pc}
 8003f6a:	bf00      	nop
 8003f6c:	40020000 	.word	0x40020000
 8003f70:	40011000 	.word	0x40011000

08003f74 <InitializeUSART2>:

void InitializeUSART2(void){
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b086      	sub	sp, #24
 8003f78:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;
	USART_InitTypeDef USART_InitStruct;

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8003f7a:	2101      	movs	r1, #1
 8003f7c:	2001      	movs	r0, #1
 8003f7e:	f7fd fd79 	bl	8001a74 <RCC_AHB1PeriphClockCmd>

	GPIO_PinAFConfig(GPIOA, GPIO_PinSource2, GPIO_AF_USART2);
 8003f82:	2207      	movs	r2, #7
 8003f84:	2102      	movs	r1, #2
 8003f86:	481e      	ldr	r0, [pc, #120]	; (8004000 <InitializeUSART2+0x8c>)
 8003f88:	f7fd fa3e 	bl	8001408 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource3, GPIO_AF_USART2);
 8003f8c:	2207      	movs	r2, #7
 8003f8e:	2103      	movs	r1, #3
 8003f90:	481b      	ldr	r0, [pc, #108]	; (8004000 <InitializeUSART2+0x8c>)
 8003f92:	f7fd fa39 	bl	8001408 <GPIO_PinAFConfig>

	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_2 | GPIO_Pin_3;
 8003f96:	230c      	movs	r3, #12
 8003f98:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8003f9a:	2302      	movs	r3, #2
 8003f9c:	753b      	strb	r3, [r7, #20]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	75bb      	strb	r3, [r7, #22]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	75fb      	strb	r3, [r7, #23]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 8003fa6:	2303      	movs	r3, #3
 8003fa8:	757b      	strb	r3, [r7, #21]
	GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003faa:	f107 0310 	add.w	r3, r7, #16
 8003fae:	4619      	mov	r1, r3
 8003fb0:	4813      	ldr	r0, [pc, #76]	; (8004000 <InitializeUSART2+0x8c>)
 8003fb2:	f7fd f939 	bl	8001228 <GPIO_Init>

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 8003fb6:	2101      	movs	r1, #1
 8003fb8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8003fbc:	f7fd fd9a 	bl	8001af4 <RCC_APB1PeriphClockCmd>

	USART_InitStruct.USART_BaudRate = 128000;
 8003fc0:	f44f 33fa 	mov.w	r3, #128000	; 0x1f400
 8003fc4:	603b      	str	r3, [r7, #0]
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	81bb      	strh	r3, [r7, #12]
	USART_InitStruct.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8003fca:	230c      	movs	r3, #12
 8003fcc:	817b      	strh	r3, [r7, #10]
	USART_InitStruct.USART_Parity = USART_Parity_No;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	813b      	strh	r3, [r7, #8]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	80fb      	strh	r3, [r7, #6]
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	80bb      	strh	r3, [r7, #4]
	USART_Init(USART2, &USART_InitStruct);
 8003fda:	463b      	mov	r3, r7
 8003fdc:	4619      	mov	r1, r3
 8003fde:	4809      	ldr	r0, [pc, #36]	; (8004004 <InitializeUSART2+0x90>)
 8003fe0:	f7fe f9ca 	bl	8002378 <USART_Init>
	USART_Cmd(USART2, ENABLE);
 8003fe4:	2101      	movs	r1, #1
 8003fe6:	4807      	ldr	r0, [pc, #28]	; (8004004 <InitializeUSART2+0x90>)
 8003fe8:	f7fe fa80 	bl	80024ec <USART_Cmd>

	USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 8003fec:	2201      	movs	r2, #1
 8003fee:	f240 5125 	movw	r1, #1317	; 0x525
 8003ff2:	4804      	ldr	r0, [pc, #16]	; (8004004 <InitializeUSART2+0x90>)
 8003ff4:	f7fe fabc 	bl	8002570 <USART_ITConfig>

}
 8003ff8:	bf00      	nop
 8003ffa:	3718      	adds	r7, #24
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}
 8004000:	40020000 	.word	0x40020000
 8004004:	40004400 	.word	0x40004400

08004008 <USART1_IRQHandler>:
	}
}

int start = 0;
uint16_t sneakPeak[2];
void USART1_IRQHandler(void){
 8004008:	b580      	push	{r7, lr}
 800400a:	b082      	sub	sp, #8
 800400c:	af00      	add	r7, sp, #0

    if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET){
 800400e:	f240 5125 	movw	r1, #1317	; 0x525
 8004012:	4857      	ldr	r0, [pc, #348]	; (8004170 <USART1_IRQHandler+0x168>)
 8004014:	f7fe faf4 	bl	8002600 <USART_GetITStatus>
 8004018:	4603      	mov	r3, r0
 800401a:	2b00      	cmp	r3, #0
 800401c:	f000 80a4 	beq.w	8004168 <USART1_IRQHandler+0x160>
    	uint16_t chare = USART_ReceiveData(USART1);
 8004020:	4853      	ldr	r0, [pc, #332]	; (8004170 <USART1_IRQHandler+0x168>)
 8004022:	f7fe fa95 	bl	8002550 <USART_ReceiveData>
 8004026:	4603      	mov	r3, r0
 8004028:	80fb      	strh	r3, [r7, #6]
    	if(currentBuffer == 1){
 800402a:	4b52      	ldr	r3, [pc, #328]	; (8004174 <USART1_IRQHandler+0x16c>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	2b01      	cmp	r3, #1
 8004030:	d14d      	bne.n	80040ce <USART1_IRQHandler+0xc6>
    		// Codigo replicado para ambos casos (buffer 1 y 2). Solo se guardarn en el buffer los datos recibidos despus de un 0x55AA.
    		if(start == 2){
 8004032:	4b51      	ldr	r3, [pc, #324]	; (8004178 <USART1_IRQHandler+0x170>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	2b02      	cmp	r3, #2
 8004038:	d11b      	bne.n	8004072 <USART1_IRQHandler+0x6a>
				if(sneakPeak[0] == 0x55 && sneakPeak[1] == 0xAA){
 800403a:	4b50      	ldr	r3, [pc, #320]	; (800417c <USART1_IRQHandler+0x174>)
 800403c:	881b      	ldrh	r3, [r3, #0]
 800403e:	2b55      	cmp	r3, #85	; 0x55
 8004040:	d113      	bne.n	800406a <USART1_IRQHandler+0x62>
 8004042:	4b4e      	ldr	r3, [pc, #312]	; (800417c <USART1_IRQHandler+0x174>)
 8004044:	885b      	ldrh	r3, [r3, #2]
 8004046:	2baa      	cmp	r3, #170	; 0xaa
 8004048:	d10f      	bne.n	800406a <USART1_IRQHandler+0x62>
					start = 3;
 800404a:	4b4b      	ldr	r3, [pc, #300]	; (8004178 <USART1_IRQHandler+0x170>)
 800404c:	2203      	movs	r2, #3
 800404e:	601a      	str	r2, [r3, #0]
					local1[0] = 0x55;
 8004050:	4b4b      	ldr	r3, [pc, #300]	; (8004180 <USART1_IRQHandler+0x178>)
 8004052:	2255      	movs	r2, #85	; 0x55
 8004054:	801a      	strh	r2, [r3, #0]
					local1[1] = 0xAA;
 8004056:	4b4a      	ldr	r3, [pc, #296]	; (8004180 <USART1_IRQHandler+0x178>)
 8004058:	22aa      	movs	r2, #170	; 0xaa
 800405a:	805a      	strh	r2, [r3, #2]
					local1[2] = chare;
 800405c:	4a48      	ldr	r2, [pc, #288]	; (8004180 <USART1_IRQHandler+0x178>)
 800405e:	88fb      	ldrh	r3, [r7, #6]
 8004060:	8093      	strh	r3, [r2, #4]
					test_i = 3;
 8004062:	4b48      	ldr	r3, [pc, #288]	; (8004184 <USART1_IRQHandler+0x17c>)
 8004064:	2203      	movs	r2, #3
 8004066:	601a      	str	r2, [r3, #0]
					return;
 8004068:	e07e      	b.n	8004168 <USART1_IRQHandler+0x160>
				} else {
					start = 0;
 800406a:	4b43      	ldr	r3, [pc, #268]	; (8004178 <USART1_IRQHandler+0x170>)
 800406c:	2200      	movs	r2, #0
 800406e:	601a      	str	r2, [r3, #0]
					return;
 8004070:	e07a      	b.n	8004168 <USART1_IRQHandler+0x160>
				}
			}
			if(start != 3){
 8004072:	4b41      	ldr	r3, [pc, #260]	; (8004178 <USART1_IRQHandler+0x170>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	2b03      	cmp	r3, #3
 8004078:	d00b      	beq.n	8004092 <USART1_IRQHandler+0x8a>
				sneakPeak[start] = chare;
 800407a:	4b3f      	ldr	r3, [pc, #252]	; (8004178 <USART1_IRQHandler+0x170>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	493f      	ldr	r1, [pc, #252]	; (800417c <USART1_IRQHandler+0x174>)
 8004080:	88fa      	ldrh	r2, [r7, #6]
 8004082:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				start++;
 8004086:	4b3c      	ldr	r3, [pc, #240]	; (8004178 <USART1_IRQHandler+0x170>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	3301      	adds	r3, #1
 800408c:	4a3a      	ldr	r2, [pc, #232]	; (8004178 <USART1_IRQHandler+0x170>)
 800408e:	6013      	str	r3, [r2, #0]
				return;
 8004090:	e06a      	b.n	8004168 <USART1_IRQHandler+0x160>
			}
    		// Guardar el valor recibido en el buffer y comprobar si ste est lleno.
			local1[test_i] = chare;
 8004092:	4b3c      	ldr	r3, [pc, #240]	; (8004184 <USART1_IRQHandler+0x17c>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	493a      	ldr	r1, [pc, #232]	; (8004180 <USART1_IRQHandler+0x178>)
 8004098:	88fa      	ldrh	r2, [r7, #6]
 800409a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			test_i++;
 800409e:	4b39      	ldr	r3, [pc, #228]	; (8004184 <USART1_IRQHandler+0x17c>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	3301      	adds	r3, #1
 80040a4:	4a37      	ldr	r2, [pc, #220]	; (8004184 <USART1_IRQHandler+0x17c>)
 80040a6:	6013      	str	r3, [r2, #0]
			if(test_i==BUFFERSIZE){
 80040a8:	4b36      	ldr	r3, [pc, #216]	; (8004184 <USART1_IRQHandler+0x17c>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f5b3 7f02 	cmp.w	r3, #520	; 0x208
 80040b0:	d15a      	bne.n	8004168 <USART1_IRQHandler+0x160>
				DMA_Cmd(DMA2_Stream0, ENABLE);
 80040b2:	2101      	movs	r1, #1
 80040b4:	4834      	ldr	r0, [pc, #208]	; (8004188 <USART1_IRQHandler+0x180>)
 80040b6:	f7fc fe1f 	bl	8000cf8 <DMA_Cmd>
				currentBuffer = 2;
 80040ba:	4b2e      	ldr	r3, [pc, #184]	; (8004174 <USART1_IRQHandler+0x16c>)
 80040bc:	2202      	movs	r2, #2
 80040be:	601a      	str	r2, [r3, #0]
				test_i=0;
 80040c0:	4b30      	ldr	r3, [pc, #192]	; (8004184 <USART1_IRQHandler+0x17c>)
 80040c2:	2200      	movs	r2, #0
 80040c4:	601a      	str	r2, [r3, #0]
				start = 0;
 80040c6:	4b2c      	ldr	r3, [pc, #176]	; (8004178 <USART1_IRQHandler+0x170>)
 80040c8:	2200      	movs	r2, #0
 80040ca:	601a      	str	r2, [r3, #0]
 80040cc:	e04c      	b.n	8004168 <USART1_IRQHandler+0x160>
			}
    	} else {
    		if(start == 2){
 80040ce:	4b2a      	ldr	r3, [pc, #168]	; (8004178 <USART1_IRQHandler+0x170>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	2b02      	cmp	r3, #2
 80040d4:	d11b      	bne.n	800410e <USART1_IRQHandler+0x106>
				if(sneakPeak[0] == 0x55 && sneakPeak[1] == 0xAA){
 80040d6:	4b29      	ldr	r3, [pc, #164]	; (800417c <USART1_IRQHandler+0x174>)
 80040d8:	881b      	ldrh	r3, [r3, #0]
 80040da:	2b55      	cmp	r3, #85	; 0x55
 80040dc:	d113      	bne.n	8004106 <USART1_IRQHandler+0xfe>
 80040de:	4b27      	ldr	r3, [pc, #156]	; (800417c <USART1_IRQHandler+0x174>)
 80040e0:	885b      	ldrh	r3, [r3, #2]
 80040e2:	2baa      	cmp	r3, #170	; 0xaa
 80040e4:	d10f      	bne.n	8004106 <USART1_IRQHandler+0xfe>
					start = 3;
 80040e6:	4b24      	ldr	r3, [pc, #144]	; (8004178 <USART1_IRQHandler+0x170>)
 80040e8:	2203      	movs	r2, #3
 80040ea:	601a      	str	r2, [r3, #0]
					local2[0] = 0x55;
 80040ec:	4b27      	ldr	r3, [pc, #156]	; (800418c <USART1_IRQHandler+0x184>)
 80040ee:	2255      	movs	r2, #85	; 0x55
 80040f0:	801a      	strh	r2, [r3, #0]
					local2[1] = 0xAA;
 80040f2:	4b26      	ldr	r3, [pc, #152]	; (800418c <USART1_IRQHandler+0x184>)
 80040f4:	22aa      	movs	r2, #170	; 0xaa
 80040f6:	805a      	strh	r2, [r3, #2]
					local2[2] = chare;
 80040f8:	4a24      	ldr	r2, [pc, #144]	; (800418c <USART1_IRQHandler+0x184>)
 80040fa:	88fb      	ldrh	r3, [r7, #6]
 80040fc:	8093      	strh	r3, [r2, #4]
					test_i = 3;
 80040fe:	4b21      	ldr	r3, [pc, #132]	; (8004184 <USART1_IRQHandler+0x17c>)
 8004100:	2203      	movs	r2, #3
 8004102:	601a      	str	r2, [r3, #0]
					return;
 8004104:	e030      	b.n	8004168 <USART1_IRQHandler+0x160>
				} else {
					start = 0;
 8004106:	4b1c      	ldr	r3, [pc, #112]	; (8004178 <USART1_IRQHandler+0x170>)
 8004108:	2200      	movs	r2, #0
 800410a:	601a      	str	r2, [r3, #0]
					return;
 800410c:	e02c      	b.n	8004168 <USART1_IRQHandler+0x160>
				}
			}
			if(start != 3){
 800410e:	4b1a      	ldr	r3, [pc, #104]	; (8004178 <USART1_IRQHandler+0x170>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	2b03      	cmp	r3, #3
 8004114:	d00b      	beq.n	800412e <USART1_IRQHandler+0x126>
				sneakPeak[start] = chare;
 8004116:	4b18      	ldr	r3, [pc, #96]	; (8004178 <USART1_IRQHandler+0x170>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4918      	ldr	r1, [pc, #96]	; (800417c <USART1_IRQHandler+0x174>)
 800411c:	88fa      	ldrh	r2, [r7, #6]
 800411e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				start++;
 8004122:	4b15      	ldr	r3, [pc, #84]	; (8004178 <USART1_IRQHandler+0x170>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	3301      	adds	r3, #1
 8004128:	4a13      	ldr	r2, [pc, #76]	; (8004178 <USART1_IRQHandler+0x170>)
 800412a:	6013      	str	r3, [r2, #0]
				return;
 800412c:	e01c      	b.n	8004168 <USART1_IRQHandler+0x160>
			}
    		local2[test_i] = chare;
 800412e:	4b15      	ldr	r3, [pc, #84]	; (8004184 <USART1_IRQHandler+0x17c>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4916      	ldr	r1, [pc, #88]	; (800418c <USART1_IRQHandler+0x184>)
 8004134:	88fa      	ldrh	r2, [r7, #6]
 8004136:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    		//sprintf(&local2[test_i],"%02X",chare);
			test_i++;
 800413a:	4b12      	ldr	r3, [pc, #72]	; (8004184 <USART1_IRQHandler+0x17c>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	3301      	adds	r3, #1
 8004140:	4a10      	ldr	r2, [pc, #64]	; (8004184 <USART1_IRQHandler+0x17c>)
 8004142:	6013      	str	r3, [r2, #0]
			if(test_i==BUFFERSIZE){
 8004144:	4b0f      	ldr	r3, [pc, #60]	; (8004184 <USART1_IRQHandler+0x17c>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f5b3 7f02 	cmp.w	r3, #520	; 0x208
 800414c:	d10c      	bne.n	8004168 <USART1_IRQHandler+0x160>
				DMA_Cmd(DMA2_Stream0, ENABLE);
 800414e:	2101      	movs	r1, #1
 8004150:	480d      	ldr	r0, [pc, #52]	; (8004188 <USART1_IRQHandler+0x180>)
 8004152:	f7fc fdd1 	bl	8000cf8 <DMA_Cmd>
				currentBuffer = 1;
 8004156:	4b07      	ldr	r3, [pc, #28]	; (8004174 <USART1_IRQHandler+0x16c>)
 8004158:	2201      	movs	r2, #1
 800415a:	601a      	str	r2, [r3, #0]
				test_i=0;
 800415c:	4b09      	ldr	r3, [pc, #36]	; (8004184 <USART1_IRQHandler+0x17c>)
 800415e:	2200      	movs	r2, #0
 8004160:	601a      	str	r2, [r3, #0]
				start = 0;
 8004162:	4b05      	ldr	r3, [pc, #20]	; (8004178 <USART1_IRQHandler+0x170>)
 8004164:	2200      	movs	r2, #0
 8004166:	601a      	str	r2, [r3, #0]
    		if(curPkt == 4){
    			curPkt = 0;
    		}
    	}*/
    }
}
 8004168:	3708      	adds	r7, #8
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
 800416e:	bf00      	nop
 8004170:	40011000 	.word	0x40011000
 8004174:	20000028 	.word	0x20000028
 8004178:	20002904 	.word	0x20002904
 800417c:	20003478 	.word	0x20003478
 8004180:	2000388c 	.word	0x2000388c
 8004184:	20002900 	.word	0x20002900
 8004188:	40026410 	.word	0x40026410
 800418c:	2000347c 	.word	0x2000347c

08004190 <InitializeDMA1>:

void InitializeDMA1(void){
 8004190:	b580      	push	{r7, lr}
 8004192:	af00      	add	r7, sp, #0
	InitializeDMA(local2,bufferData2);
 8004194:	4902      	ldr	r1, [pc, #8]	; (80041a0 <InitializeDMA1+0x10>)
 8004196:	4803      	ldr	r0, [pc, #12]	; (80041a4 <InitializeDMA1+0x14>)
 8004198:	f7ff fd48 	bl	8003c2c <InitializeDMA>
}
 800419c:	bf00      	nop
 800419e:	bd80      	pop	{r7, pc}
 80041a0:	20003064 	.word	0x20003064
 80041a4:	2000347c 	.word	0x2000347c

080041a8 <InitializeLCD>:
#include "fase3.h"

currentBuffer = 2;

int InitializeLCD(void){
 80041a8:	b580      	push	{r7, lr}
 80041aa:	af00      	add	r7, sp, #0
    LCD_Init();
 80041ac:	f7fe fa92 	bl	80026d4 <LCD_Init>

    LTDC_Cmd(ENABLE);
 80041b0:	2001      	movs	r0, #1
 80041b2:	f7fd fa0b 	bl	80015cc <LTDC_Cmd>

    LCD_DisplayOn();
 80041b6:	f7fe fd63 	bl	8002c80 <LCD_DisplayOn>
    LCD_LayerInit();
 80041ba:	f7fe fafd 	bl	80027b8 <LCD_LayerInit>

    LTDC_LayerPixelFormat(LTDC_Layer1, LTDC_Pixelformat_ARGB1555);
 80041be:	2103      	movs	r1, #3
 80041c0:	4807      	ldr	r0, [pc, #28]	; (80041e0 <InitializeLCD+0x38>)
 80041c2:	f7fd fb05 	bl	80017d0 <LTDC_LayerPixelFormat>
    LTDC_ReloadConfig(LTDC_VBReload);
 80041c6:	2002      	movs	r0, #2
 80041c8:	f7fd fa3c 	bl	8001644 <LTDC_ReloadConfig>

    LCD_SetLayer(LCD_BACKGROUND_LAYER);
 80041cc:	2000      	movs	r0, #0
 80041ce:	f7fe fb67 	bl	80028a0 <LCD_SetLayer>
    LCD_Clear(LCD_COLOR_WHITE);
 80041d2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80041d6:	f7fe fb95 	bl	8002904 <LCD_Clear>

    return 0;
 80041da:	2300      	movs	r3, #0
}
 80041dc:	4618      	mov	r0, r3
 80041de:	bd80      	pop	{r7, pc}
 80041e0:	40016884 	.word	0x40016884
 80041e4:	00000000 	.word	0x00000000

080041e8 <startPrinting>:
void inline __attribute__((always_inline)) delay(uint32_t delay)
{
   while(delay--) __asm("");
}

void startPrinting(int curBuf){
 80041e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041ec:	f5ad 7d4f 	sub.w	sp, sp, #828	; 0x33c
 80041f0:	af02      	add	r7, sp, #8
 80041f2:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80041f6:	6018      	str	r0, [r3, #0]
	uint8_t poligon1s[1][BUFFERSIZE];
	int seg = 0;
 80041f8:	2300      	movs	r3, #0
 80041fa:	f8c7 330c 	str.w	r3, [r7, #780]	; 0x30c
	// Cdigo duplicado en funcin de qu buffer contenga los nuevos datos. Ms ptimo que hacer una funcin copiando los datos a un array comn
	if(curBuf == 1){
 80041fe:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	2b01      	cmp	r3, #1
 8004206:	f040 829d 	bne.w	8004744 <startPrinting+0x55c>
 800420a:	466b      	mov	r3, sp
 800420c:	469a      	mov	sl, r3
		uint8_t lsn = bufferData2[LSN];
 800420e:	4bac      	ldr	r3, [pc, #688]	; (80044c0 <startPrinting+0x2d8>)
 8004210:	88db      	ldrh	r3, [r3, #6]
 8004212:	f887 330b 	strb.w	r3, [r7, #779]	; 0x30b
		uint16_t lsa = (bufferData2[LSA+1] << 8) | (bufferData2[LSA]);
 8004216:	4baa      	ldr	r3, [pc, #680]	; (80044c0 <startPrinting+0x2d8>)
 8004218:	89db      	ldrh	r3, [r3, #14]
 800421a:	021b      	lsls	r3, r3, #8
 800421c:	b21a      	sxth	r2, r3
 800421e:	4ba8      	ldr	r3, [pc, #672]	; (80044c0 <startPrinting+0x2d8>)
 8004220:	899b      	ldrh	r3, [r3, #12]
 8004222:	b21b      	sxth	r3, r3
 8004224:	4313      	orrs	r3, r2
 8004226:	b21b      	sxth	r3, r3
 8004228:	f8a7 3308 	strh.w	r3, [r7, #776]	; 0x308
		uint16_t fsa = (bufferData2[FSA+1] << 8) | (bufferData2[FSA]);
 800422c:	4ba4      	ldr	r3, [pc, #656]	; (80044c0 <startPrinting+0x2d8>)
 800422e:	895b      	ldrh	r3, [r3, #10]
 8004230:	021b      	lsls	r3, r3, #8
 8004232:	b21a      	sxth	r2, r3
 8004234:	4ba2      	ldr	r3, [pc, #648]	; (80044c0 <startPrinting+0x2d8>)
 8004236:	891b      	ldrh	r3, [r3, #8]
 8004238:	b21b      	sxth	r3, r3
 800423a:	4313      	orrs	r3, r2
 800423c:	b21b      	sxth	r3, r3
 800423e:	f8a7 3306 	strh.w	r3, [r7, #774]	; 0x306

		float angle_inicial = (float) (fsa >> 1) / 64; // Float division
 8004242:	f8b7 3306 	ldrh.w	r3, [r7, #774]	; 0x306
 8004246:	085b      	lsrs	r3, r3, #1
 8004248:	b29b      	uxth	r3, r3
 800424a:	ee07 3a90 	vmov	s15, r3
 800424e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004252:	eddf 6a9c 	vldr	s13, [pc, #624]	; 80044c4 <startPrinting+0x2dc>
 8004256:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800425a:	edc7 7ac0 	vstr	s15, [r7, #768]	; 0x300
		float angle_final = (float) (lsa >> 1) / 64; // Float division
 800425e:	f8b7 3308 	ldrh.w	r3, [r7, #776]	; 0x308
 8004262:	085b      	lsrs	r3, r3, #1
 8004264:	b29b      	uxth	r3, r3
 8004266:	ee07 3a90 	vmov	s15, r3
 800426a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800426e:	eddf 6a95 	vldr	s13, [pc, #596]	; 80044c4 <startPrinting+0x2dc>
 8004272:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004276:	edc7 7abf 	vstr	s15, [r7, #764]	; 0x2fc
		float angle_dif = angle_final - angle_inicial;
 800427a:	ed97 7abf 	vldr	s14, [r7, #764]	; 0x2fc
 800427e:	edd7 7ac0 	vldr	s15, [r7, #768]	; 0x300
 8004282:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004286:	edc7 7acb 	vstr	s15, [r7, #812]	; 0x32c
		if (angle_dif < 0) {
 800428a:	edd7 7acb 	vldr	s15, [r7, #812]	; 0x32c
 800428e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004292:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004296:	d507      	bpl.n	80042a8 <startPrinting+0xc0>
			angle_dif += 360;
 8004298:	edd7 7acb 	vldr	s15, [r7, #812]	; 0x32c
 800429c:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 80044c8 <startPrinting+0x2e0>
 80042a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80042a4:	edc7 7acb 	vstr	s15, [r7, #812]	; 0x32c
		}
		// Incremento del ngulo por cada muestra
		float angle_increment = angle_dif / (lsn - 1);
 80042a8:	f897 330b 	ldrb.w	r3, [r7, #779]	; 0x30b
 80042ac:	3b01      	subs	r3, #1
 80042ae:	ee07 3a90 	vmov	s15, r3
 80042b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80042b6:	edd7 6acb 	vldr	s13, [r7, #812]	; 0x32c
 80042ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80042be:	edc7 7abe 	vstr	s15, [r7, #760]	; 0x2f8

		// Arrays que contienen los datos de distancia y angulos
		float dsample[bufferData2[LSN]];
 80042c2:	4b7f      	ldr	r3, [pc, #508]	; (80044c0 <startPrinting+0x2d8>)
 80042c4:	88da      	ldrh	r2, [r3, #6]
 80042c6:	4613      	mov	r3, r2
 80042c8:	3b01      	subs	r3, #1
 80042ca:	f8c7 32f4 	str.w	r3, [r7, #756]	; 0x2f4
 80042ce:	b293      	uxth	r3, r2
 80042d0:	f04f 0400 	mov.w	r4, #0
 80042d4:	ea4f 1944 	mov.w	r9, r4, lsl #5
 80042d8:	ea49 69d3 	orr.w	r9, r9, r3, lsr #27
 80042dc:	ea4f 1843 	mov.w	r8, r3, lsl #5
 80042e0:	b293      	uxth	r3, r2
 80042e2:	f04f 0400 	mov.w	r4, #0
 80042e6:	0161      	lsls	r1, r4, #5
 80042e8:	f8c7 1084 	str.w	r1, [r7, #132]	; 0x84
 80042ec:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 80042f0:	ea41 61d3 	orr.w	r1, r1, r3, lsr #27
 80042f4:	f8c7 1084 	str.w	r1, [r7, #132]	; 0x84
 80042f8:	015b      	lsls	r3, r3, #5
 80042fa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80042fe:	4613      	mov	r3, r2
 8004300:	009b      	lsls	r3, r3, #2
 8004302:	3303      	adds	r3, #3
 8004304:	3307      	adds	r3, #7
 8004306:	08db      	lsrs	r3, r3, #3
 8004308:	00db      	lsls	r3, r3, #3
 800430a:	ebad 0d03 	sub.w	sp, sp, r3
 800430e:	ab02      	add	r3, sp, #8
 8004310:	3303      	adds	r3, #3
 8004312:	089b      	lsrs	r3, r3, #2
 8004314:	009b      	lsls	r3, r3, #2
 8004316:	f8c7 32f0 	str.w	r3, [r7, #752]	; 0x2f0
		float asample[bufferData2[LSN]];
 800431a:	4b69      	ldr	r3, [pc, #420]	; (80044c0 <startPrinting+0x2d8>)
 800431c:	88da      	ldrh	r2, [r3, #6]
 800431e:	4613      	mov	r3, r2
 8004320:	3b01      	subs	r3, #1
 8004322:	f8c7 32ec 	str.w	r3, [r7, #748]	; 0x2ec
 8004326:	b293      	uxth	r3, r2
 8004328:	f04f 0400 	mov.w	r4, #0
 800432c:	0161      	lsls	r1, r4, #5
 800432e:	67f9      	str	r1, [r7, #124]	; 0x7c
 8004330:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004332:	ea41 61d3 	orr.w	r1, r1, r3, lsr #27
 8004336:	67f9      	str	r1, [r7, #124]	; 0x7c
 8004338:	015b      	lsls	r3, r3, #5
 800433a:	67bb      	str	r3, [r7, #120]	; 0x78
 800433c:	b293      	uxth	r3, r2
 800433e:	f04f 0400 	mov.w	r4, #0
 8004342:	0161      	lsls	r1, r4, #5
 8004344:	6779      	str	r1, [r7, #116]	; 0x74
 8004346:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8004348:	ea41 61d3 	orr.w	r1, r1, r3, lsr #27
 800434c:	6779      	str	r1, [r7, #116]	; 0x74
 800434e:	015b      	lsls	r3, r3, #5
 8004350:	673b      	str	r3, [r7, #112]	; 0x70
 8004352:	4613      	mov	r3, r2
 8004354:	009b      	lsls	r3, r3, #2
 8004356:	3303      	adds	r3, #3
 8004358:	3307      	adds	r3, #7
 800435a:	08db      	lsrs	r3, r3, #3
 800435c:	00db      	lsls	r3, r3, #3
 800435e:	ebad 0d03 	sub.w	sp, sp, r3
 8004362:	ab02      	add	r3, sp, #8
 8004364:	3303      	adds	r3, #3
 8004366:	089b      	lsrs	r3, r3, #2
 8004368:	009b      	lsls	r3, r3, #2
 800436a:	f8c7 32e8 	str.w	r3, [r7, #744]	; 0x2e8
		int j = 0;
 800436e:	2300      	movs	r3, #0
 8004370:	f8c7 3328 	str.w	r3, [r7, #808]	; 0x328
		for(int i = 10; i < 2*bufferData2[LSN]; i=i+2){
 8004374:	230a      	movs	r3, #10
 8004376:	f8c7 3324 	str.w	r3, [r7, #804]	; 0x324
 800437a:	e040      	b.n	80043fe <startPrinting+0x216>
			float mostra = (bufferData2[i+1] << 8) | (bufferData2[i]);
 800437c:	f8d7 3324 	ldr.w	r3, [r7, #804]	; 0x324
 8004380:	1c5a      	adds	r2, r3, #1
 8004382:	4b4f      	ldr	r3, [pc, #316]	; (80044c0 <startPrinting+0x2d8>)
 8004384:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004388:	0219      	lsls	r1, r3, #8
 800438a:	4a4d      	ldr	r2, [pc, #308]	; (80044c0 <startPrinting+0x2d8>)
 800438c:	f8d7 3324 	ldr.w	r3, [r7, #804]	; 0x324
 8004390:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004394:	430b      	orrs	r3, r1
 8004396:	ee07 3a90 	vmov	s15, r3
 800439a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800439e:	edc7 7ab9 	vstr	s15, [r7, #740]	; 0x2e4
			dsample[j] = (float) (mostra) / 4;
 80043a2:	ed97 7ab9 	vldr	s14, [r7, #740]	; 0x2e4
 80043a6:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80043aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80043ae:	f8d7 22f0 	ldr.w	r2, [r7, #752]	; 0x2f0
 80043b2:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
 80043b6:	009b      	lsls	r3, r3, #2
 80043b8:	4413      	add	r3, r2
 80043ba:	edc3 7a00 	vstr	s15, [r3]
			asample[j] = angle_increment * j + angle_inicial;
 80043be:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
 80043c2:	ee07 3a90 	vmov	s15, r3
 80043c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80043ca:	edd7 7abe 	vldr	s15, [r7, #760]	; 0x2f8
 80043ce:	ee27 7a27 	vmul.f32	s14, s14, s15
 80043d2:	edd7 7ac0 	vldr	s15, [r7, #768]	; 0x300
 80043d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80043da:	f8d7 22e8 	ldr.w	r2, [r7, #744]	; 0x2e8
 80043de:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
 80043e2:	009b      	lsls	r3, r3, #2
 80043e4:	4413      	add	r3, r2
 80043e6:	edc3 7a00 	vstr	s15, [r3]
			j++;
 80043ea:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
 80043ee:	3301      	adds	r3, #1
 80043f0:	f8c7 3328 	str.w	r3, [r7, #808]	; 0x328
		for(int i = 10; i < 2*bufferData2[LSN]; i=i+2){
 80043f4:	f8d7 3324 	ldr.w	r3, [r7, #804]	; 0x324
 80043f8:	3302      	adds	r3, #2
 80043fa:	f8c7 3324 	str.w	r3, [r7, #804]	; 0x324
 80043fe:	4b30      	ldr	r3, [pc, #192]	; (80044c0 <startPrinting+0x2d8>)
 8004400:	88db      	ldrh	r3, [r3, #6]
 8004402:	005a      	lsls	r2, r3, #1
 8004404:	f8d7 3324 	ldr.w	r3, [r7, #804]	; 0x324
 8004408:	429a      	cmp	r2, r3
 800440a:	dcb7      	bgt.n	800437c <startPrinting+0x194>
		}
		float x[bufferData2[LSN]];
 800440c:	4b2c      	ldr	r3, [pc, #176]	; (80044c0 <startPrinting+0x2d8>)
 800440e:	88da      	ldrh	r2, [r3, #6]
 8004410:	466b      	mov	r3, sp
 8004412:	4698      	mov	r8, r3
 8004414:	4613      	mov	r3, r2
 8004416:	3b01      	subs	r3, #1
 8004418:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
 800441c:	b293      	uxth	r3, r2
 800441e:	f04f 0400 	mov.w	r4, #0
 8004422:	0161      	lsls	r1, r4, #5
 8004424:	66f9      	str	r1, [r7, #108]	; 0x6c
 8004426:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8004428:	ea41 61d3 	orr.w	r1, r1, r3, lsr #27
 800442c:	66f9      	str	r1, [r7, #108]	; 0x6c
 800442e:	015b      	lsls	r3, r3, #5
 8004430:	66bb      	str	r3, [r7, #104]	; 0x68
 8004432:	b293      	uxth	r3, r2
 8004434:	f04f 0400 	mov.w	r4, #0
 8004438:	0161      	lsls	r1, r4, #5
 800443a:	6679      	str	r1, [r7, #100]	; 0x64
 800443c:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800443e:	ea41 61d3 	orr.w	r1, r1, r3, lsr #27
 8004442:	6679      	str	r1, [r7, #100]	; 0x64
 8004444:	015b      	lsls	r3, r3, #5
 8004446:	663b      	str	r3, [r7, #96]	; 0x60
 8004448:	4613      	mov	r3, r2
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	3303      	adds	r3, #3
 800444e:	3307      	adds	r3, #7
 8004450:	08db      	lsrs	r3, r3, #3
 8004452:	00db      	lsls	r3, r3, #3
 8004454:	ebad 0d03 	sub.w	sp, sp, r3
 8004458:	ab02      	add	r3, sp, #8
 800445a:	3303      	adds	r3, #3
 800445c:	089b      	lsrs	r3, r3, #2
 800445e:	009b      	lsls	r3, r3, #2
 8004460:	f8c7 32dc 	str.w	r3, [r7, #732]	; 0x2dc
		float y[bufferData2[LSN]];
 8004464:	4b16      	ldr	r3, [pc, #88]	; (80044c0 <startPrinting+0x2d8>)
 8004466:	88da      	ldrh	r2, [r3, #6]
 8004468:	4613      	mov	r3, r2
 800446a:	3b01      	subs	r3, #1
 800446c:	f8c7 32d8 	str.w	r3, [r7, #728]	; 0x2d8
 8004470:	b293      	uxth	r3, r2
 8004472:	f04f 0400 	mov.w	r4, #0
 8004476:	0161      	lsls	r1, r4, #5
 8004478:	65f9      	str	r1, [r7, #92]	; 0x5c
 800447a:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800447c:	ea41 61d3 	orr.w	r1, r1, r3, lsr #27
 8004480:	65f9      	str	r1, [r7, #92]	; 0x5c
 8004482:	015b      	lsls	r3, r3, #5
 8004484:	65bb      	str	r3, [r7, #88]	; 0x58
 8004486:	b293      	uxth	r3, r2
 8004488:	f04f 0400 	mov.w	r4, #0
 800448c:	0161      	lsls	r1, r4, #5
 800448e:	6579      	str	r1, [r7, #84]	; 0x54
 8004490:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004492:	ea41 61d3 	orr.w	r1, r1, r3, lsr #27
 8004496:	6579      	str	r1, [r7, #84]	; 0x54
 8004498:	015b      	lsls	r3, r3, #5
 800449a:	653b      	str	r3, [r7, #80]	; 0x50
 800449c:	4613      	mov	r3, r2
 800449e:	009b      	lsls	r3, r3, #2
 80044a0:	3303      	adds	r3, #3
 80044a2:	3307      	adds	r3, #7
 80044a4:	08db      	lsrs	r3, r3, #3
 80044a6:	00db      	lsls	r3, r3, #3
 80044a8:	ebad 0d03 	sub.w	sp, sp, r3
 80044ac:	ab02      	add	r3, sp, #8
 80044ae:	3303      	adds	r3, #3
 80044b0:	089b      	lsrs	r3, r3, #2
 80044b2:	009b      	lsls	r3, r3, #2
 80044b4:	f8c7 32d4 	str.w	r3, [r7, #724]	; 0x2d4
		// Clculo y printado de las muestras
		for(int i = 0; i < bufferData2[LSN]; i++){
 80044b8:	2300      	movs	r3, #0
 80044ba:	f8c7 3320 	str.w	r3, [r7, #800]	; 0x320
 80044be:	e136      	b.n	800472e <startPrinting+0x546>
 80044c0:	20003064 	.word	0x20003064
 80044c4:	42800000 	.word	0x42800000
 80044c8:	43b40000 	.word	0x43b40000
 80044cc:	43960000 	.word	0x43960000
 80044d0:	43700000 	.word	0x43700000
 80044d4:	447a0000 	.word	0x447a0000
			if((asample[i] < 270+30 && asample[i] > 270-30) && dsample[i] < 1000) obstacle(1);
 80044d8:	f8d7 22e8 	ldr.w	r2, [r7, #744]	; 0x2e8
 80044dc:	f8d7 3320 	ldr.w	r3, [r7, #800]	; 0x320
 80044e0:	009b      	lsls	r3, r3, #2
 80044e2:	4413      	add	r3, r2
 80044e4:	edd3 7a00 	vldr	s15, [r3]
 80044e8:	ed1f 7a08 	vldr	s14, [pc, #-32]	; 80044cc <startPrinting+0x2e4>
 80044ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80044f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044f4:	d520      	bpl.n	8004538 <startPrinting+0x350>
 80044f6:	f8d7 22e8 	ldr.w	r2, [r7, #744]	; 0x2e8
 80044fa:	f8d7 3320 	ldr.w	r3, [r7, #800]	; 0x320
 80044fe:	009b      	lsls	r3, r3, #2
 8004500:	4413      	add	r3, r2
 8004502:	edd3 7a00 	vldr	s15, [r3]
 8004506:	ed1f 7a0e 	vldr	s14, [pc, #-56]	; 80044d0 <startPrinting+0x2e8>
 800450a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800450e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004512:	dd11      	ble.n	8004538 <startPrinting+0x350>
 8004514:	f8d7 22f0 	ldr.w	r2, [r7, #752]	; 0x2f0
 8004518:	f8d7 3320 	ldr.w	r3, [r7, #800]	; 0x320
 800451c:	009b      	lsls	r3, r3, #2
 800451e:	4413      	add	r3, r2
 8004520:	edd3 7a00 	vldr	s15, [r3]
 8004524:	ed1f 7a15 	vldr	s14, [pc, #-84]	; 80044d4 <startPrinting+0x2ec>
 8004528:	eef4 7ac7 	vcmpe.f32	s15, s14
 800452c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004530:	d502      	bpl.n	8004538 <startPrinting+0x350>
 8004532:	2001      	movs	r0, #1
 8004534:	f000 ff26 	bl	8005384 <obstacle>
			//else obstacle(0); Mantiene el estatus para toda la muestra. Si se descomenta la lnea el estatus cambiar para cada muestra.
			x[i] = -((((dsample[i]) * cos(asample[i]*M_PI/180))/1000)*24)/2;
 8004538:	f8d7 22f0 	ldr.w	r2, [r7, #752]	; 0x2f0
 800453c:	f8d7 3320 	ldr.w	r3, [r7, #800]	; 0x320
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	4413      	add	r3, r2
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4618      	mov	r0, r3
 8004548:	f7fb ffb6 	bl	80004b8 <__aeabi_f2d>
 800454c:	4605      	mov	r5, r0
 800454e:	460e      	mov	r6, r1
 8004550:	f8d7 22e8 	ldr.w	r2, [r7, #744]	; 0x2e8
 8004554:	f8d7 3320 	ldr.w	r3, [r7, #800]	; 0x320
 8004558:	009b      	lsls	r3, r3, #2
 800455a:	4413      	add	r3, r2
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4618      	mov	r0, r3
 8004560:	f7fb ffaa 	bl	80004b8 <__aeabi_f2d>
 8004564:	a3d0      	add	r3, pc, #832	; (adr r3, 80048a8 <startPrinting+0x6c0>)
 8004566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800456a:	f7fb fff9 	bl	8000560 <__aeabi_dmul>
 800456e:	4603      	mov	r3, r0
 8004570:	460c      	mov	r4, r1
 8004572:	4618      	mov	r0, r3
 8004574:	4621      	mov	r1, r4
 8004576:	f04f 0200 	mov.w	r2, #0
 800457a:	4bcd      	ldr	r3, [pc, #820]	; (80048b0 <startPrinting+0x6c8>)
 800457c:	f7fc f91a 	bl	80007b4 <__aeabi_ddiv>
 8004580:	4603      	mov	r3, r0
 8004582:	460c      	mov	r4, r1
 8004584:	ec44 3b17 	vmov	d7, r3, r4
 8004588:	eeb0 0a47 	vmov.f32	s0, s14
 800458c:	eef0 0a67 	vmov.f32	s1, s15
 8004590:	f001 f856 	bl	8005640 <cos>
 8004594:	ec54 3b10 	vmov	r3, r4, d0
 8004598:	461a      	mov	r2, r3
 800459a:	4623      	mov	r3, r4
 800459c:	4628      	mov	r0, r5
 800459e:	4631      	mov	r1, r6
 80045a0:	f7fb ffde 	bl	8000560 <__aeabi_dmul>
 80045a4:	4603      	mov	r3, r0
 80045a6:	460c      	mov	r4, r1
 80045a8:	4618      	mov	r0, r3
 80045aa:	4621      	mov	r1, r4
 80045ac:	f04f 0200 	mov.w	r2, #0
 80045b0:	4bc0      	ldr	r3, [pc, #768]	; (80048b4 <startPrinting+0x6cc>)
 80045b2:	f7fc f8ff 	bl	80007b4 <__aeabi_ddiv>
 80045b6:	4603      	mov	r3, r0
 80045b8:	460c      	mov	r4, r1
 80045ba:	4618      	mov	r0, r3
 80045bc:	4621      	mov	r1, r4
 80045be:	f04f 0200 	mov.w	r2, #0
 80045c2:	4bbd      	ldr	r3, [pc, #756]	; (80048b8 <startPrinting+0x6d0>)
 80045c4:	f7fb ffcc 	bl	8000560 <__aeabi_dmul>
 80045c8:	4603      	mov	r3, r0
 80045ca:	460c      	mov	r4, r1
 80045cc:	61bb      	str	r3, [r7, #24]
 80045ce:	f084 4300 	eor.w	r3, r4, #2147483648	; 0x80000000
 80045d2:	61fb      	str	r3, [r7, #28]
 80045d4:	f04f 0200 	mov.w	r2, #0
 80045d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80045dc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80045e0:	f7fc f8e8 	bl	80007b4 <__aeabi_ddiv>
 80045e4:	4603      	mov	r3, r0
 80045e6:	460c      	mov	r4, r1
 80045e8:	4618      	mov	r0, r3
 80045ea:	4621      	mov	r1, r4
 80045ec:	f7fc fa7a 	bl	8000ae4 <__aeabi_d2f>
 80045f0:	4601      	mov	r1, r0
 80045f2:	f8d7 22dc 	ldr.w	r2, [r7, #732]	; 0x2dc
 80045f6:	f8d7 3320 	ldr.w	r3, [r7, #800]	; 0x320
 80045fa:	009b      	lsls	r3, r3, #2
 80045fc:	4413      	add	r3, r2
 80045fe:	6019      	str	r1, [r3, #0]
			y[i] = -((((dsample[i]) * sin(asample[i]*M_PI/180))/1000)*24)/2;
 8004600:	f8d7 22f0 	ldr.w	r2, [r7, #752]	; 0x2f0
 8004604:	f8d7 3320 	ldr.w	r3, [r7, #800]	; 0x320
 8004608:	009b      	lsls	r3, r3, #2
 800460a:	4413      	add	r3, r2
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4618      	mov	r0, r3
 8004610:	f7fb ff52 	bl	80004b8 <__aeabi_f2d>
 8004614:	4605      	mov	r5, r0
 8004616:	460e      	mov	r6, r1
 8004618:	f8d7 22e8 	ldr.w	r2, [r7, #744]	; 0x2e8
 800461c:	f8d7 3320 	ldr.w	r3, [r7, #800]	; 0x320
 8004620:	009b      	lsls	r3, r3, #2
 8004622:	4413      	add	r3, r2
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4618      	mov	r0, r3
 8004628:	f7fb ff46 	bl	80004b8 <__aeabi_f2d>
 800462c:	a39e      	add	r3, pc, #632	; (adr r3, 80048a8 <startPrinting+0x6c0>)
 800462e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004632:	f7fb ff95 	bl	8000560 <__aeabi_dmul>
 8004636:	4603      	mov	r3, r0
 8004638:	460c      	mov	r4, r1
 800463a:	4618      	mov	r0, r3
 800463c:	4621      	mov	r1, r4
 800463e:	f04f 0200 	mov.w	r2, #0
 8004642:	4b9b      	ldr	r3, [pc, #620]	; (80048b0 <startPrinting+0x6c8>)
 8004644:	f7fc f8b6 	bl	80007b4 <__aeabi_ddiv>
 8004648:	4603      	mov	r3, r0
 800464a:	460c      	mov	r4, r1
 800464c:	ec44 3b17 	vmov	d7, r3, r4
 8004650:	eeb0 0a47 	vmov.f32	s0, s14
 8004654:	eef0 0a67 	vmov.f32	s1, s15
 8004658:	f001 f836 	bl	80056c8 <sin>
 800465c:	ec54 3b10 	vmov	r3, r4, d0
 8004660:	461a      	mov	r2, r3
 8004662:	4623      	mov	r3, r4
 8004664:	4628      	mov	r0, r5
 8004666:	4631      	mov	r1, r6
 8004668:	f7fb ff7a 	bl	8000560 <__aeabi_dmul>
 800466c:	4603      	mov	r3, r0
 800466e:	460c      	mov	r4, r1
 8004670:	4618      	mov	r0, r3
 8004672:	4621      	mov	r1, r4
 8004674:	f04f 0200 	mov.w	r2, #0
 8004678:	4b8e      	ldr	r3, [pc, #568]	; (80048b4 <startPrinting+0x6cc>)
 800467a:	f7fc f89b 	bl	80007b4 <__aeabi_ddiv>
 800467e:	4603      	mov	r3, r0
 8004680:	460c      	mov	r4, r1
 8004682:	4618      	mov	r0, r3
 8004684:	4621      	mov	r1, r4
 8004686:	f04f 0200 	mov.w	r2, #0
 800468a:	4b8b      	ldr	r3, [pc, #556]	; (80048b8 <startPrinting+0x6d0>)
 800468c:	f7fb ff68 	bl	8000560 <__aeabi_dmul>
 8004690:	4603      	mov	r3, r0
 8004692:	460c      	mov	r4, r1
 8004694:	613b      	str	r3, [r7, #16]
 8004696:	f084 4300 	eor.w	r3, r4, #2147483648	; 0x80000000
 800469a:	617b      	str	r3, [r7, #20]
 800469c:	f04f 0200 	mov.w	r2, #0
 80046a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80046a4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80046a8:	f7fc f884 	bl	80007b4 <__aeabi_ddiv>
 80046ac:	4603      	mov	r3, r0
 80046ae:	460c      	mov	r4, r1
 80046b0:	4618      	mov	r0, r3
 80046b2:	4621      	mov	r1, r4
 80046b4:	f7fc fa16 	bl	8000ae4 <__aeabi_d2f>
 80046b8:	4601      	mov	r1, r0
 80046ba:	f8d7 22d4 	ldr.w	r2, [r7, #724]	; 0x2d4
 80046be:	f8d7 3320 	ldr.w	r3, [r7, #800]	; 0x320
 80046c2:	009b      	lsls	r3, r3, #2
 80046c4:	4413      	add	r3, r2
 80046c6:	6019      	str	r1, [r3, #0]
			SetPixel(120-x[i], 120+y[i], 100, 255, 0, 0);
 80046c8:	f8d7 22dc 	ldr.w	r2, [r7, #732]	; 0x2dc
 80046cc:	f8d7 3320 	ldr.w	r3, [r7, #800]	; 0x320
 80046d0:	009b      	lsls	r3, r3, #2
 80046d2:	4413      	add	r3, r2
 80046d4:	edd3 7a00 	vldr	s15, [r3]
 80046d8:	ed9f 7a78 	vldr	s14, [pc, #480]	; 80048bc <startPrinting+0x6d4>
 80046dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80046e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80046e4:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
 80046e8:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 80046ec:	b298      	uxth	r0, r3
 80046ee:	f8d7 22d4 	ldr.w	r2, [r7, #724]	; 0x2d4
 80046f2:	f8d7 3320 	ldr.w	r3, [r7, #800]	; 0x320
 80046f6:	009b      	lsls	r3, r3, #2
 80046f8:	4413      	add	r3, r2
 80046fa:	edd3 7a00 	vldr	s15, [r3]
 80046fe:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 80048bc <startPrinting+0x6d4>
 8004702:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004706:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800470a:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
 800470e:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 8004712:	b299      	uxth	r1, r3
 8004714:	2300      	movs	r3, #0
 8004716:	9301      	str	r3, [sp, #4]
 8004718:	2300      	movs	r3, #0
 800471a:	9300      	str	r3, [sp, #0]
 800471c:	23ff      	movs	r3, #255	; 0xff
 800471e:	2264      	movs	r2, #100	; 0x64
 8004720:	f000 fd60 	bl	80051e4 <SetPixel>
		for(int i = 0; i < bufferData2[LSN]; i++){
 8004724:	f8d7 3320 	ldr.w	r3, [r7, #800]	; 0x320
 8004728:	3301      	adds	r3, #1
 800472a:	f8c7 3320 	str.w	r3, [r7, #800]	; 0x320
 800472e:	4b64      	ldr	r3, [pc, #400]	; (80048c0 <startPrinting+0x6d8>)
 8004730:	88db      	ldrh	r3, [r3, #6]
 8004732:	461a      	mov	r2, r3
 8004734:	f8d7 3320 	ldr.w	r3, [r7, #800]	; 0x320
 8004738:	429a      	cmp	r2, r3
 800473a:	f73f aecd 	bgt.w	80044d8 <startPrinting+0x2f0>
 800473e:	46c5      	mov	sp, r8
 8004740:	46d5      	mov	sp, sl
	}




}
 8004742:	e2a4      	b.n	8004c8e <startPrinting+0xaa6>
	} else {
 8004744:	466b      	mov	r3, sp
 8004746:	4699      	mov	r9, r3
		uint8_t lsn = bufferData1[LSN];
 8004748:	4b5e      	ldr	r3, [pc, #376]	; (80048c4 <startPrinting+0x6dc>)
 800474a:	88db      	ldrh	r3, [r3, #6]
 800474c:	f887 32d3 	strb.w	r3, [r7, #723]	; 0x2d3
		uint16_t lsa = (bufferData1[LSA+1] << 8) | (bufferData1[LSA]);
 8004750:	4b5c      	ldr	r3, [pc, #368]	; (80048c4 <startPrinting+0x6dc>)
 8004752:	89db      	ldrh	r3, [r3, #14]
 8004754:	021b      	lsls	r3, r3, #8
 8004756:	b21a      	sxth	r2, r3
 8004758:	4b5a      	ldr	r3, [pc, #360]	; (80048c4 <startPrinting+0x6dc>)
 800475a:	899b      	ldrh	r3, [r3, #12]
 800475c:	b21b      	sxth	r3, r3
 800475e:	4313      	orrs	r3, r2
 8004760:	b21b      	sxth	r3, r3
 8004762:	f8a7 32d0 	strh.w	r3, [r7, #720]	; 0x2d0
		uint16_t fsa = (bufferData1[FSA+1] << 8) | (bufferData1[FSA]);
 8004766:	4b57      	ldr	r3, [pc, #348]	; (80048c4 <startPrinting+0x6dc>)
 8004768:	895b      	ldrh	r3, [r3, #10]
 800476a:	021b      	lsls	r3, r3, #8
 800476c:	b21a      	sxth	r2, r3
 800476e:	4b55      	ldr	r3, [pc, #340]	; (80048c4 <startPrinting+0x6dc>)
 8004770:	891b      	ldrh	r3, [r3, #8]
 8004772:	b21b      	sxth	r3, r3
 8004774:	4313      	orrs	r3, r2
 8004776:	b21b      	sxth	r3, r3
 8004778:	f8a7 32ce 	strh.w	r3, [r7, #718]	; 0x2ce
		float angle_inicial = (float) (fsa >> 1) / 64; // Float division
 800477c:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	; 0x2ce
 8004780:	085b      	lsrs	r3, r3, #1
 8004782:	b29b      	uxth	r3, r3
 8004784:	ee07 3a90 	vmov	s15, r3
 8004788:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800478c:	eddf 6a4e 	vldr	s13, [pc, #312]	; 80048c8 <startPrinting+0x6e0>
 8004790:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004794:	edc7 7ab2 	vstr	s15, [r7, #712]	; 0x2c8
		float angle_final = (float) (lsa >> 1) / 64; // Float division
 8004798:	f8b7 32d0 	ldrh.w	r3, [r7, #720]	; 0x2d0
 800479c:	085b      	lsrs	r3, r3, #1
 800479e:	b29b      	uxth	r3, r3
 80047a0:	ee07 3a90 	vmov	s15, r3
 80047a4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80047a8:	eddf 6a47 	vldr	s13, [pc, #284]	; 80048c8 <startPrinting+0x6e0>
 80047ac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80047b0:	edc7 7ab1 	vstr	s15, [r7, #708]	; 0x2c4
		float angle_dif = angle_final - angle_inicial;
 80047b4:	ed97 7ab1 	vldr	s14, [r7, #708]	; 0x2c4
 80047b8:	edd7 7ab2 	vldr	s15, [r7, #712]	; 0x2c8
 80047bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80047c0:	edc7 7ac7 	vstr	s15, [r7, #796]	; 0x31c
		if (angle_dif < 0) {
 80047c4:	edd7 7ac7 	vldr	s15, [r7, #796]	; 0x31c
 80047c8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80047cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047d0:	d507      	bpl.n	80047e2 <startPrinting+0x5fa>
			angle_dif += 360;
 80047d2:	edd7 7ac7 	vldr	s15, [r7, #796]	; 0x31c
 80047d6:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 80048cc <startPrinting+0x6e4>
 80047da:	ee77 7a87 	vadd.f32	s15, s15, s14
 80047de:	edc7 7ac7 	vstr	s15, [r7, #796]	; 0x31c
		float angle_increment = angle_dif / (lsn - 1);
 80047e2:	f897 32d3 	ldrb.w	r3, [r7, #723]	; 0x2d3
 80047e6:	3b01      	subs	r3, #1
 80047e8:	ee07 3a90 	vmov	s15, r3
 80047ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80047f0:	edd7 6ac7 	vldr	s13, [r7, #796]	; 0x31c
 80047f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80047f8:	edc7 7ab0 	vstr	s15, [r7, #704]	; 0x2c0
		float dsample[bufferData1[LSN]];
 80047fc:	4b31      	ldr	r3, [pc, #196]	; (80048c4 <startPrinting+0x6dc>)
 80047fe:	88da      	ldrh	r2, [r3, #6]
 8004800:	4613      	mov	r3, r2
 8004802:	3b01      	subs	r3, #1
 8004804:	f8c7 32bc 	str.w	r3, [r7, #700]	; 0x2bc
 8004808:	b293      	uxth	r3, r2
 800480a:	f04f 0400 	mov.w	r4, #0
 800480e:	0166      	lsls	r6, r4, #5
 8004810:	ea46 66d3 	orr.w	r6, r6, r3, lsr #27
 8004814:	015d      	lsls	r5, r3, #5
 8004816:	b293      	uxth	r3, r2
 8004818:	f04f 0400 	mov.w	r4, #0
 800481c:	ea4f 1b44 	mov.w	fp, r4, lsl #5
 8004820:	ea4b 6bd3 	orr.w	fp, fp, r3, lsr #27
 8004824:	ea4f 1a43 	mov.w	sl, r3, lsl #5
 8004828:	4613      	mov	r3, r2
 800482a:	009b      	lsls	r3, r3, #2
 800482c:	3303      	adds	r3, #3
 800482e:	3307      	adds	r3, #7
 8004830:	08db      	lsrs	r3, r3, #3
 8004832:	00db      	lsls	r3, r3, #3
 8004834:	ebad 0d03 	sub.w	sp, sp, r3
 8004838:	ab02      	add	r3, sp, #8
 800483a:	3303      	adds	r3, #3
 800483c:	089b      	lsrs	r3, r3, #2
 800483e:	009b      	lsls	r3, r3, #2
 8004840:	f8c7 32b8 	str.w	r3, [r7, #696]	; 0x2b8
		float asample[bufferData1[LSN]];
 8004844:	4b1f      	ldr	r3, [pc, #124]	; (80048c4 <startPrinting+0x6dc>)
 8004846:	88da      	ldrh	r2, [r3, #6]
 8004848:	4613      	mov	r3, r2
 800484a:	3b01      	subs	r3, #1
 800484c:	f8c7 32b4 	str.w	r3, [r7, #692]	; 0x2b4
 8004850:	b293      	uxth	r3, r2
 8004852:	f04f 0400 	mov.w	r4, #0
 8004856:	0161      	lsls	r1, r4, #5
 8004858:	64f9      	str	r1, [r7, #76]	; 0x4c
 800485a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800485c:	ea41 61d3 	orr.w	r1, r1, r3, lsr #27
 8004860:	64f9      	str	r1, [r7, #76]	; 0x4c
 8004862:	015b      	lsls	r3, r3, #5
 8004864:	64bb      	str	r3, [r7, #72]	; 0x48
 8004866:	b293      	uxth	r3, r2
 8004868:	f04f 0400 	mov.w	r4, #0
 800486c:	0161      	lsls	r1, r4, #5
 800486e:	6479      	str	r1, [r7, #68]	; 0x44
 8004870:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004872:	ea41 61d3 	orr.w	r1, r1, r3, lsr #27
 8004876:	6479      	str	r1, [r7, #68]	; 0x44
 8004878:	015b      	lsls	r3, r3, #5
 800487a:	643b      	str	r3, [r7, #64]	; 0x40
 800487c:	4613      	mov	r3, r2
 800487e:	009b      	lsls	r3, r3, #2
 8004880:	3303      	adds	r3, #3
 8004882:	3307      	adds	r3, #7
 8004884:	08db      	lsrs	r3, r3, #3
 8004886:	00db      	lsls	r3, r3, #3
 8004888:	ebad 0d03 	sub.w	sp, sp, r3
 800488c:	ab02      	add	r3, sp, #8
 800488e:	3303      	adds	r3, #3
 8004890:	089b      	lsrs	r3, r3, #2
 8004892:	009b      	lsls	r3, r3, #2
 8004894:	f8c7 32b0 	str.w	r3, [r7, #688]	; 0x2b0
		int j = 0;
 8004898:	2300      	movs	r3, #0
 800489a:	f8c7 3318 	str.w	r3, [r7, #792]	; 0x318
		for(int i = 10; i < 2*bufferData1[LSN]; i=i+2){
 800489e:	230a      	movs	r3, #10
 80048a0:	f8c7 3314 	str.w	r3, [r7, #788]	; 0x314
 80048a4:	e055      	b.n	8004952 <startPrinting+0x76a>
 80048a6:	bf00      	nop
 80048a8:	54442d18 	.word	0x54442d18
 80048ac:	400921fb 	.word	0x400921fb
 80048b0:	40668000 	.word	0x40668000
 80048b4:	408f4000 	.word	0x408f4000
 80048b8:	40380000 	.word	0x40380000
 80048bc:	42f00000 	.word	0x42f00000
 80048c0:	20003064 	.word	0x20003064
 80048c4:	20002ab4 	.word	0x20002ab4
 80048c8:	42800000 	.word	0x42800000
 80048cc:	43b40000 	.word	0x43b40000
			float mostra = (bufferData1[i+1] << 8) | (bufferData1[i]);
 80048d0:	f8d7 3314 	ldr.w	r3, [r7, #788]	; 0x314
 80048d4:	1c5a      	adds	r2, r3, #1
 80048d6:	4b4f      	ldr	r3, [pc, #316]	; (8004a14 <startPrinting+0x82c>)
 80048d8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80048dc:	0219      	lsls	r1, r3, #8
 80048de:	4a4d      	ldr	r2, [pc, #308]	; (8004a14 <startPrinting+0x82c>)
 80048e0:	f8d7 3314 	ldr.w	r3, [r7, #788]	; 0x314
 80048e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80048e8:	430b      	orrs	r3, r1
 80048ea:	ee07 3a90 	vmov	s15, r3
 80048ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80048f2:	edc7 7aab 	vstr	s15, [r7, #684]	; 0x2ac
			dsample[j] = (float) (mostra) / 4;
 80048f6:	ed97 7aab 	vldr	s14, [r7, #684]	; 0x2ac
 80048fa:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80048fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004902:	f8d7 22b8 	ldr.w	r2, [r7, #696]	; 0x2b8
 8004906:	f8d7 3318 	ldr.w	r3, [r7, #792]	; 0x318
 800490a:	009b      	lsls	r3, r3, #2
 800490c:	4413      	add	r3, r2
 800490e:	edc3 7a00 	vstr	s15, [r3]
			asample[j] = angle_increment * j + angle_inicial;
 8004912:	f8d7 3318 	ldr.w	r3, [r7, #792]	; 0x318
 8004916:	ee07 3a90 	vmov	s15, r3
 800491a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800491e:	edd7 7ab0 	vldr	s15, [r7, #704]	; 0x2c0
 8004922:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004926:	edd7 7ab2 	vldr	s15, [r7, #712]	; 0x2c8
 800492a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800492e:	f8d7 22b0 	ldr.w	r2, [r7, #688]	; 0x2b0
 8004932:	f8d7 3318 	ldr.w	r3, [r7, #792]	; 0x318
 8004936:	009b      	lsls	r3, r3, #2
 8004938:	4413      	add	r3, r2
 800493a:	edc3 7a00 	vstr	s15, [r3]
			j++;
 800493e:	f8d7 3318 	ldr.w	r3, [r7, #792]	; 0x318
 8004942:	3301      	adds	r3, #1
 8004944:	f8c7 3318 	str.w	r3, [r7, #792]	; 0x318
		for(int i = 10; i < 2*bufferData1[LSN]; i=i+2){
 8004948:	f8d7 3314 	ldr.w	r3, [r7, #788]	; 0x314
 800494c:	3302      	adds	r3, #2
 800494e:	f8c7 3314 	str.w	r3, [r7, #788]	; 0x314
 8004952:	4b30      	ldr	r3, [pc, #192]	; (8004a14 <startPrinting+0x82c>)
 8004954:	88db      	ldrh	r3, [r3, #6]
 8004956:	005a      	lsls	r2, r3, #1
 8004958:	f8d7 3314 	ldr.w	r3, [r7, #788]	; 0x314
 800495c:	429a      	cmp	r2, r3
 800495e:	dcb7      	bgt.n	80048d0 <startPrinting+0x6e8>
		float x[bufferData1[LSN]];
 8004960:	4b2c      	ldr	r3, [pc, #176]	; (8004a14 <startPrinting+0x82c>)
 8004962:	88da      	ldrh	r2, [r3, #6]
 8004964:	466b      	mov	r3, sp
 8004966:	4698      	mov	r8, r3
 8004968:	4613      	mov	r3, r2
 800496a:	3b01      	subs	r3, #1
 800496c:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
 8004970:	b293      	uxth	r3, r2
 8004972:	f04f 0400 	mov.w	r4, #0
 8004976:	0161      	lsls	r1, r4, #5
 8004978:	63f9      	str	r1, [r7, #60]	; 0x3c
 800497a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800497c:	ea41 61d3 	orr.w	r1, r1, r3, lsr #27
 8004980:	63f9      	str	r1, [r7, #60]	; 0x3c
 8004982:	015b      	lsls	r3, r3, #5
 8004984:	63bb      	str	r3, [r7, #56]	; 0x38
 8004986:	b293      	uxth	r3, r2
 8004988:	f04f 0400 	mov.w	r4, #0
 800498c:	0161      	lsls	r1, r4, #5
 800498e:	6379      	str	r1, [r7, #52]	; 0x34
 8004990:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004992:	ea41 61d3 	orr.w	r1, r1, r3, lsr #27
 8004996:	6379      	str	r1, [r7, #52]	; 0x34
 8004998:	015b      	lsls	r3, r3, #5
 800499a:	633b      	str	r3, [r7, #48]	; 0x30
 800499c:	4613      	mov	r3, r2
 800499e:	009b      	lsls	r3, r3, #2
 80049a0:	3303      	adds	r3, #3
 80049a2:	3307      	adds	r3, #7
 80049a4:	08db      	lsrs	r3, r3, #3
 80049a6:	00db      	lsls	r3, r3, #3
 80049a8:	ebad 0d03 	sub.w	sp, sp, r3
 80049ac:	ab02      	add	r3, sp, #8
 80049ae:	3303      	adds	r3, #3
 80049b0:	089b      	lsrs	r3, r3, #2
 80049b2:	009b      	lsls	r3, r3, #2
 80049b4:	f8c7 32a4 	str.w	r3, [r7, #676]	; 0x2a4
		float y[bufferData1[LSN]];
 80049b8:	4b16      	ldr	r3, [pc, #88]	; (8004a14 <startPrinting+0x82c>)
 80049ba:	88da      	ldrh	r2, [r3, #6]
 80049bc:	4613      	mov	r3, r2
 80049be:	3b01      	subs	r3, #1
 80049c0:	f8c7 32a0 	str.w	r3, [r7, #672]	; 0x2a0
 80049c4:	b293      	uxth	r3, r2
 80049c6:	f04f 0400 	mov.w	r4, #0
 80049ca:	0161      	lsls	r1, r4, #5
 80049cc:	62f9      	str	r1, [r7, #44]	; 0x2c
 80049ce:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80049d0:	ea41 61d3 	orr.w	r1, r1, r3, lsr #27
 80049d4:	62f9      	str	r1, [r7, #44]	; 0x2c
 80049d6:	015b      	lsls	r3, r3, #5
 80049d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80049da:	b293      	uxth	r3, r2
 80049dc:	f04f 0400 	mov.w	r4, #0
 80049e0:	0161      	lsls	r1, r4, #5
 80049e2:	6279      	str	r1, [r7, #36]	; 0x24
 80049e4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80049e6:	ea41 61d3 	orr.w	r1, r1, r3, lsr #27
 80049ea:	6279      	str	r1, [r7, #36]	; 0x24
 80049ec:	015b      	lsls	r3, r3, #5
 80049ee:	623b      	str	r3, [r7, #32]
 80049f0:	4613      	mov	r3, r2
 80049f2:	009b      	lsls	r3, r3, #2
 80049f4:	3303      	adds	r3, #3
 80049f6:	3307      	adds	r3, #7
 80049f8:	08db      	lsrs	r3, r3, #3
 80049fa:	00db      	lsls	r3, r3, #3
 80049fc:	ebad 0d03 	sub.w	sp, sp, r3
 8004a00:	ab02      	add	r3, sp, #8
 8004a02:	3303      	adds	r3, #3
 8004a04:	089b      	lsrs	r3, r3, #2
 8004a06:	009b      	lsls	r3, r3, #2
 8004a08:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
		for(int i = 0; i < bufferData1[LSN]; i++){
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	f8c7 3310 	str.w	r3, [r7, #784]	; 0x310
 8004a12:	e132      	b.n	8004c7a <startPrinting+0xa92>
 8004a14:	20002ab4 	.word	0x20002ab4
 8004a18:	43960000 	.word	0x43960000
 8004a1c:	43700000 	.word	0x43700000
 8004a20:	447a0000 	.word	0x447a0000
			if((asample[i] < 270+30 && asample[i] > 270-30) && dsample[i] < 1000) obstacle(1);
 8004a24:	f8d7 22b0 	ldr.w	r2, [r7, #688]	; 0x2b0
 8004a28:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8004a2c:	009b      	lsls	r3, r3, #2
 8004a2e:	4413      	add	r3, r2
 8004a30:	edd3 7a00 	vldr	s15, [r3]
 8004a34:	ed1f 7a08 	vldr	s14, [pc, #-32]	; 8004a18 <startPrinting+0x830>
 8004a38:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a40:	d520      	bpl.n	8004a84 <startPrinting+0x89c>
 8004a42:	f8d7 22b0 	ldr.w	r2, [r7, #688]	; 0x2b0
 8004a46:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8004a4a:	009b      	lsls	r3, r3, #2
 8004a4c:	4413      	add	r3, r2
 8004a4e:	edd3 7a00 	vldr	s15, [r3]
 8004a52:	ed1f 7a0e 	vldr	s14, [pc, #-56]	; 8004a1c <startPrinting+0x834>
 8004a56:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a5e:	dd11      	ble.n	8004a84 <startPrinting+0x89c>
 8004a60:	f8d7 22b8 	ldr.w	r2, [r7, #696]	; 0x2b8
 8004a64:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8004a68:	009b      	lsls	r3, r3, #2
 8004a6a:	4413      	add	r3, r2
 8004a6c:	edd3 7a00 	vldr	s15, [r3]
 8004a70:	ed1f 7a15 	vldr	s14, [pc, #-84]	; 8004a20 <startPrinting+0x838>
 8004a74:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a7c:	d502      	bpl.n	8004a84 <startPrinting+0x89c>
 8004a7e:	2001      	movs	r0, #1
 8004a80:	f000 fc80 	bl	8005384 <obstacle>
			x[i] = -((((dsample[i]) * cos(asample[i]*M_PI/180))/1000)*24)/2;
 8004a84:	f8d7 22b8 	ldr.w	r2, [r7, #696]	; 0x2b8
 8004a88:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8004a8c:	009b      	lsls	r3, r3, #2
 8004a8e:	4413      	add	r3, r2
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4618      	mov	r0, r3
 8004a94:	f7fb fd10 	bl	80004b8 <__aeabi_f2d>
 8004a98:	4605      	mov	r5, r0
 8004a9a:	460e      	mov	r6, r1
 8004a9c:	f8d7 22b0 	ldr.w	r2, [r7, #688]	; 0x2b0
 8004aa0:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8004aa4:	009b      	lsls	r3, r3, #2
 8004aa6:	4413      	add	r3, r2
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	4618      	mov	r0, r3
 8004aac:	f7fb fd04 	bl	80004b8 <__aeabi_f2d>
 8004ab0:	a37b      	add	r3, pc, #492	; (adr r3, 8004ca0 <startPrinting+0xab8>)
 8004ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ab6:	f7fb fd53 	bl	8000560 <__aeabi_dmul>
 8004aba:	4603      	mov	r3, r0
 8004abc:	460c      	mov	r4, r1
 8004abe:	4618      	mov	r0, r3
 8004ac0:	4621      	mov	r1, r4
 8004ac2:	f04f 0200 	mov.w	r2, #0
 8004ac6:	4b78      	ldr	r3, [pc, #480]	; (8004ca8 <startPrinting+0xac0>)
 8004ac8:	f7fb fe74 	bl	80007b4 <__aeabi_ddiv>
 8004acc:	4603      	mov	r3, r0
 8004ace:	460c      	mov	r4, r1
 8004ad0:	ec44 3b17 	vmov	d7, r3, r4
 8004ad4:	eeb0 0a47 	vmov.f32	s0, s14
 8004ad8:	eef0 0a67 	vmov.f32	s1, s15
 8004adc:	f000 fdb0 	bl	8005640 <cos>
 8004ae0:	ec54 3b10 	vmov	r3, r4, d0
 8004ae4:	461a      	mov	r2, r3
 8004ae6:	4623      	mov	r3, r4
 8004ae8:	4628      	mov	r0, r5
 8004aea:	4631      	mov	r1, r6
 8004aec:	f7fb fd38 	bl	8000560 <__aeabi_dmul>
 8004af0:	4603      	mov	r3, r0
 8004af2:	460c      	mov	r4, r1
 8004af4:	4618      	mov	r0, r3
 8004af6:	4621      	mov	r1, r4
 8004af8:	f04f 0200 	mov.w	r2, #0
 8004afc:	4b6b      	ldr	r3, [pc, #428]	; (8004cac <startPrinting+0xac4>)
 8004afe:	f7fb fe59 	bl	80007b4 <__aeabi_ddiv>
 8004b02:	4603      	mov	r3, r0
 8004b04:	460c      	mov	r4, r1
 8004b06:	4618      	mov	r0, r3
 8004b08:	4621      	mov	r1, r4
 8004b0a:	f04f 0200 	mov.w	r2, #0
 8004b0e:	4b68      	ldr	r3, [pc, #416]	; (8004cb0 <startPrinting+0xac8>)
 8004b10:	f7fb fd26 	bl	8000560 <__aeabi_dmul>
 8004b14:	4603      	mov	r3, r0
 8004b16:	460c      	mov	r4, r1
 8004b18:	60bb      	str	r3, [r7, #8]
 8004b1a:	f084 4300 	eor.w	r3, r4, #2147483648	; 0x80000000
 8004b1e:	60fb      	str	r3, [r7, #12]
 8004b20:	f04f 0200 	mov.w	r2, #0
 8004b24:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004b28:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004b2c:	f7fb fe42 	bl	80007b4 <__aeabi_ddiv>
 8004b30:	4603      	mov	r3, r0
 8004b32:	460c      	mov	r4, r1
 8004b34:	4618      	mov	r0, r3
 8004b36:	4621      	mov	r1, r4
 8004b38:	f7fb ffd4 	bl	8000ae4 <__aeabi_d2f>
 8004b3c:	4601      	mov	r1, r0
 8004b3e:	f8d7 22a4 	ldr.w	r2, [r7, #676]	; 0x2a4
 8004b42:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8004b46:	009b      	lsls	r3, r3, #2
 8004b48:	4413      	add	r3, r2
 8004b4a:	6019      	str	r1, [r3, #0]
			y[i] = -((((dsample[i]) * sin(asample[i]*M_PI/180))/1000)*24)/2;
 8004b4c:	f8d7 22b8 	ldr.w	r2, [r7, #696]	; 0x2b8
 8004b50:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8004b54:	009b      	lsls	r3, r3, #2
 8004b56:	4413      	add	r3, r2
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	f7fb fcac 	bl	80004b8 <__aeabi_f2d>
 8004b60:	4605      	mov	r5, r0
 8004b62:	460e      	mov	r6, r1
 8004b64:	f8d7 22b0 	ldr.w	r2, [r7, #688]	; 0x2b0
 8004b68:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8004b6c:	009b      	lsls	r3, r3, #2
 8004b6e:	4413      	add	r3, r2
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	4618      	mov	r0, r3
 8004b74:	f7fb fca0 	bl	80004b8 <__aeabi_f2d>
 8004b78:	a349      	add	r3, pc, #292	; (adr r3, 8004ca0 <startPrinting+0xab8>)
 8004b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b7e:	f7fb fcef 	bl	8000560 <__aeabi_dmul>
 8004b82:	4603      	mov	r3, r0
 8004b84:	460c      	mov	r4, r1
 8004b86:	4618      	mov	r0, r3
 8004b88:	4621      	mov	r1, r4
 8004b8a:	f04f 0200 	mov.w	r2, #0
 8004b8e:	4b46      	ldr	r3, [pc, #280]	; (8004ca8 <startPrinting+0xac0>)
 8004b90:	f7fb fe10 	bl	80007b4 <__aeabi_ddiv>
 8004b94:	4603      	mov	r3, r0
 8004b96:	460c      	mov	r4, r1
 8004b98:	ec44 3b17 	vmov	d7, r3, r4
 8004b9c:	eeb0 0a47 	vmov.f32	s0, s14
 8004ba0:	eef0 0a67 	vmov.f32	s1, s15
 8004ba4:	f000 fd90 	bl	80056c8 <sin>
 8004ba8:	ec54 3b10 	vmov	r3, r4, d0
 8004bac:	461a      	mov	r2, r3
 8004bae:	4623      	mov	r3, r4
 8004bb0:	4628      	mov	r0, r5
 8004bb2:	4631      	mov	r1, r6
 8004bb4:	f7fb fcd4 	bl	8000560 <__aeabi_dmul>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	460c      	mov	r4, r1
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	4621      	mov	r1, r4
 8004bc0:	f04f 0200 	mov.w	r2, #0
 8004bc4:	4b39      	ldr	r3, [pc, #228]	; (8004cac <startPrinting+0xac4>)
 8004bc6:	f7fb fdf5 	bl	80007b4 <__aeabi_ddiv>
 8004bca:	4603      	mov	r3, r0
 8004bcc:	460c      	mov	r4, r1
 8004bce:	4618      	mov	r0, r3
 8004bd0:	4621      	mov	r1, r4
 8004bd2:	f04f 0200 	mov.w	r2, #0
 8004bd6:	4b36      	ldr	r3, [pc, #216]	; (8004cb0 <startPrinting+0xac8>)
 8004bd8:	f7fb fcc2 	bl	8000560 <__aeabi_dmul>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	460c      	mov	r4, r1
 8004be0:	603b      	str	r3, [r7, #0]
 8004be2:	f084 4300 	eor.w	r3, r4, #2147483648	; 0x80000000
 8004be6:	607b      	str	r3, [r7, #4]
 8004be8:	f04f 0200 	mov.w	r2, #0
 8004bec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004bf0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004bf4:	f7fb fdde 	bl	80007b4 <__aeabi_ddiv>
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	460c      	mov	r4, r1
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	4621      	mov	r1, r4
 8004c00:	f7fb ff70 	bl	8000ae4 <__aeabi_d2f>
 8004c04:	4601      	mov	r1, r0
 8004c06:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 8004c0a:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8004c0e:	009b      	lsls	r3, r3, #2
 8004c10:	4413      	add	r3, r2
 8004c12:	6019      	str	r1, [r3, #0]
			SetPixel(120-x[i], 120+y[i], 100, 255, 0, 0);
 8004c14:	f8d7 22a4 	ldr.w	r2, [r7, #676]	; 0x2a4
 8004c18:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8004c1c:	009b      	lsls	r3, r3, #2
 8004c1e:	4413      	add	r3, r2
 8004c20:	edd3 7a00 	vldr	s15, [r3]
 8004c24:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8004cb4 <startPrinting+0xacc>
 8004c28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c30:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
 8004c34:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 8004c38:	b298      	uxth	r0, r3
 8004c3a:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 8004c3e:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8004c42:	009b      	lsls	r3, r3, #2
 8004c44:	4413      	add	r3, r2
 8004c46:	edd3 7a00 	vldr	s15, [r3]
 8004c4a:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8004cb4 <startPrinting+0xacc>
 8004c4e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004c52:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c56:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
 8004c5a:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 8004c5e:	b299      	uxth	r1, r3
 8004c60:	2300      	movs	r3, #0
 8004c62:	9301      	str	r3, [sp, #4]
 8004c64:	2300      	movs	r3, #0
 8004c66:	9300      	str	r3, [sp, #0]
 8004c68:	23ff      	movs	r3, #255	; 0xff
 8004c6a:	2264      	movs	r2, #100	; 0x64
 8004c6c:	f000 faba 	bl	80051e4 <SetPixel>
		for(int i = 0; i < bufferData1[LSN]; i++){
 8004c70:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8004c74:	3301      	adds	r3, #1
 8004c76:	f8c7 3310 	str.w	r3, [r7, #784]	; 0x310
 8004c7a:	4b0f      	ldr	r3, [pc, #60]	; (8004cb8 <startPrinting+0xad0>)
 8004c7c:	88db      	ldrh	r3, [r3, #6]
 8004c7e:	461a      	mov	r2, r3
 8004c80:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8004c84:	429a      	cmp	r2, r3
 8004c86:	f73f aecd 	bgt.w	8004a24 <startPrinting+0x83c>
 8004c8a:	46c5      	mov	sp, r8
 8004c8c:	46cd      	mov	sp, r9
}
 8004c8e:	bf00      	nop
 8004c90:	f507 774d 	add.w	r7, r7, #820	; 0x334
 8004c94:	46bd      	mov	sp, r7
 8004c96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c9a:	bf00      	nop
 8004c9c:	f3af 8000 	nop.w
 8004ca0:	54442d18 	.word	0x54442d18
 8004ca4:	400921fb 	.word	0x400921fb
 8004ca8:	40668000 	.word	0x40668000
 8004cac:	408f4000 	.word	0x408f4000
 8004cb0:	40380000 	.word	0x40380000
 8004cb4:	42f00000 	.word	0x42f00000
 8004cb8:	20002ab4 	.word	0x20002ab4

08004cbc <main>:
void inline __attribute__((always_inline)) delay(uint32_t delay)
{
   while(delay--) __asm("");
}

int main(void){
 8004cbc:	b590      	push	{r4, r7, lr}
 8004cbe:	b083      	sub	sp, #12
 8004cc0:	af00      	add	r7, sp, #0
	// Inicializaciones
	setNInt(0);
 8004cc2:	2000      	movs	r0, #0
 8004cc4:	f7fe ff36 	bl	8003b34 <setNInt>
	setTRight(0);
 8004cc8:	2000      	movs	r0, #0
 8004cca:	f7fe ff43 	bl	8003b54 <setTRight>
	setTLeft(0);
 8004cce:	2000      	movs	r0, #0
 8004cd0:	f7fe ff54 	bl	8003b7c <setTLeft>
	setMode(-1);
 8004cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8004cd8:	f7fe ff64 	bl	8003ba4 <setMode>
	setTOn(10000);
 8004cdc:	f242 7010 	movw	r0, #10000	; 0x2710
 8004ce0:	f7fe ff70 	bl	8003bc4 <setTOn>
	setDutyCycle(50);
 8004ce4:	2032      	movs	r0, #50	; 0x32
 8004ce6:	f7fe ff81 	bl	8003bec <setDutyCycle>

	InitializeLED();
 8004cea:	f7fe fcf7 	bl	80036dc <InitializeLED>
	InitializeUserButton();
 8004cee:	f7fe fd15 	bl	800371c <InitializeUserButton>
	InitializeTestPorts();
 8004cf2:	f7fe fd2f 	bl	8003754 <InitializeTestPorts>
	InitializePWM3();
 8004cf6:	f7fe fc83 	bl	8003600 <InitializePWM3>
	InitializePWM10();
 8004cfa:	f7fe fcab 	bl	8003654 <InitializePWM10>
	InitializePWM11();
 8004cfe:	f7fe fccb 	bl	8003698 <InitializePWM11>
	EnableInterrupts();
 8004d02:	f7fe fd75 	bl	80037f0 <EnableInterrupts>
	EnableTimerInterrupt();
 8004d06:	f7fe fdd1 	bl	80038ac <EnableTimerInterrupt>
	InitializeTMR2();
 8004d0a:	f7fe fb03 	bl	8003314 <InitializeTMR2>
	InitializeTMR5();
 8004d0e:	f7fe fb27 	bl	8003360 <InitializeTMR5>
	InitializeTMR3();
 8004d12:	f7fe fb49 	bl	80033a8 <InitializeTMR3>
	InitializeTMR10();
 8004d16:	f7fe fbab 	bl	8003470 <InitializeTMR10>
	InitializeTMR11();
 8004d1a:	f7fe fc0d 	bl	8003538 <InitializeTMR11>
	InitializeDMA1();
 8004d1e:	f7ff fa37 	bl	8004190 <InitializeDMA1>
	InitializeDMA_MemToMem();
 8004d22:	f7fe ffed 	bl	8003d00 <InitializeDMA_MemToMem>
	InitializeUSART1();
 8004d26:	f7ff f8cd 	bl	8003ec4 <InitializeUSART1>
	InitializeUSART2();
 8004d2a:	f7ff f923 	bl	8003f74 <InitializeUSART2>
	InitializeLCD();
 8004d2e:	f7ff fa3b 	bl	80041a8 <InitializeLCD>
	GPIO_ToggleBits(GPIOE, GPIO_Pin_10);
 8004d32:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004d36:	4852      	ldr	r0, [pc, #328]	; (8004e80 <main+0x1c4>)
 8004d38:	f7fc fb54 	bl	80013e4 <GPIO_ToggleBits>
	printAxis();
 8004d3c:	f000 fa92 	bl	8005264 <printAxis>

	//Infinite loop
	while (1){

		if(GPIO_ReadInputDataBit(GPIOA, GPIO_Pin_0)){
 8004d40:	2101      	movs	r1, #1
 8004d42:	4850      	ldr	r0, [pc, #320]	; (8004e84 <main+0x1c8>)
 8004d44:	f7fc fafe 	bl	8001344 <GPIO_ReadInputDataBit>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d031      	beq.n	8004db2 <main+0xf6>
    		GPIO_ToggleBits(GPIOD, GPIO_Pin_12);
 8004d4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004d52:	484d      	ldr	r0, [pc, #308]	; (8004e88 <main+0x1cc>)
 8004d54:	f7fc fb46 	bl	80013e4 <GPIO_ToggleBits>
			setMode(getMode() + 1);
 8004d58:	f7fe ff5c 	bl	8003c14 <getMode>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	3301      	adds	r3, #1
 8004d60:	4618      	mov	r0, r3
 8004d62:	f7fe ff1f 	bl	8003ba4 <setMode>

			if(getMode() == 2){
 8004d66:	f7fe ff55 	bl	8003c14 <getMode>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	2b02      	cmp	r3, #2
 8004d6e:	d102      	bne.n	8004d76 <main+0xba>
				setMode(0);
 8004d70:	2000      	movs	r0, #0
 8004d72:	f7fe ff17 	bl	8003ba4 <setMode>
			}
			//Primera pulsacio (start)

			TIM_Cmd(TIM10, ENABLE);
 8004d76:	2101      	movs	r1, #1
 8004d78:	4844      	ldr	r0, [pc, #272]	; (8004e8c <main+0x1d0>)
 8004d7a:	f7fd f941 	bl	8002000 <TIM_Cmd>
            TIM_Cmd(TIM11, ENABLE);
 8004d7e:	2101      	movs	r1, #1
 8004d80:	4843      	ldr	r0, [pc, #268]	; (8004e90 <main+0x1d4>)
 8004d82:	f7fd f93d 	bl	8002000 <TIM_Cmd>

			//Segona pulsacio (stop)
			if(getMode() == 1){
 8004d86:	f7fe ff45 	bl	8003c14 <getMode>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d110      	bne.n	8004db2 <main+0xf6>
				setTOn(10000);
 8004d90:	f242 7010 	movw	r0, #10000	; 0x2710
 8004d94:	f7fe ff16 	bl	8003bc4 <setTOn>
				setDutyCycle(50);
 8004d98:	2032      	movs	r0, #50	; 0x32
 8004d9a:	f7fe ff27 	bl	8003bec <setDutyCycle>
				InitializeTMR3();
 8004d9e:	f7fe fb03 	bl	80033a8 <InitializeTMR3>
				TIM_Cmd(TIM10, DISABLE);
 8004da2:	2100      	movs	r1, #0
 8004da4:	4839      	ldr	r0, [pc, #228]	; (8004e8c <main+0x1d0>)
 8004da6:	f7fd f92b 	bl	8002000 <TIM_Cmd>
                TIM_Cmd(TIM11, DISABLE);
 8004daa:	2100      	movs	r1, #0
 8004dac:	4838      	ldr	r0, [pc, #224]	; (8004e90 <main+0x1d4>)
 8004dae:	f7fd f927 	bl	8002000 <TIM_Cmd>
			}
		}

		//Esperem a l'estat de repos del pulsador
		while (GPIO_ReadInputDataBit(GPIOA, GPIO_Pin_0)){}
 8004db2:	bf00      	nop
 8004db4:	2101      	movs	r1, #1
 8004db6:	4833      	ldr	r0, [pc, #204]	; (8004e84 <main+0x1c8>)
 8004db8:	f7fc fac4 	bl	8001344 <GPIO_ReadInputDataBit>
 8004dbc:	4603      	mov	r3, r0
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d1f8      	bne.n	8004db4 <main+0xf8>

		// Envia los datos por la USART, simula el envio de datos del sensor LIDAR. Envia la misma figura 4 veces para que se mantenga un tiempo en la pantalla.
		// Se puede modificar este vlaor en la variable "max_fig_print" (global).
		USART_SendData(USART1, figures[i_fig][i_pkt][i_data]);
 8004dc2:	4b34      	ldr	r3, [pc, #208]	; (8004e94 <main+0x1d8>)
 8004dc4:	6819      	ldr	r1, [r3, #0]
 8004dc6:	4b34      	ldr	r3, [pc, #208]	; (8004e98 <main+0x1dc>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a34      	ldr	r2, [pc, #208]	; (8004e9c <main+0x1e0>)
 8004dcc:	6810      	ldr	r0, [r2, #0]
 8004dce:	4c34      	ldr	r4, [pc, #208]	; (8004ea0 <main+0x1e4>)
 8004dd0:	461a      	mov	r2, r3
 8004dd2:	0192      	lsls	r2, r2, #6
 8004dd4:	441a      	add	r2, r3
 8004dd6:	00d3      	lsls	r3, r2, #3
 8004dd8:	461a      	mov	r2, r3
 8004dda:	460b      	mov	r3, r1
 8004ddc:	019b      	lsls	r3, r3, #6
 8004dde:	440b      	add	r3, r1
 8004de0:	015b      	lsls	r3, r3, #5
 8004de2:	4413      	add	r3, r2
 8004de4:	4423      	add	r3, r4
 8004de6:	4403      	add	r3, r0
 8004de8:	781b      	ldrb	r3, [r3, #0]
 8004dea:	b29b      	uxth	r3, r3
 8004dec:	4619      	mov	r1, r3
 8004dee:	482d      	ldr	r0, [pc, #180]	; (8004ea4 <main+0x1e8>)
 8004df0:	f7fd fb9c 	bl	800252c <USART_SendData>
 8004df4:	f241 3388 	movw	r3, #5000	; 0x1388
 8004df8:	607b      	str	r3, [r7, #4]
 8004dfa:	e7ff      	b.n	8004dfc <main+0x140>
   while(delay--) __asm("");
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	1e5a      	subs	r2, r3, #1
 8004e00:	607a      	str	r2, [r7, #4]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d1fa      	bne.n	8004dfc <main+0x140>

		delay(5000);
		i_data++;
 8004e06:	4b25      	ldr	r3, [pc, #148]	; (8004e9c <main+0x1e0>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	3301      	adds	r3, #1
 8004e0c:	4a23      	ldr	r2, [pc, #140]	; (8004e9c <main+0x1e0>)
 8004e0e:	6013      	str	r3, [r2, #0]
		if(i_data == MAX_TRAMA){
 8004e10:	4b22      	ldr	r3, [pc, #136]	; (8004e9c <main+0x1e0>)
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f5b3 7f02 	cmp.w	r3, #520	; 0x208
 8004e18:	d192      	bne.n	8004d40 <main+0x84>
			i_data = 0;
 8004e1a:	4b20      	ldr	r3, [pc, #128]	; (8004e9c <main+0x1e0>)
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	601a      	str	r2, [r3, #0]
			i_pkt++;
 8004e20:	4b1d      	ldr	r3, [pc, #116]	; (8004e98 <main+0x1dc>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	3301      	adds	r3, #1
 8004e26:	4a1c      	ldr	r2, [pc, #112]	; (8004e98 <main+0x1dc>)
 8004e28:	6013      	str	r3, [r2, #0]
			if(i_pkt == 4){
 8004e2a:	4b1b      	ldr	r3, [pc, #108]	; (8004e98 <main+0x1dc>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	2b04      	cmp	r3, #4
 8004e30:	d186      	bne.n	8004d40 <main+0x84>
				i_pkt = 0;
 8004e32:	4b19      	ldr	r3, [pc, #100]	; (8004e98 <main+0x1dc>)
 8004e34:	2200      	movs	r2, #0
 8004e36:	601a      	str	r2, [r3, #0]
				times_printed++;
 8004e38:	4b1b      	ldr	r3, [pc, #108]	; (8004ea8 <main+0x1ec>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	3301      	adds	r3, #1
 8004e3e:	4a1a      	ldr	r2, [pc, #104]	; (8004ea8 <main+0x1ec>)
 8004e40:	6013      	str	r3, [r2, #0]
				if(max_fig_print == times_printed){
 8004e42:	4b1a      	ldr	r3, [pc, #104]	; (8004eac <main+0x1f0>)
 8004e44:	681a      	ldr	r2, [r3, #0]
 8004e46:	4b18      	ldr	r3, [pc, #96]	; (8004ea8 <main+0x1ec>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	429a      	cmp	r2, r3
 8004e4c:	f47f af78 	bne.w	8004d40 <main+0x84>
					times_printed = 0;
 8004e50:	4b15      	ldr	r3, [pc, #84]	; (8004ea8 <main+0x1ec>)
 8004e52:	2200      	movs	r2, #0
 8004e54:	601a      	str	r2, [r3, #0]
					i_fig++;
 8004e56:	4b0f      	ldr	r3, [pc, #60]	; (8004e94 <main+0x1d8>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	3301      	adds	r3, #1
 8004e5c:	4a0d      	ldr	r2, [pc, #52]	; (8004e94 <main+0x1d8>)
 8004e5e:	6013      	str	r3, [r2, #0]

					// Resetea la pantalla para poder printar la nueva figura.
					EsborraPantalla(255, 255, 255);
 8004e60:	22ff      	movs	r2, #255	; 0xff
 8004e62:	21ff      	movs	r1, #255	; 0xff
 8004e64:	20ff      	movs	r0, #255	; 0xff
 8004e66:	f000 f991 	bl	800518c <EsborraPantalla>
					printAxis();
 8004e6a:	f000 f9fb 	bl	8005264 <printAxis>
					if(i_fig == 4){
 8004e6e:	4b09      	ldr	r3, [pc, #36]	; (8004e94 <main+0x1d8>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	2b04      	cmp	r3, #4
 8004e74:	f47f af64 	bne.w	8004d40 <main+0x84>
						i_fig = 0;
 8004e78:	4b06      	ldr	r3, [pc, #24]	; (8004e94 <main+0x1d8>)
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	601a      	str	r2, [r3, #0]
		if(GPIO_ReadInputDataBit(GPIOA, GPIO_Pin_0)){
 8004e7e:	e75f      	b.n	8004d40 <main+0x84>
 8004e80:	40021000 	.word	0x40021000
 8004e84:	40020000 	.word	0x40020000
 8004e88:	40020c00 	.word	0x40020c00
 8004e8c:	40014400 	.word	0x40014400
 8004e90:	40014800 	.word	0x40014800
 8004e94:	20002910 	.word	0x20002910
 8004e98:	2000290c 	.word	0x2000290c
 8004e9c:	20002908 	.word	0x20002908
 8004ea0:	2000002c 	.word	0x2000002c
 8004ea4:	40011000 	.word	0x40011000
 8004ea8:	20002914 	.word	0x20002914
 8004eac:	200028cc 	.word	0x200028cc

08004eb0 <DibuixaLiniaHoritzontal>:
#include "screen.h"

RetSt DibuixaLiniaHoritzontal(uint16_t col_inici, uint16_t col_fi, uint16_t fila,uint8_t alfa, uint8_t Rval, uint8_t Gval, uint8_t Bval){
 8004eb0:	b590      	push	{r4, r7, lr}
 8004eb2:	b087      	sub	sp, #28
 8004eb4:	af02      	add	r7, sp, #8
 8004eb6:	4604      	mov	r4, r0
 8004eb8:	4608      	mov	r0, r1
 8004eba:	4611      	mov	r1, r2
 8004ebc:	461a      	mov	r2, r3
 8004ebe:	4623      	mov	r3, r4
 8004ec0:	80fb      	strh	r3, [r7, #6]
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	80bb      	strh	r3, [r7, #4]
 8004ec6:	460b      	mov	r3, r1
 8004ec8:	807b      	strh	r3, [r7, #2]
 8004eca:	4613      	mov	r3, r2
 8004ecc:	707b      	strb	r3, [r7, #1]
    for(int i = 0; i < col_fi - col_inici; i++){
 8004ece:	2300      	movs	r3, #0
 8004ed0:	60fb      	str	r3, [r7, #12]
 8004ed2:	e014      	b.n	8004efe <DibuixaLiniaHoritzontal+0x4e>
    	SetPixel(col_inici + i, fila, alfa, Rval, Gval, Bval);
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	b29a      	uxth	r2, r3
 8004ed8:	88fb      	ldrh	r3, [r7, #6]
 8004eda:	4413      	add	r3, r2
 8004edc:	b298      	uxth	r0, r3
 8004ede:	f897 4020 	ldrb.w	r4, [r7, #32]
 8004ee2:	787a      	ldrb	r2, [r7, #1]
 8004ee4:	8879      	ldrh	r1, [r7, #2]
 8004ee6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004eea:	9301      	str	r3, [sp, #4]
 8004eec:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004ef0:	9300      	str	r3, [sp, #0]
 8004ef2:	4623      	mov	r3, r4
 8004ef4:	f000 f976 	bl	80051e4 <SetPixel>
    for(int i = 0; i < col_fi - col_inici; i++){
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	3301      	adds	r3, #1
 8004efc:	60fb      	str	r3, [r7, #12]
 8004efe:	88ba      	ldrh	r2, [r7, #4]
 8004f00:	88fb      	ldrh	r3, [r7, #6]
 8004f02:	1ad2      	subs	r2, r2, r3
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	429a      	cmp	r2, r3
 8004f08:	dce4      	bgt.n	8004ed4 <DibuixaLiniaHoritzontal+0x24>
    }
    return OK;
 8004f0a:	2301      	movs	r3, #1
}
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	3714      	adds	r7, #20
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd90      	pop	{r4, r7, pc}

08004f14 <DibuixaLiniaVertical>:

RetSt DibuixaLiniaVertical(uint16_t col, uint16_t fila_inici, uint16_t fila_fi,uint8_t alfa, uint8_t Rval, uint8_t Gval, uint8_t Bval){
 8004f14:	b590      	push	{r4, r7, lr}
 8004f16:	b085      	sub	sp, #20
 8004f18:	af02      	add	r7, sp, #8
 8004f1a:	4604      	mov	r4, r0
 8004f1c:	4608      	mov	r0, r1
 8004f1e:	4611      	mov	r1, r2
 8004f20:	461a      	mov	r2, r3
 8004f22:	4623      	mov	r3, r4
 8004f24:	80fb      	strh	r3, [r7, #6]
 8004f26:	4603      	mov	r3, r0
 8004f28:	80bb      	strh	r3, [r7, #4]
 8004f2a:	460b      	mov	r3, r1
 8004f2c:	807b      	strh	r3, [r7, #2]
 8004f2e:	4613      	mov	r3, r2
 8004f30:	707b      	strb	r3, [r7, #1]
    while(fila_inici <= fila_fi){
 8004f32:	e00e      	b.n	8004f52 <DibuixaLiniaVertical+0x3e>
        SetPixel(col, fila_inici, alfa, Rval, Gval, Bval);
 8004f34:	7e3c      	ldrb	r4, [r7, #24]
 8004f36:	787a      	ldrb	r2, [r7, #1]
 8004f38:	88b9      	ldrh	r1, [r7, #4]
 8004f3a:	88f8      	ldrh	r0, [r7, #6]
 8004f3c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004f40:	9301      	str	r3, [sp, #4]
 8004f42:	7f3b      	ldrb	r3, [r7, #28]
 8004f44:	9300      	str	r3, [sp, #0]
 8004f46:	4623      	mov	r3, r4
 8004f48:	f000 f94c 	bl	80051e4 <SetPixel>
        fila_inici++;
 8004f4c:	88bb      	ldrh	r3, [r7, #4]
 8004f4e:	3301      	adds	r3, #1
 8004f50:	80bb      	strh	r3, [r7, #4]
    while(fila_inici <= fila_fi){
 8004f52:	88ba      	ldrh	r2, [r7, #4]
 8004f54:	887b      	ldrh	r3, [r7, #2]
 8004f56:	429a      	cmp	r2, r3
 8004f58:	d9ec      	bls.n	8004f34 <DibuixaLiniaVertical+0x20>
    }
    return OK;
 8004f5a:	2301      	movs	r3, #1
}
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	370c      	adds	r7, #12
 8004f60:	46bd      	mov	sp, r7
 8004f62:	bd90      	pop	{r4, r7, pc}

08004f64 <DibuixaCircumferencia>:
    uint16_t color = (SDRAM_BANK_ADDR + 0x50000 + (2*(LCD_PIXEL_WIDTH * col + fila)));
    toReturn = 0xFFFF << 16 | color;
    return toReturn;
}

RetSt DibuixaCircumferencia(uint16_t ccol, uint16_t cfila, uint16_t radi, uint8_t alfa, uint8_t Rval, uint8_t Gval, uint8_t Bval){
 8004f64:	b590      	push	{r4, r7, lr}
 8004f66:	b089      	sub	sp, #36	; 0x24
 8004f68:	af02      	add	r7, sp, #8
 8004f6a:	4604      	mov	r4, r0
 8004f6c:	4608      	mov	r0, r1
 8004f6e:	4611      	mov	r1, r2
 8004f70:	461a      	mov	r2, r3
 8004f72:	4623      	mov	r3, r4
 8004f74:	80fb      	strh	r3, [r7, #6]
 8004f76:	4603      	mov	r3, r0
 8004f78:	80bb      	strh	r3, [r7, #4]
 8004f7a:	460b      	mov	r3, r1
 8004f7c:	807b      	strh	r3, [r7, #2]
 8004f7e:	4613      	mov	r3, r2
 8004f80:	707b      	strb	r3, [r7, #1]
    int x;
    int y;
    int d;
    x = 0;
 8004f82:	2300      	movs	r3, #0
 8004f84:	617b      	str	r3, [r7, #20]
    y = radi;
 8004f86:	887b      	ldrh	r3, [r7, #2]
 8004f88:	613b      	str	r3, [r7, #16]
    d = 3 - (radi << 1);
 8004f8a:	887b      	ldrh	r3, [r7, #2]
 8004f8c:	005b      	lsls	r3, r3, #1
 8004f8e:	f1c3 0303 	rsb	r3, r3, #3
 8004f92:	60fb      	str	r3, [r7, #12]
    while (x <= y) {
 8004f94:	e0c7      	b.n	8005126 <DibuixaCircumferencia+0x1c2>
        SetPixel( x + ccol, y + cfila, alfa, Rval, Gval, Bval);
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	b29a      	uxth	r2, r3
 8004f9a:	88fb      	ldrh	r3, [r7, #6]
 8004f9c:	4413      	add	r3, r2
 8004f9e:	b298      	uxth	r0, r3
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	b29a      	uxth	r2, r3
 8004fa4:	88bb      	ldrh	r3, [r7, #4]
 8004fa6:	4413      	add	r3, r2
 8004fa8:	b299      	uxth	r1, r3
 8004faa:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 8004fae:	787a      	ldrb	r2, [r7, #1]
 8004fb0:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004fb4:	9301      	str	r3, [sp, #4]
 8004fb6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004fba:	9300      	str	r3, [sp, #0]
 8004fbc:	4623      	mov	r3, r4
 8004fbe:	f000 f911 	bl	80051e4 <SetPixel>
        SetPixel(-x + ccol, y + cfila, alfa, Rval, Gval, Bval);
 8004fc2:	697b      	ldr	r3, [r7, #20]
 8004fc4:	b29b      	uxth	r3, r3
 8004fc6:	88fa      	ldrh	r2, [r7, #6]
 8004fc8:	1ad3      	subs	r3, r2, r3
 8004fca:	b298      	uxth	r0, r3
 8004fcc:	693b      	ldr	r3, [r7, #16]
 8004fce:	b29a      	uxth	r2, r3
 8004fd0:	88bb      	ldrh	r3, [r7, #4]
 8004fd2:	4413      	add	r3, r2
 8004fd4:	b299      	uxth	r1, r3
 8004fd6:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 8004fda:	787a      	ldrb	r2, [r7, #1]
 8004fdc:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004fe0:	9301      	str	r3, [sp, #4]
 8004fe2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004fe6:	9300      	str	r3, [sp, #0]
 8004fe8:	4623      	mov	r3, r4
 8004fea:	f000 f8fb 	bl	80051e4 <SetPixel>
        SetPixel( x + ccol, -y + cfila, alfa, Rval, Gval, Bval);
 8004fee:	697b      	ldr	r3, [r7, #20]
 8004ff0:	b29a      	uxth	r2, r3
 8004ff2:	88fb      	ldrh	r3, [r7, #6]
 8004ff4:	4413      	add	r3, r2
 8004ff6:	b298      	uxth	r0, r3
 8004ff8:	693b      	ldr	r3, [r7, #16]
 8004ffa:	b29b      	uxth	r3, r3
 8004ffc:	88ba      	ldrh	r2, [r7, #4]
 8004ffe:	1ad3      	subs	r3, r2, r3
 8005000:	b299      	uxth	r1, r3
 8005002:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 8005006:	787a      	ldrb	r2, [r7, #1]
 8005008:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800500c:	9301      	str	r3, [sp, #4]
 800500e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005012:	9300      	str	r3, [sp, #0]
 8005014:	4623      	mov	r3, r4
 8005016:	f000 f8e5 	bl	80051e4 <SetPixel>
        SetPixel(-x + ccol, -y + cfila, alfa, Rval, Gval, Bval);
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	b29b      	uxth	r3, r3
 800501e:	88fa      	ldrh	r2, [r7, #6]
 8005020:	1ad3      	subs	r3, r2, r3
 8005022:	b298      	uxth	r0, r3
 8005024:	693b      	ldr	r3, [r7, #16]
 8005026:	b29b      	uxth	r3, r3
 8005028:	88ba      	ldrh	r2, [r7, #4]
 800502a:	1ad3      	subs	r3, r2, r3
 800502c:	b299      	uxth	r1, r3
 800502e:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 8005032:	787a      	ldrb	r2, [r7, #1]
 8005034:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8005038:	9301      	str	r3, [sp, #4]
 800503a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800503e:	9300      	str	r3, [sp, #0]
 8005040:	4623      	mov	r3, r4
 8005042:	f000 f8cf 	bl	80051e4 <SetPixel>
        SetPixel( y + ccol, x + cfila, alfa, Rval, Gval, Bval);
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	b29a      	uxth	r2, r3
 800504a:	88fb      	ldrh	r3, [r7, #6]
 800504c:	4413      	add	r3, r2
 800504e:	b298      	uxth	r0, r3
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	b29a      	uxth	r2, r3
 8005054:	88bb      	ldrh	r3, [r7, #4]
 8005056:	4413      	add	r3, r2
 8005058:	b299      	uxth	r1, r3
 800505a:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 800505e:	787a      	ldrb	r2, [r7, #1]
 8005060:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8005064:	9301      	str	r3, [sp, #4]
 8005066:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800506a:	9300      	str	r3, [sp, #0]
 800506c:	4623      	mov	r3, r4
 800506e:	f000 f8b9 	bl	80051e4 <SetPixel>
        SetPixel(-y + ccol, x + cfila, alfa, Rval, Gval, Bval);
 8005072:	693b      	ldr	r3, [r7, #16]
 8005074:	b29b      	uxth	r3, r3
 8005076:	88fa      	ldrh	r2, [r7, #6]
 8005078:	1ad3      	subs	r3, r2, r3
 800507a:	b298      	uxth	r0, r3
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	b29a      	uxth	r2, r3
 8005080:	88bb      	ldrh	r3, [r7, #4]
 8005082:	4413      	add	r3, r2
 8005084:	b299      	uxth	r1, r3
 8005086:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 800508a:	787a      	ldrb	r2, [r7, #1]
 800508c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8005090:	9301      	str	r3, [sp, #4]
 8005092:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005096:	9300      	str	r3, [sp, #0]
 8005098:	4623      	mov	r3, r4
 800509a:	f000 f8a3 	bl	80051e4 <SetPixel>
        SetPixel( y + ccol, -x + cfila, alfa, Rval, Gval, Bval);
 800509e:	693b      	ldr	r3, [r7, #16]
 80050a0:	b29a      	uxth	r2, r3
 80050a2:	88fb      	ldrh	r3, [r7, #6]
 80050a4:	4413      	add	r3, r2
 80050a6:	b298      	uxth	r0, r3
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	b29b      	uxth	r3, r3
 80050ac:	88ba      	ldrh	r2, [r7, #4]
 80050ae:	1ad3      	subs	r3, r2, r3
 80050b0:	b299      	uxth	r1, r3
 80050b2:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 80050b6:	787a      	ldrb	r2, [r7, #1]
 80050b8:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80050bc:	9301      	str	r3, [sp, #4]
 80050be:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80050c2:	9300      	str	r3, [sp, #0]
 80050c4:	4623      	mov	r3, r4
 80050c6:	f000 f88d 	bl	80051e4 <SetPixel>
        SetPixel(-y + ccol, -x + cfila, alfa, Rval, Gval, Bval);
 80050ca:	693b      	ldr	r3, [r7, #16]
 80050cc:	b29b      	uxth	r3, r3
 80050ce:	88fa      	ldrh	r2, [r7, #6]
 80050d0:	1ad3      	subs	r3, r2, r3
 80050d2:	b298      	uxth	r0, r3
 80050d4:	697b      	ldr	r3, [r7, #20]
 80050d6:	b29b      	uxth	r3, r3
 80050d8:	88ba      	ldrh	r2, [r7, #4]
 80050da:	1ad3      	subs	r3, r2, r3
 80050dc:	b299      	uxth	r1, r3
 80050de:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 80050e2:	787a      	ldrb	r2, [r7, #1]
 80050e4:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80050e8:	9301      	str	r3, [sp, #4]
 80050ea:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80050ee:	9300      	str	r3, [sp, #0]
 80050f0:	4623      	mov	r3, r4
 80050f2:	f000 f877 	bl	80051e4 <SetPixel>
        if(d < 0) {                         /* Selecciona el punt A */
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	da06      	bge.n	800510a <DibuixaCircumferencia+0x1a6>
            d += (x << 2) + 6;                  /* 4*x + 6              */
 80050fc:	697b      	ldr	r3, [r7, #20]
 80050fe:	009b      	lsls	r3, r3, #2
 8005100:	3306      	adds	r3, #6
 8005102:	68fa      	ldr	r2, [r7, #12]
 8005104:	4413      	add	r3, r2
 8005106:	60fb      	str	r3, [r7, #12]
 8005108:	e00a      	b.n	8005120 <DibuixaCircumferencia+0x1bc>
        }else{                               /* Selecciona el punt B */
            d += ((x - y) << 2) + 10;             /* 4*(x-y) + 10         */
 800510a:	697a      	ldr	r2, [r7, #20]
 800510c:	693b      	ldr	r3, [r7, #16]
 800510e:	1ad3      	subs	r3, r2, r3
 8005110:	009b      	lsls	r3, r3, #2
 8005112:	330a      	adds	r3, #10
 8005114:	68fa      	ldr	r2, [r7, #12]
 8005116:	4413      	add	r3, r2
 8005118:	60fb      	str	r3, [r7, #12]
            y--;                              /* y = y-1              */
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	3b01      	subs	r3, #1
 800511e:	613b      	str	r3, [r7, #16]
        }
        x++;
 8005120:	697b      	ldr	r3, [r7, #20]
 8005122:	3301      	adds	r3, #1
 8005124:	617b      	str	r3, [r7, #20]
    while (x <= y) {
 8005126:	697a      	ldr	r2, [r7, #20]
 8005128:	693b      	ldr	r3, [r7, #16]
 800512a:	429a      	cmp	r2, r3
 800512c:	f77f af33 	ble.w	8004f96 <DibuixaCircumferencia+0x32>
    }
    return OK;
 8005130:	2301      	movs	r3, #1
}
 8005132:	4618      	mov	r0, r3
 8005134:	371c      	adds	r7, #28
 8005136:	46bd      	mov	sp, r7
 8005138:	bd90      	pop	{r4, r7, pc}

0800513a <SetPixelWithColor>:

RetSt SetPixelWithColor(uint16_t col, uint16_t fila, uint16_t color){
 800513a:	b480      	push	{r7}
 800513c:	b083      	sub	sp, #12
 800513e:	af00      	add	r7, sp, #0
 8005140:	4603      	mov	r3, r0
 8005142:	80fb      	strh	r3, [r7, #6]
 8005144:	460b      	mov	r3, r1
 8005146:	80bb      	strh	r3, [r7, #4]
 8005148:	4613      	mov	r3, r2
 800514a:	807b      	strh	r3, [r7, #2]
	if(col > LCD_PIXEL_HEIGHT || fila > LCD_PIXEL_WIDTH || col < 0 || fila < 0){
 800514c:	88fb      	ldrh	r3, [r7, #6]
 800514e:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8005152:	d802      	bhi.n	800515a <SetPixelWithColor+0x20>
 8005154:	88bb      	ldrh	r3, [r7, #4]
 8005156:	2bf0      	cmp	r3, #240	; 0xf0
 8005158:	d901      	bls.n	800515e <SetPixelWithColor+0x24>
		return NO_OK;
 800515a:	2300      	movs	r3, #0
 800515c:	e010      	b.n	8005180 <SetPixelWithColor+0x46>
	}
    *(uint16_t *) (SDRAM_BANK_ADDR + 0x50000 + (2 * (LCD_PIXEL_WIDTH * col + fila))) = color;
 800515e:	88fa      	ldrh	r2, [r7, #6]
 8005160:	4613      	mov	r3, r2
 8005162:	011b      	lsls	r3, r3, #4
 8005164:	1a9b      	subs	r3, r3, r2
 8005166:	011b      	lsls	r3, r3, #4
 8005168:	461a      	mov	r2, r3
 800516a:	88bb      	ldrh	r3, [r7, #4]
 800516c:	4413      	add	r3, r2
 800516e:	005b      	lsls	r3, r3, #1
 8005170:	f103 4350 	add.w	r3, r3, #3489660928	; 0xd0000000
 8005174:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
 8005178:	461a      	mov	r2, r3
 800517a:	887b      	ldrh	r3, [r7, #2]
 800517c:	8013      	strh	r3, [r2, #0]
    return OK;
 800517e:	2301      	movs	r3, #1
}
 8005180:	4618      	mov	r0, r3
 8005182:	370c      	adds	r7, #12
 8005184:	46bd      	mov	sp, r7
 8005186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518a:	4770      	bx	lr

0800518c <EsborraPantalla>:

RetSt EsborraPantalla(uint8_t Rval, uint8_t Gval, uint8_t Bval){
 800518c:	b580      	push	{r7, lr}
 800518e:	b084      	sub	sp, #16
 8005190:	af00      	add	r7, sp, #0
 8005192:	4603      	mov	r3, r0
 8005194:	71fb      	strb	r3, [r7, #7]
 8005196:	460b      	mov	r3, r1
 8005198:	71bb      	strb	r3, [r7, #6]
 800519a:	4613      	mov	r3, r2
 800519c:	717b      	strb	r3, [r7, #5]
    uint16_t col = 0;
 800519e:	2300      	movs	r3, #0
 80051a0:	81fb      	strh	r3, [r7, #14]
    uint16_t fila = 0;
 80051a2:	2300      	movs	r3, #0
 80051a4:	81bb      	strh	r3, [r7, #12]

    uint16_t color;
    color = (255) << 15 | (255) << 10 | (255) << 5 | (255);
 80051a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80051aa:	817b      	strh	r3, [r7, #10]

    while(col < 320){
 80051ac:	e011      	b.n	80051d2 <EsborraPantalla+0x46>
    	fila = 0;
 80051ae:	2300      	movs	r3, #0
 80051b0:	81bb      	strh	r3, [r7, #12]
        while(fila < 240){
 80051b2:	e008      	b.n	80051c6 <EsborraPantalla+0x3a>
            SetPixelWithColor(col, fila, color);
 80051b4:	897a      	ldrh	r2, [r7, #10]
 80051b6:	89b9      	ldrh	r1, [r7, #12]
 80051b8:	89fb      	ldrh	r3, [r7, #14]
 80051ba:	4618      	mov	r0, r3
 80051bc:	f7ff ffbd 	bl	800513a <SetPixelWithColor>
            fila++;
 80051c0:	89bb      	ldrh	r3, [r7, #12]
 80051c2:	3301      	adds	r3, #1
 80051c4:	81bb      	strh	r3, [r7, #12]
        while(fila < 240){
 80051c6:	89bb      	ldrh	r3, [r7, #12]
 80051c8:	2bef      	cmp	r3, #239	; 0xef
 80051ca:	d9f3      	bls.n	80051b4 <EsborraPantalla+0x28>
        }
        col++;
 80051cc:	89fb      	ldrh	r3, [r7, #14]
 80051ce:	3301      	adds	r3, #1
 80051d0:	81fb      	strh	r3, [r7, #14]
    while(col < 320){
 80051d2:	89fb      	ldrh	r3, [r7, #14]
 80051d4:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80051d8:	d3e9      	bcc.n	80051ae <EsborraPantalla+0x22>
    }
    return OK;
 80051da:	2301      	movs	r3, #1
}
 80051dc:	4618      	mov	r0, r3
 80051de:	3710      	adds	r7, #16
 80051e0:	46bd      	mov	sp, r7
 80051e2:	bd80      	pop	{r7, pc}

080051e4 <SetPixel>:

RetSt SetPixel(uint16_t col, uint16_t fila, uint8_t alfa, uint8_t Rval, uint8_t Gval, uint8_t Bval){
 80051e4:	b490      	push	{r4, r7}
 80051e6:	b084      	sub	sp, #16
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	4604      	mov	r4, r0
 80051ec:	4608      	mov	r0, r1
 80051ee:	4611      	mov	r1, r2
 80051f0:	461a      	mov	r2, r3
 80051f2:	4623      	mov	r3, r4
 80051f4:	80fb      	strh	r3, [r7, #6]
 80051f6:	4603      	mov	r3, r0
 80051f8:	80bb      	strh	r3, [r7, #4]
 80051fa:	460b      	mov	r3, r1
 80051fc:	70fb      	strb	r3, [r7, #3]
 80051fe:	4613      	mov	r3, r2
 8005200:	70bb      	strb	r3, [r7, #2]
	if(col > LCD_PIXEL_HEIGHT || fila > LCD_PIXEL_WIDTH || col < 0 || fila < 0){
 8005202:	88fb      	ldrh	r3, [r7, #6]
 8005204:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8005208:	d802      	bhi.n	8005210 <SetPixel+0x2c>
 800520a:	88bb      	ldrh	r3, [r7, #4]
 800520c:	2bf0      	cmp	r3, #240	; 0xf0
 800520e:	d901      	bls.n	8005214 <SetPixel+0x30>
		return NO_OK;
 8005210:	2300      	movs	r3, #0
 8005212:	e022      	b.n	800525a <SetPixel+0x76>
	}
    uint16_t color;
    color = (alfa) << 15 | (Rval) << 10 | (Gval) << 5 | (Bval);
 8005214:	78fb      	ldrb	r3, [r7, #3]
 8005216:	03db      	lsls	r3, r3, #15
 8005218:	b21a      	sxth	r2, r3
 800521a:	78bb      	ldrb	r3, [r7, #2]
 800521c:	029b      	lsls	r3, r3, #10
 800521e:	b21b      	sxth	r3, r3
 8005220:	4313      	orrs	r3, r2
 8005222:	b21a      	sxth	r2, r3
 8005224:	7e3b      	ldrb	r3, [r7, #24]
 8005226:	015b      	lsls	r3, r3, #5
 8005228:	b21b      	sxth	r3, r3
 800522a:	4313      	orrs	r3, r2
 800522c:	b21a      	sxth	r2, r3
 800522e:	7f3b      	ldrb	r3, [r7, #28]
 8005230:	b21b      	sxth	r3, r3
 8005232:	4313      	orrs	r3, r2
 8005234:	b21b      	sxth	r3, r3
 8005236:	81fb      	strh	r3, [r7, #14]
    *(uint16_t *) (SDRAM_BANK_ADDR + 0x50000 + (2 * (LCD_PIXEL_WIDTH * col + fila))) = color;
 8005238:	88fa      	ldrh	r2, [r7, #6]
 800523a:	4613      	mov	r3, r2
 800523c:	011b      	lsls	r3, r3, #4
 800523e:	1a9b      	subs	r3, r3, r2
 8005240:	011b      	lsls	r3, r3, #4
 8005242:	461a      	mov	r2, r3
 8005244:	88bb      	ldrh	r3, [r7, #4]
 8005246:	4413      	add	r3, r2
 8005248:	005b      	lsls	r3, r3, #1
 800524a:	f103 4350 	add.w	r3, r3, #3489660928	; 0xd0000000
 800524e:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
 8005252:	461a      	mov	r2, r3
 8005254:	89fb      	ldrh	r3, [r7, #14]
 8005256:	8013      	strh	r3, [r2, #0]
    return OK;
 8005258:	2301      	movs	r3, #1
}
 800525a:	4618      	mov	r0, r3
 800525c:	3710      	adds	r7, #16
 800525e:	46bd      	mov	sp, r7
 8005260:	bc90      	pop	{r4, r7}
 8005262:	4770      	bx	lr

08005264 <printAxis>:
            SetPixel(x, y, alfa, Rval,Gval,Bval);
        }
    }
}

void printAxis(){
 8005264:	b580      	push	{r7, lr}
 8005266:	b084      	sub	sp, #16
 8005268:	af04      	add	r7, sp, #16
	DibuixaLiniaHoritzontal(0,240,120,1,0,0,0);
 800526a:	2300      	movs	r3, #0
 800526c:	9302      	str	r3, [sp, #8]
 800526e:	2300      	movs	r3, #0
 8005270:	9301      	str	r3, [sp, #4]
 8005272:	2300      	movs	r3, #0
 8005274:	9300      	str	r3, [sp, #0]
 8005276:	2301      	movs	r3, #1
 8005278:	2278      	movs	r2, #120	; 0x78
 800527a:	21f0      	movs	r1, #240	; 0xf0
 800527c:	2000      	movs	r0, #0
 800527e:	f7ff fe17 	bl	8004eb0 <DibuixaLiniaHoritzontal>

	//Square horitzontal: 250-310
	//		 vertical:
	DibuixaLiniaHoritzontal(250,310,220,1,0,0,0);
 8005282:	2300      	movs	r3, #0
 8005284:	9302      	str	r3, [sp, #8]
 8005286:	2300      	movs	r3, #0
 8005288:	9301      	str	r3, [sp, #4]
 800528a:	2300      	movs	r3, #0
 800528c:	9300      	str	r3, [sp, #0]
 800528e:	2301      	movs	r3, #1
 8005290:	22dc      	movs	r2, #220	; 0xdc
 8005292:	f44f 719b 	mov.w	r1, #310	; 0x136
 8005296:	20fa      	movs	r0, #250	; 0xfa
 8005298:	f7ff fe0a 	bl	8004eb0 <DibuixaLiniaHoritzontal>
	DibuixaLiniaHoritzontal(250,310,180,1,0,0,0);
 800529c:	2300      	movs	r3, #0
 800529e:	9302      	str	r3, [sp, #8]
 80052a0:	2300      	movs	r3, #0
 80052a2:	9301      	str	r3, [sp, #4]
 80052a4:	2300      	movs	r3, #0
 80052a6:	9300      	str	r3, [sp, #0]
 80052a8:	2301      	movs	r3, #1
 80052aa:	22b4      	movs	r2, #180	; 0xb4
 80052ac:	f44f 719b 	mov.w	r1, #310	; 0x136
 80052b0:	20fa      	movs	r0, #250	; 0xfa
 80052b2:	f7ff fdfd 	bl	8004eb0 <DibuixaLiniaHoritzontal>
	DibuixaLiniaVertical(250,180,220,1,0,0,0);
 80052b6:	2300      	movs	r3, #0
 80052b8:	9302      	str	r3, [sp, #8]
 80052ba:	2300      	movs	r3, #0
 80052bc:	9301      	str	r3, [sp, #4]
 80052be:	2300      	movs	r3, #0
 80052c0:	9300      	str	r3, [sp, #0]
 80052c2:	2301      	movs	r3, #1
 80052c4:	22dc      	movs	r2, #220	; 0xdc
 80052c6:	21b4      	movs	r1, #180	; 0xb4
 80052c8:	20fa      	movs	r0, #250	; 0xfa
 80052ca:	f7ff fe23 	bl	8004f14 <DibuixaLiniaVertical>
	DibuixaLiniaVertical(310,180,220,1,0,0,0);
 80052ce:	2300      	movs	r3, #0
 80052d0:	9302      	str	r3, [sp, #8]
 80052d2:	2300      	movs	r3, #0
 80052d4:	9301      	str	r3, [sp, #4]
 80052d6:	2300      	movs	r3, #0
 80052d8:	9300      	str	r3, [sp, #0]
 80052da:	2301      	movs	r3, #1
 80052dc:	22dc      	movs	r2, #220	; 0xdc
 80052de:	21b4      	movs	r1, #180	; 0xb4
 80052e0:	f44f 709b 	mov.w	r0, #310	; 0x136
 80052e4:	f7ff fe16 	bl	8004f14 <DibuixaLiniaVertical>


	DibuixaLiniaVertical(120,0,239,1,0,0,0);
 80052e8:	2300      	movs	r3, #0
 80052ea:	9302      	str	r3, [sp, #8]
 80052ec:	2300      	movs	r3, #0
 80052ee:	9301      	str	r3, [sp, #4]
 80052f0:	2300      	movs	r3, #0
 80052f2:	9300      	str	r3, [sp, #0]
 80052f4:	2301      	movs	r3, #1
 80052f6:	22ef      	movs	r2, #239	; 0xef
 80052f8:	2100      	movs	r1, #0
 80052fa:	2078      	movs	r0, #120	; 0x78
 80052fc:	f7ff fe0a 	bl	8004f14 <DibuixaLiniaVertical>
	DibuixaLiniaVertical(240,0,239,1,0,0,0);
 8005300:	2300      	movs	r3, #0
 8005302:	9302      	str	r3, [sp, #8]
 8005304:	2300      	movs	r3, #0
 8005306:	9301      	str	r3, [sp, #4]
 8005308:	2300      	movs	r3, #0
 800530a:	9300      	str	r3, [sp, #0]
 800530c:	2301      	movs	r3, #1
 800530e:	22ef      	movs	r2, #239	; 0xef
 8005310:	2100      	movs	r1, #0
 8005312:	20f0      	movs	r0, #240	; 0xf0
 8005314:	f7ff fdfe 	bl	8004f14 <DibuixaLiniaVertical>

	DibuixaCircumferencia(120, 120, 24, 1, 0, 0,255);
 8005318:	23ff      	movs	r3, #255	; 0xff
 800531a:	9302      	str	r3, [sp, #8]
 800531c:	2300      	movs	r3, #0
 800531e:	9301      	str	r3, [sp, #4]
 8005320:	2300      	movs	r3, #0
 8005322:	9300      	str	r3, [sp, #0]
 8005324:	2301      	movs	r3, #1
 8005326:	2218      	movs	r2, #24
 8005328:	2178      	movs	r1, #120	; 0x78
 800532a:	2078      	movs	r0, #120	; 0x78
 800532c:	f7ff fe1a 	bl	8004f64 <DibuixaCircumferencia>
	DibuixaCircumferencia(120, 120, 48, 1, 0, 0,255);
 8005330:	23ff      	movs	r3, #255	; 0xff
 8005332:	9302      	str	r3, [sp, #8]
 8005334:	2300      	movs	r3, #0
 8005336:	9301      	str	r3, [sp, #4]
 8005338:	2300      	movs	r3, #0
 800533a:	9300      	str	r3, [sp, #0]
 800533c:	2301      	movs	r3, #1
 800533e:	2230      	movs	r2, #48	; 0x30
 8005340:	2178      	movs	r1, #120	; 0x78
 8005342:	2078      	movs	r0, #120	; 0x78
 8005344:	f7ff fe0e 	bl	8004f64 <DibuixaCircumferencia>
	DibuixaCircumferencia(120, 120, 72, 1, 0, 0,255);
 8005348:	23ff      	movs	r3, #255	; 0xff
 800534a:	9302      	str	r3, [sp, #8]
 800534c:	2300      	movs	r3, #0
 800534e:	9301      	str	r3, [sp, #4]
 8005350:	2300      	movs	r3, #0
 8005352:	9300      	str	r3, [sp, #0]
 8005354:	2301      	movs	r3, #1
 8005356:	2248      	movs	r2, #72	; 0x48
 8005358:	2178      	movs	r1, #120	; 0x78
 800535a:	2078      	movs	r0, #120	; 0x78
 800535c:	f7ff fe02 	bl	8004f64 <DibuixaCircumferencia>
	DibuixaCircumferencia(120, 120, 96, 1, 0, 0,255);
 8005360:	23ff      	movs	r3, #255	; 0xff
 8005362:	9302      	str	r3, [sp, #8]
 8005364:	2300      	movs	r3, #0
 8005366:	9301      	str	r3, [sp, #4]
 8005368:	2300      	movs	r3, #0
 800536a:	9300      	str	r3, [sp, #0]
 800536c:	2301      	movs	r3, #1
 800536e:	2260      	movs	r2, #96	; 0x60
 8005370:	2178      	movs	r1, #120	; 0x78
 8005372:	2078      	movs	r0, #120	; 0x78
 8005374:	f7ff fdf6 	bl	8004f64 <DibuixaCircumferencia>

	obstacle(0);
 8005378:	2000      	movs	r0, #0
 800537a:	f000 f803 	bl	8005384 <obstacle>

}
 800537e:	bf00      	nop
 8005380:	46bd      	mov	sp, r7
 8005382:	bd80      	pop	{r7, pc}

08005384 <obstacle>:

void obstacle(int value){
 8005384:	b580      	push	{r7, lr}
 8005386:	b086      	sub	sp, #24
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
	uint16_t color;
	if(value) color = (1) << 15 | (255) << 10 | (0) << 5 | (0);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d003      	beq.n	800539a <obstacle+0x16>
 8005392:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8005396:	82fb      	strh	r3, [r7, #22]
 8005398:	e002      	b.n	80053a0 <obstacle+0x1c>
	else color = (1) << 15 | (0) << 10 | (255) << 5 | (0);
 800539a:	f649 73e0 	movw	r3, #40928	; 0x9fe0
 800539e:	82fb      	strh	r3, [r7, #22]

	for(int row = 219; row > 180; row--){
 80053a0:	23db      	movs	r3, #219	; 0xdb
 80053a2:	613b      	str	r3, [r7, #16]
 80053a4:	e014      	b.n	80053d0 <obstacle+0x4c>
		for(int col = 251; col < 310;col++){
 80053a6:	23fb      	movs	r3, #251	; 0xfb
 80053a8:	60fb      	str	r3, [r7, #12]
 80053aa:	e00a      	b.n	80053c2 <obstacle+0x3e>
			SetPixelWithColor(col,row,color);
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	b29b      	uxth	r3, r3
 80053b0:	693a      	ldr	r2, [r7, #16]
 80053b2:	b291      	uxth	r1, r2
 80053b4:	8afa      	ldrh	r2, [r7, #22]
 80053b6:	4618      	mov	r0, r3
 80053b8:	f7ff febf 	bl	800513a <SetPixelWithColor>
		for(int col = 251; col < 310;col++){
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	3301      	adds	r3, #1
 80053c0:	60fb      	str	r3, [r7, #12]
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	f5b3 7f9b 	cmp.w	r3, #310	; 0x136
 80053c8:	dbf0      	blt.n	80053ac <obstacle+0x28>
	for(int row = 219; row > 180; row--){
 80053ca:	693b      	ldr	r3, [r7, #16]
 80053cc:	3b01      	subs	r3, #1
 80053ce:	613b      	str	r3, [r7, #16]
 80053d0:	693b      	ldr	r3, [r7, #16]
 80053d2:	2bb4      	cmp	r3, #180	; 0xb4
 80053d4:	dce7      	bgt.n	80053a6 <obstacle+0x22>
		}
	}

}
 80053d6:	bf00      	nop
 80053d8:	3718      	adds	r7, #24
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}
	...

080053e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80053e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005418 <LoopFillZerobss+0x14>
  
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80053e4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80053e6:	e003      	b.n	80053f0 <LoopCopyDataInit>

080053e8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80053e8:	4b0c      	ldr	r3, [pc, #48]	; (800541c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80053ea:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80053ec:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80053ee:	3104      	adds	r1, #4

080053f0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80053f0:	480b      	ldr	r0, [pc, #44]	; (8005420 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80053f2:	4b0c      	ldr	r3, [pc, #48]	; (8005424 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80053f4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80053f6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80053f8:	d3f6      	bcc.n	80053e8 <CopyDataInit>
  ldr  r2, =_sbss
 80053fa:	4a0b      	ldr	r2, [pc, #44]	; (8005428 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80053fc:	e002      	b.n	8005404 <LoopFillZerobss>

080053fe <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80053fe:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005400:	f842 3b04 	str.w	r3, [r2], #4

08005404 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005404:	4b09      	ldr	r3, [pc, #36]	; (800542c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005406:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005408:	d3f9      	bcc.n	80053fe <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800540a:	f000 f841 	bl	8005490 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800540e:	f000 f8f1 	bl	80055f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005412:	f7ff fc53 	bl	8004cbc <main>
  bx  lr    
 8005416:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005418:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 800541c:	08007b18 	.word	0x08007b18
  ldr  r0, =_sdata
 8005420:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005424:	200028d0 	.word	0x200028d0
  ldr  r2, =_sbss
 8005428:	200028d0 	.word	0x200028d0
  ldr  r3, = _ebss
 800542c:	20003c9c 	.word	0x20003c9c

08005430 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005430:	e7fe      	b.n	8005430 <ADC_IRQHandler>

08005432 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8005432:	b480      	push	{r7}
 8005434:	af00      	add	r7, sp, #0
}
 8005436:	bf00      	nop
 8005438:	46bd      	mov	sp, r7
 800543a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543e:	4770      	bx	lr

08005440 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8005440:	b480      	push	{r7}
 8005442:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8005444:	e7fe      	b.n	8005444 <HardFault_Handler+0x4>

08005446 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8005446:	b480      	push	{r7}
 8005448:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800544a:	e7fe      	b.n	800544a <MemManage_Handler+0x4>

0800544c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800544c:	b480      	push	{r7}
 800544e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8005450:	e7fe      	b.n	8005450 <BusFault_Handler+0x4>

08005452 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8005452:	b480      	push	{r7}
 8005454:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8005456:	e7fe      	b.n	8005456 <UsageFault_Handler+0x4>

08005458 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8005458:	b480      	push	{r7}
 800545a:	af00      	add	r7, sp, #0
}
 800545c:	bf00      	nop
 800545e:	46bd      	mov	sp, r7
 8005460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005464:	4770      	bx	lr

08005466 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8005466:	b480      	push	{r7}
 8005468:	af00      	add	r7, sp, #0
}
 800546a:	bf00      	nop
 800546c:	46bd      	mov	sp, r7
 800546e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005472:	4770      	bx	lr

08005474 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8005474:	b480      	push	{r7}
 8005476:	af00      	add	r7, sp, #0
}
 8005478:	bf00      	nop
 800547a:	46bd      	mov	sp, r7
 800547c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005480:	4770      	bx	lr

08005482 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8005482:	b480      	push	{r7}
 8005484:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8005486:	bf00      	nop
 8005488:	46bd      	mov	sp, r7
 800548a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548e:	4770      	bx	lr

08005490 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005494:	4a16      	ldr	r2, [pc, #88]	; (80054f0 <SystemInit+0x60>)
 8005496:	4b16      	ldr	r3, [pc, #88]	; (80054f0 <SystemInit+0x60>)
 8005498:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800549c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80054a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80054a4:	4a13      	ldr	r2, [pc, #76]	; (80054f4 <SystemInit+0x64>)
 80054a6:	4b13      	ldr	r3, [pc, #76]	; (80054f4 <SystemInit+0x64>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f043 0301 	orr.w	r3, r3, #1
 80054ae:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80054b0:	4b10      	ldr	r3, [pc, #64]	; (80054f4 <SystemInit+0x64>)
 80054b2:	2200      	movs	r2, #0
 80054b4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80054b6:	4a0f      	ldr	r2, [pc, #60]	; (80054f4 <SystemInit+0x64>)
 80054b8:	4b0e      	ldr	r3, [pc, #56]	; (80054f4 <SystemInit+0x64>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80054c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80054c4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80054c6:	4b0b      	ldr	r3, [pc, #44]	; (80054f4 <SystemInit+0x64>)
 80054c8:	4a0b      	ldr	r2, [pc, #44]	; (80054f8 <SystemInit+0x68>)
 80054ca:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80054cc:	4a09      	ldr	r2, [pc, #36]	; (80054f4 <SystemInit+0x64>)
 80054ce:	4b09      	ldr	r3, [pc, #36]	; (80054f4 <SystemInit+0x64>)
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80054d6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80054d8:	4b06      	ldr	r3, [pc, #24]	; (80054f4 <SystemInit+0x64>)
 80054da:	2200      	movs	r2, #0
 80054dc:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSDRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80054de:	f000 f80d 	bl	80054fc <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80054e2:	4b03      	ldr	r3, [pc, #12]	; (80054f0 <SystemInit+0x60>)
 80054e4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80054e8:	609a      	str	r2, [r3, #8]
#endif
}
 80054ea:	bf00      	nop
 80054ec:	bd80      	pop	{r7, pc}
 80054ee:	bf00      	nop
 80054f0:	e000ed00 	.word	0xe000ed00
 80054f4:	40023800 	.word	0x40023800
 80054f8:	24003010 	.word	0x24003010

080054fc <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b083      	sub	sp, #12
 8005500:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8005502:	2300      	movs	r3, #0
 8005504:	607b      	str	r3, [r7, #4]
 8005506:	2300      	movs	r3, #0
 8005508:	603b      	str	r3, [r7, #0]
                   (RCC_PLLCFGR_PLLSRC_HSI) | (PLL_Q << 24);

#else /* PLL_SOURCE_HSE_BYPASS or PLL_SOURCE_HSE */

  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800550a:	4a36      	ldr	r2, [pc, #216]	; (80055e4 <SetSysClock+0xe8>)
 800550c:	4b35      	ldr	r3, [pc, #212]	; (80055e4 <SetSysClock+0xe8>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005514:	6013      	str	r3, [r2, #0]
  RCC->CR |= ((uint32_t)RCC_CR_HSEBYP);
#endif   /* PLL_SOURCE_HSE_BYPASS */
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8005516:	4b33      	ldr	r3, [pc, #204]	; (80055e4 <SetSysClock+0xe8>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800551e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	3301      	adds	r3, #1
 8005524:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d103      	bne.n	8005534 <SetSysClock+0x38>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8005532:	d1f0      	bne.n	8005516 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8005534:	4b2b      	ldr	r3, [pc, #172]	; (80055e4 <SetSysClock+0xe8>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800553c:	2b00      	cmp	r3, #0
 800553e:	d002      	beq.n	8005546 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8005540:	2301      	movs	r3, #1
 8005542:	603b      	str	r3, [r7, #0]
 8005544:	e001      	b.n	800554a <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8005546:	2300      	movs	r3, #0
 8005548:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	2b01      	cmp	r3, #1
 800554e:	d102      	bne.n	8005556 <SetSysClock+0x5a>
  {
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8005550:	4b24      	ldr	r3, [pc, #144]	; (80055e4 <SetSysClock+0xe8>)
 8005552:	4a25      	ldr	r2, [pc, #148]	; (80055e8 <SetSysClock+0xec>)
 8005554:	605a      	str	r2, [r3, #4]
         configuration. User can add here some code to deal with this error */
  }
#endif /*PLL_SOURCE_HSI*/
  
      /* Select regulator voltage output Scale 1 mode, System frequency up to 180 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8005556:	4a23      	ldr	r2, [pc, #140]	; (80055e4 <SetSysClock+0xe8>)
 8005558:	4b22      	ldr	r3, [pc, #136]	; (80055e4 <SetSysClock+0xe8>)
 800555a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800555c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005560:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8005562:	4a22      	ldr	r2, [pc, #136]	; (80055ec <SetSysClock+0xf0>)
 8005564:	4b21      	ldr	r3, [pc, #132]	; (80055ec <SetSysClock+0xf0>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800556c:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 800556e:	4a1d      	ldr	r2, [pc, #116]	; (80055e4 <SetSysClock+0xe8>)
 8005570:	4b1c      	ldr	r3, [pc, #112]	; (80055e4 <SetSysClock+0xe8>)
 8005572:	689b      	ldr	r3, [r3, #8]
 8005574:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8005576:	4a1b      	ldr	r2, [pc, #108]	; (80055e4 <SetSysClock+0xe8>)
 8005578:	4b1a      	ldr	r3, [pc, #104]	; (80055e4 <SetSysClock+0xe8>)
 800557a:	689b      	ldr	r3, [r3, #8]
 800557c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005580:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8005582:	4a18      	ldr	r2, [pc, #96]	; (80055e4 <SetSysClock+0xe8>)
 8005584:	4b17      	ldr	r3, [pc, #92]	; (80055e4 <SetSysClock+0xe8>)
 8005586:	689b      	ldr	r3, [r3, #8]
 8005588:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 800558c:	6093      	str	r3, [r2, #8]

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800558e:	4a15      	ldr	r2, [pc, #84]	; (80055e4 <SetSysClock+0xe8>)
 8005590:	4b14      	ldr	r3, [pc, #80]	; (80055e4 <SetSysClock+0xe8>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005598:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800559a:	bf00      	nop
 800559c:	4b11      	ldr	r3, [pc, #68]	; (80055e4 <SetSysClock+0xe8>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d0f9      	beq.n	800559c <SetSysClock+0xa0>
    {
    }

    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80055a8:	4b11      	ldr	r3, [pc, #68]	; (80055f0 <SetSysClock+0xf4>)
 80055aa:	f240 7205 	movw	r2, #1797	; 0x705
 80055ae:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80055b0:	4a0c      	ldr	r2, [pc, #48]	; (80055e4 <SetSysClock+0xe8>)
 80055b2:	4b0c      	ldr	r3, [pc, #48]	; (80055e4 <SetSysClock+0xe8>)
 80055b4:	689b      	ldr	r3, [r3, #8]
 80055b6:	f023 0303 	bic.w	r3, r3, #3
 80055ba:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80055bc:	4a09      	ldr	r2, [pc, #36]	; (80055e4 <SetSysClock+0xe8>)
 80055be:	4b09      	ldr	r3, [pc, #36]	; (80055e4 <SetSysClock+0xe8>)
 80055c0:	689b      	ldr	r3, [r3, #8]
 80055c2:	f043 0302 	orr.w	r3, r3, #2
 80055c6:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80055c8:	bf00      	nop
 80055ca:	4b06      	ldr	r3, [pc, #24]	; (80055e4 <SetSysClock+0xe8>)
 80055cc:	689b      	ldr	r3, [r3, #8]
 80055ce:	f003 030c 	and.w	r3, r3, #12
 80055d2:	2b08      	cmp	r3, #8
 80055d4:	d1f9      	bne.n	80055ca <SetSysClock+0xce>
    {
    }
}
 80055d6:	bf00      	nop
 80055d8:	370c      	adds	r7, #12
 80055da:	46bd      	mov	sp, r7
 80055dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e0:	4770      	bx	lr
 80055e2:	bf00      	nop
 80055e4:	40023800 	.word	0x40023800
 80055e8:	07405a08 	.word	0x07405a08
 80055ec:	40007000 	.word	0x40007000
 80055f0:	40023c00 	.word	0x40023c00

080055f4 <__libc_init_array>:
 80055f4:	b570      	push	{r4, r5, r6, lr}
 80055f6:	4e0d      	ldr	r6, [pc, #52]	; (800562c <__libc_init_array+0x38>)
 80055f8:	4c0d      	ldr	r4, [pc, #52]	; (8005630 <__libc_init_array+0x3c>)
 80055fa:	1ba4      	subs	r4, r4, r6
 80055fc:	10a4      	asrs	r4, r4, #2
 80055fe:	2500      	movs	r5, #0
 8005600:	42a5      	cmp	r5, r4
 8005602:	d109      	bne.n	8005618 <__libc_init_array+0x24>
 8005604:	4e0b      	ldr	r6, [pc, #44]	; (8005634 <__libc_init_array+0x40>)
 8005606:	4c0c      	ldr	r4, [pc, #48]	; (8005638 <__libc_init_array+0x44>)
 8005608:	f001 f8a2 	bl	8006750 <_init>
 800560c:	1ba4      	subs	r4, r4, r6
 800560e:	10a4      	asrs	r4, r4, #2
 8005610:	2500      	movs	r5, #0
 8005612:	42a5      	cmp	r5, r4
 8005614:	d105      	bne.n	8005622 <__libc_init_array+0x2e>
 8005616:	bd70      	pop	{r4, r5, r6, pc}
 8005618:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800561c:	4798      	blx	r3
 800561e:	3501      	adds	r5, #1
 8005620:	e7ee      	b.n	8005600 <__libc_init_array+0xc>
 8005622:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005626:	4798      	blx	r3
 8005628:	3501      	adds	r5, #1
 800562a:	e7f2      	b.n	8005612 <__libc_init_array+0x1e>
 800562c:	08007b10 	.word	0x08007b10
 8005630:	08007b10 	.word	0x08007b10
 8005634:	08007b10 	.word	0x08007b10
 8005638:	08007b14 	.word	0x08007b14
 800563c:	00000000 	.word	0x00000000

08005640 <cos>:
 8005640:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005642:	ec51 0b10 	vmov	r0, r1, d0
 8005646:	4a1e      	ldr	r2, [pc, #120]	; (80056c0 <cos+0x80>)
 8005648:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800564c:	4293      	cmp	r3, r2
 800564e:	dc06      	bgt.n	800565e <cos+0x1e>
 8005650:	ed9f 1b19 	vldr	d1, [pc, #100]	; 80056b8 <cos+0x78>
 8005654:	f000 fa74 	bl	8005b40 <__kernel_cos>
 8005658:	ec51 0b10 	vmov	r0, r1, d0
 800565c:	e007      	b.n	800566e <cos+0x2e>
 800565e:	4a19      	ldr	r2, [pc, #100]	; (80056c4 <cos+0x84>)
 8005660:	4293      	cmp	r3, r2
 8005662:	dd09      	ble.n	8005678 <cos+0x38>
 8005664:	ee10 2a10 	vmov	r2, s0
 8005668:	460b      	mov	r3, r1
 800566a:	f7fa fdc5 	bl	80001f8 <__aeabi_dsub>
 800566e:	ec41 0b10 	vmov	d0, r0, r1
 8005672:	b005      	add	sp, #20
 8005674:	f85d fb04 	ldr.w	pc, [sp], #4
 8005678:	4668      	mov	r0, sp
 800567a:	f000 f86d 	bl	8005758 <__ieee754_rem_pio2>
 800567e:	f000 0003 	and.w	r0, r0, #3
 8005682:	2801      	cmp	r0, #1
 8005684:	ed9d 1b02 	vldr	d1, [sp, #8]
 8005688:	ed9d 0b00 	vldr	d0, [sp]
 800568c:	d007      	beq.n	800569e <cos+0x5e>
 800568e:	2802      	cmp	r0, #2
 8005690:	d00e      	beq.n	80056b0 <cos+0x70>
 8005692:	2800      	cmp	r0, #0
 8005694:	d0de      	beq.n	8005654 <cos+0x14>
 8005696:	2001      	movs	r0, #1
 8005698:	f000 fe8a 	bl	80063b0 <__kernel_sin>
 800569c:	e7dc      	b.n	8005658 <cos+0x18>
 800569e:	f000 fe87 	bl	80063b0 <__kernel_sin>
 80056a2:	ec53 2b10 	vmov	r2, r3, d0
 80056a6:	ee10 0a10 	vmov	r0, s0
 80056aa:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80056ae:	e7de      	b.n	800566e <cos+0x2e>
 80056b0:	f000 fa46 	bl	8005b40 <__kernel_cos>
 80056b4:	e7f5      	b.n	80056a2 <cos+0x62>
 80056b6:	bf00      	nop
	...
 80056c0:	3fe921fb 	.word	0x3fe921fb
 80056c4:	7fefffff 	.word	0x7fefffff

080056c8 <sin>:
 80056c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80056ca:	ec51 0b10 	vmov	r0, r1, d0
 80056ce:	4a20      	ldr	r2, [pc, #128]	; (8005750 <sin+0x88>)
 80056d0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80056d4:	4293      	cmp	r3, r2
 80056d6:	dc07      	bgt.n	80056e8 <sin+0x20>
 80056d8:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8005748 <sin+0x80>
 80056dc:	2000      	movs	r0, #0
 80056de:	f000 fe67 	bl	80063b0 <__kernel_sin>
 80056e2:	ec51 0b10 	vmov	r0, r1, d0
 80056e6:	e007      	b.n	80056f8 <sin+0x30>
 80056e8:	4a1a      	ldr	r2, [pc, #104]	; (8005754 <sin+0x8c>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	dd09      	ble.n	8005702 <sin+0x3a>
 80056ee:	ee10 2a10 	vmov	r2, s0
 80056f2:	460b      	mov	r3, r1
 80056f4:	f7fa fd80 	bl	80001f8 <__aeabi_dsub>
 80056f8:	ec41 0b10 	vmov	d0, r0, r1
 80056fc:	b005      	add	sp, #20
 80056fe:	f85d fb04 	ldr.w	pc, [sp], #4
 8005702:	4668      	mov	r0, sp
 8005704:	f000 f828 	bl	8005758 <__ieee754_rem_pio2>
 8005708:	f000 0003 	and.w	r0, r0, #3
 800570c:	2801      	cmp	r0, #1
 800570e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8005712:	ed9d 0b00 	vldr	d0, [sp]
 8005716:	d004      	beq.n	8005722 <sin+0x5a>
 8005718:	2802      	cmp	r0, #2
 800571a:	d005      	beq.n	8005728 <sin+0x60>
 800571c:	b970      	cbnz	r0, 800573c <sin+0x74>
 800571e:	2001      	movs	r0, #1
 8005720:	e7dd      	b.n	80056de <sin+0x16>
 8005722:	f000 fa0d 	bl	8005b40 <__kernel_cos>
 8005726:	e7dc      	b.n	80056e2 <sin+0x1a>
 8005728:	2001      	movs	r0, #1
 800572a:	f000 fe41 	bl	80063b0 <__kernel_sin>
 800572e:	ec53 2b10 	vmov	r2, r3, d0
 8005732:	ee10 0a10 	vmov	r0, s0
 8005736:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800573a:	e7dd      	b.n	80056f8 <sin+0x30>
 800573c:	f000 fa00 	bl	8005b40 <__kernel_cos>
 8005740:	e7f5      	b.n	800572e <sin+0x66>
 8005742:	bf00      	nop
 8005744:	f3af 8000 	nop.w
	...
 8005750:	3fe921fb 	.word	0x3fe921fb
 8005754:	7fefffff 	.word	0x7fefffff

08005758 <__ieee754_rem_pio2>:
 8005758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800575c:	ec57 6b10 	vmov	r6, r7, d0
 8005760:	4bc3      	ldr	r3, [pc, #780]	; (8005a70 <__ieee754_rem_pio2+0x318>)
 8005762:	b08d      	sub	sp, #52	; 0x34
 8005764:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8005768:	4598      	cmp	r8, r3
 800576a:	4604      	mov	r4, r0
 800576c:	9704      	str	r7, [sp, #16]
 800576e:	dc07      	bgt.n	8005780 <__ieee754_rem_pio2+0x28>
 8005770:	2200      	movs	r2, #0
 8005772:	2300      	movs	r3, #0
 8005774:	ed84 0b00 	vstr	d0, [r4]
 8005778:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800577c:	2500      	movs	r5, #0
 800577e:	e027      	b.n	80057d0 <__ieee754_rem_pio2+0x78>
 8005780:	4bbc      	ldr	r3, [pc, #752]	; (8005a74 <__ieee754_rem_pio2+0x31c>)
 8005782:	4598      	cmp	r8, r3
 8005784:	dc75      	bgt.n	8005872 <__ieee754_rem_pio2+0x11a>
 8005786:	9b04      	ldr	r3, [sp, #16]
 8005788:	4dbb      	ldr	r5, [pc, #748]	; (8005a78 <__ieee754_rem_pio2+0x320>)
 800578a:	2b00      	cmp	r3, #0
 800578c:	ee10 0a10 	vmov	r0, s0
 8005790:	a3a9      	add	r3, pc, #676	; (adr r3, 8005a38 <__ieee754_rem_pio2+0x2e0>)
 8005792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005796:	4639      	mov	r1, r7
 8005798:	dd36      	ble.n	8005808 <__ieee754_rem_pio2+0xb0>
 800579a:	f7fa fd2d 	bl	80001f8 <__aeabi_dsub>
 800579e:	45a8      	cmp	r8, r5
 80057a0:	4606      	mov	r6, r0
 80057a2:	460f      	mov	r7, r1
 80057a4:	d018      	beq.n	80057d8 <__ieee754_rem_pio2+0x80>
 80057a6:	a3a6      	add	r3, pc, #664	; (adr r3, 8005a40 <__ieee754_rem_pio2+0x2e8>)
 80057a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ac:	f7fa fd24 	bl	80001f8 <__aeabi_dsub>
 80057b0:	4602      	mov	r2, r0
 80057b2:	460b      	mov	r3, r1
 80057b4:	e9c4 2300 	strd	r2, r3, [r4]
 80057b8:	4630      	mov	r0, r6
 80057ba:	4639      	mov	r1, r7
 80057bc:	f7fa fd1c 	bl	80001f8 <__aeabi_dsub>
 80057c0:	a39f      	add	r3, pc, #636	; (adr r3, 8005a40 <__ieee754_rem_pio2+0x2e8>)
 80057c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057c6:	f7fa fd17 	bl	80001f8 <__aeabi_dsub>
 80057ca:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80057ce:	2501      	movs	r5, #1
 80057d0:	4628      	mov	r0, r5
 80057d2:	b00d      	add	sp, #52	; 0x34
 80057d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057d8:	a39b      	add	r3, pc, #620	; (adr r3, 8005a48 <__ieee754_rem_pio2+0x2f0>)
 80057da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057de:	f7fa fd0b 	bl	80001f8 <__aeabi_dsub>
 80057e2:	a39b      	add	r3, pc, #620	; (adr r3, 8005a50 <__ieee754_rem_pio2+0x2f8>)
 80057e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057e8:	4606      	mov	r6, r0
 80057ea:	460f      	mov	r7, r1
 80057ec:	f7fa fd04 	bl	80001f8 <__aeabi_dsub>
 80057f0:	4602      	mov	r2, r0
 80057f2:	460b      	mov	r3, r1
 80057f4:	e9c4 2300 	strd	r2, r3, [r4]
 80057f8:	4630      	mov	r0, r6
 80057fa:	4639      	mov	r1, r7
 80057fc:	f7fa fcfc 	bl	80001f8 <__aeabi_dsub>
 8005800:	a393      	add	r3, pc, #588	; (adr r3, 8005a50 <__ieee754_rem_pio2+0x2f8>)
 8005802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005806:	e7de      	b.n	80057c6 <__ieee754_rem_pio2+0x6e>
 8005808:	f7fa fcf8 	bl	80001fc <__adddf3>
 800580c:	45a8      	cmp	r8, r5
 800580e:	4606      	mov	r6, r0
 8005810:	460f      	mov	r7, r1
 8005812:	d016      	beq.n	8005842 <__ieee754_rem_pio2+0xea>
 8005814:	a38a      	add	r3, pc, #552	; (adr r3, 8005a40 <__ieee754_rem_pio2+0x2e8>)
 8005816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800581a:	f7fa fcef 	bl	80001fc <__adddf3>
 800581e:	4602      	mov	r2, r0
 8005820:	460b      	mov	r3, r1
 8005822:	e9c4 2300 	strd	r2, r3, [r4]
 8005826:	4630      	mov	r0, r6
 8005828:	4639      	mov	r1, r7
 800582a:	f7fa fce5 	bl	80001f8 <__aeabi_dsub>
 800582e:	a384      	add	r3, pc, #528	; (adr r3, 8005a40 <__ieee754_rem_pio2+0x2e8>)
 8005830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005834:	f7fa fce2 	bl	80001fc <__adddf3>
 8005838:	f04f 35ff 	mov.w	r5, #4294967295
 800583c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005840:	e7c6      	b.n	80057d0 <__ieee754_rem_pio2+0x78>
 8005842:	a381      	add	r3, pc, #516	; (adr r3, 8005a48 <__ieee754_rem_pio2+0x2f0>)
 8005844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005848:	f7fa fcd8 	bl	80001fc <__adddf3>
 800584c:	a380      	add	r3, pc, #512	; (adr r3, 8005a50 <__ieee754_rem_pio2+0x2f8>)
 800584e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005852:	4606      	mov	r6, r0
 8005854:	460f      	mov	r7, r1
 8005856:	f7fa fcd1 	bl	80001fc <__adddf3>
 800585a:	4602      	mov	r2, r0
 800585c:	460b      	mov	r3, r1
 800585e:	e9c4 2300 	strd	r2, r3, [r4]
 8005862:	4630      	mov	r0, r6
 8005864:	4639      	mov	r1, r7
 8005866:	f7fa fcc7 	bl	80001f8 <__aeabi_dsub>
 800586a:	a379      	add	r3, pc, #484	; (adr r3, 8005a50 <__ieee754_rem_pio2+0x2f8>)
 800586c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005870:	e7e0      	b.n	8005834 <__ieee754_rem_pio2+0xdc>
 8005872:	4b82      	ldr	r3, [pc, #520]	; (8005a7c <__ieee754_rem_pio2+0x324>)
 8005874:	4598      	cmp	r8, r3
 8005876:	f300 80d0 	bgt.w	8005a1a <__ieee754_rem_pio2+0x2c2>
 800587a:	f000 fe53 	bl	8006524 <fabs>
 800587e:	ec57 6b10 	vmov	r6, r7, d0
 8005882:	ee10 0a10 	vmov	r0, s0
 8005886:	a374      	add	r3, pc, #464	; (adr r3, 8005a58 <__ieee754_rem_pio2+0x300>)
 8005888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800588c:	4639      	mov	r1, r7
 800588e:	f7fa fe67 	bl	8000560 <__aeabi_dmul>
 8005892:	2200      	movs	r2, #0
 8005894:	4b7a      	ldr	r3, [pc, #488]	; (8005a80 <__ieee754_rem_pio2+0x328>)
 8005896:	f7fa fcb1 	bl	80001fc <__adddf3>
 800589a:	f7fb f8fb 	bl	8000a94 <__aeabi_d2iz>
 800589e:	4605      	mov	r5, r0
 80058a0:	f7fa fdf8 	bl	8000494 <__aeabi_i2d>
 80058a4:	a364      	add	r3, pc, #400	; (adr r3, 8005a38 <__ieee754_rem_pio2+0x2e0>)
 80058a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80058ae:	f7fa fe57 	bl	8000560 <__aeabi_dmul>
 80058b2:	4602      	mov	r2, r0
 80058b4:	460b      	mov	r3, r1
 80058b6:	4630      	mov	r0, r6
 80058b8:	4639      	mov	r1, r7
 80058ba:	f7fa fc9d 	bl	80001f8 <__aeabi_dsub>
 80058be:	a360      	add	r3, pc, #384	; (adr r3, 8005a40 <__ieee754_rem_pio2+0x2e8>)
 80058c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058c4:	4682      	mov	sl, r0
 80058c6:	468b      	mov	fp, r1
 80058c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058cc:	f7fa fe48 	bl	8000560 <__aeabi_dmul>
 80058d0:	2d1f      	cmp	r5, #31
 80058d2:	4606      	mov	r6, r0
 80058d4:	460f      	mov	r7, r1
 80058d6:	dc2a      	bgt.n	800592e <__ieee754_rem_pio2+0x1d6>
 80058d8:	1e6a      	subs	r2, r5, #1
 80058da:	4b6a      	ldr	r3, [pc, #424]	; (8005a84 <__ieee754_rem_pio2+0x32c>)
 80058dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058e0:	4598      	cmp	r8, r3
 80058e2:	d024      	beq.n	800592e <__ieee754_rem_pio2+0x1d6>
 80058e4:	4632      	mov	r2, r6
 80058e6:	463b      	mov	r3, r7
 80058e8:	4650      	mov	r0, sl
 80058ea:	4659      	mov	r1, fp
 80058ec:	f7fa fc84 	bl	80001f8 <__aeabi_dsub>
 80058f0:	e9c4 0100 	strd	r0, r1, [r4]
 80058f4:	e9d4 8900 	ldrd	r8, r9, [r4]
 80058f8:	4650      	mov	r0, sl
 80058fa:	4642      	mov	r2, r8
 80058fc:	464b      	mov	r3, r9
 80058fe:	4659      	mov	r1, fp
 8005900:	f7fa fc7a 	bl	80001f8 <__aeabi_dsub>
 8005904:	463b      	mov	r3, r7
 8005906:	4632      	mov	r2, r6
 8005908:	f7fa fc76 	bl	80001f8 <__aeabi_dsub>
 800590c:	9b04      	ldr	r3, [sp, #16]
 800590e:	2b00      	cmp	r3, #0
 8005910:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005914:	f6bf af5c 	bge.w	80057d0 <__ieee754_rem_pio2+0x78>
 8005918:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800591c:	6063      	str	r3, [r4, #4]
 800591e:	f8c4 8000 	str.w	r8, [r4]
 8005922:	60a0      	str	r0, [r4, #8]
 8005924:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005928:	60e3      	str	r3, [r4, #12]
 800592a:	426d      	negs	r5, r5
 800592c:	e750      	b.n	80057d0 <__ieee754_rem_pio2+0x78>
 800592e:	4632      	mov	r2, r6
 8005930:	463b      	mov	r3, r7
 8005932:	4650      	mov	r0, sl
 8005934:	4659      	mov	r1, fp
 8005936:	f7fa fc5f 	bl	80001f8 <__aeabi_dsub>
 800593a:	ea4f 5228 	mov.w	r2, r8, asr #20
 800593e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005942:	1ad3      	subs	r3, r2, r3
 8005944:	2b10      	cmp	r3, #16
 8005946:	e9c4 0100 	strd	r0, r1, [r4]
 800594a:	9205      	str	r2, [sp, #20]
 800594c:	ddd2      	ble.n	80058f4 <__ieee754_rem_pio2+0x19c>
 800594e:	a33e      	add	r3, pc, #248	; (adr r3, 8005a48 <__ieee754_rem_pio2+0x2f0>)
 8005950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005954:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005958:	f7fa fe02 	bl	8000560 <__aeabi_dmul>
 800595c:	4606      	mov	r6, r0
 800595e:	460f      	mov	r7, r1
 8005960:	4602      	mov	r2, r0
 8005962:	460b      	mov	r3, r1
 8005964:	4650      	mov	r0, sl
 8005966:	4659      	mov	r1, fp
 8005968:	f7fa fc46 	bl	80001f8 <__aeabi_dsub>
 800596c:	4602      	mov	r2, r0
 800596e:	460b      	mov	r3, r1
 8005970:	4680      	mov	r8, r0
 8005972:	4689      	mov	r9, r1
 8005974:	4650      	mov	r0, sl
 8005976:	4659      	mov	r1, fp
 8005978:	f7fa fc3e 	bl	80001f8 <__aeabi_dsub>
 800597c:	4632      	mov	r2, r6
 800597e:	463b      	mov	r3, r7
 8005980:	f7fa fc3a 	bl	80001f8 <__aeabi_dsub>
 8005984:	a332      	add	r3, pc, #200	; (adr r3, 8005a50 <__ieee754_rem_pio2+0x2f8>)
 8005986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800598a:	4606      	mov	r6, r0
 800598c:	460f      	mov	r7, r1
 800598e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005992:	f7fa fde5 	bl	8000560 <__aeabi_dmul>
 8005996:	4632      	mov	r2, r6
 8005998:	463b      	mov	r3, r7
 800599a:	f7fa fc2d 	bl	80001f8 <__aeabi_dsub>
 800599e:	4602      	mov	r2, r0
 80059a0:	460b      	mov	r3, r1
 80059a2:	4606      	mov	r6, r0
 80059a4:	460f      	mov	r7, r1
 80059a6:	4640      	mov	r0, r8
 80059a8:	4649      	mov	r1, r9
 80059aa:	f7fa fc25 	bl	80001f8 <__aeabi_dsub>
 80059ae:	9a05      	ldr	r2, [sp, #20]
 80059b0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80059b4:	1ad3      	subs	r3, r2, r3
 80059b6:	2b31      	cmp	r3, #49	; 0x31
 80059b8:	e9c4 0100 	strd	r0, r1, [r4]
 80059bc:	dd2a      	ble.n	8005a14 <__ieee754_rem_pio2+0x2bc>
 80059be:	a328      	add	r3, pc, #160	; (adr r3, 8005a60 <__ieee754_rem_pio2+0x308>)
 80059c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059c8:	f7fa fdca 	bl	8000560 <__aeabi_dmul>
 80059cc:	4606      	mov	r6, r0
 80059ce:	460f      	mov	r7, r1
 80059d0:	4602      	mov	r2, r0
 80059d2:	460b      	mov	r3, r1
 80059d4:	4640      	mov	r0, r8
 80059d6:	4649      	mov	r1, r9
 80059d8:	f7fa fc0e 	bl	80001f8 <__aeabi_dsub>
 80059dc:	4602      	mov	r2, r0
 80059de:	460b      	mov	r3, r1
 80059e0:	4682      	mov	sl, r0
 80059e2:	468b      	mov	fp, r1
 80059e4:	4640      	mov	r0, r8
 80059e6:	4649      	mov	r1, r9
 80059e8:	f7fa fc06 	bl	80001f8 <__aeabi_dsub>
 80059ec:	4632      	mov	r2, r6
 80059ee:	463b      	mov	r3, r7
 80059f0:	f7fa fc02 	bl	80001f8 <__aeabi_dsub>
 80059f4:	a31c      	add	r3, pc, #112	; (adr r3, 8005a68 <__ieee754_rem_pio2+0x310>)
 80059f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059fa:	4606      	mov	r6, r0
 80059fc:	460f      	mov	r7, r1
 80059fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a02:	f7fa fdad 	bl	8000560 <__aeabi_dmul>
 8005a06:	4632      	mov	r2, r6
 8005a08:	463b      	mov	r3, r7
 8005a0a:	f7fa fbf5 	bl	80001f8 <__aeabi_dsub>
 8005a0e:	4606      	mov	r6, r0
 8005a10:	460f      	mov	r7, r1
 8005a12:	e767      	b.n	80058e4 <__ieee754_rem_pio2+0x18c>
 8005a14:	46c2      	mov	sl, r8
 8005a16:	46cb      	mov	fp, r9
 8005a18:	e76c      	b.n	80058f4 <__ieee754_rem_pio2+0x19c>
 8005a1a:	4b1b      	ldr	r3, [pc, #108]	; (8005a88 <__ieee754_rem_pio2+0x330>)
 8005a1c:	4598      	cmp	r8, r3
 8005a1e:	dd35      	ble.n	8005a8c <__ieee754_rem_pio2+0x334>
 8005a20:	ee10 2a10 	vmov	r2, s0
 8005a24:	463b      	mov	r3, r7
 8005a26:	4630      	mov	r0, r6
 8005a28:	4639      	mov	r1, r7
 8005a2a:	f7fa fbe5 	bl	80001f8 <__aeabi_dsub>
 8005a2e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005a32:	e9c4 0100 	strd	r0, r1, [r4]
 8005a36:	e6a1      	b.n	800577c <__ieee754_rem_pio2+0x24>
 8005a38:	54400000 	.word	0x54400000
 8005a3c:	3ff921fb 	.word	0x3ff921fb
 8005a40:	1a626331 	.word	0x1a626331
 8005a44:	3dd0b461 	.word	0x3dd0b461
 8005a48:	1a600000 	.word	0x1a600000
 8005a4c:	3dd0b461 	.word	0x3dd0b461
 8005a50:	2e037073 	.word	0x2e037073
 8005a54:	3ba3198a 	.word	0x3ba3198a
 8005a58:	6dc9c883 	.word	0x6dc9c883
 8005a5c:	3fe45f30 	.word	0x3fe45f30
 8005a60:	2e000000 	.word	0x2e000000
 8005a64:	3ba3198a 	.word	0x3ba3198a
 8005a68:	252049c1 	.word	0x252049c1
 8005a6c:	397b839a 	.word	0x397b839a
 8005a70:	3fe921fb 	.word	0x3fe921fb
 8005a74:	4002d97b 	.word	0x4002d97b
 8005a78:	3ff921fb 	.word	0x3ff921fb
 8005a7c:	413921fb 	.word	0x413921fb
 8005a80:	3fe00000 	.word	0x3fe00000
 8005a84:	08007938 	.word	0x08007938
 8005a88:	7fefffff 	.word	0x7fefffff
 8005a8c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8005a90:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8005a94:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8005a98:	4630      	mov	r0, r6
 8005a9a:	460f      	mov	r7, r1
 8005a9c:	f7fa fffa 	bl	8000a94 <__aeabi_d2iz>
 8005aa0:	f7fa fcf8 	bl	8000494 <__aeabi_i2d>
 8005aa4:	4602      	mov	r2, r0
 8005aa6:	460b      	mov	r3, r1
 8005aa8:	4630      	mov	r0, r6
 8005aaa:	4639      	mov	r1, r7
 8005aac:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005ab0:	f7fa fba2 	bl	80001f8 <__aeabi_dsub>
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	4b1f      	ldr	r3, [pc, #124]	; (8005b34 <__ieee754_rem_pio2+0x3dc>)
 8005ab8:	f7fa fd52 	bl	8000560 <__aeabi_dmul>
 8005abc:	460f      	mov	r7, r1
 8005abe:	4606      	mov	r6, r0
 8005ac0:	f7fa ffe8 	bl	8000a94 <__aeabi_d2iz>
 8005ac4:	f7fa fce6 	bl	8000494 <__aeabi_i2d>
 8005ac8:	4602      	mov	r2, r0
 8005aca:	460b      	mov	r3, r1
 8005acc:	4630      	mov	r0, r6
 8005ace:	4639      	mov	r1, r7
 8005ad0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005ad4:	f7fa fb90 	bl	80001f8 <__aeabi_dsub>
 8005ad8:	2200      	movs	r2, #0
 8005ada:	4b16      	ldr	r3, [pc, #88]	; (8005b34 <__ieee754_rem_pio2+0x3dc>)
 8005adc:	f7fa fd40 	bl	8000560 <__aeabi_dmul>
 8005ae0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005ae4:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8005ae8:	f04f 0803 	mov.w	r8, #3
 8005aec:	2600      	movs	r6, #0
 8005aee:	2700      	movs	r7, #0
 8005af0:	4632      	mov	r2, r6
 8005af2:	463b      	mov	r3, r7
 8005af4:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8005af8:	f108 3aff 	add.w	sl, r8, #4294967295
 8005afc:	f7fa ff98 	bl	8000a30 <__aeabi_dcmpeq>
 8005b00:	b9b0      	cbnz	r0, 8005b30 <__ieee754_rem_pio2+0x3d8>
 8005b02:	4b0d      	ldr	r3, [pc, #52]	; (8005b38 <__ieee754_rem_pio2+0x3e0>)
 8005b04:	9301      	str	r3, [sp, #4]
 8005b06:	2302      	movs	r3, #2
 8005b08:	9300      	str	r3, [sp, #0]
 8005b0a:	462a      	mov	r2, r5
 8005b0c:	4643      	mov	r3, r8
 8005b0e:	4621      	mov	r1, r4
 8005b10:	a806      	add	r0, sp, #24
 8005b12:	f000 f8fd 	bl	8005d10 <__kernel_rem_pio2>
 8005b16:	9b04      	ldr	r3, [sp, #16]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	4605      	mov	r5, r0
 8005b1c:	f6bf ae58 	bge.w	80057d0 <__ieee754_rem_pio2+0x78>
 8005b20:	6863      	ldr	r3, [r4, #4]
 8005b22:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005b26:	6063      	str	r3, [r4, #4]
 8005b28:	68e3      	ldr	r3, [r4, #12]
 8005b2a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005b2e:	e6fb      	b.n	8005928 <__ieee754_rem_pio2+0x1d0>
 8005b30:	46d0      	mov	r8, sl
 8005b32:	e7dd      	b.n	8005af0 <__ieee754_rem_pio2+0x398>
 8005b34:	41700000 	.word	0x41700000
 8005b38:	080079b8 	.word	0x080079b8
 8005b3c:	00000000 	.word	0x00000000

08005b40 <__kernel_cos>:
 8005b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b44:	ec59 8b10 	vmov	r8, r9, d0
 8005b48:	f029 4700 	bic.w	r7, r9, #2147483648	; 0x80000000
 8005b4c:	b085      	sub	sp, #20
 8005b4e:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 8005b52:	ed8d 1b00 	vstr	d1, [sp]
 8005b56:	da07      	bge.n	8005b68 <__kernel_cos+0x28>
 8005b58:	ee10 0a10 	vmov	r0, s0
 8005b5c:	4649      	mov	r1, r9
 8005b5e:	f7fa ff99 	bl	8000a94 <__aeabi_d2iz>
 8005b62:	2800      	cmp	r0, #0
 8005b64:	f000 80aa 	beq.w	8005cbc <__kernel_cos+0x17c>
 8005b68:	4642      	mov	r2, r8
 8005b6a:	464b      	mov	r3, r9
 8005b6c:	4640      	mov	r0, r8
 8005b6e:	4649      	mov	r1, r9
 8005b70:	f7fa fcf6 	bl	8000560 <__aeabi_dmul>
 8005b74:	a359      	add	r3, pc, #356	; (adr r3, 8005cdc <__kernel_cos+0x19c>)
 8005b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b7a:	4604      	mov	r4, r0
 8005b7c:	460d      	mov	r5, r1
 8005b7e:	f7fa fcef 	bl	8000560 <__aeabi_dmul>
 8005b82:	a358      	add	r3, pc, #352	; (adr r3, 8005ce4 <__kernel_cos+0x1a4>)
 8005b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b88:	f7fa fb38 	bl	80001fc <__adddf3>
 8005b8c:	4622      	mov	r2, r4
 8005b8e:	462b      	mov	r3, r5
 8005b90:	f7fa fce6 	bl	8000560 <__aeabi_dmul>
 8005b94:	a355      	add	r3, pc, #340	; (adr r3, 8005cec <__kernel_cos+0x1ac>)
 8005b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b9a:	f7fa fb2d 	bl	80001f8 <__aeabi_dsub>
 8005b9e:	4622      	mov	r2, r4
 8005ba0:	462b      	mov	r3, r5
 8005ba2:	f7fa fcdd 	bl	8000560 <__aeabi_dmul>
 8005ba6:	a353      	add	r3, pc, #332	; (adr r3, 8005cf4 <__kernel_cos+0x1b4>)
 8005ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bac:	f7fa fb26 	bl	80001fc <__adddf3>
 8005bb0:	4622      	mov	r2, r4
 8005bb2:	462b      	mov	r3, r5
 8005bb4:	f7fa fcd4 	bl	8000560 <__aeabi_dmul>
 8005bb8:	a350      	add	r3, pc, #320	; (adr r3, 8005cfc <__kernel_cos+0x1bc>)
 8005bba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bbe:	f7fa fb1b 	bl	80001f8 <__aeabi_dsub>
 8005bc2:	4622      	mov	r2, r4
 8005bc4:	462b      	mov	r3, r5
 8005bc6:	f7fa fccb 	bl	8000560 <__aeabi_dmul>
 8005bca:	a34e      	add	r3, pc, #312	; (adr r3, 8005d04 <__kernel_cos+0x1c4>)
 8005bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bd0:	f7fa fb14 	bl	80001fc <__adddf3>
 8005bd4:	462b      	mov	r3, r5
 8005bd6:	4622      	mov	r2, r4
 8005bd8:	f7fa fcc2 	bl	8000560 <__aeabi_dmul>
 8005bdc:	4b3a      	ldr	r3, [pc, #232]	; (8005cc8 <__kernel_cos+0x188>)
 8005bde:	429f      	cmp	r7, r3
 8005be0:	4682      	mov	sl, r0
 8005be2:	468b      	mov	fp, r1
 8005be4:	dc2c      	bgt.n	8005c40 <__kernel_cos+0x100>
 8005be6:	2200      	movs	r2, #0
 8005be8:	4b38      	ldr	r3, [pc, #224]	; (8005ccc <__kernel_cos+0x18c>)
 8005bea:	4620      	mov	r0, r4
 8005bec:	4629      	mov	r1, r5
 8005bee:	f7fa fcb7 	bl	8000560 <__aeabi_dmul>
 8005bf2:	4652      	mov	r2, sl
 8005bf4:	4606      	mov	r6, r0
 8005bf6:	460f      	mov	r7, r1
 8005bf8:	465b      	mov	r3, fp
 8005bfa:	4620      	mov	r0, r4
 8005bfc:	4629      	mov	r1, r5
 8005bfe:	f7fa fcaf 	bl	8000560 <__aeabi_dmul>
 8005c02:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005c06:	4604      	mov	r4, r0
 8005c08:	460d      	mov	r5, r1
 8005c0a:	4640      	mov	r0, r8
 8005c0c:	4649      	mov	r1, r9
 8005c0e:	f7fa fca7 	bl	8000560 <__aeabi_dmul>
 8005c12:	4602      	mov	r2, r0
 8005c14:	460b      	mov	r3, r1
 8005c16:	4620      	mov	r0, r4
 8005c18:	4629      	mov	r1, r5
 8005c1a:	f7fa faed 	bl	80001f8 <__aeabi_dsub>
 8005c1e:	4602      	mov	r2, r0
 8005c20:	460b      	mov	r3, r1
 8005c22:	4630      	mov	r0, r6
 8005c24:	4639      	mov	r1, r7
 8005c26:	f7fa fae7 	bl	80001f8 <__aeabi_dsub>
 8005c2a:	460b      	mov	r3, r1
 8005c2c:	4928      	ldr	r1, [pc, #160]	; (8005cd0 <__kernel_cos+0x190>)
 8005c2e:	4602      	mov	r2, r0
 8005c30:	2000      	movs	r0, #0
 8005c32:	f7fa fae1 	bl	80001f8 <__aeabi_dsub>
 8005c36:	ec41 0b10 	vmov	d0, r0, r1
 8005c3a:	b005      	add	sp, #20
 8005c3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c40:	4b24      	ldr	r3, [pc, #144]	; (8005cd4 <__kernel_cos+0x194>)
 8005c42:	4923      	ldr	r1, [pc, #140]	; (8005cd0 <__kernel_cos+0x190>)
 8005c44:	429f      	cmp	r7, r3
 8005c46:	bfd7      	itett	le
 8005c48:	f5a7 1300 	suble.w	r3, r7, #2097152	; 0x200000
 8005c4c:	4f22      	ldrgt	r7, [pc, #136]	; (8005cd8 <__kernel_cos+0x198>)
 8005c4e:	2200      	movle	r2, #0
 8005c50:	4616      	movle	r6, r2
 8005c52:	bfd4      	ite	le
 8005c54:	461f      	movle	r7, r3
 8005c56:	2600      	movgt	r6, #0
 8005c58:	4632      	mov	r2, r6
 8005c5a:	463b      	mov	r3, r7
 8005c5c:	2000      	movs	r0, #0
 8005c5e:	f7fa facb 	bl	80001f8 <__aeabi_dsub>
 8005c62:	2200      	movs	r2, #0
 8005c64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c68:	4b18      	ldr	r3, [pc, #96]	; (8005ccc <__kernel_cos+0x18c>)
 8005c6a:	4620      	mov	r0, r4
 8005c6c:	4629      	mov	r1, r5
 8005c6e:	f7fa fc77 	bl	8000560 <__aeabi_dmul>
 8005c72:	4632      	mov	r2, r6
 8005c74:	463b      	mov	r3, r7
 8005c76:	f7fa fabf 	bl	80001f8 <__aeabi_dsub>
 8005c7a:	4652      	mov	r2, sl
 8005c7c:	4606      	mov	r6, r0
 8005c7e:	460f      	mov	r7, r1
 8005c80:	465b      	mov	r3, fp
 8005c82:	4620      	mov	r0, r4
 8005c84:	4629      	mov	r1, r5
 8005c86:	f7fa fc6b 	bl	8000560 <__aeabi_dmul>
 8005c8a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005c8e:	4604      	mov	r4, r0
 8005c90:	460d      	mov	r5, r1
 8005c92:	4640      	mov	r0, r8
 8005c94:	4649      	mov	r1, r9
 8005c96:	f7fa fc63 	bl	8000560 <__aeabi_dmul>
 8005c9a:	4602      	mov	r2, r0
 8005c9c:	460b      	mov	r3, r1
 8005c9e:	4620      	mov	r0, r4
 8005ca0:	4629      	mov	r1, r5
 8005ca2:	f7fa faa9 	bl	80001f8 <__aeabi_dsub>
 8005ca6:	4602      	mov	r2, r0
 8005ca8:	460b      	mov	r3, r1
 8005caa:	4630      	mov	r0, r6
 8005cac:	4639      	mov	r1, r7
 8005cae:	f7fa faa3 	bl	80001f8 <__aeabi_dsub>
 8005cb2:	4602      	mov	r2, r0
 8005cb4:	460b      	mov	r3, r1
 8005cb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005cba:	e7ba      	b.n	8005c32 <__kernel_cos+0xf2>
 8005cbc:	2000      	movs	r0, #0
 8005cbe:	4904      	ldr	r1, [pc, #16]	; (8005cd0 <__kernel_cos+0x190>)
 8005cc0:	e7b9      	b.n	8005c36 <__kernel_cos+0xf6>
 8005cc2:	bf00      	nop
 8005cc4:	f3af 8000 	nop.w
 8005cc8:	3fd33332 	.word	0x3fd33332
 8005ccc:	3fe00000 	.word	0x3fe00000
 8005cd0:	3ff00000 	.word	0x3ff00000
 8005cd4:	3fe90000 	.word	0x3fe90000
 8005cd8:	3fd20000 	.word	0x3fd20000
 8005cdc:	be8838d4 	.word	0xbe8838d4
 8005ce0:	bda8fae9 	.word	0xbda8fae9
 8005ce4:	bdb4b1c4 	.word	0xbdb4b1c4
 8005ce8:	3e21ee9e 	.word	0x3e21ee9e
 8005cec:	809c52ad 	.word	0x809c52ad
 8005cf0:	3e927e4f 	.word	0x3e927e4f
 8005cf4:	19cb1590 	.word	0x19cb1590
 8005cf8:	3efa01a0 	.word	0x3efa01a0
 8005cfc:	16c15177 	.word	0x16c15177
 8005d00:	3f56c16c 	.word	0x3f56c16c
 8005d04:	5555554c 	.word	0x5555554c
 8005d08:	3fa55555 	.word	0x3fa55555
 8005d0c:	00000000 	.word	0x00000000

08005d10 <__kernel_rem_pio2>:
 8005d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d14:	ed2d 8b02 	vpush	{d8}
 8005d18:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8005d1c:	1ed4      	subs	r4, r2, #3
 8005d1e:	9306      	str	r3, [sp, #24]
 8005d20:	9102      	str	r1, [sp, #8]
 8005d22:	4bc3      	ldr	r3, [pc, #780]	; (8006030 <__kernel_rem_pio2+0x320>)
 8005d24:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8005d26:	9009      	str	r0, [sp, #36]	; 0x24
 8005d28:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005d2c:	9300      	str	r3, [sp, #0]
 8005d2e:	9b06      	ldr	r3, [sp, #24]
 8005d30:	3b01      	subs	r3, #1
 8005d32:	9304      	str	r3, [sp, #16]
 8005d34:	2318      	movs	r3, #24
 8005d36:	fb94 f4f3 	sdiv	r4, r4, r3
 8005d3a:	f06f 0317 	mvn.w	r3, #23
 8005d3e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8005d42:	fb04 3303 	mla	r3, r4, r3, r3
 8005d46:	eb03 0a02 	add.w	sl, r3, r2
 8005d4a:	9b00      	ldr	r3, [sp, #0]
 8005d4c:	9a04      	ldr	r2, [sp, #16]
 8005d4e:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8006020 <__kernel_rem_pio2+0x310>
 8005d52:	eb03 0802 	add.w	r8, r3, r2
 8005d56:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8005d58:	1aa7      	subs	r7, r4, r2
 8005d5a:	ae20      	add	r6, sp, #128	; 0x80
 8005d5c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8005d60:	2500      	movs	r5, #0
 8005d62:	4545      	cmp	r5, r8
 8005d64:	dd13      	ble.n	8005d8e <__kernel_rem_pio2+0x7e>
 8005d66:	ed9f 8bae 	vldr	d8, [pc, #696]	; 8006020 <__kernel_rem_pio2+0x310>
 8005d6a:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8005d6e:	2600      	movs	r6, #0
 8005d70:	9b00      	ldr	r3, [sp, #0]
 8005d72:	429e      	cmp	r6, r3
 8005d74:	dc32      	bgt.n	8005ddc <__kernel_rem_pio2+0xcc>
 8005d76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d78:	9303      	str	r3, [sp, #12]
 8005d7a:	9b06      	ldr	r3, [sp, #24]
 8005d7c:	199d      	adds	r5, r3, r6
 8005d7e:	ab20      	add	r3, sp, #128	; 0x80
 8005d80:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8005d84:	9308      	str	r3, [sp, #32]
 8005d86:	ec59 8b18 	vmov	r8, r9, d8
 8005d8a:	2700      	movs	r7, #0
 8005d8c:	e01f      	b.n	8005dce <__kernel_rem_pio2+0xbe>
 8005d8e:	42ef      	cmn	r7, r5
 8005d90:	d407      	bmi.n	8005da2 <__kernel_rem_pio2+0x92>
 8005d92:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8005d96:	f7fa fb7d 	bl	8000494 <__aeabi_i2d>
 8005d9a:	e8e6 0102 	strd	r0, r1, [r6], #8
 8005d9e:	3501      	adds	r5, #1
 8005da0:	e7df      	b.n	8005d62 <__kernel_rem_pio2+0x52>
 8005da2:	ec51 0b18 	vmov	r0, r1, d8
 8005da6:	e7f8      	b.n	8005d9a <__kernel_rem_pio2+0x8a>
 8005da8:	9908      	ldr	r1, [sp, #32]
 8005daa:	9d03      	ldr	r5, [sp, #12]
 8005dac:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8005db0:	9108      	str	r1, [sp, #32]
 8005db2:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8005db6:	9503      	str	r5, [sp, #12]
 8005db8:	f7fa fbd2 	bl	8000560 <__aeabi_dmul>
 8005dbc:	4602      	mov	r2, r0
 8005dbe:	460b      	mov	r3, r1
 8005dc0:	4640      	mov	r0, r8
 8005dc2:	4649      	mov	r1, r9
 8005dc4:	f7fa fa1a 	bl	80001fc <__adddf3>
 8005dc8:	3701      	adds	r7, #1
 8005dca:	4680      	mov	r8, r0
 8005dcc:	4689      	mov	r9, r1
 8005dce:	9b04      	ldr	r3, [sp, #16]
 8005dd0:	429f      	cmp	r7, r3
 8005dd2:	dde9      	ble.n	8005da8 <__kernel_rem_pio2+0x98>
 8005dd4:	e8eb 8902 	strd	r8, r9, [fp], #8
 8005dd8:	3601      	adds	r6, #1
 8005dda:	e7c9      	b.n	8005d70 <__kernel_rem_pio2+0x60>
 8005ddc:	9b00      	ldr	r3, [sp, #0]
 8005dde:	9f00      	ldr	r7, [sp, #0]
 8005de0:	aa0c      	add	r2, sp, #48	; 0x30
 8005de2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005de6:	930b      	str	r3, [sp, #44]	; 0x2c
 8005de8:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8005dea:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8005dee:	930a      	str	r3, [sp, #40]	; 0x28
 8005df0:	ab98      	add	r3, sp, #608	; 0x260
 8005df2:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 8005df6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005dfa:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005dfe:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8005e02:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005e06:	9308      	str	r3, [sp, #32]
 8005e08:	9a08      	ldr	r2, [sp, #32]
 8005e0a:	ab98      	add	r3, sp, #608	; 0x260
 8005e0c:	4413      	add	r3, r2
 8005e0e:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 8005e12:	2600      	movs	r6, #0
 8005e14:	1bbb      	subs	r3, r7, r6
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	dc77      	bgt.n	8005f0a <__kernel_rem_pio2+0x1fa>
 8005e1a:	ec49 8b10 	vmov	d0, r8, r9
 8005e1e:	4650      	mov	r0, sl
 8005e20:	f000 fc0e 	bl	8006640 <scalbn>
 8005e24:	ec55 4b10 	vmov	r4, r5, d0
 8005e28:	2200      	movs	r2, #0
 8005e2a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8005e2e:	ee10 0a10 	vmov	r0, s0
 8005e32:	4629      	mov	r1, r5
 8005e34:	f7fa fb94 	bl	8000560 <__aeabi_dmul>
 8005e38:	ec41 0b10 	vmov	d0, r0, r1
 8005e3c:	f000 fb7c 	bl	8006538 <floor>
 8005e40:	2200      	movs	r2, #0
 8005e42:	ec51 0b10 	vmov	r0, r1, d0
 8005e46:	4b7b      	ldr	r3, [pc, #492]	; (8006034 <__kernel_rem_pio2+0x324>)
 8005e48:	f7fa fb8a 	bl	8000560 <__aeabi_dmul>
 8005e4c:	4602      	mov	r2, r0
 8005e4e:	460b      	mov	r3, r1
 8005e50:	4620      	mov	r0, r4
 8005e52:	4629      	mov	r1, r5
 8005e54:	f7fa f9d0 	bl	80001f8 <__aeabi_dsub>
 8005e58:	460d      	mov	r5, r1
 8005e5a:	4604      	mov	r4, r0
 8005e5c:	f7fa fe1a 	bl	8000a94 <__aeabi_d2iz>
 8005e60:	9003      	str	r0, [sp, #12]
 8005e62:	f7fa fb17 	bl	8000494 <__aeabi_i2d>
 8005e66:	4602      	mov	r2, r0
 8005e68:	460b      	mov	r3, r1
 8005e6a:	4620      	mov	r0, r4
 8005e6c:	4629      	mov	r1, r5
 8005e6e:	f7fa f9c3 	bl	80001f8 <__aeabi_dsub>
 8005e72:	f1ba 0f00 	cmp.w	sl, #0
 8005e76:	4680      	mov	r8, r0
 8005e78:	4689      	mov	r9, r1
 8005e7a:	dd6b      	ble.n	8005f54 <__kernel_rem_pio2+0x244>
 8005e7c:	1e7a      	subs	r2, r7, #1
 8005e7e:	ab0c      	add	r3, sp, #48	; 0x30
 8005e80:	f1ca 0118 	rsb	r1, sl, #24
 8005e84:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8005e88:	9c03      	ldr	r4, [sp, #12]
 8005e8a:	fa40 f301 	asr.w	r3, r0, r1
 8005e8e:	441c      	add	r4, r3
 8005e90:	408b      	lsls	r3, r1
 8005e92:	1ac0      	subs	r0, r0, r3
 8005e94:	ab0c      	add	r3, sp, #48	; 0x30
 8005e96:	9403      	str	r4, [sp, #12]
 8005e98:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8005e9c:	f1ca 0317 	rsb	r3, sl, #23
 8005ea0:	fa40 fb03 	asr.w	fp, r0, r3
 8005ea4:	f1bb 0f00 	cmp.w	fp, #0
 8005ea8:	dd62      	ble.n	8005f70 <__kernel_rem_pio2+0x260>
 8005eaa:	9b03      	ldr	r3, [sp, #12]
 8005eac:	2200      	movs	r2, #0
 8005eae:	3301      	adds	r3, #1
 8005eb0:	9303      	str	r3, [sp, #12]
 8005eb2:	4614      	mov	r4, r2
 8005eb4:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8005eb8:	4297      	cmp	r7, r2
 8005eba:	f300 8089 	bgt.w	8005fd0 <__kernel_rem_pio2+0x2c0>
 8005ebe:	f1ba 0f00 	cmp.w	sl, #0
 8005ec2:	dd07      	ble.n	8005ed4 <__kernel_rem_pio2+0x1c4>
 8005ec4:	f1ba 0f01 	cmp.w	sl, #1
 8005ec8:	f000 8096 	beq.w	8005ff8 <__kernel_rem_pio2+0x2e8>
 8005ecc:	f1ba 0f02 	cmp.w	sl, #2
 8005ed0:	f000 809c 	beq.w	800600c <__kernel_rem_pio2+0x2fc>
 8005ed4:	f1bb 0f02 	cmp.w	fp, #2
 8005ed8:	d14a      	bne.n	8005f70 <__kernel_rem_pio2+0x260>
 8005eda:	4642      	mov	r2, r8
 8005edc:	464b      	mov	r3, r9
 8005ede:	2000      	movs	r0, #0
 8005ee0:	4955      	ldr	r1, [pc, #340]	; (8006038 <__kernel_rem_pio2+0x328>)
 8005ee2:	f7fa f989 	bl	80001f8 <__aeabi_dsub>
 8005ee6:	4680      	mov	r8, r0
 8005ee8:	4689      	mov	r9, r1
 8005eea:	2c00      	cmp	r4, #0
 8005eec:	d040      	beq.n	8005f70 <__kernel_rem_pio2+0x260>
 8005eee:	4650      	mov	r0, sl
 8005ef0:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8006028 <__kernel_rem_pio2+0x318>
 8005ef4:	f000 fba4 	bl	8006640 <scalbn>
 8005ef8:	4640      	mov	r0, r8
 8005efa:	4649      	mov	r1, r9
 8005efc:	ec53 2b10 	vmov	r2, r3, d0
 8005f00:	f7fa f97a 	bl	80001f8 <__aeabi_dsub>
 8005f04:	4680      	mov	r8, r0
 8005f06:	4689      	mov	r9, r1
 8005f08:	e032      	b.n	8005f70 <__kernel_rem_pio2+0x260>
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	4b4b      	ldr	r3, [pc, #300]	; (800603c <__kernel_rem_pio2+0x32c>)
 8005f0e:	4640      	mov	r0, r8
 8005f10:	4649      	mov	r1, r9
 8005f12:	f7fa fb25 	bl	8000560 <__aeabi_dmul>
 8005f16:	f7fa fdbd 	bl	8000a94 <__aeabi_d2iz>
 8005f1a:	f7fa fabb 	bl	8000494 <__aeabi_i2d>
 8005f1e:	2200      	movs	r2, #0
 8005f20:	4b47      	ldr	r3, [pc, #284]	; (8006040 <__kernel_rem_pio2+0x330>)
 8005f22:	4604      	mov	r4, r0
 8005f24:	460d      	mov	r5, r1
 8005f26:	f7fa fb1b 	bl	8000560 <__aeabi_dmul>
 8005f2a:	4602      	mov	r2, r0
 8005f2c:	460b      	mov	r3, r1
 8005f2e:	4640      	mov	r0, r8
 8005f30:	4649      	mov	r1, r9
 8005f32:	f7fa f961 	bl	80001f8 <__aeabi_dsub>
 8005f36:	f7fa fdad 	bl	8000a94 <__aeabi_d2iz>
 8005f3a:	ab0c      	add	r3, sp, #48	; 0x30
 8005f3c:	4629      	mov	r1, r5
 8005f3e:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 8005f42:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8005f46:	4620      	mov	r0, r4
 8005f48:	f7fa f958 	bl	80001fc <__adddf3>
 8005f4c:	3601      	adds	r6, #1
 8005f4e:	4680      	mov	r8, r0
 8005f50:	4689      	mov	r9, r1
 8005f52:	e75f      	b.n	8005e14 <__kernel_rem_pio2+0x104>
 8005f54:	d106      	bne.n	8005f64 <__kernel_rem_pio2+0x254>
 8005f56:	1e7b      	subs	r3, r7, #1
 8005f58:	aa0c      	add	r2, sp, #48	; 0x30
 8005f5a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8005f5e:	ea4f 5be0 	mov.w	fp, r0, asr #23
 8005f62:	e79f      	b.n	8005ea4 <__kernel_rem_pio2+0x194>
 8005f64:	2200      	movs	r2, #0
 8005f66:	4b37      	ldr	r3, [pc, #220]	; (8006044 <__kernel_rem_pio2+0x334>)
 8005f68:	f7fa fd80 	bl	8000a6c <__aeabi_dcmpge>
 8005f6c:	bb68      	cbnz	r0, 8005fca <__kernel_rem_pio2+0x2ba>
 8005f6e:	4683      	mov	fp, r0
 8005f70:	2200      	movs	r2, #0
 8005f72:	2300      	movs	r3, #0
 8005f74:	4640      	mov	r0, r8
 8005f76:	4649      	mov	r1, r9
 8005f78:	f7fa fd5a 	bl	8000a30 <__aeabi_dcmpeq>
 8005f7c:	2800      	cmp	r0, #0
 8005f7e:	f000 80c1 	beq.w	8006104 <__kernel_rem_pio2+0x3f4>
 8005f82:	1e7c      	subs	r4, r7, #1
 8005f84:	4623      	mov	r3, r4
 8005f86:	2200      	movs	r2, #0
 8005f88:	9900      	ldr	r1, [sp, #0]
 8005f8a:	428b      	cmp	r3, r1
 8005f8c:	da5c      	bge.n	8006048 <__kernel_rem_pio2+0x338>
 8005f8e:	2a00      	cmp	r2, #0
 8005f90:	f040 808b 	bne.w	80060aa <__kernel_rem_pio2+0x39a>
 8005f94:	2401      	movs	r4, #1
 8005f96:	f06f 0203 	mvn.w	r2, #3
 8005f9a:	fb02 f304 	mul.w	r3, r2, r4
 8005f9e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005fa0:	58cb      	ldr	r3, [r1, r3]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d056      	beq.n	8006054 <__kernel_rem_pio2+0x344>
 8005fa6:	9b08      	ldr	r3, [sp, #32]
 8005fa8:	aa98      	add	r2, sp, #608	; 0x260
 8005faa:	4413      	add	r3, r2
 8005fac:	f1a3 0b90 	sub.w	fp, r3, #144	; 0x90
 8005fb0:	9b06      	ldr	r3, [sp, #24]
 8005fb2:	19dd      	adds	r5, r3, r7
 8005fb4:	ab20      	add	r3, sp, #128	; 0x80
 8005fb6:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005fba:	19e3      	adds	r3, r4, r7
 8005fbc:	1c7e      	adds	r6, r7, #1
 8005fbe:	9303      	str	r3, [sp, #12]
 8005fc0:	9b03      	ldr	r3, [sp, #12]
 8005fc2:	429e      	cmp	r6, r3
 8005fc4:	dd48      	ble.n	8006058 <__kernel_rem_pio2+0x348>
 8005fc6:	461f      	mov	r7, r3
 8005fc8:	e712      	b.n	8005df0 <__kernel_rem_pio2+0xe0>
 8005fca:	f04f 0b02 	mov.w	fp, #2
 8005fce:	e76c      	b.n	8005eaa <__kernel_rem_pio2+0x19a>
 8005fd0:	ab0c      	add	r3, sp, #48	; 0x30
 8005fd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fd6:	b94c      	cbnz	r4, 8005fec <__kernel_rem_pio2+0x2dc>
 8005fd8:	b12b      	cbz	r3, 8005fe6 <__kernel_rem_pio2+0x2d6>
 8005fda:	a80c      	add	r0, sp, #48	; 0x30
 8005fdc:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8005fe0:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	3201      	adds	r2, #1
 8005fe8:	461c      	mov	r4, r3
 8005fea:	e765      	b.n	8005eb8 <__kernel_rem_pio2+0x1a8>
 8005fec:	a80c      	add	r0, sp, #48	; 0x30
 8005fee:	1acb      	subs	r3, r1, r3
 8005ff0:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8005ff4:	4623      	mov	r3, r4
 8005ff6:	e7f6      	b.n	8005fe6 <__kernel_rem_pio2+0x2d6>
 8005ff8:	1e7a      	subs	r2, r7, #1
 8005ffa:	ab0c      	add	r3, sp, #48	; 0x30
 8005ffc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006000:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8006004:	a90c      	add	r1, sp, #48	; 0x30
 8006006:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800600a:	e763      	b.n	8005ed4 <__kernel_rem_pio2+0x1c4>
 800600c:	1e7a      	subs	r2, r7, #1
 800600e:	ab0c      	add	r3, sp, #48	; 0x30
 8006010:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006014:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8006018:	e7f4      	b.n	8006004 <__kernel_rem_pio2+0x2f4>
 800601a:	bf00      	nop
 800601c:	f3af 8000 	nop.w
	...
 800602c:	3ff00000 	.word	0x3ff00000
 8006030:	08007b00 	.word	0x08007b00
 8006034:	40200000 	.word	0x40200000
 8006038:	3ff00000 	.word	0x3ff00000
 800603c:	3e700000 	.word	0x3e700000
 8006040:	41700000 	.word	0x41700000
 8006044:	3fe00000 	.word	0x3fe00000
 8006048:	a90c      	add	r1, sp, #48	; 0x30
 800604a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800604e:	3b01      	subs	r3, #1
 8006050:	430a      	orrs	r2, r1
 8006052:	e799      	b.n	8005f88 <__kernel_rem_pio2+0x278>
 8006054:	3401      	adds	r4, #1
 8006056:	e7a0      	b.n	8005f9a <__kernel_rem_pio2+0x28a>
 8006058:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800605a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800605e:	f7fa fa19 	bl	8000494 <__aeabi_i2d>
 8006062:	e8e5 0102 	strd	r0, r1, [r5], #8
 8006066:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006068:	9508      	str	r5, [sp, #32]
 800606a:	461c      	mov	r4, r3
 800606c:	2700      	movs	r7, #0
 800606e:	f04f 0800 	mov.w	r8, #0
 8006072:	f04f 0900 	mov.w	r9, #0
 8006076:	9b04      	ldr	r3, [sp, #16]
 8006078:	429f      	cmp	r7, r3
 800607a:	dd03      	ble.n	8006084 <__kernel_rem_pio2+0x374>
 800607c:	e8eb 8902 	strd	r8, r9, [fp], #8
 8006080:	3601      	adds	r6, #1
 8006082:	e79d      	b.n	8005fc0 <__kernel_rem_pio2+0x2b0>
 8006084:	9908      	ldr	r1, [sp, #32]
 8006086:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800608a:	9108      	str	r1, [sp, #32]
 800608c:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8006090:	f7fa fa66 	bl	8000560 <__aeabi_dmul>
 8006094:	4602      	mov	r2, r0
 8006096:	460b      	mov	r3, r1
 8006098:	4640      	mov	r0, r8
 800609a:	4649      	mov	r1, r9
 800609c:	f7fa f8ae 	bl	80001fc <__adddf3>
 80060a0:	3701      	adds	r7, #1
 80060a2:	4680      	mov	r8, r0
 80060a4:	4689      	mov	r9, r1
 80060a6:	e7e6      	b.n	8006076 <__kernel_rem_pio2+0x366>
 80060a8:	3c01      	subs	r4, #1
 80060aa:	ab0c      	add	r3, sp, #48	; 0x30
 80060ac:	f1aa 0a18 	sub.w	sl, sl, #24
 80060b0:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d0f7      	beq.n	80060a8 <__kernel_rem_pio2+0x398>
 80060b8:	4650      	mov	r0, sl
 80060ba:	ed9f 0bb5 	vldr	d0, [pc, #724]	; 8006390 <__kernel_rem_pio2+0x680>
 80060be:	f000 fabf 	bl	8006640 <scalbn>
 80060c2:	00e5      	lsls	r5, r4, #3
 80060c4:	ab98      	add	r3, sp, #608	; 0x260
 80060c6:	eb03 0905 	add.w	r9, r3, r5
 80060ca:	ec57 6b10 	vmov	r6, r7, d0
 80060ce:	f1a9 0998 	sub.w	r9, r9, #152	; 0x98
 80060d2:	46a0      	mov	r8, r4
 80060d4:	f1b8 0f00 	cmp.w	r8, #0
 80060d8:	da4d      	bge.n	8006176 <__kernel_rem_pio2+0x466>
 80060da:	ed9f 8baf 	vldr	d8, [pc, #700]	; 8006398 <__kernel_rem_pio2+0x688>
 80060de:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
 80060e2:	2300      	movs	r3, #0
 80060e4:	9304      	str	r3, [sp, #16]
 80060e6:	4657      	mov	r7, sl
 80060e8:	9b04      	ldr	r3, [sp, #16]
 80060ea:	ebb4 0903 	subs.w	r9, r4, r3
 80060ee:	d476      	bmi.n	80061de <__kernel_rem_pio2+0x4ce>
 80060f0:	4bab      	ldr	r3, [pc, #684]	; (80063a0 <__kernel_rem_pio2+0x690>)
 80060f2:	461e      	mov	r6, r3
 80060f4:	ab70      	add	r3, sp, #448	; 0x1c0
 80060f6:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80060fa:	ed8d 8b06 	vstr	d8, [sp, #24]
 80060fe:	f04f 0800 	mov.w	r8, #0
 8006102:	e05e      	b.n	80061c2 <__kernel_rem_pio2+0x4b2>
 8006104:	f1ca 0000 	rsb	r0, sl, #0
 8006108:	ec49 8b10 	vmov	d0, r8, r9
 800610c:	f000 fa98 	bl	8006640 <scalbn>
 8006110:	ec55 4b10 	vmov	r4, r5, d0
 8006114:	2200      	movs	r2, #0
 8006116:	4ba3      	ldr	r3, [pc, #652]	; (80063a4 <__kernel_rem_pio2+0x694>)
 8006118:	ee10 0a10 	vmov	r0, s0
 800611c:	4629      	mov	r1, r5
 800611e:	f7fa fca5 	bl	8000a6c <__aeabi_dcmpge>
 8006122:	b1f8      	cbz	r0, 8006164 <__kernel_rem_pio2+0x454>
 8006124:	2200      	movs	r2, #0
 8006126:	4ba0      	ldr	r3, [pc, #640]	; (80063a8 <__kernel_rem_pio2+0x698>)
 8006128:	4620      	mov	r0, r4
 800612a:	4629      	mov	r1, r5
 800612c:	f7fa fa18 	bl	8000560 <__aeabi_dmul>
 8006130:	f7fa fcb0 	bl	8000a94 <__aeabi_d2iz>
 8006134:	4606      	mov	r6, r0
 8006136:	f7fa f9ad 	bl	8000494 <__aeabi_i2d>
 800613a:	2200      	movs	r2, #0
 800613c:	4b99      	ldr	r3, [pc, #612]	; (80063a4 <__kernel_rem_pio2+0x694>)
 800613e:	f7fa fa0f 	bl	8000560 <__aeabi_dmul>
 8006142:	460b      	mov	r3, r1
 8006144:	4602      	mov	r2, r0
 8006146:	4629      	mov	r1, r5
 8006148:	4620      	mov	r0, r4
 800614a:	f7fa f855 	bl	80001f8 <__aeabi_dsub>
 800614e:	f7fa fca1 	bl	8000a94 <__aeabi_d2iz>
 8006152:	1c7c      	adds	r4, r7, #1
 8006154:	ab0c      	add	r3, sp, #48	; 0x30
 8006156:	f10a 0a18 	add.w	sl, sl, #24
 800615a:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800615e:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 8006162:	e7a9      	b.n	80060b8 <__kernel_rem_pio2+0x3a8>
 8006164:	4620      	mov	r0, r4
 8006166:	4629      	mov	r1, r5
 8006168:	f7fa fc94 	bl	8000a94 <__aeabi_d2iz>
 800616c:	ab0c      	add	r3, sp, #48	; 0x30
 800616e:	463c      	mov	r4, r7
 8006170:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8006174:	e7a0      	b.n	80060b8 <__kernel_rem_pio2+0x3a8>
 8006176:	ab0c      	add	r3, sp, #48	; 0x30
 8006178:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800617c:	f7fa f98a 	bl	8000494 <__aeabi_i2d>
 8006180:	4632      	mov	r2, r6
 8006182:	463b      	mov	r3, r7
 8006184:	f7fa f9ec 	bl	8000560 <__aeabi_dmul>
 8006188:	2200      	movs	r2, #0
 800618a:	e969 0102 	strd	r0, r1, [r9, #-8]!
 800618e:	4b86      	ldr	r3, [pc, #536]	; (80063a8 <__kernel_rem_pio2+0x698>)
 8006190:	4630      	mov	r0, r6
 8006192:	4639      	mov	r1, r7
 8006194:	f7fa f9e4 	bl	8000560 <__aeabi_dmul>
 8006198:	f108 38ff 	add.w	r8, r8, #4294967295
 800619c:	4606      	mov	r6, r0
 800619e:	460f      	mov	r7, r1
 80061a0:	e798      	b.n	80060d4 <__kernel_rem_pio2+0x3c4>
 80061a2:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 80061a6:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 80061aa:	f7fa f9d9 	bl	8000560 <__aeabi_dmul>
 80061ae:	4602      	mov	r2, r0
 80061b0:	460b      	mov	r3, r1
 80061b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80061b6:	f7fa f821 	bl	80001fc <__adddf3>
 80061ba:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80061be:	f108 0801 	add.w	r8, r8, #1
 80061c2:	9b00      	ldr	r3, [sp, #0]
 80061c4:	4598      	cmp	r8, r3
 80061c6:	dc02      	bgt.n	80061ce <__kernel_rem_pio2+0x4be>
 80061c8:	9b04      	ldr	r3, [sp, #16]
 80061ca:	4598      	cmp	r8, r3
 80061cc:	dde9      	ble.n	80061a2 <__kernel_rem_pio2+0x492>
 80061ce:	9b04      	ldr	r3, [sp, #16]
 80061d0:	ed9d 7b06 	vldr	d7, [sp, #24]
 80061d4:	3301      	adds	r3, #1
 80061d6:	ecaa 7b02 	vstmia	sl!, {d7}
 80061da:	9304      	str	r3, [sp, #16]
 80061dc:	e784      	b.n	80060e8 <__kernel_rem_pio2+0x3d8>
 80061de:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80061e0:	2b03      	cmp	r3, #3
 80061e2:	d85d      	bhi.n	80062a0 <__kernel_rem_pio2+0x590>
 80061e4:	e8df f003 	tbb	[pc, r3]
 80061e8:	0226264b 	.word	0x0226264b
 80061ec:	ab98      	add	r3, sp, #608	; 0x260
 80061ee:	441d      	add	r5, r3
 80061f0:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 80061f4:	462e      	mov	r6, r5
 80061f6:	46a2      	mov	sl, r4
 80061f8:	f1ba 0f00 	cmp.w	sl, #0
 80061fc:	dc6e      	bgt.n	80062dc <__kernel_rem_pio2+0x5cc>
 80061fe:	462e      	mov	r6, r5
 8006200:	46a2      	mov	sl, r4
 8006202:	f1ba 0f01 	cmp.w	sl, #1
 8006206:	f300 808a 	bgt.w	800631e <__kernel_rem_pio2+0x60e>
 800620a:	2000      	movs	r0, #0
 800620c:	2100      	movs	r1, #0
 800620e:	2c01      	cmp	r4, #1
 8006210:	f300 80a6 	bgt.w	8006360 <__kernel_rem_pio2+0x650>
 8006214:	f1bb 0f00 	cmp.w	fp, #0
 8006218:	f040 80a8 	bne.w	800636c <__kernel_rem_pio2+0x65c>
 800621c:	e9dd 2348 	ldrd	r2, r3, [sp, #288]	; 0x120
 8006220:	9c02      	ldr	r4, [sp, #8]
 8006222:	e9c4 2300 	strd	r2, r3, [r4]
 8006226:	e9dd 234a 	ldrd	r2, r3, [sp, #296]	; 0x128
 800622a:	e9c4 0104 	strd	r0, r1, [r4, #16]
 800622e:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8006232:	e035      	b.n	80062a0 <__kernel_rem_pio2+0x590>
 8006234:	3508      	adds	r5, #8
 8006236:	ab48      	add	r3, sp, #288	; 0x120
 8006238:	441d      	add	r5, r3
 800623a:	4626      	mov	r6, r4
 800623c:	2000      	movs	r0, #0
 800623e:	2100      	movs	r1, #0
 8006240:	2e00      	cmp	r6, #0
 8006242:	da3c      	bge.n	80062be <__kernel_rem_pio2+0x5ae>
 8006244:	f1bb 0f00 	cmp.w	fp, #0
 8006248:	d03f      	beq.n	80062ca <__kernel_rem_pio2+0x5ba>
 800624a:	4602      	mov	r2, r0
 800624c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006250:	9d02      	ldr	r5, [sp, #8]
 8006252:	e9c5 2300 	strd	r2, r3, [r5]
 8006256:	4602      	mov	r2, r0
 8006258:	460b      	mov	r3, r1
 800625a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800625e:	f7f9 ffcb 	bl	80001f8 <__aeabi_dsub>
 8006262:	ae4a      	add	r6, sp, #296	; 0x128
 8006264:	2501      	movs	r5, #1
 8006266:	42ac      	cmp	r4, r5
 8006268:	da32      	bge.n	80062d0 <__kernel_rem_pio2+0x5c0>
 800626a:	f1bb 0f00 	cmp.w	fp, #0
 800626e:	d002      	beq.n	8006276 <__kernel_rem_pio2+0x566>
 8006270:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006274:	4619      	mov	r1, r3
 8006276:	9b02      	ldr	r3, [sp, #8]
 8006278:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800627c:	e010      	b.n	80062a0 <__kernel_rem_pio2+0x590>
 800627e:	ab98      	add	r3, sp, #608	; 0x260
 8006280:	441d      	add	r5, r3
 8006282:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 8006286:	2000      	movs	r0, #0
 8006288:	2100      	movs	r1, #0
 800628a:	2c00      	cmp	r4, #0
 800628c:	da11      	bge.n	80062b2 <__kernel_rem_pio2+0x5a2>
 800628e:	f1bb 0f00 	cmp.w	fp, #0
 8006292:	d002      	beq.n	800629a <__kernel_rem_pio2+0x58a>
 8006294:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006298:	4619      	mov	r1, r3
 800629a:	9b02      	ldr	r3, [sp, #8]
 800629c:	e9c3 0100 	strd	r0, r1, [r3]
 80062a0:	9b03      	ldr	r3, [sp, #12]
 80062a2:	f003 0007 	and.w	r0, r3, #7
 80062a6:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 80062aa:	ecbd 8b02 	vpop	{d8}
 80062ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062b2:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80062b6:	f7f9 ffa1 	bl	80001fc <__adddf3>
 80062ba:	3c01      	subs	r4, #1
 80062bc:	e7e5      	b.n	800628a <__kernel_rem_pio2+0x57a>
 80062be:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80062c2:	f7f9 ff9b 	bl	80001fc <__adddf3>
 80062c6:	3e01      	subs	r6, #1
 80062c8:	e7ba      	b.n	8006240 <__kernel_rem_pio2+0x530>
 80062ca:	4602      	mov	r2, r0
 80062cc:	460b      	mov	r3, r1
 80062ce:	e7bf      	b.n	8006250 <__kernel_rem_pio2+0x540>
 80062d0:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 80062d4:	f7f9 ff92 	bl	80001fc <__adddf3>
 80062d8:	3501      	adds	r5, #1
 80062da:	e7c4      	b.n	8006266 <__kernel_rem_pio2+0x556>
 80062dc:	ed16 7b02 	vldr	d7, [r6, #-8]
 80062e0:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 80062e4:	ec53 2b17 	vmov	r2, r3, d7
 80062e8:	4640      	mov	r0, r8
 80062ea:	4649      	mov	r1, r9
 80062ec:	ed8d 7b00 	vstr	d7, [sp]
 80062f0:	f7f9 ff84 	bl	80001fc <__adddf3>
 80062f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80062f8:	4602      	mov	r2, r0
 80062fa:	460b      	mov	r3, r1
 80062fc:	4640      	mov	r0, r8
 80062fe:	4649      	mov	r1, r9
 8006300:	f7f9 ff7a 	bl	80001f8 <__aeabi_dsub>
 8006304:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006308:	f7f9 ff78 	bl	80001fc <__adddf3>
 800630c:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006310:	e966 0102 	strd	r0, r1, [r6, #-8]!
 8006314:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006318:	ed06 7b02 	vstr	d7, [r6, #-8]
 800631c:	e76c      	b.n	80061f8 <__kernel_rem_pio2+0x4e8>
 800631e:	ed16 7b02 	vldr	d7, [r6, #-8]
 8006322:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 8006326:	ec53 2b17 	vmov	r2, r3, d7
 800632a:	4640      	mov	r0, r8
 800632c:	4649      	mov	r1, r9
 800632e:	ed8d 7b00 	vstr	d7, [sp]
 8006332:	f7f9 ff63 	bl	80001fc <__adddf3>
 8006336:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800633a:	4602      	mov	r2, r0
 800633c:	460b      	mov	r3, r1
 800633e:	4640      	mov	r0, r8
 8006340:	4649      	mov	r1, r9
 8006342:	f7f9 ff59 	bl	80001f8 <__aeabi_dsub>
 8006346:	e9dd 2300 	ldrd	r2, r3, [sp]
 800634a:	f7f9 ff57 	bl	80001fc <__adddf3>
 800634e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006352:	e966 0102 	strd	r0, r1, [r6, #-8]!
 8006356:	f10a 3aff 	add.w	sl, sl, #4294967295
 800635a:	ed06 7b02 	vstr	d7, [r6, #-8]
 800635e:	e750      	b.n	8006202 <__kernel_rem_pio2+0x4f2>
 8006360:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8006364:	f7f9 ff4a 	bl	80001fc <__adddf3>
 8006368:	3c01      	subs	r4, #1
 800636a:	e750      	b.n	800620e <__kernel_rem_pio2+0x4fe>
 800636c:	9a02      	ldr	r2, [sp, #8]
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	6013      	str	r3, [r2, #0]
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6110      	str	r0, [r2, #16]
 8006376:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800637a:	6053      	str	r3, [r2, #4]
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	6093      	str	r3, [r2, #8]
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006386:	60d3      	str	r3, [r2, #12]
 8006388:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800638c:	6153      	str	r3, [r2, #20]
 800638e:	e787      	b.n	80062a0 <__kernel_rem_pio2+0x590>
 8006390:	00000000 	.word	0x00000000
 8006394:	3ff00000 	.word	0x3ff00000
	...
 80063a0:	08007ac0 	.word	0x08007ac0
 80063a4:	41700000 	.word	0x41700000
 80063a8:	3e700000 	.word	0x3e700000
 80063ac:	00000000 	.word	0x00000000

080063b0 <__kernel_sin>:
 80063b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063b4:	ec55 4b10 	vmov	r4, r5, d0
 80063b8:	b085      	sub	sp, #20
 80063ba:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80063be:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80063c2:	ed8d 1b00 	vstr	d1, [sp]
 80063c6:	9002      	str	r0, [sp, #8]
 80063c8:	da06      	bge.n	80063d8 <__kernel_sin+0x28>
 80063ca:	ee10 0a10 	vmov	r0, s0
 80063ce:	4629      	mov	r1, r5
 80063d0:	f7fa fb60 	bl	8000a94 <__aeabi_d2iz>
 80063d4:	2800      	cmp	r0, #0
 80063d6:	d051      	beq.n	800647c <__kernel_sin+0xcc>
 80063d8:	4622      	mov	r2, r4
 80063da:	462b      	mov	r3, r5
 80063dc:	4620      	mov	r0, r4
 80063de:	4629      	mov	r1, r5
 80063e0:	f7fa f8be 	bl	8000560 <__aeabi_dmul>
 80063e4:	4682      	mov	sl, r0
 80063e6:	468b      	mov	fp, r1
 80063e8:	4602      	mov	r2, r0
 80063ea:	460b      	mov	r3, r1
 80063ec:	4620      	mov	r0, r4
 80063ee:	4629      	mov	r1, r5
 80063f0:	f7fa f8b6 	bl	8000560 <__aeabi_dmul>
 80063f4:	a341      	add	r3, pc, #260	; (adr r3, 80064fc <__kernel_sin+0x14c>)
 80063f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063fa:	4680      	mov	r8, r0
 80063fc:	4689      	mov	r9, r1
 80063fe:	4650      	mov	r0, sl
 8006400:	4659      	mov	r1, fp
 8006402:	f7fa f8ad 	bl	8000560 <__aeabi_dmul>
 8006406:	a33f      	add	r3, pc, #252	; (adr r3, 8006504 <__kernel_sin+0x154>)
 8006408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800640c:	f7f9 fef4 	bl	80001f8 <__aeabi_dsub>
 8006410:	4652      	mov	r2, sl
 8006412:	465b      	mov	r3, fp
 8006414:	f7fa f8a4 	bl	8000560 <__aeabi_dmul>
 8006418:	a33c      	add	r3, pc, #240	; (adr r3, 800650c <__kernel_sin+0x15c>)
 800641a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800641e:	f7f9 feed 	bl	80001fc <__adddf3>
 8006422:	4652      	mov	r2, sl
 8006424:	465b      	mov	r3, fp
 8006426:	f7fa f89b 	bl	8000560 <__aeabi_dmul>
 800642a:	a33a      	add	r3, pc, #232	; (adr r3, 8006514 <__kernel_sin+0x164>)
 800642c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006430:	f7f9 fee2 	bl	80001f8 <__aeabi_dsub>
 8006434:	4652      	mov	r2, sl
 8006436:	465b      	mov	r3, fp
 8006438:	f7fa f892 	bl	8000560 <__aeabi_dmul>
 800643c:	a337      	add	r3, pc, #220	; (adr r3, 800651c <__kernel_sin+0x16c>)
 800643e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006442:	f7f9 fedb 	bl	80001fc <__adddf3>
 8006446:	9b02      	ldr	r3, [sp, #8]
 8006448:	4606      	mov	r6, r0
 800644a:	460f      	mov	r7, r1
 800644c:	b9db      	cbnz	r3, 8006486 <__kernel_sin+0xd6>
 800644e:	4602      	mov	r2, r0
 8006450:	460b      	mov	r3, r1
 8006452:	4650      	mov	r0, sl
 8006454:	4659      	mov	r1, fp
 8006456:	f7fa f883 	bl	8000560 <__aeabi_dmul>
 800645a:	a325      	add	r3, pc, #148	; (adr r3, 80064f0 <__kernel_sin+0x140>)
 800645c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006460:	f7f9 feca 	bl	80001f8 <__aeabi_dsub>
 8006464:	4642      	mov	r2, r8
 8006466:	464b      	mov	r3, r9
 8006468:	f7fa f87a 	bl	8000560 <__aeabi_dmul>
 800646c:	4602      	mov	r2, r0
 800646e:	460b      	mov	r3, r1
 8006470:	4620      	mov	r0, r4
 8006472:	4629      	mov	r1, r5
 8006474:	f7f9 fec2 	bl	80001fc <__adddf3>
 8006478:	4604      	mov	r4, r0
 800647a:	460d      	mov	r5, r1
 800647c:	ec45 4b10 	vmov	d0, r4, r5
 8006480:	b005      	add	sp, #20
 8006482:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006486:	2200      	movs	r2, #0
 8006488:	4b1b      	ldr	r3, [pc, #108]	; (80064f8 <__kernel_sin+0x148>)
 800648a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800648e:	f7fa f867 	bl	8000560 <__aeabi_dmul>
 8006492:	4632      	mov	r2, r6
 8006494:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006498:	463b      	mov	r3, r7
 800649a:	4640      	mov	r0, r8
 800649c:	4649      	mov	r1, r9
 800649e:	f7fa f85f 	bl	8000560 <__aeabi_dmul>
 80064a2:	4602      	mov	r2, r0
 80064a4:	460b      	mov	r3, r1
 80064a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80064aa:	f7f9 fea5 	bl	80001f8 <__aeabi_dsub>
 80064ae:	4652      	mov	r2, sl
 80064b0:	465b      	mov	r3, fp
 80064b2:	f7fa f855 	bl	8000560 <__aeabi_dmul>
 80064b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80064ba:	f7f9 fe9d 	bl	80001f8 <__aeabi_dsub>
 80064be:	a30c      	add	r3, pc, #48	; (adr r3, 80064f0 <__kernel_sin+0x140>)
 80064c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064c4:	4606      	mov	r6, r0
 80064c6:	460f      	mov	r7, r1
 80064c8:	4640      	mov	r0, r8
 80064ca:	4649      	mov	r1, r9
 80064cc:	f7fa f848 	bl	8000560 <__aeabi_dmul>
 80064d0:	4602      	mov	r2, r0
 80064d2:	460b      	mov	r3, r1
 80064d4:	4630      	mov	r0, r6
 80064d6:	4639      	mov	r1, r7
 80064d8:	f7f9 fe90 	bl	80001fc <__adddf3>
 80064dc:	4602      	mov	r2, r0
 80064de:	460b      	mov	r3, r1
 80064e0:	4620      	mov	r0, r4
 80064e2:	4629      	mov	r1, r5
 80064e4:	f7f9 fe88 	bl	80001f8 <__aeabi_dsub>
 80064e8:	e7c6      	b.n	8006478 <__kernel_sin+0xc8>
 80064ea:	bf00      	nop
 80064ec:	f3af 8000 	nop.w
 80064f0:	55555549 	.word	0x55555549
 80064f4:	3fc55555 	.word	0x3fc55555
 80064f8:	3fe00000 	.word	0x3fe00000
 80064fc:	5acfd57c 	.word	0x5acfd57c
 8006500:	3de5d93a 	.word	0x3de5d93a
 8006504:	8a2b9ceb 	.word	0x8a2b9ceb
 8006508:	3e5ae5e6 	.word	0x3e5ae5e6
 800650c:	57b1fe7d 	.word	0x57b1fe7d
 8006510:	3ec71de3 	.word	0x3ec71de3
 8006514:	19c161d5 	.word	0x19c161d5
 8006518:	3f2a01a0 	.word	0x3f2a01a0
 800651c:	1110f8a6 	.word	0x1110f8a6
 8006520:	3f811111 	.word	0x3f811111

08006524 <fabs>:
 8006524:	ec53 2b10 	vmov	r2, r3, d0
 8006528:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800652c:	ec43 2b10 	vmov	d0, r2, r3
 8006530:	4770      	bx	lr
 8006532:	0000      	movs	r0, r0
 8006534:	0000      	movs	r0, r0
	...

08006538 <floor>:
 8006538:	ec51 0b10 	vmov	r0, r1, d0
 800653c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006540:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8006544:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8006548:	2e13      	cmp	r6, #19
 800654a:	ee10 8a10 	vmov	r8, s0
 800654e:	460c      	mov	r4, r1
 8006550:	ee10 5a10 	vmov	r5, s0
 8006554:	dc35      	bgt.n	80065c2 <floor+0x8a>
 8006556:	2e00      	cmp	r6, #0
 8006558:	da17      	bge.n	800658a <floor+0x52>
 800655a:	a335      	add	r3, pc, #212	; (adr r3, 8006630 <floor+0xf8>)
 800655c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006560:	f7f9 fe4c 	bl	80001fc <__adddf3>
 8006564:	2200      	movs	r2, #0
 8006566:	2300      	movs	r3, #0
 8006568:	f7fa fa8a 	bl	8000a80 <__aeabi_dcmpgt>
 800656c:	b150      	cbz	r0, 8006584 <floor+0x4c>
 800656e:	2c00      	cmp	r4, #0
 8006570:	da5a      	bge.n	8006628 <floor+0xf0>
 8006572:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8006576:	ea53 0308 	orrs.w	r3, r3, r8
 800657a:	4b2f      	ldr	r3, [pc, #188]	; (8006638 <floor+0x100>)
 800657c:	f04f 0500 	mov.w	r5, #0
 8006580:	bf18      	it	ne
 8006582:	461c      	movne	r4, r3
 8006584:	4621      	mov	r1, r4
 8006586:	4628      	mov	r0, r5
 8006588:	e025      	b.n	80065d6 <floor+0x9e>
 800658a:	4f2c      	ldr	r7, [pc, #176]	; (800663c <floor+0x104>)
 800658c:	4137      	asrs	r7, r6
 800658e:	ea01 0307 	and.w	r3, r1, r7
 8006592:	4303      	orrs	r3, r0
 8006594:	d01f      	beq.n	80065d6 <floor+0x9e>
 8006596:	a326      	add	r3, pc, #152	; (adr r3, 8006630 <floor+0xf8>)
 8006598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800659c:	f7f9 fe2e 	bl	80001fc <__adddf3>
 80065a0:	2200      	movs	r2, #0
 80065a2:	2300      	movs	r3, #0
 80065a4:	f7fa fa6c 	bl	8000a80 <__aeabi_dcmpgt>
 80065a8:	2800      	cmp	r0, #0
 80065aa:	d0eb      	beq.n	8006584 <floor+0x4c>
 80065ac:	2c00      	cmp	r4, #0
 80065ae:	bfbe      	ittt	lt
 80065b0:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80065b4:	fa43 f606 	asrlt.w	r6, r3, r6
 80065b8:	19a4      	addlt	r4, r4, r6
 80065ba:	ea24 0407 	bic.w	r4, r4, r7
 80065be:	2500      	movs	r5, #0
 80065c0:	e7e0      	b.n	8006584 <floor+0x4c>
 80065c2:	2e33      	cmp	r6, #51	; 0x33
 80065c4:	dd0b      	ble.n	80065de <floor+0xa6>
 80065c6:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80065ca:	d104      	bne.n	80065d6 <floor+0x9e>
 80065cc:	ee10 2a10 	vmov	r2, s0
 80065d0:	460b      	mov	r3, r1
 80065d2:	f7f9 fe13 	bl	80001fc <__adddf3>
 80065d6:	ec41 0b10 	vmov	d0, r0, r1
 80065da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065de:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80065e2:	f04f 33ff 	mov.w	r3, #4294967295
 80065e6:	fa23 f707 	lsr.w	r7, r3, r7
 80065ea:	4238      	tst	r0, r7
 80065ec:	d0f3      	beq.n	80065d6 <floor+0x9e>
 80065ee:	a310      	add	r3, pc, #64	; (adr r3, 8006630 <floor+0xf8>)
 80065f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065f4:	f7f9 fe02 	bl	80001fc <__adddf3>
 80065f8:	2200      	movs	r2, #0
 80065fa:	2300      	movs	r3, #0
 80065fc:	f7fa fa40 	bl	8000a80 <__aeabi_dcmpgt>
 8006600:	2800      	cmp	r0, #0
 8006602:	d0bf      	beq.n	8006584 <floor+0x4c>
 8006604:	2c00      	cmp	r4, #0
 8006606:	da02      	bge.n	800660e <floor+0xd6>
 8006608:	2e14      	cmp	r6, #20
 800660a:	d103      	bne.n	8006614 <floor+0xdc>
 800660c:	3401      	adds	r4, #1
 800660e:	ea25 0507 	bic.w	r5, r5, r7
 8006612:	e7b7      	b.n	8006584 <floor+0x4c>
 8006614:	2301      	movs	r3, #1
 8006616:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800661a:	fa03 f606 	lsl.w	r6, r3, r6
 800661e:	4435      	add	r5, r6
 8006620:	45a8      	cmp	r8, r5
 8006622:	bf88      	it	hi
 8006624:	18e4      	addhi	r4, r4, r3
 8006626:	e7f2      	b.n	800660e <floor+0xd6>
 8006628:	2500      	movs	r5, #0
 800662a:	462c      	mov	r4, r5
 800662c:	e7aa      	b.n	8006584 <floor+0x4c>
 800662e:	bf00      	nop
 8006630:	8800759c 	.word	0x8800759c
 8006634:	7e37e43c 	.word	0x7e37e43c
 8006638:	bff00000 	.word	0xbff00000
 800663c:	000fffff 	.word	0x000fffff

08006640 <scalbn>:
 8006640:	b570      	push	{r4, r5, r6, lr}
 8006642:	ec55 4b10 	vmov	r4, r5, d0
 8006646:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800664a:	4606      	mov	r6, r0
 800664c:	462b      	mov	r3, r5
 800664e:	b9b2      	cbnz	r2, 800667e <scalbn+0x3e>
 8006650:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8006654:	4323      	orrs	r3, r4
 8006656:	d03c      	beq.n	80066d2 <scalbn+0x92>
 8006658:	2200      	movs	r2, #0
 800665a:	4b33      	ldr	r3, [pc, #204]	; (8006728 <scalbn+0xe8>)
 800665c:	4629      	mov	r1, r5
 800665e:	ee10 0a10 	vmov	r0, s0
 8006662:	f7f9 ff7d 	bl	8000560 <__aeabi_dmul>
 8006666:	4a31      	ldr	r2, [pc, #196]	; (800672c <scalbn+0xec>)
 8006668:	4296      	cmp	r6, r2
 800666a:	4604      	mov	r4, r0
 800666c:	460d      	mov	r5, r1
 800666e:	460b      	mov	r3, r1
 8006670:	da13      	bge.n	800669a <scalbn+0x5a>
 8006672:	a329      	add	r3, pc, #164	; (adr r3, 8006718 <scalbn+0xd8>)
 8006674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006678:	f7f9 ff72 	bl	8000560 <__aeabi_dmul>
 800667c:	e00a      	b.n	8006694 <scalbn+0x54>
 800667e:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8006682:	428a      	cmp	r2, r1
 8006684:	d10c      	bne.n	80066a0 <scalbn+0x60>
 8006686:	ee10 2a10 	vmov	r2, s0
 800668a:	462b      	mov	r3, r5
 800668c:	4620      	mov	r0, r4
 800668e:	4629      	mov	r1, r5
 8006690:	f7f9 fdb4 	bl	80001fc <__adddf3>
 8006694:	4604      	mov	r4, r0
 8006696:	460d      	mov	r5, r1
 8006698:	e01b      	b.n	80066d2 <scalbn+0x92>
 800669a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800669e:	3a36      	subs	r2, #54	; 0x36
 80066a0:	4432      	add	r2, r6
 80066a2:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80066a6:	428a      	cmp	r2, r1
 80066a8:	dd0b      	ble.n	80066c2 <scalbn+0x82>
 80066aa:	ec45 4b11 	vmov	d1, r4, r5
 80066ae:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8006720 <scalbn+0xe0>
 80066b2:	f000 f83f 	bl	8006734 <copysign>
 80066b6:	a31a      	add	r3, pc, #104	; (adr r3, 8006720 <scalbn+0xe0>)
 80066b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066bc:	ec51 0b10 	vmov	r0, r1, d0
 80066c0:	e7da      	b.n	8006678 <scalbn+0x38>
 80066c2:	2a00      	cmp	r2, #0
 80066c4:	dd08      	ble.n	80066d8 <scalbn+0x98>
 80066c6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80066ca:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80066ce:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80066d2:	ec45 4b10 	vmov	d0, r4, r5
 80066d6:	bd70      	pop	{r4, r5, r6, pc}
 80066d8:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80066dc:	da0d      	bge.n	80066fa <scalbn+0xba>
 80066de:	f24c 3350 	movw	r3, #50000	; 0xc350
 80066e2:	429e      	cmp	r6, r3
 80066e4:	ec45 4b11 	vmov	d1, r4, r5
 80066e8:	dce1      	bgt.n	80066ae <scalbn+0x6e>
 80066ea:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 8006718 <scalbn+0xd8>
 80066ee:	f000 f821 	bl	8006734 <copysign>
 80066f2:	a309      	add	r3, pc, #36	; (adr r3, 8006718 <scalbn+0xd8>)
 80066f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066f8:	e7e0      	b.n	80066bc <scalbn+0x7c>
 80066fa:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80066fe:	3236      	adds	r2, #54	; 0x36
 8006700:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006704:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006708:	4620      	mov	r0, r4
 800670a:	4629      	mov	r1, r5
 800670c:	2200      	movs	r2, #0
 800670e:	4b08      	ldr	r3, [pc, #32]	; (8006730 <scalbn+0xf0>)
 8006710:	e7b2      	b.n	8006678 <scalbn+0x38>
 8006712:	bf00      	nop
 8006714:	f3af 8000 	nop.w
 8006718:	c2f8f359 	.word	0xc2f8f359
 800671c:	01a56e1f 	.word	0x01a56e1f
 8006720:	8800759c 	.word	0x8800759c
 8006724:	7e37e43c 	.word	0x7e37e43c
 8006728:	43500000 	.word	0x43500000
 800672c:	ffff3cb0 	.word	0xffff3cb0
 8006730:	3c900000 	.word	0x3c900000

08006734 <copysign>:
 8006734:	ec53 2b10 	vmov	r2, r3, d0
 8006738:	ee11 0a90 	vmov	r0, s3
 800673c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8006740:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8006744:	ea41 0300 	orr.w	r3, r1, r0
 8006748:	ec43 2b10 	vmov	d0, r2, r3
 800674c:	4770      	bx	lr
	...

08006750 <_init>:
 8006750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006752:	bf00      	nop
 8006754:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006756:	bc08      	pop	{r3}
 8006758:	469e      	mov	lr, r3
 800675a:	4770      	bx	lr

0800675c <_fini>:
 800675c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800675e:	bf00      	nop
 8006760:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006762:	bc08      	pop	{r3}
 8006764:	469e      	mov	lr, r3
 8006766:	4770      	bx	lr
