#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Mar 27 09:18:20 2023
# Process ID: 12988
# Current directory: D:/Janovec/LAB03
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13236 D:\Janovec\LAB03\LAB03.xpr
# Log file: D:/Janovec/LAB03/vivado.log
# Journal file: D:/Janovec/LAB03\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Janovec/LAB03/LAB03.xpr
INFO: [Project 1-313] Project file moved from 'E:/TransparenceCloud/CITE2022/LAB03_entity/LAB03' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/marti/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.930 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: lab03
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1310.227 ; gain = 239.812
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab03' [D:/Janovec/LAB03/LAB03.srcs/sources_1/new/lab03.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'lab03' (1#1) [D:/Janovec/LAB03/LAB03.srcs/sources_1/new/lab03.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1391.125 ; gain = 320.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1391.125 ; gain = 320.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1391.125 ; gain = 320.711
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1391.125 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Janovec/LAB03/LAB03.srcs/constrs_1/imports/PO/nexys4ddr.xdc]
WARNING: [Vivado 12-584] No ports matched 'q_vote'. [D:/Janovec/LAB03/LAB03.srcs/constrs_1/imports/PO/nexys4ddr.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB03/LAB03.srcs/constrs_1/imports/PO/nexys4ddr.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Janovec/LAB03/LAB03.srcs/constrs_1/imports/PO/nexys4ddr.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1449.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1486.785 ; gain = 416.371
7 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1486.785 ; gain = 461.855
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1511.523 ; gain = 24.738
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab03' [D:/Janovec/LAB03/LAB03.srcs/sources_1/new/lab03.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'lab03' (1#1) [D:/Janovec/LAB03/LAB03.srcs/sources_1/new/lab03.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.059 ; gain = 75.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1585.336 ; gain = 98.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1585.336 ; gain = 98.551
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1585.336 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Janovec/LAB03/LAB03.srcs/constrs_1/imports/PO/nexys4ddr.xdc]
WARNING: [Vivado 12-584] No ports matched 'q_vote'. [D:/Janovec/LAB03/LAB03.srcs/constrs_1/imports/PO/nexys4ddr.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB03/LAB03.srcs/constrs_1/imports/PO/nexys4ddr.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Janovec/LAB03/LAB03.srcs/constrs_1/imports/PO/nexys4ddr.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1585.336 ; gain = 98.551
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 27 09:56:03 2023] Launched synth_1...
Run output will be captured here: D:/Janovec/LAB03/LAB03.runs/synth_1/runme.log
[Mon Mar 27 09:56:03 2023] Launched impl_1...
Run output will be captured here: D:/Janovec/LAB03/LAB03.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 27 09:59:27 2023] Launched impl_1...
Run output will be captured here: D:/Janovec/LAB03/LAB03.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 27 10:02:29 2023] Launched synth_1...
Run output will be captured here: D:/Janovec/LAB03/LAB03.runs/synth_1/runme.log
[Mon Mar 27 10:02:29 2023] Launched impl_1...
Run output will be captured here: D:/Janovec/LAB03/LAB03.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1625.859 ; gain = 0.551
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292645613A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2854.367 ; gain = 1228.508
set_property PROGRAM.FILE {D:/Janovec/LAB03/LAB03.runs/impl_1/lab03.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Janovec/LAB03/LAB03.runs/impl_1/lab03.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.527 ; gain = 91.387
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab03' [D:/Janovec/LAB03/LAB03.srcs/sources_1/new/lab03.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'lab03' (1#1) [D:/Janovec/LAB03/LAB03.srcs/sources_1/new/lab03.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3120.629 ; gain = 122.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3144.520 ; gain = 146.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3144.520 ; gain = 146.379
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.520 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Janovec/LAB03/LAB03.srcs/constrs_1/imports/PO/nexys4ddr.xdc]
Finished Parsing XDC File [D:/Janovec/LAB03/LAB03.srcs/constrs_1/imports/PO/nexys4ddr.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3262.312 ; gain = 264.172
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 27 10:17:04 2023] Launched synth_1...
Run output will be captured here: D:/Janovec/LAB03/LAB03.runs/synth_1/runme.log
[Mon Mar 27 10:17:04 2023] Launched impl_1...
Run output will be captured here: D:/Janovec/LAB03/LAB03.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Janovec/LAB03/LAB03.runs/impl_1/lab03.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292645613A
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 27 10:22:55 2023...
