$date
	Sun Oct 23 07:20:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#740502
b1000 &
b1000 %
1$
b1000 !
1"
#740503
0"
#740506
b100 &
b100 %
#740510
b10 &
b10 %
#740514
b1 &
b1 %
1#
#740518
b0 &
0#
b0 %
0$
#1830219
b1101 !
1"
#1830222
b1101 &
b1101 %
1$
#1830223
0"
#1830226
b101000 &
b101000 %
#1830230
b10100 &
b10100 %
#1830234
b1010 &
b1010 %
#1830238
b101 &
b101 %
#1830242
b10000 &
b10000 %
#1830246
b1000 &
b1000 %
#1830250
b100 &
b100 %
#1830254
b10 &
b10 %
#1830258
b1 &
b1 %
1#
#1830262
b0 &
0#
b0 %
0$
#2777828
b10100 !
1"
#2777830
b10100 &
b10100 %
1$
#2777831
0"
#2777834
b1010 &
b1010 %
#2777838
b101 &
b101 %
#2777842
b10000 &
b10000 %
#2777846
b1000 &
b1000 %
#2777850
b100 &
b100 %
#2777854
b10 &
b10 %
#2777858
b1 &
b1 %
1#
#2777862
b0 &
0#
b0 %
0$
#4500012
