<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `kev-project1/src/vmexit/msr.rs`."><title>msr.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-e56847b5.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="kev_project1" data-themes="" data-resource-suffix="" data-rustdoc-version="1.91.0-nightly (07d246fc6 2025-08-31)" data-channel="nightly" data-search-js="search-449aa9bf.js" data-stringdex-js="stringdex-0e748618.js" data-settings-js="settings-c38705f0.js" ><script src="../../../static.files/storage-e2aeef58.js"></script><script defer src="../../../static.files/src-script-813739b1.js"></script><script defer src="../../../src-files.js"></script><script defer src="../../../static.files/main-6dc2a7f3.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">kev_project1/vmexit/</div>msr.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="doccomment">//! Model-specific register vmexit controller.
<a href=#2 id=2 data-nosnippet>2</a>//!
<a href=#3 id=3 data-nosnippet>3</a>//! x86 processors include a collection of specialized registers that permit the
<a href=#4 id=4 data-nosnippet>4</a>//! customization of CPU capabilities. Each register possesses a 64-bit space,
<a href=#5 id=5 data-nosnippet>5</a>//! and accessing these registers necessitates using `rdmsr` (read) or `wrmsr`
<a href=#6 id=6 data-nosnippet>6</a>//! (write) instructions.
<a href=#7 id=7 data-nosnippet>7</a>//!
<a href=#8 id=8 data-nosnippet>8</a>//! The `rdmsr` instruction reads a register that is determined by the index
<a href=#9 id=9 data-nosnippet>9</a>//! value provided in the ECX register. The retrieved MSR value is stored in the
<a href=#10 id=10 data-nosnippet>10</a>//! EDX and EAX registers, with the high-order 32 bits of the MSR value placed
<a href=#11 id=11 data-nosnippet>11</a>//! in the EDX register, and the low-order 32 bits placed in the EAX register.
<a href=#12 id=12 data-nosnippet>12</a>//! In 64-bit architectures, the high-order 32 bits of both the RDX and RAX
<a href=#13 id=13 data-nosnippet>13</a>//! registers are set to 0.
<a href=#14 id=14 data-nosnippet>14</a>//!
<a href=#15 id=15 data-nosnippet>15</a>//! The `wrmsr` instruction writes a value to a register specified in the ECX
<a href=#16 id=16 data-nosnippet>16</a>//! register as an index. The value written to the MSR is obtained from the EDX
<a href=#17 id=17 data-nosnippet>17</a>//! and EAX registers. Specifically, the value in EDX is written to MSR\[63:32\]
<a href=#18 id=18 data-nosnippet>18</a>//! (high-order 32bits), and the value in EAX is written to MSR\[31:0\]
<a href=#19 id=19 data-nosnippet>19</a>//! (low-order 32bits).
<a href=#20 id=20 data-nosnippet>20</a>//!
<a href=#21 id=21 data-nosnippet>21</a>//! When managing virtual machines, the default behavior is for the host to
<a href=#22 id=22 data-nosnippet>22</a>//! intercept `rdmsr`/`wrmsr` instructions from the guest. Therefore, the host
<a href=#23 id=23 data-nosnippet>23</a>//! needs to emulate these MSR access requests.
<a href=#24 id=24 data-nosnippet>24</a>//!
<a href=#25 id=25 data-nosnippet>25</a>//! ## Tasks
<a href=#26 id=26 data-nosnippet>26</a>//! In this part, you requires to write a manager to maintain the msr. When
<a href=#27 id=27 data-nosnippet>27</a>//! configuring the VCpu, the msr handlers are registered via
<a href=#28 id=28 data-nosnippet>28</a>//! [`Controller::insert`]. After that, when the guest operating system is
<a href=#29 id=29 data-nosnippet>29</a>//! trapped back to the VMM by executing either `rdmsr` or `wrmsr`, the control
<a href=#30 id=30 data-nosnippet>30</a>//! passed to the [`Controller::handle`]. In the function, the handler finds the
<a href=#31 id=31 data-nosnippet>31</a>//! corresponding msr handlers, runs the handler and reflect the result into the
<a href=#32 id=32 data-nosnippet>32</a>//! VCpu state. Again, you **MUST** forward the vCPU instruction pointer (rip)
<a href=#33 id=33 data-nosnippet>33</a>//! to prevent it from executing the same instructions infinitely.
<a href=#34 id=34 data-nosnippet>34</a></span><span class="kw">use </span>alloc::{
<a href=#35 id=35 data-nosnippet>35</a>    boxed::Box,
<a href=#36 id=36 data-nosnippet>36</a>    collections::{BTreeMap, },
<a href=#37 id=37 data-nosnippet>37</a>};
<a href=#38 id=38 data-nosnippet>38</a><span class="kw">use </span>kev::{
<a href=#39 id=39 data-nosnippet>39</a>    Probe, VmError,
<a href=#40 id=40 data-nosnippet>40</a>    vcpu::{GenericVCpuState, VmexitResult},
<a href=#41 id=41 data-nosnippet>41</a>    vmcs::{BasicExitReason, ExitReason},
<a href=#42 id=42 data-nosnippet>42</a>    vmexits::VmexitController,
<a href=#43 id=43 data-nosnippet>43</a>};
<a href=#44 id=44 data-nosnippet>44</a>
<a href=#45 id=45 data-nosnippet>45</a><span class="doccomment">/// Trait that represent handlers for MSR registers.
<a href=#46 id=46 data-nosnippet>46</a></span><span class="kw">pub trait </span>Msr
<a href=#47 id=47 data-nosnippet>47</a><span class="kw">where
<a href=#48 id=48 data-nosnippet>48</a>    </span><span class="self">Self</span>: Send + Sync,
<a href=#49 id=49 data-nosnippet>49</a>{
<a href=#50 id=50 data-nosnippet>50</a>    <span class="doccomment">/// Handler on wrmsr.
<a href=#51 id=51 data-nosnippet>51</a>    </span><span class="kw">fn </span>rdmsr(
<a href=#52 id=52 data-nosnippet>52</a>        <span class="kw-2">&amp;</span><span class="self">self</span>,
<a href=#53 id=53 data-nosnippet>53</a>        index: u32,
<a href=#54 id=54 data-nosnippet>54</a>        p: <span class="kw-2">&amp;</span><span class="kw">dyn </span>Probe,
<a href=#55 id=55 data-nosnippet>55</a>        generic_vcpu_state: <span class="kw-2">&amp;mut </span>GenericVCpuState,
<a href=#56 id=56 data-nosnippet>56</a>    ) -&gt; <span class="prelude-ty">Result</span>&lt;u64, VmError&gt;;
<a href=#57 id=57 data-nosnippet>57</a>    <span class="doccomment">/// Handler on wrmsr.
<a href=#58 id=58 data-nosnippet>58</a>    </span><span class="kw">fn </span>wrmsr(
<a href=#59 id=59 data-nosnippet>59</a>        <span class="kw-2">&amp;mut </span><span class="self">self</span>,
<a href=#60 id=60 data-nosnippet>60</a>        index: u32,
<a href=#61 id=61 data-nosnippet>61</a>        value: u64,
<a href=#62 id=62 data-nosnippet>62</a>        p: <span class="kw-2">&amp;</span><span class="kw">dyn </span>Probe,
<a href=#63 id=63 data-nosnippet>63</a>        generic_vcpu_state: <span class="kw-2">&amp;mut </span>GenericVCpuState,
<a href=#64 id=64 data-nosnippet>64</a>    ) -&gt; <span class="prelude-ty">Result</span>&lt;(), VmError&gt;;
<a href=#65 id=65 data-nosnippet>65</a>}
<a href=#66 id=66 data-nosnippet>66</a>
<a href=#67 id=67 data-nosnippet>67</a><span class="doccomment">/// Msr vmexit controller.
<a href=#68 id=68 data-nosnippet>68</a></span><span class="kw">pub struct </span>Controller {
<a href=#69 id=69 data-nosnippet>69</a>    msrs: BTreeMap&lt;u32, Box&lt;<span class="kw">dyn </span>Msr&gt;&gt;,
<a href=#70 id=70 data-nosnippet>70</a>}
<a href=#71 id=71 data-nosnippet>71</a>
<a href=#72 id=72 data-nosnippet>72</a><span class="kw">impl </span>Controller {
<a href=#73 id=73 data-nosnippet>73</a>    <span class="doccomment">/// Create a new msr controller.
<a href=#74 id=74 data-nosnippet>74</a>    </span><span class="kw">pub fn </span>new() -&gt; <span class="self">Self </span>{
<a href=#75 id=75 data-nosnippet>75</a>        <span class="self">Self </span>{
<a href=#76 id=76 data-nosnippet>76</a>            msrs: BTreeMap::new(),
<a href=#77 id=77 data-nosnippet>77</a>        }
<a href=#78 id=78 data-nosnippet>78</a>    }
<a href=#79 id=79 data-nosnippet>79</a>
<a href=#80 id=80 data-nosnippet>80</a>    <span class="doccomment">/// Insert msr handler to the index.
<a href=#81 id=81 data-nosnippet>81</a>    ///
<a href=#82 id=82 data-nosnippet>82</a>    /// Return false if msr handler for index is exists.
<a href=#83 id=83 data-nosnippet>83</a>    /// Otherwise, return true.
<a href=#84 id=84 data-nosnippet>84</a>    </span><span class="kw">pub fn </span>insert(<span class="kw-2">&amp;mut </span><span class="self">self</span>, index: u32, msr: <span class="kw">impl </span>Msr + <span class="lifetime">'static</span>) -&gt; bool {
<a href=#85 id=85 data-nosnippet>85</a>        <span class="macro">todo!</span>()
<a href=#86 id=86 data-nosnippet>86</a>    }
<a href=#87 id=87 data-nosnippet>87</a>}
<a href=#88 id=88 data-nosnippet>88</a>
<a href=#89 id=89 data-nosnippet>89</a><span class="kw">impl </span>VmexitController <span class="kw">for </span>Controller {
<a href=#90 id=90 data-nosnippet>90</a>    <span class="kw">fn </span>handle&lt;P: kev::Probe&gt;(
<a href=#91 id=91 data-nosnippet>91</a>        <span class="kw-2">&amp;mut </span><span class="self">self</span>,
<a href=#92 id=92 data-nosnippet>92</a>        reason: ExitReason,
<a href=#93 id=93 data-nosnippet>93</a>        p: <span class="kw-2">&amp;mut </span>P,
<a href=#94 id=94 data-nosnippet>94</a>        generic_vcpu_state: <span class="kw-2">&amp;mut </span>GenericVCpuState,
<a href=#95 id=95 data-nosnippet>95</a>    ) -&gt; <span class="prelude-ty">Result</span>&lt;VmexitResult, kev::VmError&gt; {
<a href=#96 id=96 data-nosnippet>96</a>        <span class="kw">match </span>reason.get_basic_reason() {
<a href=#97 id=97 data-nosnippet>97</a>            BasicExitReason::Rdmsr =&gt; {
<a href=#98 id=98 data-nosnippet>98</a>                <span class="macro">todo!</span>()
<a href=#99 id=99 data-nosnippet>99</a>            }
<a href=#100 id=100 data-nosnippet>100</a>            BasicExitReason::Wrmsr =&gt; {
<a href=#101 id=101 data-nosnippet>101</a>                <span class="macro">todo!</span>()
<a href=#102 id=102 data-nosnippet>102</a>            }
<a href=#103 id=103 data-nosnippet>103</a>            <span class="kw">_ </span>=&gt; <span class="prelude-val">Err</span>(kev::VmError::HandleVmexitFailed(reason)),
<a href=#104 id=104 data-nosnippet>104</a>        }
<a href=#105 id=105 data-nosnippet>105</a>    }
<a href=#106 id=106 data-nosnippet>106</a>}</code></pre></div></section></main></body></html>