// Seed: 2813725305
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout tri1 id_5;
  input wire id_4;
  assign module_1.id_0 = 0;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5 = 1;
endmodule
module module_1 (
    input  wand  id_0,
    output tri0  id_1,
    input  uwire id_2,
    output tri1  id_3
);
  logic [-1 'b0 : 1  -  -1] id_5[1 : 1 'b0];
  ;
  assign id_5 = -1'b0;
  and primCall (id_3, id_0, id_5, id_2);
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
