
STMF446_RMD_SteppingMotor_Demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e38  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000680  08008008  08008008  00018008  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008688  08008688  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08008688  08008688  00018688  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008690  08008690  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008690  08008690  00018690  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008694  08008694  00018694  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08008698  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008a8  20000070  08008708  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000918  08008708  00020918  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012776  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002763  00000000  00000000  00032816  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001060  00000000  00000000  00034f80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f68  00000000  00000000  00035fe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000420e  00000000  00000000  00036f48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012a7e  00000000  00000000  0003b156  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d85ce  00000000  00000000  0004dbd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001261a2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d5c  00000000  00000000  001261f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007ff0 	.word	0x08007ff0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08007ff0 	.word	0x08007ff0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <tmc2209_readWriteArray>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void tmc2209_readWriteArray(uint8_t channel, uint8_t *data, size_t writeLength, size_t readLength)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b084      	sub	sp, #16
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	60b9      	str	r1, [r7, #8]
 80005bc:	607a      	str	r2, [r7, #4]
 80005be:	603b      	str	r3, [r7, #0]
 80005c0:	4603      	mov	r3, r0
 80005c2:	73fb      	strb	r3, [r7, #15]
	//set your uart read write
	//UART_readWrite(channelToUART(channel), data, writeLength, readLength);
	HAL_HalfDuplex_EnableTransmitter(&huart1);
 80005c4:	480e      	ldr	r0, [pc, #56]	; (8000600 <tmc2209_readWriteArray+0x4c>)
 80005c6:	f005 fba1 	bl	8005d0c <HAL_HalfDuplex_EnableTransmitter>
	HAL_UART_Transmit(&huart1, data, writeLength,3000);
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	b29a      	uxth	r2, r3
 80005ce:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80005d2:	68b9      	ldr	r1, [r7, #8]
 80005d4:	480a      	ldr	r0, [pc, #40]	; (8000600 <tmc2209_readWriteArray+0x4c>)
 80005d6:	f004 ff87 	bl	80054e8 <HAL_UART_Transmit>

	if(readLength > 0){
 80005da:	683b      	ldr	r3, [r7, #0]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d00a      	beq.n	80005f6 <tmc2209_readWriteArray+0x42>
		HAL_HalfDuplex_EnableReceiver(&huart1);
 80005e0:	4807      	ldr	r0, [pc, #28]	; (8000600 <tmc2209_readWriteArray+0x4c>)
 80005e2:	f005 fbc7 	bl	8005d74 <HAL_HalfDuplex_EnableReceiver>
		HAL_UART_Receive(&huart1, data, readLength, 3000);
 80005e6:	683b      	ldr	r3, [r7, #0]
 80005e8:	b29a      	uxth	r2, r3
 80005ea:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80005ee:	68b9      	ldr	r1, [r7, #8]
 80005f0:	4803      	ldr	r0, [pc, #12]	; (8000600 <tmc2209_readWriteArray+0x4c>)
 80005f2:	f005 f80b 	bl	800560c <HAL_UART_Receive>
	}
}
 80005f6:	bf00      	nop
 80005f8:	3710      	adds	r7, #16
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	200000fc 	.word	0x200000fc

08000604 <tmc2209_CRC8>:

uint8_t tmc2209_CRC8(uint8_t *data, size_t length)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
 800060c:	6039      	str	r1, [r7, #0]
	return TMC2209_CRC(data, length);
 800060e:	2201      	movs	r2, #1
 8000610:	6839      	ldr	r1, [r7, #0]
 8000612:	6878      	ldr	r0, [r7, #4]
 8000614:	f006 f954 	bl	80068c0 <tmc_CRC8>
 8000618:	4603      	mov	r3, r0
}
 800061a:	4618      	mov	r0, r3
 800061c:	3708      	adds	r7, #8
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
	...

08000624 <reset>:
uint8_t uart_data;
char tx_data[]="get_data\r\n";
int flag = 1;

static uint8_t reset()
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
	//StepDir_init(STEPDIR_PRECISION);
	//StepDir_setPins(0, Pins.STEP, Pins.DIR, Pins.DIAG);

	return tmc2209_reset(&TMC2209);
 8000628:	4802      	ldr	r0, [pc, #8]	; (8000634 <reset+0x10>)
 800062a:	f006 fb81 	bl	8006d30 <tmc2209_reset>
 800062e:	4603      	mov	r3, r0
}
 8000630:	4618      	mov	r0, r3
 8000632:	bd80      	pop	{r7, pc}
 8000634:	20000184 	.word	0x20000184

08000638 <restore>:

static uint8_t restore()
{
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
	return tmc2209_restore(&TMC2209);
 800063c:	4802      	ldr	r0, [pc, #8]	; (8000648 <restore+0x10>)
 800063e:	f006 fbb1 	bl	8006da4 <tmc2209_restore>
 8000642:	4603      	mov	r3, r0
}
 8000644:	4618      	mov	r0, r3
 8000646:	bd80      	pop	{r7, pc}
 8000648:	20000184 	.word	0x20000184

0800064c <TMC2209_INIT>:


void TMC2209_INIT()
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af02      	add	r7, sp, #8
	tmc_fillCRC8Table(0x07, true, 1);
 8000652:	2201      	movs	r2, #1
 8000654:	2101      	movs	r1, #1
 8000656:	2007      	movs	r0, #7
 8000658:	f006 f87a 	bl	8006750 <tmc_fillCRC8Table>

	TMC2209_config.reset = reset;
 800065c:	4b09      	ldr	r3, [pc, #36]	; (8000684 <TMC2209_INIT+0x38>)
 800065e:	4a0a      	ldr	r2, [pc, #40]	; (8000688 <TMC2209_INIT+0x3c>)
 8000660:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
	TMC2209_config.restore = restore;
 8000664:	4b07      	ldr	r3, [pc, #28]	; (8000684 <TMC2209_INIT+0x38>)
 8000666:	4a09      	ldr	r2, [pc, #36]	; (800068c <TMC2209_INIT+0x40>)
 8000668:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
	tmc2209_init(&TMC2209, 0, 0, &TMC2209_config, &tmc2209_defaultRegisterResetState[0]);
 800066c:	4b08      	ldr	r3, [pc, #32]	; (8000690 <TMC2209_INIT+0x44>)
 800066e:	9300      	str	r3, [sp, #0]
 8000670:	4b04      	ldr	r3, [pc, #16]	; (8000684 <TMC2209_INIT+0x38>)
 8000672:	2200      	movs	r2, #0
 8000674:	2100      	movs	r1, #0
 8000676:	4807      	ldr	r0, [pc, #28]	; (8000694 <TMC2209_INIT+0x48>)
 8000678:	f006 fa76 	bl	8006b68 <tmc2209_init>


	//restore();
}
 800067c:	bf00      	nop
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	2000040c 	.word	0x2000040c
 8000688:	08000625 	.word	0x08000625
 800068c:	08000639 	.word	0x08000639
 8000690:	08008358 	.word	0x08008358
 8000694:	20000184 	.word	0x20000184

08000698 <HAL_GPIO_EXTI_Callback>:
	return &TMC2209;
}


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b082      	sub	sp, #8
 800069c:	af00      	add	r7, sp, #0
 800069e:	4603      	mov	r3, r0
 80006a0:	80fb      	strh	r3, [r7, #6]
	//stepper 0 end stop senssor
	if(GPIO_Pin == GPIO_PIN_6 ){
 80006a2:	88fb      	ldrh	r3, [r7, #6]
 80006a4:	2b40      	cmp	r3, #64	; 0x40
 80006a6:	d11b      	bne.n	80006e0 <HAL_GPIO_EXTI_Callback+0x48>
		if(!HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6)){
 80006a8:	2140      	movs	r1, #64	; 0x40
 80006aa:	481b      	ldr	r0, [pc, #108]	; (8000718 <HAL_GPIO_EXTI_Callback+0x80>)
 80006ac:	f003 f896 	bl	80037dc <HAL_GPIO_ReadPin>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d106      	bne.n	80006c4 <HAL_GPIO_EXTI_Callback+0x2c>
			end_stop_state |= 1;
 80006b6:	4b19      	ldr	r3, [pc, #100]	; (800071c <HAL_GPIO_EXTI_Callback+0x84>)
 80006b8:	781b      	ldrb	r3, [r3, #0]
 80006ba:	f043 0301 	orr.w	r3, r3, #1
 80006be:	b2da      	uxtb	r2, r3
 80006c0:	4b16      	ldr	r3, [pc, #88]	; (800071c <HAL_GPIO_EXTI_Callback+0x84>)
 80006c2:	701a      	strb	r2, [r3, #0]
		}
		if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6)){
 80006c4:	2140      	movs	r1, #64	; 0x40
 80006c6:	4814      	ldr	r0, [pc, #80]	; (8000718 <HAL_GPIO_EXTI_Callback+0x80>)
 80006c8:	f003 f888 	bl	80037dc <HAL_GPIO_ReadPin>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d006      	beq.n	80006e0 <HAL_GPIO_EXTI_Callback+0x48>
			end_stop_state &= ~1;
 80006d2:	4b12      	ldr	r3, [pc, #72]	; (800071c <HAL_GPIO_EXTI_Callback+0x84>)
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	f023 0301 	bic.w	r3, r3, #1
 80006da:	b2da      	uxtb	r2, r3
 80006dc:	4b0f      	ldr	r3, [pc, #60]	; (800071c <HAL_GPIO_EXTI_Callback+0x84>)
 80006de:	701a      	strb	r2, [r3, #0]
		}
	}
	if(GPIO_Pin == GPIO_PIN_7 ){
 80006e0:	88fb      	ldrh	r3, [r7, #6]
 80006e2:	2b80      	cmp	r3, #128	; 0x80
 80006e4:	d114      	bne.n	8000710 <HAL_GPIO_EXTI_Callback+0x78>
		if(!HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7)){
 80006e6:	2180      	movs	r1, #128	; 0x80
 80006e8:	480b      	ldr	r0, [pc, #44]	; (8000718 <HAL_GPIO_EXTI_Callback+0x80>)
 80006ea:	f003 f877 	bl	80037dc <HAL_GPIO_ReadPin>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d103      	bne.n	80006fc <HAL_GPIO_EXTI_Callback+0x64>
			current_stall|= 0;
 80006f4:	4b0a      	ldr	r3, [pc, #40]	; (8000720 <HAL_GPIO_EXTI_Callback+0x88>)
 80006f6:	781a      	ldrb	r2, [r3, #0]
 80006f8:	4b09      	ldr	r3, [pc, #36]	; (8000720 <HAL_GPIO_EXTI_Callback+0x88>)
 80006fa:	701a      	strb	r2, [r3, #0]
		}
		if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7)){
 80006fc:	2180      	movs	r1, #128	; 0x80
 80006fe:	4806      	ldr	r0, [pc, #24]	; (8000718 <HAL_GPIO_EXTI_Callback+0x80>)
 8000700:	f003 f86c 	bl	80037dc <HAL_GPIO_ReadPin>
 8000704:	4603      	mov	r3, r0
 8000706:	2b00      	cmp	r3, #0
 8000708:	d002      	beq.n	8000710 <HAL_GPIO_EXTI_Callback+0x78>
			current_stall = 1;
 800070a:	4b05      	ldr	r3, [pc, #20]	; (8000720 <HAL_GPIO_EXTI_Callback+0x88>)
 800070c:	2201      	movs	r2, #1
 800070e:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8000710:	bf00      	nop
 8000712:	3708      	adds	r7, #8
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	40020400 	.word	0x40020400
 800071c:	20000670 	.word	0x20000670
 8000720:	20000672 	.word	0x20000672

08000724 <Step0>:
void Step0(){                                       //step pin
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
	//pull+

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8000728:	2200      	movs	r2, #0
 800072a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800072e:	4805      	ldr	r0, [pc, #20]	; (8000744 <Step0+0x20>)
 8000730:	f003 f86c 	bl	800380c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 8000734:	2201      	movs	r2, #1
 8000736:	f44f 7100 	mov.w	r1, #512	; 0x200
 800073a:	4802      	ldr	r0, [pc, #8]	; (8000744 <Step0+0x20>)
 800073c:	f003 f866 	bl	800380c <HAL_GPIO_WritePin>
	/*
	 * pull-
	 * HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
	 * HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
	 */
}
 8000740:	bf00      	nop
 8000742:	bd80      	pop	{r7, pc}
 8000744:	40020400 	.word	0x40020400

08000748 <Dir0>:

void Dir0(int dir){
 8000748:	b580      	push	{r7, lr}
 800074a:	b082      	sub	sp, #8
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, dir); //Dir0関数にdirピンを指定して格納
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	b2db      	uxtb	r3, r3
 8000754:	461a      	mov	r2, r3
 8000756:	f44f 7180 	mov.w	r1, #256	; 0x100
 800075a:	4803      	ldr	r0, [pc, #12]	; (8000768 <Dir0+0x20>)
 800075c:	f003 f856 	bl	800380c <HAL_GPIO_WritePin>
}
 8000760:	bf00      	nop
 8000762:	3708      	adds	r7, #8
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}
 8000768:	40020400 	.word	0x40020400

0800076c <resetStepper>:
	si->stepPosition = 0;
	si->movementDone = 0;
}


void resetStepper(volatile stepperInfo* si){    //resetStepper関数に引数をstepperInfo構造隊にポイント型変数siとして与える
 800076c:	b480      	push	{r7}
 800076e:	b083      	sub	sp, #12
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
	si->c0 = si->acceleration;      //変数*siがメンバc0にアクセス.した値に変数*siがメンバaccelerationにアクセス.した値を代入する
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	edd3 7a00 	vldr	s15, [r3]
 800077a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800077e:	ee17 2a90 	vmov	r2, s15
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	615a      	str	r2, [r3, #20]
	si->d = si->c0;
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	695b      	ldr	r3, [r3, #20]
 800078a:	ee07 3a90 	vmov	s15, r3
 800078e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
	si->di = si->d;
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800079e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80007a2:	ee17 2a90 	vmov	r2, s15
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	649a      	str	r2, [r3, #72]	; 0x48
	si->stepCount = 0;
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	2200      	movs	r2, #0
 80007ae:	64da      	str	r2, [r3, #76]	; 0x4c
	si->n = 0;
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	2200      	movs	r2, #0
 80007b4:	641a      	str	r2, [r3, #64]	; 0x40
	si->rampUpStepCount = 0;
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	2200      	movs	r2, #0
 80007ba:	63da      	str	r2, [r3, #60]	; 0x3c
	si->movementDone = 0;
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	2200      	movs	r2, #0
 80007c0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
}
 80007c4:	bf00      	nop
 80007c6:	370c      	adds	r7, #12
 80007c8:	46bd      	mov	sp, r7
 80007ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ce:	4770      	bx	lr

080007d0 <prepareMovement>:

volatile uint8_t remainingSteppersFlag = 0; //remainingSteppersFlagをuint8_t型で定義し、初期化

void prepareMovement(int steps){
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b084      	sub	sp, #16
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
	if(steps == 0){
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d039      	beq.n	8000852 <prepareMovement+0x82>
		return;
	}
	volatile stepperInfo* si = &steppers[0];
 80007de:	4b1f      	ldr	r3, [pc, #124]	; (800085c <prepareMovement+0x8c>)
 80007e0:	60fb      	str	r3, [r7, #12]
	if(si->dir_inv){
 80007e2:	68fb      	ldr	r3, [r7, #12]
 80007e4:	6a1b      	ldr	r3, [r3, #32]
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d011      	beq.n	800080e <prepareMovement+0x3e>
		si->dirFunc( steps < 0 ? 0 : 1);
 80007ea:	68fb      	ldr	r3, [r7, #12]
 80007ec:	689b      	ldr	r3, [r3, #8]
 80007ee:	687a      	ldr	r2, [r7, #4]
 80007f0:	43d2      	mvns	r2, r2
 80007f2:	0fd2      	lsrs	r2, r2, #31
 80007f4:	b2d2      	uxtb	r2, r2
 80007f6:	4610      	mov	r0, r2
 80007f8:	4798      	blx	r3
		si->dir = steps > 0 ? -1:1;
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	dd02      	ble.n	8000806 <prepareMovement+0x36>
 8000800:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000804:	e000      	b.n	8000808 <prepareMovement+0x38>
 8000806:	2201      	movs	r2, #1
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	61da      	str	r2, [r3, #28]
 800080c:	e00e      	b.n	800082c <prepareMovement+0x5c>
	}else{
		si->dirFunc( steps < 0 ? 1 : 0);
 800080e:	68fb      	ldr	r3, [r7, #12]
 8000810:	689b      	ldr	r3, [r3, #8]
 8000812:	687a      	ldr	r2, [r7, #4]
 8000814:	0fd2      	lsrs	r2, r2, #31
 8000816:	4610      	mov	r0, r2
 8000818:	4798      	blx	r3
		si->dir = steps > 0 ? 1:-1;
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	2b00      	cmp	r3, #0
 800081e:	dd01      	ble.n	8000824 <prepareMovement+0x54>
 8000820:	2201      	movs	r2, #1
 8000822:	e001      	b.n	8000828 <prepareMovement+0x58>
 8000824:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	61da      	str	r2, [r3, #28]
	}
		si->totalSteps = abs(steps);
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	2b00      	cmp	r3, #0
 8000830:	bfb8      	it	lt
 8000832:	425b      	neglt	r3, r3
 8000834:	461a      	mov	r2, r3
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	635a      	str	r2, [r3, #52]	; 0x34
		resetStepper(si);
 800083a:	68f8      	ldr	r0, [r7, #12]
 800083c:	f7ff ff96 	bl	800076c <resetStepper>
		remainingSteppersFlag |= (1 << 0);
 8000840:	4b07      	ldr	r3, [pc, #28]	; (8000860 <prepareMovement+0x90>)
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	b2db      	uxtb	r3, r3
 8000846:	f043 0301 	orr.w	r3, r3, #1
 800084a:	b2da      	uxtb	r2, r3
 800084c:	4b04      	ldr	r3, [pc, #16]	; (8000860 <prepareMovement+0x90>)
 800084e:	701a      	strb	r2, [r3, #0]
 8000850:	e000      	b.n	8000854 <prepareMovement+0x84>
		return;
 8000852:	bf00      	nop

}
 8000854:	3710      	adds	r7, #16
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	20000620 	.word	0x20000620
 8000860:	200006f8 	.word	0x200006f8

08000864 <prepareAbsoluteMovement>:

void prepareAbsoluteMovement(int absolute_steps){   //prepareAbsoluteMovementで与えられたステップ数だけモータを回す(main文から）
 8000864:	b580      	push	{r7, lr}
 8000866:	b084      	sub	sp, #16
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
	printf("absolute_steps:%d\r\n",absolute_steps);
 800086c:	6879      	ldr	r1, [r7, #4]
 800086e:	4820      	ldr	r0, [pc, #128]	; (80008f0 <prepareAbsoluteMovement+0x8c>)
 8000870:	f006 fae4 	bl	8006e3c <iprintf>
	volatile stepperInfo* si = &steppers[0];	//steppers[0]のアドレスをstepperInfo* si に代入
 8000874:	4b1f      	ldr	r3, [pc, #124]	; (80008f4 <prepareAbsoluteMovement+0x90>)
 8000876:	60fb      	str	r3, [r7, #12]
	int steps = absolute_steps - si->stepPosition;	//目標値からstepPositionを引いた値（stepposition=毎ステップカウントされるdirの値)
 8000878:	68fb      	ldr	r3, [r7, #12]
 800087a:	699b      	ldr	r3, [r3, #24]
 800087c:	687a      	ldr	r2, [r7, #4]
 800087e:	1ad3      	subs	r3, r2, r3
 8000880:	60bb      	str	r3, [r7, #8]
	printf("steps:%d\r\n",steps);
 8000882:	68b9      	ldr	r1, [r7, #8]
 8000884:	481c      	ldr	r0, [pc, #112]	; (80008f8 <prepareAbsoluteMovement+0x94>)
 8000886:	f006 fad9 	bl	8006e3c <iprintf>
	if(steps == 0){
 800088a:	68bb      	ldr	r3, [r7, #8]
 800088c:	2b00      	cmp	r3, #0
 800088e:	d02b      	beq.n	80008e8 <prepareAbsoluteMovement+0x84>
					return;
				}
	si->dirFunc( steps < 0 ? 1 : 0);
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	689b      	ldr	r3, [r3, #8]
 8000894:	68ba      	ldr	r2, [r7, #8]
 8000896:	0fd2      	lsrs	r2, r2, #31
 8000898:	4610      	mov	r0, r2
 800089a:	4798      	blx	r3
	si->dir = steps > 0 ? 1:-1;
 800089c:	68bb      	ldr	r3, [r7, #8]
 800089e:	2b00      	cmp	r3, #0
 80008a0:	dd01      	ble.n	80008a6 <prepareAbsoluteMovement+0x42>
 80008a2:	2201      	movs	r2, #1
 80008a4:	e001      	b.n	80008aa <prepareAbsoluteMovement+0x46>
 80008a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80008aa:	68fb      	ldr	r3, [r7, #12]
 80008ac:	61da      	str	r2, [r3, #28]
	//printf("prepareAbsoluteMovement\r\n");
	si->totalSteps = abs(steps);	//stepsの値をアブソリュートでtotalstepsに格納
 80008ae:	68bb      	ldr	r3, [r7, #8]
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	bfb8      	it	lt
 80008b4:	425b      	neglt	r3, r3
 80008b6:	461a      	mov	r2, r3
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	635a      	str	r2, [r3, #52]	; 0x34
	printf("steps:%d\r\n",si->totalSteps);
 80008bc:	68fb      	ldr	r3, [r7, #12]
 80008be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80008c0:	4619      	mov	r1, r3
 80008c2:	480d      	ldr	r0, [pc, #52]	; (80008f8 <prepareAbsoluteMovement+0x94>)
 80008c4:	f006 faba 	bl	8006e3c <iprintf>

	resetStepper(si);
 80008c8:	68f8      	ldr	r0, [r7, #12]
 80008ca:	f7ff ff4f 	bl	800076c <resetStepper>
	printf("steps:%d\r\n",steps);
 80008ce:	68b9      	ldr	r1, [r7, #8]
 80008d0:	4809      	ldr	r0, [pc, #36]	; (80008f8 <prepareAbsoluteMovement+0x94>)
 80008d2:	f006 fab3 	bl	8006e3c <iprintf>
	remainingSteppersFlag |= (1 << 0);
 80008d6:	4b09      	ldr	r3, [pc, #36]	; (80008fc <prepareAbsoluteMovement+0x98>)
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	b2db      	uxtb	r3, r3
 80008dc:	f043 0301 	orr.w	r3, r3, #1
 80008e0:	b2da      	uxtb	r2, r3
 80008e2:	4b06      	ldr	r3, [pc, #24]	; (80008fc <prepareAbsoluteMovement+0x98>)
 80008e4:	701a      	strb	r2, [r3, #0]
 80008e6:	e000      	b.n	80008ea <prepareAbsoluteMovement+0x86>
					return;
 80008e8:	bf00      	nop
}
 80008ea:	3710      	adds	r7, #16
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	08008008 	.word	0x08008008
 80008f4:	20000620 	.word	0x20000620
 80008f8:	0800801c 	.word	0x0800801c
 80008fc:	200006f8 	.word	0x200006f8

08000900 <setNextInterruptInterval>:
volatile uint8_t nextStepperFlag = 0;

void setNextInterruptInterval(){
 8000900:	b480      	push	{r7}
 8000902:	b083      	sub	sp, #12
 8000904:	af00      	add	r7, sp, #0

	unsigned int mind = 999999;
 8000906:	4b1d      	ldr	r3, [pc, #116]	; (800097c <setNextInterruptInterval+0x7c>)
 8000908:	607b      	str	r3, [r7, #4]

		if( ((1 << 0)& remainingSteppersFlag) && steppers[0].di < mind ){
 800090a:	4b1d      	ldr	r3, [pc, #116]	; (8000980 <setNextInterruptInterval+0x80>)
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	b2db      	uxtb	r3, r3
 8000910:	f003 0301 	and.w	r3, r3, #1
 8000914:	b2db      	uxtb	r3, r3
 8000916:	2b00      	cmp	r3, #0
 8000918:	d007      	beq.n	800092a <setNextInterruptInterval+0x2a>
 800091a:	4b1a      	ldr	r3, [pc, #104]	; (8000984 <setNextInterruptInterval+0x84>)
 800091c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800091e:	687a      	ldr	r2, [r7, #4]
 8000920:	429a      	cmp	r2, r3
 8000922:	d902      	bls.n	800092a <setNextInterruptInterval+0x2a>
			mind = steppers[0].di;
 8000924:	4b17      	ldr	r3, [pc, #92]	; (8000984 <setNextInterruptInterval+0x84>)
 8000926:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000928:	607b      	str	r3, [r7, #4]
		}
		nextStepperFlag = 0;
 800092a:	4b17      	ldr	r3, [pc, #92]	; (8000988 <setNextInterruptInterval+0x88>)
 800092c:	2200      	movs	r2, #0
 800092e:	701a      	strb	r2, [r3, #0]

			if( (1 << 0) && steppers[0].di == mind ){
 8000930:	4b14      	ldr	r3, [pc, #80]	; (8000984 <setNextInterruptInterval+0x84>)
 8000932:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000934:	687a      	ldr	r2, [r7, #4]
 8000936:	429a      	cmp	r2, r3
 8000938:	d107      	bne.n	800094a <setNextInterruptInterval+0x4a>
				nextStepperFlag |= (1 << 0);
 800093a:	4b13      	ldr	r3, [pc, #76]	; (8000988 <setNextInterruptInterval+0x88>)
 800093c:	781b      	ldrb	r3, [r3, #0]
 800093e:	b2db      	uxtb	r3, r3
 8000940:	f043 0301 	orr.w	r3, r3, #1
 8000944:	b2da      	uxtb	r2, r3
 8000946:	4b10      	ldr	r3, [pc, #64]	; (8000988 <setNextInterruptInterval+0x88>)
 8000948:	701a      	strb	r2, [r3, #0]
			}

		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, mind);		//mindにコンペアを設定
 800094a:	4b10      	ldr	r3, [pc, #64]	; (800098c <setNextInterruptInterval+0x8c>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	687a      	ldr	r2, [r7, #4]
 8000950:	635a      	str	r2, [r3, #52]	; 0x34
			//printf("mind:%d \r\n",mind);

	if (remainingSteppersFlag == 0){
 8000952:	4b0b      	ldr	r3, [pc, #44]	; (8000980 <setNextInterruptInterval+0x80>)
 8000954:	781b      	ldrb	r3, [r3, #0]
 8000956:	b2db      	uxtb	r3, r3
 8000958:	2b00      	cmp	r3, #0
 800095a:	d104      	bne.n	8000966 <setNextInterruptInterval+0x66>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 65500);    //65500→コンペアマッチさせない
 800095c:	4b0b      	ldr	r3, [pc, #44]	; (800098c <setNextInterruptInterval+0x8c>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 8000964:	635a      	str	r2, [r3, #52]	; 0x34
	}

	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, mind);
 8000966:	4b09      	ldr	r3, [pc, #36]	; (800098c <setNextInterruptInterval+0x8c>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	687a      	ldr	r2, [r7, #4]
 800096c:	635a      	str	r2, [r3, #52]	; 0x34
	return;
 800096e:	bf00      	nop

}
 8000970:	370c      	adds	r7, #12
 8000972:	46bd      	mov	sp, r7
 8000974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000978:	4770      	bx	lr
 800097a:	bf00      	nop
 800097c:	000f423f 	.word	0x000f423f
 8000980:	200006f8 	.word	0x200006f8
 8000984:	20000620 	.word	0x20000620
 8000988:	200006f9 	.word	0x200006f9
 800098c:	200000b4 	.word	0x200000b4

08000990 <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim){      //指定したコンペアを超えた時発火
 8000990:	b580      	push	{r7, lr}
 8000992:	b084      	sub	sp, #16
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
	//HAL_TIM_OC_Stop_IT(&htim3, TIM_CHANNEL_1);
	if(htim == &htim3){
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	4a6e      	ldr	r2, [pc, #440]	; (8000b54 <HAL_TIM_OC_DelayElapsedCallback+0x1c4>)
 800099c:	4293      	cmp	r3, r2
 800099e:	f040 80d5 	bne.w	8000b4c <HAL_TIM_OC_DelayElapsedCallback+0x1bc>
	unsigned int tmpCtr = __HAL_TIM_GET_COMPARE(&htim3, TIM_CHANNEL_1);	//指定されたタイマーチャンネルのコンペアを所得
 80009a2:	4b6c      	ldr	r3, [pc, #432]	; (8000b54 <HAL_TIM_OC_DelayElapsedCallback+0x1c4>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009a8:	60fb      	str	r3, [r7, #12]
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 65500);			//コンペアを65500にセット
 80009aa:	4b6a      	ldr	r3, [pc, #424]	; (8000b54 <HAL_TIM_OC_DelayElapsedCallback+0x1c4>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 80009b2:	635a      	str	r2, [r3, #52]	; 0x34

	if( homing_flag & (1 << 0)){
 80009b4:	4b68      	ldr	r3, [pc, #416]	; (8000b58 <HAL_TIM_OC_DelayElapsedCallback+0x1c8>)
 80009b6:	781b      	ldrb	r3, [r3, #0]
 80009b8:	f003 0301 	and.w	r3, r3, #1
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d00d      	beq.n	80009dc <HAL_TIM_OC_DelayElapsedCallback+0x4c>
				if(end_stop_state & (1 << 0)){
 80009c0:	4b66      	ldr	r3, [pc, #408]	; (8000b5c <HAL_TIM_OC_DelayElapsedCallback+0x1cc>)
 80009c2:	781b      	ldrb	r3, [r3, #0]
 80009c4:	f003 0301 	and.w	r3, r3, #1
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d007      	beq.n	80009dc <HAL_TIM_OC_DelayElapsedCallback+0x4c>
					remainingSteppersFlag &= ~(1 << 0);
 80009cc:	4b64      	ldr	r3, [pc, #400]	; (8000b60 <HAL_TIM_OC_DelayElapsedCallback+0x1d0>)
 80009ce:	781b      	ldrb	r3, [r3, #0]
 80009d0:	b2db      	uxtb	r3, r3
 80009d2:	f023 0301 	bic.w	r3, r3, #1
 80009d6:	b2da      	uxtb	r2, r3
 80009d8:	4b61      	ldr	r3, [pc, #388]	; (8000b60 <HAL_TIM_OC_DelayElapsedCallback+0x1d0>)
 80009da:	701a      	strb	r2, [r3, #0]
				}
			}
	if ( ! (nextStepperFlag & (1 << 0)) ){				//nextStepperFlagが真でない(0なら)
 80009dc:	4b61      	ldr	r3, [pc, #388]	; (8000b64 <HAL_TIM_OC_DelayElapsedCallback+0x1d4>)
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	b2db      	uxtb	r3, r3
 80009e2:	f003 0301 	and.w	r3, r3, #1
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d105      	bne.n	80009f6 <HAL_TIM_OC_DelayElapsedCallback+0x66>
			steppers[0].di -= tmpCtr;           //tmpCtrの値からsteppers[i].di引いた値を新しくsteppers[i].diに代入
 80009ea:	4b5f      	ldr	r3, [pc, #380]	; (8000b68 <HAL_TIM_OC_DelayElapsedCallback+0x1d8>)
 80009ec:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	1ad3      	subs	r3, r2, r3
 80009f2:	4a5d      	ldr	r2, [pc, #372]	; (8000b68 <HAL_TIM_OC_DelayElapsedCallback+0x1d8>)
 80009f4:	6493      	str	r3, [r2, #72]	; 0x48
		}
		//printf("steppers:%ld \r\n",steppers[0].di);

		volatile stepperInfo* s = &steppers[0];
 80009f6:	4b5c      	ldr	r3, [pc, #368]	; (8000b68 <HAL_TIM_OC_DelayElapsedCallback+0x1d8>)
 80009f8:	60bb      	str	r3, [r7, #8]

		if( (s->stepCount) < (s->totalSteps)&& !(current_stall)  ){		//1周ごとにカウントしたstepCountがabs(steps)より小さかったら==動作が終了するまで
 80009fa:	68bb      	ldr	r3, [r7, #8]
 80009fc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80009fe:	68bb      	ldr	r3, [r7, #8]
 8000a00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a02:	429a      	cmp	r2, r3
 8000a04:	d224      	bcs.n	8000a50 <HAL_TIM_OC_DelayElapsedCallback+0xc0>
 8000a06:	4b59      	ldr	r3, [pc, #356]	; (8000b6c <HAL_TIM_OC_DelayElapsedCallback+0x1dc>)
 8000a08:	781b      	ldrb	r3, [r3, #0]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d120      	bne.n	8000a50 <HAL_TIM_OC_DelayElapsedCallback+0xc0>
			s->stepFunc();
 8000a0e:	68bb      	ldr	r3, [r7, #8]
 8000a10:	68db      	ldr	r3, [r3, #12]
 8000a12:	4798      	blx	r3
			s->stepCount++;							//カウントし続ける
 8000a14:	68bb      	ldr	r3, [r7, #8]
 8000a16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a18:	1c5a      	adds	r2, r3, #1
 8000a1a:	68bb      	ldr	r3, [r7, #8]
 8000a1c:	64da      	str	r2, [r3, #76]	; 0x4c
			s->stepPosition += s->dir;		//dir(+もしくはー(dirの向き）を加算してstepPositionに格納
 8000a1e:	68bb      	ldr	r3, [r7, #8]
 8000a20:	69da      	ldr	r2, [r3, #28]
 8000a22:	68bb      	ldr	r3, [r7, #8]
 8000a24:	699b      	ldr	r3, [r3, #24]
 8000a26:	441a      	add	r2, r3
 8000a28:	68bb      	ldr	r3, [r7, #8]
 8000a2a:	619a      	str	r2, [r3, #24]
			if ( (s->stepCount) >= (s->totalSteps) ){	//stepCountがtotalStepsを超えたとき
 8000a2c:	68bb      	ldr	r3, [r7, #8]
 8000a2e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000a30:	68bb      	ldr	r3, [r7, #8]
 8000a32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a34:	429a      	cmp	r2, r3
 8000a36:	d30b      	bcc.n	8000a50 <HAL_TIM_OC_DelayElapsedCallback+0xc0>
				s->movementDone = 1;	//movementDoneを1にする
 8000a38:	68bb      	ldr	r3, [r7, #8]
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
				remainingSteppersFlag &= ~(1 << 0);
 8000a40:	4b47      	ldr	r3, [pc, #284]	; (8000b60 <HAL_TIM_OC_DelayElapsedCallback+0x1d0>)
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	b2db      	uxtb	r3, r3
 8000a46:	f023 0301 	bic.w	r3, r3, #1
 8000a4a:	b2da      	uxtb	r2, r3
 8000a4c:	4b44      	ldr	r3, [pc, #272]	; (8000b60 <HAL_TIM_OC_DelayElapsedCallback+0x1d0>)
 8000a4e:	701a      	strb	r2, [r3, #0]
			}
		}

		if (s->rampUpStepCount == 0){
 8000a50:	68bb      	ldr	r3, [r7, #8]
 8000a52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d142      	bne.n	8000ade <HAL_TIM_OC_DelayElapsedCallback+0x14e>
			s->n++;									//sにnを代入して、nをプラス1する
 8000a58:	68bb      	ldr	r3, [r7, #8]
 8000a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a5c:	1c5a      	adds	r2, r3, #1
 8000a5e:	68bb      	ldr	r3, [r7, #8]
 8000a60:	641a      	str	r2, [r3, #64]	; 0x40
			s->d = s->d - (2*s->d) / (4*s->n +1);	//加減速遅延時間
 8000a62:	68bb      	ldr	r3, [r7, #8]
 8000a64:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8000a68:	68bb      	ldr	r3, [r7, #8]
 8000a6a:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8000a6e:	ee37 6aa7 	vadd.f32	s12, s15, s15
 8000a72:	68bb      	ldr	r3, [r7, #8]
 8000a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a76:	009b      	lsls	r3, r3, #2
 8000a78:	3301      	adds	r3, #1
 8000a7a:	ee07 3a90 	vmov	s15, r3
 8000a7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000a82:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000a86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000a8a:	68bb      	ldr	r3, [r7, #8]
 8000a8c:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
			if (s->d <= s->minStepInterval ){		//加減速遅延時間がminStepIntervalより短いなら（定数で指定）
 8000a90:	68bb      	ldr	r3, [r7, #8]
 8000a92:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8000a96:	68bb      	ldr	r3, [r7, #8]
 8000a98:	685b      	ldr	r3, [r3, #4]
 8000a9a:	ee07 3a90 	vmov	s15, r3
 8000a9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000aa2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000aa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000aaa:	d80c      	bhi.n	8000ac6 <HAL_TIM_OC_DelayElapsedCallback+0x136>
				s->d = s->minStepInterval;			//minStepIntervalを加減速遅延時間にする
 8000aac:	68bb      	ldr	r3, [r7, #8]
 8000aae:	685b      	ldr	r3, [r3, #4]
 8000ab0:	ee07 3a90 	vmov	s15, r3
 8000ab4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000ab8:	68bb      	ldr	r3, [r7, #8]
 8000aba:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
				s->rampUpStepCount = s->stepCount;	//rampUpStepCountはstepCountとする
 8000abe:	68bb      	ldr	r3, [r7, #8]
 8000ac0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000ac2:	68bb      	ldr	r3, [r7, #8]
 8000ac4:	63da      	str	r2, [r3, #60]	; 0x3c
			}
			if (s->stepCount >= (s->totalSteps / 2) ){  //目標値から現在のステップを引いた値の1/2よりstepCountが大きくなったとき
 8000ac6:	68bb      	ldr	r3, [r7, #8]
 8000ac8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000aca:	68bb      	ldr	r3, [r7, #8]
 8000acc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ace:	085b      	lsrs	r3, r3, #1
 8000ad0:	429a      	cmp	r2, r3
 8000ad2:	d32c      	bcc.n	8000b2e <HAL_TIM_OC_DelayElapsedCallback+0x19e>
				s->rampUpStepCount = s->stepCount;		//rampUpStepCountはstepCountとする
 8000ad4:	68bb      	ldr	r3, [r7, #8]
 8000ad6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000ad8:	68bb      	ldr	r3, [r7, #8]
 8000ada:	63da      	str	r2, [r3, #60]	; 0x3c
 8000adc:	e027      	b.n	8000b2e <HAL_TIM_OC_DelayElapsedCallback+0x19e>
			}
		} else if ( s->stepCount >= s->totalSteps - s->rampUpStepCount) {	//目標値から現在のステップを引いた値からrampUpStepCountを引いた値がstepCountより小さいなら
 8000ade:	68bb      	ldr	r3, [r7, #8]
 8000ae0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000ae2:	68bb      	ldr	r3, [r7, #8]
 8000ae4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000ae6:	68bb      	ldr	r3, [r7, #8]
 8000ae8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000aea:	1acb      	subs	r3, r1, r3
 8000aec:	429a      	cmp	r2, r3
 8000aee:	d31e      	bcc.n	8000b2e <HAL_TIM_OC_DelayElapsedCallback+0x19e>
			s->d = (s->d * (4 * s->n + 1)) / (4 * s->n + 1 -2);				//減速の時のステップ
 8000af0:	68bb      	ldr	r3, [r7, #8]
 8000af2:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8000af6:	68bb      	ldr	r3, [r7, #8]
 8000af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000afa:	009b      	lsls	r3, r3, #2
 8000afc:	3301      	adds	r3, #1
 8000afe:	ee07 3a90 	vmov	s15, r3
 8000b02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000b06:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000b0a:	68bb      	ldr	r3, [r7, #8]
 8000b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b0e:	009b      	lsls	r3, r3, #2
 8000b10:	3b01      	subs	r3, #1
 8000b12:	ee07 3a90 	vmov	s15, r3
 8000b16:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000b1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000b1e:	68bb      	ldr	r3, [r7, #8]
 8000b20:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
			s->n--;		//sにnを代入し、nから1を引く
 8000b24:	68bb      	ldr	r3, [r7, #8]
 8000b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b28:	1e5a      	subs	r2, r3, #1
 8000b2a:	68bb      	ldr	r3, [r7, #8]
 8000b2c:	641a      	str	r2, [r3, #64]	; 0x40
		}
		s->di = s->d;	//計算結果sをstepperInfoのメンバdに代入したものをメンバdiに代入
 8000b2e:	68bb      	ldr	r3, [r7, #8]
 8000b30:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8000b34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b38:	ee17 2a90 	vmov	r2, s15
 8000b3c:	68bb      	ldr	r3, [r7, #8]
 8000b3e:	649a      	str	r2, [r3, #72]	; 0x48
		//printf("stepPosition:%ld \r\n",s->stepPosition);
		setNextInterruptInterval();
 8000b40:	f7ff fede 	bl	8000900 <setNextInterruptInterval>
		__HAL_TIM_SET_COUNTER(&htim3, 0);
 8000b44:	4b03      	ldr	r3, [pc, #12]	; (8000b54 <HAL_TIM_OC_DelayElapsedCallback+0x1c4>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	2200      	movs	r2, #0
 8000b4a:	625a      	str	r2, [r3, #36]	; 0x24
	}
}
 8000b4c:	bf00      	nop
 8000b4e:	3710      	adds	r7, #16
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	200000b4 	.word	0x200000b4
 8000b58:	20000671 	.word	0x20000671
 8000b5c:	20000670 	.word	0x20000670
 8000b60:	200006f8 	.word	0x200006f8
 8000b64:	200006f9 	.word	0x200006f9
 8000b68:	20000620 	.word	0x20000620
 8000b6c:	20000672 	.word	0x20000672

08000b70 <stallguard_back>:
	if( ! HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6)){	//割り込みピンが真でない(1でない=0なら)
		end_stop_state |= 1;					//end_stop_stateに左辺か右辺が1なら1を代入
	}
}

void stallguard_back(){
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
	prepareMovement(steppers[0].stall_off);	//stall_off
 8000b74:	4b04      	ldr	r3, [pc, #16]	; (8000b88 <stallguard_back+0x18>)
 8000b76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f7ff fe29 	bl	80007d0 <prepareMovement>
	current_stall=0;
 8000b7e:	4b03      	ldr	r3, [pc, #12]	; (8000b8c <stallguard_back+0x1c>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	701a      	strb	r2, [r3, #0]
	return;
 8000b84:	bf00      	nop
}
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	20000620 	.word	0x20000620
 8000b8c:	20000672 	.word	0x20000672

08000b90 <runAndWait>:

void runAndWait(){
 8000b90:	b580      	push	{r7, lr}
 8000b92:	af00      	add	r7, sp, #0
	setNextInterruptInterval();
 8000b94:	f7ff feb4 	bl	8000900 <setNextInterruptInterval>
	while(remainingSteppersFlag && !(current_stall));
 8000b98:	bf00      	nop
 8000b9a:	4b0a      	ldr	r3, [pc, #40]	; (8000bc4 <runAndWait+0x34>)
 8000b9c:	781b      	ldrb	r3, [r3, #0]
 8000b9e:	b2db      	uxtb	r3, r3
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d003      	beq.n	8000bac <runAndWait+0x1c>
 8000ba4:	4b08      	ldr	r3, [pc, #32]	; (8000bc8 <runAndWait+0x38>)
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d0f6      	beq.n	8000b9a <runAndWait+0xa>
	if(current_stall==1){
 8000bac:	4b06      	ldr	r3, [pc, #24]	; (8000bc8 <runAndWait+0x38>)
 8000bae:	781b      	ldrb	r3, [r3, #0]
 8000bb0:	2b01      	cmp	r3, #1
 8000bb2:	d101      	bne.n	8000bb8 <runAndWait+0x28>
		stallguard_back();
 8000bb4:	f7ff ffdc 	bl	8000b70 <stallguard_back>
	}
	HAL_Delay(100);
 8000bb8:	2064      	movs	r0, #100	; 0x64
 8000bba:	f001 fbdd 	bl	8002378 <HAL_Delay>

	//printf("posi%d\r\n",re->totalSteps);
}
 8000bbe:	bf00      	nop
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	200006f8 	.word	0x200006f8
 8000bc8:	20000672 	.word	0x20000672

08000bcc <AbsoluteReset>:
void AbsoluteReset(){
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b082      	sub	sp, #8
 8000bd0:	af00      	add	r7, sp, #0
	volatile stepperInfo* re = &steppers[0];
 8000bd2:	4b0f      	ldr	r3, [pc, #60]	; (8000c10 <AbsoluteReset+0x44>)
 8000bd4:	607b      	str	r3, [r7, #4]

	re->n = 0;  //変数*siがメンバnにアクセス.した値に0を代入する
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	2200      	movs	r2, #0
 8000bda:	641a      	str	r2, [r3, #64]	; 0x40
	re->d = 0;
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	f04f 0200 	mov.w	r2, #0
 8000be2:	645a      	str	r2, [r3, #68]	; 0x44
	re->di = 0;
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	2200      	movs	r2, #0
 8000be8:	649a      	str	r2, [r3, #72]	; 0x48
	re->stepCount = 0;
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	2200      	movs	r2, #0
 8000bee:	64da      	str	r2, [r3, #76]	; 0x4c
	re->rampUpStepCount = 0;
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	63da      	str	r2, [r3, #60]	; 0x3c
	re->totalSteps = 0;
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	635a      	str	r2, [r3, #52]	; 0x34
	re->stepPosition = 0;
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	2200      	movs	r2, #0
 8000c00:	619a      	str	r2, [r3, #24]
	printf("RestOK\r\n");
 8000c02:	4804      	ldr	r0, [pc, #16]	; (8000c14 <AbsoluteReset+0x48>)
 8000c04:	f006 f9a0 	bl	8006f48 <puts>
}
 8000c08:	bf00      	nop
 8000c0a:	3708      	adds	r7, #8
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	20000620 	.word	0x20000620
 8000c14:	08008028 	.word	0x08008028

08000c18 <stepperHoming>:


void stepperHoming(){
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
	homing_flag |= (1 << 0);
 8000c1c:	4b2e      	ldr	r3, [pc, #184]	; (8000cd8 <stepperHoming+0xc0>)
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	f043 0301 	orr.w	r3, r3, #1
 8000c24:	b2da      	uxtb	r2, r3
 8000c26:	4b2c      	ldr	r3, [pc, #176]	; (8000cd8 <stepperHoming+0xc0>)
 8000c28:	701a      	strb	r2, [r3, #0]
	//seeking
	steppers[0].minStepInterval = steppers[0].seeking_vel;	//ホームピンに反応するまでモータ回す
 8000c2a:	4b2c      	ldr	r3, [pc, #176]	; (8000cdc <stepperHoming+0xc4>)
 8000c2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c2e:	461a      	mov	r2, r3
 8000c30:	4b2a      	ldr	r3, [pc, #168]	; (8000cdc <stepperHoming+0xc4>)
 8000c32:	605a      	str	r2, [r3, #4]
	prepareMovement( -100000000);
 8000c34:	482a      	ldr	r0, [pc, #168]	; (8000ce0 <stepperHoming+0xc8>)
 8000c36:	f7ff fdcb 	bl	80007d0 <prepareMovement>
	runAndWait();
 8000c3a:	f7ff ffa9 	bl	8000b90 <runAndWait>
	HAL_Delay(500);
 8000c3e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c42:	f001 fb99 	bl	8002378 <HAL_Delay>
	//pull-off

	homing_flag &= ~(1 << 0);								//homing_flagが反応したらpull_offだけモータ回す
 8000c46:	4b24      	ldr	r3, [pc, #144]	; (8000cd8 <stepperHoming+0xc0>)
 8000c48:	781b      	ldrb	r3, [r3, #0]
 8000c4a:	f023 0301 	bic.w	r3, r3, #1
 8000c4e:	b2da      	uxtb	r2, r3
 8000c50:	4b21      	ldr	r3, [pc, #132]	; (8000cd8 <stepperHoming+0xc0>)
 8000c52:	701a      	strb	r2, [r3, #0]
	prepareMovement(steppers[0].pull_off);
 8000c54:	4b21      	ldr	r3, [pc, #132]	; (8000cdc <stepperHoming+0xc4>)
 8000c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f7ff fdb9 	bl	80007d0 <prepareMovement>
	runAndWait();
 8000c5e:	f7ff ff97 	bl	8000b90 <runAndWait>
	HAL_Delay(500);
 8000c62:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c66:	f001 fb87 	bl	8002378 <HAL_Delay>
	//homing

	homing_flag |= (1 << 0);								//ホームピンに反応するまでモータ回す
 8000c6a:	4b1b      	ldr	r3, [pc, #108]	; (8000cd8 <stepperHoming+0xc0>)
 8000c6c:	781b      	ldrb	r3, [r3, #0]
 8000c6e:	f043 0301 	orr.w	r3, r3, #1
 8000c72:	b2da      	uxtb	r2, r3
 8000c74:	4b18      	ldr	r3, [pc, #96]	; (8000cd8 <stepperHoming+0xc0>)
 8000c76:	701a      	strb	r2, [r3, #0]
	steppers[0].minStepInterval = steppers[0].homing_vel;
 8000c78:	4b18      	ldr	r3, [pc, #96]	; (8000cdc <stepperHoming+0xc4>)
 8000c7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c7c:	461a      	mov	r2, r3
 8000c7e:	4b17      	ldr	r3, [pc, #92]	; (8000cdc <stepperHoming+0xc4>)
 8000c80:	605a      	str	r2, [r3, #4]
	prepareMovement( -100000000);
 8000c82:	4817      	ldr	r0, [pc, #92]	; (8000ce0 <stepperHoming+0xc8>)
 8000c84:	f7ff fda4 	bl	80007d0 <prepareMovement>
	runAndWait();
 8000c88:	f7ff ff82 	bl	8000b90 <runAndWait>
	HAL_Delay(500);
 8000c8c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c90:	f001 fb72 	bl	8002378 <HAL_Delay>
	//pull-off
	homing_flag &= ~(1 << 0);
 8000c94:	4b10      	ldr	r3, [pc, #64]	; (8000cd8 <stepperHoming+0xc0>)
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	f023 0301 	bic.w	r3, r3, #1
 8000c9c:	b2da      	uxtb	r2, r3
 8000c9e:	4b0e      	ldr	r3, [pc, #56]	; (8000cd8 <stepperHoming+0xc0>)
 8000ca0:	701a      	strb	r2, [r3, #0]
	prepareMovement(steppers[0].pull_off);
 8000ca2:	4b0e      	ldr	r3, [pc, #56]	; (8000cdc <stepperHoming+0xc4>)
 8000ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f7ff fd92 	bl	80007d0 <prepareMovement>
	runAndWait();
 8000cac:	f7ff ff70 	bl	8000b90 <runAndWait>
	HAL_Delay(500);
 8000cb0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000cb4:	f001 fb60 	bl	8002378 <HAL_Delay>

	steppers[0].stepPosition = 0;
 8000cb8:	4b08      	ldr	r3, [pc, #32]	; (8000cdc <stepperHoming+0xc4>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	619a      	str	r2, [r3, #24]
	steppers[0].homing = 1;
 8000cbe:	4b07      	ldr	r3, [pc, #28]	; (8000cdc <stepperHoming+0xc4>)
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	741a      	strb	r2, [r3, #16]
	steppers[0].minStepInterval = 500;
 8000cc4:	4b05      	ldr	r3, [pc, #20]	; (8000cdc <stepperHoming+0xc4>)
 8000cc6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000cca:	605a      	str	r2, [r3, #4]
	printf("homing:\r\n");
 8000ccc:	4805      	ldr	r0, [pc, #20]	; (8000ce4 <stepperHoming+0xcc>)
 8000cce:	f006 f93b 	bl	8006f48 <puts>

}
 8000cd2:	bf00      	nop
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	20000671 	.word	0x20000671
 8000cdc:	20000620 	.word	0x20000620
 8000ce0:	fa0a1f00 	.word	0xfa0a1f00
 8000ce4:	08008030 	.word	0x08008030

08000ce8 <TMCsetup>:

void TMCsetup(){
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b08a      	sub	sp, #40	; 0x28
 8000cec:	af00      	add	r7, sp, #0
	int32_t mstep_value = 0;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	627b      	str	r3, [r7, #36]	; 0x24
	int32_t toff_value = 0;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	623b      	str	r3, [r7, #32]
	int32_t microstep_value = 0;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	61fb      	str	r3, [r7, #28]
	int32_t IRUN_value = 0;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	61bb      	str	r3, [r7, #24]
	int32_t IHOLD_value = 0;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	617b      	str	r3, [r7, #20]
	int32_t IHOLDDELAY_value= 0;
 8000d02:	2300      	movs	r3, #0
 8000d04:	613b      	str	r3, [r7, #16]
	int32_t stallgard_setup_value=0;
 8000d06:	2300      	movs	r3, #0
 8000d08:	60fb      	str	r3, [r7, #12]
	int32_t TCOOLTHRS_value=0;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	60bb      	str	r3, [r7, #8]
	int32_t SEMIN_value=0;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	607b      	str	r3, [r7, #4]
	int32_t SEMAX_value=0;
 8000d12:	2300      	movs	r3, #0
 8000d14:	603b      	str	r3, [r7, #0]

	IRUN_value = 20;
 8000d16:	2314      	movs	r3, #20
 8000d18:	61bb      	str	r3, [r7, #24]
	TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_IHOLD_IRUN, TMC2209_IRUN_MASK, TMC2209_IRUN_SHIFT, IRUN_value);	//実行電流
 8000d1a:	2110      	movs	r1, #16
 8000d1c:	48be      	ldr	r0, [pc, #760]	; (8001018 <TMCsetup+0x330>)
 8000d1e:	f005 fec0 	bl	8006aa2 <tmc2209_readInt>
 8000d22:	4603      	mov	r3, r0
 8000d24:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8000d28:	69bb      	ldr	r3, [r7, #24]
 8000d2a:	021b      	lsls	r3, r3, #8
 8000d2c:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
 8000d30:	4313      	orrs	r3, r2
 8000d32:	461a      	mov	r2, r3
 8000d34:	2110      	movs	r1, #16
 8000d36:	48b8      	ldr	r0, [pc, #736]	; (8001018 <TMCsetup+0x330>)
 8000d38:	f005 fe63 	bl	8006a02 <tmc2209_writeInt>
	tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000d3c:	f001 fb10 	bl	8002360 <HAL_GetTick>
 8000d40:	4603      	mov	r3, r0
 8000d42:	4619      	mov	r1, r3
 8000d44:	48b4      	ldr	r0, [pc, #720]	; (8001018 <TMCsetup+0x330>)
 8000d46:	f005 ffe2 	bl	8006d0e <tmc2209_periodicJob>
	HAL_Delay(100);
 8000d4a:	2064      	movs	r0, #100	; 0x64
 8000d4c:	f001 fb14 	bl	8002378 <HAL_Delay>
	IHOLD_value=TMC2209_FIELD_READ(&TMC2209, TMC2209_IHOLD_IRUN, TMC2209_IRUN_MASK, TMC2209_IRUN_SHIFT);
 8000d50:	2110      	movs	r1, #16
 8000d52:	48b1      	ldr	r0, [pc, #708]	; (8001018 <TMCsetup+0x330>)
 8000d54:	f005 fea5 	bl	8006aa2 <tmc2209_readInt>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	121b      	asrs	r3, r3, #8
 8000d5c:	f003 031f 	and.w	r3, r3, #31
 8000d60:	617b      	str	r3, [r7, #20]
	printf("IRUN: %ld\r\n", IRUN_value);
 8000d62:	69b9      	ldr	r1, [r7, #24]
 8000d64:	48ad      	ldr	r0, [pc, #692]	; (800101c <TMCsetup+0x334>)
 8000d66:	f006 f869 	bl	8006e3c <iprintf>

	IHOLD_value=3;																							//モーター待機時の電流の設定
 8000d6a:	2303      	movs	r3, #3
 8000d6c:	617b      	str	r3, [r7, #20]
	TMC2209_FIELD_UPDATE(&TMC2209,TMC2209_IHOLD_IRUN, TMC2209_IHOLD_MASK, TMC2209_IHOLD_SHIFT, IHOLD_value);
 8000d6e:	2110      	movs	r1, #16
 8000d70:	48a9      	ldr	r0, [pc, #676]	; (8001018 <TMCsetup+0x330>)
 8000d72:	f005 fe96 	bl	8006aa2 <tmc2209_readInt>
 8000d76:	4603      	mov	r3, r0
 8000d78:	f023 021f 	bic.w	r2, r3, #31
 8000d7c:	697b      	ldr	r3, [r7, #20]
 8000d7e:	f003 031f 	and.w	r3, r3, #31
 8000d82:	4313      	orrs	r3, r2
 8000d84:	461a      	mov	r2, r3
 8000d86:	2110      	movs	r1, #16
 8000d88:	48a3      	ldr	r0, [pc, #652]	; (8001018 <TMCsetup+0x330>)
 8000d8a:	f005 fe3a 	bl	8006a02 <tmc2209_writeInt>
	tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000d8e:	f001 fae7 	bl	8002360 <HAL_GetTick>
 8000d92:	4603      	mov	r3, r0
 8000d94:	4619      	mov	r1, r3
 8000d96:	48a0      	ldr	r0, [pc, #640]	; (8001018 <TMCsetup+0x330>)
 8000d98:	f005 ffb9 	bl	8006d0e <tmc2209_periodicJob>
	HAL_Delay(100);
 8000d9c:	2064      	movs	r0, #100	; 0x64
 8000d9e:	f001 faeb 	bl	8002378 <HAL_Delay>
	IHOLD_value=TMC2209_FIELD_READ(&TMC2209, TMC2209_IHOLD_IRUN, TMC2209_IHOLD_MASK, TMC2209_IHOLD_SHIFT);	//保持電流
 8000da2:	2110      	movs	r1, #16
 8000da4:	489c      	ldr	r0, [pc, #624]	; (8001018 <TMCsetup+0x330>)
 8000da6:	f005 fe7c 	bl	8006aa2 <tmc2209_readInt>
 8000daa:	4603      	mov	r3, r0
 8000dac:	f003 031f 	and.w	r3, r3, #31
 8000db0:	617b      	str	r3, [r7, #20]
	printf("IHOLD: %ld\r\n", IHOLD_value);
 8000db2:	6979      	ldr	r1, [r7, #20]
 8000db4:	489a      	ldr	r0, [pc, #616]	; (8001020 <TMCsetup+0x338>)
 8000db6:	f006 f841 	bl	8006e3c <iprintf>

	mstep_value = TMC2209_FIELD_READ(&TMC2209, TMC2209_GCONF, TMC2209_MSTEP_REG_SELECT_MASK,TMC2209_MSTEP_REG_SELECT_SHIFT);	//uartでのmicrostepの有効化
 8000dba:	2100      	movs	r1, #0
 8000dbc:	4896      	ldr	r0, [pc, #600]	; (8001018 <TMCsetup+0x330>)
 8000dbe:	f005 fe70 	bl	8006aa2 <tmc2209_readInt>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	11db      	asrs	r3, r3, #7
 8000dc6:	f003 0301 	and.w	r3, r3, #1
 8000dca:	627b      	str	r3, [r7, #36]	; 0x24
	printf("mstep_before : %ld\r\n", mstep_value);
 8000dcc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000dce:	4895      	ldr	r0, [pc, #596]	; (8001024 <TMCsetup+0x33c>)
 8000dd0:	f006 f834 	bl	8006e3c <iprintf>
	mstep_value = 1;
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	627b      	str	r3, [r7, #36]	; 0x24
	TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_GCONF, TMC2209_MSTEP_REG_SELECT_MASK, TMC2209_MSTEP_REG_SELECT_SHIFT,mstep_value);
 8000dd8:	2100      	movs	r1, #0
 8000dda:	488f      	ldr	r0, [pc, #572]	; (8001018 <TMCsetup+0x330>)
 8000ddc:	f005 fe61 	bl	8006aa2 <tmc2209_readInt>
 8000de0:	4603      	mov	r3, r0
 8000de2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000de8:	01db      	lsls	r3, r3, #7
 8000dea:	b2db      	uxtb	r3, r3
 8000dec:	4313      	orrs	r3, r2
 8000dee:	461a      	mov	r2, r3
 8000df0:	2100      	movs	r1, #0
 8000df2:	4889      	ldr	r0, [pc, #548]	; (8001018 <TMCsetup+0x330>)
 8000df4:	f005 fe05 	bl	8006a02 <tmc2209_writeInt>
	tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000df8:	f001 fab2 	bl	8002360 <HAL_GetTick>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	4619      	mov	r1, r3
 8000e00:	4885      	ldr	r0, [pc, #532]	; (8001018 <TMCsetup+0x330>)
 8000e02:	f005 ff84 	bl	8006d0e <tmc2209_periodicJob>
	mstep_value=TMC2209_FIELD_READ(&TMC2209, TMC2209_GCONF, TMC2209_MSTEP_REG_SELECT_MASK, TMC2209_MSTEP_REG_SELECT_SHIFT);
 8000e06:	2100      	movs	r1, #0
 8000e08:	4883      	ldr	r0, [pc, #524]	; (8001018 <TMCsetup+0x330>)
 8000e0a:	f005 fe4a 	bl	8006aa2 <tmc2209_readInt>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	11db      	asrs	r3, r3, #7
 8000e12:	f003 0301 	and.w	r3, r3, #1
 8000e16:	627b      	str	r3, [r7, #36]	; 0x24
	printf("mstep_after : %ld\r\n", mstep_value);
 8000e18:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000e1a:	4883      	ldr	r0, [pc, #524]	; (8001028 <TMCsetup+0x340>)
 8000e1c:	f006 f80e 	bl	8006e3c <iprintf>

	toff_value=TMC2209_FIELD_READ(&TMC2209, TMC2209_CHOPCONF, TMC2209_TOFF_MASK, TMC2209_TOFF_SHIFT);	//保持トルクの設定
 8000e20:	216c      	movs	r1, #108	; 0x6c
 8000e22:	487d      	ldr	r0, [pc, #500]	; (8001018 <TMCsetup+0x330>)
 8000e24:	f005 fe3d 	bl	8006aa2 <tmc2209_readInt>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	f003 030f 	and.w	r3, r3, #15
 8000e2e:	623b      	str	r3, [r7, #32]
	printf("toff_before : %ld\r\n", toff_value);
 8000e30:	6a39      	ldr	r1, [r7, #32]
 8000e32:	487e      	ldr	r0, [pc, #504]	; (800102c <TMCsetup+0x344>)
 8000e34:	f006 f802 	bl	8006e3c <iprintf>
	toff_value = 4;
 8000e38:	2304      	movs	r3, #4
 8000e3a:	623b      	str	r3, [r7, #32]
	TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_CHOPCONF, TMC2209_TOFF_MASK, TMC2209_TOFF_SHIFT,toff_value);
 8000e3c:	216c      	movs	r1, #108	; 0x6c
 8000e3e:	4876      	ldr	r0, [pc, #472]	; (8001018 <TMCsetup+0x330>)
 8000e40:	f005 fe2f 	bl	8006aa2 <tmc2209_readInt>
 8000e44:	4603      	mov	r3, r0
 8000e46:	f023 020f 	bic.w	r2, r3, #15
 8000e4a:	6a3b      	ldr	r3, [r7, #32]
 8000e4c:	f003 030f 	and.w	r3, r3, #15
 8000e50:	4313      	orrs	r3, r2
 8000e52:	461a      	mov	r2, r3
 8000e54:	216c      	movs	r1, #108	; 0x6c
 8000e56:	4870      	ldr	r0, [pc, #448]	; (8001018 <TMCsetup+0x330>)
 8000e58:	f005 fdd3 	bl	8006a02 <tmc2209_writeInt>
	tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000e5c:	f001 fa80 	bl	8002360 <HAL_GetTick>
 8000e60:	4603      	mov	r3, r0
 8000e62:	4619      	mov	r1, r3
 8000e64:	486c      	ldr	r0, [pc, #432]	; (8001018 <TMCsetup+0x330>)
 8000e66:	f005 ff52 	bl	8006d0e <tmc2209_periodicJob>
	toff_value=TMC2209_FIELD_READ(&TMC2209, TMC2209_CHOPCONF, TMC2209_TOFF_MASK, TMC2209_TOFF_SHIFT);
 8000e6a:	216c      	movs	r1, #108	; 0x6c
 8000e6c:	486a      	ldr	r0, [pc, #424]	; (8001018 <TMCsetup+0x330>)
 8000e6e:	f005 fe18 	bl	8006aa2 <tmc2209_readInt>
 8000e72:	4603      	mov	r3, r0
 8000e74:	f003 030f 	and.w	r3, r3, #15
 8000e78:	623b      	str	r3, [r7, #32]
	printf("toff_after : %ld\r\n", toff_value);
 8000e7a:	6a39      	ldr	r1, [r7, #32]
 8000e7c:	486c      	ldr	r0, [pc, #432]	; (8001030 <TMCsetup+0x348>)
 8000e7e:	f005 ffdd 	bl	8006e3c <iprintf>

	microstep_value = 256 >> TMC2209_FIELD_READ(&TMC2209, TMC2209_CHOPCONF, TMC2209_MRES_MASK, TMC2209_MRES_SHIFT);	//microstepの設定
 8000e82:	216c      	movs	r1, #108	; 0x6c
 8000e84:	4864      	ldr	r0, [pc, #400]	; (8001018 <TMCsetup+0x330>)
 8000e86:	f005 fe0c 	bl	8006aa2 <tmc2209_readInt>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	161b      	asrs	r3, r3, #24
 8000e8e:	f003 030f 	and.w	r3, r3, #15
 8000e92:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000e96:	fa42 f303 	asr.w	r3, r2, r3
 8000e9a:	61fb      	str	r3, [r7, #28]
	printf("microstep_before : %ld\r\n", microstep_value);
 8000e9c:	69f9      	ldr	r1, [r7, #28]
 8000e9e:	4865      	ldr	r0, [pc, #404]	; (8001034 <TMCsetup+0x34c>)
 8000ea0:	f005 ffcc 	bl	8006e3c <iprintf>
	microstep_value = 4;
 8000ea4:	2304      	movs	r3, #4
 8000ea6:	61fb      	str	r3, [r7, #28]
	TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_CHOPCONF, TMC2209_MRES_MASK, TMC2209_MRES_SHIFT,microstep_value);
 8000ea8:	216c      	movs	r1, #108	; 0x6c
 8000eaa:	485b      	ldr	r0, [pc, #364]	; (8001018 <TMCsetup+0x330>)
 8000eac:	f005 fdf9 	bl	8006aa2 <tmc2209_readInt>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	f023 6270 	bic.w	r2, r3, #251658240	; 0xf000000
 8000eb6:	69fb      	ldr	r3, [r7, #28]
 8000eb8:	061b      	lsls	r3, r3, #24
 8000eba:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8000ebe:	4313      	orrs	r3, r2
 8000ec0:	461a      	mov	r2, r3
 8000ec2:	216c      	movs	r1, #108	; 0x6c
 8000ec4:	4854      	ldr	r0, [pc, #336]	; (8001018 <TMCsetup+0x330>)
 8000ec6:	f005 fd9c 	bl	8006a02 <tmc2209_writeInt>
	tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000eca:	f001 fa49 	bl	8002360 <HAL_GetTick>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	4851      	ldr	r0, [pc, #324]	; (8001018 <TMCsetup+0x330>)
 8000ed4:	f005 ff1b 	bl	8006d0e <tmc2209_periodicJob>
	microstep_value = 256 >> TMC2209_FIELD_READ(&TMC2209, TMC2209_CHOPCONF, TMC2209_MRES_MASK, TMC2209_MRES_SHIFT);
 8000ed8:	216c      	movs	r1, #108	; 0x6c
 8000eda:	484f      	ldr	r0, [pc, #316]	; (8001018 <TMCsetup+0x330>)
 8000edc:	f005 fde1 	bl	8006aa2 <tmc2209_readInt>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	161b      	asrs	r3, r3, #24
 8000ee4:	f003 030f 	and.w	r3, r3, #15
 8000ee8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000eec:	fa42 f303 	asr.w	r3, r2, r3
 8000ef0:	61fb      	str	r3, [r7, #28]
	printf("microstep_after : %ld\r\n", microstep_value);
 8000ef2:	69f9      	ldr	r1, [r7, #28]
 8000ef4:	4850      	ldr	r0, [pc, #320]	; (8001038 <TMCsetup+0x350>)
 8000ef6:	f005 ffa1 	bl	8006e3c <iprintf>

	IHOLDDELAY_value=4;
 8000efa:	2304      	movs	r3, #4
 8000efc:	613b      	str	r3, [r7, #16]
	TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_IHOLD_IRUN, TMC2209_IHOLDDELAY_MASK, TMC2209_IHOLDDELAY_SHIFT, IHOLDDELAY_value);
 8000efe:	2110      	movs	r1, #16
 8000f00:	4845      	ldr	r0, [pc, #276]	; (8001018 <TMCsetup+0x330>)
 8000f02:	f005 fdce 	bl	8006aa2 <tmc2209_readInt>
 8000f06:	4603      	mov	r3, r0
 8000f08:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8000f0c:	693b      	ldr	r3, [r7, #16]
 8000f0e:	041b      	lsls	r3, r3, #16
 8000f10:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000f14:	4313      	orrs	r3, r2
 8000f16:	461a      	mov	r2, r3
 8000f18:	2110      	movs	r1, #16
 8000f1a:	483f      	ldr	r0, [pc, #252]	; (8001018 <TMCsetup+0x330>)
 8000f1c:	f005 fd71 	bl	8006a02 <tmc2209_writeInt>
	tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000f20:	f001 fa1e 	bl	8002360 <HAL_GetTick>
 8000f24:	4603      	mov	r3, r0
 8000f26:	4619      	mov	r1, r3
 8000f28:	483b      	ldr	r0, [pc, #236]	; (8001018 <TMCsetup+0x330>)
 8000f2a:	f005 fef0 	bl	8006d0e <tmc2209_periodicJob>
	IHOLDDELAY_value=TMC2209_FIELD_READ(&TMC2209, TMC2209_IHOLD_IRUN, TMC2209_IHOLDDELAY_MASK, TMC2209_IHOLDDELAY_SHIFT);
 8000f2e:	2110      	movs	r1, #16
 8000f30:	4839      	ldr	r0, [pc, #228]	; (8001018 <TMCsetup+0x330>)
 8000f32:	f005 fdb6 	bl	8006aa2 <tmc2209_readInt>
 8000f36:	4603      	mov	r3, r0
 8000f38:	141b      	asrs	r3, r3, #16
 8000f3a:	f003 030f 	and.w	r3, r3, #15
 8000f3e:	613b      	str	r3, [r7, #16]
	printf("IHOLDDELAY: %ld\r\n", IHOLDDELAY_value);
 8000f40:	6939      	ldr	r1, [r7, #16]
 8000f42:	483e      	ldr	r0, [pc, #248]	; (800103c <TMCsetup+0x354>)
 8000f44:	f005 ff7a 	bl	8006e3c <iprintf>

	stallgard_setup_value=55;											//SG_RESULTと比較して、
 8000f48:	2337      	movs	r3, #55	; 0x37
 8000f4a:	60fb      	str	r3, [r7, #12]
	tmc2209_writeInt(&TMC2209, TMC2209_SGTHRS, stallgard_setup_value);
 8000f4c:	68fa      	ldr	r2, [r7, #12]
 8000f4e:	2140      	movs	r1, #64	; 0x40
 8000f50:	4831      	ldr	r0, [pc, #196]	; (8001018 <TMCsetup+0x330>)
 8000f52:	f005 fd56 	bl	8006a02 <tmc2209_writeInt>
	tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000f56:	f001 fa03 	bl	8002360 <HAL_GetTick>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	482e      	ldr	r0, [pc, #184]	; (8001018 <TMCsetup+0x330>)
 8000f60:	f005 fed5 	bl	8006d0e <tmc2209_periodicJob>
	stallgard_setup_value = tmc2209_readInt(&TMC2209, TMC2209_SGTHRS);
 8000f64:	2140      	movs	r1, #64	; 0x40
 8000f66:	482c      	ldr	r0, [pc, #176]	; (8001018 <TMCsetup+0x330>)
 8000f68:	f005 fd9b 	bl	8006aa2 <tmc2209_readInt>
 8000f6c:	60f8      	str	r0, [r7, #12]
	printf("SGTHRS: %ld\r\n", stallgard_setup_value);
 8000f6e:	68f9      	ldr	r1, [r7, #12]
 8000f70:	4833      	ldr	r0, [pc, #204]	; (8001040 <TMCsetup+0x358>)
 8000f72:	f005 ff63 	bl	8006e3c <iprintf>

	TCOOLTHRS_value=1000;
 8000f76:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f7a:	60bb      	str	r3, [r7, #8]

	tmc2209_writeInt(&TMC2209, TMC2209_TCOOLTHRS, TCOOLTHRS_value);
 8000f7c:	68ba      	ldr	r2, [r7, #8]
 8000f7e:	2114      	movs	r1, #20
 8000f80:	4825      	ldr	r0, [pc, #148]	; (8001018 <TMCsetup+0x330>)
 8000f82:	f005 fd3e 	bl	8006a02 <tmc2209_writeInt>
	tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000f86:	f001 f9eb 	bl	8002360 <HAL_GetTick>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	4822      	ldr	r0, [pc, #136]	; (8001018 <TMCsetup+0x330>)
 8000f90:	f005 febd 	bl	8006d0e <tmc2209_periodicJob>
	printf("TCOOLTHRS: %ld\r\n", TCOOLTHRS_value);
 8000f94:	68b9      	ldr	r1, [r7, #8]
 8000f96:	482b      	ldr	r0, [pc, #172]	; (8001044 <TMCsetup+0x35c>)
 8000f98:	f005 ff50 	bl	8006e3c <iprintf>

	SEMIN_value=5;
 8000f9c:	2305      	movs	r3, #5
 8000f9e:	607b      	str	r3, [r7, #4]
	TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_COOLCONF, TMC2209_SEIMIN_MASK, TMC2209_SEIMIN_SHIFT, SEMIN_value);
 8000fa0:	2142      	movs	r1, #66	; 0x42
 8000fa2:	481d      	ldr	r0, [pc, #116]	; (8001018 <TMCsetup+0x330>)
 8000fa4:	f005 fd7d 	bl	8006aa2 <tmc2209_readInt>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	03db      	lsls	r3, r3, #15
 8000fb2:	b29b      	uxth	r3, r3
 8000fb4:	4313      	orrs	r3, r2
 8000fb6:	461a      	mov	r2, r3
 8000fb8:	2142      	movs	r1, #66	; 0x42
 8000fba:	4817      	ldr	r0, [pc, #92]	; (8001018 <TMCsetup+0x330>)
 8000fbc:	f005 fd21 	bl	8006a02 <tmc2209_writeInt>
	tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000fc0:	f001 f9ce 	bl	8002360 <HAL_GetTick>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	4813      	ldr	r0, [pc, #76]	; (8001018 <TMCsetup+0x330>)
 8000fca:	f005 fea0 	bl	8006d0e <tmc2209_periodicJob>
	printf("SEMIN: %ld\r\n", SEMIN_value);
 8000fce:	6879      	ldr	r1, [r7, #4]
 8000fd0:	481d      	ldr	r0, [pc, #116]	; (8001048 <TMCsetup+0x360>)
 8000fd2:	f005 ff33 	bl	8006e3c <iprintf>

	SEMAX_value = 2;
 8000fd6:	2302      	movs	r3, #2
 8000fd8:	603b      	str	r3, [r7, #0]
	TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_COOLCONF, TMC2209_SEIMIN_MASK, TMC2209_SEIMIN_SHIFT, SEMIN_value);
 8000fda:	2142      	movs	r1, #66	; 0x42
 8000fdc:	480e      	ldr	r0, [pc, #56]	; (8001018 <TMCsetup+0x330>)
 8000fde:	f005 fd60 	bl	8006aa2 <tmc2209_readInt>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	03db      	lsls	r3, r3, #15
 8000fec:	b29b      	uxth	r3, r3
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	2142      	movs	r1, #66	; 0x42
 8000ff4:	4808      	ldr	r0, [pc, #32]	; (8001018 <TMCsetup+0x330>)
 8000ff6:	f005 fd04 	bl	8006a02 <tmc2209_writeInt>
	tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000ffa:	f001 f9b1 	bl	8002360 <HAL_GetTick>
 8000ffe:	4603      	mov	r3, r0
 8001000:	4619      	mov	r1, r3
 8001002:	4805      	ldr	r0, [pc, #20]	; (8001018 <TMCsetup+0x330>)
 8001004:	f005 fe83 	bl	8006d0e <tmc2209_periodicJob>
	printf("SEMAX: %ld\r\n", SEMAX_value);
 8001008:	6839      	ldr	r1, [r7, #0]
 800100a:	4810      	ldr	r0, [pc, #64]	; (800104c <TMCsetup+0x364>)
 800100c:	f005 ff16 	bl	8006e3c <iprintf>

}
 8001010:	bf00      	nop
 8001012:	3728      	adds	r7, #40	; 0x28
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	20000184 	.word	0x20000184
 800101c:	0800803c 	.word	0x0800803c
 8001020:	08008048 	.word	0x08008048
 8001024:	08008058 	.word	0x08008058
 8001028:	08008070 	.word	0x08008070
 800102c:	08008084 	.word	0x08008084
 8001030:	08008098 	.word	0x08008098
 8001034:	080080ac 	.word	0x080080ac
 8001038:	080080c8 	.word	0x080080c8
 800103c:	080080e0 	.word	0x080080e0
 8001040:	080080f4 	.word	0x080080f4
 8001044:	08008104 	.word	0x08008104
 8001048:	08008118 	.word	0x08008118
 800104c:	08008128 	.word	0x08008128

08001050 <RMDCommand>:

void RMDCommand(){
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
//	int i = 0;
	int count=0;
 8001056:	2300      	movs	r3, #0
 8001058:	607b      	str	r3, [r7, #4]
	TxHeader.StdId=0x141;
 800105a:	4b93      	ldr	r3, [pc, #588]	; (80012a8 <RMDCommand+0x258>)
 800105c:	f240 1241 	movw	r2, #321	; 0x141
 8001060:	601a      	str	r2, [r3, #0]
	TxHeader.IDE = CAN_ID_STD;
 8001062:	4b91      	ldr	r3, [pc, #580]	; (80012a8 <RMDCommand+0x258>)
 8001064:	2200      	movs	r2, #0
 8001066:	609a      	str	r2, [r3, #8]
	TxHeader.DLC = 0x08;
 8001068:	4b8f      	ldr	r3, [pc, #572]	; (80012a8 <RMDCommand+0x258>)
 800106a:	2208      	movs	r2, #8
 800106c:	611a      	str	r2, [r3, #16]
	TxHeader.RTR = CAN_RTR_DATA;
 800106e:	4b8e      	ldr	r3, [pc, #568]	; (80012a8 <RMDCommand+0x258>)
 8001070:	2200      	movs	r2, #0
 8001072:	60da      	str	r2, [r3, #12]
	TxHeader.TransmitGlobalTime = DISABLE;
 8001074:	4b8c      	ldr	r3, [pc, #560]	; (80012a8 <RMDCommand+0x258>)
 8001076:	2200      	movs	r2, #0
 8001078:	751a      	strb	r2, [r3, #20]
	TxData[1] = 0x00;
 800107a:	4b8c      	ldr	r3, [pc, #560]	; (80012ac <RMDCommand+0x25c>)
 800107c:	2200      	movs	r2, #0
 800107e:	705a      	strb	r2, [r3, #1]
	TxData[2] = 0x00;
 8001080:	4b8a      	ldr	r3, [pc, #552]	; (80012ac <RMDCommand+0x25c>)
 8001082:	2200      	movs	r2, #0
 8001084:	709a      	strb	r2, [r3, #2]
	TxData[3] = 0x00;
 8001086:	4b89      	ldr	r3, [pc, #548]	; (80012ac <RMDCommand+0x25c>)
 8001088:	2200      	movs	r2, #0
 800108a:	70da      	strb	r2, [r3, #3]
	TxData[4] = 0x00;
 800108c:	4b87      	ldr	r3, [pc, #540]	; (80012ac <RMDCommand+0x25c>)
 800108e:	2200      	movs	r2, #0
 8001090:	711a      	strb	r2, [r3, #4]
	TxData[5] = 0x00;
 8001092:	4b86      	ldr	r3, [pc, #536]	; (80012ac <RMDCommand+0x25c>)
 8001094:	2200      	movs	r2, #0
 8001096:	715a      	strb	r2, [r3, #5]
	TxData[6] = 0x00;
 8001098:	4b84      	ldr	r3, [pc, #528]	; (80012ac <RMDCommand+0x25c>)
 800109a:	2200      	movs	r2, #0
 800109c:	719a      	strb	r2, [r3, #6]
	TxData[7] = 0x00;
 800109e:	4b83      	ldr	r3, [pc, #524]	; (80012ac <RMDCommand+0x25c>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	71da      	strb	r2, [r3, #7]
	switch(Writecom){
 80010a4:	4b82      	ldr	r3, [pc, #520]	; (80012b0 <RMDCommand+0x260>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	2ba4      	cmp	r3, #164	; 0xa4
 80010aa:	d065      	beq.n	8001178 <RMDCommand+0x128>
 80010ac:	2ba4      	cmp	r3, #164	; 0xa4
 80010ae:	dc7e      	bgt.n	80011ae <RMDCommand+0x15e>
 80010b0:	2ba1      	cmp	r3, #161	; 0xa1
 80010b2:	d055      	beq.n	8001160 <RMDCommand+0x110>
 80010b4:	2ba1      	cmp	r3, #161	; 0xa1
 80010b6:	dc7a      	bgt.n	80011ae <RMDCommand+0x15e>
 80010b8:	2b34      	cmp	r3, #52	; 0x34
 80010ba:	d03d      	beq.n	8001138 <RMDCommand+0xe8>
 80010bc:	2b34      	cmp	r3, #52	; 0x34
 80010be:	dc76      	bgt.n	80011ae <RMDCommand+0x15e>
 80010c0:	2b31      	cmp	r3, #49	; 0x31
 80010c2:	d002      	beq.n	80010ca <RMDCommand+0x7a>
 80010c4:	2b32      	cmp	r3, #50	; 0x32
 80010c6:	d01b      	beq.n	8001100 <RMDCommand+0xb0>
 80010c8:	e071      	b.n	80011ae <RMDCommand+0x15e>
		case 0x31:
			TxData[0] = 0x31;	//PI設定
 80010ca:	4b78      	ldr	r3, [pc, #480]	; (80012ac <RMDCommand+0x25c>)
 80010cc:	2231      	movs	r2, #49	; 0x31
 80010ce:	701a      	strb	r2, [r3, #0]
			TxData[2] = UART1_Data[2];	//anglePidKp
 80010d0:	4b78      	ldr	r3, [pc, #480]	; (80012b4 <RMDCommand+0x264>)
 80010d2:	789a      	ldrb	r2, [r3, #2]
 80010d4:	4b75      	ldr	r3, [pc, #468]	; (80012ac <RMDCommand+0x25c>)
 80010d6:	709a      	strb	r2, [r3, #2]
			TxData[3] = UART1_Data[3];	//anglePidKi
 80010d8:	4b76      	ldr	r3, [pc, #472]	; (80012b4 <RMDCommand+0x264>)
 80010da:	78da      	ldrb	r2, [r3, #3]
 80010dc:	4b73      	ldr	r3, [pc, #460]	; (80012ac <RMDCommand+0x25c>)
 80010de:	70da      	strb	r2, [r3, #3]
			TxData[4] = UART1_Data[4];	//speedPidKp
 80010e0:	4b74      	ldr	r3, [pc, #464]	; (80012b4 <RMDCommand+0x264>)
 80010e2:	791a      	ldrb	r2, [r3, #4]
 80010e4:	4b71      	ldr	r3, [pc, #452]	; (80012ac <RMDCommand+0x25c>)
 80010e6:	711a      	strb	r2, [r3, #4]
			TxData[5] = UART1_Data[5];	//speedPidKi
 80010e8:	4b72      	ldr	r3, [pc, #456]	; (80012b4 <RMDCommand+0x264>)
 80010ea:	795a      	ldrb	r2, [r3, #5]
 80010ec:	4b6f      	ldr	r3, [pc, #444]	; (80012ac <RMDCommand+0x25c>)
 80010ee:	715a      	strb	r2, [r3, #5]
			TxData[6] = UART1_Data[6];	//iqPidKp
 80010f0:	4b70      	ldr	r3, [pc, #448]	; (80012b4 <RMDCommand+0x264>)
 80010f2:	799a      	ldrb	r2, [r3, #6]
 80010f4:	4b6d      	ldr	r3, [pc, #436]	; (80012ac <RMDCommand+0x25c>)
 80010f6:	719a      	strb	r2, [r3, #6]
			TxData[7] = UART1_Data[7];	//iqPidKi
 80010f8:	4b6e      	ldr	r3, [pc, #440]	; (80012b4 <RMDCommand+0x264>)
 80010fa:	79da      	ldrb	r2, [r3, #7]
 80010fc:	4b6b      	ldr	r3, [pc, #428]	; (80012ac <RMDCommand+0x25c>)
 80010fe:	71da      	strb	r2, [r3, #7]
		case 0x32:
			TxData[0] = 0x32;	//PI設定
 8001100:	4b6a      	ldr	r3, [pc, #424]	; (80012ac <RMDCommand+0x25c>)
 8001102:	2232      	movs	r2, #50	; 0x32
 8001104:	701a      	strb	r2, [r3, #0]
			TxData[2] = UART1_Data[2];	//anglePidKp
 8001106:	4b6b      	ldr	r3, [pc, #428]	; (80012b4 <RMDCommand+0x264>)
 8001108:	789a      	ldrb	r2, [r3, #2]
 800110a:	4b68      	ldr	r3, [pc, #416]	; (80012ac <RMDCommand+0x25c>)
 800110c:	709a      	strb	r2, [r3, #2]
			TxData[3] = UART1_Data[3];	//anglePidKi
 800110e:	4b69      	ldr	r3, [pc, #420]	; (80012b4 <RMDCommand+0x264>)
 8001110:	78da      	ldrb	r2, [r3, #3]
 8001112:	4b66      	ldr	r3, [pc, #408]	; (80012ac <RMDCommand+0x25c>)
 8001114:	70da      	strb	r2, [r3, #3]
			TxData[4] = UART1_Data[4];	//speedPidKp
 8001116:	4b67      	ldr	r3, [pc, #412]	; (80012b4 <RMDCommand+0x264>)
 8001118:	791a      	ldrb	r2, [r3, #4]
 800111a:	4b64      	ldr	r3, [pc, #400]	; (80012ac <RMDCommand+0x25c>)
 800111c:	711a      	strb	r2, [r3, #4]
			TxData[5] = UART1_Data[5];	//speedPidKi
 800111e:	4b65      	ldr	r3, [pc, #404]	; (80012b4 <RMDCommand+0x264>)
 8001120:	795a      	ldrb	r2, [r3, #5]
 8001122:	4b62      	ldr	r3, [pc, #392]	; (80012ac <RMDCommand+0x25c>)
 8001124:	715a      	strb	r2, [r3, #5]
			TxData[6] = UART1_Data[6];	//iqPidKp
 8001126:	4b63      	ldr	r3, [pc, #396]	; (80012b4 <RMDCommand+0x264>)
 8001128:	799a      	ldrb	r2, [r3, #6]
 800112a:	4b60      	ldr	r3, [pc, #384]	; (80012ac <RMDCommand+0x25c>)
 800112c:	719a      	strb	r2, [r3, #6]
			TxData[7] = UART1_Data[7];	//iqPidKi
 800112e:	4b61      	ldr	r3, [pc, #388]	; (80012b4 <RMDCommand+0x264>)
 8001130:	79da      	ldrb	r2, [r3, #7]
 8001132:	4b5e      	ldr	r3, [pc, #376]	; (80012ac <RMDCommand+0x25c>)
 8001134:	71da      	strb	r2, [r3, #7]
			break;
 8001136:	e041      	b.n	80011bc <RMDCommand+0x16c>
		case 0x34:
			TxData[0] = 0x34;	//accelePI設定
 8001138:	4b5c      	ldr	r3, [pc, #368]	; (80012ac <RMDCommand+0x25c>)
 800113a:	2234      	movs	r2, #52	; 0x34
 800113c:	701a      	strb	r2, [r3, #0]
			TxData[4] = UART1_Data[4];	//speedI
 800113e:	4b5d      	ldr	r3, [pc, #372]	; (80012b4 <RMDCommand+0x264>)
 8001140:	791a      	ldrb	r2, [r3, #4]
 8001142:	4b5a      	ldr	r3, [pc, #360]	; (80012ac <RMDCommand+0x25c>)
 8001144:	711a      	strb	r2, [r3, #4]
			TxData[5] = UART1_Data[5];	//TorqueP
 8001146:	4b5b      	ldr	r3, [pc, #364]	; (80012b4 <RMDCommand+0x264>)
 8001148:	795a      	ldrb	r2, [r3, #5]
 800114a:	4b58      	ldr	r3, [pc, #352]	; (80012ac <RMDCommand+0x25c>)
 800114c:	715a      	strb	r2, [r3, #5]
			TxData[6] = UART1_Data[6];	//TorqueI
 800114e:	4b59      	ldr	r3, [pc, #356]	; (80012b4 <RMDCommand+0x264>)
 8001150:	799a      	ldrb	r2, [r3, #6]
 8001152:	4b56      	ldr	r3, [pc, #344]	; (80012ac <RMDCommand+0x25c>)
 8001154:	719a      	strb	r2, [r3, #6]
			TxData[7] = UART1_Data[7];	//PosI
 8001156:	4b57      	ldr	r3, [pc, #348]	; (80012b4 <RMDCommand+0x264>)
 8001158:	79da      	ldrb	r2, [r3, #7]
 800115a:	4b54      	ldr	r3, [pc, #336]	; (80012ac <RMDCommand+0x25c>)
 800115c:	71da      	strb	r2, [r3, #7]
			break;
 800115e:	e02d      	b.n	80011bc <RMDCommand+0x16c>
		case 0xA1:
			TxData[0] = 0xA1;	//Torque設定
 8001160:	4b52      	ldr	r3, [pc, #328]	; (80012ac <RMDCommand+0x25c>)
 8001162:	22a1      	movs	r2, #161	; 0xa1
 8001164:	701a      	strb	r2, [r3, #0]
			TxData[4] = UART1_Data[4];	//currentlow
 8001166:	4b53      	ldr	r3, [pc, #332]	; (80012b4 <RMDCommand+0x264>)
 8001168:	791a      	ldrb	r2, [r3, #4]
 800116a:	4b50      	ldr	r3, [pc, #320]	; (80012ac <RMDCommand+0x25c>)
 800116c:	711a      	strb	r2, [r3, #4]
			TxData[5] = UART1_Data[5];	//currenthigh
 800116e:	4b51      	ldr	r3, [pc, #324]	; (80012b4 <RMDCommand+0x264>)
 8001170:	795a      	ldrb	r2, [r3, #5]
 8001172:	4b4e      	ldr	r3, [pc, #312]	; (80012ac <RMDCommand+0x25c>)
 8001174:	715a      	strb	r2, [r3, #5]
			break;
 8001176:	e021      	b.n	80011bc <RMDCommand+0x16c>
		case 0xA4:
			TxData[0] = 0xA4;
 8001178:	4b4c      	ldr	r3, [pc, #304]	; (80012ac <RMDCommand+0x25c>)
 800117a:	22a4      	movs	r2, #164	; 0xa4
 800117c:	701a      	strb	r2, [r3, #0]
			TxData[1] = 0x00;
 800117e:	4b4b      	ldr	r3, [pc, #300]	; (80012ac <RMDCommand+0x25c>)
 8001180:	2200      	movs	r2, #0
 8001182:	705a      	strb	r2, [r3, #1]
			TxData[2] = 0x2C;	//speed low
 8001184:	4b49      	ldr	r3, [pc, #292]	; (80012ac <RMDCommand+0x25c>)
 8001186:	222c      	movs	r2, #44	; 0x2c
 8001188:	709a      	strb	r2, [r3, #2]
			TxData[3] = 0x01;	//speed high
 800118a:	4b48      	ldr	r3, [pc, #288]	; (80012ac <RMDCommand+0x25c>)
 800118c:	2201      	movs	r2, #1
 800118e:	70da      	strb	r2, [r3, #3]
			TxData[4] = UART1_Data[4];	//poslow
 8001190:	4b48      	ldr	r3, [pc, #288]	; (80012b4 <RMDCommand+0x264>)
 8001192:	791a      	ldrb	r2, [r3, #4]
 8001194:	4b45      	ldr	r3, [pc, #276]	; (80012ac <RMDCommand+0x25c>)
 8001196:	711a      	strb	r2, [r3, #4]
			TxData[5] = UART1_Data[5];
 8001198:	4b46      	ldr	r3, [pc, #280]	; (80012b4 <RMDCommand+0x264>)
 800119a:	795a      	ldrb	r2, [r3, #5]
 800119c:	4b43      	ldr	r3, [pc, #268]	; (80012ac <RMDCommand+0x25c>)
 800119e:	715a      	strb	r2, [r3, #5]
			TxData[6] = 0x00;
 80011a0:	4b42      	ldr	r3, [pc, #264]	; (80012ac <RMDCommand+0x25c>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	719a      	strb	r2, [r3, #6]
			TxData[7] = 0x00;	//poshigh
 80011a6:	4b41      	ldr	r3, [pc, #260]	; (80012ac <RMDCommand+0x25c>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	71da      	strb	r2, [r3, #7]
			break;
 80011ac:	e006      	b.n	80011bc <RMDCommand+0x16c>
		default:
			printf("No Data Writecom\r\n");
 80011ae:	4842      	ldr	r0, [pc, #264]	; (80012b8 <RMDCommand+0x268>)
 80011b0:	f005 feca 	bl	8006f48 <puts>
			get_can_flag=1;
 80011b4:	4b41      	ldr	r3, [pc, #260]	; (80012bc <RMDCommand+0x26c>)
 80011b6:	2201      	movs	r2, #1
 80011b8:	701a      	strb	r2, [r3, #0]
			break;
 80011ba:	bf00      	nop
		}
	Writecom=0x00;
 80011bc:	4b3c      	ldr	r3, [pc, #240]	; (80012b0 <RMDCommand+0x260>)
 80011be:	2200      	movs	r2, #0
 80011c0:	601a      	str	r2, [r3, #0]
	switch(Readcom){
 80011c2:	4b3f      	ldr	r3, [pc, #252]	; (80012c0 <RMDCommand+0x270>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	2ba1      	cmp	r3, #161	; 0xa1
 80011c8:	d01a      	beq.n	8001200 <RMDCommand+0x1b0>
 80011ca:	2ba1      	cmp	r3, #161	; 0xa1
 80011cc:	dc1f      	bgt.n	800120e <RMDCommand+0x1be>
 80011ce:	2b9c      	cmp	r3, #156	; 0x9c
 80011d0:	d012      	beq.n	80011f8 <RMDCommand+0x1a8>
 80011d2:	2b9c      	cmp	r3, #156	; 0x9c
 80011d4:	dc1b      	bgt.n	800120e <RMDCommand+0x1be>
 80011d6:	2b90      	cmp	r3, #144	; 0x90
 80011d8:	d015      	beq.n	8001206 <RMDCommand+0x1b6>
 80011da:	2b90      	cmp	r3, #144	; 0x90
 80011dc:	dc17      	bgt.n	800120e <RMDCommand+0x1be>
 80011de:	2b30      	cmp	r3, #48	; 0x30
 80011e0:	d002      	beq.n	80011e8 <RMDCommand+0x198>
 80011e2:	2b33      	cmp	r3, #51	; 0x33
 80011e4:	d004      	beq.n	80011f0 <RMDCommand+0x1a0>
 80011e6:	e012      	b.n	800120e <RMDCommand+0x1be>
		case 0x30:
			TxData[0] = 0x30;
 80011e8:	4b30      	ldr	r3, [pc, #192]	; (80012ac <RMDCommand+0x25c>)
 80011ea:	2230      	movs	r2, #48	; 0x30
 80011ec:	701a      	strb	r2, [r3, #0]
			break;
 80011ee:	e015      	b.n	800121c <RMDCommand+0x1cc>
		case 0x33:
			TxData[0] = 0x33;
 80011f0:	4b2e      	ldr	r3, [pc, #184]	; (80012ac <RMDCommand+0x25c>)
 80011f2:	2233      	movs	r2, #51	; 0x33
 80011f4:	701a      	strb	r2, [r3, #0]
			break;
 80011f6:	e011      	b.n	800121c <RMDCommand+0x1cc>
		case 0x9C:
			TxData[0] = 0x9C;
 80011f8:	4b2c      	ldr	r3, [pc, #176]	; (80012ac <RMDCommand+0x25c>)
 80011fa:	229c      	movs	r2, #156	; 0x9c
 80011fc:	701a      	strb	r2, [r3, #0]
			break;
 80011fe:	e00d      	b.n	800121c <RMDCommand+0x1cc>
		case 0xA1:
			TxData[0] = 0xA1;
 8001200:	4b2a      	ldr	r3, [pc, #168]	; (80012ac <RMDCommand+0x25c>)
 8001202:	22a1      	movs	r2, #161	; 0xa1
 8001204:	701a      	strb	r2, [r3, #0]
		case 0x90:
			TxData[0] = 0x90;
 8001206:	4b29      	ldr	r3, [pc, #164]	; (80012ac <RMDCommand+0x25c>)
 8001208:	2290      	movs	r2, #144	; 0x90
 800120a:	701a      	strb	r2, [r3, #0]
			break;
 800120c:	e006      	b.n	800121c <RMDCommand+0x1cc>
		default:
			printf("No Data Readcom\r\n");
 800120e:	482d      	ldr	r0, [pc, #180]	; (80012c4 <RMDCommand+0x274>)
 8001210:	f005 fe9a 	bl	8006f48 <puts>
			get_can_flag=1;
 8001214:	4b29      	ldr	r3, [pc, #164]	; (80012bc <RMDCommand+0x26c>)
 8001216:	2201      	movs	r2, #1
 8001218:	701a      	strb	r2, [r3, #0]
			break;
 800121a:	bf00      	nop
	}
	Readcom=0x00;
 800121c:	4b28      	ldr	r3, [pc, #160]	; (80012c0 <RMDCommand+0x270>)
 800121e:	2200      	movs	r2, #0
 8001220:	601a      	str	r2, [r3, #0]
	if(0 < HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) ){
 8001222:	4829      	ldr	r0, [pc, #164]	; (80012c8 <RMDCommand+0x278>)
 8001224:	f001 fc10 	bl	8002a48 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d02e      	beq.n	800128c <RMDCommand+0x23c>
		HAL_CAN_AddTxMessage(&hcan1,&TxHeader,TxData,&TxMailbox);
 800122e:	4b27      	ldr	r3, [pc, #156]	; (80012cc <RMDCommand+0x27c>)
 8001230:	4a1e      	ldr	r2, [pc, #120]	; (80012ac <RMDCommand+0x25c>)
 8001232:	491d      	ldr	r1, [pc, #116]	; (80012a8 <RMDCommand+0x258>)
 8001234:	4824      	ldr	r0, [pc, #144]	; (80012c8 <RMDCommand+0x278>)
 8001236:	f001 fb2c 	bl	8002892 <HAL_CAN_AddTxMessage>
		HAL_Delay(1);
 800123a:	2001      	movs	r0, #1
 800123c:	f001 f89c 	bl	8002378 <HAL_Delay>
//		printf("Can Send\r\n");
		while(!nextcan_flag){
 8001240:	e01a      	b.n	8001278 <RMDCommand+0x228>
//			printf("Mailboxes: %d\r\n",HAL_CAN_GetTxMailboxesFreeLevel(&hcan1));
			HAL_CAN_AddTxMessage(&hcan1,&TxHeader,TxData,&TxMailbox);
 8001242:	4b22      	ldr	r3, [pc, #136]	; (80012cc <RMDCommand+0x27c>)
 8001244:	4a19      	ldr	r2, [pc, #100]	; (80012ac <RMDCommand+0x25c>)
 8001246:	4918      	ldr	r1, [pc, #96]	; (80012a8 <RMDCommand+0x258>)
 8001248:	481f      	ldr	r0, [pc, #124]	; (80012c8 <RMDCommand+0x278>)
 800124a:	f001 fb22 	bl	8002892 <HAL_CAN_AddTxMessage>
			HAL_Delay(1);
 800124e:	2001      	movs	r0, #1
 8001250:	f001 f892 	bl	8002378 <HAL_Delay>
			count++;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	3301      	adds	r3, #1
 8001258:	607b      	str	r3, [r7, #4]
			if(count==10){
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	2b0a      	cmp	r3, #10
 800125e:	d10b      	bne.n	8001278 <RMDCommand+0x228>
				nextcan_flag=1;
 8001260:	4b1b      	ldr	r3, [pc, #108]	; (80012d0 <RMDCommand+0x280>)
 8001262:	2201      	movs	r2, #1
 8001264:	701a      	strb	r2, [r3, #0]
				HAL_CAN_Stop (&hcan1);
 8001266:	4818      	ldr	r0, [pc, #96]	; (80012c8 <RMDCommand+0x278>)
 8001268:	f001 faca 	bl	8002800 <HAL_CAN_Stop>
				//HAL_CAN_AbortTxRequest(&hcan1,TxMailbox);
				HAL_CAN_Start(&hcan1);
 800126c:	4816      	ldr	r0, [pc, #88]	; (80012c8 <RMDCommand+0x278>)
 800126e:	f001 fa83 	bl	8002778 <HAL_CAN_Start>
				printf("CAN RESET\r\n");
 8001272:	4818      	ldr	r0, [pc, #96]	; (80012d4 <RMDCommand+0x284>)
 8001274:	f005 fe68 	bl	8006f48 <puts>
		while(!nextcan_flag){
 8001278:	4b15      	ldr	r3, [pc, #84]	; (80012d0 <RMDCommand+0x280>)
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d0e0      	beq.n	8001242 <RMDCommand+0x1f2>
			}
		}
		nextcan_flag=0;
 8001280:	4b13      	ldr	r3, [pc, #76]	; (80012d0 <RMDCommand+0x280>)
 8001282:	2200      	movs	r2, #0
 8001284:	701a      	strb	r2, [r3, #0]
		count=0;
 8001286:	2300      	movs	r3, #0
 8001288:	607b      	str	r3, [r7, #4]
	}else{
		printf("Mailbox_congestion\r\n");
		nextcan_flag=0;
		get_can_flag=1;
	}
}
 800128a:	e008      	b.n	800129e <RMDCommand+0x24e>
		printf("Mailbox_congestion\r\n");
 800128c:	4812      	ldr	r0, [pc, #72]	; (80012d8 <RMDCommand+0x288>)
 800128e:	f005 fe5b 	bl	8006f48 <puts>
		nextcan_flag=0;
 8001292:	4b0f      	ldr	r3, [pc, #60]	; (80012d0 <RMDCommand+0x280>)
 8001294:	2200      	movs	r2, #0
 8001296:	701a      	strb	r2, [r3, #0]
		get_can_flag=1;
 8001298:	4b08      	ldr	r3, [pc, #32]	; (80012bc <RMDCommand+0x26c>)
 800129a:	2201      	movs	r2, #1
 800129c:	701a      	strb	r2, [r3, #0]
}
 800129e:	bf00      	nop
 80012a0:	3708      	adds	r7, #8
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	2000069c 	.word	0x2000069c
 80012ac:	200006d0 	.word	0x200006d0
 80012b0:	200006f0 	.word	0x200006f0
 80012b4:	200006e4 	.word	0x200006e4
 80012b8:	08008138 	.word	0x08008138
 80012bc:	200006ed 	.word	0x200006ed
 80012c0:	200006f4 	.word	0x200006f4
 80012c4:	0800814c 	.word	0x0800814c
 80012c8:	2000008c 	.word	0x2000008c
 80012cc:	200006e0 	.word	0x200006e0
 80012d0:	200006ee 	.word	0x200006ee
 80012d4:	08008160 	.word	0x08008160
 80012d8:	0800816c 	.word	0x0800816c

080012dc <SetUpRMD>:
void SetUpRMD(){
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
	UART1_Data[4] = 0x50;
 80012e0:	4b06      	ldr	r3, [pc, #24]	; (80012fc <SetUpRMD+0x20>)
 80012e2:	2250      	movs	r2, #80	; 0x50
 80012e4:	711a      	strb	r2, [r3, #4]
	UART1_Data[5] = 0x46;
 80012e6:	4b05      	ldr	r3, [pc, #20]	; (80012fc <SetUpRMD+0x20>)
 80012e8:	2246      	movs	r2, #70	; 0x46
 80012ea:	715a      	strb	r2, [r3, #5]
	Writecom = 0xA4;
 80012ec:	4b04      	ldr	r3, [pc, #16]	; (8001300 <SetUpRMD+0x24>)
 80012ee:	22a4      	movs	r2, #164	; 0xa4
 80012f0:	601a      	str	r2, [r3, #0]
	RMDCommand();
 80012f2:	f7ff fead 	bl	8001050 <RMDCommand>
}
 80012f6:	bf00      	nop
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	200006e4 	.word	0x200006e4
 8001300:	200006f0 	.word	0x200006f0

08001304 <RMDLeftTurn>:
void RMDLeftTurn(){
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
	UART1_Data[4] = 0xE0;
 8001308:	4b06      	ldr	r3, [pc, #24]	; (8001324 <RMDLeftTurn+0x20>)
 800130a:	22e0      	movs	r2, #224	; 0xe0
 800130c:	711a      	strb	r2, [r3, #4]
	UART1_Data[5] = 0x2E;
 800130e:	4b05      	ldr	r3, [pc, #20]	; (8001324 <RMDLeftTurn+0x20>)
 8001310:	222e      	movs	r2, #46	; 0x2e
 8001312:	715a      	strb	r2, [r3, #5]
	Writecom=0xA4;
 8001314:	4b04      	ldr	r3, [pc, #16]	; (8001328 <RMDLeftTurn+0x24>)
 8001316:	22a4      	movs	r2, #164	; 0xa4
 8001318:	601a      	str	r2, [r3, #0]
	RMDCommand();
 800131a:	f7ff fe99 	bl	8001050 <RMDCommand>
}
 800131e:	bf00      	nop
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	200006e4 	.word	0x200006e4
 8001328:	200006f0 	.word	0x200006f0

0800132c <RMDRightTurn>:
void RMDRightTurn(){
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0
	UART1_Data[4] = 0xC0;
 8001330:	4b06      	ldr	r3, [pc, #24]	; (800134c <RMDRightTurn+0x20>)
 8001332:	22c0      	movs	r2, #192	; 0xc0
 8001334:	711a      	strb	r2, [r3, #4]
	UART1_Data[5] = 0x5D;
 8001336:	4b05      	ldr	r3, [pc, #20]	; (800134c <RMDRightTurn+0x20>)
 8001338:	225d      	movs	r2, #93	; 0x5d
 800133a:	715a      	strb	r2, [r3, #5]
	Writecom=0xA4;
 800133c:	4b04      	ldr	r3, [pc, #16]	; (8001350 <RMDRightTurn+0x24>)
 800133e:	22a4      	movs	r2, #164	; 0xa4
 8001340:	601a      	str	r2, [r3, #0]
	RMDCommand();
 8001342:	f7ff fe85 	bl	8001050 <RMDCommand>
}
 8001346:	bf00      	nop
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	200006e4 	.word	0x200006e4
 8001350:	200006f0 	.word	0x200006f0

08001354 <checkRMDdata>:
void checkRMDdata(){
 8001354:	b580      	push	{r7, lr}
 8001356:	b084      	sub	sp, #16
 8001358:	af00      	add	r7, sp, #0
	int RxBitshift[4];
	RxBitshift[0]=0;
 800135a:	2300      	movs	r3, #0
 800135c:	603b      	str	r3, [r7, #0]
	RxBitshift[1]=0;
 800135e:	2300      	movs	r3, #0
 8001360:	607b      	str	r3, [r7, #4]
	RxBitshift[2]=0;
 8001362:	2300      	movs	r3, #0
 8001364:	60bb      	str	r3, [r7, #8]
	RxBitshift[3]=0;
 8001366:	2300      	movs	r3, #0
 8001368:	60fb      	str	r3, [r7, #12]
	Readcom=0x30;
 800136a:	4b4a      	ldr	r3, [pc, #296]	; (8001494 <checkRMDdata+0x140>)
 800136c:	2230      	movs	r2, #48	; 0x30
 800136e:	601a      	str	r2, [r3, #0]
	RMDCommand();
 8001370:	f7ff fe6e 	bl	8001050 <RMDCommand>
	printf("0x30\r\n");
 8001374:	4848      	ldr	r0, [pc, #288]	; (8001498 <checkRMDdata+0x144>)
 8001376:	f005 fde7 	bl	8006f48 <puts>
	printf("Position loop Kp :%d \r\n",RxData[2]);
 800137a:	4b48      	ldr	r3, [pc, #288]	; (800149c <checkRMDdata+0x148>)
 800137c:	789b      	ldrb	r3, [r3, #2]
 800137e:	4619      	mov	r1, r3
 8001380:	4847      	ldr	r0, [pc, #284]	; (80014a0 <checkRMDdata+0x14c>)
 8001382:	f005 fd5b 	bl	8006e3c <iprintf>
	printf("Position loop Ki :%d \r\n",RxData[3]);
 8001386:	4b45      	ldr	r3, [pc, #276]	; (800149c <checkRMDdata+0x148>)
 8001388:	78db      	ldrb	r3, [r3, #3]
 800138a:	4619      	mov	r1, r3
 800138c:	4845      	ldr	r0, [pc, #276]	; (80014a4 <checkRMDdata+0x150>)
 800138e:	f005 fd55 	bl	8006e3c <iprintf>
	printf("Speed loop Kp :%d \r\n",RxData[4]);
 8001392:	4b42      	ldr	r3, [pc, #264]	; (800149c <checkRMDdata+0x148>)
 8001394:	791b      	ldrb	r3, [r3, #4]
 8001396:	4619      	mov	r1, r3
 8001398:	4843      	ldr	r0, [pc, #268]	; (80014a8 <checkRMDdata+0x154>)
 800139a:	f005 fd4f 	bl	8006e3c <iprintf>
	printf("Speed loop Ki :%d \r\n",RxData[5]);
 800139e:	4b3f      	ldr	r3, [pc, #252]	; (800149c <checkRMDdata+0x148>)
 80013a0:	795b      	ldrb	r3, [r3, #5]
 80013a2:	4619      	mov	r1, r3
 80013a4:	4841      	ldr	r0, [pc, #260]	; (80014ac <checkRMDdata+0x158>)
 80013a6:	f005 fd49 	bl	8006e3c <iprintf>
	printf("Torque loop Kp :%d \r\n",RxData[6]);
 80013aa:	4b3c      	ldr	r3, [pc, #240]	; (800149c <checkRMDdata+0x148>)
 80013ac:	799b      	ldrb	r3, [r3, #6]
 80013ae:	4619      	mov	r1, r3
 80013b0:	483f      	ldr	r0, [pc, #252]	; (80014b0 <checkRMDdata+0x15c>)
 80013b2:	f005 fd43 	bl	8006e3c <iprintf>
	printf("Torque loop Ki :%d \r\n",RxData[7]);
 80013b6:	4b39      	ldr	r3, [pc, #228]	; (800149c <checkRMDdata+0x148>)
 80013b8:	79db      	ldrb	r3, [r3, #7]
 80013ba:	4619      	mov	r1, r3
 80013bc:	483d      	ldr	r0, [pc, #244]	; (80014b4 <checkRMDdata+0x160>)
 80013be:	f005 fd3d 	bl	8006e3c <iprintf>

	Readcom=0x33;
 80013c2:	4b34      	ldr	r3, [pc, #208]	; (8001494 <checkRMDdata+0x140>)
 80013c4:	2233      	movs	r2, #51	; 0x33
 80013c6:	601a      	str	r2, [r3, #0]
	RMDCommand();
 80013c8:	f7ff fe42 	bl	8001050 <RMDCommand>
	printf("0x33\r\n");
 80013cc:	483a      	ldr	r0, [pc, #232]	; (80014b8 <checkRMDdata+0x164>)
 80013ce:	f005 fdbb 	bl	8006f48 <puts>
	printf("Position loop P:%d \r\n",RxData[2]);
 80013d2:	4b32      	ldr	r3, [pc, #200]	; (800149c <checkRMDdata+0x148>)
 80013d4:	789b      	ldrb	r3, [r3, #2]
 80013d6:	4619      	mov	r1, r3
 80013d8:	4838      	ldr	r0, [pc, #224]	; (80014bc <checkRMDdata+0x168>)
 80013da:	f005 fd2f 	bl	8006e3c <iprintf>
	printf("Position loop I :%d \r\n",RxData[3]);
 80013de:	4b2f      	ldr	r3, [pc, #188]	; (800149c <checkRMDdata+0x148>)
 80013e0:	78db      	ldrb	r3, [r3, #3]
 80013e2:	4619      	mov	r1, r3
 80013e4:	4836      	ldr	r0, [pc, #216]	; (80014c0 <checkRMDdata+0x16c>)
 80013e6:	f005 fd29 	bl	8006e3c <iprintf>
	printf("Speed loop P :%d \r\n",RxData[4]);
 80013ea:	4b2c      	ldr	r3, [pc, #176]	; (800149c <checkRMDdata+0x148>)
 80013ec:	791b      	ldrb	r3, [r3, #4]
 80013ee:	4619      	mov	r1, r3
 80013f0:	4834      	ldr	r0, [pc, #208]	; (80014c4 <checkRMDdata+0x170>)
 80013f2:	f005 fd23 	bl	8006e3c <iprintf>
	printf("Speed loop I :%d \r\n",RxData[5]);
 80013f6:	4b29      	ldr	r3, [pc, #164]	; (800149c <checkRMDdata+0x148>)
 80013f8:	795b      	ldrb	r3, [r3, #5]
 80013fa:	4619      	mov	r1, r3
 80013fc:	4832      	ldr	r0, [pc, #200]	; (80014c8 <checkRMDdata+0x174>)
 80013fe:	f005 fd1d 	bl	8006e3c <iprintf>
	printf("Torque loop P :%d \r\n",RxData[6]);
 8001402:	4b26      	ldr	r3, [pc, #152]	; (800149c <checkRMDdata+0x148>)
 8001404:	799b      	ldrb	r3, [r3, #6]
 8001406:	4619      	mov	r1, r3
 8001408:	4830      	ldr	r0, [pc, #192]	; (80014cc <checkRMDdata+0x178>)
 800140a:	f005 fd17 	bl	8006e3c <iprintf>
	printf("Torque loop I :%d \r\n",RxData[7]);
 800140e:	4b23      	ldr	r3, [pc, #140]	; (800149c <checkRMDdata+0x148>)
 8001410:	79db      	ldrb	r3, [r3, #7]
 8001412:	4619      	mov	r1, r3
 8001414:	482e      	ldr	r0, [pc, #184]	; (80014d0 <checkRMDdata+0x17c>)
 8001416:	f005 fd11 	bl	8006e3c <iprintf>

	Readcom=0x9C;
 800141a:	4b1e      	ldr	r3, [pc, #120]	; (8001494 <checkRMDdata+0x140>)
 800141c:	229c      	movs	r2, #156	; 0x9c
 800141e:	601a      	str	r2, [r3, #0]
	RMDCommand();
 8001420:	f7ff fe16 	bl	8001050 <RMDCommand>
	printf("0x9C\r\n");
 8001424:	482b      	ldr	r0, [pc, #172]	; (80014d4 <checkRMDdata+0x180>)
 8001426:	f005 fd8f 	bl	8006f48 <puts>
	RxBitshift[0]=RxData[2] & 0xFF;
 800142a:	4b1c      	ldr	r3, [pc, #112]	; (800149c <checkRMDdata+0x148>)
 800142c:	789b      	ldrb	r3, [r3, #2]
 800142e:	603b      	str	r3, [r7, #0]
	RxBitshift[0]+=(RxData[3] & 0xFF) << 8;
 8001430:	683a      	ldr	r2, [r7, #0]
 8001432:	4b1a      	ldr	r3, [pc, #104]	; (800149c <checkRMDdata+0x148>)
 8001434:	78db      	ldrb	r3, [r3, #3]
 8001436:	021b      	lsls	r3, r3, #8
 8001438:	4413      	add	r3, r2
 800143a:	603b      	str	r3, [r7, #0]
	RxBitshift[1]=RxData[4] & 0xFF;
 800143c:	4b17      	ldr	r3, [pc, #92]	; (800149c <checkRMDdata+0x148>)
 800143e:	791b      	ldrb	r3, [r3, #4]
 8001440:	607b      	str	r3, [r7, #4]
	RxBitshift[1]+=(RxData[5] & 0xFF) << 8;
 8001442:	687a      	ldr	r2, [r7, #4]
 8001444:	4b15      	ldr	r3, [pc, #84]	; (800149c <checkRMDdata+0x148>)
 8001446:	795b      	ldrb	r3, [r3, #5]
 8001448:	021b      	lsls	r3, r3, #8
 800144a:	4413      	add	r3, r2
 800144c:	607b      	str	r3, [r7, #4]
	RxBitshift[2]=RxData[6] & 0xFF;
 800144e:	4b13      	ldr	r3, [pc, #76]	; (800149c <checkRMDdata+0x148>)
 8001450:	799b      	ldrb	r3, [r3, #6]
 8001452:	60bb      	str	r3, [r7, #8]
	RxBitshift[2]+=(RxData[7] & 0xFF) << 8;
 8001454:	68ba      	ldr	r2, [r7, #8]
 8001456:	4b11      	ldr	r3, [pc, #68]	; (800149c <checkRMDdata+0x148>)
 8001458:	79db      	ldrb	r3, [r3, #7]
 800145a:	021b      	lsls	r3, r3, #8
 800145c:	4413      	add	r3, r2
 800145e:	60bb      	str	r3, [r7, #8]
	printf("Motor temperature:%d \r\n",RxData[1]);
 8001460:	4b0e      	ldr	r3, [pc, #56]	; (800149c <checkRMDdata+0x148>)
 8001462:	785b      	ldrb	r3, [r3, #1]
 8001464:	4619      	mov	r1, r3
 8001466:	481c      	ldr	r0, [pc, #112]	; (80014d8 <checkRMDdata+0x184>)
 8001468:	f005 fce8 	bl	8006e3c <iprintf>
	printf("Torque current :%d \r\n",RxBitshift[0]);
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	4619      	mov	r1, r3
 8001470:	481a      	ldr	r0, [pc, #104]	; (80014dc <checkRMDdata+0x188>)
 8001472:	f005 fce3 	bl	8006e3c <iprintf>
	printf("Speed :%d \r\n",RxBitshift[1]);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	4619      	mov	r1, r3
 800147a:	4819      	ldr	r0, [pc, #100]	; (80014e0 <checkRMDdata+0x18c>)
 800147c:	f005 fcde 	bl	8006e3c <iprintf>
	printf("Encoder position:%d \r\n",RxBitshift[2]);
 8001480:	68bb      	ldr	r3, [r7, #8]
 8001482:	4619      	mov	r1, r3
 8001484:	4817      	ldr	r0, [pc, #92]	; (80014e4 <checkRMDdata+0x190>)
 8001486:	f005 fcd9 	bl	8006e3c <iprintf>
}
 800148a:	bf00      	nop
 800148c:	3710      	adds	r7, #16
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	200006f4 	.word	0x200006f4
 8001498:	08008180 	.word	0x08008180
 800149c:	200006d8 	.word	0x200006d8
 80014a0:	08008188 	.word	0x08008188
 80014a4:	080081a0 	.word	0x080081a0
 80014a8:	080081b8 	.word	0x080081b8
 80014ac:	080081d0 	.word	0x080081d0
 80014b0:	080081e8 	.word	0x080081e8
 80014b4:	08008200 	.word	0x08008200
 80014b8:	08008218 	.word	0x08008218
 80014bc:	08008220 	.word	0x08008220
 80014c0:	08008238 	.word	0x08008238
 80014c4:	08008250 	.word	0x08008250
 80014c8:	08008264 	.word	0x08008264
 80014cc:	08008278 	.word	0x08008278
 80014d0:	08008290 	.word	0x08008290
 80014d4:	080082a8 	.word	0x080082a8
 80014d8:	080082b0 	.word	0x080082b0
 80014dc:	080082c8 	.word	0x080082c8
 80014e0:	080082e0 	.word	0x080082e0
 80014e4:	080082f0 	.word	0x080082f0

080014e8 <RMDPIDSetting>:
void RMDPIDSetting(){
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0
	UART1_Data[2] = 0x64;
 80014ec:	4b0c      	ldr	r3, [pc, #48]	; (8001520 <RMDPIDSetting+0x38>)
 80014ee:	2264      	movs	r2, #100	; 0x64
 80014f0:	709a      	strb	r2, [r3, #2]
	UART1_Data[3] = 0x64;
 80014f2:	4b0b      	ldr	r3, [pc, #44]	; (8001520 <RMDPIDSetting+0x38>)
 80014f4:	2264      	movs	r2, #100	; 0x64
 80014f6:	70da      	strb	r2, [r3, #3]
	UART1_Data[4] = 0x28;
 80014f8:	4b09      	ldr	r3, [pc, #36]	; (8001520 <RMDPIDSetting+0x38>)
 80014fa:	2228      	movs	r2, #40	; 0x28
 80014fc:	711a      	strb	r2, [r3, #4]
	UART1_Data[5] = 0xE;
 80014fe:	4b08      	ldr	r3, [pc, #32]	; (8001520 <RMDPIDSetting+0x38>)
 8001500:	220e      	movs	r2, #14
 8001502:	715a      	strb	r2, [r3, #5]
	UART1_Data[6] = 0x14;
 8001504:	4b06      	ldr	r3, [pc, #24]	; (8001520 <RMDPIDSetting+0x38>)
 8001506:	2214      	movs	r2, #20
 8001508:	719a      	strb	r2, [r3, #6]
	UART1_Data[7] = 0x14;
 800150a:	4b05      	ldr	r3, [pc, #20]	; (8001520 <RMDPIDSetting+0x38>)
 800150c:	2214      	movs	r2, #20
 800150e:	71da      	strb	r2, [r3, #7]
	Writecom=0x31;
 8001510:	4b04      	ldr	r3, [pc, #16]	; (8001524 <RMDPIDSetting+0x3c>)
 8001512:	2231      	movs	r2, #49	; 0x31
 8001514:	601a      	str	r2, [r3, #0]
	RMDCommand();
 8001516:	f7ff fd9b 	bl	8001050 <RMDCommand>
}
 800151a:	bf00      	nop
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	200006e4 	.word	0x200006e4
 8001524:	200006f0 	.word	0x200006f0

08001528 <UART1_InIt>:

void UART1_InIt(){
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
	UART1_Data[0] = 0x00;
 800152c:	4b0e      	ldr	r3, [pc, #56]	; (8001568 <UART1_InIt+0x40>)
 800152e:	2200      	movs	r2, #0
 8001530:	701a      	strb	r2, [r3, #0]
	UART1_Data[1] = 0x00;
 8001532:	4b0d      	ldr	r3, [pc, #52]	; (8001568 <UART1_InIt+0x40>)
 8001534:	2200      	movs	r2, #0
 8001536:	705a      	strb	r2, [r3, #1]
	UART1_Data[2] = 0x00;
 8001538:	4b0b      	ldr	r3, [pc, #44]	; (8001568 <UART1_InIt+0x40>)
 800153a:	2200      	movs	r2, #0
 800153c:	709a      	strb	r2, [r3, #2]
	UART1_Data[3] = 0x00;
 800153e:	4b0a      	ldr	r3, [pc, #40]	; (8001568 <UART1_InIt+0x40>)
 8001540:	2200      	movs	r2, #0
 8001542:	70da      	strb	r2, [r3, #3]
	UART1_Data[4] = 0x00;
 8001544:	4b08      	ldr	r3, [pc, #32]	; (8001568 <UART1_InIt+0x40>)
 8001546:	2200      	movs	r2, #0
 8001548:	711a      	strb	r2, [r3, #4]
	UART1_Data[5] = 0x00;
 800154a:	4b07      	ldr	r3, [pc, #28]	; (8001568 <UART1_InIt+0x40>)
 800154c:	2200      	movs	r2, #0
 800154e:	715a      	strb	r2, [r3, #5]
	UART1_Data[6] = 0x00;
 8001550:	4b05      	ldr	r3, [pc, #20]	; (8001568 <UART1_InIt+0x40>)
 8001552:	2200      	movs	r2, #0
 8001554:	719a      	strb	r2, [r3, #6]
	UART1_Data[7] = 0x00;
 8001556:	4b04      	ldr	r3, [pc, #16]	; (8001568 <UART1_InIt+0x40>)
 8001558:	2200      	movs	r2, #0
 800155a:	71da      	strb	r2, [r3, #7]
}
 800155c:	bf00      	nop
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr
 8001566:	bf00      	nop
 8001568:	200006e4 	.word	0x200006e4

0800156c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	setbuf(stdout, NULL);
 8001572:	4bc4      	ldr	r3, [pc, #784]	; (8001884 <main+0x318>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	689b      	ldr	r3, [r3, #8]
 8001578:	2100      	movs	r1, #0
 800157a:	4618      	mov	r0, r3
 800157c:	f005 fcec 	bl	8006f58 <setbuf>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001580:	f000 fe88 	bl	8002294 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001584:	f000 f9a0 	bl	80018c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001588:	f000 fb0a 	bl	8001ba0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800158c:	f000 fade 	bl	8001b4c <MX_USART2_UART_Init>
  MX_CAN1_Init();
 8001590:	f000 fa06 	bl	80019a0 <MX_CAN1_Init>
  MX_TIM3_Init();
 8001594:	f000 fa3c 	bl	8001a10 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8001598:	f000 faae 	bl	8001af8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  TMC2209_INIT();
 800159c:	f7ff f856 	bl	800064c <TMC2209_INIT>
  //rxbufを受信したらフラグを
  HAL_TIM_OC_Start_IT(&htim3, TIM_CHANNEL_1);
 80015a0:	2100      	movs	r1, #0
 80015a2:	48b9      	ldr	r0, [pc, #740]	; (8001888 <main+0x31c>)
 80015a4:	f002 fff4 	bl	8004590 <HAL_TIM_OC_Start_IT>
  printf("Hello\r\n");
 80015a8:	48b8      	ldr	r0, [pc, #736]	; (800188c <main+0x320>)
 80015aa:	f005 fccd 	bl	8006f48 <puts>
  steppers[0].dirFunc = Dir0;
 80015ae:	4bb8      	ldr	r3, [pc, #736]	; (8001890 <main+0x324>)
 80015b0:	4ab8      	ldr	r2, [pc, #736]	; (8001894 <main+0x328>)
 80015b2:	609a      	str	r2, [r3, #8]
  steppers[0].stepFunc = Step0;
 80015b4:	4bb6      	ldr	r3, [pc, #728]	; (8001890 <main+0x324>)
 80015b6:	4ab8      	ldr	r2, [pc, #736]	; (8001898 <main+0x32c>)
 80015b8:	60da      	str	r2, [r3, #12]
  steppers[0].acceleration = 1000;
 80015ba:	4bb5      	ldr	r3, [pc, #724]	; (8001890 <main+0x324>)
 80015bc:	4ab7      	ldr	r2, [pc, #732]	; (800189c <main+0x330>)
 80015be:	601a      	str	r2, [r3, #0]
  steppers[0].minStepInterval = 100;
 80015c0:	4bb3      	ldr	r3, [pc, #716]	; (8001890 <main+0x324>)
 80015c2:	2264      	movs	r2, #100	; 0x64
 80015c4:	605a      	str	r2, [r3, #4]
  steppers[0].homing = 0;
 80015c6:	4bb2      	ldr	r3, [pc, #712]	; (8001890 <main+0x324>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	741a      	strb	r2, [r3, #16]
  steppers[0].dir_inv = 1;
 80015cc:	4bb0      	ldr	r3, [pc, #704]	; (8001890 <main+0x324>)
 80015ce:	2201      	movs	r2, #1
 80015d0:	621a      	str	r2, [r3, #32]
  steppers[0].seeking_vel = 100;
 80015d2:	4baf      	ldr	r3, [pc, #700]	; (8001890 <main+0x324>)
 80015d4:	2264      	movs	r2, #100	; 0x64
 80015d6:	62da      	str	r2, [r3, #44]	; 0x2c
  steppers[0].homing_vel = 200;
 80015d8:	4bad      	ldr	r3, [pc, #692]	; (8001890 <main+0x324>)
 80015da:	22c8      	movs	r2, #200	; 0xc8
 80015dc:	631a      	str	r2, [r3, #48]	; 0x30
  steppers[0].pull_off = 500;
 80015de:	4bac      	ldr	r3, [pc, #688]	; (8001890 <main+0x324>)
 80015e0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80015e4:	625a      	str	r2, [r3, #36]	; 0x24
  steppers[0].stall_off=10000;
 80015e6:	4baa      	ldr	r3, [pc, #680]	; (8001890 <main+0x324>)
 80015e8:	f242 7210 	movw	r2, #10000	; 0x2710
 80015ec:	629a      	str	r2, [r3, #40]	; 0x28
  get_uart_flag=0;
 80015ee:	4bac      	ldr	r3, [pc, #688]	; (80018a0 <main+0x334>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	701a      	strb	r2, [r3, #0]

sFilterConfig.FilterBank = 0;
 80015f4:	4bab      	ldr	r3, [pc, #684]	; (80018a4 <main+0x338>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	615a      	str	r2, [r3, #20]
sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80015fa:	4baa      	ldr	r3, [pc, #680]	; (80018a4 <main+0x338>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	619a      	str	r2, [r3, #24]
sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001600:	4ba8      	ldr	r3, [pc, #672]	; (80018a4 <main+0x338>)
 8001602:	2201      	movs	r2, #1
 8001604:	61da      	str	r2, [r3, #28]
sFilterConfig.FilterIdHigh = 0x0000;
 8001606:	4ba7      	ldr	r3, [pc, #668]	; (80018a4 <main+0x338>)
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]
sFilterConfig.FilterIdLow = 0x0000;
 800160c:	4ba5      	ldr	r3, [pc, #660]	; (80018a4 <main+0x338>)
 800160e:	2200      	movs	r2, #0
 8001610:	605a      	str	r2, [r3, #4]
sFilterConfig.FilterMaskIdHigh = 0x0000;
 8001612:	4ba4      	ldr	r3, [pc, #656]	; (80018a4 <main+0x338>)
 8001614:	2200      	movs	r2, #0
 8001616:	609a      	str	r2, [r3, #8]
sFilterConfig.FilterMaskIdLow = 0x0000;
 8001618:	4ba2      	ldr	r3, [pc, #648]	; (80018a4 <main+0x338>)
 800161a:	2200      	movs	r2, #0
 800161c:	60da      	str	r2, [r3, #12]
sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 800161e:	4ba1      	ldr	r3, [pc, #644]	; (80018a4 <main+0x338>)
 8001620:	2200      	movs	r2, #0
 8001622:	611a      	str	r2, [r3, #16]
//	sFilterConfig.FilterFIFOAssignment =CAN_FILTER_FIFO0;
sFilterConfig.FilterActivation=ENABLE;
 8001624:	4b9f      	ldr	r3, [pc, #636]	; (80018a4 <main+0x338>)
 8001626:	2201      	movs	r2, #1
 8001628:	621a      	str	r2, [r3, #32]
sFilterConfig.SlaveStartFilterBank=14;
 800162a:	4b9e      	ldr	r3, [pc, #632]	; (80018a4 <main+0x338>)
 800162c:	220e      	movs	r2, #14
 800162e:	625a      	str	r2, [r3, #36]	; 0x24

if(HAL_CAN_ConfigFilter(&hcan1,&sFilterConfig) != HAL_OK)
 8001630:	499c      	ldr	r1, [pc, #624]	; (80018a4 <main+0x338>)
 8001632:	489d      	ldr	r0, [pc, #628]	; (80018a8 <main+0x33c>)
 8001634:	f000 ffc0 	bl	80025b8 <HAL_CAN_ConfigFilter>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <main+0xd6>
{
	Error_Handler();
 800163e:	f000 fbbd 	bl	8001dbc <Error_Handler>
}
if(HAL_CAN_Start(&hcan1)!=HAL_OK)
 8001642:	4899      	ldr	r0, [pc, #612]	; (80018a8 <main+0x33c>)
 8001644:	f001 f898 	bl	8002778 <HAL_CAN_Start>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d001      	beq.n	8001652 <main+0xe6>
{
	Error_Handler();
 800164e:	f000 fbb5 	bl	8001dbc <Error_Handler>
}

if(HAL_CAN_ActivateNotification(&hcan1,CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_TX_MAILBOX_EMPTY) != HAL_OK)
 8001652:	2103      	movs	r1, #3
 8001654:	4894      	ldr	r0, [pc, #592]	; (80018a8 <main+0x33c>)
 8001656:	f001 fb3e 	bl	8002cd6 <HAL_CAN_ActivateNotification>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <main+0xf8>
{
	Error_Handler();
 8001660:	f000 fbac 	bl	8001dbc <Error_Handler>
}

char KeyCommand[1];
KeyCommand[0]=0;
 8001664:	2300      	movs	r3, #0
 8001666:	713b      	strb	r3, [r7, #4]
printf("RMD Start\r\n");
 8001668:	4890      	ldr	r0, [pc, #576]	; (80018ac <main+0x340>)
 800166a:	f005 fc6d 	bl	8006f48 <puts>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //受信割り込みの開始=6byte受け取ったら次の処理へ
		  get_uart_flag=0;
 800166e:	4b8c      	ldr	r3, [pc, #560]	; (80018a0 <main+0x334>)
 8001670:	2200      	movs	r2, #0
 8001672:	701a      	strb	r2, [r3, #0]
//		  int i=0;
		  HAL_UART_Receive_IT(&huart2, (uint8_t *)KeyCommand, 1);
 8001674:	1d3b      	adds	r3, r7, #4
 8001676:	2201      	movs	r2, #1
 8001678:	4619      	mov	r1, r3
 800167a:	488d      	ldr	r0, [pc, #564]	; (80018b0 <main+0x344>)
 800167c:	f004 f868 	bl	8005750 <HAL_UART_Receive_IT>
	//	  printf("Key %d\r\n",KeyChange);
		  HAL_UART_Transmit(&huart2, (uint8_t *)KeyCommand, 1,300);
 8001680:	1d39      	adds	r1, r7, #4
 8001682:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001686:	2201      	movs	r2, #1
 8001688:	4889      	ldr	r0, [pc, #548]	; (80018b0 <main+0x344>)
 800168a:	f003 ff2d 	bl	80054e8 <HAL_UART_Transmit>
		  //受信するまで待つ
		  while(!get_uart_flag){}
 800168e:	bf00      	nop
 8001690:	4b83      	ldr	r3, [pc, #524]	; (80018a0 <main+0x334>)
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d0fb      	beq.n	8001690 <main+0x124>
		  UART1_InIt();
 8001698:	f7ff ff46 	bl	8001528 <UART1_InIt>
		  get_can_flag=0;
 800169c:	4b85      	ldr	r3, [pc, #532]	; (80018b4 <main+0x348>)
 800169e:	2200      	movs	r2, #0
 80016a0:	701a      	strb	r2, [r3, #0]
	  	   //canデータ受信用のフラグを0に
	//	  printf("beforecase\r\n");
			  if(KeyCommand[0]!=0 ){
 80016a2:	793b      	ldrb	r3, [r7, #4]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d0e2      	beq.n	800166e <main+0x102>
				  switch(KeyCommand[0]){
 80016a8:	793b      	ldrb	r3, [r7, #4]
 80016aa:	3b30      	subs	r3, #48	; 0x30
 80016ac:	2b43      	cmp	r3, #67	; 0x43
 80016ae:	f200 80d9 	bhi.w	8001864 <main+0x2f8>
 80016b2:	a201      	add	r2, pc, #4	; (adr r2, 80016b8 <main+0x14c>)
 80016b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016b8:	080017c9 	.word	0x080017c9
 80016bc:	080017d3 	.word	0x080017d3
 80016c0:	080017dd 	.word	0x080017dd
 80016c4:	080017e7 	.word	0x080017e7
 80016c8:	08001865 	.word	0x08001865
 80016cc:	08001865 	.word	0x08001865
 80016d0:	08001865 	.word	0x08001865
 80016d4:	08001865 	.word	0x08001865
 80016d8:	08001865 	.word	0x08001865
 80016dc:	080017f1 	.word	0x080017f1
 80016e0:	08001865 	.word	0x08001865
 80016e4:	08001865 	.word	0x08001865
 80016e8:	08001865 	.word	0x08001865
 80016ec:	08001865 	.word	0x08001865
 80016f0:	08001865 	.word	0x08001865
 80016f4:	08001865 	.word	0x08001865
 80016f8:	08001865 	.word	0x08001865
 80016fc:	08001865 	.word	0x08001865
 8001700:	08001865 	.word	0x08001865
 8001704:	08001865 	.word	0x08001865
 8001708:	08001865 	.word	0x08001865
 800170c:	08001865 	.word	0x08001865
 8001710:	08001865 	.word	0x08001865
 8001714:	08001865 	.word	0x08001865
 8001718:	08001865 	.word	0x08001865
 800171c:	08001865 	.word	0x08001865
 8001720:	08001865 	.word	0x08001865
 8001724:	08001865 	.word	0x08001865
 8001728:	08001865 	.word	0x08001865
 800172c:	08001865 	.word	0x08001865
 8001730:	08001865 	.word	0x08001865
 8001734:	08001865 	.word	0x08001865
 8001738:	08001865 	.word	0x08001865
 800173c:	08001865 	.word	0x08001865
 8001740:	08001865 	.word	0x08001865
 8001744:	08001865 	.word	0x08001865
 8001748:	08001865 	.word	0x08001865
 800174c:	08001865 	.word	0x08001865
 8001750:	08001865 	.word	0x08001865
 8001754:	08001865 	.word	0x08001865
 8001758:	08001865 	.word	0x08001865
 800175c:	08001865 	.word	0x08001865
 8001760:	08001865 	.word	0x08001865
 8001764:	08001865 	.word	0x08001865
 8001768:	08001865 	.word	0x08001865
 800176c:	08001865 	.word	0x08001865
 8001770:	08001865 	.word	0x08001865
 8001774:	08001865 	.word	0x08001865
 8001778:	08001865 	.word	0x08001865
 800177c:	08001805 	.word	0x08001805
 8001780:	08001865 	.word	0x08001865
 8001784:	08001865 	.word	0x08001865
 8001788:	08001829 	.word	0x08001829
 800178c:	08001865 	.word	0x08001865
 8001790:	08001865 	.word	0x08001865
 8001794:	08001865 	.word	0x08001865
 8001798:	0800184b 	.word	0x0800184b
 800179c:	08001865 	.word	0x08001865
 80017a0:	08001865 	.word	0x08001865
 80017a4:	08001865 	.word	0x08001865
 80017a8:	08001865 	.word	0x08001865
 80017ac:	08001865 	.word	0x08001865
 80017b0:	08001865 	.word	0x08001865
 80017b4:	08001865 	.word	0x08001865
 80017b8:	08001865 	.word	0x08001865
 80017bc:	0800185d 	.word	0x0800185d
 80017c0:	08001865 	.word	0x08001865
 80017c4:	080017fb 	.word	0x080017fb
				  case '0':
					  SetUpRMD();
 80017c8:	f7ff fd88 	bl	80012dc <SetUpRMD>
					  KeyCommand[0]=0;
 80017cc:	2300      	movs	r3, #0
 80017ce:	713b      	strb	r3, [r7, #4]
					  break;
 80017d0:	e051      	b.n	8001876 <main+0x30a>
				  case'1':
					  RMDLeftTurn();
 80017d2:	f7ff fd97 	bl	8001304 <RMDLeftTurn>
					  KeyCommand[0]=0;
 80017d6:	2300      	movs	r3, #0
 80017d8:	713b      	strb	r3, [r7, #4]
					  break;
 80017da:	e04c      	b.n	8001876 <main+0x30a>
				  case'2':
					  RMDRightTurn();
 80017dc:	f7ff fda6 	bl	800132c <RMDRightTurn>
					  KeyCommand[0]=0;
 80017e0:	2300      	movs	r3, #0
 80017e2:	713b      	strb	r3, [r7, #4]
					  break;
 80017e4:	e047      	b.n	8001876 <main+0x30a>
				  case'3':
					  checkRMDdata();
 80017e6:	f7ff fdb5 	bl	8001354 <checkRMDdata>
					  KeyCommand[0]=0;
 80017ea:	2300      	movs	r3, #0
 80017ec:	713b      	strb	r3, [r7, #4]
					  break;
 80017ee:	e042      	b.n	8001876 <main+0x30a>
				  case'9':
					  RMDPIDSetting();
 80017f0:	f7ff fe7a 	bl	80014e8 <RMDPIDSetting>
					  KeyCommand[0]=0;
 80017f4:	2300      	movs	r3, #0
 80017f6:	713b      	strb	r3, [r7, #4]
					  break;
 80017f8:	e03d      	b.n	8001876 <main+0x30a>
				  case 's':
					  TMCsetup();
 80017fa:	f7ff fa75 	bl	8000ce8 <TMCsetup>
					  KeyCommand[0]=0;
 80017fe:	2300      	movs	r3, #0
 8001800:	713b      	strb	r3, [r7, #4]
					  break;
 8001802:	e038      	b.n	8001876 <main+0x30a>
				  case 'a':
					  //HAL_UART_Transmit_IT(&huart2,(uint8_t *)front, sizeof(front));
					  printf("1:start\r\n");
 8001804:	482c      	ldr	r0, [pc, #176]	; (80018b8 <main+0x34c>)
 8001806:	f005 fb9f 	bl	8006f48 <puts>
					  prepareAbsoluteMovement(20000);
 800180a:	f644 6020 	movw	r0, #20000	; 0x4e20
 800180e:	f7ff f829 	bl	8000864 <prepareAbsoluteMovement>
					  runAndWait();
 8001812:	f7ff f9bd 	bl	8000b90 <runAndWait>
					  HAL_Delay(100);
 8001816:	2064      	movs	r0, #100	; 0x64
 8001818:	f000 fdae 	bl	8002378 <HAL_Delay>
					  printf("1:end\r\n");
 800181c:	4827      	ldr	r0, [pc, #156]	; (80018bc <main+0x350>)
 800181e:	f005 fb93 	bl	8006f48 <puts>
					  KeyCommand[0]=0;
 8001822:	2300      	movs	r3, #0
 8001824:	713b      	strb	r3, [r7, #4]
					  break;
 8001826:	e026      	b.n	8001876 <main+0x30a>

				  case 'd':
					  printf("1:start\r\n");
 8001828:	4823      	ldr	r0, [pc, #140]	; (80018b8 <main+0x34c>)
 800182a:	f005 fb8d 	bl	8006f48 <puts>
					  prepareAbsoluteMovement(-5000);
 800182e:	4824      	ldr	r0, [pc, #144]	; (80018c0 <main+0x354>)
 8001830:	f7ff f818 	bl	8000864 <prepareAbsoluteMovement>
					  runAndWait();
 8001834:	f7ff f9ac 	bl	8000b90 <runAndWait>
					  HAL_Delay(100);
 8001838:	2064      	movs	r0, #100	; 0x64
 800183a:	f000 fd9d 	bl	8002378 <HAL_Delay>
					  printf("1:end\r\n");
 800183e:	481f      	ldr	r0, [pc, #124]	; (80018bc <main+0x350>)
 8001840:	f005 fb82 	bl	8006f48 <puts>
					  KeyCommand[0]=0;
 8001844:	2300      	movs	r3, #0
 8001846:	713b      	strb	r3, [r7, #4]
					  break;
 8001848:	e015      	b.n	8001876 <main+0x30a>

				  case 'h':
					  stepperHoming();
 800184a:	f7ff f9e5 	bl	8000c18 <stepperHoming>
					  runAndWait();
 800184e:	f7ff f99f 	bl	8000b90 <runAndWait>
					  HAL_Delay(100);
 8001852:	2064      	movs	r0, #100	; 0x64
 8001854:	f000 fd90 	bl	8002378 <HAL_Delay>
					  KeyCommand[0]=0;
 8001858:	2300      	movs	r3, #0
 800185a:	713b      	strb	r3, [r7, #4]

				  case 'q':
					  AbsoluteReset();
 800185c:	f7ff f9b6 	bl	8000bcc <AbsoluteReset>
					  KeyCommand[0]=0;
 8001860:	2300      	movs	r3, #0
 8001862:	713b      	strb	r3, [r7, #4]
				  default:
					  printf("NoCommand\r\n");
 8001864:	4817      	ldr	r0, [pc, #92]	; (80018c4 <main+0x358>)
 8001866:	f005 fb6f 	bl	8006f48 <puts>
					  KeyCommand[0]=0;
 800186a:	2300      	movs	r3, #0
 800186c:	713b      	strb	r3, [r7, #4]
					  get_can_flag=1;
 800186e:	4b11      	ldr	r3, [pc, #68]	; (80018b4 <main+0x348>)
 8001870:	2201      	movs	r2, #1
 8001872:	701a      	strb	r2, [r3, #0]
					  break;
 8001874:	bf00      	nop
				  }
				  while(!get_can_flag){}
 8001876:	bf00      	nop
 8001878:	4b0e      	ldr	r3, [pc, #56]	; (80018b4 <main+0x348>)
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d0fb      	beq.n	8001878 <main+0x30c>
		  get_uart_flag=0;
 8001880:	e6f5      	b.n	800166e <main+0x102>
 8001882:	bf00      	nop
 8001884:	2000000c 	.word	0x2000000c
 8001888:	200000b4 	.word	0x200000b4
 800188c:	08008308 	.word	0x08008308
 8001890:	20000620 	.word	0x20000620
 8001894:	08000749 	.word	0x08000749
 8001898:	08000725 	.word	0x08000725
 800189c:	447a0000 	.word	0x447a0000
 80018a0:	200006ec 	.word	0x200006ec
 80018a4:	20000674 	.word	0x20000674
 80018a8:	2000008c 	.word	0x2000008c
 80018ac:	08008310 	.word	0x08008310
 80018b0:	20000140 	.word	0x20000140
 80018b4:	200006ed 	.word	0x200006ed
 80018b8:	0800831c 	.word	0x0800831c
 80018bc:	08008328 	.word	0x08008328
 80018c0:	ffffec78 	.word	0xffffec78
 80018c4:	08008330 	.word	0x08008330

080018c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b094      	sub	sp, #80	; 0x50
 80018cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018ce:	f107 031c 	add.w	r3, r7, #28
 80018d2:	2234      	movs	r2, #52	; 0x34
 80018d4:	2100      	movs	r1, #0
 80018d6:	4618      	mov	r0, r3
 80018d8:	f005 faa8 	bl	8006e2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018dc:	f107 0308 	add.w	r3, r7, #8
 80018e0:	2200      	movs	r2, #0
 80018e2:	601a      	str	r2, [r3, #0]
 80018e4:	605a      	str	r2, [r3, #4]
 80018e6:	609a      	str	r2, [r3, #8]
 80018e8:	60da      	str	r2, [r3, #12]
 80018ea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018ec:	2300      	movs	r3, #0
 80018ee:	607b      	str	r3, [r7, #4]
 80018f0:	4b29      	ldr	r3, [pc, #164]	; (8001998 <SystemClock_Config+0xd0>)
 80018f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f4:	4a28      	ldr	r2, [pc, #160]	; (8001998 <SystemClock_Config+0xd0>)
 80018f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018fa:	6413      	str	r3, [r2, #64]	; 0x40
 80018fc:	4b26      	ldr	r3, [pc, #152]	; (8001998 <SystemClock_Config+0xd0>)
 80018fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001900:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001904:	607b      	str	r3, [r7, #4]
 8001906:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001908:	2300      	movs	r3, #0
 800190a:	603b      	str	r3, [r7, #0]
 800190c:	4b23      	ldr	r3, [pc, #140]	; (800199c <SystemClock_Config+0xd4>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a22      	ldr	r2, [pc, #136]	; (800199c <SystemClock_Config+0xd4>)
 8001912:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001916:	6013      	str	r3, [r2, #0]
 8001918:	4b20      	ldr	r3, [pc, #128]	; (800199c <SystemClock_Config+0xd4>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001920:	603b      	str	r3, [r7, #0]
 8001922:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001924:	2302      	movs	r3, #2
 8001926:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001928:	2301      	movs	r3, #1
 800192a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800192c:	2310      	movs	r3, #16
 800192e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001930:	2302      	movs	r3, #2
 8001932:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001934:	2300      	movs	r3, #0
 8001936:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001938:	2308      	movs	r3, #8
 800193a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 160;
 800193c:	23a0      	movs	r3, #160	; 0xa0
 800193e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001940:	2302      	movs	r3, #2
 8001942:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001944:	2302      	movs	r3, #2
 8001946:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001948:	2302      	movs	r3, #2
 800194a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800194c:	f107 031c 	add.w	r3, r7, #28
 8001950:	4618      	mov	r0, r3
 8001952:	f002 fad7 	bl	8003f04 <HAL_RCC_OscConfig>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d001      	beq.n	8001960 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800195c:	f000 fa2e 	bl	8001dbc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001960:	230f      	movs	r3, #15
 8001962:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001964:	2302      	movs	r3, #2
 8001966:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001968:	2300      	movs	r3, #0
 800196a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800196c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001970:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001972:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001976:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001978:	f107 0308 	add.w	r3, r7, #8
 800197c:	2105      	movs	r1, #5
 800197e:	4618      	mov	r0, r3
 8001980:	f001 ff76 	bl	8003870 <HAL_RCC_ClockConfig>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800198a:	f000 fa17 	bl	8001dbc <Error_Handler>
  }
}
 800198e:	bf00      	nop
 8001990:	3750      	adds	r7, #80	; 0x50
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	40023800 	.word	0x40023800
 800199c:	40007000 	.word	0x40007000

080019a0 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80019a4:	4b18      	ldr	r3, [pc, #96]	; (8001a08 <MX_CAN1_Init+0x68>)
 80019a6:	4a19      	ldr	r2, [pc, #100]	; (8001a0c <MX_CAN1_Init+0x6c>)
 80019a8:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 4;
 80019aa:	4b17      	ldr	r3, [pc, #92]	; (8001a08 <MX_CAN1_Init+0x68>)
 80019ac:	2204      	movs	r2, #4
 80019ae:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80019b0:	4b15      	ldr	r3, [pc, #84]	; (8001a08 <MX_CAN1_Init+0x68>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 80019b6:	4b14      	ldr	r3, [pc, #80]	; (8001a08 <MX_CAN1_Init+0x68>)
 80019b8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80019bc:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 80019be:	4b12      	ldr	r3, [pc, #72]	; (8001a08 <MX_CAN1_Init+0x68>)
 80019c0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80019c4:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_7TQ;
 80019c6:	4b10      	ldr	r3, [pc, #64]	; (8001a08 <MX_CAN1_Init+0x68>)
 80019c8:	f44f 02c0 	mov.w	r2, #6291456	; 0x600000
 80019cc:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80019ce:	4b0e      	ldr	r3, [pc, #56]	; (8001a08 <MX_CAN1_Init+0x68>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80019d4:	4b0c      	ldr	r3, [pc, #48]	; (8001a08 <MX_CAN1_Init+0x68>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80019da:	4b0b      	ldr	r3, [pc, #44]	; (8001a08 <MX_CAN1_Init+0x68>)
 80019dc:	2200      	movs	r2, #0
 80019de:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80019e0:	4b09      	ldr	r3, [pc, #36]	; (8001a08 <MX_CAN1_Init+0x68>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80019e6:	4b08      	ldr	r3, [pc, #32]	; (8001a08 <MX_CAN1_Init+0x68>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80019ec:	4b06      	ldr	r3, [pc, #24]	; (8001a08 <MX_CAN1_Init+0x68>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80019f2:	4805      	ldr	r0, [pc, #20]	; (8001a08 <MX_CAN1_Init+0x68>)
 80019f4:	f000 fce4 	bl	80023c0 <HAL_CAN_Init>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d001      	beq.n	8001a02 <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 80019fe:	f000 f9dd 	bl	8001dbc <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001a02:	bf00      	nop
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	2000008c 	.word	0x2000008c
 8001a0c:	40006400 	.word	0x40006400

08001a10 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b08e      	sub	sp, #56	; 0x38
 8001a14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a16:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	601a      	str	r2, [r3, #0]
 8001a1e:	605a      	str	r2, [r3, #4]
 8001a20:	609a      	str	r2, [r3, #8]
 8001a22:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a24:	f107 0320 	add.w	r3, r7, #32
 8001a28:	2200      	movs	r2, #0
 8001a2a:	601a      	str	r2, [r3, #0]
 8001a2c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a2e:	1d3b      	adds	r3, r7, #4
 8001a30:	2200      	movs	r2, #0
 8001a32:	601a      	str	r2, [r3, #0]
 8001a34:	605a      	str	r2, [r3, #4]
 8001a36:	609a      	str	r2, [r3, #8]
 8001a38:	60da      	str	r2, [r3, #12]
 8001a3a:	611a      	str	r2, [r3, #16]
 8001a3c:	615a      	str	r2, [r3, #20]
 8001a3e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a40:	4b2b      	ldr	r3, [pc, #172]	; (8001af0 <MX_TIM3_Init+0xe0>)
 8001a42:	4a2c      	ldr	r2, [pc, #176]	; (8001af4 <MX_TIM3_Init+0xe4>)
 8001a44:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 160-1;
 8001a46:	4b2a      	ldr	r3, [pc, #168]	; (8001af0 <MX_TIM3_Init+0xe0>)
 8001a48:	229f      	movs	r2, #159	; 0x9f
 8001a4a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a4c:	4b28      	ldr	r3, [pc, #160]	; (8001af0 <MX_TIM3_Init+0xe0>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001a52:	4b27      	ldr	r3, [pc, #156]	; (8001af0 <MX_TIM3_Init+0xe0>)
 8001a54:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a58:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a5a:	4b25      	ldr	r3, [pc, #148]	; (8001af0 <MX_TIM3_Init+0xe0>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a60:	4b23      	ldr	r3, [pc, #140]	; (8001af0 <MX_TIM3_Init+0xe0>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001a66:	4822      	ldr	r0, [pc, #136]	; (8001af0 <MX_TIM3_Init+0xe0>)
 8001a68:	f002 fcea 	bl	8004440 <HAL_TIM_Base_Init>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001a72:	f000 f9a3 	bl	8001dbc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a7a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001a7c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a80:	4619      	mov	r1, r3
 8001a82:	481b      	ldr	r0, [pc, #108]	; (8001af0 <MX_TIM3_Init+0xe0>)
 8001a84:	f002 fffe 	bl	8004a84 <HAL_TIM_ConfigClockSource>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d001      	beq.n	8001a92 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001a8e:	f000 f995 	bl	8001dbc <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8001a92:	4817      	ldr	r0, [pc, #92]	; (8001af0 <MX_TIM3_Init+0xe0>)
 8001a94:	f002 fd23 	bl	80044de <HAL_TIM_OC_Init>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001a9e:	f000 f98d 	bl	8001dbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001aaa:	f107 0320 	add.w	r3, r7, #32
 8001aae:	4619      	mov	r1, r3
 8001ab0:	480f      	ldr	r0, [pc, #60]	; (8001af0 <MX_TIM3_Init+0xe0>)
 8001ab2:	f003 fbe7 	bl	8005284 <HAL_TIMEx_MasterConfigSynchronization>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d001      	beq.n	8001ac0 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001abc:	f000 f97e 	bl	8001dbc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001acc:	2300      	movs	r3, #0
 8001ace:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ad0:	1d3b      	adds	r3, r7, #4
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	4806      	ldr	r0, [pc, #24]	; (8001af0 <MX_TIM3_Init+0xe0>)
 8001ad8:	f002 ff78 	bl	80049cc <HAL_TIM_OC_ConfigChannel>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d001      	beq.n	8001ae6 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001ae2:	f000 f96b 	bl	8001dbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001ae6:	bf00      	nop
 8001ae8:	3738      	adds	r7, #56	; 0x38
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	200000b4 	.word	0x200000b4
 8001af4:	40000400 	.word	0x40000400

08001af8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001afc:	4b11      	ldr	r3, [pc, #68]	; (8001b44 <MX_USART1_UART_Init+0x4c>)
 8001afe:	4a12      	ldr	r2, [pc, #72]	; (8001b48 <MX_USART1_UART_Init+0x50>)
 8001b00:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001b02:	4b10      	ldr	r3, [pc, #64]	; (8001b44 <MX_USART1_UART_Init+0x4c>)
 8001b04:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b08:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b0a:	4b0e      	ldr	r3, [pc, #56]	; (8001b44 <MX_USART1_UART_Init+0x4c>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b10:	4b0c      	ldr	r3, [pc, #48]	; (8001b44 <MX_USART1_UART_Init+0x4c>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b16:	4b0b      	ldr	r3, [pc, #44]	; (8001b44 <MX_USART1_UART_Init+0x4c>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b1c:	4b09      	ldr	r3, [pc, #36]	; (8001b44 <MX_USART1_UART_Init+0x4c>)
 8001b1e:	220c      	movs	r2, #12
 8001b20:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b22:	4b08      	ldr	r3, [pc, #32]	; (8001b44 <MX_USART1_UART_Init+0x4c>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b28:	4b06      	ldr	r3, [pc, #24]	; (8001b44 <MX_USART1_UART_Init+0x4c>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 8001b2e:	4805      	ldr	r0, [pc, #20]	; (8001b44 <MX_USART1_UART_Init+0x4c>)
 8001b30:	f003 fc85 	bl	800543e <HAL_HalfDuplex_Init>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d001      	beq.n	8001b3e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001b3a:	f000 f93f 	bl	8001dbc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b3e:	bf00      	nop
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	200000fc 	.word	0x200000fc
 8001b48:	40011000 	.word	0x40011000

08001b4c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b50:	4b11      	ldr	r3, [pc, #68]	; (8001b98 <MX_USART2_UART_Init+0x4c>)
 8001b52:	4a12      	ldr	r2, [pc, #72]	; (8001b9c <MX_USART2_UART_Init+0x50>)
 8001b54:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b56:	4b10      	ldr	r3, [pc, #64]	; (8001b98 <MX_USART2_UART_Init+0x4c>)
 8001b58:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b5c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b5e:	4b0e      	ldr	r3, [pc, #56]	; (8001b98 <MX_USART2_UART_Init+0x4c>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b64:	4b0c      	ldr	r3, [pc, #48]	; (8001b98 <MX_USART2_UART_Init+0x4c>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b6a:	4b0b      	ldr	r3, [pc, #44]	; (8001b98 <MX_USART2_UART_Init+0x4c>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b70:	4b09      	ldr	r3, [pc, #36]	; (8001b98 <MX_USART2_UART_Init+0x4c>)
 8001b72:	220c      	movs	r2, #12
 8001b74:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b76:	4b08      	ldr	r3, [pc, #32]	; (8001b98 <MX_USART2_UART_Init+0x4c>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b7c:	4b06      	ldr	r3, [pc, #24]	; (8001b98 <MX_USART2_UART_Init+0x4c>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b82:	4805      	ldr	r0, [pc, #20]	; (8001b98 <MX_USART2_UART_Init+0x4c>)
 8001b84:	f003 fc0e 	bl	80053a4 <HAL_UART_Init>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d001      	beq.n	8001b92 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001b8e:	f000 f915 	bl	8001dbc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b92:	bf00      	nop
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	20000140 	.word	0x20000140
 8001b9c:	40004400 	.word	0x40004400

08001ba0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b08a      	sub	sp, #40	; 0x28
 8001ba4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba6:	f107 0314 	add.w	r3, r7, #20
 8001baa:	2200      	movs	r2, #0
 8001bac:	601a      	str	r2, [r3, #0]
 8001bae:	605a      	str	r2, [r3, #4]
 8001bb0:	609a      	str	r2, [r3, #8]
 8001bb2:	60da      	str	r2, [r3, #12]
 8001bb4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	613b      	str	r3, [r7, #16]
 8001bba:	4b4d      	ldr	r3, [pc, #308]	; (8001cf0 <MX_GPIO_Init+0x150>)
 8001bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bbe:	4a4c      	ldr	r2, [pc, #304]	; (8001cf0 <MX_GPIO_Init+0x150>)
 8001bc0:	f043 0304 	orr.w	r3, r3, #4
 8001bc4:	6313      	str	r3, [r2, #48]	; 0x30
 8001bc6:	4b4a      	ldr	r3, [pc, #296]	; (8001cf0 <MX_GPIO_Init+0x150>)
 8001bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bca:	f003 0304 	and.w	r3, r3, #4
 8001bce:	613b      	str	r3, [r7, #16]
 8001bd0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	60fb      	str	r3, [r7, #12]
 8001bd6:	4b46      	ldr	r3, [pc, #280]	; (8001cf0 <MX_GPIO_Init+0x150>)
 8001bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bda:	4a45      	ldr	r2, [pc, #276]	; (8001cf0 <MX_GPIO_Init+0x150>)
 8001bdc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001be0:	6313      	str	r3, [r2, #48]	; 0x30
 8001be2:	4b43      	ldr	r3, [pc, #268]	; (8001cf0 <MX_GPIO_Init+0x150>)
 8001be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001bea:	60fb      	str	r3, [r7, #12]
 8001bec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bee:	2300      	movs	r3, #0
 8001bf0:	60bb      	str	r3, [r7, #8]
 8001bf2:	4b3f      	ldr	r3, [pc, #252]	; (8001cf0 <MX_GPIO_Init+0x150>)
 8001bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf6:	4a3e      	ldr	r2, [pc, #248]	; (8001cf0 <MX_GPIO_Init+0x150>)
 8001bf8:	f043 0301 	orr.w	r3, r3, #1
 8001bfc:	6313      	str	r3, [r2, #48]	; 0x30
 8001bfe:	4b3c      	ldr	r3, [pc, #240]	; (8001cf0 <MX_GPIO_Init+0x150>)
 8001c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c02:	f003 0301 	and.w	r3, r3, #1
 8001c06:	60bb      	str	r3, [r7, #8]
 8001c08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	607b      	str	r3, [r7, #4]
 8001c0e:	4b38      	ldr	r3, [pc, #224]	; (8001cf0 <MX_GPIO_Init+0x150>)
 8001c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c12:	4a37      	ldr	r2, [pc, #220]	; (8001cf0 <MX_GPIO_Init+0x150>)
 8001c14:	f043 0302 	orr.w	r3, r3, #2
 8001c18:	6313      	str	r3, [r2, #48]	; 0x30
 8001c1a:	4b35      	ldr	r3, [pc, #212]	; (8001cf0 <MX_GPIO_Init+0x150>)
 8001c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c1e:	f003 0302 	and.w	r3, r3, #2
 8001c22:	607b      	str	r3, [r7, #4]
 8001c24:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001c26:	2200      	movs	r2, #0
 8001c28:	2120      	movs	r1, #32
 8001c2a:	4832      	ldr	r0, [pc, #200]	; (8001cf4 <MX_GPIO_Init+0x154>)
 8001c2c:	f001 fdee 	bl	800380c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001c30:	2200      	movs	r2, #0
 8001c32:	f44f 7144 	mov.w	r1, #784	; 0x310
 8001c36:	4830      	ldr	r0, [pc, #192]	; (8001cf8 <MX_GPIO_Init+0x158>)
 8001c38:	f001 fde8 	bl	800380c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001c3c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001c42:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001c46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001c4c:	f107 0314 	add.w	r3, r7, #20
 8001c50:	4619      	mov	r1, r3
 8001c52:	482a      	ldr	r0, [pc, #168]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001c54:	f001 fc2e 	bl	80034b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001c58:	2320      	movs	r3, #32
 8001c5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c60:	2300      	movs	r3, #0
 8001c62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c64:	2300      	movs	r3, #0
 8001c66:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001c68:	f107 0314 	add.w	r3, r7, #20
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	4821      	ldr	r0, [pc, #132]	; (8001cf4 <MX_GPIO_Init+0x154>)
 8001c70:	f001 fc20 	bl	80034b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001c74:	2310      	movs	r3, #16
 8001c76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c80:	2300      	movs	r3, #0
 8001c82:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c84:	f107 0314 	add.w	r3, r7, #20
 8001c88:	4619      	mov	r1, r3
 8001c8a:	481b      	ldr	r0, [pc, #108]	; (8001cf8 <MX_GPIO_Init+0x158>)
 8001c8c:	f001 fc12 	bl	80034b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001c90:	23c0      	movs	r3, #192	; 0xc0
 8001c92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001c94:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001c98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c9e:	f107 0314 	add.w	r3, r7, #20
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	4814      	ldr	r0, [pc, #80]	; (8001cf8 <MX_GPIO_Init+0x158>)
 8001ca6:	f001 fc05 	bl	80034b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001caa:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001cae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cb8:	2303      	movs	r3, #3
 8001cba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cbc:	f107 0314 	add.w	r3, r7, #20
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	480d      	ldr	r0, [pc, #52]	; (8001cf8 <MX_GPIO_Init+0x158>)
 8001cc4:	f001 fbf6 	bl	80034b4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 8001cc8:	2200      	movs	r2, #0
 8001cca:	2101      	movs	r1, #1
 8001ccc:	2017      	movs	r0, #23
 8001cce:	f001 fb28 	bl	8003322 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001cd2:	2017      	movs	r0, #23
 8001cd4:	f001 fb41 	bl	800335a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8001cd8:	2200      	movs	r2, #0
 8001cda:	2101      	movs	r1, #1
 8001cdc:	2028      	movs	r0, #40	; 0x28
 8001cde:	f001 fb20 	bl	8003322 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001ce2:	2028      	movs	r0, #40	; 0x28
 8001ce4:	f001 fb39 	bl	800335a <HAL_NVIC_EnableIRQ>

}
 8001ce8:	bf00      	nop
 8001cea:	3728      	adds	r7, #40	; 0x28
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	40023800 	.word	0x40023800
 8001cf4:	40020000 	.word	0x40020000
 8001cf8:	40020400 	.word	0x40020400
 8001cfc:	40020800 	.word	0x40020800

08001d00 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)	//printfに必要
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b084      	sub	sp, #16
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	60f8      	str	r0, [r7, #12]
 8001d08:	60b9      	str	r1, [r7, #8]
 8001d0a:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart2,(uint8_t *)ptr,len,10);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	b29a      	uxth	r2, r3
 8001d10:	230a      	movs	r3, #10
 8001d12:	68b9      	ldr	r1, [r7, #8]
 8001d14:	4803      	ldr	r0, [pc, #12]	; (8001d24 <_write+0x24>)
 8001d16:	f003 fbe7 	bl	80054e8 <HAL_UART_Transmit>
  return len;
 8001d1a:	687b      	ldr	r3, [r7, #4]
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	3710      	adds	r7, #16
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	20000140 	.word	0x20000140

08001d28 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
	get_uart_flag = 1;
 8001d30:	4b04      	ldr	r3, [pc, #16]	; (8001d44 <HAL_UART_RxCpltCallback+0x1c>)
 8001d32:	2201      	movs	r2, #1
 8001d34:	701a      	strb	r2, [r3, #0]
	printf("uart_timer\r\n");
 8001d36:	4804      	ldr	r0, [pc, #16]	; (8001d48 <HAL_UART_RxCpltCallback+0x20>)
 8001d38:	f005 f906 	bl	8006f48 <puts>

}
 8001d3c:	bf00      	nop
 8001d3e:	3708      	adds	r7, #8
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	200006ec 	.word	0x200006ec
 8001d48:	0800833c 	.word	0x0800833c

08001d4c <HAL_CAN_TxMailbox0CompleteCallback>:
void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
//	  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,1);
	  printf("TxCan\r\n");
 8001d54:	4804      	ldr	r0, [pc, #16]	; (8001d68 <HAL_CAN_TxMailbox0CompleteCallback+0x1c>)
 8001d56:	f005 f8f7 	bl	8006f48 <puts>
	  nextcan_flag=1;
 8001d5a:	4b04      	ldr	r3, [pc, #16]	; (8001d6c <HAL_CAN_TxMailbox0CompleteCallback+0x20>)
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	701a      	strb	r2, [r3, #0]

}
 8001d60:	bf00      	nop
 8001d62:	3708      	adds	r7, #8
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	08008348 	.word	0x08008348
 8001d6c:	200006ee 	.word	0x200006ee

08001d70 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan_)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
	printf("RxCan\r\n");
 8001d78:	480a      	ldr	r0, [pc, #40]	; (8001da4 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8001d7a:	f005 f8e5 	bl	8006f48 <puts>
	HAL_CAN_GetRxMessage(&hcan1,CAN_RX_FIFO0, &RxHeader,RxData);
 8001d7e:	4b0a      	ldr	r3, [pc, #40]	; (8001da8 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 8001d80:	4a0a      	ldr	r2, [pc, #40]	; (8001dac <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8001d82:	2100      	movs	r1, #0
 8001d84:	480a      	ldr	r0, [pc, #40]	; (8001db0 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8001d86:	f000 fe94 	bl	8002ab2 <HAL_CAN_GetRxMessage>
	HAL_UART_Transmit(&huart2,RxData,sizeof(RxData),100);//受け取ったデータを送信
 8001d8a:	2364      	movs	r3, #100	; 0x64
 8001d8c:	2208      	movs	r2, #8
 8001d8e:	4906      	ldr	r1, [pc, #24]	; (8001da8 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 8001d90:	4808      	ldr	r0, [pc, #32]	; (8001db4 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 8001d92:	f003 fba9 	bl	80054e8 <HAL_UART_Transmit>

	//printf("\r\n");
	get_can_flag=1;
 8001d96:	4b08      	ldr	r3, [pc, #32]	; (8001db8 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8001d98:	2201      	movs	r2, #1
 8001d9a:	701a      	strb	r2, [r3, #0]
//  if(flag >0){
//	  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,1);
//  }else{
//	  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,0);
//  }
}
 8001d9c:	bf00      	nop
 8001d9e:	3708      	adds	r7, #8
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	08008350 	.word	0x08008350
 8001da8:	200006d8 	.word	0x200006d8
 8001dac:	200006b4 	.word	0x200006b4
 8001db0:	2000008c 	.word	0x2000008c
 8001db4:	20000140 	.word	0x20000140
 8001db8:	200006ed 	.word	0x200006ed

08001dbc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001dc0:	b672      	cpsid	i
}
 8001dc2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001dc4:	e7fe      	b.n	8001dc4 <Error_Handler+0x8>
	...

08001dc8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dce:	2300      	movs	r3, #0
 8001dd0:	607b      	str	r3, [r7, #4]
 8001dd2:	4b10      	ldr	r3, [pc, #64]	; (8001e14 <HAL_MspInit+0x4c>)
 8001dd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dd6:	4a0f      	ldr	r2, [pc, #60]	; (8001e14 <HAL_MspInit+0x4c>)
 8001dd8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ddc:	6453      	str	r3, [r2, #68]	; 0x44
 8001dde:	4b0d      	ldr	r3, [pc, #52]	; (8001e14 <HAL_MspInit+0x4c>)
 8001de0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001de2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001de6:	607b      	str	r3, [r7, #4]
 8001de8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dea:	2300      	movs	r3, #0
 8001dec:	603b      	str	r3, [r7, #0]
 8001dee:	4b09      	ldr	r3, [pc, #36]	; (8001e14 <HAL_MspInit+0x4c>)
 8001df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df2:	4a08      	ldr	r2, [pc, #32]	; (8001e14 <HAL_MspInit+0x4c>)
 8001df4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001df8:	6413      	str	r3, [r2, #64]	; 0x40
 8001dfa:	4b06      	ldr	r3, [pc, #24]	; (8001e14 <HAL_MspInit+0x4c>)
 8001dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e02:	603b      	str	r3, [r7, #0]
 8001e04:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e06:	bf00      	nop
 8001e08:	370c      	adds	r7, #12
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop
 8001e14:	40023800 	.word	0x40023800

08001e18 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b08a      	sub	sp, #40	; 0x28
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e20:	f107 0314 	add.w	r3, r7, #20
 8001e24:	2200      	movs	r2, #0
 8001e26:	601a      	str	r2, [r3, #0]
 8001e28:	605a      	str	r2, [r3, #4]
 8001e2a:	609a      	str	r2, [r3, #8]
 8001e2c:	60da      	str	r2, [r3, #12]
 8001e2e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a2a      	ldr	r2, [pc, #168]	; (8001ee0 <HAL_CAN_MspInit+0xc8>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d14d      	bne.n	8001ed6 <HAL_CAN_MspInit+0xbe>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	613b      	str	r3, [r7, #16]
 8001e3e:	4b29      	ldr	r3, [pc, #164]	; (8001ee4 <HAL_CAN_MspInit+0xcc>)
 8001e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e42:	4a28      	ldr	r2, [pc, #160]	; (8001ee4 <HAL_CAN_MspInit+0xcc>)
 8001e44:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001e48:	6413      	str	r3, [r2, #64]	; 0x40
 8001e4a:	4b26      	ldr	r3, [pc, #152]	; (8001ee4 <HAL_CAN_MspInit+0xcc>)
 8001e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e52:	613b      	str	r3, [r7, #16]
 8001e54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e56:	2300      	movs	r3, #0
 8001e58:	60fb      	str	r3, [r7, #12]
 8001e5a:	4b22      	ldr	r3, [pc, #136]	; (8001ee4 <HAL_CAN_MspInit+0xcc>)
 8001e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e5e:	4a21      	ldr	r2, [pc, #132]	; (8001ee4 <HAL_CAN_MspInit+0xcc>)
 8001e60:	f043 0301 	orr.w	r3, r3, #1
 8001e64:	6313      	str	r3, [r2, #48]	; 0x30
 8001e66:	4b1f      	ldr	r3, [pc, #124]	; (8001ee4 <HAL_CAN_MspInit+0xcc>)
 8001e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e6a:	f003 0301 	and.w	r3, r3, #1
 8001e6e:	60fb      	str	r3, [r7, #12]
 8001e70:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001e72:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001e76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e78:	2302      	movs	r3, #2
 8001e7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e80:	2303      	movs	r3, #3
 8001e82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001e84:	2309      	movs	r3, #9
 8001e86:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e88:	f107 0314 	add.w	r3, r7, #20
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	4816      	ldr	r0, [pc, #88]	; (8001ee8 <HAL_CAN_MspInit+0xd0>)
 8001e90:	f001 fb10 	bl	80034b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001e94:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ea2:	2303      	movs	r3, #3
 8001ea4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001ea6:	2309      	movs	r3, #9
 8001ea8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eaa:	f107 0314 	add.w	r3, r7, #20
 8001eae:	4619      	mov	r1, r3
 8001eb0:	480d      	ldr	r0, [pc, #52]	; (8001ee8 <HAL_CAN_MspInit+0xd0>)
 8001eb2:	f001 faff 	bl	80034b4 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	2100      	movs	r1, #0
 8001eba:	2013      	movs	r0, #19
 8001ebc:	f001 fa31 	bl	8003322 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001ec0:	2013      	movs	r0, #19
 8001ec2:	f001 fa4a 	bl	800335a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	2100      	movs	r1, #0
 8001eca:	2014      	movs	r0, #20
 8001ecc:	f001 fa29 	bl	8003322 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001ed0:	2014      	movs	r0, #20
 8001ed2:	f001 fa42 	bl	800335a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001ed6:	bf00      	nop
 8001ed8:	3728      	adds	r7, #40	; 0x28
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	40006400 	.word	0x40006400
 8001ee4:	40023800 	.word	0x40023800
 8001ee8:	40020000 	.word	0x40020000

08001eec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b084      	sub	sp, #16
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a0e      	ldr	r2, [pc, #56]	; (8001f34 <HAL_TIM_Base_MspInit+0x48>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d115      	bne.n	8001f2a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001efe:	2300      	movs	r3, #0
 8001f00:	60fb      	str	r3, [r7, #12]
 8001f02:	4b0d      	ldr	r3, [pc, #52]	; (8001f38 <HAL_TIM_Base_MspInit+0x4c>)
 8001f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f06:	4a0c      	ldr	r2, [pc, #48]	; (8001f38 <HAL_TIM_Base_MspInit+0x4c>)
 8001f08:	f043 0302 	orr.w	r3, r3, #2
 8001f0c:	6413      	str	r3, [r2, #64]	; 0x40
 8001f0e:	4b0a      	ldr	r3, [pc, #40]	; (8001f38 <HAL_TIM_Base_MspInit+0x4c>)
 8001f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f12:	f003 0302 	and.w	r3, r3, #2
 8001f16:	60fb      	str	r3, [r7, #12]
 8001f18:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 2, 0);
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	2102      	movs	r1, #2
 8001f1e:	201d      	movs	r0, #29
 8001f20:	f001 f9ff 	bl	8003322 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001f24:	201d      	movs	r0, #29
 8001f26:	f001 fa18 	bl	800335a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001f2a:	bf00      	nop
 8001f2c:	3710      	adds	r7, #16
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	40000400 	.word	0x40000400
 8001f38:	40023800 	.word	0x40023800

08001f3c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b08c      	sub	sp, #48	; 0x30
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f44:	f107 031c 	add.w	r3, r7, #28
 8001f48:	2200      	movs	r2, #0
 8001f4a:	601a      	str	r2, [r3, #0]
 8001f4c:	605a      	str	r2, [r3, #4]
 8001f4e:	609a      	str	r2, [r3, #8]
 8001f50:	60da      	str	r2, [r3, #12]
 8001f52:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a36      	ldr	r2, [pc, #216]	; (8002034 <HAL_UART_MspInit+0xf8>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d12d      	bne.n	8001fba <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f5e:	2300      	movs	r3, #0
 8001f60:	61bb      	str	r3, [r7, #24]
 8001f62:	4b35      	ldr	r3, [pc, #212]	; (8002038 <HAL_UART_MspInit+0xfc>)
 8001f64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f66:	4a34      	ldr	r2, [pc, #208]	; (8002038 <HAL_UART_MspInit+0xfc>)
 8001f68:	f043 0310 	orr.w	r3, r3, #16
 8001f6c:	6453      	str	r3, [r2, #68]	; 0x44
 8001f6e:	4b32      	ldr	r3, [pc, #200]	; (8002038 <HAL_UART_MspInit+0xfc>)
 8001f70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f72:	f003 0310 	and.w	r3, r3, #16
 8001f76:	61bb      	str	r3, [r7, #24]
 8001f78:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	617b      	str	r3, [r7, #20]
 8001f7e:	4b2e      	ldr	r3, [pc, #184]	; (8002038 <HAL_UART_MspInit+0xfc>)
 8001f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f82:	4a2d      	ldr	r2, [pc, #180]	; (8002038 <HAL_UART_MspInit+0xfc>)
 8001f84:	f043 0301 	orr.w	r3, r3, #1
 8001f88:	6313      	str	r3, [r2, #48]	; 0x30
 8001f8a:	4b2b      	ldr	r3, [pc, #172]	; (8002038 <HAL_UART_MspInit+0xfc>)
 8001f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f8e:	f003 0301 	and.w	r3, r3, #1
 8001f92:	617b      	str	r3, [r7, #20]
 8001f94:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f96:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f9c:	2312      	movs	r3, #18
 8001f9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fa4:	2302      	movs	r3, #2
 8001fa6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001fa8:	2307      	movs	r3, #7
 8001faa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fac:	f107 031c 	add.w	r3, r7, #28
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	4822      	ldr	r0, [pc, #136]	; (800203c <HAL_UART_MspInit+0x100>)
 8001fb4:	f001 fa7e 	bl	80034b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001fb8:	e038      	b.n	800202c <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4a20      	ldr	r2, [pc, #128]	; (8002040 <HAL_UART_MspInit+0x104>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d133      	bne.n	800202c <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	613b      	str	r3, [r7, #16]
 8001fc8:	4b1b      	ldr	r3, [pc, #108]	; (8002038 <HAL_UART_MspInit+0xfc>)
 8001fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fcc:	4a1a      	ldr	r2, [pc, #104]	; (8002038 <HAL_UART_MspInit+0xfc>)
 8001fce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fd2:	6413      	str	r3, [r2, #64]	; 0x40
 8001fd4:	4b18      	ldr	r3, [pc, #96]	; (8002038 <HAL_UART_MspInit+0xfc>)
 8001fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fdc:	613b      	str	r3, [r7, #16]
 8001fde:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	60fb      	str	r3, [r7, #12]
 8001fe4:	4b14      	ldr	r3, [pc, #80]	; (8002038 <HAL_UART_MspInit+0xfc>)
 8001fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe8:	4a13      	ldr	r2, [pc, #76]	; (8002038 <HAL_UART_MspInit+0xfc>)
 8001fea:	f043 0301 	orr.w	r3, r3, #1
 8001fee:	6313      	str	r3, [r2, #48]	; 0x30
 8001ff0:	4b11      	ldr	r3, [pc, #68]	; (8002038 <HAL_UART_MspInit+0xfc>)
 8001ff2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff4:	f003 0301 	and.w	r3, r3, #1
 8001ff8:	60fb      	str	r3, [r7, #12]
 8001ffa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001ffc:	230c      	movs	r3, #12
 8001ffe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002000:	2302      	movs	r3, #2
 8002002:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002004:	2300      	movs	r3, #0
 8002006:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002008:	2303      	movs	r3, #3
 800200a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800200c:	2307      	movs	r3, #7
 800200e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002010:	f107 031c 	add.w	r3, r7, #28
 8002014:	4619      	mov	r1, r3
 8002016:	4809      	ldr	r0, [pc, #36]	; (800203c <HAL_UART_MspInit+0x100>)
 8002018:	f001 fa4c 	bl	80034b4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800201c:	2200      	movs	r2, #0
 800201e:	2100      	movs	r1, #0
 8002020:	2026      	movs	r0, #38	; 0x26
 8002022:	f001 f97e 	bl	8003322 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002026:	2026      	movs	r0, #38	; 0x26
 8002028:	f001 f997 	bl	800335a <HAL_NVIC_EnableIRQ>
}
 800202c:	bf00      	nop
 800202e:	3730      	adds	r7, #48	; 0x30
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}
 8002034:	40011000 	.word	0x40011000
 8002038:	40023800 	.word	0x40023800
 800203c:	40020000 	.word	0x40020000
 8002040:	40004400 	.word	0x40004400

08002044 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002044:	b480      	push	{r7}
 8002046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002048:	e7fe      	b.n	8002048 <NMI_Handler+0x4>

0800204a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800204a:	b480      	push	{r7}
 800204c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800204e:	e7fe      	b.n	800204e <HardFault_Handler+0x4>

08002050 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002054:	e7fe      	b.n	8002054 <MemManage_Handler+0x4>

08002056 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002056:	b480      	push	{r7}
 8002058:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800205a:	e7fe      	b.n	800205a <BusFault_Handler+0x4>

0800205c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800205c:	b480      	push	{r7}
 800205e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002060:	e7fe      	b.n	8002060 <UsageFault_Handler+0x4>

08002062 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002062:	b480      	push	{r7}
 8002064:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002066:	bf00      	nop
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr

08002070 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002074:	bf00      	nop
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr

0800207e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800207e:	b480      	push	{r7}
 8002080:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002082:	bf00      	nop
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr

0800208c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002090:	f000 f952 	bl	8002338 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002094:	bf00      	nop
 8002096:	bd80      	pop	{r7, pc}

08002098 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800209c:	4802      	ldr	r0, [pc, #8]	; (80020a8 <CAN1_TX_IRQHandler+0x10>)
 800209e:	f000 fe40 	bl	8002d22 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 80020a2:	bf00      	nop
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	2000008c 	.word	0x2000008c

080020ac <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80020b0:	4802      	ldr	r0, [pc, #8]	; (80020bc <CAN1_RX0_IRQHandler+0x10>)
 80020b2:	f000 fe36 	bl	8002d22 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80020b6:	bf00      	nop
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	2000008c 	.word	0x2000008c

080020c0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 80020c4:	2040      	movs	r0, #64	; 0x40
 80020c6:	f001 fbbb 	bl	8003840 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80020ca:	2080      	movs	r0, #128	; 0x80
 80020cc:	f001 fbb8 	bl	8003840 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80020d0:	bf00      	nop
 80020d2:	bd80      	pop	{r7, pc}

080020d4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80020d8:	4802      	ldr	r0, [pc, #8]	; (80020e4 <TIM3_IRQHandler+0x10>)
 80020da:	f002 fb6f 	bl	80047bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80020de:	bf00      	nop
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	200000b4 	.word	0x200000b4

080020e8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80020ec:	4802      	ldr	r0, [pc, #8]	; (80020f8 <USART2_IRQHandler+0x10>)
 80020ee:	f003 fb5f 	bl	80057b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80020f2:	bf00      	nop
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	20000140 	.word	0x20000140

080020fc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002100:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002104:	f001 fb9c 	bl	8003840 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002108:	bf00      	nop
 800210a:	bd80      	pop	{r7, pc}

0800210c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b086      	sub	sp, #24
 8002110:	af00      	add	r7, sp, #0
 8002112:	60f8      	str	r0, [r7, #12]
 8002114:	60b9      	str	r1, [r7, #8]
 8002116:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002118:	2300      	movs	r3, #0
 800211a:	617b      	str	r3, [r7, #20]
 800211c:	e00a      	b.n	8002134 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800211e:	f3af 8000 	nop.w
 8002122:	4601      	mov	r1, r0
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	1c5a      	adds	r2, r3, #1
 8002128:	60ba      	str	r2, [r7, #8]
 800212a:	b2ca      	uxtb	r2, r1
 800212c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	3301      	adds	r3, #1
 8002132:	617b      	str	r3, [r7, #20]
 8002134:	697a      	ldr	r2, [r7, #20]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	429a      	cmp	r2, r3
 800213a:	dbf0      	blt.n	800211e <_read+0x12>
	}

return len;
 800213c:	687b      	ldr	r3, [r7, #4]
}
 800213e:	4618      	mov	r0, r3
 8002140:	3718      	adds	r7, #24
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}

08002146 <_close>:
	}
	return len;
}

int _close(int file)
{
 8002146:	b480      	push	{r7}
 8002148:	b083      	sub	sp, #12
 800214a:	af00      	add	r7, sp, #0
 800214c:	6078      	str	r0, [r7, #4]
	return -1;
 800214e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002152:	4618      	mov	r0, r3
 8002154:	370c      	adds	r7, #12
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr

0800215e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800215e:	b480      	push	{r7}
 8002160:	b083      	sub	sp, #12
 8002162:	af00      	add	r7, sp, #0
 8002164:	6078      	str	r0, [r7, #4]
 8002166:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800216e:	605a      	str	r2, [r3, #4]
	return 0;
 8002170:	2300      	movs	r3, #0
}
 8002172:	4618      	mov	r0, r3
 8002174:	370c      	adds	r7, #12
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr

0800217e <_isatty>:

int _isatty(int file)
{
 800217e:	b480      	push	{r7}
 8002180:	b083      	sub	sp, #12
 8002182:	af00      	add	r7, sp, #0
 8002184:	6078      	str	r0, [r7, #4]
	return 1;
 8002186:	2301      	movs	r3, #1
}
 8002188:	4618      	mov	r0, r3
 800218a:	370c      	adds	r7, #12
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr

08002194 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002194:	b480      	push	{r7}
 8002196:	b085      	sub	sp, #20
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	607a      	str	r2, [r7, #4]
	return 0;
 80021a0:	2300      	movs	r3, #0
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	3714      	adds	r7, #20
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr
	...

080021b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b086      	sub	sp, #24
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021b8:	4a14      	ldr	r2, [pc, #80]	; (800220c <_sbrk+0x5c>)
 80021ba:	4b15      	ldr	r3, [pc, #84]	; (8002210 <_sbrk+0x60>)
 80021bc:	1ad3      	subs	r3, r2, r3
 80021be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021c4:	4b13      	ldr	r3, [pc, #76]	; (8002214 <_sbrk+0x64>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d102      	bne.n	80021d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021cc:	4b11      	ldr	r3, [pc, #68]	; (8002214 <_sbrk+0x64>)
 80021ce:	4a12      	ldr	r2, [pc, #72]	; (8002218 <_sbrk+0x68>)
 80021d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021d2:	4b10      	ldr	r3, [pc, #64]	; (8002214 <_sbrk+0x64>)
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4413      	add	r3, r2
 80021da:	693a      	ldr	r2, [r7, #16]
 80021dc:	429a      	cmp	r2, r3
 80021de:	d207      	bcs.n	80021f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021e0:	f004 fdfa 	bl	8006dd8 <__errno>
 80021e4:	4603      	mov	r3, r0
 80021e6:	220c      	movs	r2, #12
 80021e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021ea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80021ee:	e009      	b.n	8002204 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021f0:	4b08      	ldr	r3, [pc, #32]	; (8002214 <_sbrk+0x64>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021f6:	4b07      	ldr	r3, [pc, #28]	; (8002214 <_sbrk+0x64>)
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	4413      	add	r3, r2
 80021fe:	4a05      	ldr	r2, [pc, #20]	; (8002214 <_sbrk+0x64>)
 8002200:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002202:	68fb      	ldr	r3, [r7, #12]
}
 8002204:	4618      	mov	r0, r3
 8002206:	3718      	adds	r7, #24
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}
 800220c:	20020000 	.word	0x20020000
 8002210:	00000400 	.word	0x00000400
 8002214:	200006fc 	.word	0x200006fc
 8002218:	20000918 	.word	0x20000918

0800221c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800221c:	b480      	push	{r7}
 800221e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002220:	4b06      	ldr	r3, [pc, #24]	; (800223c <SystemInit+0x20>)
 8002222:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002226:	4a05      	ldr	r2, [pc, #20]	; (800223c <SystemInit+0x20>)
 8002228:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800222c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002230:	bf00      	nop
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr
 800223a:	bf00      	nop
 800223c:	e000ed00 	.word	0xe000ed00

08002240 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002240:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002278 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002244:	480d      	ldr	r0, [pc, #52]	; (800227c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002246:	490e      	ldr	r1, [pc, #56]	; (8002280 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002248:	4a0e      	ldr	r2, [pc, #56]	; (8002284 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800224a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800224c:	e002      	b.n	8002254 <LoopCopyDataInit>

0800224e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800224e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002250:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002252:	3304      	adds	r3, #4

08002254 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002254:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002256:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002258:	d3f9      	bcc.n	800224e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800225a:	4a0b      	ldr	r2, [pc, #44]	; (8002288 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800225c:	4c0b      	ldr	r4, [pc, #44]	; (800228c <LoopFillZerobss+0x26>)
  movs r3, #0
 800225e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002260:	e001      	b.n	8002266 <LoopFillZerobss>

08002262 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002262:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002264:	3204      	adds	r2, #4

08002266 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002266:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002268:	d3fb      	bcc.n	8002262 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800226a:	f7ff ffd7 	bl	800221c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800226e:	f004 fdb9 	bl	8006de4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002272:	f7ff f97b 	bl	800156c <main>
  bx  lr    
 8002276:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002278:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800227c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002280:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8002284:	08008698 	.word	0x08008698
  ldr r2, =_sbss
 8002288:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800228c:	20000918 	.word	0x20000918

08002290 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002290:	e7fe      	b.n	8002290 <ADC_IRQHandler>
	...

08002294 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002298:	4b0e      	ldr	r3, [pc, #56]	; (80022d4 <HAL_Init+0x40>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a0d      	ldr	r2, [pc, #52]	; (80022d4 <HAL_Init+0x40>)
 800229e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022a2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80022a4:	4b0b      	ldr	r3, [pc, #44]	; (80022d4 <HAL_Init+0x40>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a0a      	ldr	r2, [pc, #40]	; (80022d4 <HAL_Init+0x40>)
 80022aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80022ae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022b0:	4b08      	ldr	r3, [pc, #32]	; (80022d4 <HAL_Init+0x40>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a07      	ldr	r2, [pc, #28]	; (80022d4 <HAL_Init+0x40>)
 80022b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022bc:	2003      	movs	r0, #3
 80022be:	f001 f825 	bl	800330c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022c2:	2000      	movs	r0, #0
 80022c4:	f000 f808 	bl	80022d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022c8:	f7ff fd7e 	bl	8001dc8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022cc:	2300      	movs	r3, #0
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	40023c00 	.word	0x40023c00

080022d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022e0:	4b12      	ldr	r3, [pc, #72]	; (800232c <HAL_InitTick+0x54>)
 80022e2:	681a      	ldr	r2, [r3, #0]
 80022e4:	4b12      	ldr	r3, [pc, #72]	; (8002330 <HAL_InitTick+0x58>)
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	4619      	mov	r1, r3
 80022ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80022f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80022f6:	4618      	mov	r0, r3
 80022f8:	f001 f83d 	bl	8003376 <HAL_SYSTICK_Config>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d001      	beq.n	8002306 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
 8002304:	e00e      	b.n	8002324 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2b0f      	cmp	r3, #15
 800230a:	d80a      	bhi.n	8002322 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800230c:	2200      	movs	r2, #0
 800230e:	6879      	ldr	r1, [r7, #4]
 8002310:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002314:	f001 f805 	bl	8003322 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002318:	4a06      	ldr	r2, [pc, #24]	; (8002334 <HAL_InitTick+0x5c>)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800231e:	2300      	movs	r3, #0
 8002320:	e000      	b.n	8002324 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002322:	2301      	movs	r3, #1
}
 8002324:	4618      	mov	r0, r3
 8002326:	3708      	adds	r7, #8
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}
 800232c:	20000000 	.word	0x20000000
 8002330:	20000008 	.word	0x20000008
 8002334:	20000004 	.word	0x20000004

08002338 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800233c:	4b06      	ldr	r3, [pc, #24]	; (8002358 <HAL_IncTick+0x20>)
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	461a      	mov	r2, r3
 8002342:	4b06      	ldr	r3, [pc, #24]	; (800235c <HAL_IncTick+0x24>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4413      	add	r3, r2
 8002348:	4a04      	ldr	r2, [pc, #16]	; (800235c <HAL_IncTick+0x24>)
 800234a:	6013      	str	r3, [r2, #0]
}
 800234c:	bf00      	nop
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
 8002356:	bf00      	nop
 8002358:	20000008 	.word	0x20000008
 800235c:	20000700 	.word	0x20000700

08002360 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
  return uwTick;
 8002364:	4b03      	ldr	r3, [pc, #12]	; (8002374 <HAL_GetTick+0x14>)
 8002366:	681b      	ldr	r3, [r3, #0]
}
 8002368:	4618      	mov	r0, r3
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr
 8002372:	bf00      	nop
 8002374:	20000700 	.word	0x20000700

08002378 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b084      	sub	sp, #16
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002380:	f7ff ffee 	bl	8002360 <HAL_GetTick>
 8002384:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002390:	d005      	beq.n	800239e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002392:	4b0a      	ldr	r3, [pc, #40]	; (80023bc <HAL_Delay+0x44>)
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	461a      	mov	r2, r3
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	4413      	add	r3, r2
 800239c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800239e:	bf00      	nop
 80023a0:	f7ff ffde 	bl	8002360 <HAL_GetTick>
 80023a4:	4602      	mov	r2, r0
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	1ad3      	subs	r3, r2, r3
 80023aa:	68fa      	ldr	r2, [r7, #12]
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d8f7      	bhi.n	80023a0 <HAL_Delay+0x28>
  {
  }
}
 80023b0:	bf00      	nop
 80023b2:	bf00      	nop
 80023b4:	3710      	adds	r7, #16
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	20000008 	.word	0x20000008

080023c0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b084      	sub	sp, #16
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d101      	bne.n	80023d2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e0ed      	b.n	80025ae <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d102      	bne.n	80023e4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80023de:	6878      	ldr	r0, [r7, #4]
 80023e0:	f7ff fd1a 	bl	8001e18 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	681a      	ldr	r2, [r3, #0]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f042 0201 	orr.w	r2, r2, #1
 80023f2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80023f4:	f7ff ffb4 	bl	8002360 <HAL_GetTick>
 80023f8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80023fa:	e012      	b.n	8002422 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80023fc:	f7ff ffb0 	bl	8002360 <HAL_GetTick>
 8002400:	4602      	mov	r2, r0
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	1ad3      	subs	r3, r2, r3
 8002406:	2b0a      	cmp	r3, #10
 8002408:	d90b      	bls.n	8002422 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800240e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2205      	movs	r2, #5
 800241a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e0c5      	b.n	80025ae <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	f003 0301 	and.w	r3, r3, #1
 800242c:	2b00      	cmp	r3, #0
 800242e:	d0e5      	beq.n	80023fc <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f022 0202 	bic.w	r2, r2, #2
 800243e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002440:	f7ff ff8e 	bl	8002360 <HAL_GetTick>
 8002444:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002446:	e012      	b.n	800246e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002448:	f7ff ff8a 	bl	8002360 <HAL_GetTick>
 800244c:	4602      	mov	r2, r0
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	1ad3      	subs	r3, r2, r3
 8002452:	2b0a      	cmp	r3, #10
 8002454:	d90b      	bls.n	800246e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800245a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2205      	movs	r2, #5
 8002466:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e09f      	b.n	80025ae <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	f003 0302 	and.w	r3, r3, #2
 8002478:	2b00      	cmp	r3, #0
 800247a:	d1e5      	bne.n	8002448 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	7e1b      	ldrb	r3, [r3, #24]
 8002480:	2b01      	cmp	r3, #1
 8002482:	d108      	bne.n	8002496 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	681a      	ldr	r2, [r3, #0]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002492:	601a      	str	r2, [r3, #0]
 8002494:	e007      	b.n	80024a6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80024a4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	7e5b      	ldrb	r3, [r3, #25]
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d108      	bne.n	80024c0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80024bc:	601a      	str	r2, [r3, #0]
 80024be:	e007      	b.n	80024d0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681a      	ldr	r2, [r3, #0]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80024ce:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	7e9b      	ldrb	r3, [r3, #26]
 80024d4:	2b01      	cmp	r3, #1
 80024d6:	d108      	bne.n	80024ea <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	681a      	ldr	r2, [r3, #0]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f042 0220 	orr.w	r2, r2, #32
 80024e6:	601a      	str	r2, [r3, #0]
 80024e8:	e007      	b.n	80024fa <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	681a      	ldr	r2, [r3, #0]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f022 0220 	bic.w	r2, r2, #32
 80024f8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	7edb      	ldrb	r3, [r3, #27]
 80024fe:	2b01      	cmp	r3, #1
 8002500:	d108      	bne.n	8002514 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	681a      	ldr	r2, [r3, #0]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f022 0210 	bic.w	r2, r2, #16
 8002510:	601a      	str	r2, [r3, #0]
 8002512:	e007      	b.n	8002524 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f042 0210 	orr.w	r2, r2, #16
 8002522:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	7f1b      	ldrb	r3, [r3, #28]
 8002528:	2b01      	cmp	r3, #1
 800252a:	d108      	bne.n	800253e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	681a      	ldr	r2, [r3, #0]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f042 0208 	orr.w	r2, r2, #8
 800253a:	601a      	str	r2, [r3, #0]
 800253c:	e007      	b.n	800254e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	681a      	ldr	r2, [r3, #0]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f022 0208 	bic.w	r2, r2, #8
 800254c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	7f5b      	ldrb	r3, [r3, #29]
 8002552:	2b01      	cmp	r3, #1
 8002554:	d108      	bne.n	8002568 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f042 0204 	orr.w	r2, r2, #4
 8002564:	601a      	str	r2, [r3, #0]
 8002566:	e007      	b.n	8002578 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f022 0204 	bic.w	r2, r2, #4
 8002576:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	689a      	ldr	r2, [r3, #8]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	68db      	ldr	r3, [r3, #12]
 8002580:	431a      	orrs	r2, r3
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	691b      	ldr	r3, [r3, #16]
 8002586:	431a      	orrs	r2, r3
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	695b      	ldr	r3, [r3, #20]
 800258c:	ea42 0103 	orr.w	r1, r2, r3
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	1e5a      	subs	r2, r3, #1
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	430a      	orrs	r2, r1
 800259c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2200      	movs	r2, #0
 80025a2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2201      	movs	r2, #1
 80025a8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80025ac:	2300      	movs	r3, #0
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3710      	adds	r7, #16
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
	...

080025b8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b087      	sub	sp, #28
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
 80025c0:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025ce:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80025d0:	7cfb      	ldrb	r3, [r7, #19]
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d003      	beq.n	80025de <HAL_CAN_ConfigFilter+0x26>
 80025d6:	7cfb      	ldrb	r3, [r7, #19]
 80025d8:	2b02      	cmp	r3, #2
 80025da:	f040 80be 	bne.w	800275a <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80025de:	4b65      	ldr	r3, [pc, #404]	; (8002774 <HAL_CAN_ConfigFilter+0x1bc>)
 80025e0:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80025e8:	f043 0201 	orr.w	r2, r3, #1
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80025f8:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800260c:	021b      	lsls	r3, r3, #8
 800260e:	431a      	orrs	r2, r3
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	695b      	ldr	r3, [r3, #20]
 800261a:	f003 031f 	and.w	r3, r3, #31
 800261e:	2201      	movs	r2, #1
 8002620:	fa02 f303 	lsl.w	r3, r2, r3
 8002624:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	43db      	mvns	r3, r3
 8002630:	401a      	ands	r2, r3
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	69db      	ldr	r3, [r3, #28]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d123      	bne.n	8002688 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	43db      	mvns	r3, r3
 800264a:	401a      	ands	r2, r3
 800264c:	697b      	ldr	r3, [r7, #20]
 800264e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	68db      	ldr	r3, [r3, #12]
 8002656:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800265e:	683a      	ldr	r2, [r7, #0]
 8002660:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002662:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	3248      	adds	r2, #72	; 0x48
 8002668:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800267c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800267e:	6979      	ldr	r1, [r7, #20]
 8002680:	3348      	adds	r3, #72	; 0x48
 8002682:	00db      	lsls	r3, r3, #3
 8002684:	440b      	add	r3, r1
 8002686:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	69db      	ldr	r3, [r3, #28]
 800268c:	2b01      	cmp	r3, #1
 800268e:	d122      	bne.n	80026d6 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	431a      	orrs	r2, r3
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80026ac:	683a      	ldr	r2, [r7, #0]
 80026ae:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80026b0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	3248      	adds	r2, #72	; 0x48
 80026b6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	689b      	ldr	r3, [r3, #8]
 80026be:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80026ca:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80026cc:	6979      	ldr	r1, [r7, #20]
 80026ce:	3348      	adds	r3, #72	; 0x48
 80026d0:	00db      	lsls	r3, r3, #3
 80026d2:	440b      	add	r3, r1
 80026d4:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	699b      	ldr	r3, [r3, #24]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d109      	bne.n	80026f2 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	43db      	mvns	r3, r3
 80026e8:	401a      	ands	r2, r3
 80026ea:	697b      	ldr	r3, [r7, #20]
 80026ec:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80026f0:	e007      	b.n	8002702 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	431a      	orrs	r2, r3
 80026fc:	697b      	ldr	r3, [r7, #20]
 80026fe:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	691b      	ldr	r3, [r3, #16]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d109      	bne.n	800271e <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	43db      	mvns	r3, r3
 8002714:	401a      	ands	r2, r3
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800271c:	e007      	b.n	800272e <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	431a      	orrs	r2, r3
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	6a1b      	ldr	r3, [r3, #32]
 8002732:	2b01      	cmp	r3, #1
 8002734:	d107      	bne.n	8002746 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	431a      	orrs	r2, r3
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800274c:	f023 0201 	bic.w	r2, r3, #1
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002756:	2300      	movs	r3, #0
 8002758:	e006      	b.n	8002768 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800275e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002766:	2301      	movs	r3, #1
  }
}
 8002768:	4618      	mov	r0, r3
 800276a:	371c      	adds	r7, #28
 800276c:	46bd      	mov	sp, r7
 800276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002772:	4770      	bx	lr
 8002774:	40006400 	.word	0x40006400

08002778 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b084      	sub	sp, #16
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002786:	b2db      	uxtb	r3, r3
 8002788:	2b01      	cmp	r3, #1
 800278a:	d12e      	bne.n	80027ea <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2202      	movs	r2, #2
 8002790:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f022 0201 	bic.w	r2, r2, #1
 80027a2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80027a4:	f7ff fddc 	bl	8002360 <HAL_GetTick>
 80027a8:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80027aa:	e012      	b.n	80027d2 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80027ac:	f7ff fdd8 	bl	8002360 <HAL_GetTick>
 80027b0:	4602      	mov	r2, r0
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	1ad3      	subs	r3, r2, r3
 80027b6:	2b0a      	cmp	r3, #10
 80027b8:	d90b      	bls.n	80027d2 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027be:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2205      	movs	r2, #5
 80027ca:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	e012      	b.n	80027f8 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	f003 0301 	and.w	r3, r3, #1
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d1e5      	bne.n	80027ac <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2200      	movs	r2, #0
 80027e4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80027e6:	2300      	movs	r3, #0
 80027e8:	e006      	b.n	80027f8 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ee:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
  }
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	3710      	adds	r7, #16
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}

08002800 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b084      	sub	sp, #16
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800280e:	b2db      	uxtb	r3, r3
 8002810:	2b02      	cmp	r3, #2
 8002812:	d133      	bne.n	800287c <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f042 0201 	orr.w	r2, r2, #1
 8002822:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002824:	f7ff fd9c 	bl	8002360 <HAL_GetTick>
 8002828:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800282a:	e012      	b.n	8002852 <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800282c:	f7ff fd98 	bl	8002360 <HAL_GetTick>
 8002830:	4602      	mov	r2, r0
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	2b0a      	cmp	r3, #10
 8002838:	d90b      	bls.n	8002852 <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800283e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2205      	movs	r2, #5
 800284a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	e01b      	b.n	800288a <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	f003 0301 	and.w	r3, r3, #1
 800285c:	2b00      	cmp	r3, #0
 800285e:	d0e5      	beq.n	800282c <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	681a      	ldr	r2, [r3, #0]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f022 0202 	bic.w	r2, r2, #2
 800286e:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2201      	movs	r2, #1
 8002874:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 8002878:	2300      	movs	r3, #0
 800287a:	e006      	b.n	800288a <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002880:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002888:	2301      	movs	r3, #1
  }
}
 800288a:	4618      	mov	r0, r3
 800288c:	3710      	adds	r7, #16
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}

08002892 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002892:	b480      	push	{r7}
 8002894:	b089      	sub	sp, #36	; 0x24
 8002896:	af00      	add	r7, sp, #0
 8002898:	60f8      	str	r0, [r7, #12]
 800289a:	60b9      	str	r1, [r7, #8]
 800289c:	607a      	str	r2, [r7, #4]
 800289e:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028a6:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80028b0:	7ffb      	ldrb	r3, [r7, #31]
 80028b2:	2b01      	cmp	r3, #1
 80028b4:	d003      	beq.n	80028be <HAL_CAN_AddTxMessage+0x2c>
 80028b6:	7ffb      	ldrb	r3, [r7, #31]
 80028b8:	2b02      	cmp	r3, #2
 80028ba:	f040 80b8 	bne.w	8002a2e <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80028be:	69bb      	ldr	r3, [r7, #24]
 80028c0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d10a      	bne.n	80028de <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80028c8:	69bb      	ldr	r3, [r7, #24]
 80028ca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d105      	bne.n	80028de <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80028d2:	69bb      	ldr	r3, [r7, #24]
 80028d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80028d8:	2b00      	cmp	r3, #0
 80028da:	f000 80a0 	beq.w	8002a1e <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80028de:	69bb      	ldr	r3, [r7, #24]
 80028e0:	0e1b      	lsrs	r3, r3, #24
 80028e2:	f003 0303 	and.w	r3, r3, #3
 80028e6:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	2b02      	cmp	r3, #2
 80028ec:	d907      	bls.n	80028fe <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028f2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	e09e      	b.n	8002a3c <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80028fe:	2201      	movs	r2, #1
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	409a      	lsls	r2, r3
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	689b      	ldr	r3, [r3, #8]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d10d      	bne.n	800292c <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800291a:	68f9      	ldr	r1, [r7, #12]
 800291c:	6809      	ldr	r1, [r1, #0]
 800291e:	431a      	orrs	r2, r3
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	3318      	adds	r3, #24
 8002924:	011b      	lsls	r3, r3, #4
 8002926:	440b      	add	r3, r1
 8002928:	601a      	str	r2, [r3, #0]
 800292a:	e00f      	b.n	800294c <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002936:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002938:	68bb      	ldr	r3, [r7, #8]
 800293a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800293c:	68f9      	ldr	r1, [r7, #12]
 800293e:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002940:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	3318      	adds	r3, #24
 8002946:	011b      	lsls	r3, r3, #4
 8002948:	440b      	add	r3, r1
 800294a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	6819      	ldr	r1, [r3, #0]
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	691a      	ldr	r2, [r3, #16]
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	3318      	adds	r3, #24
 8002958:	011b      	lsls	r3, r3, #4
 800295a:	440b      	add	r3, r1
 800295c:	3304      	adds	r3, #4
 800295e:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	7d1b      	ldrb	r3, [r3, #20]
 8002964:	2b01      	cmp	r3, #1
 8002966:	d111      	bne.n	800298c <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	3318      	adds	r3, #24
 8002970:	011b      	lsls	r3, r3, #4
 8002972:	4413      	add	r3, r2
 8002974:	3304      	adds	r3, #4
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	68fa      	ldr	r2, [r7, #12]
 800297a:	6811      	ldr	r1, [r2, #0]
 800297c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	3318      	adds	r3, #24
 8002984:	011b      	lsls	r3, r3, #4
 8002986:	440b      	add	r3, r1
 8002988:	3304      	adds	r3, #4
 800298a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	3307      	adds	r3, #7
 8002990:	781b      	ldrb	r3, [r3, #0]
 8002992:	061a      	lsls	r2, r3, #24
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	3306      	adds	r3, #6
 8002998:	781b      	ldrb	r3, [r3, #0]
 800299a:	041b      	lsls	r3, r3, #16
 800299c:	431a      	orrs	r2, r3
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	3305      	adds	r3, #5
 80029a2:	781b      	ldrb	r3, [r3, #0]
 80029a4:	021b      	lsls	r3, r3, #8
 80029a6:	4313      	orrs	r3, r2
 80029a8:	687a      	ldr	r2, [r7, #4]
 80029aa:	3204      	adds	r2, #4
 80029ac:	7812      	ldrb	r2, [r2, #0]
 80029ae:	4610      	mov	r0, r2
 80029b0:	68fa      	ldr	r2, [r7, #12]
 80029b2:	6811      	ldr	r1, [r2, #0]
 80029b4:	ea43 0200 	orr.w	r2, r3, r0
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	011b      	lsls	r3, r3, #4
 80029bc:	440b      	add	r3, r1
 80029be:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80029c2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	3303      	adds	r3, #3
 80029c8:	781b      	ldrb	r3, [r3, #0]
 80029ca:	061a      	lsls	r2, r3, #24
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	3302      	adds	r3, #2
 80029d0:	781b      	ldrb	r3, [r3, #0]
 80029d2:	041b      	lsls	r3, r3, #16
 80029d4:	431a      	orrs	r2, r3
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	3301      	adds	r3, #1
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	021b      	lsls	r3, r3, #8
 80029de:	4313      	orrs	r3, r2
 80029e0:	687a      	ldr	r2, [r7, #4]
 80029e2:	7812      	ldrb	r2, [r2, #0]
 80029e4:	4610      	mov	r0, r2
 80029e6:	68fa      	ldr	r2, [r7, #12]
 80029e8:	6811      	ldr	r1, [r2, #0]
 80029ea:	ea43 0200 	orr.w	r2, r3, r0
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	011b      	lsls	r3, r3, #4
 80029f2:	440b      	add	r3, r1
 80029f4:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80029f8:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	3318      	adds	r3, #24
 8002a02:	011b      	lsls	r3, r3, #4
 8002a04:	4413      	add	r3, r2
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	68fa      	ldr	r2, [r7, #12]
 8002a0a:	6811      	ldr	r1, [r2, #0]
 8002a0c:	f043 0201 	orr.w	r2, r3, #1
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	3318      	adds	r3, #24
 8002a14:	011b      	lsls	r3, r3, #4
 8002a16:	440b      	add	r3, r1
 8002a18:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	e00e      	b.n	8002a3c <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a22:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e006      	b.n	8002a3c <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a32:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
  }
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	3724      	adds	r7, #36	; 0x24
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr

08002a48 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b085      	sub	sp, #20
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8002a50:	2300      	movs	r3, #0
 8002a52:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a5a:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8002a5c:	7afb      	ldrb	r3, [r7, #11]
 8002a5e:	2b01      	cmp	r3, #1
 8002a60:	d002      	beq.n	8002a68 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8002a62:	7afb      	ldrb	r3, [r7, #11]
 8002a64:	2b02      	cmp	r3, #2
 8002a66:	d11d      	bne.n	8002aa4 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d002      	beq.n	8002a7c <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	3301      	adds	r3, #1
 8002a7a:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	689b      	ldr	r3, [r3, #8]
 8002a82:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d002      	beq.n	8002a90 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	3301      	adds	r3, #1
 8002a8e:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d002      	beq.n	8002aa4 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	3301      	adds	r3, #1
 8002aa2:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
}
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	3714      	adds	r7, #20
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab0:	4770      	bx	lr

08002ab2 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002ab2:	b480      	push	{r7}
 8002ab4:	b087      	sub	sp, #28
 8002ab6:	af00      	add	r7, sp, #0
 8002ab8:	60f8      	str	r0, [r7, #12]
 8002aba:	60b9      	str	r1, [r7, #8]
 8002abc:	607a      	str	r2, [r7, #4]
 8002abe:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ac6:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002ac8:	7dfb      	ldrb	r3, [r7, #23]
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d003      	beq.n	8002ad6 <HAL_CAN_GetRxMessage+0x24>
 8002ace:	7dfb      	ldrb	r3, [r7, #23]
 8002ad0:	2b02      	cmp	r3, #2
 8002ad2:	f040 80f3 	bne.w	8002cbc <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d10e      	bne.n	8002afa <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	68db      	ldr	r3, [r3, #12]
 8002ae2:	f003 0303 	and.w	r3, r3, #3
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d116      	bne.n	8002b18 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aee:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	e0e7      	b.n	8002cca <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	691b      	ldr	r3, [r3, #16]
 8002b00:	f003 0303 	and.w	r3, r3, #3
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d107      	bne.n	8002b18 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b0c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002b14:	2301      	movs	r3, #1
 8002b16:	e0d8      	b.n	8002cca <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	331b      	adds	r3, #27
 8002b20:	011b      	lsls	r3, r3, #4
 8002b22:	4413      	add	r3, r2
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f003 0204 	and.w	r2, r3, #4
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d10c      	bne.n	8002b50 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	68bb      	ldr	r3, [r7, #8]
 8002b3c:	331b      	adds	r3, #27
 8002b3e:	011b      	lsls	r3, r3, #4
 8002b40:	4413      	add	r3, r2
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	0d5b      	lsrs	r3, r3, #21
 8002b46:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	601a      	str	r2, [r3, #0]
 8002b4e:	e00b      	b.n	8002b68 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	331b      	adds	r3, #27
 8002b58:	011b      	lsls	r3, r3, #4
 8002b5a:	4413      	add	r3, r2
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	08db      	lsrs	r3, r3, #3
 8002b60:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	331b      	adds	r3, #27
 8002b70:	011b      	lsls	r3, r3, #4
 8002b72:	4413      	add	r3, r2
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 0202 	and.w	r2, r3, #2
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	331b      	adds	r3, #27
 8002b86:	011b      	lsls	r3, r3, #4
 8002b88:	4413      	add	r3, r2
 8002b8a:	3304      	adds	r3, #4
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 020f 	and.w	r2, r3, #15
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	331b      	adds	r3, #27
 8002b9e:	011b      	lsls	r3, r3, #4
 8002ba0:	4413      	add	r3, r2
 8002ba2:	3304      	adds	r3, #4
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	0a1b      	lsrs	r3, r3, #8
 8002ba8:	b2da      	uxtb	r2, r3
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681a      	ldr	r2, [r3, #0]
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	331b      	adds	r3, #27
 8002bb6:	011b      	lsls	r3, r3, #4
 8002bb8:	4413      	add	r3, r2
 8002bba:	3304      	adds	r3, #4
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	0c1b      	lsrs	r3, r3, #16
 8002bc0:	b29a      	uxth	r2, r3
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	011b      	lsls	r3, r3, #4
 8002bce:	4413      	add	r3, r2
 8002bd0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	b2da      	uxtb	r2, r3
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	011b      	lsls	r3, r3, #4
 8002be4:	4413      	add	r3, r2
 8002be6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	0a1a      	lsrs	r2, r3, #8
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	3301      	adds	r3, #1
 8002bf2:	b2d2      	uxtb	r2, r2
 8002bf4:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	011b      	lsls	r3, r3, #4
 8002bfe:	4413      	add	r3, r2
 8002c00:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	0c1a      	lsrs	r2, r3, #16
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	3302      	adds	r3, #2
 8002c0c:	b2d2      	uxtb	r2, r2
 8002c0e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	011b      	lsls	r3, r3, #4
 8002c18:	4413      	add	r3, r2
 8002c1a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	0e1a      	lsrs	r2, r3, #24
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	3303      	adds	r3, #3
 8002c26:	b2d2      	uxtb	r2, r2
 8002c28:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	68bb      	ldr	r3, [r7, #8]
 8002c30:	011b      	lsls	r3, r3, #4
 8002c32:	4413      	add	r3, r2
 8002c34:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	3304      	adds	r3, #4
 8002c3e:	b2d2      	uxtb	r2, r2
 8002c40:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	68bb      	ldr	r3, [r7, #8]
 8002c48:	011b      	lsls	r3, r3, #4
 8002c4a:	4413      	add	r3, r2
 8002c4c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	0a1a      	lsrs	r2, r3, #8
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	3305      	adds	r3, #5
 8002c58:	b2d2      	uxtb	r2, r2
 8002c5a:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681a      	ldr	r2, [r3, #0]
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	011b      	lsls	r3, r3, #4
 8002c64:	4413      	add	r3, r2
 8002c66:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	0c1a      	lsrs	r2, r3, #16
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	3306      	adds	r3, #6
 8002c72:	b2d2      	uxtb	r2, r2
 8002c74:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681a      	ldr	r2, [r3, #0]
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	011b      	lsls	r3, r3, #4
 8002c7e:	4413      	add	r3, r2
 8002c80:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	0e1a      	lsrs	r2, r3, #24
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	3307      	adds	r3, #7
 8002c8c:	b2d2      	uxtb	r2, r2
 8002c8e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002c90:	68bb      	ldr	r3, [r7, #8]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d108      	bne.n	8002ca8 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	68da      	ldr	r2, [r3, #12]
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f042 0220 	orr.w	r2, r2, #32
 8002ca4:	60da      	str	r2, [r3, #12]
 8002ca6:	e007      	b.n	8002cb8 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	691a      	ldr	r2, [r3, #16]
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f042 0220 	orr.w	r2, r2, #32
 8002cb6:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	e006      	b.n	8002cca <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cc0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002cc8:	2301      	movs	r3, #1
  }
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	371c      	adds	r7, #28
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd4:	4770      	bx	lr

08002cd6 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002cd6:	b480      	push	{r7}
 8002cd8:	b085      	sub	sp, #20
 8002cda:	af00      	add	r7, sp, #0
 8002cdc:	6078      	str	r0, [r7, #4]
 8002cde:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ce6:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002ce8:	7bfb      	ldrb	r3, [r7, #15]
 8002cea:	2b01      	cmp	r3, #1
 8002cec:	d002      	beq.n	8002cf4 <HAL_CAN_ActivateNotification+0x1e>
 8002cee:	7bfb      	ldrb	r3, [r7, #15]
 8002cf0:	2b02      	cmp	r3, #2
 8002cf2:	d109      	bne.n	8002d08 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	6959      	ldr	r1, [r3, #20]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	683a      	ldr	r2, [r7, #0]
 8002d00:	430a      	orrs	r2, r1
 8002d02:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002d04:	2300      	movs	r3, #0
 8002d06:	e006      	b.n	8002d16 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d0c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
  }
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	3714      	adds	r7, #20
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d20:	4770      	bx	lr

08002d22 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002d22:	b580      	push	{r7, lr}
 8002d24:	b08a      	sub	sp, #40	; 0x28
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	695b      	ldr	r3, [r3, #20]
 8002d34:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	691b      	ldr	r3, [r3, #16]
 8002d54:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	699b      	ldr	r3, [r3, #24]
 8002d5c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002d5e:	6a3b      	ldr	r3, [r7, #32]
 8002d60:	f003 0301 	and.w	r3, r3, #1
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d07c      	beq.n	8002e62 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002d68:	69bb      	ldr	r3, [r7, #24]
 8002d6a:	f003 0301 	and.w	r3, r3, #1
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d023      	beq.n	8002dba <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	2201      	movs	r2, #1
 8002d78:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002d7a:	69bb      	ldr	r3, [r7, #24]
 8002d7c:	f003 0302 	and.w	r3, r3, #2
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d003      	beq.n	8002d8c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002d84:	6878      	ldr	r0, [r7, #4]
 8002d86:	f7fe ffe1 	bl	8001d4c <HAL_CAN_TxMailbox0CompleteCallback>
 8002d8a:	e016      	b.n	8002dba <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002d8c:	69bb      	ldr	r3, [r7, #24]
 8002d8e:	f003 0304 	and.w	r3, r3, #4
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d004      	beq.n	8002da0 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d98:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002d9c:	627b      	str	r3, [r7, #36]	; 0x24
 8002d9e:	e00c      	b.n	8002dba <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002da0:	69bb      	ldr	r3, [r7, #24]
 8002da2:	f003 0308 	and.w	r3, r3, #8
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d004      	beq.n	8002db4 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dac:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002db0:	627b      	str	r3, [r7, #36]	; 0x24
 8002db2:	e002      	b.n	8002dba <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002db4:	6878      	ldr	r0, [r7, #4]
 8002db6:	f000 f97f 	bl	80030b8 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002dba:	69bb      	ldr	r3, [r7, #24]
 8002dbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d024      	beq.n	8002e0e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002dcc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002dce:	69bb      	ldr	r3, [r7, #24]
 8002dd0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d003      	beq.n	8002de0 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002dd8:	6878      	ldr	r0, [r7, #4]
 8002dda:	f000 f959 	bl	8003090 <HAL_CAN_TxMailbox1CompleteCallback>
 8002dde:	e016      	b.n	8002e0e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002de0:	69bb      	ldr	r3, [r7, #24]
 8002de2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d004      	beq.n	8002df4 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002df0:	627b      	str	r3, [r7, #36]	; 0x24
 8002df2:	e00c      	b.n	8002e0e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002df4:	69bb      	ldr	r3, [r7, #24]
 8002df6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d004      	beq.n	8002e08 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e04:	627b      	str	r3, [r7, #36]	; 0x24
 8002e06:	e002      	b.n	8002e0e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002e08:	6878      	ldr	r0, [r7, #4]
 8002e0a:	f000 f95f 	bl	80030cc <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002e0e:	69bb      	ldr	r3, [r7, #24]
 8002e10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d024      	beq.n	8002e62 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002e20:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002e22:	69bb      	ldr	r3, [r7, #24]
 8002e24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d003      	beq.n	8002e34 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002e2c:	6878      	ldr	r0, [r7, #4]
 8002e2e:	f000 f939 	bl	80030a4 <HAL_CAN_TxMailbox2CompleteCallback>
 8002e32:	e016      	b.n	8002e62 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002e34:	69bb      	ldr	r3, [r7, #24]
 8002e36:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d004      	beq.n	8002e48 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e40:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002e44:	627b      	str	r3, [r7, #36]	; 0x24
 8002e46:	e00c      	b.n	8002e62 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002e48:	69bb      	ldr	r3, [r7, #24]
 8002e4a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d004      	beq.n	8002e5c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e58:	627b      	str	r3, [r7, #36]	; 0x24
 8002e5a:	e002      	b.n	8002e62 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002e5c:	6878      	ldr	r0, [r7, #4]
 8002e5e:	f000 f93f 	bl	80030e0 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002e62:	6a3b      	ldr	r3, [r7, #32]
 8002e64:	f003 0308 	and.w	r3, r3, #8
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d00c      	beq.n	8002e86 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	f003 0310 	and.w	r3, r3, #16
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d007      	beq.n	8002e86 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e78:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e7c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	2210      	movs	r2, #16
 8002e84:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002e86:	6a3b      	ldr	r3, [r7, #32]
 8002e88:	f003 0304 	and.w	r3, r3, #4
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d00b      	beq.n	8002ea8 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	f003 0308 	and.w	r3, r3, #8
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d006      	beq.n	8002ea8 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	2208      	movs	r2, #8
 8002ea0:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	f000 f926 	bl	80030f4 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002ea8:	6a3b      	ldr	r3, [r7, #32]
 8002eaa:	f003 0302 	and.w	r3, r3, #2
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d009      	beq.n	8002ec6 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	68db      	ldr	r3, [r3, #12]
 8002eb8:	f003 0303 	and.w	r3, r3, #3
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d002      	beq.n	8002ec6 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002ec0:	6878      	ldr	r0, [r7, #4]
 8002ec2:	f7fe ff55 	bl	8001d70 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002ec6:	6a3b      	ldr	r3, [r7, #32]
 8002ec8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d00c      	beq.n	8002eea <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	f003 0310 	and.w	r3, r3, #16
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d007      	beq.n	8002eea <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002edc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002ee0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	2210      	movs	r2, #16
 8002ee8:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002eea:	6a3b      	ldr	r3, [r7, #32]
 8002eec:	f003 0320 	and.w	r3, r3, #32
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d00b      	beq.n	8002f0c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	f003 0308 	and.w	r3, r3, #8
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d006      	beq.n	8002f0c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	2208      	movs	r2, #8
 8002f04:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002f06:	6878      	ldr	r0, [r7, #4]
 8002f08:	f000 f908 	bl	800311c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002f0c:	6a3b      	ldr	r3, [r7, #32]
 8002f0e:	f003 0310 	and.w	r3, r3, #16
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d009      	beq.n	8002f2a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	691b      	ldr	r3, [r3, #16]
 8002f1c:	f003 0303 	and.w	r3, r3, #3
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d002      	beq.n	8002f2a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002f24:	6878      	ldr	r0, [r7, #4]
 8002f26:	f000 f8ef 	bl	8003108 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002f2a:	6a3b      	ldr	r3, [r7, #32]
 8002f2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d00b      	beq.n	8002f4c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002f34:	69fb      	ldr	r3, [r7, #28]
 8002f36:	f003 0310 	and.w	r3, r3, #16
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d006      	beq.n	8002f4c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	2210      	movs	r2, #16
 8002f44:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002f46:	6878      	ldr	r0, [r7, #4]
 8002f48:	f000 f8f2 	bl	8003130 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002f4c:	6a3b      	ldr	r3, [r7, #32]
 8002f4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d00b      	beq.n	8002f6e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002f56:	69fb      	ldr	r3, [r7, #28]
 8002f58:	f003 0308 	and.w	r3, r3, #8
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d006      	beq.n	8002f6e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	2208      	movs	r2, #8
 8002f66:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002f68:	6878      	ldr	r0, [r7, #4]
 8002f6a:	f000 f8eb 	bl	8003144 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002f6e:	6a3b      	ldr	r3, [r7, #32]
 8002f70:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d07b      	beq.n	8003070 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002f78:	69fb      	ldr	r3, [r7, #28]
 8002f7a:	f003 0304 	and.w	r3, r3, #4
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d072      	beq.n	8003068 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002f82:	6a3b      	ldr	r3, [r7, #32]
 8002f84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d008      	beq.n	8002f9e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d003      	beq.n	8002f9e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f98:	f043 0301 	orr.w	r3, r3, #1
 8002f9c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002f9e:	6a3b      	ldr	r3, [r7, #32]
 8002fa0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d008      	beq.n	8002fba <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d003      	beq.n	8002fba <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fb4:	f043 0302 	orr.w	r3, r3, #2
 8002fb8:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002fba:	6a3b      	ldr	r3, [r7, #32]
 8002fbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d008      	beq.n	8002fd6 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d003      	beq.n	8002fd6 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fd0:	f043 0304 	orr.w	r3, r3, #4
 8002fd4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002fd6:	6a3b      	ldr	r3, [r7, #32]
 8002fd8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d043      	beq.n	8003068 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d03e      	beq.n	8003068 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002ff0:	2b60      	cmp	r3, #96	; 0x60
 8002ff2:	d02b      	beq.n	800304c <HAL_CAN_IRQHandler+0x32a>
 8002ff4:	2b60      	cmp	r3, #96	; 0x60
 8002ff6:	d82e      	bhi.n	8003056 <HAL_CAN_IRQHandler+0x334>
 8002ff8:	2b50      	cmp	r3, #80	; 0x50
 8002ffa:	d022      	beq.n	8003042 <HAL_CAN_IRQHandler+0x320>
 8002ffc:	2b50      	cmp	r3, #80	; 0x50
 8002ffe:	d82a      	bhi.n	8003056 <HAL_CAN_IRQHandler+0x334>
 8003000:	2b40      	cmp	r3, #64	; 0x40
 8003002:	d019      	beq.n	8003038 <HAL_CAN_IRQHandler+0x316>
 8003004:	2b40      	cmp	r3, #64	; 0x40
 8003006:	d826      	bhi.n	8003056 <HAL_CAN_IRQHandler+0x334>
 8003008:	2b30      	cmp	r3, #48	; 0x30
 800300a:	d010      	beq.n	800302e <HAL_CAN_IRQHandler+0x30c>
 800300c:	2b30      	cmp	r3, #48	; 0x30
 800300e:	d822      	bhi.n	8003056 <HAL_CAN_IRQHandler+0x334>
 8003010:	2b10      	cmp	r3, #16
 8003012:	d002      	beq.n	800301a <HAL_CAN_IRQHandler+0x2f8>
 8003014:	2b20      	cmp	r3, #32
 8003016:	d005      	beq.n	8003024 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003018:	e01d      	b.n	8003056 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800301a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800301c:	f043 0308 	orr.w	r3, r3, #8
 8003020:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003022:	e019      	b.n	8003058 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003026:	f043 0310 	orr.w	r3, r3, #16
 800302a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800302c:	e014      	b.n	8003058 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800302e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003030:	f043 0320 	orr.w	r3, r3, #32
 8003034:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003036:	e00f      	b.n	8003058 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800303a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800303e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003040:	e00a      	b.n	8003058 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003044:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003048:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800304a:	e005      	b.n	8003058 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800304c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800304e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003052:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003054:	e000      	b.n	8003058 <HAL_CAN_IRQHandler+0x336>
            break;
 8003056:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	699a      	ldr	r2, [r3, #24]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003066:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	2204      	movs	r2, #4
 800306e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003072:	2b00      	cmp	r3, #0
 8003074:	d008      	beq.n	8003088 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800307a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800307c:	431a      	orrs	r2, r3
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	f000 f868 	bl	8003158 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003088:	bf00      	nop
 800308a:	3728      	adds	r7, #40	; 0x28
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}

08003090 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003090:	b480      	push	{r7}
 8003092:	b083      	sub	sp, #12
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003098:	bf00      	nop
 800309a:	370c      	adds	r7, #12
 800309c:	46bd      	mov	sp, r7
 800309e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a2:	4770      	bx	lr

080030a4 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b083      	sub	sp, #12
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80030ac:	bf00      	nop
 80030ae:	370c      	adds	r7, #12
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr

080030b8 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b083      	sub	sp, #12
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80030c0:	bf00      	nop
 80030c2:	370c      	adds	r7, #12
 80030c4:	46bd      	mov	sp, r7
 80030c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ca:	4770      	bx	lr

080030cc <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b083      	sub	sp, #12
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80030d4:	bf00      	nop
 80030d6:	370c      	adds	r7, #12
 80030d8:	46bd      	mov	sp, r7
 80030da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030de:	4770      	bx	lr

080030e0 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b083      	sub	sp, #12
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80030e8:	bf00      	nop
 80030ea:	370c      	adds	r7, #12
 80030ec:	46bd      	mov	sp, r7
 80030ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f2:	4770      	bx	lr

080030f4 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80030f4:	b480      	push	{r7}
 80030f6:	b083      	sub	sp, #12
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80030fc:	bf00      	nop
 80030fe:	370c      	adds	r7, #12
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr

08003108 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003108:	b480      	push	{r7}
 800310a:	b083      	sub	sp, #12
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003110:	bf00      	nop
 8003112:	370c      	adds	r7, #12
 8003114:	46bd      	mov	sp, r7
 8003116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311a:	4770      	bx	lr

0800311c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800311c:	b480      	push	{r7}
 800311e:	b083      	sub	sp, #12
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003124:	bf00      	nop
 8003126:	370c      	adds	r7, #12
 8003128:	46bd      	mov	sp, r7
 800312a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312e:	4770      	bx	lr

08003130 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003130:	b480      	push	{r7}
 8003132:	b083      	sub	sp, #12
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003138:	bf00      	nop
 800313a:	370c      	adds	r7, #12
 800313c:	46bd      	mov	sp, r7
 800313e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003142:	4770      	bx	lr

08003144 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003144:	b480      	push	{r7}
 8003146:	b083      	sub	sp, #12
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800314c:	bf00      	nop
 800314e:	370c      	adds	r7, #12
 8003150:	46bd      	mov	sp, r7
 8003152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003156:	4770      	bx	lr

08003158 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003158:	b480      	push	{r7}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003160:	bf00      	nop
 8003162:	370c      	adds	r7, #12
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr

0800316c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800316c:	b480      	push	{r7}
 800316e:	b085      	sub	sp, #20
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	f003 0307 	and.w	r3, r3, #7
 800317a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800317c:	4b0c      	ldr	r3, [pc, #48]	; (80031b0 <__NVIC_SetPriorityGrouping+0x44>)
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003182:	68ba      	ldr	r2, [r7, #8]
 8003184:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003188:	4013      	ands	r3, r2
 800318a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003194:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003198:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800319c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800319e:	4a04      	ldr	r2, [pc, #16]	; (80031b0 <__NVIC_SetPriorityGrouping+0x44>)
 80031a0:	68bb      	ldr	r3, [r7, #8]
 80031a2:	60d3      	str	r3, [r2, #12]
}
 80031a4:	bf00      	nop
 80031a6:	3714      	adds	r7, #20
 80031a8:	46bd      	mov	sp, r7
 80031aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ae:	4770      	bx	lr
 80031b0:	e000ed00 	.word	0xe000ed00

080031b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031b4:	b480      	push	{r7}
 80031b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031b8:	4b04      	ldr	r3, [pc, #16]	; (80031cc <__NVIC_GetPriorityGrouping+0x18>)
 80031ba:	68db      	ldr	r3, [r3, #12]
 80031bc:	0a1b      	lsrs	r3, r3, #8
 80031be:	f003 0307 	and.w	r3, r3, #7
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	46bd      	mov	sp, r7
 80031c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ca:	4770      	bx	lr
 80031cc:	e000ed00 	.word	0xe000ed00

080031d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b083      	sub	sp, #12
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	4603      	mov	r3, r0
 80031d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	db0b      	blt.n	80031fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031e2:	79fb      	ldrb	r3, [r7, #7]
 80031e4:	f003 021f 	and.w	r2, r3, #31
 80031e8:	4907      	ldr	r1, [pc, #28]	; (8003208 <__NVIC_EnableIRQ+0x38>)
 80031ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031ee:	095b      	lsrs	r3, r3, #5
 80031f0:	2001      	movs	r0, #1
 80031f2:	fa00 f202 	lsl.w	r2, r0, r2
 80031f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80031fa:	bf00      	nop
 80031fc:	370c      	adds	r7, #12
 80031fe:	46bd      	mov	sp, r7
 8003200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003204:	4770      	bx	lr
 8003206:	bf00      	nop
 8003208:	e000e100 	.word	0xe000e100

0800320c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800320c:	b480      	push	{r7}
 800320e:	b083      	sub	sp, #12
 8003210:	af00      	add	r7, sp, #0
 8003212:	4603      	mov	r3, r0
 8003214:	6039      	str	r1, [r7, #0]
 8003216:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003218:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800321c:	2b00      	cmp	r3, #0
 800321e:	db0a      	blt.n	8003236 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	b2da      	uxtb	r2, r3
 8003224:	490c      	ldr	r1, [pc, #48]	; (8003258 <__NVIC_SetPriority+0x4c>)
 8003226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800322a:	0112      	lsls	r2, r2, #4
 800322c:	b2d2      	uxtb	r2, r2
 800322e:	440b      	add	r3, r1
 8003230:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003234:	e00a      	b.n	800324c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	b2da      	uxtb	r2, r3
 800323a:	4908      	ldr	r1, [pc, #32]	; (800325c <__NVIC_SetPriority+0x50>)
 800323c:	79fb      	ldrb	r3, [r7, #7]
 800323e:	f003 030f 	and.w	r3, r3, #15
 8003242:	3b04      	subs	r3, #4
 8003244:	0112      	lsls	r2, r2, #4
 8003246:	b2d2      	uxtb	r2, r2
 8003248:	440b      	add	r3, r1
 800324a:	761a      	strb	r2, [r3, #24]
}
 800324c:	bf00      	nop
 800324e:	370c      	adds	r7, #12
 8003250:	46bd      	mov	sp, r7
 8003252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003256:	4770      	bx	lr
 8003258:	e000e100 	.word	0xe000e100
 800325c:	e000ed00 	.word	0xe000ed00

08003260 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003260:	b480      	push	{r7}
 8003262:	b089      	sub	sp, #36	; 0x24
 8003264:	af00      	add	r7, sp, #0
 8003266:	60f8      	str	r0, [r7, #12]
 8003268:	60b9      	str	r1, [r7, #8]
 800326a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	f003 0307 	and.w	r3, r3, #7
 8003272:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003274:	69fb      	ldr	r3, [r7, #28]
 8003276:	f1c3 0307 	rsb	r3, r3, #7
 800327a:	2b04      	cmp	r3, #4
 800327c:	bf28      	it	cs
 800327e:	2304      	movcs	r3, #4
 8003280:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003282:	69fb      	ldr	r3, [r7, #28]
 8003284:	3304      	adds	r3, #4
 8003286:	2b06      	cmp	r3, #6
 8003288:	d902      	bls.n	8003290 <NVIC_EncodePriority+0x30>
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	3b03      	subs	r3, #3
 800328e:	e000      	b.n	8003292 <NVIC_EncodePriority+0x32>
 8003290:	2300      	movs	r3, #0
 8003292:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003294:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003298:	69bb      	ldr	r3, [r7, #24]
 800329a:	fa02 f303 	lsl.w	r3, r2, r3
 800329e:	43da      	mvns	r2, r3
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	401a      	ands	r2, r3
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032a8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	fa01 f303 	lsl.w	r3, r1, r3
 80032b2:	43d9      	mvns	r1, r3
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032b8:	4313      	orrs	r3, r2
         );
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	3724      	adds	r7, #36	; 0x24
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr
	...

080032c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b082      	sub	sp, #8
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	3b01      	subs	r3, #1
 80032d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80032d8:	d301      	bcc.n	80032de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80032da:	2301      	movs	r3, #1
 80032dc:	e00f      	b.n	80032fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032de:	4a0a      	ldr	r2, [pc, #40]	; (8003308 <SysTick_Config+0x40>)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	3b01      	subs	r3, #1
 80032e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032e6:	210f      	movs	r1, #15
 80032e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80032ec:	f7ff ff8e 	bl	800320c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032f0:	4b05      	ldr	r3, [pc, #20]	; (8003308 <SysTick_Config+0x40>)
 80032f2:	2200      	movs	r2, #0
 80032f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032f6:	4b04      	ldr	r3, [pc, #16]	; (8003308 <SysTick_Config+0x40>)
 80032f8:	2207      	movs	r2, #7
 80032fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80032fc:	2300      	movs	r3, #0
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3708      	adds	r7, #8
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
 8003306:	bf00      	nop
 8003308:	e000e010 	.word	0xe000e010

0800330c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b082      	sub	sp, #8
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003314:	6878      	ldr	r0, [r7, #4]
 8003316:	f7ff ff29 	bl	800316c <__NVIC_SetPriorityGrouping>
}
 800331a:	bf00      	nop
 800331c:	3708      	adds	r7, #8
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}

08003322 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003322:	b580      	push	{r7, lr}
 8003324:	b086      	sub	sp, #24
 8003326:	af00      	add	r7, sp, #0
 8003328:	4603      	mov	r3, r0
 800332a:	60b9      	str	r1, [r7, #8]
 800332c:	607a      	str	r2, [r7, #4]
 800332e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003330:	2300      	movs	r3, #0
 8003332:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003334:	f7ff ff3e 	bl	80031b4 <__NVIC_GetPriorityGrouping>
 8003338:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800333a:	687a      	ldr	r2, [r7, #4]
 800333c:	68b9      	ldr	r1, [r7, #8]
 800333e:	6978      	ldr	r0, [r7, #20]
 8003340:	f7ff ff8e 	bl	8003260 <NVIC_EncodePriority>
 8003344:	4602      	mov	r2, r0
 8003346:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800334a:	4611      	mov	r1, r2
 800334c:	4618      	mov	r0, r3
 800334e:	f7ff ff5d 	bl	800320c <__NVIC_SetPriority>
}
 8003352:	bf00      	nop
 8003354:	3718      	adds	r7, #24
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}

0800335a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800335a:	b580      	push	{r7, lr}
 800335c:	b082      	sub	sp, #8
 800335e:	af00      	add	r7, sp, #0
 8003360:	4603      	mov	r3, r0
 8003362:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003364:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003368:	4618      	mov	r0, r3
 800336a:	f7ff ff31 	bl	80031d0 <__NVIC_EnableIRQ>
}
 800336e:	bf00      	nop
 8003370:	3708      	adds	r7, #8
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}

08003376 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003376:	b580      	push	{r7, lr}
 8003378:	b082      	sub	sp, #8
 800337a:	af00      	add	r7, sp, #0
 800337c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800337e:	6878      	ldr	r0, [r7, #4]
 8003380:	f7ff ffa2 	bl	80032c8 <SysTick_Config>
 8003384:	4603      	mov	r3, r0
}
 8003386:	4618      	mov	r0, r3
 8003388:	3708      	adds	r7, #8
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}

0800338e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800338e:	b580      	push	{r7, lr}
 8003390:	b084      	sub	sp, #16
 8003392:	af00      	add	r7, sp, #0
 8003394:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800339a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800339c:	f7fe ffe0 	bl	8002360 <HAL_GetTick>
 80033a0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	2b02      	cmp	r3, #2
 80033ac:	d008      	beq.n	80033c0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2280      	movs	r2, #128	; 0x80
 80033b2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2200      	movs	r2, #0
 80033b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80033bc:	2301      	movs	r3, #1
 80033be:	e052      	b.n	8003466 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	681a      	ldr	r2, [r3, #0]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f022 0216 	bic.w	r2, r2, #22
 80033ce:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	695a      	ldr	r2, [r3, #20]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80033de:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d103      	bne.n	80033f0 <HAL_DMA_Abort+0x62>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d007      	beq.n	8003400 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	681a      	ldr	r2, [r3, #0]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f022 0208 	bic.w	r2, r2, #8
 80033fe:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681a      	ldr	r2, [r3, #0]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f022 0201 	bic.w	r2, r2, #1
 800340e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003410:	e013      	b.n	800343a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003412:	f7fe ffa5 	bl	8002360 <HAL_GetTick>
 8003416:	4602      	mov	r2, r0
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	1ad3      	subs	r3, r2, r3
 800341c:	2b05      	cmp	r3, #5
 800341e:	d90c      	bls.n	800343a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2220      	movs	r2, #32
 8003424:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2203      	movs	r2, #3
 800342a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2200      	movs	r2, #0
 8003432:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003436:	2303      	movs	r3, #3
 8003438:	e015      	b.n	8003466 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f003 0301 	and.w	r3, r3, #1
 8003444:	2b00      	cmp	r3, #0
 8003446:	d1e4      	bne.n	8003412 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800344c:	223f      	movs	r2, #63	; 0x3f
 800344e:	409a      	lsls	r2, r3
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2201      	movs	r2, #1
 8003458:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2200      	movs	r2, #0
 8003460:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003464:	2300      	movs	r3, #0
}
 8003466:	4618      	mov	r0, r3
 8003468:	3710      	adds	r7, #16
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}

0800346e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800346e:	b480      	push	{r7}
 8003470:	b083      	sub	sp, #12
 8003472:	af00      	add	r7, sp, #0
 8003474:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800347c:	b2db      	uxtb	r3, r3
 800347e:	2b02      	cmp	r3, #2
 8003480:	d004      	beq.n	800348c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2280      	movs	r2, #128	; 0x80
 8003486:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	e00c      	b.n	80034a6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2205      	movs	r2, #5
 8003490:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f022 0201 	bic.w	r2, r2, #1
 80034a2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80034a4:	2300      	movs	r3, #0
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	370c      	adds	r7, #12
 80034aa:	46bd      	mov	sp, r7
 80034ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b0:	4770      	bx	lr
	...

080034b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b089      	sub	sp, #36	; 0x24
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
 80034bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80034be:	2300      	movs	r3, #0
 80034c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80034c2:	2300      	movs	r3, #0
 80034c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80034c6:	2300      	movs	r3, #0
 80034c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034ca:	2300      	movs	r3, #0
 80034cc:	61fb      	str	r3, [r7, #28]
 80034ce:	e165      	b.n	800379c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80034d0:	2201      	movs	r2, #1
 80034d2:	69fb      	ldr	r3, [r7, #28]
 80034d4:	fa02 f303 	lsl.w	r3, r2, r3
 80034d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	697a      	ldr	r2, [r7, #20]
 80034e0:	4013      	ands	r3, r2
 80034e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80034e4:	693a      	ldr	r2, [r7, #16]
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	429a      	cmp	r2, r3
 80034ea:	f040 8154 	bne.w	8003796 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	f003 0303 	and.w	r3, r3, #3
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d005      	beq.n	8003506 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003502:	2b02      	cmp	r3, #2
 8003504:	d130      	bne.n	8003568 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800350c:	69fb      	ldr	r3, [r7, #28]
 800350e:	005b      	lsls	r3, r3, #1
 8003510:	2203      	movs	r2, #3
 8003512:	fa02 f303 	lsl.w	r3, r2, r3
 8003516:	43db      	mvns	r3, r3
 8003518:	69ba      	ldr	r2, [r7, #24]
 800351a:	4013      	ands	r3, r2
 800351c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	68da      	ldr	r2, [r3, #12]
 8003522:	69fb      	ldr	r3, [r7, #28]
 8003524:	005b      	lsls	r3, r3, #1
 8003526:	fa02 f303 	lsl.w	r3, r2, r3
 800352a:	69ba      	ldr	r2, [r7, #24]
 800352c:	4313      	orrs	r3, r2
 800352e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	69ba      	ldr	r2, [r7, #24]
 8003534:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800353c:	2201      	movs	r2, #1
 800353e:	69fb      	ldr	r3, [r7, #28]
 8003540:	fa02 f303 	lsl.w	r3, r2, r3
 8003544:	43db      	mvns	r3, r3
 8003546:	69ba      	ldr	r2, [r7, #24]
 8003548:	4013      	ands	r3, r2
 800354a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	091b      	lsrs	r3, r3, #4
 8003552:	f003 0201 	and.w	r2, r3, #1
 8003556:	69fb      	ldr	r3, [r7, #28]
 8003558:	fa02 f303 	lsl.w	r3, r2, r3
 800355c:	69ba      	ldr	r2, [r7, #24]
 800355e:	4313      	orrs	r3, r2
 8003560:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	69ba      	ldr	r2, [r7, #24]
 8003566:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	f003 0303 	and.w	r3, r3, #3
 8003570:	2b03      	cmp	r3, #3
 8003572:	d017      	beq.n	80035a4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	68db      	ldr	r3, [r3, #12]
 8003578:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800357a:	69fb      	ldr	r3, [r7, #28]
 800357c:	005b      	lsls	r3, r3, #1
 800357e:	2203      	movs	r2, #3
 8003580:	fa02 f303 	lsl.w	r3, r2, r3
 8003584:	43db      	mvns	r3, r3
 8003586:	69ba      	ldr	r2, [r7, #24]
 8003588:	4013      	ands	r3, r2
 800358a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	689a      	ldr	r2, [r3, #8]
 8003590:	69fb      	ldr	r3, [r7, #28]
 8003592:	005b      	lsls	r3, r3, #1
 8003594:	fa02 f303 	lsl.w	r3, r2, r3
 8003598:	69ba      	ldr	r2, [r7, #24]
 800359a:	4313      	orrs	r3, r2
 800359c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	69ba      	ldr	r2, [r7, #24]
 80035a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	f003 0303 	and.w	r3, r3, #3
 80035ac:	2b02      	cmp	r3, #2
 80035ae:	d123      	bne.n	80035f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80035b0:	69fb      	ldr	r3, [r7, #28]
 80035b2:	08da      	lsrs	r2, r3, #3
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	3208      	adds	r2, #8
 80035b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80035be:	69fb      	ldr	r3, [r7, #28]
 80035c0:	f003 0307 	and.w	r3, r3, #7
 80035c4:	009b      	lsls	r3, r3, #2
 80035c6:	220f      	movs	r2, #15
 80035c8:	fa02 f303 	lsl.w	r3, r2, r3
 80035cc:	43db      	mvns	r3, r3
 80035ce:	69ba      	ldr	r2, [r7, #24]
 80035d0:	4013      	ands	r3, r2
 80035d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	691a      	ldr	r2, [r3, #16]
 80035d8:	69fb      	ldr	r3, [r7, #28]
 80035da:	f003 0307 	and.w	r3, r3, #7
 80035de:	009b      	lsls	r3, r3, #2
 80035e0:	fa02 f303 	lsl.w	r3, r2, r3
 80035e4:	69ba      	ldr	r2, [r7, #24]
 80035e6:	4313      	orrs	r3, r2
 80035e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80035ea:	69fb      	ldr	r3, [r7, #28]
 80035ec:	08da      	lsrs	r2, r3, #3
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	3208      	adds	r2, #8
 80035f2:	69b9      	ldr	r1, [r7, #24]
 80035f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	005b      	lsls	r3, r3, #1
 8003602:	2203      	movs	r2, #3
 8003604:	fa02 f303 	lsl.w	r3, r2, r3
 8003608:	43db      	mvns	r3, r3
 800360a:	69ba      	ldr	r2, [r7, #24]
 800360c:	4013      	ands	r3, r2
 800360e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	f003 0203 	and.w	r2, r3, #3
 8003618:	69fb      	ldr	r3, [r7, #28]
 800361a:	005b      	lsls	r3, r3, #1
 800361c:	fa02 f303 	lsl.w	r3, r2, r3
 8003620:	69ba      	ldr	r2, [r7, #24]
 8003622:	4313      	orrs	r3, r2
 8003624:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	69ba      	ldr	r2, [r7, #24]
 800362a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003634:	2b00      	cmp	r3, #0
 8003636:	f000 80ae 	beq.w	8003796 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800363a:	2300      	movs	r3, #0
 800363c:	60fb      	str	r3, [r7, #12]
 800363e:	4b5d      	ldr	r3, [pc, #372]	; (80037b4 <HAL_GPIO_Init+0x300>)
 8003640:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003642:	4a5c      	ldr	r2, [pc, #368]	; (80037b4 <HAL_GPIO_Init+0x300>)
 8003644:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003648:	6453      	str	r3, [r2, #68]	; 0x44
 800364a:	4b5a      	ldr	r3, [pc, #360]	; (80037b4 <HAL_GPIO_Init+0x300>)
 800364c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800364e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003652:	60fb      	str	r3, [r7, #12]
 8003654:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003656:	4a58      	ldr	r2, [pc, #352]	; (80037b8 <HAL_GPIO_Init+0x304>)
 8003658:	69fb      	ldr	r3, [r7, #28]
 800365a:	089b      	lsrs	r3, r3, #2
 800365c:	3302      	adds	r3, #2
 800365e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003662:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003664:	69fb      	ldr	r3, [r7, #28]
 8003666:	f003 0303 	and.w	r3, r3, #3
 800366a:	009b      	lsls	r3, r3, #2
 800366c:	220f      	movs	r2, #15
 800366e:	fa02 f303 	lsl.w	r3, r2, r3
 8003672:	43db      	mvns	r3, r3
 8003674:	69ba      	ldr	r2, [r7, #24]
 8003676:	4013      	ands	r3, r2
 8003678:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	4a4f      	ldr	r2, [pc, #316]	; (80037bc <HAL_GPIO_Init+0x308>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d025      	beq.n	80036ce <HAL_GPIO_Init+0x21a>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	4a4e      	ldr	r2, [pc, #312]	; (80037c0 <HAL_GPIO_Init+0x30c>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d01f      	beq.n	80036ca <HAL_GPIO_Init+0x216>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	4a4d      	ldr	r2, [pc, #308]	; (80037c4 <HAL_GPIO_Init+0x310>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d019      	beq.n	80036c6 <HAL_GPIO_Init+0x212>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	4a4c      	ldr	r2, [pc, #304]	; (80037c8 <HAL_GPIO_Init+0x314>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d013      	beq.n	80036c2 <HAL_GPIO_Init+0x20e>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	4a4b      	ldr	r2, [pc, #300]	; (80037cc <HAL_GPIO_Init+0x318>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d00d      	beq.n	80036be <HAL_GPIO_Init+0x20a>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4a4a      	ldr	r2, [pc, #296]	; (80037d0 <HAL_GPIO_Init+0x31c>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d007      	beq.n	80036ba <HAL_GPIO_Init+0x206>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	4a49      	ldr	r2, [pc, #292]	; (80037d4 <HAL_GPIO_Init+0x320>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d101      	bne.n	80036b6 <HAL_GPIO_Init+0x202>
 80036b2:	2306      	movs	r3, #6
 80036b4:	e00c      	b.n	80036d0 <HAL_GPIO_Init+0x21c>
 80036b6:	2307      	movs	r3, #7
 80036b8:	e00a      	b.n	80036d0 <HAL_GPIO_Init+0x21c>
 80036ba:	2305      	movs	r3, #5
 80036bc:	e008      	b.n	80036d0 <HAL_GPIO_Init+0x21c>
 80036be:	2304      	movs	r3, #4
 80036c0:	e006      	b.n	80036d0 <HAL_GPIO_Init+0x21c>
 80036c2:	2303      	movs	r3, #3
 80036c4:	e004      	b.n	80036d0 <HAL_GPIO_Init+0x21c>
 80036c6:	2302      	movs	r3, #2
 80036c8:	e002      	b.n	80036d0 <HAL_GPIO_Init+0x21c>
 80036ca:	2301      	movs	r3, #1
 80036cc:	e000      	b.n	80036d0 <HAL_GPIO_Init+0x21c>
 80036ce:	2300      	movs	r3, #0
 80036d0:	69fa      	ldr	r2, [r7, #28]
 80036d2:	f002 0203 	and.w	r2, r2, #3
 80036d6:	0092      	lsls	r2, r2, #2
 80036d8:	4093      	lsls	r3, r2
 80036da:	69ba      	ldr	r2, [r7, #24]
 80036dc:	4313      	orrs	r3, r2
 80036de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80036e0:	4935      	ldr	r1, [pc, #212]	; (80037b8 <HAL_GPIO_Init+0x304>)
 80036e2:	69fb      	ldr	r3, [r7, #28]
 80036e4:	089b      	lsrs	r3, r3, #2
 80036e6:	3302      	adds	r3, #2
 80036e8:	69ba      	ldr	r2, [r7, #24]
 80036ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80036ee:	4b3a      	ldr	r3, [pc, #232]	; (80037d8 <HAL_GPIO_Init+0x324>)
 80036f0:	689b      	ldr	r3, [r3, #8]
 80036f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036f4:	693b      	ldr	r3, [r7, #16]
 80036f6:	43db      	mvns	r3, r3
 80036f8:	69ba      	ldr	r2, [r7, #24]
 80036fa:	4013      	ands	r3, r2
 80036fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003706:	2b00      	cmp	r3, #0
 8003708:	d003      	beq.n	8003712 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800370a:	69ba      	ldr	r2, [r7, #24]
 800370c:	693b      	ldr	r3, [r7, #16]
 800370e:	4313      	orrs	r3, r2
 8003710:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003712:	4a31      	ldr	r2, [pc, #196]	; (80037d8 <HAL_GPIO_Init+0x324>)
 8003714:	69bb      	ldr	r3, [r7, #24]
 8003716:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003718:	4b2f      	ldr	r3, [pc, #188]	; (80037d8 <HAL_GPIO_Init+0x324>)
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	43db      	mvns	r3, r3
 8003722:	69ba      	ldr	r2, [r7, #24]
 8003724:	4013      	ands	r3, r2
 8003726:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003730:	2b00      	cmp	r3, #0
 8003732:	d003      	beq.n	800373c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003734:	69ba      	ldr	r2, [r7, #24]
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	4313      	orrs	r3, r2
 800373a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800373c:	4a26      	ldr	r2, [pc, #152]	; (80037d8 <HAL_GPIO_Init+0x324>)
 800373e:	69bb      	ldr	r3, [r7, #24]
 8003740:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003742:	4b25      	ldr	r3, [pc, #148]	; (80037d8 <HAL_GPIO_Init+0x324>)
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	43db      	mvns	r3, r3
 800374c:	69ba      	ldr	r2, [r7, #24]
 800374e:	4013      	ands	r3, r2
 8003750:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800375a:	2b00      	cmp	r3, #0
 800375c:	d003      	beq.n	8003766 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800375e:	69ba      	ldr	r2, [r7, #24]
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	4313      	orrs	r3, r2
 8003764:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003766:	4a1c      	ldr	r2, [pc, #112]	; (80037d8 <HAL_GPIO_Init+0x324>)
 8003768:	69bb      	ldr	r3, [r7, #24]
 800376a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800376c:	4b1a      	ldr	r3, [pc, #104]	; (80037d8 <HAL_GPIO_Init+0x324>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003772:	693b      	ldr	r3, [r7, #16]
 8003774:	43db      	mvns	r3, r3
 8003776:	69ba      	ldr	r2, [r7, #24]
 8003778:	4013      	ands	r3, r2
 800377a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003784:	2b00      	cmp	r3, #0
 8003786:	d003      	beq.n	8003790 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003788:	69ba      	ldr	r2, [r7, #24]
 800378a:	693b      	ldr	r3, [r7, #16]
 800378c:	4313      	orrs	r3, r2
 800378e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003790:	4a11      	ldr	r2, [pc, #68]	; (80037d8 <HAL_GPIO_Init+0x324>)
 8003792:	69bb      	ldr	r3, [r7, #24]
 8003794:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003796:	69fb      	ldr	r3, [r7, #28]
 8003798:	3301      	adds	r3, #1
 800379a:	61fb      	str	r3, [r7, #28]
 800379c:	69fb      	ldr	r3, [r7, #28]
 800379e:	2b0f      	cmp	r3, #15
 80037a0:	f67f ae96 	bls.w	80034d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80037a4:	bf00      	nop
 80037a6:	bf00      	nop
 80037a8:	3724      	adds	r7, #36	; 0x24
 80037aa:	46bd      	mov	sp, r7
 80037ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b0:	4770      	bx	lr
 80037b2:	bf00      	nop
 80037b4:	40023800 	.word	0x40023800
 80037b8:	40013800 	.word	0x40013800
 80037bc:	40020000 	.word	0x40020000
 80037c0:	40020400 	.word	0x40020400
 80037c4:	40020800 	.word	0x40020800
 80037c8:	40020c00 	.word	0x40020c00
 80037cc:	40021000 	.word	0x40021000
 80037d0:	40021400 	.word	0x40021400
 80037d4:	40021800 	.word	0x40021800
 80037d8:	40013c00 	.word	0x40013c00

080037dc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80037dc:	b480      	push	{r7}
 80037de:	b085      	sub	sp, #20
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	460b      	mov	r3, r1
 80037e6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	691a      	ldr	r2, [r3, #16]
 80037ec:	887b      	ldrh	r3, [r7, #2]
 80037ee:	4013      	ands	r3, r2
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d002      	beq.n	80037fa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80037f4:	2301      	movs	r3, #1
 80037f6:	73fb      	strb	r3, [r7, #15]
 80037f8:	e001      	b.n	80037fe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80037fa:	2300      	movs	r3, #0
 80037fc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80037fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003800:	4618      	mov	r0, r3
 8003802:	3714      	adds	r7, #20
 8003804:	46bd      	mov	sp, r7
 8003806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380a:	4770      	bx	lr

0800380c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800380c:	b480      	push	{r7}
 800380e:	b083      	sub	sp, #12
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
 8003814:	460b      	mov	r3, r1
 8003816:	807b      	strh	r3, [r7, #2]
 8003818:	4613      	mov	r3, r2
 800381a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800381c:	787b      	ldrb	r3, [r7, #1]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d003      	beq.n	800382a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003822:	887a      	ldrh	r2, [r7, #2]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003828:	e003      	b.n	8003832 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800382a:	887b      	ldrh	r3, [r7, #2]
 800382c:	041a      	lsls	r2, r3, #16
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	619a      	str	r2, [r3, #24]
}
 8003832:	bf00      	nop
 8003834:	370c      	adds	r7, #12
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr
	...

08003840 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b082      	sub	sp, #8
 8003844:	af00      	add	r7, sp, #0
 8003846:	4603      	mov	r3, r0
 8003848:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800384a:	4b08      	ldr	r3, [pc, #32]	; (800386c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800384c:	695a      	ldr	r2, [r3, #20]
 800384e:	88fb      	ldrh	r3, [r7, #6]
 8003850:	4013      	ands	r3, r2
 8003852:	2b00      	cmp	r3, #0
 8003854:	d006      	beq.n	8003864 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003856:	4a05      	ldr	r2, [pc, #20]	; (800386c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003858:	88fb      	ldrh	r3, [r7, #6]
 800385a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800385c:	88fb      	ldrh	r3, [r7, #6]
 800385e:	4618      	mov	r0, r3
 8003860:	f7fc ff1a 	bl	8000698 <HAL_GPIO_EXTI_Callback>
  }
}
 8003864:	bf00      	nop
 8003866:	3708      	adds	r7, #8
 8003868:	46bd      	mov	sp, r7
 800386a:	bd80      	pop	{r7, pc}
 800386c:	40013c00 	.word	0x40013c00

08003870 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b084      	sub	sp, #16
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
 8003878:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d101      	bne.n	8003884 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e0cc      	b.n	8003a1e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003884:	4b68      	ldr	r3, [pc, #416]	; (8003a28 <HAL_RCC_ClockConfig+0x1b8>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 030f 	and.w	r3, r3, #15
 800388c:	683a      	ldr	r2, [r7, #0]
 800388e:	429a      	cmp	r2, r3
 8003890:	d90c      	bls.n	80038ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003892:	4b65      	ldr	r3, [pc, #404]	; (8003a28 <HAL_RCC_ClockConfig+0x1b8>)
 8003894:	683a      	ldr	r2, [r7, #0]
 8003896:	b2d2      	uxtb	r2, r2
 8003898:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800389a:	4b63      	ldr	r3, [pc, #396]	; (8003a28 <HAL_RCC_ClockConfig+0x1b8>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f003 030f 	and.w	r3, r3, #15
 80038a2:	683a      	ldr	r2, [r7, #0]
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d001      	beq.n	80038ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	e0b8      	b.n	8003a1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 0302 	and.w	r3, r3, #2
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d020      	beq.n	80038fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f003 0304 	and.w	r3, r3, #4
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d005      	beq.n	80038d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80038c4:	4b59      	ldr	r3, [pc, #356]	; (8003a2c <HAL_RCC_ClockConfig+0x1bc>)
 80038c6:	689b      	ldr	r3, [r3, #8]
 80038c8:	4a58      	ldr	r2, [pc, #352]	; (8003a2c <HAL_RCC_ClockConfig+0x1bc>)
 80038ca:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80038ce:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 0308 	and.w	r3, r3, #8
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d005      	beq.n	80038e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80038dc:	4b53      	ldr	r3, [pc, #332]	; (8003a2c <HAL_RCC_ClockConfig+0x1bc>)
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	4a52      	ldr	r2, [pc, #328]	; (8003a2c <HAL_RCC_ClockConfig+0x1bc>)
 80038e2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80038e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038e8:	4b50      	ldr	r3, [pc, #320]	; (8003a2c <HAL_RCC_ClockConfig+0x1bc>)
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	494d      	ldr	r1, [pc, #308]	; (8003a2c <HAL_RCC_ClockConfig+0x1bc>)
 80038f6:	4313      	orrs	r3, r2
 80038f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f003 0301 	and.w	r3, r3, #1
 8003902:	2b00      	cmp	r3, #0
 8003904:	d044      	beq.n	8003990 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	2b01      	cmp	r3, #1
 800390c:	d107      	bne.n	800391e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800390e:	4b47      	ldr	r3, [pc, #284]	; (8003a2c <HAL_RCC_ClockConfig+0x1bc>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003916:	2b00      	cmp	r3, #0
 8003918:	d119      	bne.n	800394e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	e07f      	b.n	8003a1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	2b02      	cmp	r3, #2
 8003924:	d003      	beq.n	800392e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800392a:	2b03      	cmp	r3, #3
 800392c:	d107      	bne.n	800393e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800392e:	4b3f      	ldr	r3, [pc, #252]	; (8003a2c <HAL_RCC_ClockConfig+0x1bc>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003936:	2b00      	cmp	r3, #0
 8003938:	d109      	bne.n	800394e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	e06f      	b.n	8003a1e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800393e:	4b3b      	ldr	r3, [pc, #236]	; (8003a2c <HAL_RCC_ClockConfig+0x1bc>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f003 0302 	and.w	r3, r3, #2
 8003946:	2b00      	cmp	r3, #0
 8003948:	d101      	bne.n	800394e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e067      	b.n	8003a1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800394e:	4b37      	ldr	r3, [pc, #220]	; (8003a2c <HAL_RCC_ClockConfig+0x1bc>)
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	f023 0203 	bic.w	r2, r3, #3
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	4934      	ldr	r1, [pc, #208]	; (8003a2c <HAL_RCC_ClockConfig+0x1bc>)
 800395c:	4313      	orrs	r3, r2
 800395e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003960:	f7fe fcfe 	bl	8002360 <HAL_GetTick>
 8003964:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003966:	e00a      	b.n	800397e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003968:	f7fe fcfa 	bl	8002360 <HAL_GetTick>
 800396c:	4602      	mov	r2, r0
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	1ad3      	subs	r3, r2, r3
 8003972:	f241 3288 	movw	r2, #5000	; 0x1388
 8003976:	4293      	cmp	r3, r2
 8003978:	d901      	bls.n	800397e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800397a:	2303      	movs	r3, #3
 800397c:	e04f      	b.n	8003a1e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800397e:	4b2b      	ldr	r3, [pc, #172]	; (8003a2c <HAL_RCC_ClockConfig+0x1bc>)
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	f003 020c 	and.w	r2, r3, #12
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	009b      	lsls	r3, r3, #2
 800398c:	429a      	cmp	r2, r3
 800398e:	d1eb      	bne.n	8003968 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003990:	4b25      	ldr	r3, [pc, #148]	; (8003a28 <HAL_RCC_ClockConfig+0x1b8>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f003 030f 	and.w	r3, r3, #15
 8003998:	683a      	ldr	r2, [r7, #0]
 800399a:	429a      	cmp	r2, r3
 800399c:	d20c      	bcs.n	80039b8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800399e:	4b22      	ldr	r3, [pc, #136]	; (8003a28 <HAL_RCC_ClockConfig+0x1b8>)
 80039a0:	683a      	ldr	r2, [r7, #0]
 80039a2:	b2d2      	uxtb	r2, r2
 80039a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039a6:	4b20      	ldr	r3, [pc, #128]	; (8003a28 <HAL_RCC_ClockConfig+0x1b8>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f003 030f 	and.w	r3, r3, #15
 80039ae:	683a      	ldr	r2, [r7, #0]
 80039b0:	429a      	cmp	r2, r3
 80039b2:	d001      	beq.n	80039b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	e032      	b.n	8003a1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f003 0304 	and.w	r3, r3, #4
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d008      	beq.n	80039d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039c4:	4b19      	ldr	r3, [pc, #100]	; (8003a2c <HAL_RCC_ClockConfig+0x1bc>)
 80039c6:	689b      	ldr	r3, [r3, #8]
 80039c8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	68db      	ldr	r3, [r3, #12]
 80039d0:	4916      	ldr	r1, [pc, #88]	; (8003a2c <HAL_RCC_ClockConfig+0x1bc>)
 80039d2:	4313      	orrs	r3, r2
 80039d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 0308 	and.w	r3, r3, #8
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d009      	beq.n	80039f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80039e2:	4b12      	ldr	r3, [pc, #72]	; (8003a2c <HAL_RCC_ClockConfig+0x1bc>)
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	691b      	ldr	r3, [r3, #16]
 80039ee:	00db      	lsls	r3, r3, #3
 80039f0:	490e      	ldr	r1, [pc, #56]	; (8003a2c <HAL_RCC_ClockConfig+0x1bc>)
 80039f2:	4313      	orrs	r3, r2
 80039f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80039f6:	f000 f855 	bl	8003aa4 <HAL_RCC_GetSysClockFreq>
 80039fa:	4602      	mov	r2, r0
 80039fc:	4b0b      	ldr	r3, [pc, #44]	; (8003a2c <HAL_RCC_ClockConfig+0x1bc>)
 80039fe:	689b      	ldr	r3, [r3, #8]
 8003a00:	091b      	lsrs	r3, r3, #4
 8003a02:	f003 030f 	and.w	r3, r3, #15
 8003a06:	490a      	ldr	r1, [pc, #40]	; (8003a30 <HAL_RCC_ClockConfig+0x1c0>)
 8003a08:	5ccb      	ldrb	r3, [r1, r3]
 8003a0a:	fa22 f303 	lsr.w	r3, r2, r3
 8003a0e:	4a09      	ldr	r2, [pc, #36]	; (8003a34 <HAL_RCC_ClockConfig+0x1c4>)
 8003a10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003a12:	4b09      	ldr	r3, [pc, #36]	; (8003a38 <HAL_RCC_ClockConfig+0x1c8>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4618      	mov	r0, r3
 8003a18:	f7fe fc5e 	bl	80022d8 <HAL_InitTick>

  return HAL_OK;
 8003a1c:	2300      	movs	r3, #0
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	3710      	adds	r7, #16
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	bf00      	nop
 8003a28:	40023c00 	.word	0x40023c00
 8003a2c:	40023800 	.word	0x40023800
 8003a30:	08008558 	.word	0x08008558
 8003a34:	20000000 	.word	0x20000000
 8003a38:	20000004 	.word	0x20000004

08003a3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a40:	4b03      	ldr	r3, [pc, #12]	; (8003a50 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a42:	681b      	ldr	r3, [r3, #0]
}
 8003a44:	4618      	mov	r0, r3
 8003a46:	46bd      	mov	sp, r7
 8003a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4c:	4770      	bx	lr
 8003a4e:	bf00      	nop
 8003a50:	20000000 	.word	0x20000000

08003a54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003a58:	f7ff fff0 	bl	8003a3c <HAL_RCC_GetHCLKFreq>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	4b05      	ldr	r3, [pc, #20]	; (8003a74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a60:	689b      	ldr	r3, [r3, #8]
 8003a62:	0a9b      	lsrs	r3, r3, #10
 8003a64:	f003 0307 	and.w	r3, r3, #7
 8003a68:	4903      	ldr	r1, [pc, #12]	; (8003a78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a6a:	5ccb      	ldrb	r3, [r1, r3]
 8003a6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	bd80      	pop	{r7, pc}
 8003a74:	40023800 	.word	0x40023800
 8003a78:	08008568 	.word	0x08008568

08003a7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003a80:	f7ff ffdc 	bl	8003a3c <HAL_RCC_GetHCLKFreq>
 8003a84:	4602      	mov	r2, r0
 8003a86:	4b05      	ldr	r3, [pc, #20]	; (8003a9c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	0b5b      	lsrs	r3, r3, #13
 8003a8c:	f003 0307 	and.w	r3, r3, #7
 8003a90:	4903      	ldr	r1, [pc, #12]	; (8003aa0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a92:	5ccb      	ldrb	r3, [r1, r3]
 8003a94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	bd80      	pop	{r7, pc}
 8003a9c:	40023800 	.word	0x40023800
 8003aa0:	08008568 	.word	0x08008568

08003aa4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003aa4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003aa8:	b0ae      	sub	sp, #184	; 0xb8
 8003aaa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003aac:	2300      	movs	r3, #0
 8003aae:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003aca:	4bcb      	ldr	r3, [pc, #812]	; (8003df8 <HAL_RCC_GetSysClockFreq+0x354>)
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	f003 030c 	and.w	r3, r3, #12
 8003ad2:	2b0c      	cmp	r3, #12
 8003ad4:	f200 8206 	bhi.w	8003ee4 <HAL_RCC_GetSysClockFreq+0x440>
 8003ad8:	a201      	add	r2, pc, #4	; (adr r2, 8003ae0 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003ada:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ade:	bf00      	nop
 8003ae0:	08003b15 	.word	0x08003b15
 8003ae4:	08003ee5 	.word	0x08003ee5
 8003ae8:	08003ee5 	.word	0x08003ee5
 8003aec:	08003ee5 	.word	0x08003ee5
 8003af0:	08003b1d 	.word	0x08003b1d
 8003af4:	08003ee5 	.word	0x08003ee5
 8003af8:	08003ee5 	.word	0x08003ee5
 8003afc:	08003ee5 	.word	0x08003ee5
 8003b00:	08003b25 	.word	0x08003b25
 8003b04:	08003ee5 	.word	0x08003ee5
 8003b08:	08003ee5 	.word	0x08003ee5
 8003b0c:	08003ee5 	.word	0x08003ee5
 8003b10:	08003d15 	.word	0x08003d15
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003b14:	4bb9      	ldr	r3, [pc, #740]	; (8003dfc <HAL_RCC_GetSysClockFreq+0x358>)
 8003b16:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8003b1a:	e1e7      	b.n	8003eec <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003b1c:	4bb8      	ldr	r3, [pc, #736]	; (8003e00 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003b1e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003b22:	e1e3      	b.n	8003eec <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b24:	4bb4      	ldr	r3, [pc, #720]	; (8003df8 <HAL_RCC_GetSysClockFreq+0x354>)
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003b2c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b30:	4bb1      	ldr	r3, [pc, #708]	; (8003df8 <HAL_RCC_GetSysClockFreq+0x354>)
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d071      	beq.n	8003c20 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b3c:	4bae      	ldr	r3, [pc, #696]	; (8003df8 <HAL_RCC_GetSysClockFreq+0x354>)
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	099b      	lsrs	r3, r3, #6
 8003b42:	2200      	movs	r2, #0
 8003b44:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003b48:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8003b4c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003b50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b54:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003b58:	2300      	movs	r3, #0
 8003b5a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003b5e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003b62:	4622      	mov	r2, r4
 8003b64:	462b      	mov	r3, r5
 8003b66:	f04f 0000 	mov.w	r0, #0
 8003b6a:	f04f 0100 	mov.w	r1, #0
 8003b6e:	0159      	lsls	r1, r3, #5
 8003b70:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b74:	0150      	lsls	r0, r2, #5
 8003b76:	4602      	mov	r2, r0
 8003b78:	460b      	mov	r3, r1
 8003b7a:	4621      	mov	r1, r4
 8003b7c:	1a51      	subs	r1, r2, r1
 8003b7e:	6439      	str	r1, [r7, #64]	; 0x40
 8003b80:	4629      	mov	r1, r5
 8003b82:	eb63 0301 	sbc.w	r3, r3, r1
 8003b86:	647b      	str	r3, [r7, #68]	; 0x44
 8003b88:	f04f 0200 	mov.w	r2, #0
 8003b8c:	f04f 0300 	mov.w	r3, #0
 8003b90:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8003b94:	4649      	mov	r1, r9
 8003b96:	018b      	lsls	r3, r1, #6
 8003b98:	4641      	mov	r1, r8
 8003b9a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003b9e:	4641      	mov	r1, r8
 8003ba0:	018a      	lsls	r2, r1, #6
 8003ba2:	4641      	mov	r1, r8
 8003ba4:	1a51      	subs	r1, r2, r1
 8003ba6:	63b9      	str	r1, [r7, #56]	; 0x38
 8003ba8:	4649      	mov	r1, r9
 8003baa:	eb63 0301 	sbc.w	r3, r3, r1
 8003bae:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003bb0:	f04f 0200 	mov.w	r2, #0
 8003bb4:	f04f 0300 	mov.w	r3, #0
 8003bb8:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8003bbc:	4649      	mov	r1, r9
 8003bbe:	00cb      	lsls	r3, r1, #3
 8003bc0:	4641      	mov	r1, r8
 8003bc2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003bc6:	4641      	mov	r1, r8
 8003bc8:	00ca      	lsls	r2, r1, #3
 8003bca:	4610      	mov	r0, r2
 8003bcc:	4619      	mov	r1, r3
 8003bce:	4603      	mov	r3, r0
 8003bd0:	4622      	mov	r2, r4
 8003bd2:	189b      	adds	r3, r3, r2
 8003bd4:	633b      	str	r3, [r7, #48]	; 0x30
 8003bd6:	462b      	mov	r3, r5
 8003bd8:	460a      	mov	r2, r1
 8003bda:	eb42 0303 	adc.w	r3, r2, r3
 8003bde:	637b      	str	r3, [r7, #52]	; 0x34
 8003be0:	f04f 0200 	mov.w	r2, #0
 8003be4:	f04f 0300 	mov.w	r3, #0
 8003be8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003bec:	4629      	mov	r1, r5
 8003bee:	024b      	lsls	r3, r1, #9
 8003bf0:	4621      	mov	r1, r4
 8003bf2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003bf6:	4621      	mov	r1, r4
 8003bf8:	024a      	lsls	r2, r1, #9
 8003bfa:	4610      	mov	r0, r2
 8003bfc:	4619      	mov	r1, r3
 8003bfe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003c02:	2200      	movs	r2, #0
 8003c04:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003c08:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003c0c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8003c10:	f7fc fb4e 	bl	80002b0 <__aeabi_uldivmod>
 8003c14:	4602      	mov	r2, r0
 8003c16:	460b      	mov	r3, r1
 8003c18:	4613      	mov	r3, r2
 8003c1a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003c1e:	e067      	b.n	8003cf0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c20:	4b75      	ldr	r3, [pc, #468]	; (8003df8 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	099b      	lsrs	r3, r3, #6
 8003c26:	2200      	movs	r2, #0
 8003c28:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003c2c:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8003c30:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003c34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c38:	67bb      	str	r3, [r7, #120]	; 0x78
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003c3e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8003c42:	4622      	mov	r2, r4
 8003c44:	462b      	mov	r3, r5
 8003c46:	f04f 0000 	mov.w	r0, #0
 8003c4a:	f04f 0100 	mov.w	r1, #0
 8003c4e:	0159      	lsls	r1, r3, #5
 8003c50:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c54:	0150      	lsls	r0, r2, #5
 8003c56:	4602      	mov	r2, r0
 8003c58:	460b      	mov	r3, r1
 8003c5a:	4621      	mov	r1, r4
 8003c5c:	1a51      	subs	r1, r2, r1
 8003c5e:	62b9      	str	r1, [r7, #40]	; 0x28
 8003c60:	4629      	mov	r1, r5
 8003c62:	eb63 0301 	sbc.w	r3, r3, r1
 8003c66:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c68:	f04f 0200 	mov.w	r2, #0
 8003c6c:	f04f 0300 	mov.w	r3, #0
 8003c70:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8003c74:	4649      	mov	r1, r9
 8003c76:	018b      	lsls	r3, r1, #6
 8003c78:	4641      	mov	r1, r8
 8003c7a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c7e:	4641      	mov	r1, r8
 8003c80:	018a      	lsls	r2, r1, #6
 8003c82:	4641      	mov	r1, r8
 8003c84:	ebb2 0a01 	subs.w	sl, r2, r1
 8003c88:	4649      	mov	r1, r9
 8003c8a:	eb63 0b01 	sbc.w	fp, r3, r1
 8003c8e:	f04f 0200 	mov.w	r2, #0
 8003c92:	f04f 0300 	mov.w	r3, #0
 8003c96:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003c9a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003c9e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003ca2:	4692      	mov	sl, r2
 8003ca4:	469b      	mov	fp, r3
 8003ca6:	4623      	mov	r3, r4
 8003ca8:	eb1a 0303 	adds.w	r3, sl, r3
 8003cac:	623b      	str	r3, [r7, #32]
 8003cae:	462b      	mov	r3, r5
 8003cb0:	eb4b 0303 	adc.w	r3, fp, r3
 8003cb4:	627b      	str	r3, [r7, #36]	; 0x24
 8003cb6:	f04f 0200 	mov.w	r2, #0
 8003cba:	f04f 0300 	mov.w	r3, #0
 8003cbe:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003cc2:	4629      	mov	r1, r5
 8003cc4:	028b      	lsls	r3, r1, #10
 8003cc6:	4621      	mov	r1, r4
 8003cc8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003ccc:	4621      	mov	r1, r4
 8003cce:	028a      	lsls	r2, r1, #10
 8003cd0:	4610      	mov	r0, r2
 8003cd2:	4619      	mov	r1, r3
 8003cd4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003cd8:	2200      	movs	r2, #0
 8003cda:	673b      	str	r3, [r7, #112]	; 0x70
 8003cdc:	677a      	str	r2, [r7, #116]	; 0x74
 8003cde:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8003ce2:	f7fc fae5 	bl	80002b0 <__aeabi_uldivmod>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	460b      	mov	r3, r1
 8003cea:	4613      	mov	r3, r2
 8003cec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003cf0:	4b41      	ldr	r3, [pc, #260]	; (8003df8 <HAL_RCC_GetSysClockFreq+0x354>)
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	0c1b      	lsrs	r3, r3, #16
 8003cf6:	f003 0303 	and.w	r3, r3, #3
 8003cfa:	3301      	adds	r3, #1
 8003cfc:	005b      	lsls	r3, r3, #1
 8003cfe:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8003d02:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003d06:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003d0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d0e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003d12:	e0eb      	b.n	8003eec <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d14:	4b38      	ldr	r3, [pc, #224]	; (8003df8 <HAL_RCC_GetSysClockFreq+0x354>)
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003d1c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d20:	4b35      	ldr	r3, [pc, #212]	; (8003df8 <HAL_RCC_GetSysClockFreq+0x354>)
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d06b      	beq.n	8003e04 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d2c:	4b32      	ldr	r3, [pc, #200]	; (8003df8 <HAL_RCC_GetSysClockFreq+0x354>)
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	099b      	lsrs	r3, r3, #6
 8003d32:	2200      	movs	r2, #0
 8003d34:	66bb      	str	r3, [r7, #104]	; 0x68
 8003d36:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003d38:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003d3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d3e:	663b      	str	r3, [r7, #96]	; 0x60
 8003d40:	2300      	movs	r3, #0
 8003d42:	667b      	str	r3, [r7, #100]	; 0x64
 8003d44:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8003d48:	4622      	mov	r2, r4
 8003d4a:	462b      	mov	r3, r5
 8003d4c:	f04f 0000 	mov.w	r0, #0
 8003d50:	f04f 0100 	mov.w	r1, #0
 8003d54:	0159      	lsls	r1, r3, #5
 8003d56:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d5a:	0150      	lsls	r0, r2, #5
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	460b      	mov	r3, r1
 8003d60:	4621      	mov	r1, r4
 8003d62:	1a51      	subs	r1, r2, r1
 8003d64:	61b9      	str	r1, [r7, #24]
 8003d66:	4629      	mov	r1, r5
 8003d68:	eb63 0301 	sbc.w	r3, r3, r1
 8003d6c:	61fb      	str	r3, [r7, #28]
 8003d6e:	f04f 0200 	mov.w	r2, #0
 8003d72:	f04f 0300 	mov.w	r3, #0
 8003d76:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003d7a:	4659      	mov	r1, fp
 8003d7c:	018b      	lsls	r3, r1, #6
 8003d7e:	4651      	mov	r1, sl
 8003d80:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003d84:	4651      	mov	r1, sl
 8003d86:	018a      	lsls	r2, r1, #6
 8003d88:	4651      	mov	r1, sl
 8003d8a:	ebb2 0801 	subs.w	r8, r2, r1
 8003d8e:	4659      	mov	r1, fp
 8003d90:	eb63 0901 	sbc.w	r9, r3, r1
 8003d94:	f04f 0200 	mov.w	r2, #0
 8003d98:	f04f 0300 	mov.w	r3, #0
 8003d9c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003da0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003da4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003da8:	4690      	mov	r8, r2
 8003daa:	4699      	mov	r9, r3
 8003dac:	4623      	mov	r3, r4
 8003dae:	eb18 0303 	adds.w	r3, r8, r3
 8003db2:	613b      	str	r3, [r7, #16]
 8003db4:	462b      	mov	r3, r5
 8003db6:	eb49 0303 	adc.w	r3, r9, r3
 8003dba:	617b      	str	r3, [r7, #20]
 8003dbc:	f04f 0200 	mov.w	r2, #0
 8003dc0:	f04f 0300 	mov.w	r3, #0
 8003dc4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003dc8:	4629      	mov	r1, r5
 8003dca:	024b      	lsls	r3, r1, #9
 8003dcc:	4621      	mov	r1, r4
 8003dce:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003dd2:	4621      	mov	r1, r4
 8003dd4:	024a      	lsls	r2, r1, #9
 8003dd6:	4610      	mov	r0, r2
 8003dd8:	4619      	mov	r1, r3
 8003dda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003dde:	2200      	movs	r2, #0
 8003de0:	65bb      	str	r3, [r7, #88]	; 0x58
 8003de2:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003de4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003de8:	f7fc fa62 	bl	80002b0 <__aeabi_uldivmod>
 8003dec:	4602      	mov	r2, r0
 8003dee:	460b      	mov	r3, r1
 8003df0:	4613      	mov	r3, r2
 8003df2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003df6:	e065      	b.n	8003ec4 <HAL_RCC_GetSysClockFreq+0x420>
 8003df8:	40023800 	.word	0x40023800
 8003dfc:	00f42400 	.word	0x00f42400
 8003e00:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e04:	4b3d      	ldr	r3, [pc, #244]	; (8003efc <HAL_RCC_GetSysClockFreq+0x458>)
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	099b      	lsrs	r3, r3, #6
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	4611      	mov	r1, r2
 8003e10:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003e14:	653b      	str	r3, [r7, #80]	; 0x50
 8003e16:	2300      	movs	r3, #0
 8003e18:	657b      	str	r3, [r7, #84]	; 0x54
 8003e1a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8003e1e:	4642      	mov	r2, r8
 8003e20:	464b      	mov	r3, r9
 8003e22:	f04f 0000 	mov.w	r0, #0
 8003e26:	f04f 0100 	mov.w	r1, #0
 8003e2a:	0159      	lsls	r1, r3, #5
 8003e2c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e30:	0150      	lsls	r0, r2, #5
 8003e32:	4602      	mov	r2, r0
 8003e34:	460b      	mov	r3, r1
 8003e36:	4641      	mov	r1, r8
 8003e38:	1a51      	subs	r1, r2, r1
 8003e3a:	60b9      	str	r1, [r7, #8]
 8003e3c:	4649      	mov	r1, r9
 8003e3e:	eb63 0301 	sbc.w	r3, r3, r1
 8003e42:	60fb      	str	r3, [r7, #12]
 8003e44:	f04f 0200 	mov.w	r2, #0
 8003e48:	f04f 0300 	mov.w	r3, #0
 8003e4c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003e50:	4659      	mov	r1, fp
 8003e52:	018b      	lsls	r3, r1, #6
 8003e54:	4651      	mov	r1, sl
 8003e56:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003e5a:	4651      	mov	r1, sl
 8003e5c:	018a      	lsls	r2, r1, #6
 8003e5e:	4651      	mov	r1, sl
 8003e60:	1a54      	subs	r4, r2, r1
 8003e62:	4659      	mov	r1, fp
 8003e64:	eb63 0501 	sbc.w	r5, r3, r1
 8003e68:	f04f 0200 	mov.w	r2, #0
 8003e6c:	f04f 0300 	mov.w	r3, #0
 8003e70:	00eb      	lsls	r3, r5, #3
 8003e72:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e76:	00e2      	lsls	r2, r4, #3
 8003e78:	4614      	mov	r4, r2
 8003e7a:	461d      	mov	r5, r3
 8003e7c:	4643      	mov	r3, r8
 8003e7e:	18e3      	adds	r3, r4, r3
 8003e80:	603b      	str	r3, [r7, #0]
 8003e82:	464b      	mov	r3, r9
 8003e84:	eb45 0303 	adc.w	r3, r5, r3
 8003e88:	607b      	str	r3, [r7, #4]
 8003e8a:	f04f 0200 	mov.w	r2, #0
 8003e8e:	f04f 0300 	mov.w	r3, #0
 8003e92:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003e96:	4629      	mov	r1, r5
 8003e98:	028b      	lsls	r3, r1, #10
 8003e9a:	4621      	mov	r1, r4
 8003e9c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003ea0:	4621      	mov	r1, r4
 8003ea2:	028a      	lsls	r2, r1, #10
 8003ea4:	4610      	mov	r0, r2
 8003ea6:	4619      	mov	r1, r3
 8003ea8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003eac:	2200      	movs	r2, #0
 8003eae:	64bb      	str	r3, [r7, #72]	; 0x48
 8003eb0:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003eb2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003eb6:	f7fc f9fb 	bl	80002b0 <__aeabi_uldivmod>
 8003eba:	4602      	mov	r2, r0
 8003ebc:	460b      	mov	r3, r1
 8003ebe:	4613      	mov	r3, r2
 8003ec0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003ec4:	4b0d      	ldr	r3, [pc, #52]	; (8003efc <HAL_RCC_GetSysClockFreq+0x458>)
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	0f1b      	lsrs	r3, r3, #28
 8003eca:	f003 0307 	and.w	r3, r3, #7
 8003ece:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8003ed2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003ed6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003eda:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ede:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003ee2:	e003      	b.n	8003eec <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ee4:	4b06      	ldr	r3, [pc, #24]	; (8003f00 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003ee6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003eea:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003eec:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	37b8      	adds	r7, #184	; 0xb8
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003efa:	bf00      	nop
 8003efc:	40023800 	.word	0x40023800
 8003f00:	00f42400 	.word	0x00f42400

08003f04 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b086      	sub	sp, #24
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d101      	bne.n	8003f16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f12:	2301      	movs	r3, #1
 8003f14:	e28d      	b.n	8004432 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f003 0301 	and.w	r3, r3, #1
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	f000 8083 	beq.w	800402a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003f24:	4b94      	ldr	r3, [pc, #592]	; (8004178 <HAL_RCC_OscConfig+0x274>)
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	f003 030c 	and.w	r3, r3, #12
 8003f2c:	2b04      	cmp	r3, #4
 8003f2e:	d019      	beq.n	8003f64 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003f30:	4b91      	ldr	r3, [pc, #580]	; (8004178 <HAL_RCC_OscConfig+0x274>)
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003f38:	2b08      	cmp	r3, #8
 8003f3a:	d106      	bne.n	8003f4a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003f3c:	4b8e      	ldr	r3, [pc, #568]	; (8004178 <HAL_RCC_OscConfig+0x274>)
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f44:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003f48:	d00c      	beq.n	8003f64 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f4a:	4b8b      	ldr	r3, [pc, #556]	; (8004178 <HAL_RCC_OscConfig+0x274>)
 8003f4c:	689b      	ldr	r3, [r3, #8]
 8003f4e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003f52:	2b0c      	cmp	r3, #12
 8003f54:	d112      	bne.n	8003f7c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f56:	4b88      	ldr	r3, [pc, #544]	; (8004178 <HAL_RCC_OscConfig+0x274>)
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f5e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003f62:	d10b      	bne.n	8003f7c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f64:	4b84      	ldr	r3, [pc, #528]	; (8004178 <HAL_RCC_OscConfig+0x274>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d05b      	beq.n	8004028 <HAL_RCC_OscConfig+0x124>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d157      	bne.n	8004028 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003f78:	2301      	movs	r3, #1
 8003f7a:	e25a      	b.n	8004432 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f84:	d106      	bne.n	8003f94 <HAL_RCC_OscConfig+0x90>
 8003f86:	4b7c      	ldr	r3, [pc, #496]	; (8004178 <HAL_RCC_OscConfig+0x274>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a7b      	ldr	r2, [pc, #492]	; (8004178 <HAL_RCC_OscConfig+0x274>)
 8003f8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f90:	6013      	str	r3, [r2, #0]
 8003f92:	e01d      	b.n	8003fd0 <HAL_RCC_OscConfig+0xcc>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f9c:	d10c      	bne.n	8003fb8 <HAL_RCC_OscConfig+0xb4>
 8003f9e:	4b76      	ldr	r3, [pc, #472]	; (8004178 <HAL_RCC_OscConfig+0x274>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a75      	ldr	r2, [pc, #468]	; (8004178 <HAL_RCC_OscConfig+0x274>)
 8003fa4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003fa8:	6013      	str	r3, [r2, #0]
 8003faa:	4b73      	ldr	r3, [pc, #460]	; (8004178 <HAL_RCC_OscConfig+0x274>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a72      	ldr	r2, [pc, #456]	; (8004178 <HAL_RCC_OscConfig+0x274>)
 8003fb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fb4:	6013      	str	r3, [r2, #0]
 8003fb6:	e00b      	b.n	8003fd0 <HAL_RCC_OscConfig+0xcc>
 8003fb8:	4b6f      	ldr	r3, [pc, #444]	; (8004178 <HAL_RCC_OscConfig+0x274>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a6e      	ldr	r2, [pc, #440]	; (8004178 <HAL_RCC_OscConfig+0x274>)
 8003fbe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fc2:	6013      	str	r3, [r2, #0]
 8003fc4:	4b6c      	ldr	r3, [pc, #432]	; (8004178 <HAL_RCC_OscConfig+0x274>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a6b      	ldr	r2, [pc, #428]	; (8004178 <HAL_RCC_OscConfig+0x274>)
 8003fca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003fce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d013      	beq.n	8004000 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fd8:	f7fe f9c2 	bl	8002360 <HAL_GetTick>
 8003fdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fde:	e008      	b.n	8003ff2 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003fe0:	f7fe f9be 	bl	8002360 <HAL_GetTick>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	693b      	ldr	r3, [r7, #16]
 8003fe8:	1ad3      	subs	r3, r2, r3
 8003fea:	2b64      	cmp	r3, #100	; 0x64
 8003fec:	d901      	bls.n	8003ff2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003fee:	2303      	movs	r3, #3
 8003ff0:	e21f      	b.n	8004432 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ff2:	4b61      	ldr	r3, [pc, #388]	; (8004178 <HAL_RCC_OscConfig+0x274>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d0f0      	beq.n	8003fe0 <HAL_RCC_OscConfig+0xdc>
 8003ffe:	e014      	b.n	800402a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004000:	f7fe f9ae 	bl	8002360 <HAL_GetTick>
 8004004:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004006:	e008      	b.n	800401a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004008:	f7fe f9aa 	bl	8002360 <HAL_GetTick>
 800400c:	4602      	mov	r2, r0
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	1ad3      	subs	r3, r2, r3
 8004012:	2b64      	cmp	r3, #100	; 0x64
 8004014:	d901      	bls.n	800401a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004016:	2303      	movs	r3, #3
 8004018:	e20b      	b.n	8004432 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800401a:	4b57      	ldr	r3, [pc, #348]	; (8004178 <HAL_RCC_OscConfig+0x274>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004022:	2b00      	cmp	r3, #0
 8004024:	d1f0      	bne.n	8004008 <HAL_RCC_OscConfig+0x104>
 8004026:	e000      	b.n	800402a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004028:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f003 0302 	and.w	r3, r3, #2
 8004032:	2b00      	cmp	r3, #0
 8004034:	d06f      	beq.n	8004116 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004036:	4b50      	ldr	r3, [pc, #320]	; (8004178 <HAL_RCC_OscConfig+0x274>)
 8004038:	689b      	ldr	r3, [r3, #8]
 800403a:	f003 030c 	and.w	r3, r3, #12
 800403e:	2b00      	cmp	r3, #0
 8004040:	d017      	beq.n	8004072 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004042:	4b4d      	ldr	r3, [pc, #308]	; (8004178 <HAL_RCC_OscConfig+0x274>)
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800404a:	2b08      	cmp	r3, #8
 800404c:	d105      	bne.n	800405a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800404e:	4b4a      	ldr	r3, [pc, #296]	; (8004178 <HAL_RCC_OscConfig+0x274>)
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004056:	2b00      	cmp	r3, #0
 8004058:	d00b      	beq.n	8004072 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800405a:	4b47      	ldr	r3, [pc, #284]	; (8004178 <HAL_RCC_OscConfig+0x274>)
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004062:	2b0c      	cmp	r3, #12
 8004064:	d11c      	bne.n	80040a0 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004066:	4b44      	ldr	r3, [pc, #272]	; (8004178 <HAL_RCC_OscConfig+0x274>)
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800406e:	2b00      	cmp	r3, #0
 8004070:	d116      	bne.n	80040a0 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004072:	4b41      	ldr	r3, [pc, #260]	; (8004178 <HAL_RCC_OscConfig+0x274>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0302 	and.w	r3, r3, #2
 800407a:	2b00      	cmp	r3, #0
 800407c:	d005      	beq.n	800408a <HAL_RCC_OscConfig+0x186>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	68db      	ldr	r3, [r3, #12]
 8004082:	2b01      	cmp	r3, #1
 8004084:	d001      	beq.n	800408a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	e1d3      	b.n	8004432 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800408a:	4b3b      	ldr	r3, [pc, #236]	; (8004178 <HAL_RCC_OscConfig+0x274>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	691b      	ldr	r3, [r3, #16]
 8004096:	00db      	lsls	r3, r3, #3
 8004098:	4937      	ldr	r1, [pc, #220]	; (8004178 <HAL_RCC_OscConfig+0x274>)
 800409a:	4313      	orrs	r3, r2
 800409c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800409e:	e03a      	b.n	8004116 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	68db      	ldr	r3, [r3, #12]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d020      	beq.n	80040ea <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040a8:	4b34      	ldr	r3, [pc, #208]	; (800417c <HAL_RCC_OscConfig+0x278>)
 80040aa:	2201      	movs	r2, #1
 80040ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ae:	f7fe f957 	bl	8002360 <HAL_GetTick>
 80040b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040b4:	e008      	b.n	80040c8 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80040b6:	f7fe f953 	bl	8002360 <HAL_GetTick>
 80040ba:	4602      	mov	r2, r0
 80040bc:	693b      	ldr	r3, [r7, #16]
 80040be:	1ad3      	subs	r3, r2, r3
 80040c0:	2b02      	cmp	r3, #2
 80040c2:	d901      	bls.n	80040c8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80040c4:	2303      	movs	r3, #3
 80040c6:	e1b4      	b.n	8004432 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040c8:	4b2b      	ldr	r3, [pc, #172]	; (8004178 <HAL_RCC_OscConfig+0x274>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f003 0302 	and.w	r3, r3, #2
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d0f0      	beq.n	80040b6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040d4:	4b28      	ldr	r3, [pc, #160]	; (8004178 <HAL_RCC_OscConfig+0x274>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	691b      	ldr	r3, [r3, #16]
 80040e0:	00db      	lsls	r3, r3, #3
 80040e2:	4925      	ldr	r1, [pc, #148]	; (8004178 <HAL_RCC_OscConfig+0x274>)
 80040e4:	4313      	orrs	r3, r2
 80040e6:	600b      	str	r3, [r1, #0]
 80040e8:	e015      	b.n	8004116 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040ea:	4b24      	ldr	r3, [pc, #144]	; (800417c <HAL_RCC_OscConfig+0x278>)
 80040ec:	2200      	movs	r2, #0
 80040ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040f0:	f7fe f936 	bl	8002360 <HAL_GetTick>
 80040f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040f6:	e008      	b.n	800410a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80040f8:	f7fe f932 	bl	8002360 <HAL_GetTick>
 80040fc:	4602      	mov	r2, r0
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	1ad3      	subs	r3, r2, r3
 8004102:	2b02      	cmp	r3, #2
 8004104:	d901      	bls.n	800410a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004106:	2303      	movs	r3, #3
 8004108:	e193      	b.n	8004432 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800410a:	4b1b      	ldr	r3, [pc, #108]	; (8004178 <HAL_RCC_OscConfig+0x274>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 0302 	and.w	r3, r3, #2
 8004112:	2b00      	cmp	r3, #0
 8004114:	d1f0      	bne.n	80040f8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f003 0308 	and.w	r3, r3, #8
 800411e:	2b00      	cmp	r3, #0
 8004120:	d036      	beq.n	8004190 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	695b      	ldr	r3, [r3, #20]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d016      	beq.n	8004158 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800412a:	4b15      	ldr	r3, [pc, #84]	; (8004180 <HAL_RCC_OscConfig+0x27c>)
 800412c:	2201      	movs	r2, #1
 800412e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004130:	f7fe f916 	bl	8002360 <HAL_GetTick>
 8004134:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004136:	e008      	b.n	800414a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004138:	f7fe f912 	bl	8002360 <HAL_GetTick>
 800413c:	4602      	mov	r2, r0
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	1ad3      	subs	r3, r2, r3
 8004142:	2b02      	cmp	r3, #2
 8004144:	d901      	bls.n	800414a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004146:	2303      	movs	r3, #3
 8004148:	e173      	b.n	8004432 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800414a:	4b0b      	ldr	r3, [pc, #44]	; (8004178 <HAL_RCC_OscConfig+0x274>)
 800414c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800414e:	f003 0302 	and.w	r3, r3, #2
 8004152:	2b00      	cmp	r3, #0
 8004154:	d0f0      	beq.n	8004138 <HAL_RCC_OscConfig+0x234>
 8004156:	e01b      	b.n	8004190 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004158:	4b09      	ldr	r3, [pc, #36]	; (8004180 <HAL_RCC_OscConfig+0x27c>)
 800415a:	2200      	movs	r2, #0
 800415c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800415e:	f7fe f8ff 	bl	8002360 <HAL_GetTick>
 8004162:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004164:	e00e      	b.n	8004184 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004166:	f7fe f8fb 	bl	8002360 <HAL_GetTick>
 800416a:	4602      	mov	r2, r0
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	1ad3      	subs	r3, r2, r3
 8004170:	2b02      	cmp	r3, #2
 8004172:	d907      	bls.n	8004184 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004174:	2303      	movs	r3, #3
 8004176:	e15c      	b.n	8004432 <HAL_RCC_OscConfig+0x52e>
 8004178:	40023800 	.word	0x40023800
 800417c:	42470000 	.word	0x42470000
 8004180:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004184:	4b8a      	ldr	r3, [pc, #552]	; (80043b0 <HAL_RCC_OscConfig+0x4ac>)
 8004186:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004188:	f003 0302 	and.w	r3, r3, #2
 800418c:	2b00      	cmp	r3, #0
 800418e:	d1ea      	bne.n	8004166 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f003 0304 	and.w	r3, r3, #4
 8004198:	2b00      	cmp	r3, #0
 800419a:	f000 8097 	beq.w	80042cc <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800419e:	2300      	movs	r3, #0
 80041a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041a2:	4b83      	ldr	r3, [pc, #524]	; (80043b0 <HAL_RCC_OscConfig+0x4ac>)
 80041a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d10f      	bne.n	80041ce <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041ae:	2300      	movs	r3, #0
 80041b0:	60bb      	str	r3, [r7, #8]
 80041b2:	4b7f      	ldr	r3, [pc, #508]	; (80043b0 <HAL_RCC_OscConfig+0x4ac>)
 80041b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041b6:	4a7e      	ldr	r2, [pc, #504]	; (80043b0 <HAL_RCC_OscConfig+0x4ac>)
 80041b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041bc:	6413      	str	r3, [r2, #64]	; 0x40
 80041be:	4b7c      	ldr	r3, [pc, #496]	; (80043b0 <HAL_RCC_OscConfig+0x4ac>)
 80041c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041c6:	60bb      	str	r3, [r7, #8]
 80041c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041ca:	2301      	movs	r3, #1
 80041cc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041ce:	4b79      	ldr	r3, [pc, #484]	; (80043b4 <HAL_RCC_OscConfig+0x4b0>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d118      	bne.n	800420c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041da:	4b76      	ldr	r3, [pc, #472]	; (80043b4 <HAL_RCC_OscConfig+0x4b0>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a75      	ldr	r2, [pc, #468]	; (80043b4 <HAL_RCC_OscConfig+0x4b0>)
 80041e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041e6:	f7fe f8bb 	bl	8002360 <HAL_GetTick>
 80041ea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041ec:	e008      	b.n	8004200 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041ee:	f7fe f8b7 	bl	8002360 <HAL_GetTick>
 80041f2:	4602      	mov	r2, r0
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	1ad3      	subs	r3, r2, r3
 80041f8:	2b02      	cmp	r3, #2
 80041fa:	d901      	bls.n	8004200 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80041fc:	2303      	movs	r3, #3
 80041fe:	e118      	b.n	8004432 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004200:	4b6c      	ldr	r3, [pc, #432]	; (80043b4 <HAL_RCC_OscConfig+0x4b0>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004208:	2b00      	cmp	r3, #0
 800420a:	d0f0      	beq.n	80041ee <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	689b      	ldr	r3, [r3, #8]
 8004210:	2b01      	cmp	r3, #1
 8004212:	d106      	bne.n	8004222 <HAL_RCC_OscConfig+0x31e>
 8004214:	4b66      	ldr	r3, [pc, #408]	; (80043b0 <HAL_RCC_OscConfig+0x4ac>)
 8004216:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004218:	4a65      	ldr	r2, [pc, #404]	; (80043b0 <HAL_RCC_OscConfig+0x4ac>)
 800421a:	f043 0301 	orr.w	r3, r3, #1
 800421e:	6713      	str	r3, [r2, #112]	; 0x70
 8004220:	e01c      	b.n	800425c <HAL_RCC_OscConfig+0x358>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	689b      	ldr	r3, [r3, #8]
 8004226:	2b05      	cmp	r3, #5
 8004228:	d10c      	bne.n	8004244 <HAL_RCC_OscConfig+0x340>
 800422a:	4b61      	ldr	r3, [pc, #388]	; (80043b0 <HAL_RCC_OscConfig+0x4ac>)
 800422c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800422e:	4a60      	ldr	r2, [pc, #384]	; (80043b0 <HAL_RCC_OscConfig+0x4ac>)
 8004230:	f043 0304 	orr.w	r3, r3, #4
 8004234:	6713      	str	r3, [r2, #112]	; 0x70
 8004236:	4b5e      	ldr	r3, [pc, #376]	; (80043b0 <HAL_RCC_OscConfig+0x4ac>)
 8004238:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800423a:	4a5d      	ldr	r2, [pc, #372]	; (80043b0 <HAL_RCC_OscConfig+0x4ac>)
 800423c:	f043 0301 	orr.w	r3, r3, #1
 8004240:	6713      	str	r3, [r2, #112]	; 0x70
 8004242:	e00b      	b.n	800425c <HAL_RCC_OscConfig+0x358>
 8004244:	4b5a      	ldr	r3, [pc, #360]	; (80043b0 <HAL_RCC_OscConfig+0x4ac>)
 8004246:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004248:	4a59      	ldr	r2, [pc, #356]	; (80043b0 <HAL_RCC_OscConfig+0x4ac>)
 800424a:	f023 0301 	bic.w	r3, r3, #1
 800424e:	6713      	str	r3, [r2, #112]	; 0x70
 8004250:	4b57      	ldr	r3, [pc, #348]	; (80043b0 <HAL_RCC_OscConfig+0x4ac>)
 8004252:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004254:	4a56      	ldr	r2, [pc, #344]	; (80043b0 <HAL_RCC_OscConfig+0x4ac>)
 8004256:	f023 0304 	bic.w	r3, r3, #4
 800425a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d015      	beq.n	8004290 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004264:	f7fe f87c 	bl	8002360 <HAL_GetTick>
 8004268:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800426a:	e00a      	b.n	8004282 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800426c:	f7fe f878 	bl	8002360 <HAL_GetTick>
 8004270:	4602      	mov	r2, r0
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	1ad3      	subs	r3, r2, r3
 8004276:	f241 3288 	movw	r2, #5000	; 0x1388
 800427a:	4293      	cmp	r3, r2
 800427c:	d901      	bls.n	8004282 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800427e:	2303      	movs	r3, #3
 8004280:	e0d7      	b.n	8004432 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004282:	4b4b      	ldr	r3, [pc, #300]	; (80043b0 <HAL_RCC_OscConfig+0x4ac>)
 8004284:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004286:	f003 0302 	and.w	r3, r3, #2
 800428a:	2b00      	cmp	r3, #0
 800428c:	d0ee      	beq.n	800426c <HAL_RCC_OscConfig+0x368>
 800428e:	e014      	b.n	80042ba <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004290:	f7fe f866 	bl	8002360 <HAL_GetTick>
 8004294:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004296:	e00a      	b.n	80042ae <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004298:	f7fe f862 	bl	8002360 <HAL_GetTick>
 800429c:	4602      	mov	r2, r0
 800429e:	693b      	ldr	r3, [r7, #16]
 80042a0:	1ad3      	subs	r3, r2, r3
 80042a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d901      	bls.n	80042ae <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80042aa:	2303      	movs	r3, #3
 80042ac:	e0c1      	b.n	8004432 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042ae:	4b40      	ldr	r3, [pc, #256]	; (80043b0 <HAL_RCC_OscConfig+0x4ac>)
 80042b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042b2:	f003 0302 	and.w	r3, r3, #2
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d1ee      	bne.n	8004298 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80042ba:	7dfb      	ldrb	r3, [r7, #23]
 80042bc:	2b01      	cmp	r3, #1
 80042be:	d105      	bne.n	80042cc <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042c0:	4b3b      	ldr	r3, [pc, #236]	; (80043b0 <HAL_RCC_OscConfig+0x4ac>)
 80042c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042c4:	4a3a      	ldr	r2, [pc, #232]	; (80043b0 <HAL_RCC_OscConfig+0x4ac>)
 80042c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042ca:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	699b      	ldr	r3, [r3, #24]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	f000 80ad 	beq.w	8004430 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80042d6:	4b36      	ldr	r3, [pc, #216]	; (80043b0 <HAL_RCC_OscConfig+0x4ac>)
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	f003 030c 	and.w	r3, r3, #12
 80042de:	2b08      	cmp	r3, #8
 80042e0:	d060      	beq.n	80043a4 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	699b      	ldr	r3, [r3, #24]
 80042e6:	2b02      	cmp	r3, #2
 80042e8:	d145      	bne.n	8004376 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042ea:	4b33      	ldr	r3, [pc, #204]	; (80043b8 <HAL_RCC_OscConfig+0x4b4>)
 80042ec:	2200      	movs	r2, #0
 80042ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042f0:	f7fe f836 	bl	8002360 <HAL_GetTick>
 80042f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042f6:	e008      	b.n	800430a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042f8:	f7fe f832 	bl	8002360 <HAL_GetTick>
 80042fc:	4602      	mov	r2, r0
 80042fe:	693b      	ldr	r3, [r7, #16]
 8004300:	1ad3      	subs	r3, r2, r3
 8004302:	2b02      	cmp	r3, #2
 8004304:	d901      	bls.n	800430a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004306:	2303      	movs	r3, #3
 8004308:	e093      	b.n	8004432 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800430a:	4b29      	ldr	r3, [pc, #164]	; (80043b0 <HAL_RCC_OscConfig+0x4ac>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004312:	2b00      	cmp	r3, #0
 8004314:	d1f0      	bne.n	80042f8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	69da      	ldr	r2, [r3, #28]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6a1b      	ldr	r3, [r3, #32]
 800431e:	431a      	orrs	r2, r3
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004324:	019b      	lsls	r3, r3, #6
 8004326:	431a      	orrs	r2, r3
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800432c:	085b      	lsrs	r3, r3, #1
 800432e:	3b01      	subs	r3, #1
 8004330:	041b      	lsls	r3, r3, #16
 8004332:	431a      	orrs	r2, r3
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004338:	061b      	lsls	r3, r3, #24
 800433a:	431a      	orrs	r2, r3
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004340:	071b      	lsls	r3, r3, #28
 8004342:	491b      	ldr	r1, [pc, #108]	; (80043b0 <HAL_RCC_OscConfig+0x4ac>)
 8004344:	4313      	orrs	r3, r2
 8004346:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004348:	4b1b      	ldr	r3, [pc, #108]	; (80043b8 <HAL_RCC_OscConfig+0x4b4>)
 800434a:	2201      	movs	r2, #1
 800434c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800434e:	f7fe f807 	bl	8002360 <HAL_GetTick>
 8004352:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004354:	e008      	b.n	8004368 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004356:	f7fe f803 	bl	8002360 <HAL_GetTick>
 800435a:	4602      	mov	r2, r0
 800435c:	693b      	ldr	r3, [r7, #16]
 800435e:	1ad3      	subs	r3, r2, r3
 8004360:	2b02      	cmp	r3, #2
 8004362:	d901      	bls.n	8004368 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004364:	2303      	movs	r3, #3
 8004366:	e064      	b.n	8004432 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004368:	4b11      	ldr	r3, [pc, #68]	; (80043b0 <HAL_RCC_OscConfig+0x4ac>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004370:	2b00      	cmp	r3, #0
 8004372:	d0f0      	beq.n	8004356 <HAL_RCC_OscConfig+0x452>
 8004374:	e05c      	b.n	8004430 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004376:	4b10      	ldr	r3, [pc, #64]	; (80043b8 <HAL_RCC_OscConfig+0x4b4>)
 8004378:	2200      	movs	r2, #0
 800437a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800437c:	f7fd fff0 	bl	8002360 <HAL_GetTick>
 8004380:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004382:	e008      	b.n	8004396 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004384:	f7fd ffec 	bl	8002360 <HAL_GetTick>
 8004388:	4602      	mov	r2, r0
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	1ad3      	subs	r3, r2, r3
 800438e:	2b02      	cmp	r3, #2
 8004390:	d901      	bls.n	8004396 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004392:	2303      	movs	r3, #3
 8004394:	e04d      	b.n	8004432 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004396:	4b06      	ldr	r3, [pc, #24]	; (80043b0 <HAL_RCC_OscConfig+0x4ac>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d1f0      	bne.n	8004384 <HAL_RCC_OscConfig+0x480>
 80043a2:	e045      	b.n	8004430 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	699b      	ldr	r3, [r3, #24]
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	d107      	bne.n	80043bc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	e040      	b.n	8004432 <HAL_RCC_OscConfig+0x52e>
 80043b0:	40023800 	.word	0x40023800
 80043b4:	40007000 	.word	0x40007000
 80043b8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80043bc:	4b1f      	ldr	r3, [pc, #124]	; (800443c <HAL_RCC_OscConfig+0x538>)
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	699b      	ldr	r3, [r3, #24]
 80043c6:	2b01      	cmp	r3, #1
 80043c8:	d030      	beq.n	800442c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043d4:	429a      	cmp	r2, r3
 80043d6:	d129      	bne.n	800442c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043e2:	429a      	cmp	r2, r3
 80043e4:	d122      	bne.n	800442c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80043e6:	68fa      	ldr	r2, [r7, #12]
 80043e8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80043ec:	4013      	ands	r3, r2
 80043ee:	687a      	ldr	r2, [r7, #4]
 80043f0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80043f2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d119      	bne.n	800442c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004402:	085b      	lsrs	r3, r3, #1
 8004404:	3b01      	subs	r3, #1
 8004406:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004408:	429a      	cmp	r2, r3
 800440a:	d10f      	bne.n	800442c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004416:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004418:	429a      	cmp	r2, r3
 800441a:	d107      	bne.n	800442c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004426:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004428:	429a      	cmp	r2, r3
 800442a:	d001      	beq.n	8004430 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e000      	b.n	8004432 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004430:	2300      	movs	r3, #0
}
 8004432:	4618      	mov	r0, r3
 8004434:	3718      	adds	r7, #24
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}
 800443a:	bf00      	nop
 800443c:	40023800 	.word	0x40023800

08004440 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b082      	sub	sp, #8
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d101      	bne.n	8004452 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	e041      	b.n	80044d6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004458:	b2db      	uxtb	r3, r3
 800445a:	2b00      	cmp	r3, #0
 800445c:	d106      	bne.n	800446c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004466:	6878      	ldr	r0, [r7, #4]
 8004468:	f7fd fd40 	bl	8001eec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2202      	movs	r2, #2
 8004470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	3304      	adds	r3, #4
 800447c:	4619      	mov	r1, r3
 800447e:	4610      	mov	r0, r2
 8004480:	f000 fbf0 	bl	8004c64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2201      	movs	r2, #1
 8004488:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2201      	movs	r2, #1
 8004490:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2201      	movs	r2, #1
 8004498:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2201      	movs	r2, #1
 80044a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2201      	movs	r2, #1
 80044a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2201      	movs	r2, #1
 80044b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2201      	movs	r2, #1
 80044b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2201      	movs	r2, #1
 80044c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2201      	movs	r2, #1
 80044c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2201      	movs	r2, #1
 80044d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80044d4:	2300      	movs	r3, #0
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	3708      	adds	r7, #8
 80044da:	46bd      	mov	sp, r7
 80044dc:	bd80      	pop	{r7, pc}

080044de <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80044de:	b580      	push	{r7, lr}
 80044e0:	b082      	sub	sp, #8
 80044e2:	af00      	add	r7, sp, #0
 80044e4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d101      	bne.n	80044f0 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	e041      	b.n	8004574 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044f6:	b2db      	uxtb	r3, r3
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d106      	bne.n	800450a <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2200      	movs	r2, #0
 8004500:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004504:	6878      	ldr	r0, [r7, #4]
 8004506:	f000 f839 	bl	800457c <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2202      	movs	r2, #2
 800450e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	3304      	adds	r3, #4
 800451a:	4619      	mov	r1, r3
 800451c:	4610      	mov	r0, r2
 800451e:	f000 fba1 	bl	8004c64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2201      	movs	r2, #1
 8004526:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2201      	movs	r2, #1
 800452e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2201      	movs	r2, #1
 8004536:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2201      	movs	r2, #1
 800453e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2201      	movs	r2, #1
 8004546:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2201      	movs	r2, #1
 800454e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2201      	movs	r2, #1
 8004556:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2201      	movs	r2, #1
 800455e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2201      	movs	r2, #1
 8004566:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2201      	movs	r2, #1
 800456e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004572:	2300      	movs	r3, #0
}
 8004574:	4618      	mov	r0, r3
 8004576:	3708      	adds	r7, #8
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}

0800457c <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800457c:	b480      	push	{r7}
 800457e:	b083      	sub	sp, #12
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004584:	bf00      	nop
 8004586:	370c      	adds	r7, #12
 8004588:	46bd      	mov	sp, r7
 800458a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458e:	4770      	bx	lr

08004590 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b084      	sub	sp, #16
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
 8004598:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800459a:	2300      	movs	r3, #0
 800459c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d109      	bne.n	80045b8 <HAL_TIM_OC_Start_IT+0x28>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	2b01      	cmp	r3, #1
 80045ae:	bf14      	ite	ne
 80045b0:	2301      	movne	r3, #1
 80045b2:	2300      	moveq	r3, #0
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	e022      	b.n	80045fe <HAL_TIM_OC_Start_IT+0x6e>
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	2b04      	cmp	r3, #4
 80045bc:	d109      	bne.n	80045d2 <HAL_TIM_OC_Start_IT+0x42>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80045c4:	b2db      	uxtb	r3, r3
 80045c6:	2b01      	cmp	r3, #1
 80045c8:	bf14      	ite	ne
 80045ca:	2301      	movne	r3, #1
 80045cc:	2300      	moveq	r3, #0
 80045ce:	b2db      	uxtb	r3, r3
 80045d0:	e015      	b.n	80045fe <HAL_TIM_OC_Start_IT+0x6e>
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	2b08      	cmp	r3, #8
 80045d6:	d109      	bne.n	80045ec <HAL_TIM_OC_Start_IT+0x5c>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80045de:	b2db      	uxtb	r3, r3
 80045e0:	2b01      	cmp	r3, #1
 80045e2:	bf14      	ite	ne
 80045e4:	2301      	movne	r3, #1
 80045e6:	2300      	moveq	r3, #0
 80045e8:	b2db      	uxtb	r3, r3
 80045ea:	e008      	b.n	80045fe <HAL_TIM_OC_Start_IT+0x6e>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045f2:	b2db      	uxtb	r3, r3
 80045f4:	2b01      	cmp	r3, #1
 80045f6:	bf14      	ite	ne
 80045f8:	2301      	movne	r3, #1
 80045fa:	2300      	moveq	r3, #0
 80045fc:	b2db      	uxtb	r3, r3
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d001      	beq.n	8004606 <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	e0c7      	b.n	8004796 <HAL_TIM_OC_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d104      	bne.n	8004616 <HAL_TIM_OC_Start_IT+0x86>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2202      	movs	r2, #2
 8004610:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004614:	e013      	b.n	800463e <HAL_TIM_OC_Start_IT+0xae>
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	2b04      	cmp	r3, #4
 800461a:	d104      	bne.n	8004626 <HAL_TIM_OC_Start_IT+0x96>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2202      	movs	r2, #2
 8004620:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004624:	e00b      	b.n	800463e <HAL_TIM_OC_Start_IT+0xae>
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	2b08      	cmp	r3, #8
 800462a:	d104      	bne.n	8004636 <HAL_TIM_OC_Start_IT+0xa6>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2202      	movs	r2, #2
 8004630:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004634:	e003      	b.n	800463e <HAL_TIM_OC_Start_IT+0xae>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2202      	movs	r2, #2
 800463a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	2b0c      	cmp	r3, #12
 8004642:	d841      	bhi.n	80046c8 <HAL_TIM_OC_Start_IT+0x138>
 8004644:	a201      	add	r2, pc, #4	; (adr r2, 800464c <HAL_TIM_OC_Start_IT+0xbc>)
 8004646:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800464a:	bf00      	nop
 800464c:	08004681 	.word	0x08004681
 8004650:	080046c9 	.word	0x080046c9
 8004654:	080046c9 	.word	0x080046c9
 8004658:	080046c9 	.word	0x080046c9
 800465c:	08004693 	.word	0x08004693
 8004660:	080046c9 	.word	0x080046c9
 8004664:	080046c9 	.word	0x080046c9
 8004668:	080046c9 	.word	0x080046c9
 800466c:	080046a5 	.word	0x080046a5
 8004670:	080046c9 	.word	0x080046c9
 8004674:	080046c9 	.word	0x080046c9
 8004678:	080046c9 	.word	0x080046c9
 800467c:	080046b7 	.word	0x080046b7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	68da      	ldr	r2, [r3, #12]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f042 0202 	orr.w	r2, r2, #2
 800468e:	60da      	str	r2, [r3, #12]
      break;
 8004690:	e01d      	b.n	80046ce <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	68da      	ldr	r2, [r3, #12]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f042 0204 	orr.w	r2, r2, #4
 80046a0:	60da      	str	r2, [r3, #12]
      break;
 80046a2:	e014      	b.n	80046ce <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	68da      	ldr	r2, [r3, #12]
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f042 0208 	orr.w	r2, r2, #8
 80046b2:	60da      	str	r2, [r3, #12]
      break;
 80046b4:	e00b      	b.n	80046ce <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	68da      	ldr	r2, [r3, #12]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f042 0210 	orr.w	r2, r2, #16
 80046c4:	60da      	str	r2, [r3, #12]
      break;
 80046c6:	e002      	b.n	80046ce <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 80046c8:	2301      	movs	r3, #1
 80046ca:	73fb      	strb	r3, [r7, #15]
      break;
 80046cc:	bf00      	nop
  }

  if (status == HAL_OK)
 80046ce:	7bfb      	ldrb	r3, [r7, #15]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d15f      	bne.n	8004794 <HAL_TIM_OC_Start_IT+0x204>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	2201      	movs	r2, #1
 80046da:	6839      	ldr	r1, [r7, #0]
 80046dc:	4618      	mov	r0, r3
 80046de:	f000 fdab 	bl	8005238 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a2e      	ldr	r2, [pc, #184]	; (80047a0 <HAL_TIM_OC_Start_IT+0x210>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d004      	beq.n	80046f6 <HAL_TIM_OC_Start_IT+0x166>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4a2c      	ldr	r2, [pc, #176]	; (80047a4 <HAL_TIM_OC_Start_IT+0x214>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d101      	bne.n	80046fa <HAL_TIM_OC_Start_IT+0x16a>
 80046f6:	2301      	movs	r3, #1
 80046f8:	e000      	b.n	80046fc <HAL_TIM_OC_Start_IT+0x16c>
 80046fa:	2300      	movs	r3, #0
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d007      	beq.n	8004710 <HAL_TIM_OC_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800470e:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a22      	ldr	r2, [pc, #136]	; (80047a0 <HAL_TIM_OC_Start_IT+0x210>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d022      	beq.n	8004760 <HAL_TIM_OC_Start_IT+0x1d0>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004722:	d01d      	beq.n	8004760 <HAL_TIM_OC_Start_IT+0x1d0>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a1f      	ldr	r2, [pc, #124]	; (80047a8 <HAL_TIM_OC_Start_IT+0x218>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d018      	beq.n	8004760 <HAL_TIM_OC_Start_IT+0x1d0>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a1e      	ldr	r2, [pc, #120]	; (80047ac <HAL_TIM_OC_Start_IT+0x21c>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d013      	beq.n	8004760 <HAL_TIM_OC_Start_IT+0x1d0>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a1c      	ldr	r2, [pc, #112]	; (80047b0 <HAL_TIM_OC_Start_IT+0x220>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d00e      	beq.n	8004760 <HAL_TIM_OC_Start_IT+0x1d0>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4a17      	ldr	r2, [pc, #92]	; (80047a4 <HAL_TIM_OC_Start_IT+0x214>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d009      	beq.n	8004760 <HAL_TIM_OC_Start_IT+0x1d0>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a18      	ldr	r2, [pc, #96]	; (80047b4 <HAL_TIM_OC_Start_IT+0x224>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d004      	beq.n	8004760 <HAL_TIM_OC_Start_IT+0x1d0>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4a17      	ldr	r2, [pc, #92]	; (80047b8 <HAL_TIM_OC_Start_IT+0x228>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d111      	bne.n	8004784 <HAL_TIM_OC_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	689b      	ldr	r3, [r3, #8]
 8004766:	f003 0307 	and.w	r3, r3, #7
 800476a:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	2b06      	cmp	r3, #6
 8004770:	d010      	beq.n	8004794 <HAL_TIM_OC_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	681a      	ldr	r2, [r3, #0]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f042 0201 	orr.w	r2, r2, #1
 8004780:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004782:	e007      	b.n	8004794 <HAL_TIM_OC_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f042 0201 	orr.w	r2, r2, #1
 8004792:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004794:	7bfb      	ldrb	r3, [r7, #15]
}
 8004796:	4618      	mov	r0, r3
 8004798:	3710      	adds	r7, #16
 800479a:	46bd      	mov	sp, r7
 800479c:	bd80      	pop	{r7, pc}
 800479e:	bf00      	nop
 80047a0:	40010000 	.word	0x40010000
 80047a4:	40010400 	.word	0x40010400
 80047a8:	40000400 	.word	0x40000400
 80047ac:	40000800 	.word	0x40000800
 80047b0:	40000c00 	.word	0x40000c00
 80047b4:	40014000 	.word	0x40014000
 80047b8:	40001800 	.word	0x40001800

080047bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b082      	sub	sp, #8
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	691b      	ldr	r3, [r3, #16]
 80047ca:	f003 0302 	and.w	r3, r3, #2
 80047ce:	2b02      	cmp	r3, #2
 80047d0:	d122      	bne.n	8004818 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	68db      	ldr	r3, [r3, #12]
 80047d8:	f003 0302 	and.w	r3, r3, #2
 80047dc:	2b02      	cmp	r3, #2
 80047de:	d11b      	bne.n	8004818 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f06f 0202 	mvn.w	r2, #2
 80047e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2201      	movs	r2, #1
 80047ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	699b      	ldr	r3, [r3, #24]
 80047f6:	f003 0303 	and.w	r3, r3, #3
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d003      	beq.n	8004806 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80047fe:	6878      	ldr	r0, [r7, #4]
 8004800:	f000 fa11 	bl	8004c26 <HAL_TIM_IC_CaptureCallback>
 8004804:	e005      	b.n	8004812 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004806:	6878      	ldr	r0, [r7, #4]
 8004808:	f7fc f8c2 	bl	8000990 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800480c:	6878      	ldr	r0, [r7, #4]
 800480e:	f000 fa14 	bl	8004c3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2200      	movs	r2, #0
 8004816:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	691b      	ldr	r3, [r3, #16]
 800481e:	f003 0304 	and.w	r3, r3, #4
 8004822:	2b04      	cmp	r3, #4
 8004824:	d122      	bne.n	800486c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	68db      	ldr	r3, [r3, #12]
 800482c:	f003 0304 	and.w	r3, r3, #4
 8004830:	2b04      	cmp	r3, #4
 8004832:	d11b      	bne.n	800486c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f06f 0204 	mvn.w	r2, #4
 800483c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2202      	movs	r2, #2
 8004842:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	699b      	ldr	r3, [r3, #24]
 800484a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800484e:	2b00      	cmp	r3, #0
 8004850:	d003      	beq.n	800485a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004852:	6878      	ldr	r0, [r7, #4]
 8004854:	f000 f9e7 	bl	8004c26 <HAL_TIM_IC_CaptureCallback>
 8004858:	e005      	b.n	8004866 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800485a:	6878      	ldr	r0, [r7, #4]
 800485c:	f7fc f898 	bl	8000990 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004860:	6878      	ldr	r0, [r7, #4]
 8004862:	f000 f9ea 	bl	8004c3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2200      	movs	r2, #0
 800486a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	691b      	ldr	r3, [r3, #16]
 8004872:	f003 0308 	and.w	r3, r3, #8
 8004876:	2b08      	cmp	r3, #8
 8004878:	d122      	bne.n	80048c0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	68db      	ldr	r3, [r3, #12]
 8004880:	f003 0308 	and.w	r3, r3, #8
 8004884:	2b08      	cmp	r3, #8
 8004886:	d11b      	bne.n	80048c0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f06f 0208 	mvn.w	r2, #8
 8004890:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2204      	movs	r2, #4
 8004896:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	69db      	ldr	r3, [r3, #28]
 800489e:	f003 0303 	and.w	r3, r3, #3
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d003      	beq.n	80048ae <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	f000 f9bd 	bl	8004c26 <HAL_TIM_IC_CaptureCallback>
 80048ac:	e005      	b.n	80048ba <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048ae:	6878      	ldr	r0, [r7, #4]
 80048b0:	f7fc f86e 	bl	8000990 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048b4:	6878      	ldr	r0, [r7, #4]
 80048b6:	f000 f9c0 	bl	8004c3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	691b      	ldr	r3, [r3, #16]
 80048c6:	f003 0310 	and.w	r3, r3, #16
 80048ca:	2b10      	cmp	r3, #16
 80048cc:	d122      	bne.n	8004914 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	68db      	ldr	r3, [r3, #12]
 80048d4:	f003 0310 	and.w	r3, r3, #16
 80048d8:	2b10      	cmp	r3, #16
 80048da:	d11b      	bne.n	8004914 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f06f 0210 	mvn.w	r2, #16
 80048e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2208      	movs	r2, #8
 80048ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	69db      	ldr	r3, [r3, #28]
 80048f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d003      	beq.n	8004902 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048fa:	6878      	ldr	r0, [r7, #4]
 80048fc:	f000 f993 	bl	8004c26 <HAL_TIM_IC_CaptureCallback>
 8004900:	e005      	b.n	800490e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004902:	6878      	ldr	r0, [r7, #4]
 8004904:	f7fc f844 	bl	8000990 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004908:	6878      	ldr	r0, [r7, #4]
 800490a:	f000 f996 	bl	8004c3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2200      	movs	r2, #0
 8004912:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	691b      	ldr	r3, [r3, #16]
 800491a:	f003 0301 	and.w	r3, r3, #1
 800491e:	2b01      	cmp	r3, #1
 8004920:	d10e      	bne.n	8004940 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	68db      	ldr	r3, [r3, #12]
 8004928:	f003 0301 	and.w	r3, r3, #1
 800492c:	2b01      	cmp	r3, #1
 800492e:	d107      	bne.n	8004940 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f06f 0201 	mvn.w	r2, #1
 8004938:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f000 f969 	bl	8004c12 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	691b      	ldr	r3, [r3, #16]
 8004946:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800494a:	2b80      	cmp	r3, #128	; 0x80
 800494c:	d10e      	bne.n	800496c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	68db      	ldr	r3, [r3, #12]
 8004954:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004958:	2b80      	cmp	r3, #128	; 0x80
 800495a:	d107      	bne.n	800496c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004964:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004966:	6878      	ldr	r0, [r7, #4]
 8004968:	f000 fd12 	bl	8005390 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	691b      	ldr	r3, [r3, #16]
 8004972:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004976:	2b40      	cmp	r3, #64	; 0x40
 8004978:	d10e      	bne.n	8004998 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	68db      	ldr	r3, [r3, #12]
 8004980:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004984:	2b40      	cmp	r3, #64	; 0x40
 8004986:	d107      	bne.n	8004998 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004990:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004992:	6878      	ldr	r0, [r7, #4]
 8004994:	f000 f95b 	bl	8004c4e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	691b      	ldr	r3, [r3, #16]
 800499e:	f003 0320 	and.w	r3, r3, #32
 80049a2:	2b20      	cmp	r3, #32
 80049a4:	d10e      	bne.n	80049c4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	68db      	ldr	r3, [r3, #12]
 80049ac:	f003 0320 	and.w	r3, r3, #32
 80049b0:	2b20      	cmp	r3, #32
 80049b2:	d107      	bne.n	80049c4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f06f 0220 	mvn.w	r2, #32
 80049bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	f000 fcdc 	bl	800537c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80049c4:	bf00      	nop
 80049c6:	3708      	adds	r7, #8
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bd80      	pop	{r7, pc}

080049cc <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b086      	sub	sp, #24
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	60f8      	str	r0, [r7, #12]
 80049d4:	60b9      	str	r1, [r7, #8]
 80049d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049d8:	2300      	movs	r3, #0
 80049da:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049e2:	2b01      	cmp	r3, #1
 80049e4:	d101      	bne.n	80049ea <HAL_TIM_OC_ConfigChannel+0x1e>
 80049e6:	2302      	movs	r3, #2
 80049e8:	e048      	b.n	8004a7c <HAL_TIM_OC_ConfigChannel+0xb0>
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	2201      	movs	r2, #1
 80049ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2b0c      	cmp	r3, #12
 80049f6:	d839      	bhi.n	8004a6c <HAL_TIM_OC_ConfigChannel+0xa0>
 80049f8:	a201      	add	r2, pc, #4	; (adr r2, 8004a00 <HAL_TIM_OC_ConfigChannel+0x34>)
 80049fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049fe:	bf00      	nop
 8004a00:	08004a35 	.word	0x08004a35
 8004a04:	08004a6d 	.word	0x08004a6d
 8004a08:	08004a6d 	.word	0x08004a6d
 8004a0c:	08004a6d 	.word	0x08004a6d
 8004a10:	08004a43 	.word	0x08004a43
 8004a14:	08004a6d 	.word	0x08004a6d
 8004a18:	08004a6d 	.word	0x08004a6d
 8004a1c:	08004a6d 	.word	0x08004a6d
 8004a20:	08004a51 	.word	0x08004a51
 8004a24:	08004a6d 	.word	0x08004a6d
 8004a28:	08004a6d 	.word	0x08004a6d
 8004a2c:	08004a6d 	.word	0x08004a6d
 8004a30:	08004a5f 	.word	0x08004a5f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	68b9      	ldr	r1, [r7, #8]
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	f000 f9b2 	bl	8004da4 <TIM_OC1_SetConfig>
      break;
 8004a40:	e017      	b.n	8004a72 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	68b9      	ldr	r1, [r7, #8]
 8004a48:	4618      	mov	r0, r3
 8004a4a:	f000 fa1b 	bl	8004e84 <TIM_OC2_SetConfig>
      break;
 8004a4e:	e010      	b.n	8004a72 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	68b9      	ldr	r1, [r7, #8]
 8004a56:	4618      	mov	r0, r3
 8004a58:	f000 fa8a 	bl	8004f70 <TIM_OC3_SetConfig>
      break;
 8004a5c:	e009      	b.n	8004a72 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	68b9      	ldr	r1, [r7, #8]
 8004a64:	4618      	mov	r0, r3
 8004a66:	f000 faf7 	bl	8005058 <TIM_OC4_SetConfig>
      break;
 8004a6a:	e002      	b.n	8004a72 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	75fb      	strb	r3, [r7, #23]
      break;
 8004a70:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2200      	movs	r2, #0
 8004a76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004a7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	3718      	adds	r7, #24
 8004a80:	46bd      	mov	sp, r7
 8004a82:	bd80      	pop	{r7, pc}

08004a84 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b084      	sub	sp, #16
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
 8004a8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a8e:	2300      	movs	r3, #0
 8004a90:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a98:	2b01      	cmp	r3, #1
 8004a9a:	d101      	bne.n	8004aa0 <HAL_TIM_ConfigClockSource+0x1c>
 8004a9c:	2302      	movs	r3, #2
 8004a9e:	e0b4      	b.n	8004c0a <HAL_TIM_ConfigClockSource+0x186>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2202      	movs	r2, #2
 8004aac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004abe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ac0:	68bb      	ldr	r3, [r7, #8]
 8004ac2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ac6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	68ba      	ldr	r2, [r7, #8]
 8004ace:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ad8:	d03e      	beq.n	8004b58 <HAL_TIM_ConfigClockSource+0xd4>
 8004ada:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ade:	f200 8087 	bhi.w	8004bf0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ae2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ae6:	f000 8086 	beq.w	8004bf6 <HAL_TIM_ConfigClockSource+0x172>
 8004aea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004aee:	d87f      	bhi.n	8004bf0 <HAL_TIM_ConfigClockSource+0x16c>
 8004af0:	2b70      	cmp	r3, #112	; 0x70
 8004af2:	d01a      	beq.n	8004b2a <HAL_TIM_ConfigClockSource+0xa6>
 8004af4:	2b70      	cmp	r3, #112	; 0x70
 8004af6:	d87b      	bhi.n	8004bf0 <HAL_TIM_ConfigClockSource+0x16c>
 8004af8:	2b60      	cmp	r3, #96	; 0x60
 8004afa:	d050      	beq.n	8004b9e <HAL_TIM_ConfigClockSource+0x11a>
 8004afc:	2b60      	cmp	r3, #96	; 0x60
 8004afe:	d877      	bhi.n	8004bf0 <HAL_TIM_ConfigClockSource+0x16c>
 8004b00:	2b50      	cmp	r3, #80	; 0x50
 8004b02:	d03c      	beq.n	8004b7e <HAL_TIM_ConfigClockSource+0xfa>
 8004b04:	2b50      	cmp	r3, #80	; 0x50
 8004b06:	d873      	bhi.n	8004bf0 <HAL_TIM_ConfigClockSource+0x16c>
 8004b08:	2b40      	cmp	r3, #64	; 0x40
 8004b0a:	d058      	beq.n	8004bbe <HAL_TIM_ConfigClockSource+0x13a>
 8004b0c:	2b40      	cmp	r3, #64	; 0x40
 8004b0e:	d86f      	bhi.n	8004bf0 <HAL_TIM_ConfigClockSource+0x16c>
 8004b10:	2b30      	cmp	r3, #48	; 0x30
 8004b12:	d064      	beq.n	8004bde <HAL_TIM_ConfigClockSource+0x15a>
 8004b14:	2b30      	cmp	r3, #48	; 0x30
 8004b16:	d86b      	bhi.n	8004bf0 <HAL_TIM_ConfigClockSource+0x16c>
 8004b18:	2b20      	cmp	r3, #32
 8004b1a:	d060      	beq.n	8004bde <HAL_TIM_ConfigClockSource+0x15a>
 8004b1c:	2b20      	cmp	r3, #32
 8004b1e:	d867      	bhi.n	8004bf0 <HAL_TIM_ConfigClockSource+0x16c>
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d05c      	beq.n	8004bde <HAL_TIM_ConfigClockSource+0x15a>
 8004b24:	2b10      	cmp	r3, #16
 8004b26:	d05a      	beq.n	8004bde <HAL_TIM_ConfigClockSource+0x15a>
 8004b28:	e062      	b.n	8004bf0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6818      	ldr	r0, [r3, #0]
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	6899      	ldr	r1, [r3, #8]
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	685a      	ldr	r2, [r3, #4]
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	68db      	ldr	r3, [r3, #12]
 8004b3a:	f000 fb5d 	bl	80051f8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	689b      	ldr	r3, [r3, #8]
 8004b44:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b46:	68bb      	ldr	r3, [r7, #8]
 8004b48:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004b4c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	68ba      	ldr	r2, [r7, #8]
 8004b54:	609a      	str	r2, [r3, #8]
      break;
 8004b56:	e04f      	b.n	8004bf8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6818      	ldr	r0, [r3, #0]
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	6899      	ldr	r1, [r3, #8]
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	685a      	ldr	r2, [r3, #4]
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	68db      	ldr	r3, [r3, #12]
 8004b68:	f000 fb46 	bl	80051f8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	689a      	ldr	r2, [r3, #8]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b7a:	609a      	str	r2, [r3, #8]
      break;
 8004b7c:	e03c      	b.n	8004bf8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6818      	ldr	r0, [r3, #0]
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	6859      	ldr	r1, [r3, #4]
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	68db      	ldr	r3, [r3, #12]
 8004b8a:	461a      	mov	r2, r3
 8004b8c:	f000 faba 	bl	8005104 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	2150      	movs	r1, #80	; 0x50
 8004b96:	4618      	mov	r0, r3
 8004b98:	f000 fb13 	bl	80051c2 <TIM_ITRx_SetConfig>
      break;
 8004b9c:	e02c      	b.n	8004bf8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6818      	ldr	r0, [r3, #0]
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	6859      	ldr	r1, [r3, #4]
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	68db      	ldr	r3, [r3, #12]
 8004baa:	461a      	mov	r2, r3
 8004bac:	f000 fad9 	bl	8005162 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	2160      	movs	r1, #96	; 0x60
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	f000 fb03 	bl	80051c2 <TIM_ITRx_SetConfig>
      break;
 8004bbc:	e01c      	b.n	8004bf8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6818      	ldr	r0, [r3, #0]
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	6859      	ldr	r1, [r3, #4]
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	68db      	ldr	r3, [r3, #12]
 8004bca:	461a      	mov	r2, r3
 8004bcc:	f000 fa9a 	bl	8005104 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	2140      	movs	r1, #64	; 0x40
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	f000 faf3 	bl	80051c2 <TIM_ITRx_SetConfig>
      break;
 8004bdc:	e00c      	b.n	8004bf8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681a      	ldr	r2, [r3, #0]
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4619      	mov	r1, r3
 8004be8:	4610      	mov	r0, r2
 8004bea:	f000 faea 	bl	80051c2 <TIM_ITRx_SetConfig>
      break;
 8004bee:	e003      	b.n	8004bf8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	73fb      	strb	r3, [r7, #15]
      break;
 8004bf4:	e000      	b.n	8004bf8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004bf6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2200      	movs	r2, #0
 8004c04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004c08:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3710      	adds	r7, #16
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}

08004c12 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c12:	b480      	push	{r7}
 8004c14:	b083      	sub	sp, #12
 8004c16:	af00      	add	r7, sp, #0
 8004c18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004c1a:	bf00      	nop
 8004c1c:	370c      	adds	r7, #12
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c24:	4770      	bx	lr

08004c26 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004c26:	b480      	push	{r7}
 8004c28:	b083      	sub	sp, #12
 8004c2a:	af00      	add	r7, sp, #0
 8004c2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004c2e:	bf00      	nop
 8004c30:	370c      	adds	r7, #12
 8004c32:	46bd      	mov	sp, r7
 8004c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c38:	4770      	bx	lr

08004c3a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004c3a:	b480      	push	{r7}
 8004c3c:	b083      	sub	sp, #12
 8004c3e:	af00      	add	r7, sp, #0
 8004c40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004c42:	bf00      	nop
 8004c44:	370c      	adds	r7, #12
 8004c46:	46bd      	mov	sp, r7
 8004c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4c:	4770      	bx	lr

08004c4e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004c4e:	b480      	push	{r7}
 8004c50:	b083      	sub	sp, #12
 8004c52:	af00      	add	r7, sp, #0
 8004c54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004c56:	bf00      	nop
 8004c58:	370c      	adds	r7, #12
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c60:	4770      	bx	lr
	...

08004c64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004c64:	b480      	push	{r7}
 8004c66:	b085      	sub	sp, #20
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
 8004c6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	4a40      	ldr	r2, [pc, #256]	; (8004d78 <TIM_Base_SetConfig+0x114>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d013      	beq.n	8004ca4 <TIM_Base_SetConfig+0x40>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c82:	d00f      	beq.n	8004ca4 <TIM_Base_SetConfig+0x40>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	4a3d      	ldr	r2, [pc, #244]	; (8004d7c <TIM_Base_SetConfig+0x118>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d00b      	beq.n	8004ca4 <TIM_Base_SetConfig+0x40>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	4a3c      	ldr	r2, [pc, #240]	; (8004d80 <TIM_Base_SetConfig+0x11c>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d007      	beq.n	8004ca4 <TIM_Base_SetConfig+0x40>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	4a3b      	ldr	r2, [pc, #236]	; (8004d84 <TIM_Base_SetConfig+0x120>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d003      	beq.n	8004ca4 <TIM_Base_SetConfig+0x40>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	4a3a      	ldr	r2, [pc, #232]	; (8004d88 <TIM_Base_SetConfig+0x124>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d108      	bne.n	8004cb6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004caa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	68fa      	ldr	r2, [r7, #12]
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	4a2f      	ldr	r2, [pc, #188]	; (8004d78 <TIM_Base_SetConfig+0x114>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d02b      	beq.n	8004d16 <TIM_Base_SetConfig+0xb2>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cc4:	d027      	beq.n	8004d16 <TIM_Base_SetConfig+0xb2>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	4a2c      	ldr	r2, [pc, #176]	; (8004d7c <TIM_Base_SetConfig+0x118>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d023      	beq.n	8004d16 <TIM_Base_SetConfig+0xb2>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	4a2b      	ldr	r2, [pc, #172]	; (8004d80 <TIM_Base_SetConfig+0x11c>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d01f      	beq.n	8004d16 <TIM_Base_SetConfig+0xb2>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	4a2a      	ldr	r2, [pc, #168]	; (8004d84 <TIM_Base_SetConfig+0x120>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d01b      	beq.n	8004d16 <TIM_Base_SetConfig+0xb2>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	4a29      	ldr	r2, [pc, #164]	; (8004d88 <TIM_Base_SetConfig+0x124>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d017      	beq.n	8004d16 <TIM_Base_SetConfig+0xb2>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	4a28      	ldr	r2, [pc, #160]	; (8004d8c <TIM_Base_SetConfig+0x128>)
 8004cea:	4293      	cmp	r3, r2
 8004cec:	d013      	beq.n	8004d16 <TIM_Base_SetConfig+0xb2>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	4a27      	ldr	r2, [pc, #156]	; (8004d90 <TIM_Base_SetConfig+0x12c>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d00f      	beq.n	8004d16 <TIM_Base_SetConfig+0xb2>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	4a26      	ldr	r2, [pc, #152]	; (8004d94 <TIM_Base_SetConfig+0x130>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d00b      	beq.n	8004d16 <TIM_Base_SetConfig+0xb2>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	4a25      	ldr	r2, [pc, #148]	; (8004d98 <TIM_Base_SetConfig+0x134>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d007      	beq.n	8004d16 <TIM_Base_SetConfig+0xb2>
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	4a24      	ldr	r2, [pc, #144]	; (8004d9c <TIM_Base_SetConfig+0x138>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d003      	beq.n	8004d16 <TIM_Base_SetConfig+0xb2>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	4a23      	ldr	r2, [pc, #140]	; (8004da0 <TIM_Base_SetConfig+0x13c>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d108      	bne.n	8004d28 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	68db      	ldr	r3, [r3, #12]
 8004d22:	68fa      	ldr	r2, [r7, #12]
 8004d24:	4313      	orrs	r3, r2
 8004d26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	695b      	ldr	r3, [r3, #20]
 8004d32:	4313      	orrs	r3, r2
 8004d34:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	68fa      	ldr	r2, [r7, #12]
 8004d3a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	689a      	ldr	r2, [r3, #8]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	681a      	ldr	r2, [r3, #0]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	4a0a      	ldr	r2, [pc, #40]	; (8004d78 <TIM_Base_SetConfig+0x114>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d003      	beq.n	8004d5c <TIM_Base_SetConfig+0xf8>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	4a0c      	ldr	r2, [pc, #48]	; (8004d88 <TIM_Base_SetConfig+0x124>)
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d103      	bne.n	8004d64 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	691a      	ldr	r2, [r3, #16]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2201      	movs	r2, #1
 8004d68:	615a      	str	r2, [r3, #20]
}
 8004d6a:	bf00      	nop
 8004d6c:	3714      	adds	r7, #20
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d74:	4770      	bx	lr
 8004d76:	bf00      	nop
 8004d78:	40010000 	.word	0x40010000
 8004d7c:	40000400 	.word	0x40000400
 8004d80:	40000800 	.word	0x40000800
 8004d84:	40000c00 	.word	0x40000c00
 8004d88:	40010400 	.word	0x40010400
 8004d8c:	40014000 	.word	0x40014000
 8004d90:	40014400 	.word	0x40014400
 8004d94:	40014800 	.word	0x40014800
 8004d98:	40001800 	.word	0x40001800
 8004d9c:	40001c00 	.word	0x40001c00
 8004da0:	40002000 	.word	0x40002000

08004da4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b087      	sub	sp, #28
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
 8004dac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6a1b      	ldr	r3, [r3, #32]
 8004db2:	f023 0201 	bic.w	r2, r3, #1
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6a1b      	ldr	r3, [r3, #32]
 8004dbe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	699b      	ldr	r3, [r3, #24]
 8004dca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004dd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	f023 0303 	bic.w	r3, r3, #3
 8004dda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	68fa      	ldr	r2, [r7, #12]
 8004de2:	4313      	orrs	r3, r2
 8004de4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	f023 0302 	bic.w	r3, r3, #2
 8004dec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	689b      	ldr	r3, [r3, #8]
 8004df2:	697a      	ldr	r2, [r7, #20]
 8004df4:	4313      	orrs	r3, r2
 8004df6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	4a20      	ldr	r2, [pc, #128]	; (8004e7c <TIM_OC1_SetConfig+0xd8>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d003      	beq.n	8004e08 <TIM_OC1_SetConfig+0x64>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	4a1f      	ldr	r2, [pc, #124]	; (8004e80 <TIM_OC1_SetConfig+0xdc>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d10c      	bne.n	8004e22 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004e08:	697b      	ldr	r3, [r7, #20]
 8004e0a:	f023 0308 	bic.w	r3, r3, #8
 8004e0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	68db      	ldr	r3, [r3, #12]
 8004e14:	697a      	ldr	r2, [r7, #20]
 8004e16:	4313      	orrs	r3, r2
 8004e18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	f023 0304 	bic.w	r3, r3, #4
 8004e20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	4a15      	ldr	r2, [pc, #84]	; (8004e7c <TIM_OC1_SetConfig+0xd8>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d003      	beq.n	8004e32 <TIM_OC1_SetConfig+0x8e>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	4a14      	ldr	r2, [pc, #80]	; (8004e80 <TIM_OC1_SetConfig+0xdc>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d111      	bne.n	8004e56 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004e38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004e3a:	693b      	ldr	r3, [r7, #16]
 8004e3c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004e40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	695b      	ldr	r3, [r3, #20]
 8004e46:	693a      	ldr	r2, [r7, #16]
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	699b      	ldr	r3, [r3, #24]
 8004e50:	693a      	ldr	r2, [r7, #16]
 8004e52:	4313      	orrs	r3, r2
 8004e54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	693a      	ldr	r2, [r7, #16]
 8004e5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	68fa      	ldr	r2, [r7, #12]
 8004e60:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	685a      	ldr	r2, [r3, #4]
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	697a      	ldr	r2, [r7, #20]
 8004e6e:	621a      	str	r2, [r3, #32]
}
 8004e70:	bf00      	nop
 8004e72:	371c      	adds	r7, #28
 8004e74:	46bd      	mov	sp, r7
 8004e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7a:	4770      	bx	lr
 8004e7c:	40010000 	.word	0x40010000
 8004e80:	40010400 	.word	0x40010400

08004e84 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004e84:	b480      	push	{r7}
 8004e86:	b087      	sub	sp, #28
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
 8004e8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6a1b      	ldr	r3, [r3, #32]
 8004e92:	f023 0210 	bic.w	r2, r3, #16
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6a1b      	ldr	r3, [r3, #32]
 8004e9e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	699b      	ldr	r3, [r3, #24]
 8004eaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004eb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004eba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	021b      	lsls	r3, r3, #8
 8004ec2:	68fa      	ldr	r2, [r7, #12]
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	f023 0320 	bic.w	r3, r3, #32
 8004ece:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	689b      	ldr	r3, [r3, #8]
 8004ed4:	011b      	lsls	r3, r3, #4
 8004ed6:	697a      	ldr	r2, [r7, #20]
 8004ed8:	4313      	orrs	r3, r2
 8004eda:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	4a22      	ldr	r2, [pc, #136]	; (8004f68 <TIM_OC2_SetConfig+0xe4>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d003      	beq.n	8004eec <TIM_OC2_SetConfig+0x68>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	4a21      	ldr	r2, [pc, #132]	; (8004f6c <TIM_OC2_SetConfig+0xe8>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d10d      	bne.n	8004f08 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ef2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	68db      	ldr	r3, [r3, #12]
 8004ef8:	011b      	lsls	r3, r3, #4
 8004efa:	697a      	ldr	r2, [r7, #20]
 8004efc:	4313      	orrs	r3, r2
 8004efe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f06:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	4a17      	ldr	r2, [pc, #92]	; (8004f68 <TIM_OC2_SetConfig+0xe4>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d003      	beq.n	8004f18 <TIM_OC2_SetConfig+0x94>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	4a16      	ldr	r2, [pc, #88]	; (8004f6c <TIM_OC2_SetConfig+0xe8>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d113      	bne.n	8004f40 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004f18:	693b      	ldr	r3, [r7, #16]
 8004f1a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004f1e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004f26:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	695b      	ldr	r3, [r3, #20]
 8004f2c:	009b      	lsls	r3, r3, #2
 8004f2e:	693a      	ldr	r2, [r7, #16]
 8004f30:	4313      	orrs	r3, r2
 8004f32:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	699b      	ldr	r3, [r3, #24]
 8004f38:	009b      	lsls	r3, r3, #2
 8004f3a:	693a      	ldr	r2, [r7, #16]
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	693a      	ldr	r2, [r7, #16]
 8004f44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	68fa      	ldr	r2, [r7, #12]
 8004f4a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	685a      	ldr	r2, [r3, #4]
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	697a      	ldr	r2, [r7, #20]
 8004f58:	621a      	str	r2, [r3, #32]
}
 8004f5a:	bf00      	nop
 8004f5c:	371c      	adds	r7, #28
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f64:	4770      	bx	lr
 8004f66:	bf00      	nop
 8004f68:	40010000 	.word	0x40010000
 8004f6c:	40010400 	.word	0x40010400

08004f70 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f70:	b480      	push	{r7}
 8004f72:	b087      	sub	sp, #28
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
 8004f78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6a1b      	ldr	r3, [r3, #32]
 8004f7e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6a1b      	ldr	r3, [r3, #32]
 8004f8a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	69db      	ldr	r3, [r3, #28]
 8004f96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	f023 0303 	bic.w	r3, r3, #3
 8004fa6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	68fa      	ldr	r2, [r7, #12]
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004fb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	689b      	ldr	r3, [r3, #8]
 8004fbe:	021b      	lsls	r3, r3, #8
 8004fc0:	697a      	ldr	r2, [r7, #20]
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	4a21      	ldr	r2, [pc, #132]	; (8005050 <TIM_OC3_SetConfig+0xe0>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d003      	beq.n	8004fd6 <TIM_OC3_SetConfig+0x66>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	4a20      	ldr	r2, [pc, #128]	; (8005054 <TIM_OC3_SetConfig+0xe4>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d10d      	bne.n	8004ff2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004fdc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	68db      	ldr	r3, [r3, #12]
 8004fe2:	021b      	lsls	r3, r3, #8
 8004fe4:	697a      	ldr	r2, [r7, #20]
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004fea:	697b      	ldr	r3, [r7, #20]
 8004fec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004ff0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	4a16      	ldr	r2, [pc, #88]	; (8005050 <TIM_OC3_SetConfig+0xe0>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d003      	beq.n	8005002 <TIM_OC3_SetConfig+0x92>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	4a15      	ldr	r2, [pc, #84]	; (8005054 <TIM_OC3_SetConfig+0xe4>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d113      	bne.n	800502a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005002:	693b      	ldr	r3, [r7, #16]
 8005004:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005008:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800500a:	693b      	ldr	r3, [r7, #16]
 800500c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005010:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	695b      	ldr	r3, [r3, #20]
 8005016:	011b      	lsls	r3, r3, #4
 8005018:	693a      	ldr	r2, [r7, #16]
 800501a:	4313      	orrs	r3, r2
 800501c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	699b      	ldr	r3, [r3, #24]
 8005022:	011b      	lsls	r3, r3, #4
 8005024:	693a      	ldr	r2, [r7, #16]
 8005026:	4313      	orrs	r3, r2
 8005028:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	693a      	ldr	r2, [r7, #16]
 800502e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	68fa      	ldr	r2, [r7, #12]
 8005034:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	685a      	ldr	r2, [r3, #4]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	697a      	ldr	r2, [r7, #20]
 8005042:	621a      	str	r2, [r3, #32]
}
 8005044:	bf00      	nop
 8005046:	371c      	adds	r7, #28
 8005048:	46bd      	mov	sp, r7
 800504a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504e:	4770      	bx	lr
 8005050:	40010000 	.word	0x40010000
 8005054:	40010400 	.word	0x40010400

08005058 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005058:	b480      	push	{r7}
 800505a:	b087      	sub	sp, #28
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
 8005060:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6a1b      	ldr	r3, [r3, #32]
 8005066:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6a1b      	ldr	r3, [r3, #32]
 8005072:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	685b      	ldr	r3, [r3, #4]
 8005078:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	69db      	ldr	r3, [r3, #28]
 800507e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005086:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800508e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	021b      	lsls	r3, r3, #8
 8005096:	68fa      	ldr	r2, [r7, #12]
 8005098:	4313      	orrs	r3, r2
 800509a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800509c:	693b      	ldr	r3, [r7, #16]
 800509e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80050a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	031b      	lsls	r3, r3, #12
 80050aa:	693a      	ldr	r2, [r7, #16]
 80050ac:	4313      	orrs	r3, r2
 80050ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	4a12      	ldr	r2, [pc, #72]	; (80050fc <TIM_OC4_SetConfig+0xa4>)
 80050b4:	4293      	cmp	r3, r2
 80050b6:	d003      	beq.n	80050c0 <TIM_OC4_SetConfig+0x68>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	4a11      	ldr	r2, [pc, #68]	; (8005100 <TIM_OC4_SetConfig+0xa8>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d109      	bne.n	80050d4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80050c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	695b      	ldr	r3, [r3, #20]
 80050cc:	019b      	lsls	r3, r3, #6
 80050ce:	697a      	ldr	r2, [r7, #20]
 80050d0:	4313      	orrs	r3, r2
 80050d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	697a      	ldr	r2, [r7, #20]
 80050d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	68fa      	ldr	r2, [r7, #12]
 80050de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	685a      	ldr	r2, [r3, #4]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	693a      	ldr	r2, [r7, #16]
 80050ec:	621a      	str	r2, [r3, #32]
}
 80050ee:	bf00      	nop
 80050f0:	371c      	adds	r7, #28
 80050f2:	46bd      	mov	sp, r7
 80050f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f8:	4770      	bx	lr
 80050fa:	bf00      	nop
 80050fc:	40010000 	.word	0x40010000
 8005100:	40010400 	.word	0x40010400

08005104 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005104:	b480      	push	{r7}
 8005106:	b087      	sub	sp, #28
 8005108:	af00      	add	r7, sp, #0
 800510a:	60f8      	str	r0, [r7, #12]
 800510c:	60b9      	str	r1, [r7, #8]
 800510e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	6a1b      	ldr	r3, [r3, #32]
 8005114:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	6a1b      	ldr	r3, [r3, #32]
 800511a:	f023 0201 	bic.w	r2, r3, #1
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	699b      	ldr	r3, [r3, #24]
 8005126:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005128:	693b      	ldr	r3, [r7, #16]
 800512a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800512e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	011b      	lsls	r3, r3, #4
 8005134:	693a      	ldr	r2, [r7, #16]
 8005136:	4313      	orrs	r3, r2
 8005138:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	f023 030a 	bic.w	r3, r3, #10
 8005140:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005142:	697a      	ldr	r2, [r7, #20]
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	4313      	orrs	r3, r2
 8005148:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	693a      	ldr	r2, [r7, #16]
 800514e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	697a      	ldr	r2, [r7, #20]
 8005154:	621a      	str	r2, [r3, #32]
}
 8005156:	bf00      	nop
 8005158:	371c      	adds	r7, #28
 800515a:	46bd      	mov	sp, r7
 800515c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005160:	4770      	bx	lr

08005162 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005162:	b480      	push	{r7}
 8005164:	b087      	sub	sp, #28
 8005166:	af00      	add	r7, sp, #0
 8005168:	60f8      	str	r0, [r7, #12]
 800516a:	60b9      	str	r1, [r7, #8]
 800516c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	6a1b      	ldr	r3, [r3, #32]
 8005172:	f023 0210 	bic.w	r2, r3, #16
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	699b      	ldr	r3, [r3, #24]
 800517e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	6a1b      	ldr	r3, [r3, #32]
 8005184:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005186:	697b      	ldr	r3, [r7, #20]
 8005188:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800518c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	031b      	lsls	r3, r3, #12
 8005192:	697a      	ldr	r2, [r7, #20]
 8005194:	4313      	orrs	r3, r2
 8005196:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800519e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	011b      	lsls	r3, r3, #4
 80051a4:	693a      	ldr	r2, [r7, #16]
 80051a6:	4313      	orrs	r3, r2
 80051a8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	697a      	ldr	r2, [r7, #20]
 80051ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	693a      	ldr	r2, [r7, #16]
 80051b4:	621a      	str	r2, [r3, #32]
}
 80051b6:	bf00      	nop
 80051b8:	371c      	adds	r7, #28
 80051ba:	46bd      	mov	sp, r7
 80051bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c0:	4770      	bx	lr

080051c2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80051c2:	b480      	push	{r7}
 80051c4:	b085      	sub	sp, #20
 80051c6:	af00      	add	r7, sp, #0
 80051c8:	6078      	str	r0, [r7, #4]
 80051ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	689b      	ldr	r3, [r3, #8]
 80051d0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051d8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80051da:	683a      	ldr	r2, [r7, #0]
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	4313      	orrs	r3, r2
 80051e0:	f043 0307 	orr.w	r3, r3, #7
 80051e4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	68fa      	ldr	r2, [r7, #12]
 80051ea:	609a      	str	r2, [r3, #8]
}
 80051ec:	bf00      	nop
 80051ee:	3714      	adds	r7, #20
 80051f0:	46bd      	mov	sp, r7
 80051f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f6:	4770      	bx	lr

080051f8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80051f8:	b480      	push	{r7}
 80051fa:	b087      	sub	sp, #28
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	60f8      	str	r0, [r7, #12]
 8005200:	60b9      	str	r1, [r7, #8]
 8005202:	607a      	str	r2, [r7, #4]
 8005204:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	689b      	ldr	r3, [r3, #8]
 800520a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005212:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	021a      	lsls	r2, r3, #8
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	431a      	orrs	r2, r3
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	4313      	orrs	r3, r2
 8005220:	697a      	ldr	r2, [r7, #20]
 8005222:	4313      	orrs	r3, r2
 8005224:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	697a      	ldr	r2, [r7, #20]
 800522a:	609a      	str	r2, [r3, #8]
}
 800522c:	bf00      	nop
 800522e:	371c      	adds	r7, #28
 8005230:	46bd      	mov	sp, r7
 8005232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005236:	4770      	bx	lr

08005238 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005238:	b480      	push	{r7}
 800523a:	b087      	sub	sp, #28
 800523c:	af00      	add	r7, sp, #0
 800523e:	60f8      	str	r0, [r7, #12]
 8005240:	60b9      	str	r1, [r7, #8]
 8005242:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	f003 031f 	and.w	r3, r3, #31
 800524a:	2201      	movs	r2, #1
 800524c:	fa02 f303 	lsl.w	r3, r2, r3
 8005250:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	6a1a      	ldr	r2, [r3, #32]
 8005256:	697b      	ldr	r3, [r7, #20]
 8005258:	43db      	mvns	r3, r3
 800525a:	401a      	ands	r2, r3
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	6a1a      	ldr	r2, [r3, #32]
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	f003 031f 	and.w	r3, r3, #31
 800526a:	6879      	ldr	r1, [r7, #4]
 800526c:	fa01 f303 	lsl.w	r3, r1, r3
 8005270:	431a      	orrs	r2, r3
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	621a      	str	r2, [r3, #32]
}
 8005276:	bf00      	nop
 8005278:	371c      	adds	r7, #28
 800527a:	46bd      	mov	sp, r7
 800527c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005280:	4770      	bx	lr
	...

08005284 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005284:	b480      	push	{r7}
 8005286:	b085      	sub	sp, #20
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
 800528c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005294:	2b01      	cmp	r3, #1
 8005296:	d101      	bne.n	800529c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005298:	2302      	movs	r3, #2
 800529a:	e05a      	b.n	8005352 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2201      	movs	r2, #1
 80052a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2202      	movs	r2, #2
 80052a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	689b      	ldr	r3, [r3, #8]
 80052ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	68fa      	ldr	r2, [r7, #12]
 80052ca:	4313      	orrs	r3, r2
 80052cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	68fa      	ldr	r2, [r7, #12]
 80052d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4a21      	ldr	r2, [pc, #132]	; (8005360 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d022      	beq.n	8005326 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052e8:	d01d      	beq.n	8005326 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4a1d      	ldr	r2, [pc, #116]	; (8005364 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d018      	beq.n	8005326 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4a1b      	ldr	r2, [pc, #108]	; (8005368 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d013      	beq.n	8005326 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4a1a      	ldr	r2, [pc, #104]	; (800536c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d00e      	beq.n	8005326 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a18      	ldr	r2, [pc, #96]	; (8005370 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d009      	beq.n	8005326 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a17      	ldr	r2, [pc, #92]	; (8005374 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d004      	beq.n	8005326 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4a15      	ldr	r2, [pc, #84]	; (8005378 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d10c      	bne.n	8005340 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800532c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	68ba      	ldr	r2, [r7, #8]
 8005334:	4313      	orrs	r3, r2
 8005336:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	68ba      	ldr	r2, [r7, #8]
 800533e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2201      	movs	r2, #1
 8005344:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2200      	movs	r2, #0
 800534c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005350:	2300      	movs	r3, #0
}
 8005352:	4618      	mov	r0, r3
 8005354:	3714      	adds	r7, #20
 8005356:	46bd      	mov	sp, r7
 8005358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535c:	4770      	bx	lr
 800535e:	bf00      	nop
 8005360:	40010000 	.word	0x40010000
 8005364:	40000400 	.word	0x40000400
 8005368:	40000800 	.word	0x40000800
 800536c:	40000c00 	.word	0x40000c00
 8005370:	40010400 	.word	0x40010400
 8005374:	40014000 	.word	0x40014000
 8005378:	40001800 	.word	0x40001800

0800537c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800537c:	b480      	push	{r7}
 800537e:	b083      	sub	sp, #12
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005384:	bf00      	nop
 8005386:	370c      	adds	r7, #12
 8005388:	46bd      	mov	sp, r7
 800538a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538e:	4770      	bx	lr

08005390 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005390:	b480      	push	{r7}
 8005392:	b083      	sub	sp, #12
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005398:	bf00      	nop
 800539a:	370c      	adds	r7, #12
 800539c:	46bd      	mov	sp, r7
 800539e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a2:	4770      	bx	lr

080053a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b082      	sub	sp, #8
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d101      	bne.n	80053b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80053b2:	2301      	movs	r3, #1
 80053b4:	e03f      	b.n	8005436 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053bc:	b2db      	uxtb	r3, r3
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d106      	bne.n	80053d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2200      	movs	r2, #0
 80053c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f7fc fdb6 	bl	8001f3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2224      	movs	r2, #36	; 0x24
 80053d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	68da      	ldr	r2, [r3, #12]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80053e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80053e8:	6878      	ldr	r0, [r7, #4]
 80053ea:	f000 ff3d 	bl	8006268 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	691a      	ldr	r2, [r3, #16]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80053fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	695a      	ldr	r2, [r3, #20]
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800540c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	68da      	ldr	r2, [r3, #12]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800541c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2200      	movs	r2, #0
 8005422:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2220      	movs	r2, #32
 8005428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2220      	movs	r2, #32
 8005430:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005434:	2300      	movs	r3, #0
}
 8005436:	4618      	mov	r0, r3
 8005438:	3708      	adds	r7, #8
 800543a:	46bd      	mov	sp, r7
 800543c:	bd80      	pop	{r7, pc}

0800543e <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 800543e:	b580      	push	{r7, lr}
 8005440:	b082      	sub	sp, #8
 8005442:	af00      	add	r7, sp, #0
 8005444:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d101      	bne.n	8005450 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 800544c:	2301      	movs	r3, #1
 800544e:	e047      	b.n	80054e0 <HAL_HalfDuplex_Init+0xa2>
  /* Check the parameters */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005456:	b2db      	uxtb	r3, r3
 8005458:	2b00      	cmp	r3, #0
 800545a:	d106      	bne.n	800546a <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2200      	movs	r2, #0
 8005460:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	f7fc fd69 	bl	8001f3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2224      	movs	r2, #36	; 0x24
 800546e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	68da      	ldr	r2, [r3, #12]
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005480:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005482:	6878      	ldr	r0, [r7, #4]
 8005484:	f000 fef0 	bl	8006268 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	691a      	ldr	r2, [r3, #16]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005496:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	695a      	ldr	r2, [r3, #20]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 80054a6:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	695a      	ldr	r2, [r3, #20]
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f042 0208 	orr.w	r2, r2, #8
 80054b6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	68da      	ldr	r2, [r3, #12]
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80054c6:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2200      	movs	r2, #0
 80054cc:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2220      	movs	r2, #32
 80054d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2220      	movs	r2, #32
 80054da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80054de:	2300      	movs	r3, #0
}
 80054e0:	4618      	mov	r0, r3
 80054e2:	3708      	adds	r7, #8
 80054e4:	46bd      	mov	sp, r7
 80054e6:	bd80      	pop	{r7, pc}

080054e8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b08a      	sub	sp, #40	; 0x28
 80054ec:	af02      	add	r7, sp, #8
 80054ee:	60f8      	str	r0, [r7, #12]
 80054f0:	60b9      	str	r1, [r7, #8]
 80054f2:	603b      	str	r3, [r7, #0]
 80054f4:	4613      	mov	r3, r2
 80054f6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80054f8:	2300      	movs	r3, #0
 80054fa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005502:	b2db      	uxtb	r3, r3
 8005504:	2b20      	cmp	r3, #32
 8005506:	d17c      	bne.n	8005602 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d002      	beq.n	8005514 <HAL_UART_Transmit+0x2c>
 800550e:	88fb      	ldrh	r3, [r7, #6]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d101      	bne.n	8005518 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005514:	2301      	movs	r3, #1
 8005516:	e075      	b.n	8005604 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800551e:	2b01      	cmp	r3, #1
 8005520:	d101      	bne.n	8005526 <HAL_UART_Transmit+0x3e>
 8005522:	2302      	movs	r3, #2
 8005524:	e06e      	b.n	8005604 <HAL_UART_Transmit+0x11c>
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	2201      	movs	r2, #1
 800552a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	2200      	movs	r2, #0
 8005532:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2221      	movs	r2, #33	; 0x21
 8005538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800553c:	f7fc ff10 	bl	8002360 <HAL_GetTick>
 8005540:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	88fa      	ldrh	r2, [r7, #6]
 8005546:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	88fa      	ldrh	r2, [r7, #6]
 800554c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005556:	d108      	bne.n	800556a <HAL_UART_Transmit+0x82>
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	691b      	ldr	r3, [r3, #16]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d104      	bne.n	800556a <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005560:	2300      	movs	r3, #0
 8005562:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	61bb      	str	r3, [r7, #24]
 8005568:	e003      	b.n	8005572 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800556a:	68bb      	ldr	r3, [r7, #8]
 800556c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800556e:	2300      	movs	r3, #0
 8005570:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	2200      	movs	r2, #0
 8005576:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800557a:	e02a      	b.n	80055d2 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	9300      	str	r3, [sp, #0]
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	2200      	movs	r2, #0
 8005584:	2180      	movs	r1, #128	; 0x80
 8005586:	68f8      	ldr	r0, [r7, #12]
 8005588:	f000 fc28 	bl	8005ddc <UART_WaitOnFlagUntilTimeout>
 800558c:	4603      	mov	r3, r0
 800558e:	2b00      	cmp	r3, #0
 8005590:	d001      	beq.n	8005596 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005592:	2303      	movs	r3, #3
 8005594:	e036      	b.n	8005604 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005596:	69fb      	ldr	r3, [r7, #28]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d10b      	bne.n	80055b4 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800559c:	69bb      	ldr	r3, [r7, #24]
 800559e:	881b      	ldrh	r3, [r3, #0]
 80055a0:	461a      	mov	r2, r3
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80055aa:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80055ac:	69bb      	ldr	r3, [r7, #24]
 80055ae:	3302      	adds	r3, #2
 80055b0:	61bb      	str	r3, [r7, #24]
 80055b2:	e007      	b.n	80055c4 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80055b4:	69fb      	ldr	r3, [r7, #28]
 80055b6:	781a      	ldrb	r2, [r3, #0]
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80055be:	69fb      	ldr	r3, [r7, #28]
 80055c0:	3301      	adds	r3, #1
 80055c2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80055c8:	b29b      	uxth	r3, r3
 80055ca:	3b01      	subs	r3, #1
 80055cc:	b29a      	uxth	r2, r3
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80055d6:	b29b      	uxth	r3, r3
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d1cf      	bne.n	800557c <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	9300      	str	r3, [sp, #0]
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	2200      	movs	r2, #0
 80055e4:	2140      	movs	r1, #64	; 0x40
 80055e6:	68f8      	ldr	r0, [r7, #12]
 80055e8:	f000 fbf8 	bl	8005ddc <UART_WaitOnFlagUntilTimeout>
 80055ec:	4603      	mov	r3, r0
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d001      	beq.n	80055f6 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80055f2:	2303      	movs	r3, #3
 80055f4:	e006      	b.n	8005604 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	2220      	movs	r2, #32
 80055fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80055fe:	2300      	movs	r3, #0
 8005600:	e000      	b.n	8005604 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005602:	2302      	movs	r3, #2
  }
}
 8005604:	4618      	mov	r0, r3
 8005606:	3720      	adds	r7, #32
 8005608:	46bd      	mov	sp, r7
 800560a:	bd80      	pop	{r7, pc}

0800560c <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800560c:	b580      	push	{r7, lr}
 800560e:	b08a      	sub	sp, #40	; 0x28
 8005610:	af02      	add	r7, sp, #8
 8005612:	60f8      	str	r0, [r7, #12]
 8005614:	60b9      	str	r1, [r7, #8]
 8005616:	603b      	str	r3, [r7, #0]
 8005618:	4613      	mov	r3, r2
 800561a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800561c:	2300      	movs	r3, #0
 800561e:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005626:	b2db      	uxtb	r3, r3
 8005628:	2b20      	cmp	r3, #32
 800562a:	f040 808c 	bne.w	8005746 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d002      	beq.n	800563a <HAL_UART_Receive+0x2e>
 8005634:	88fb      	ldrh	r3, [r7, #6]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d101      	bne.n	800563e <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800563a:	2301      	movs	r3, #1
 800563c:	e084      	b.n	8005748 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005644:	2b01      	cmp	r3, #1
 8005646:	d101      	bne.n	800564c <HAL_UART_Receive+0x40>
 8005648:	2302      	movs	r3, #2
 800564a:	e07d      	b.n	8005748 <HAL_UART_Receive+0x13c>
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	2201      	movs	r2, #1
 8005650:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	2200      	movs	r2, #0
 8005658:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	2222      	movs	r2, #34	; 0x22
 800565e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2200      	movs	r2, #0
 8005666:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005668:	f7fc fe7a 	bl	8002360 <HAL_GetTick>
 800566c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	88fa      	ldrh	r2, [r7, #6]
 8005672:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	88fa      	ldrh	r2, [r7, #6]
 8005678:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	689b      	ldr	r3, [r3, #8]
 800567e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005682:	d108      	bne.n	8005696 <HAL_UART_Receive+0x8a>
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	691b      	ldr	r3, [r3, #16]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d104      	bne.n	8005696 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 800568c:	2300      	movs	r3, #0
 800568e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	61bb      	str	r3, [r7, #24]
 8005694:	e003      	b.n	800569e <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800569a:	2300      	movs	r3, #0
 800569c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	2200      	movs	r2, #0
 80056a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80056a6:	e043      	b.n	8005730 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	9300      	str	r3, [sp, #0]
 80056ac:	697b      	ldr	r3, [r7, #20]
 80056ae:	2200      	movs	r2, #0
 80056b0:	2120      	movs	r1, #32
 80056b2:	68f8      	ldr	r0, [r7, #12]
 80056b4:	f000 fb92 	bl	8005ddc <UART_WaitOnFlagUntilTimeout>
 80056b8:	4603      	mov	r3, r0
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d001      	beq.n	80056c2 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 80056be:	2303      	movs	r3, #3
 80056c0:	e042      	b.n	8005748 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 80056c2:	69fb      	ldr	r3, [r7, #28]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d10c      	bne.n	80056e2 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	685b      	ldr	r3, [r3, #4]
 80056ce:	b29b      	uxth	r3, r3
 80056d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056d4:	b29a      	uxth	r2, r3
 80056d6:	69bb      	ldr	r3, [r7, #24]
 80056d8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80056da:	69bb      	ldr	r3, [r7, #24]
 80056dc:	3302      	adds	r3, #2
 80056de:	61bb      	str	r3, [r7, #24]
 80056e0:	e01f      	b.n	8005722 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	689b      	ldr	r3, [r3, #8]
 80056e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056ea:	d007      	beq.n	80056fc <HAL_UART_Receive+0xf0>
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	689b      	ldr	r3, [r3, #8]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d10a      	bne.n	800570a <HAL_UART_Receive+0xfe>
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	691b      	ldr	r3, [r3, #16]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d106      	bne.n	800570a <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	b2da      	uxtb	r2, r3
 8005704:	69fb      	ldr	r3, [r7, #28]
 8005706:	701a      	strb	r2, [r3, #0]
 8005708:	e008      	b.n	800571c <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	b2db      	uxtb	r3, r3
 8005712:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005716:	b2da      	uxtb	r2, r3
 8005718:	69fb      	ldr	r3, [r7, #28]
 800571a:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800571c:	69fb      	ldr	r3, [r7, #28]
 800571e:	3301      	adds	r3, #1
 8005720:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005726:	b29b      	uxth	r3, r3
 8005728:	3b01      	subs	r3, #1
 800572a:	b29a      	uxth	r2, r3
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005734:	b29b      	uxth	r3, r3
 8005736:	2b00      	cmp	r3, #0
 8005738:	d1b6      	bne.n	80056a8 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2220      	movs	r2, #32
 800573e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8005742:	2300      	movs	r3, #0
 8005744:	e000      	b.n	8005748 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8005746:	2302      	movs	r3, #2
  }
}
 8005748:	4618      	mov	r0, r3
 800574a:	3720      	adds	r7, #32
 800574c:	46bd      	mov	sp, r7
 800574e:	bd80      	pop	{r7, pc}

08005750 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b084      	sub	sp, #16
 8005754:	af00      	add	r7, sp, #0
 8005756:	60f8      	str	r0, [r7, #12]
 8005758:	60b9      	str	r1, [r7, #8]
 800575a:	4613      	mov	r3, r2
 800575c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005764:	b2db      	uxtb	r3, r3
 8005766:	2b20      	cmp	r3, #32
 8005768:	d11d      	bne.n	80057a6 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	2b00      	cmp	r3, #0
 800576e:	d002      	beq.n	8005776 <HAL_UART_Receive_IT+0x26>
 8005770:	88fb      	ldrh	r3, [r7, #6]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d101      	bne.n	800577a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005776:	2301      	movs	r3, #1
 8005778:	e016      	b.n	80057a8 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005780:	2b01      	cmp	r3, #1
 8005782:	d101      	bne.n	8005788 <HAL_UART_Receive_IT+0x38>
 8005784:	2302      	movs	r3, #2
 8005786:	e00f      	b.n	80057a8 <HAL_UART_Receive_IT+0x58>
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2201      	movs	r2, #1
 800578c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	2200      	movs	r2, #0
 8005794:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005796:	88fb      	ldrh	r3, [r7, #6]
 8005798:	461a      	mov	r2, r3
 800579a:	68b9      	ldr	r1, [r7, #8]
 800579c:	68f8      	ldr	r0, [r7, #12]
 800579e:	f000 fb8b 	bl	8005eb8 <UART_Start_Receive_IT>
 80057a2:	4603      	mov	r3, r0
 80057a4:	e000      	b.n	80057a8 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80057a6:	2302      	movs	r3, #2
  }
}
 80057a8:	4618      	mov	r0, r3
 80057aa:	3710      	adds	r7, #16
 80057ac:	46bd      	mov	sp, r7
 80057ae:	bd80      	pop	{r7, pc}

080057b0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b0ba      	sub	sp, #232	; 0xe8
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	68db      	ldr	r3, [r3, #12]
 80057c8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	695b      	ldr	r3, [r3, #20]
 80057d2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80057d6:	2300      	movs	r3, #0
 80057d8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80057dc:	2300      	movs	r3, #0
 80057de:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80057e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057e6:	f003 030f 	and.w	r3, r3, #15
 80057ea:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80057ee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d10f      	bne.n	8005816 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80057f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057fa:	f003 0320 	and.w	r3, r3, #32
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d009      	beq.n	8005816 <HAL_UART_IRQHandler+0x66>
 8005802:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005806:	f003 0320 	and.w	r3, r3, #32
 800580a:	2b00      	cmp	r3, #0
 800580c:	d003      	beq.n	8005816 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800580e:	6878      	ldr	r0, [r7, #4]
 8005810:	f000 fc6f 	bl	80060f2 <UART_Receive_IT>
      return;
 8005814:	e256      	b.n	8005cc4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005816:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800581a:	2b00      	cmp	r3, #0
 800581c:	f000 80de 	beq.w	80059dc <HAL_UART_IRQHandler+0x22c>
 8005820:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005824:	f003 0301 	and.w	r3, r3, #1
 8005828:	2b00      	cmp	r3, #0
 800582a:	d106      	bne.n	800583a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800582c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005830:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005834:	2b00      	cmp	r3, #0
 8005836:	f000 80d1 	beq.w	80059dc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800583a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800583e:	f003 0301 	and.w	r3, r3, #1
 8005842:	2b00      	cmp	r3, #0
 8005844:	d00b      	beq.n	800585e <HAL_UART_IRQHandler+0xae>
 8005846:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800584a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800584e:	2b00      	cmp	r3, #0
 8005850:	d005      	beq.n	800585e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005856:	f043 0201 	orr.w	r2, r3, #1
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800585e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005862:	f003 0304 	and.w	r3, r3, #4
 8005866:	2b00      	cmp	r3, #0
 8005868:	d00b      	beq.n	8005882 <HAL_UART_IRQHandler+0xd2>
 800586a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800586e:	f003 0301 	and.w	r3, r3, #1
 8005872:	2b00      	cmp	r3, #0
 8005874:	d005      	beq.n	8005882 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800587a:	f043 0202 	orr.w	r2, r3, #2
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005882:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005886:	f003 0302 	and.w	r3, r3, #2
 800588a:	2b00      	cmp	r3, #0
 800588c:	d00b      	beq.n	80058a6 <HAL_UART_IRQHandler+0xf6>
 800588e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005892:	f003 0301 	and.w	r3, r3, #1
 8005896:	2b00      	cmp	r3, #0
 8005898:	d005      	beq.n	80058a6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800589e:	f043 0204 	orr.w	r2, r3, #4
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80058a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80058aa:	f003 0308 	and.w	r3, r3, #8
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d011      	beq.n	80058d6 <HAL_UART_IRQHandler+0x126>
 80058b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80058b6:	f003 0320 	and.w	r3, r3, #32
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d105      	bne.n	80058ca <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80058be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80058c2:	f003 0301 	and.w	r3, r3, #1
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d005      	beq.n	80058d6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ce:	f043 0208 	orr.w	r2, r3, #8
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058da:	2b00      	cmp	r3, #0
 80058dc:	f000 81ed 	beq.w	8005cba <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80058e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80058e4:	f003 0320 	and.w	r3, r3, #32
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d008      	beq.n	80058fe <HAL_UART_IRQHandler+0x14e>
 80058ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80058f0:	f003 0320 	and.w	r3, r3, #32
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d002      	beq.n	80058fe <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80058f8:	6878      	ldr	r0, [r7, #4]
 80058fa:	f000 fbfa 	bl	80060f2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	695b      	ldr	r3, [r3, #20]
 8005904:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005908:	2b40      	cmp	r3, #64	; 0x40
 800590a:	bf0c      	ite	eq
 800590c:	2301      	moveq	r3, #1
 800590e:	2300      	movne	r3, #0
 8005910:	b2db      	uxtb	r3, r3
 8005912:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800591a:	f003 0308 	and.w	r3, r3, #8
 800591e:	2b00      	cmp	r3, #0
 8005920:	d103      	bne.n	800592a <HAL_UART_IRQHandler+0x17a>
 8005922:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005926:	2b00      	cmp	r3, #0
 8005928:	d04f      	beq.n	80059ca <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f000 fb02 	bl	8005f34 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	695b      	ldr	r3, [r3, #20]
 8005936:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800593a:	2b40      	cmp	r3, #64	; 0x40
 800593c:	d141      	bne.n	80059c2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	3314      	adds	r3, #20
 8005944:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005948:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800594c:	e853 3f00 	ldrex	r3, [r3]
 8005950:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005954:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005958:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800595c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	3314      	adds	r3, #20
 8005966:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800596a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800596e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005972:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005976:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800597a:	e841 2300 	strex	r3, r2, [r1]
 800597e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005982:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005986:	2b00      	cmp	r3, #0
 8005988:	d1d9      	bne.n	800593e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800598e:	2b00      	cmp	r3, #0
 8005990:	d013      	beq.n	80059ba <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005996:	4a7d      	ldr	r2, [pc, #500]	; (8005b8c <HAL_UART_IRQHandler+0x3dc>)
 8005998:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800599e:	4618      	mov	r0, r3
 80059a0:	f7fd fd65 	bl	800346e <HAL_DMA_Abort_IT>
 80059a4:	4603      	mov	r3, r0
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d016      	beq.n	80059d8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059b0:	687a      	ldr	r2, [r7, #4]
 80059b2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80059b4:	4610      	mov	r0, r2
 80059b6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059b8:	e00e      	b.n	80059d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	f000 f990 	bl	8005ce0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059c0:	e00a      	b.n	80059d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f000 f98c 	bl	8005ce0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059c8:	e006      	b.n	80059d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80059ca:	6878      	ldr	r0, [r7, #4]
 80059cc:	f000 f988 	bl	8005ce0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2200      	movs	r2, #0
 80059d4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80059d6:	e170      	b.n	8005cba <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059d8:	bf00      	nop
    return;
 80059da:	e16e      	b.n	8005cba <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059e0:	2b01      	cmp	r3, #1
 80059e2:	f040 814a 	bne.w	8005c7a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80059e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059ea:	f003 0310 	and.w	r3, r3, #16
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	f000 8143 	beq.w	8005c7a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80059f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059f8:	f003 0310 	and.w	r3, r3, #16
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	f000 813c 	beq.w	8005c7a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005a02:	2300      	movs	r3, #0
 8005a04:	60bb      	str	r3, [r7, #8]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	60bb      	str	r3, [r7, #8]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	60bb      	str	r3, [r7, #8]
 8005a16:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	695b      	ldr	r3, [r3, #20]
 8005a1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a22:	2b40      	cmp	r3, #64	; 0x40
 8005a24:	f040 80b4 	bne.w	8005b90 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	685b      	ldr	r3, [r3, #4]
 8005a30:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005a34:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	f000 8140 	beq.w	8005cbe <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005a42:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005a46:	429a      	cmp	r2, r3
 8005a48:	f080 8139 	bcs.w	8005cbe <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005a52:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a58:	69db      	ldr	r3, [r3, #28]
 8005a5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a5e:	f000 8088 	beq.w	8005b72 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	330c      	adds	r3, #12
 8005a68:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a6c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005a70:	e853 3f00 	ldrex	r3, [r3]
 8005a74:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005a78:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005a7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a80:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	330c      	adds	r3, #12
 8005a8a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005a8e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005a92:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a96:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005a9a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005a9e:	e841 2300 	strex	r3, r2, [r1]
 8005aa2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005aa6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d1d9      	bne.n	8005a62 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	3314      	adds	r3, #20
 8005ab4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ab6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005ab8:	e853 3f00 	ldrex	r3, [r3]
 8005abc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005abe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005ac0:	f023 0301 	bic.w	r3, r3, #1
 8005ac4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	3314      	adds	r3, #20
 8005ace:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005ad2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005ad6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ad8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005ada:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005ade:	e841 2300 	strex	r3, r2, [r1]
 8005ae2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005ae4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d1e1      	bne.n	8005aae <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	3314      	adds	r3, #20
 8005af0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005af2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005af4:	e853 3f00 	ldrex	r3, [r3]
 8005af8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005afa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005afc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b00:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	3314      	adds	r3, #20
 8005b0a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005b0e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005b10:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b12:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005b14:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005b16:	e841 2300 	strex	r3, r2, [r1]
 8005b1a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005b1c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d1e3      	bne.n	8005aea <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2220      	movs	r2, #32
 8005b26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	330c      	adds	r3, #12
 8005b36:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b3a:	e853 3f00 	ldrex	r3, [r3]
 8005b3e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005b40:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b42:	f023 0310 	bic.w	r3, r3, #16
 8005b46:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	330c      	adds	r3, #12
 8005b50:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005b54:	65ba      	str	r2, [r7, #88]	; 0x58
 8005b56:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b58:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005b5a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005b5c:	e841 2300 	strex	r3, r2, [r1]
 8005b60:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005b62:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d1e3      	bne.n	8005b30 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	f7fd fc0e 	bl	800338e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b7a:	b29b      	uxth	r3, r3
 8005b7c:	1ad3      	subs	r3, r2, r3
 8005b7e:	b29b      	uxth	r3, r3
 8005b80:	4619      	mov	r1, r3
 8005b82:	6878      	ldr	r0, [r7, #4]
 8005b84:	f000 f8b6 	bl	8005cf4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005b88:	e099      	b.n	8005cbe <HAL_UART_IRQHandler+0x50e>
 8005b8a:	bf00      	nop
 8005b8c:	08005ffb 	.word	0x08005ffb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b98:	b29b      	uxth	r3, r3
 8005b9a:	1ad3      	subs	r3, r2, r3
 8005b9c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005ba4:	b29b      	uxth	r3, r3
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	f000 808b 	beq.w	8005cc2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005bac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	f000 8086 	beq.w	8005cc2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	330c      	adds	r3, #12
 8005bbc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bc0:	e853 3f00 	ldrex	r3, [r3]
 8005bc4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005bc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bc8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005bcc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	330c      	adds	r3, #12
 8005bd6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005bda:	647a      	str	r2, [r7, #68]	; 0x44
 8005bdc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bde:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005be0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005be2:	e841 2300 	strex	r3, r2, [r1]
 8005be6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005be8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d1e3      	bne.n	8005bb6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	3314      	adds	r3, #20
 8005bf4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bf8:	e853 3f00 	ldrex	r3, [r3]
 8005bfc:	623b      	str	r3, [r7, #32]
   return(result);
 8005bfe:	6a3b      	ldr	r3, [r7, #32]
 8005c00:	f023 0301 	bic.w	r3, r3, #1
 8005c04:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	3314      	adds	r3, #20
 8005c0e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005c12:	633a      	str	r2, [r7, #48]	; 0x30
 8005c14:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c16:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005c18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c1a:	e841 2300 	strex	r3, r2, [r1]
 8005c1e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005c20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d1e3      	bne.n	8005bee <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2220      	movs	r2, #32
 8005c2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2200      	movs	r2, #0
 8005c32:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	330c      	adds	r3, #12
 8005c3a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c3c:	693b      	ldr	r3, [r7, #16]
 8005c3e:	e853 3f00 	ldrex	r3, [r3]
 8005c42:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	f023 0310 	bic.w	r3, r3, #16
 8005c4a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	330c      	adds	r3, #12
 8005c54:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005c58:	61fa      	str	r2, [r7, #28]
 8005c5a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c5c:	69b9      	ldr	r1, [r7, #24]
 8005c5e:	69fa      	ldr	r2, [r7, #28]
 8005c60:	e841 2300 	strex	r3, r2, [r1]
 8005c64:	617b      	str	r3, [r7, #20]
   return(result);
 8005c66:	697b      	ldr	r3, [r7, #20]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d1e3      	bne.n	8005c34 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005c6c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005c70:	4619      	mov	r1, r3
 8005c72:	6878      	ldr	r0, [r7, #4]
 8005c74:	f000 f83e 	bl	8005cf4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005c78:	e023      	b.n	8005cc2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005c7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d009      	beq.n	8005c9a <HAL_UART_IRQHandler+0x4ea>
 8005c86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d003      	beq.n	8005c9a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005c92:	6878      	ldr	r0, [r7, #4]
 8005c94:	f000 f9c5 	bl	8006022 <UART_Transmit_IT>
    return;
 8005c98:	e014      	b.n	8005cc4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005c9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d00e      	beq.n	8005cc4 <HAL_UART_IRQHandler+0x514>
 8005ca6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005caa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d008      	beq.n	8005cc4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005cb2:	6878      	ldr	r0, [r7, #4]
 8005cb4:	f000 fa05 	bl	80060c2 <UART_EndTransmit_IT>
    return;
 8005cb8:	e004      	b.n	8005cc4 <HAL_UART_IRQHandler+0x514>
    return;
 8005cba:	bf00      	nop
 8005cbc:	e002      	b.n	8005cc4 <HAL_UART_IRQHandler+0x514>
      return;
 8005cbe:	bf00      	nop
 8005cc0:	e000      	b.n	8005cc4 <HAL_UART_IRQHandler+0x514>
      return;
 8005cc2:	bf00      	nop
  }
}
 8005cc4:	37e8      	adds	r7, #232	; 0xe8
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	bd80      	pop	{r7, pc}
 8005cca:	bf00      	nop

08005ccc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005ccc:	b480      	push	{r7}
 8005cce:	b083      	sub	sp, #12
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005cd4:	bf00      	nop
 8005cd6:	370c      	adds	r7, #12
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cde:	4770      	bx	lr

08005ce0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005ce0:	b480      	push	{r7}
 8005ce2:	b083      	sub	sp, #12
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005ce8:	bf00      	nop
 8005cea:	370c      	adds	r7, #12
 8005cec:	46bd      	mov	sp, r7
 8005cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf2:	4770      	bx	lr

08005cf4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005cf4:	b480      	push	{r7}
 8005cf6:	b083      	sub	sp, #12
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
 8005cfc:	460b      	mov	r3, r1
 8005cfe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005d00:	bf00      	nop
 8005d02:	370c      	adds	r7, #12
 8005d04:	46bd      	mov	sp, r7
 8005d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0a:	4770      	bx	lr

08005d0c <HAL_HalfDuplex_EnableTransmitter>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b085      	sub	sp, #20
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8005d14:	2300      	movs	r3, #0
 8005d16:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d1e:	2b01      	cmp	r3, #1
 8005d20:	d101      	bne.n	8005d26 <HAL_HalfDuplex_EnableTransmitter+0x1a>
 8005d22:	2302      	movs	r3, #2
 8005d24:	e020      	b.n	8005d68 <HAL_HalfDuplex_EnableTransmitter+0x5c>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2201      	movs	r2, #1
 8005d2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  huart->gState = HAL_UART_STATE_BUSY;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2224      	movs	r2, #36	; 0x24
 8005d32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	68db      	ldr	r3, [r3, #12]
 8005d3c:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	f023 030c 	bic.w	r3, r3, #12
 8005d44:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_TE;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	f043 0308 	orr.w	r3, r3, #8
 8005d4c:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	68fa      	ldr	r2, [r7, #12]
 8005d54:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2220      	movs	r2, #32
 8005d5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2200      	movs	r2, #0
 8005d62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d66:	2300      	movs	r3, #0
}
 8005d68:	4618      	mov	r0, r3
 8005d6a:	3714      	adds	r7, #20
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d72:	4770      	bx	lr

08005d74 <HAL_HalfDuplex_EnableReceiver>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b085      	sub	sp, #20
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d86:	2b01      	cmp	r3, #1
 8005d88:	d101      	bne.n	8005d8e <HAL_HalfDuplex_EnableReceiver+0x1a>
 8005d8a:	2302      	movs	r3, #2
 8005d8c:	e020      	b.n	8005dd0 <HAL_HalfDuplex_EnableReceiver+0x5c>
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2201      	movs	r2, #1
 8005d92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  huart->gState = HAL_UART_STATE_BUSY;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2224      	movs	r2, #36	; 0x24
 8005d9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	68db      	ldr	r3, [r3, #12]
 8005da4:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	f023 030c 	bic.w	r3, r3, #12
 8005dac:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_RE;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	f043 0304 	orr.w	r3, r3, #4
 8005db4:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	68fa      	ldr	r2, [r7, #12]
 8005dbc:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2220      	movs	r2, #32
 8005dc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2200      	movs	r2, #0
 8005dca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005dce:	2300      	movs	r3, #0
}
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	3714      	adds	r7, #20
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dda:	4770      	bx	lr

08005ddc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b090      	sub	sp, #64	; 0x40
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	60f8      	str	r0, [r7, #12]
 8005de4:	60b9      	str	r1, [r7, #8]
 8005de6:	603b      	str	r3, [r7, #0]
 8005de8:	4613      	mov	r3, r2
 8005dea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005dec:	e050      	b.n	8005e90 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005dee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005df0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005df4:	d04c      	beq.n	8005e90 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005df6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d007      	beq.n	8005e0c <UART_WaitOnFlagUntilTimeout+0x30>
 8005dfc:	f7fc fab0 	bl	8002360 <HAL_GetTick>
 8005e00:	4602      	mov	r2, r0
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	1ad3      	subs	r3, r2, r3
 8005e06:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005e08:	429a      	cmp	r2, r3
 8005e0a:	d241      	bcs.n	8005e90 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	330c      	adds	r3, #12
 8005e12:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e16:	e853 3f00 	ldrex	r3, [r3]
 8005e1a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e1e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005e22:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	330c      	adds	r3, #12
 8005e2a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005e2c:	637a      	str	r2, [r7, #52]	; 0x34
 8005e2e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e30:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005e32:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005e34:	e841 2300 	strex	r3, r2, [r1]
 8005e38:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005e3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d1e5      	bne.n	8005e0c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	3314      	adds	r3, #20
 8005e46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e48:	697b      	ldr	r3, [r7, #20]
 8005e4a:	e853 3f00 	ldrex	r3, [r3]
 8005e4e:	613b      	str	r3, [r7, #16]
   return(result);
 8005e50:	693b      	ldr	r3, [r7, #16]
 8005e52:	f023 0301 	bic.w	r3, r3, #1
 8005e56:	63bb      	str	r3, [r7, #56]	; 0x38
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	3314      	adds	r3, #20
 8005e5e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005e60:	623a      	str	r2, [r7, #32]
 8005e62:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e64:	69f9      	ldr	r1, [r7, #28]
 8005e66:	6a3a      	ldr	r2, [r7, #32]
 8005e68:	e841 2300 	strex	r3, r2, [r1]
 8005e6c:	61bb      	str	r3, [r7, #24]
   return(result);
 8005e6e:	69bb      	ldr	r3, [r7, #24]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d1e5      	bne.n	8005e40 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	2220      	movs	r2, #32
 8005e78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	2220      	movs	r2, #32
 8005e80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	2200      	movs	r2, #0
 8005e88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005e8c:	2303      	movs	r3, #3
 8005e8e:	e00f      	b.n	8005eb0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	681a      	ldr	r2, [r3, #0]
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	4013      	ands	r3, r2
 8005e9a:	68ba      	ldr	r2, [r7, #8]
 8005e9c:	429a      	cmp	r2, r3
 8005e9e:	bf0c      	ite	eq
 8005ea0:	2301      	moveq	r3, #1
 8005ea2:	2300      	movne	r3, #0
 8005ea4:	b2db      	uxtb	r3, r3
 8005ea6:	461a      	mov	r2, r3
 8005ea8:	79fb      	ldrb	r3, [r7, #7]
 8005eaa:	429a      	cmp	r2, r3
 8005eac:	d09f      	beq.n	8005dee <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005eae:	2300      	movs	r3, #0
}
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	3740      	adds	r7, #64	; 0x40
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	bd80      	pop	{r7, pc}

08005eb8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b085      	sub	sp, #20
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	60f8      	str	r0, [r7, #12]
 8005ec0:	60b9      	str	r1, [r7, #8]
 8005ec2:	4613      	mov	r3, r2
 8005ec4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	68ba      	ldr	r2, [r7, #8]
 8005eca:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	88fa      	ldrh	r2, [r7, #6]
 8005ed0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	88fa      	ldrh	r2, [r7, #6]
 8005ed6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	2200      	movs	r2, #0
 8005edc:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	2222      	movs	r2, #34	; 0x22
 8005ee2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	691b      	ldr	r3, [r3, #16]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d007      	beq.n	8005f06 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	68da      	ldr	r2, [r3, #12]
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005f04:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	695a      	ldr	r2, [r3, #20]
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f042 0201 	orr.w	r2, r2, #1
 8005f14:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	68da      	ldr	r2, [r3, #12]
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f042 0220 	orr.w	r2, r2, #32
 8005f24:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005f26:	2300      	movs	r3, #0
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	3714      	adds	r7, #20
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f32:	4770      	bx	lr

08005f34 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f34:	b480      	push	{r7}
 8005f36:	b095      	sub	sp, #84	; 0x54
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	330c      	adds	r3, #12
 8005f42:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f46:	e853 3f00 	ldrex	r3, [r3]
 8005f4a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005f4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f4e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005f52:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	330c      	adds	r3, #12
 8005f5a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005f5c:	643a      	str	r2, [r7, #64]	; 0x40
 8005f5e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f60:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005f62:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005f64:	e841 2300 	strex	r3, r2, [r1]
 8005f68:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005f6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d1e5      	bne.n	8005f3c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	3314      	adds	r3, #20
 8005f76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f78:	6a3b      	ldr	r3, [r7, #32]
 8005f7a:	e853 3f00 	ldrex	r3, [r3]
 8005f7e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f80:	69fb      	ldr	r3, [r7, #28]
 8005f82:	f023 0301 	bic.w	r3, r3, #1
 8005f86:	64bb      	str	r3, [r7, #72]	; 0x48
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	3314      	adds	r3, #20
 8005f8e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005f90:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005f92:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f94:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005f96:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f98:	e841 2300 	strex	r3, r2, [r1]
 8005f9c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d1e5      	bne.n	8005f70 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fa8:	2b01      	cmp	r3, #1
 8005faa:	d119      	bne.n	8005fe0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	330c      	adds	r3, #12
 8005fb2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	e853 3f00 	ldrex	r3, [r3]
 8005fba:	60bb      	str	r3, [r7, #8]
   return(result);
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	f023 0310 	bic.w	r3, r3, #16
 8005fc2:	647b      	str	r3, [r7, #68]	; 0x44
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	330c      	adds	r3, #12
 8005fca:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005fcc:	61ba      	str	r2, [r7, #24]
 8005fce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fd0:	6979      	ldr	r1, [r7, #20]
 8005fd2:	69ba      	ldr	r2, [r7, #24]
 8005fd4:	e841 2300 	strex	r3, r2, [r1]
 8005fd8:	613b      	str	r3, [r7, #16]
   return(result);
 8005fda:	693b      	ldr	r3, [r7, #16]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d1e5      	bne.n	8005fac <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2220      	movs	r2, #32
 8005fe4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2200      	movs	r2, #0
 8005fec:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005fee:	bf00      	nop
 8005ff0:	3754      	adds	r7, #84	; 0x54
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff8:	4770      	bx	lr

08005ffa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005ffa:	b580      	push	{r7, lr}
 8005ffc:	b084      	sub	sp, #16
 8005ffe:	af00      	add	r7, sp, #0
 8006000:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006006:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	2200      	movs	r2, #0
 800600c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	2200      	movs	r2, #0
 8006012:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006014:	68f8      	ldr	r0, [r7, #12]
 8006016:	f7ff fe63 	bl	8005ce0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800601a:	bf00      	nop
 800601c:	3710      	adds	r7, #16
 800601e:	46bd      	mov	sp, r7
 8006020:	bd80      	pop	{r7, pc}

08006022 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006022:	b480      	push	{r7}
 8006024:	b085      	sub	sp, #20
 8006026:	af00      	add	r7, sp, #0
 8006028:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006030:	b2db      	uxtb	r3, r3
 8006032:	2b21      	cmp	r3, #33	; 0x21
 8006034:	d13e      	bne.n	80060b4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	689b      	ldr	r3, [r3, #8]
 800603a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800603e:	d114      	bne.n	800606a <UART_Transmit_IT+0x48>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	691b      	ldr	r3, [r3, #16]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d110      	bne.n	800606a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	6a1b      	ldr	r3, [r3, #32]
 800604c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	881b      	ldrh	r3, [r3, #0]
 8006052:	461a      	mov	r2, r3
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800605c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6a1b      	ldr	r3, [r3, #32]
 8006062:	1c9a      	adds	r2, r3, #2
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	621a      	str	r2, [r3, #32]
 8006068:	e008      	b.n	800607c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6a1b      	ldr	r3, [r3, #32]
 800606e:	1c59      	adds	r1, r3, #1
 8006070:	687a      	ldr	r2, [r7, #4]
 8006072:	6211      	str	r1, [r2, #32]
 8006074:	781a      	ldrb	r2, [r3, #0]
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006080:	b29b      	uxth	r3, r3
 8006082:	3b01      	subs	r3, #1
 8006084:	b29b      	uxth	r3, r3
 8006086:	687a      	ldr	r2, [r7, #4]
 8006088:	4619      	mov	r1, r3
 800608a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800608c:	2b00      	cmp	r3, #0
 800608e:	d10f      	bne.n	80060b0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	68da      	ldr	r2, [r3, #12]
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800609e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	68da      	ldr	r2, [r3, #12]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80060ae:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80060b0:	2300      	movs	r3, #0
 80060b2:	e000      	b.n	80060b6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80060b4:	2302      	movs	r3, #2
  }
}
 80060b6:	4618      	mov	r0, r3
 80060b8:	3714      	adds	r7, #20
 80060ba:	46bd      	mov	sp, r7
 80060bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c0:	4770      	bx	lr

080060c2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80060c2:	b580      	push	{r7, lr}
 80060c4:	b082      	sub	sp, #8
 80060c6:	af00      	add	r7, sp, #0
 80060c8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	68da      	ldr	r2, [r3, #12]
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80060d8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2220      	movs	r2, #32
 80060de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80060e2:	6878      	ldr	r0, [r7, #4]
 80060e4:	f7ff fdf2 	bl	8005ccc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80060e8:	2300      	movs	r3, #0
}
 80060ea:	4618      	mov	r0, r3
 80060ec:	3708      	adds	r7, #8
 80060ee:	46bd      	mov	sp, r7
 80060f0:	bd80      	pop	{r7, pc}

080060f2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80060f2:	b580      	push	{r7, lr}
 80060f4:	b08c      	sub	sp, #48	; 0x30
 80060f6:	af00      	add	r7, sp, #0
 80060f8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006100:	b2db      	uxtb	r3, r3
 8006102:	2b22      	cmp	r3, #34	; 0x22
 8006104:	f040 80ab 	bne.w	800625e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	689b      	ldr	r3, [r3, #8]
 800610c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006110:	d117      	bne.n	8006142 <UART_Receive_IT+0x50>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	691b      	ldr	r3, [r3, #16]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d113      	bne.n	8006142 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800611a:	2300      	movs	r3, #0
 800611c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006122:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	685b      	ldr	r3, [r3, #4]
 800612a:	b29b      	uxth	r3, r3
 800612c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006130:	b29a      	uxth	r2, r3
 8006132:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006134:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800613a:	1c9a      	adds	r2, r3, #2
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	629a      	str	r2, [r3, #40]	; 0x28
 8006140:	e026      	b.n	8006190 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006146:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006148:	2300      	movs	r3, #0
 800614a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	689b      	ldr	r3, [r3, #8]
 8006150:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006154:	d007      	beq.n	8006166 <UART_Receive_IT+0x74>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	689b      	ldr	r3, [r3, #8]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d10a      	bne.n	8006174 <UART_Receive_IT+0x82>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	691b      	ldr	r3, [r3, #16]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d106      	bne.n	8006174 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	685b      	ldr	r3, [r3, #4]
 800616c:	b2da      	uxtb	r2, r3
 800616e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006170:	701a      	strb	r2, [r3, #0]
 8006172:	e008      	b.n	8006186 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	b2db      	uxtb	r3, r3
 800617c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006180:	b2da      	uxtb	r2, r3
 8006182:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006184:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800618a:	1c5a      	adds	r2, r3, #1
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006194:	b29b      	uxth	r3, r3
 8006196:	3b01      	subs	r3, #1
 8006198:	b29b      	uxth	r3, r3
 800619a:	687a      	ldr	r2, [r7, #4]
 800619c:	4619      	mov	r1, r3
 800619e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d15a      	bne.n	800625a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	68da      	ldr	r2, [r3, #12]
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f022 0220 	bic.w	r2, r2, #32
 80061b2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	68da      	ldr	r2, [r3, #12]
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80061c2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	695a      	ldr	r2, [r3, #20]
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f022 0201 	bic.w	r2, r2, #1
 80061d2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2220      	movs	r2, #32
 80061d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061e0:	2b01      	cmp	r3, #1
 80061e2:	d135      	bne.n	8006250 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2200      	movs	r2, #0
 80061e8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	330c      	adds	r3, #12
 80061f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	e853 3f00 	ldrex	r3, [r3]
 80061f8:	613b      	str	r3, [r7, #16]
   return(result);
 80061fa:	693b      	ldr	r3, [r7, #16]
 80061fc:	f023 0310 	bic.w	r3, r3, #16
 8006200:	627b      	str	r3, [r7, #36]	; 0x24
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	330c      	adds	r3, #12
 8006208:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800620a:	623a      	str	r2, [r7, #32]
 800620c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800620e:	69f9      	ldr	r1, [r7, #28]
 8006210:	6a3a      	ldr	r2, [r7, #32]
 8006212:	e841 2300 	strex	r3, r2, [r1]
 8006216:	61bb      	str	r3, [r7, #24]
   return(result);
 8006218:	69bb      	ldr	r3, [r7, #24]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d1e5      	bne.n	80061ea <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f003 0310 	and.w	r3, r3, #16
 8006228:	2b10      	cmp	r3, #16
 800622a:	d10a      	bne.n	8006242 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800622c:	2300      	movs	r3, #0
 800622e:	60fb      	str	r3, [r7, #12]
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	60fb      	str	r3, [r7, #12]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	685b      	ldr	r3, [r3, #4]
 800623e:	60fb      	str	r3, [r7, #12]
 8006240:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006246:	4619      	mov	r1, r3
 8006248:	6878      	ldr	r0, [r7, #4]
 800624a:	f7ff fd53 	bl	8005cf4 <HAL_UARTEx_RxEventCallback>
 800624e:	e002      	b.n	8006256 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006250:	6878      	ldr	r0, [r7, #4]
 8006252:	f7fb fd69 	bl	8001d28 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006256:	2300      	movs	r3, #0
 8006258:	e002      	b.n	8006260 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800625a:	2300      	movs	r3, #0
 800625c:	e000      	b.n	8006260 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800625e:	2302      	movs	r3, #2
  }
}
 8006260:	4618      	mov	r0, r3
 8006262:	3730      	adds	r7, #48	; 0x30
 8006264:	46bd      	mov	sp, r7
 8006266:	bd80      	pop	{r7, pc}

08006268 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006268:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800626c:	b0c0      	sub	sp, #256	; 0x100
 800626e:	af00      	add	r7, sp, #0
 8006270:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006274:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	691b      	ldr	r3, [r3, #16]
 800627c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006280:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006284:	68d9      	ldr	r1, [r3, #12]
 8006286:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800628a:	681a      	ldr	r2, [r3, #0]
 800628c:	ea40 0301 	orr.w	r3, r0, r1
 8006290:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006292:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006296:	689a      	ldr	r2, [r3, #8]
 8006298:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800629c:	691b      	ldr	r3, [r3, #16]
 800629e:	431a      	orrs	r2, r3
 80062a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062a4:	695b      	ldr	r3, [r3, #20]
 80062a6:	431a      	orrs	r2, r3
 80062a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062ac:	69db      	ldr	r3, [r3, #28]
 80062ae:	4313      	orrs	r3, r2
 80062b0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80062b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	68db      	ldr	r3, [r3, #12]
 80062bc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80062c0:	f021 010c 	bic.w	r1, r1, #12
 80062c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062c8:	681a      	ldr	r2, [r3, #0]
 80062ca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80062ce:	430b      	orrs	r3, r1
 80062d0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80062d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	695b      	ldr	r3, [r3, #20]
 80062da:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80062de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062e2:	6999      	ldr	r1, [r3, #24]
 80062e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062e8:	681a      	ldr	r2, [r3, #0]
 80062ea:	ea40 0301 	orr.w	r3, r0, r1
 80062ee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80062f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062f4:	681a      	ldr	r2, [r3, #0]
 80062f6:	4b8f      	ldr	r3, [pc, #572]	; (8006534 <UART_SetConfig+0x2cc>)
 80062f8:	429a      	cmp	r2, r3
 80062fa:	d005      	beq.n	8006308 <UART_SetConfig+0xa0>
 80062fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006300:	681a      	ldr	r2, [r3, #0]
 8006302:	4b8d      	ldr	r3, [pc, #564]	; (8006538 <UART_SetConfig+0x2d0>)
 8006304:	429a      	cmp	r2, r3
 8006306:	d104      	bne.n	8006312 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006308:	f7fd fbb8 	bl	8003a7c <HAL_RCC_GetPCLK2Freq>
 800630c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006310:	e003      	b.n	800631a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006312:	f7fd fb9f 	bl	8003a54 <HAL_RCC_GetPCLK1Freq>
 8006316:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800631a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800631e:	69db      	ldr	r3, [r3, #28]
 8006320:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006324:	f040 810c 	bne.w	8006540 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006328:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800632c:	2200      	movs	r2, #0
 800632e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006332:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006336:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800633a:	4622      	mov	r2, r4
 800633c:	462b      	mov	r3, r5
 800633e:	1891      	adds	r1, r2, r2
 8006340:	65b9      	str	r1, [r7, #88]	; 0x58
 8006342:	415b      	adcs	r3, r3
 8006344:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006346:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800634a:	4621      	mov	r1, r4
 800634c:	eb12 0801 	adds.w	r8, r2, r1
 8006350:	4629      	mov	r1, r5
 8006352:	eb43 0901 	adc.w	r9, r3, r1
 8006356:	f04f 0200 	mov.w	r2, #0
 800635a:	f04f 0300 	mov.w	r3, #0
 800635e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006362:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006366:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800636a:	4690      	mov	r8, r2
 800636c:	4699      	mov	r9, r3
 800636e:	4623      	mov	r3, r4
 8006370:	eb18 0303 	adds.w	r3, r8, r3
 8006374:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006378:	462b      	mov	r3, r5
 800637a:	eb49 0303 	adc.w	r3, r9, r3
 800637e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006382:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006386:	685b      	ldr	r3, [r3, #4]
 8006388:	2200      	movs	r2, #0
 800638a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800638e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006392:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006396:	460b      	mov	r3, r1
 8006398:	18db      	adds	r3, r3, r3
 800639a:	653b      	str	r3, [r7, #80]	; 0x50
 800639c:	4613      	mov	r3, r2
 800639e:	eb42 0303 	adc.w	r3, r2, r3
 80063a2:	657b      	str	r3, [r7, #84]	; 0x54
 80063a4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80063a8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80063ac:	f7f9 ff80 	bl	80002b0 <__aeabi_uldivmod>
 80063b0:	4602      	mov	r2, r0
 80063b2:	460b      	mov	r3, r1
 80063b4:	4b61      	ldr	r3, [pc, #388]	; (800653c <UART_SetConfig+0x2d4>)
 80063b6:	fba3 2302 	umull	r2, r3, r3, r2
 80063ba:	095b      	lsrs	r3, r3, #5
 80063bc:	011c      	lsls	r4, r3, #4
 80063be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80063c2:	2200      	movs	r2, #0
 80063c4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80063c8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80063cc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80063d0:	4642      	mov	r2, r8
 80063d2:	464b      	mov	r3, r9
 80063d4:	1891      	adds	r1, r2, r2
 80063d6:	64b9      	str	r1, [r7, #72]	; 0x48
 80063d8:	415b      	adcs	r3, r3
 80063da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80063dc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80063e0:	4641      	mov	r1, r8
 80063e2:	eb12 0a01 	adds.w	sl, r2, r1
 80063e6:	4649      	mov	r1, r9
 80063e8:	eb43 0b01 	adc.w	fp, r3, r1
 80063ec:	f04f 0200 	mov.w	r2, #0
 80063f0:	f04f 0300 	mov.w	r3, #0
 80063f4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80063f8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80063fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006400:	4692      	mov	sl, r2
 8006402:	469b      	mov	fp, r3
 8006404:	4643      	mov	r3, r8
 8006406:	eb1a 0303 	adds.w	r3, sl, r3
 800640a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800640e:	464b      	mov	r3, r9
 8006410:	eb4b 0303 	adc.w	r3, fp, r3
 8006414:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006418:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800641c:	685b      	ldr	r3, [r3, #4]
 800641e:	2200      	movs	r2, #0
 8006420:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006424:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006428:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800642c:	460b      	mov	r3, r1
 800642e:	18db      	adds	r3, r3, r3
 8006430:	643b      	str	r3, [r7, #64]	; 0x40
 8006432:	4613      	mov	r3, r2
 8006434:	eb42 0303 	adc.w	r3, r2, r3
 8006438:	647b      	str	r3, [r7, #68]	; 0x44
 800643a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800643e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006442:	f7f9 ff35 	bl	80002b0 <__aeabi_uldivmod>
 8006446:	4602      	mov	r2, r0
 8006448:	460b      	mov	r3, r1
 800644a:	4611      	mov	r1, r2
 800644c:	4b3b      	ldr	r3, [pc, #236]	; (800653c <UART_SetConfig+0x2d4>)
 800644e:	fba3 2301 	umull	r2, r3, r3, r1
 8006452:	095b      	lsrs	r3, r3, #5
 8006454:	2264      	movs	r2, #100	; 0x64
 8006456:	fb02 f303 	mul.w	r3, r2, r3
 800645a:	1acb      	subs	r3, r1, r3
 800645c:	00db      	lsls	r3, r3, #3
 800645e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006462:	4b36      	ldr	r3, [pc, #216]	; (800653c <UART_SetConfig+0x2d4>)
 8006464:	fba3 2302 	umull	r2, r3, r3, r2
 8006468:	095b      	lsrs	r3, r3, #5
 800646a:	005b      	lsls	r3, r3, #1
 800646c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006470:	441c      	add	r4, r3
 8006472:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006476:	2200      	movs	r2, #0
 8006478:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800647c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006480:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006484:	4642      	mov	r2, r8
 8006486:	464b      	mov	r3, r9
 8006488:	1891      	adds	r1, r2, r2
 800648a:	63b9      	str	r1, [r7, #56]	; 0x38
 800648c:	415b      	adcs	r3, r3
 800648e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006490:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006494:	4641      	mov	r1, r8
 8006496:	1851      	adds	r1, r2, r1
 8006498:	6339      	str	r1, [r7, #48]	; 0x30
 800649a:	4649      	mov	r1, r9
 800649c:	414b      	adcs	r3, r1
 800649e:	637b      	str	r3, [r7, #52]	; 0x34
 80064a0:	f04f 0200 	mov.w	r2, #0
 80064a4:	f04f 0300 	mov.w	r3, #0
 80064a8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80064ac:	4659      	mov	r1, fp
 80064ae:	00cb      	lsls	r3, r1, #3
 80064b0:	4651      	mov	r1, sl
 80064b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80064b6:	4651      	mov	r1, sl
 80064b8:	00ca      	lsls	r2, r1, #3
 80064ba:	4610      	mov	r0, r2
 80064bc:	4619      	mov	r1, r3
 80064be:	4603      	mov	r3, r0
 80064c0:	4642      	mov	r2, r8
 80064c2:	189b      	adds	r3, r3, r2
 80064c4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80064c8:	464b      	mov	r3, r9
 80064ca:	460a      	mov	r2, r1
 80064cc:	eb42 0303 	adc.w	r3, r2, r3
 80064d0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80064d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064d8:	685b      	ldr	r3, [r3, #4]
 80064da:	2200      	movs	r2, #0
 80064dc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80064e0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80064e4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80064e8:	460b      	mov	r3, r1
 80064ea:	18db      	adds	r3, r3, r3
 80064ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80064ee:	4613      	mov	r3, r2
 80064f0:	eb42 0303 	adc.w	r3, r2, r3
 80064f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80064f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80064fa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80064fe:	f7f9 fed7 	bl	80002b0 <__aeabi_uldivmod>
 8006502:	4602      	mov	r2, r0
 8006504:	460b      	mov	r3, r1
 8006506:	4b0d      	ldr	r3, [pc, #52]	; (800653c <UART_SetConfig+0x2d4>)
 8006508:	fba3 1302 	umull	r1, r3, r3, r2
 800650c:	095b      	lsrs	r3, r3, #5
 800650e:	2164      	movs	r1, #100	; 0x64
 8006510:	fb01 f303 	mul.w	r3, r1, r3
 8006514:	1ad3      	subs	r3, r2, r3
 8006516:	00db      	lsls	r3, r3, #3
 8006518:	3332      	adds	r3, #50	; 0x32
 800651a:	4a08      	ldr	r2, [pc, #32]	; (800653c <UART_SetConfig+0x2d4>)
 800651c:	fba2 2303 	umull	r2, r3, r2, r3
 8006520:	095b      	lsrs	r3, r3, #5
 8006522:	f003 0207 	and.w	r2, r3, #7
 8006526:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4422      	add	r2, r4
 800652e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006530:	e105      	b.n	800673e <UART_SetConfig+0x4d6>
 8006532:	bf00      	nop
 8006534:	40011000 	.word	0x40011000
 8006538:	40011400 	.word	0x40011400
 800653c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006540:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006544:	2200      	movs	r2, #0
 8006546:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800654a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800654e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006552:	4642      	mov	r2, r8
 8006554:	464b      	mov	r3, r9
 8006556:	1891      	adds	r1, r2, r2
 8006558:	6239      	str	r1, [r7, #32]
 800655a:	415b      	adcs	r3, r3
 800655c:	627b      	str	r3, [r7, #36]	; 0x24
 800655e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006562:	4641      	mov	r1, r8
 8006564:	1854      	adds	r4, r2, r1
 8006566:	4649      	mov	r1, r9
 8006568:	eb43 0501 	adc.w	r5, r3, r1
 800656c:	f04f 0200 	mov.w	r2, #0
 8006570:	f04f 0300 	mov.w	r3, #0
 8006574:	00eb      	lsls	r3, r5, #3
 8006576:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800657a:	00e2      	lsls	r2, r4, #3
 800657c:	4614      	mov	r4, r2
 800657e:	461d      	mov	r5, r3
 8006580:	4643      	mov	r3, r8
 8006582:	18e3      	adds	r3, r4, r3
 8006584:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006588:	464b      	mov	r3, r9
 800658a:	eb45 0303 	adc.w	r3, r5, r3
 800658e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006592:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006596:	685b      	ldr	r3, [r3, #4]
 8006598:	2200      	movs	r2, #0
 800659a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800659e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80065a2:	f04f 0200 	mov.w	r2, #0
 80065a6:	f04f 0300 	mov.w	r3, #0
 80065aa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80065ae:	4629      	mov	r1, r5
 80065b0:	008b      	lsls	r3, r1, #2
 80065b2:	4621      	mov	r1, r4
 80065b4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80065b8:	4621      	mov	r1, r4
 80065ba:	008a      	lsls	r2, r1, #2
 80065bc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80065c0:	f7f9 fe76 	bl	80002b0 <__aeabi_uldivmod>
 80065c4:	4602      	mov	r2, r0
 80065c6:	460b      	mov	r3, r1
 80065c8:	4b60      	ldr	r3, [pc, #384]	; (800674c <UART_SetConfig+0x4e4>)
 80065ca:	fba3 2302 	umull	r2, r3, r3, r2
 80065ce:	095b      	lsrs	r3, r3, #5
 80065d0:	011c      	lsls	r4, r3, #4
 80065d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80065d6:	2200      	movs	r2, #0
 80065d8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80065dc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80065e0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80065e4:	4642      	mov	r2, r8
 80065e6:	464b      	mov	r3, r9
 80065e8:	1891      	adds	r1, r2, r2
 80065ea:	61b9      	str	r1, [r7, #24]
 80065ec:	415b      	adcs	r3, r3
 80065ee:	61fb      	str	r3, [r7, #28]
 80065f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80065f4:	4641      	mov	r1, r8
 80065f6:	1851      	adds	r1, r2, r1
 80065f8:	6139      	str	r1, [r7, #16]
 80065fa:	4649      	mov	r1, r9
 80065fc:	414b      	adcs	r3, r1
 80065fe:	617b      	str	r3, [r7, #20]
 8006600:	f04f 0200 	mov.w	r2, #0
 8006604:	f04f 0300 	mov.w	r3, #0
 8006608:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800660c:	4659      	mov	r1, fp
 800660e:	00cb      	lsls	r3, r1, #3
 8006610:	4651      	mov	r1, sl
 8006612:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006616:	4651      	mov	r1, sl
 8006618:	00ca      	lsls	r2, r1, #3
 800661a:	4610      	mov	r0, r2
 800661c:	4619      	mov	r1, r3
 800661e:	4603      	mov	r3, r0
 8006620:	4642      	mov	r2, r8
 8006622:	189b      	adds	r3, r3, r2
 8006624:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006628:	464b      	mov	r3, r9
 800662a:	460a      	mov	r2, r1
 800662c:	eb42 0303 	adc.w	r3, r2, r3
 8006630:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006638:	685b      	ldr	r3, [r3, #4]
 800663a:	2200      	movs	r2, #0
 800663c:	67bb      	str	r3, [r7, #120]	; 0x78
 800663e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006640:	f04f 0200 	mov.w	r2, #0
 8006644:	f04f 0300 	mov.w	r3, #0
 8006648:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800664c:	4649      	mov	r1, r9
 800664e:	008b      	lsls	r3, r1, #2
 8006650:	4641      	mov	r1, r8
 8006652:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006656:	4641      	mov	r1, r8
 8006658:	008a      	lsls	r2, r1, #2
 800665a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800665e:	f7f9 fe27 	bl	80002b0 <__aeabi_uldivmod>
 8006662:	4602      	mov	r2, r0
 8006664:	460b      	mov	r3, r1
 8006666:	4b39      	ldr	r3, [pc, #228]	; (800674c <UART_SetConfig+0x4e4>)
 8006668:	fba3 1302 	umull	r1, r3, r3, r2
 800666c:	095b      	lsrs	r3, r3, #5
 800666e:	2164      	movs	r1, #100	; 0x64
 8006670:	fb01 f303 	mul.w	r3, r1, r3
 8006674:	1ad3      	subs	r3, r2, r3
 8006676:	011b      	lsls	r3, r3, #4
 8006678:	3332      	adds	r3, #50	; 0x32
 800667a:	4a34      	ldr	r2, [pc, #208]	; (800674c <UART_SetConfig+0x4e4>)
 800667c:	fba2 2303 	umull	r2, r3, r2, r3
 8006680:	095b      	lsrs	r3, r3, #5
 8006682:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006686:	441c      	add	r4, r3
 8006688:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800668c:	2200      	movs	r2, #0
 800668e:	673b      	str	r3, [r7, #112]	; 0x70
 8006690:	677a      	str	r2, [r7, #116]	; 0x74
 8006692:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006696:	4642      	mov	r2, r8
 8006698:	464b      	mov	r3, r9
 800669a:	1891      	adds	r1, r2, r2
 800669c:	60b9      	str	r1, [r7, #8]
 800669e:	415b      	adcs	r3, r3
 80066a0:	60fb      	str	r3, [r7, #12]
 80066a2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80066a6:	4641      	mov	r1, r8
 80066a8:	1851      	adds	r1, r2, r1
 80066aa:	6039      	str	r1, [r7, #0]
 80066ac:	4649      	mov	r1, r9
 80066ae:	414b      	adcs	r3, r1
 80066b0:	607b      	str	r3, [r7, #4]
 80066b2:	f04f 0200 	mov.w	r2, #0
 80066b6:	f04f 0300 	mov.w	r3, #0
 80066ba:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80066be:	4659      	mov	r1, fp
 80066c0:	00cb      	lsls	r3, r1, #3
 80066c2:	4651      	mov	r1, sl
 80066c4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80066c8:	4651      	mov	r1, sl
 80066ca:	00ca      	lsls	r2, r1, #3
 80066cc:	4610      	mov	r0, r2
 80066ce:	4619      	mov	r1, r3
 80066d0:	4603      	mov	r3, r0
 80066d2:	4642      	mov	r2, r8
 80066d4:	189b      	adds	r3, r3, r2
 80066d6:	66bb      	str	r3, [r7, #104]	; 0x68
 80066d8:	464b      	mov	r3, r9
 80066da:	460a      	mov	r2, r1
 80066dc:	eb42 0303 	adc.w	r3, r2, r3
 80066e0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80066e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066e6:	685b      	ldr	r3, [r3, #4]
 80066e8:	2200      	movs	r2, #0
 80066ea:	663b      	str	r3, [r7, #96]	; 0x60
 80066ec:	667a      	str	r2, [r7, #100]	; 0x64
 80066ee:	f04f 0200 	mov.w	r2, #0
 80066f2:	f04f 0300 	mov.w	r3, #0
 80066f6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80066fa:	4649      	mov	r1, r9
 80066fc:	008b      	lsls	r3, r1, #2
 80066fe:	4641      	mov	r1, r8
 8006700:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006704:	4641      	mov	r1, r8
 8006706:	008a      	lsls	r2, r1, #2
 8006708:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800670c:	f7f9 fdd0 	bl	80002b0 <__aeabi_uldivmod>
 8006710:	4602      	mov	r2, r0
 8006712:	460b      	mov	r3, r1
 8006714:	4b0d      	ldr	r3, [pc, #52]	; (800674c <UART_SetConfig+0x4e4>)
 8006716:	fba3 1302 	umull	r1, r3, r3, r2
 800671a:	095b      	lsrs	r3, r3, #5
 800671c:	2164      	movs	r1, #100	; 0x64
 800671e:	fb01 f303 	mul.w	r3, r1, r3
 8006722:	1ad3      	subs	r3, r2, r3
 8006724:	011b      	lsls	r3, r3, #4
 8006726:	3332      	adds	r3, #50	; 0x32
 8006728:	4a08      	ldr	r2, [pc, #32]	; (800674c <UART_SetConfig+0x4e4>)
 800672a:	fba2 2303 	umull	r2, r3, r2, r3
 800672e:	095b      	lsrs	r3, r3, #5
 8006730:	f003 020f 	and.w	r2, r3, #15
 8006734:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	4422      	add	r2, r4
 800673c:	609a      	str	r2, [r3, #8]
}
 800673e:	bf00      	nop
 8006740:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006744:	46bd      	mov	sp, r7
 8006746:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800674a:	bf00      	nop
 800674c:	51eb851f 	.word	0x51eb851f

08006750 <tmc_fillCRC8Table>:
 *     This allows us to simply store the lowest byte of the uint32_t,
 *     right-shift the uint32_t by 8 and increment the table pointer.
 *     After 4 iterations of that all 4 bytes of the uint32_t are stored in the table.
 */
uint8_t tmc_fillCRC8Table(uint8_t polynomial, bool isReflected, uint8_t index)
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b088      	sub	sp, #32
 8006754:	af00      	add	r7, sp, #0
 8006756:	4603      	mov	r3, r0
 8006758:	71fb      	strb	r3, [r7, #7]
 800675a:	460b      	mov	r3, r1
 800675c:	71bb      	strb	r3, [r7, #6]
 800675e:	4613      	mov	r3, r2
 8006760:	717b      	strb	r3, [r7, #5]
	uint32_t CRCdata;
	// Helper pointer for traversing the result table
	uint8_t *table;

	if(index >= CRC_TABLE_COUNT)
 8006762:	797b      	ldrb	r3, [r7, #5]
 8006764:	2b01      	cmp	r3, #1
 8006766:	d901      	bls.n	800676c <tmc_fillCRC8Table+0x1c>
		return 0;
 8006768:	2300      	movs	r3, #0
 800676a:	e09e      	b.n	80068aa <tmc_fillCRC8Table+0x15a>

	CRCTables[index].polynomial   = polynomial;
 800676c:	797a      	ldrb	r2, [r7, #5]
 800676e:	4951      	ldr	r1, [pc, #324]	; (80068b4 <tmc_fillCRC8Table+0x164>)
 8006770:	4613      	mov	r3, r2
 8006772:	01db      	lsls	r3, r3, #7
 8006774:	4413      	add	r3, r2
 8006776:	005b      	lsls	r3, r3, #1
 8006778:	440b      	add	r3, r1
 800677a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800677e:	79fa      	ldrb	r2, [r7, #7]
 8006780:	701a      	strb	r2, [r3, #0]
	CRCTables[index].isReflected  = isReflected;
 8006782:	797a      	ldrb	r2, [r7, #5]
 8006784:	494b      	ldr	r1, [pc, #300]	; (80068b4 <tmc_fillCRC8Table+0x164>)
 8006786:	4613      	mov	r3, r2
 8006788:	01db      	lsls	r3, r3, #7
 800678a:	4413      	add	r3, r2
 800678c:	005b      	lsls	r3, r3, #1
 800678e:	440b      	add	r3, r1
 8006790:	f203 1301 	addw	r3, r3, #257	; 0x101
 8006794:	79ba      	ldrb	r2, [r7, #6]
 8006796:	701a      	strb	r2, [r3, #0]
	table = &CRCTables[index].table[0];
 8006798:	797a      	ldrb	r2, [r7, #5]
 800679a:	4613      	mov	r3, r2
 800679c:	01db      	lsls	r3, r3, #7
 800679e:	4413      	add	r3, r2
 80067a0:	005b      	lsls	r3, r3, #1
 80067a2:	4a44      	ldr	r2, [pc, #272]	; (80068b4 <tmc_fillCRC8Table+0x164>)
 80067a4:	4413      	add	r3, r2
 80067a6:	61bb      	str	r3, [r7, #24]

	// Extend the polynomial to correct byte MSBs shifting into next bytes
	uint32_t poly = (uint32_t) polynomial | 0x0100;
 80067a8:	79fb      	ldrb	r3, [r7, #7]
 80067aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80067ae:	60fb      	str	r3, [r7, #12]

	// Iterate over all 256 possible uint8_t values, compressed into a uint32_t (see detailed explanation above)
	uint32_t i;
	for(i = 0x03020100; i != 0x04030200; i+=0x04040404)
 80067b0:	4b41      	ldr	r3, [pc, #260]	; (80068b8 <tmc_fillCRC8Table+0x168>)
 80067b2:	617b      	str	r3, [r7, #20]
 80067b4:	e074      	b.n	80068a0 <tmc_fillCRC8Table+0x150>
	{
		// For reflected table: Flip the bits of each input byte
		CRCdata = (isReflected)? flipBitsInBytes(i) : i;
 80067b6:	79bb      	ldrb	r3, [r7, #6]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d004      	beq.n	80067c6 <tmc_fillCRC8Table+0x76>
 80067bc:	6978      	ldr	r0, [r7, #20]
 80067be:	f000 f8f7 	bl	80069b0 <flipBitsInBytes>
 80067c2:	4603      	mov	r3, r0
 80067c4:	e000      	b.n	80067c8 <tmc_fillCRC8Table+0x78>
 80067c6:	697b      	ldr	r3, [r7, #20]
 80067c8:	61fb      	str	r3, [r7, #28]

		// Iterate over 8 Bits
		int j;
		for(j = 0; j < 8; j++)
 80067ca:	2300      	movs	r3, #0
 80067cc:	613b      	str	r3, [r7, #16]
 80067ce:	e035      	b.n	800683c <tmc_fillCRC8Table+0xec>
		{
			// Store value of soon-to-be shifted out byte
			uint8_t isMSBSet = (CRCdata & 0x80000000)? 1:0;
 80067d0:	69fb      	ldr	r3, [r7, #28]
 80067d2:	0fdb      	lsrs	r3, r3, #31
 80067d4:	72fb      	strb	r3, [r7, #11]

			// CRC Shift
			CRCdata <<= 1;
 80067d6:	69fb      	ldr	r3, [r7, #28]
 80067d8:	005b      	lsls	r3, r3, #1
 80067da:	61fb      	str	r3, [r7, #28]

			// XOR the bytes when required, lowest to highest
			CRCdata ^= (CRCdata & 0x00000100)? (poly      ) : 0;
 80067dc:	69fb      	ldr	r3, [r7, #28]
 80067de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d001      	beq.n	80067ea <tmc_fillCRC8Table+0x9a>
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	e000      	b.n	80067ec <tmc_fillCRC8Table+0x9c>
 80067ea:	2300      	movs	r3, #0
 80067ec:	69fa      	ldr	r2, [r7, #28]
 80067ee:	4053      	eors	r3, r2
 80067f0:	61fb      	str	r3, [r7, #28]
			CRCdata ^= (CRCdata & 0x00010000)? (poly << 8 ) : 0;
 80067f2:	69fb      	ldr	r3, [r7, #28]
 80067f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d002      	beq.n	8006802 <tmc_fillCRC8Table+0xb2>
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	021b      	lsls	r3, r3, #8
 8006800:	e000      	b.n	8006804 <tmc_fillCRC8Table+0xb4>
 8006802:	2300      	movs	r3, #0
 8006804:	69fa      	ldr	r2, [r7, #28]
 8006806:	4053      	eors	r3, r2
 8006808:	61fb      	str	r3, [r7, #28]
			CRCdata ^= (CRCdata & 0x01000000)? (poly << 16) : 0;
 800680a:	69fb      	ldr	r3, [r7, #28]
 800680c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006810:	2b00      	cmp	r3, #0
 8006812:	d002      	beq.n	800681a <tmc_fillCRC8Table+0xca>
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	041b      	lsls	r3, r3, #16
 8006818:	e000      	b.n	800681c <tmc_fillCRC8Table+0xcc>
 800681a:	2300      	movs	r3, #0
 800681c:	69fa      	ldr	r2, [r7, #28]
 800681e:	4053      	eors	r3, r2
 8006820:	61fb      	str	r3, [r7, #28]
			CRCdata ^= (isMSBSet)?             (poly << 24) : 0;
 8006822:	7afb      	ldrb	r3, [r7, #11]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d002      	beq.n	800682e <tmc_fillCRC8Table+0xde>
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	061b      	lsls	r3, r3, #24
 800682c:	e000      	b.n	8006830 <tmc_fillCRC8Table+0xe0>
 800682e:	2300      	movs	r3, #0
 8006830:	69fa      	ldr	r2, [r7, #28]
 8006832:	4053      	eors	r3, r2
 8006834:	61fb      	str	r3, [r7, #28]
		for(j = 0; j < 8; j++)
 8006836:	693b      	ldr	r3, [r7, #16]
 8006838:	3301      	adds	r3, #1
 800683a:	613b      	str	r3, [r7, #16]
 800683c:	693b      	ldr	r3, [r7, #16]
 800683e:	2b07      	cmp	r3, #7
 8006840:	ddc6      	ble.n	80067d0 <tmc_fillCRC8Table+0x80>
		}

		// For reflected table: Flip the bits of each output byte
		CRCdata = (isReflected)? flipBitsInBytes(CRCdata) : CRCdata;
 8006842:	79bb      	ldrb	r3, [r7, #6]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d004      	beq.n	8006852 <tmc_fillCRC8Table+0x102>
 8006848:	69f8      	ldr	r0, [r7, #28]
 800684a:	f000 f8b1 	bl	80069b0 <flipBitsInBytes>
 800684e:	4603      	mov	r3, r0
 8006850:	e000      	b.n	8006854 <tmc_fillCRC8Table+0x104>
 8006852:	69fb      	ldr	r3, [r7, #28]
 8006854:	61fb      	str	r3, [r7, #28]
		// Store the CRC result bytes in the table array
		*table++ = (uint8_t) CRCdata;
 8006856:	69bb      	ldr	r3, [r7, #24]
 8006858:	1c5a      	adds	r2, r3, #1
 800685a:	61ba      	str	r2, [r7, #24]
 800685c:	69fa      	ldr	r2, [r7, #28]
 800685e:	b2d2      	uxtb	r2, r2
 8006860:	701a      	strb	r2, [r3, #0]
		CRCdata >>= 8;
 8006862:	69fb      	ldr	r3, [r7, #28]
 8006864:	0a1b      	lsrs	r3, r3, #8
 8006866:	61fb      	str	r3, [r7, #28]
		*table++ = (uint8_t) CRCdata;
 8006868:	69bb      	ldr	r3, [r7, #24]
 800686a:	1c5a      	adds	r2, r3, #1
 800686c:	61ba      	str	r2, [r7, #24]
 800686e:	69fa      	ldr	r2, [r7, #28]
 8006870:	b2d2      	uxtb	r2, r2
 8006872:	701a      	strb	r2, [r3, #0]
		CRCdata >>= 8;
 8006874:	69fb      	ldr	r3, [r7, #28]
 8006876:	0a1b      	lsrs	r3, r3, #8
 8006878:	61fb      	str	r3, [r7, #28]
		*table++ = (uint8_t) CRCdata;
 800687a:	69bb      	ldr	r3, [r7, #24]
 800687c:	1c5a      	adds	r2, r3, #1
 800687e:	61ba      	str	r2, [r7, #24]
 8006880:	69fa      	ldr	r2, [r7, #28]
 8006882:	b2d2      	uxtb	r2, r2
 8006884:	701a      	strb	r2, [r3, #0]
		CRCdata >>= 8;
 8006886:	69fb      	ldr	r3, [r7, #28]
 8006888:	0a1b      	lsrs	r3, r3, #8
 800688a:	61fb      	str	r3, [r7, #28]
		*table++ = (uint8_t) CRCdata;
 800688c:	69bb      	ldr	r3, [r7, #24]
 800688e:	1c5a      	adds	r2, r3, #1
 8006890:	61ba      	str	r2, [r7, #24]
 8006892:	69fa      	ldr	r2, [r7, #28]
 8006894:	b2d2      	uxtb	r2, r2
 8006896:	701a      	strb	r2, [r3, #0]
	for(i = 0x03020100; i != 0x04030200; i+=0x04040404)
 8006898:	697b      	ldr	r3, [r7, #20]
 800689a:	f103 3304 	add.w	r3, r3, #67372036	; 0x4040404
 800689e:	617b      	str	r3, [r7, #20]
 80068a0:	697b      	ldr	r3, [r7, #20]
 80068a2:	4a06      	ldr	r2, [pc, #24]	; (80068bc <tmc_fillCRC8Table+0x16c>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d186      	bne.n	80067b6 <tmc_fillCRC8Table+0x66>
	}

	return 1;
 80068a8:	2301      	movs	r3, #1
}
 80068aa:	4618      	mov	r0, r3
 80068ac:	3720      	adds	r7, #32
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}
 80068b2:	bf00      	nop
 80068b4:	20000704 	.word	0x20000704
 80068b8:	03020100 	.word	0x03020100
 80068bc:	04030200 	.word	0x04030200

080068c0 <tmc_CRC8>:
 *     uint8_t *data: A pointer to the data that will be CRC'd.
 *     uint32_t bytes: The length of the data buffer.
 *     uint8_t index: The index of the CRC table to be used.
 */
uint8_t tmc_CRC8(uint8_t *data, uint32_t bytes, uint8_t index)
{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b086      	sub	sp, #24
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	60f8      	str	r0, [r7, #12]
 80068c8:	60b9      	str	r1, [r7, #8]
 80068ca:	4613      	mov	r3, r2
 80068cc:	71fb      	strb	r3, [r7, #7]
	uint8_t result = 0;
 80068ce:	2300      	movs	r3, #0
 80068d0:	75fb      	strb	r3, [r7, #23]
	uint8_t *table;

	if(index >= CRC_TABLE_COUNT)
 80068d2:	79fb      	ldrb	r3, [r7, #7]
 80068d4:	2b01      	cmp	r3, #1
 80068d6:	d901      	bls.n	80068dc <tmc_CRC8+0x1c>
		return 0;
 80068d8:	2300      	movs	r3, #0
 80068da:	e02c      	b.n	8006936 <tmc_CRC8+0x76>

	table = &CRCTables[index].table[0];
 80068dc:	79fa      	ldrb	r2, [r7, #7]
 80068de:	4613      	mov	r3, r2
 80068e0:	01db      	lsls	r3, r3, #7
 80068e2:	4413      	add	r3, r2
 80068e4:	005b      	lsls	r3, r3, #1
 80068e6:	4a16      	ldr	r2, [pc, #88]	; (8006940 <tmc_CRC8+0x80>)
 80068e8:	4413      	add	r3, r2
 80068ea:	613b      	str	r3, [r7, #16]

	while(bytes--)
 80068ec:	e00b      	b.n	8006906 <tmc_CRC8+0x46>
		result = table[result ^ *data++];
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	1c5a      	adds	r2, r3, #1
 80068f2:	60fa      	str	r2, [r7, #12]
 80068f4:	781a      	ldrb	r2, [r3, #0]
 80068f6:	7dfb      	ldrb	r3, [r7, #23]
 80068f8:	4053      	eors	r3, r2
 80068fa:	b2db      	uxtb	r3, r3
 80068fc:	461a      	mov	r2, r3
 80068fe:	693b      	ldr	r3, [r7, #16]
 8006900:	4413      	add	r3, r2
 8006902:	781b      	ldrb	r3, [r3, #0]
 8006904:	75fb      	strb	r3, [r7, #23]
	while(bytes--)
 8006906:	68bb      	ldr	r3, [r7, #8]
 8006908:	1e5a      	subs	r2, r3, #1
 800690a:	60ba      	str	r2, [r7, #8]
 800690c:	2b00      	cmp	r3, #0
 800690e:	d1ee      	bne.n	80068ee <tmc_CRC8+0x2e>

	return (CRCTables[index].isReflected)? flipByte(result) : result;
 8006910:	79fa      	ldrb	r2, [r7, #7]
 8006912:	490b      	ldr	r1, [pc, #44]	; (8006940 <tmc_CRC8+0x80>)
 8006914:	4613      	mov	r3, r2
 8006916:	01db      	lsls	r3, r3, #7
 8006918:	4413      	add	r3, r2
 800691a:	005b      	lsls	r3, r3, #1
 800691c:	440b      	add	r3, r1
 800691e:	f203 1301 	addw	r3, r3, #257	; 0x101
 8006922:	781b      	ldrb	r3, [r3, #0]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d005      	beq.n	8006934 <tmc_CRC8+0x74>
 8006928:	7dfb      	ldrb	r3, [r7, #23]
 800692a:	4618      	mov	r0, r3
 800692c:	f000 f80a 	bl	8006944 <flipByte>
 8006930:	4603      	mov	r3, r0
 8006932:	e000      	b.n	8006936 <tmc_CRC8+0x76>
 8006934:	7dfb      	ldrb	r3, [r7, #23]
}
 8006936:	4618      	mov	r0, r3
 8006938:	3718      	adds	r7, #24
 800693a:	46bd      	mov	sp, r7
 800693c:	bd80      	pop	{r7, pc}
 800693e:	bf00      	nop
 8006940:	20000704 	.word	0x20000704

08006944 <flipByte>:
	return CRCTables[index].isReflected;
}

// Helper functions
static uint8_t flipByte(uint8_t value)
{
 8006944:	b480      	push	{r7}
 8006946:	b083      	sub	sp, #12
 8006948:	af00      	add	r7, sp, #0
 800694a:	4603      	mov	r3, r0
 800694c:	71fb      	strb	r3, [r7, #7]
	// swap odd and even bits
	value = ((value >> 1) & 0x55) | ((value & 0x55) << 1);
 800694e:	79fb      	ldrb	r3, [r7, #7]
 8006950:	085b      	lsrs	r3, r3, #1
 8006952:	b2db      	uxtb	r3, r3
 8006954:	b25b      	sxtb	r3, r3
 8006956:	f003 0355 	and.w	r3, r3, #85	; 0x55
 800695a:	b25a      	sxtb	r2, r3
 800695c:	79fb      	ldrb	r3, [r7, #7]
 800695e:	005b      	lsls	r3, r3, #1
 8006960:	b25b      	sxtb	r3, r3
 8006962:	f023 0355 	bic.w	r3, r3, #85	; 0x55
 8006966:	b25b      	sxtb	r3, r3
 8006968:	4313      	orrs	r3, r2
 800696a:	b25b      	sxtb	r3, r3
 800696c:	71fb      	strb	r3, [r7, #7]
	// swap consecutive pairs
	value = ((value >> 2) & 0x33) | ((value & 0x33) << 2);
 800696e:	79fb      	ldrb	r3, [r7, #7]
 8006970:	089b      	lsrs	r3, r3, #2
 8006972:	b2db      	uxtb	r3, r3
 8006974:	b25b      	sxtb	r3, r3
 8006976:	f003 0333 	and.w	r3, r3, #51	; 0x33
 800697a:	b25a      	sxtb	r2, r3
 800697c:	79fb      	ldrb	r3, [r7, #7]
 800697e:	009b      	lsls	r3, r3, #2
 8006980:	b25b      	sxtb	r3, r3
 8006982:	f023 0333 	bic.w	r3, r3, #51	; 0x33
 8006986:	b25b      	sxtb	r3, r3
 8006988:	4313      	orrs	r3, r2
 800698a:	b25b      	sxtb	r3, r3
 800698c:	71fb      	strb	r3, [r7, #7]
	// swap nibbles ...
	value = ((value >> 4) & 0x0F) | ((value & 0x0F) << 4);
 800698e:	79fb      	ldrb	r3, [r7, #7]
 8006990:	091b      	lsrs	r3, r3, #4
 8006992:	b2db      	uxtb	r3, r3
 8006994:	b25a      	sxtb	r2, r3
 8006996:	79fb      	ldrb	r3, [r7, #7]
 8006998:	011b      	lsls	r3, r3, #4
 800699a:	b25b      	sxtb	r3, r3
 800699c:	4313      	orrs	r3, r2
 800699e:	b25b      	sxtb	r3, r3
 80069a0:	71fb      	strb	r3, [r7, #7]

	return value;
 80069a2:	79fb      	ldrb	r3, [r7, #7]
}
 80069a4:	4618      	mov	r0, r3
 80069a6:	370c      	adds	r7, #12
 80069a8:	46bd      	mov	sp, r7
 80069aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ae:	4770      	bx	lr

080069b0 <flipBitsInBytes>:
 *                                 \||/
 *                                  \/
 * [b24 b25 b26 b27 b28 b29 b30 b31 .. b0 b1 b2 b3 b4 b5 b6 b7]
 */
static uint32_t flipBitsInBytes(uint32_t value)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b083      	sub	sp, #12
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
	// swap odd and even bits
	value = ((value >> 1) & 0x55555555) | ((value & 0x55555555) << 1);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	085b      	lsrs	r3, r3, #1
 80069bc:	f003 3255 	and.w	r2, r3, #1431655765	; 0x55555555
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	005b      	lsls	r3, r3, #1
 80069c4:	f003 33aa 	and.w	r3, r3, #2863311530	; 0xaaaaaaaa
 80069c8:	4313      	orrs	r3, r2
 80069ca:	607b      	str	r3, [r7, #4]
	// swap consecutive pairs
	value = ((value >> 2) & 0x33333333) | ((value & 0x33333333) << 2);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	089b      	lsrs	r3, r3, #2
 80069d0:	f003 3233 	and.w	r2, r3, #858993459	; 0x33333333
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	009b      	lsls	r3, r3, #2
 80069d8:	f003 33cc 	and.w	r3, r3, #3435973836	; 0xcccccccc
 80069dc:	4313      	orrs	r3, r2
 80069de:	607b      	str	r3, [r7, #4]
	// swap nibbles ...
	value = ((value >> 4) & 0x0F0F0F0F) | ((value & 0x0F0F0F0F) << 4);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	091b      	lsrs	r3, r3, #4
 80069e4:	f003 320f 	and.w	r2, r3, #252645135	; 0xf0f0f0f
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	011b      	lsls	r3, r3, #4
 80069ec:	f003 33f0 	and.w	r3, r3, #4042322160	; 0xf0f0f0f0
 80069f0:	4313      	orrs	r3, r2
 80069f2:	607b      	str	r3, [r7, #4]

	return value;
 80069f4:	687b      	ldr	r3, [r7, #4]
}
 80069f6:	4618      	mov	r0, r3
 80069f8:	370c      	adds	r7, #12
 80069fa:	46bd      	mov	sp, r7
 80069fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a00:	4770      	bx	lr

08006a02 <tmc2209_writeInt>:
// => CRC wrapper
extern uint8_t tmc2209_CRC8(uint8_t *data, size_t length);
// <= CRC wrapper

void tmc2209_writeInt(TMC2209TypeDef *tmc2209, uint8_t address, int32_t value)
{
 8006a02:	b580      	push	{r7, lr}
 8006a04:	b086      	sub	sp, #24
 8006a06:	af00      	add	r7, sp, #0
 8006a08:	60f8      	str	r0, [r7, #12]
 8006a0a:	460b      	mov	r3, r1
 8006a0c:	607a      	str	r2, [r7, #4]
 8006a0e:	72fb      	strb	r3, [r7, #11]
	uint8_t data[8];

	data[0] = 0x05;
 8006a10:	2305      	movs	r3, #5
 8006a12:	743b      	strb	r3, [r7, #16]
	data[1] = tmc2209->slaveAddress;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	f893 3284 	ldrb.w	r3, [r3, #644]	; 0x284
 8006a1a:	747b      	strb	r3, [r7, #17]
	data[2] = address | TMC_WRITE_BIT;
 8006a1c:	7afb      	ldrb	r3, [r7, #11]
 8006a1e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006a22:	b2db      	uxtb	r3, r3
 8006a24:	74bb      	strb	r3, [r7, #18]
	data[3] = (value >> 24) & 0xFF;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	0e1b      	lsrs	r3, r3, #24
 8006a2a:	b2db      	uxtb	r3, r3
 8006a2c:	74fb      	strb	r3, [r7, #19]
	data[4] = (value >> 16) & 0xFF;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	141b      	asrs	r3, r3, #16
 8006a32:	b2db      	uxtb	r3, r3
 8006a34:	753b      	strb	r3, [r7, #20]
	data[5] = (value >> 8 ) & 0xFF;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	121b      	asrs	r3, r3, #8
 8006a3a:	b2db      	uxtb	r3, r3
 8006a3c:	757b      	strb	r3, [r7, #21]
	data[6] = (value      ) & 0xFF;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	b2db      	uxtb	r3, r3
 8006a42:	75bb      	strb	r3, [r7, #22]
	data[7] = tmc2209_CRC8(data, 7);
 8006a44:	f107 0310 	add.w	r3, r7, #16
 8006a48:	2107      	movs	r1, #7
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	f7f9 fdda 	bl	8000604 <tmc2209_CRC8>
 8006a50:	4603      	mov	r3, r0
 8006a52:	75fb      	strb	r3, [r7, #23]

	tmc2209_readWriteArray(tmc2209->config->channel, &data[0], 8, 0);
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f893 0210 	ldrb.w	r0, [r3, #528]	; 0x210
 8006a5c:	f107 0110 	add.w	r1, r7, #16
 8006a60:	2300      	movs	r3, #0
 8006a62:	2208      	movs	r2, #8
 8006a64:	f7f9 fda6 	bl	80005b4 <tmc2209_readWriteArray>

	// Write to the shadow register and mark the register dirty
	address = TMC_ADDRESS(address);
 8006a68:	7afb      	ldrb	r3, [r7, #11]
 8006a6a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006a6e:	72fb      	strb	r3, [r7, #11]
	tmc2209->config->shadowRegister[address] = value;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681a      	ldr	r2, [r3, #0]
 8006a74:	7afb      	ldrb	r3, [r7, #11]
 8006a76:	009b      	lsls	r3, r3, #2
 8006a78:	4413      	add	r3, r2
 8006a7a:	687a      	ldr	r2, [r7, #4]
 8006a7c:	605a      	str	r2, [r3, #4]
	tmc2209->registerAccess[address] |= TMC_ACCESS_DIRTY;
 8006a7e:	7afb      	ldrb	r3, [r7, #11]
 8006a80:	68fa      	ldr	r2, [r7, #12]
 8006a82:	4413      	add	r3, r2
 8006a84:	f893 2204 	ldrb.w	r2, [r3, #516]	; 0x204
 8006a88:	7afb      	ldrb	r3, [r7, #11]
 8006a8a:	f042 0208 	orr.w	r2, r2, #8
 8006a8e:	b2d1      	uxtb	r1, r2
 8006a90:	68fa      	ldr	r2, [r7, #12]
 8006a92:	4413      	add	r3, r2
 8006a94:	460a      	mov	r2, r1
 8006a96:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
}
 8006a9a:	bf00      	nop
 8006a9c:	3718      	adds	r7, #24
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bd80      	pop	{r7, pc}

08006aa2 <tmc2209_readInt>:

int32_t tmc2209_readInt(TMC2209TypeDef *tmc2209, uint8_t address)
{
 8006aa2:	b590      	push	{r4, r7, lr}
 8006aa4:	b085      	sub	sp, #20
 8006aa6:	af00      	add	r7, sp, #0
 8006aa8:	6078      	str	r0, [r7, #4]
 8006aaa:	460b      	mov	r3, r1
 8006aac:	70fb      	strb	r3, [r7, #3]
	uint8_t data[8] = { 0 };
 8006aae:	2300      	movs	r3, #0
 8006ab0:	60bb      	str	r3, [r7, #8]
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	60fb      	str	r3, [r7, #12]

	address = TMC_ADDRESS(address);
 8006ab6:	78fb      	ldrb	r3, [r7, #3]
 8006ab8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006abc:	70fb      	strb	r3, [r7, #3]

	if (!TMC_IS_READABLE(tmc2209->registerAccess[address]))
 8006abe:	78fb      	ldrb	r3, [r7, #3]
 8006ac0:	687a      	ldr	r2, [r7, #4]
 8006ac2:	4413      	add	r3, r2
 8006ac4:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 8006ac8:	f003 0301 	and.w	r3, r3, #1
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d106      	bne.n	8006ade <tmc2209_readInt+0x3c>
		return tmc2209->config->shadowRegister[address];
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681a      	ldr	r2, [r3, #0]
 8006ad4:	78fb      	ldrb	r3, [r7, #3]
 8006ad6:	009b      	lsls	r3, r3, #2
 8006ad8:	4413      	add	r3, r2
 8006ada:	685b      	ldr	r3, [r3, #4]
 8006adc:	e03f      	b.n	8006b5e <tmc2209_readInt+0xbc>

	data[0] = 0x05;
 8006ade:	2305      	movs	r3, #5
 8006ae0:	723b      	strb	r3, [r7, #8]
	data[1] = tmc2209->slaveAddress;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	f893 3284 	ldrb.w	r3, [r3, #644]	; 0x284
 8006ae8:	727b      	strb	r3, [r7, #9]
	data[2] = address;
 8006aea:	78fb      	ldrb	r3, [r7, #3]
 8006aec:	72bb      	strb	r3, [r7, #10]
	data[3] = tmc2209_CRC8(data, 3);
 8006aee:	f107 0308 	add.w	r3, r7, #8
 8006af2:	2103      	movs	r1, #3
 8006af4:	4618      	mov	r0, r3
 8006af6:	f7f9 fd85 	bl	8000604 <tmc2209_CRC8>
 8006afa:	4603      	mov	r3, r0
 8006afc:	72fb      	strb	r3, [r7, #11]

	tmc2209_readWriteArray(tmc2209->config->channel, data, 4, 8);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f893 0210 	ldrb.w	r0, [r3, #528]	; 0x210
 8006b06:	f107 0108 	add.w	r1, r7, #8
 8006b0a:	2308      	movs	r3, #8
 8006b0c:	2204      	movs	r2, #4
 8006b0e:	f7f9 fd51 	bl	80005b4 <tmc2209_readWriteArray>

	// Byte 0: Sync nibble correct?
	if (data[0] != 0x05)
 8006b12:	7a3b      	ldrb	r3, [r7, #8]
 8006b14:	2b05      	cmp	r3, #5
 8006b16:	d001      	beq.n	8006b1c <tmc2209_readInt+0x7a>
		return 0;
 8006b18:	2300      	movs	r3, #0
 8006b1a:	e020      	b.n	8006b5e <tmc2209_readInt+0xbc>

	// Byte 1: Master address correct?
	if (data[1] != 0xFF)
 8006b1c:	7a7b      	ldrb	r3, [r7, #9]
 8006b1e:	2bff      	cmp	r3, #255	; 0xff
 8006b20:	d001      	beq.n	8006b26 <tmc2209_readInt+0x84>
		return 0;
 8006b22:	2300      	movs	r3, #0
 8006b24:	e01b      	b.n	8006b5e <tmc2209_readInt+0xbc>

	// Byte 2: Address correct?
	if (data[2] != address)
 8006b26:	7abb      	ldrb	r3, [r7, #10]
 8006b28:	78fa      	ldrb	r2, [r7, #3]
 8006b2a:	429a      	cmp	r2, r3
 8006b2c:	d001      	beq.n	8006b32 <tmc2209_readInt+0x90>
		return 0;
 8006b2e:	2300      	movs	r3, #0
 8006b30:	e015      	b.n	8006b5e <tmc2209_readInt+0xbc>

	// Byte 7: CRC correct?
	if (data[7] != tmc2209_CRC8(data, 7))
 8006b32:	7bfc      	ldrb	r4, [r7, #15]
 8006b34:	f107 0308 	add.w	r3, r7, #8
 8006b38:	2107      	movs	r1, #7
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	f7f9 fd62 	bl	8000604 <tmc2209_CRC8>
 8006b40:	4603      	mov	r3, r0
 8006b42:	429c      	cmp	r4, r3
 8006b44:	d001      	beq.n	8006b4a <tmc2209_readInt+0xa8>
		return 0;
 8006b46:	2300      	movs	r3, #0
 8006b48:	e009      	b.n	8006b5e <tmc2209_readInt+0xbc>

	return ((uint32_t)data[3] << 24) | ((uint32_t)data[4] << 16) | (data[5] << 8) | data[6];
 8006b4a:	7afb      	ldrb	r3, [r7, #11]
 8006b4c:	061a      	lsls	r2, r3, #24
 8006b4e:	7b3b      	ldrb	r3, [r7, #12]
 8006b50:	041b      	lsls	r3, r3, #16
 8006b52:	4313      	orrs	r3, r2
 8006b54:	7b7a      	ldrb	r2, [r7, #13]
 8006b56:	0212      	lsls	r2, r2, #8
 8006b58:	4313      	orrs	r3, r2
 8006b5a:	7bba      	ldrb	r2, [r7, #14]
 8006b5c:	4313      	orrs	r3, r2
}
 8006b5e:	4618      	mov	r0, r3
 8006b60:	3714      	adds	r7, #20
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bd90      	pop	{r4, r7, pc}
	...

08006b68 <tmc2209_init>:

void tmc2209_init(TMC2209TypeDef *tmc2209, uint8_t channel, uint8_t slaveAddress, ConfigurationTypeDef *tmc2209_config, const int32_t *registerResetState)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b087      	sub	sp, #28
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	60f8      	str	r0, [r7, #12]
 8006b70:	607b      	str	r3, [r7, #4]
 8006b72:	460b      	mov	r3, r1
 8006b74:	72fb      	strb	r3, [r7, #11]
 8006b76:	4613      	mov	r3, r2
 8006b78:	72bb      	strb	r3, [r7, #10]
	tmc2209->slaveAddress = slaveAddress;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	7aba      	ldrb	r2, [r7, #10]
 8006b7e:	f883 2284 	strb.w	r2, [r3, #644]	; 0x284

	tmc2209->config               = tmc2209_config;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	687a      	ldr	r2, [r7, #4]
 8006b86:	601a      	str	r2, [r3, #0]
	tmc2209->config->callback     = NULL;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	tmc2209->config->channel      = channel;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	7afa      	ldrb	r2, [r7, #11]
 8006b98:	f883 2210 	strb.w	r2, [r3, #528]	; 0x210
	tmc2209->config->configIndex  = 0;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	705a      	strb	r2, [r3, #1]
	tmc2209->config->state        = CONFIG_READY;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	701a      	strb	r2, [r3, #0]

	for(size_t i = 0; i < TMC2209_REGISTER_COUNT; i++)
 8006bac:	2300      	movs	r3, #0
 8006bae:	617b      	str	r3, [r7, #20]
 8006bb0:	e017      	b.n	8006be2 <tmc2209_init+0x7a>
	{
		tmc2209->registerAccess[i]      = tmc2209_defaultRegisterAccess[i];
 8006bb2:	4a11      	ldr	r2, [pc, #68]	; (8006bf8 <tmc2209_init+0x90>)
 8006bb4:	697b      	ldr	r3, [r7, #20]
 8006bb6:	4413      	add	r3, r2
 8006bb8:	7819      	ldrb	r1, [r3, #0]
 8006bba:	68fa      	ldr	r2, [r7, #12]
 8006bbc:	697b      	ldr	r3, [r7, #20]
 8006bbe:	4413      	add	r3, r2
 8006bc0:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8006bc4:	460a      	mov	r2, r1
 8006bc6:	701a      	strb	r2, [r3, #0]
		tmc2209->registerResetState[i]  = registerResetState[i];
 8006bc8:	697b      	ldr	r3, [r7, #20]
 8006bca:	009b      	lsls	r3, r3, #2
 8006bcc:	6a3a      	ldr	r2, [r7, #32]
 8006bce:	4413      	add	r3, r2
 8006bd0:	681a      	ldr	r2, [r3, #0]
 8006bd2:	68f9      	ldr	r1, [r7, #12]
 8006bd4:	697b      	ldr	r3, [r7, #20]
 8006bd6:	009b      	lsls	r3, r3, #2
 8006bd8:	440b      	add	r3, r1
 8006bda:	605a      	str	r2, [r3, #4]
	for(size_t i = 0; i < TMC2209_REGISTER_COUNT; i++)
 8006bdc:	697b      	ldr	r3, [r7, #20]
 8006bde:	3301      	adds	r3, #1
 8006be0:	617b      	str	r3, [r7, #20]
 8006be2:	697b      	ldr	r3, [r7, #20]
 8006be4:	2b7f      	cmp	r3, #127	; 0x7f
 8006be6:	d9e4      	bls.n	8006bb2 <tmc2209_init+0x4a>
	}
}
 8006be8:	bf00      	nop
 8006bea:	bf00      	nop
 8006bec:	371c      	adds	r7, #28
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf4:	4770      	bx	lr
 8006bf6:	bf00      	nop
 8006bf8:	08008570 	.word	0x08008570

08006bfc <writeConfiguration>:

static void writeConfiguration(TMC2209TypeDef *tmc2209)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b084      	sub	sp, #16
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
	uint8_t *ptr = &tmc2209->config->configIndex;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	3301      	adds	r3, #1
 8006c0a:	60bb      	str	r3, [r7, #8]
	const int32_t *settings;

	if(tmc2209->config->state == CONFIG_RESTORE)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	781b      	ldrb	r3, [r3, #0]
 8006c12:	2b02      	cmp	r3, #2
 8006c14:	d131      	bne.n	8006c7a <writeConfiguration+0x7e>
	{
		settings = tmc2209->config->shadowRegister;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	3304      	adds	r3, #4
 8006c1c:	60fb      	str	r3, [r7, #12]
		// Find the next restorable register
		while((*ptr < TMC2209_REGISTER_COUNT) && !TMC_IS_RESTORABLE(tmc2209->registerAccess[*ptr]))
 8006c1e:	e005      	b.n	8006c2c <writeConfiguration+0x30>
		{
			(*ptr)++;
 8006c20:	68bb      	ldr	r3, [r7, #8]
 8006c22:	781b      	ldrb	r3, [r3, #0]
 8006c24:	3301      	adds	r3, #1
 8006c26:	b2da      	uxtb	r2, r3
 8006c28:	68bb      	ldr	r3, [r7, #8]
 8006c2a:	701a      	strb	r2, [r3, #0]
		while((*ptr < TMC2209_REGISTER_COUNT) && !TMC_IS_RESTORABLE(tmc2209->registerAccess[*ptr]))
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	781b      	ldrb	r3, [r3, #0]
 8006c30:	b25b      	sxtb	r3, r3
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	db3b      	blt.n	8006cae <writeConfiguration+0xb2>
 8006c36:	68bb      	ldr	r3, [r7, #8]
 8006c38:	781b      	ldrb	r3, [r3, #0]
 8006c3a:	461a      	mov	r2, r3
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	4413      	add	r3, r2
 8006c40:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 8006c44:	f003 0302 	and.w	r3, r3, #2
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d0e9      	beq.n	8006c20 <writeConfiguration+0x24>
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	781b      	ldrb	r3, [r3, #0]
 8006c50:	461a      	mov	r2, r3
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	4413      	add	r3, r2
 8006c56:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 8006c5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d025      	beq.n	8006cae <writeConfiguration+0xb2>
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	781b      	ldrb	r3, [r3, #0]
 8006c66:	461a      	mov	r2, r3
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	4413      	add	r3, r2
 8006c6c:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 8006c70:	f003 0308 	and.w	r3, r3, #8
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d0d3      	beq.n	8006c20 <writeConfiguration+0x24>
 8006c78:	e019      	b.n	8006cae <writeConfiguration+0xb2>
		}
	}
	else
	{
		settings = tmc2209->registerResetState;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	3304      	adds	r3, #4
 8006c7e:	60fb      	str	r3, [r7, #12]
		// Find the next resettable register
		while((*ptr < TMC2209_REGISTER_COUNT) && !TMC_IS_RESETTABLE(tmc2209->registerAccess[*ptr]))
 8006c80:	e005      	b.n	8006c8e <writeConfiguration+0x92>
		{
			(*ptr)++;
 8006c82:	68bb      	ldr	r3, [r7, #8]
 8006c84:	781b      	ldrb	r3, [r3, #0]
 8006c86:	3301      	adds	r3, #1
 8006c88:	b2da      	uxtb	r2, r3
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	701a      	strb	r2, [r3, #0]
		while((*ptr < TMC2209_REGISTER_COUNT) && !TMC_IS_RESETTABLE(tmc2209->registerAccess[*ptr]))
 8006c8e:	68bb      	ldr	r3, [r7, #8]
 8006c90:	781b      	ldrb	r3, [r3, #0]
 8006c92:	b25b      	sxtb	r3, r3
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	db0a      	blt.n	8006cae <writeConfiguration+0xb2>
 8006c98:	68bb      	ldr	r3, [r7, #8]
 8006c9a:	781b      	ldrb	r3, [r3, #0]
 8006c9c:	461a      	mov	r2, r3
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	4413      	add	r3, r2
 8006ca2:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 8006ca6:	f003 0342 	and.w	r3, r3, #66	; 0x42
 8006caa:	2b02      	cmp	r3, #2
 8006cac:	d1e9      	bne.n	8006c82 <writeConfiguration+0x86>
		}
	}

	if(*ptr < TMC2209_REGISTER_COUNT)
 8006cae:	68bb      	ldr	r3, [r7, #8]
 8006cb0:	781b      	ldrb	r3, [r3, #0]
 8006cb2:	b25b      	sxtb	r3, r3
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	db12      	blt.n	8006cde <writeConfiguration+0xe2>
	{
		tmc2209_writeInt(tmc2209, *ptr, settings[*ptr]);
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	7819      	ldrb	r1, [r3, #0]
 8006cbc:	68bb      	ldr	r3, [r7, #8]
 8006cbe:	781b      	ldrb	r3, [r3, #0]
 8006cc0:	009b      	lsls	r3, r3, #2
 8006cc2:	68fa      	ldr	r2, [r7, #12]
 8006cc4:	4413      	add	r3, r2
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	461a      	mov	r2, r3
 8006cca:	6878      	ldr	r0, [r7, #4]
 8006ccc:	f7ff fe99 	bl	8006a02 <tmc2209_writeInt>
		(*ptr)++;
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	781b      	ldrb	r3, [r3, #0]
 8006cd4:	3301      	adds	r3, #1
 8006cd6:	b2da      	uxtb	r2, r3
 8006cd8:	68bb      	ldr	r3, [r7, #8]
 8006cda:	701a      	strb	r2, [r3, #0]
			((tmc2209_callback)tmc2209->config->callback)(tmc2209, tmc2209->config->state);
		}

		tmc2209->config->state = CONFIG_READY;
	}
}
 8006cdc:	e013      	b.n	8006d06 <writeConfiguration+0x10a>
		if(tmc2209->config->callback)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d009      	beq.n	8006cfe <writeConfiguration+0x102>
			((tmc2209_callback)tmc2209->config->callback)(tmc2209, tmc2209->config->state);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8006cf2:	687a      	ldr	r2, [r7, #4]
 8006cf4:	6812      	ldr	r2, [r2, #0]
 8006cf6:	7812      	ldrb	r2, [r2, #0]
 8006cf8:	4611      	mov	r1, r2
 8006cfa:	6878      	ldr	r0, [r7, #4]
 8006cfc:	4798      	blx	r3
		tmc2209->config->state = CONFIG_READY;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	2200      	movs	r2, #0
 8006d04:	701a      	strb	r2, [r3, #0]
}
 8006d06:	bf00      	nop
 8006d08:	3710      	adds	r7, #16
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	bd80      	pop	{r7, pc}

08006d0e <tmc2209_periodicJob>:

void tmc2209_periodicJob(TMC2209TypeDef *tmc2209, uint32_t tick)
{
 8006d0e:	b580      	push	{r7, lr}
 8006d10:	b082      	sub	sp, #8
 8006d12:	af00      	add	r7, sp, #0
 8006d14:	6078      	str	r0, [r7, #4]
 8006d16:	6039      	str	r1, [r7, #0]
	UNUSED(tick);

	if(tmc2209->config->state != CONFIG_READY)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	781b      	ldrb	r3, [r3, #0]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d003      	beq.n	8006d2a <tmc2209_periodicJob+0x1c>
	{
		writeConfiguration(tmc2209);
 8006d22:	6878      	ldr	r0, [r7, #4]
 8006d24:	f7ff ff6a 	bl	8006bfc <writeConfiguration>
		return;
 8006d28:	bf00      	nop
	}
}
 8006d2a:	3708      	adds	r7, #8
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	bd80      	pop	{r7, pc}

08006d30 <tmc2209_reset>:
{
	tmc2209->config->callback = (tmc_callback_config) callback;
}

uint8_t tmc2209_reset(TMC2209TypeDef *tmc2209)
{
 8006d30:	b480      	push	{r7}
 8006d32:	b085      	sub	sp, #20
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
	if(tmc2209->config->state != CONFIG_READY)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	781b      	ldrb	r3, [r3, #0]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d001      	beq.n	8006d46 <tmc2209_reset+0x16>
		return false;
 8006d42:	2300      	movs	r3, #0
 8006d44:	e028      	b.n	8006d98 <tmc2209_reset+0x68>

	// Reset the dirty bits and wipe the shadow registers
	for(size_t i = 0; i < TMC2209_REGISTER_COUNT; i++)
 8006d46:	2300      	movs	r3, #0
 8006d48:	60fb      	str	r3, [r7, #12]
 8006d4a:	e019      	b.n	8006d80 <tmc2209_reset+0x50>
	{
		tmc2209->registerAccess[i] &= ~TMC_ACCESS_DIRTY;
 8006d4c:	687a      	ldr	r2, [r7, #4]
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	4413      	add	r3, r2
 8006d52:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8006d56:	781b      	ldrb	r3, [r3, #0]
 8006d58:	f023 0308 	bic.w	r3, r3, #8
 8006d5c:	b2d9      	uxtb	r1, r3
 8006d5e:	687a      	ldr	r2, [r7, #4]
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	4413      	add	r3, r2
 8006d64:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8006d68:	460a      	mov	r2, r1
 8006d6a:	701a      	strb	r2, [r3, #0]
		tmc2209->config->shadowRegister[i] = 0;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681a      	ldr	r2, [r3, #0]
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	009b      	lsls	r3, r3, #2
 8006d74:	4413      	add	r3, r2
 8006d76:	2200      	movs	r2, #0
 8006d78:	605a      	str	r2, [r3, #4]
	for(size_t i = 0; i < TMC2209_REGISTER_COUNT; i++)
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	3301      	adds	r3, #1
 8006d7e:	60fb      	str	r3, [r7, #12]
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	2b7f      	cmp	r3, #127	; 0x7f
 8006d84:	d9e2      	bls.n	8006d4c <tmc2209_reset+0x1c>
	}

	tmc2209->config->state        = CONFIG_RESET;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	2201      	movs	r2, #1
 8006d8c:	701a      	strb	r2, [r3, #0]
	tmc2209->config->configIndex  = 0;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	2200      	movs	r2, #0
 8006d94:	705a      	strb	r2, [r3, #1]

	return true;
 8006d96:	2301      	movs	r3, #1
}
 8006d98:	4618      	mov	r0, r3
 8006d9a:	3714      	adds	r7, #20
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da2:	4770      	bx	lr

08006da4 <tmc2209_restore>:

uint8_t tmc2209_restore(TMC2209TypeDef *tmc2209)
{
 8006da4:	b480      	push	{r7}
 8006da6:	b083      	sub	sp, #12
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
	if(tmc2209->config->state != CONFIG_READY)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	781b      	ldrb	r3, [r3, #0]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d001      	beq.n	8006dba <tmc2209_restore+0x16>
		return false;
 8006db6:	2300      	movs	r3, #0
 8006db8:	e008      	b.n	8006dcc <tmc2209_restore+0x28>

	tmc2209->config->state        = CONFIG_RESTORE;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	2202      	movs	r2, #2
 8006dc0:	701a      	strb	r2, [r3, #0]
	tmc2209->config->configIndex  = 0;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	705a      	strb	r2, [r3, #1]

	return true;
 8006dca:	2301      	movs	r3, #1
}
 8006dcc:	4618      	mov	r0, r3
 8006dce:	370c      	adds	r7, #12
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd6:	4770      	bx	lr

08006dd8 <__errno>:
 8006dd8:	4b01      	ldr	r3, [pc, #4]	; (8006de0 <__errno+0x8>)
 8006dda:	6818      	ldr	r0, [r3, #0]
 8006ddc:	4770      	bx	lr
 8006dde:	bf00      	nop
 8006de0:	2000000c 	.word	0x2000000c

08006de4 <__libc_init_array>:
 8006de4:	b570      	push	{r4, r5, r6, lr}
 8006de6:	4d0d      	ldr	r5, [pc, #52]	; (8006e1c <__libc_init_array+0x38>)
 8006de8:	4c0d      	ldr	r4, [pc, #52]	; (8006e20 <__libc_init_array+0x3c>)
 8006dea:	1b64      	subs	r4, r4, r5
 8006dec:	10a4      	asrs	r4, r4, #2
 8006dee:	2600      	movs	r6, #0
 8006df0:	42a6      	cmp	r6, r4
 8006df2:	d109      	bne.n	8006e08 <__libc_init_array+0x24>
 8006df4:	4d0b      	ldr	r5, [pc, #44]	; (8006e24 <__libc_init_array+0x40>)
 8006df6:	4c0c      	ldr	r4, [pc, #48]	; (8006e28 <__libc_init_array+0x44>)
 8006df8:	f001 f8fa 	bl	8007ff0 <_init>
 8006dfc:	1b64      	subs	r4, r4, r5
 8006dfe:	10a4      	asrs	r4, r4, #2
 8006e00:	2600      	movs	r6, #0
 8006e02:	42a6      	cmp	r6, r4
 8006e04:	d105      	bne.n	8006e12 <__libc_init_array+0x2e>
 8006e06:	bd70      	pop	{r4, r5, r6, pc}
 8006e08:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e0c:	4798      	blx	r3
 8006e0e:	3601      	adds	r6, #1
 8006e10:	e7ee      	b.n	8006df0 <__libc_init_array+0xc>
 8006e12:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e16:	4798      	blx	r3
 8006e18:	3601      	adds	r6, #1
 8006e1a:	e7f2      	b.n	8006e02 <__libc_init_array+0x1e>
 8006e1c:	08008690 	.word	0x08008690
 8006e20:	08008690 	.word	0x08008690
 8006e24:	08008690 	.word	0x08008690
 8006e28:	08008694 	.word	0x08008694

08006e2c <memset>:
 8006e2c:	4402      	add	r2, r0
 8006e2e:	4603      	mov	r3, r0
 8006e30:	4293      	cmp	r3, r2
 8006e32:	d100      	bne.n	8006e36 <memset+0xa>
 8006e34:	4770      	bx	lr
 8006e36:	f803 1b01 	strb.w	r1, [r3], #1
 8006e3a:	e7f9      	b.n	8006e30 <memset+0x4>

08006e3c <iprintf>:
 8006e3c:	b40f      	push	{r0, r1, r2, r3}
 8006e3e:	4b0a      	ldr	r3, [pc, #40]	; (8006e68 <iprintf+0x2c>)
 8006e40:	b513      	push	{r0, r1, r4, lr}
 8006e42:	681c      	ldr	r4, [r3, #0]
 8006e44:	b124      	cbz	r4, 8006e50 <iprintf+0x14>
 8006e46:	69a3      	ldr	r3, [r4, #24]
 8006e48:	b913      	cbnz	r3, 8006e50 <iprintf+0x14>
 8006e4a:	4620      	mov	r0, r4
 8006e4c:	f000 fb2c 	bl	80074a8 <__sinit>
 8006e50:	ab05      	add	r3, sp, #20
 8006e52:	9a04      	ldr	r2, [sp, #16]
 8006e54:	68a1      	ldr	r1, [r4, #8]
 8006e56:	9301      	str	r3, [sp, #4]
 8006e58:	4620      	mov	r0, r4
 8006e5a:	f000 fd3d 	bl	80078d8 <_vfiprintf_r>
 8006e5e:	b002      	add	sp, #8
 8006e60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e64:	b004      	add	sp, #16
 8006e66:	4770      	bx	lr
 8006e68:	2000000c 	.word	0x2000000c

08006e6c <_puts_r>:
 8006e6c:	b570      	push	{r4, r5, r6, lr}
 8006e6e:	460e      	mov	r6, r1
 8006e70:	4605      	mov	r5, r0
 8006e72:	b118      	cbz	r0, 8006e7c <_puts_r+0x10>
 8006e74:	6983      	ldr	r3, [r0, #24]
 8006e76:	b90b      	cbnz	r3, 8006e7c <_puts_r+0x10>
 8006e78:	f000 fb16 	bl	80074a8 <__sinit>
 8006e7c:	69ab      	ldr	r3, [r5, #24]
 8006e7e:	68ac      	ldr	r4, [r5, #8]
 8006e80:	b913      	cbnz	r3, 8006e88 <_puts_r+0x1c>
 8006e82:	4628      	mov	r0, r5
 8006e84:	f000 fb10 	bl	80074a8 <__sinit>
 8006e88:	4b2c      	ldr	r3, [pc, #176]	; (8006f3c <_puts_r+0xd0>)
 8006e8a:	429c      	cmp	r4, r3
 8006e8c:	d120      	bne.n	8006ed0 <_puts_r+0x64>
 8006e8e:	686c      	ldr	r4, [r5, #4]
 8006e90:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006e92:	07db      	lsls	r3, r3, #31
 8006e94:	d405      	bmi.n	8006ea2 <_puts_r+0x36>
 8006e96:	89a3      	ldrh	r3, [r4, #12]
 8006e98:	0598      	lsls	r0, r3, #22
 8006e9a:	d402      	bmi.n	8006ea2 <_puts_r+0x36>
 8006e9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006e9e:	f000 fba1 	bl	80075e4 <__retarget_lock_acquire_recursive>
 8006ea2:	89a3      	ldrh	r3, [r4, #12]
 8006ea4:	0719      	lsls	r1, r3, #28
 8006ea6:	d51d      	bpl.n	8006ee4 <_puts_r+0x78>
 8006ea8:	6923      	ldr	r3, [r4, #16]
 8006eaa:	b1db      	cbz	r3, 8006ee4 <_puts_r+0x78>
 8006eac:	3e01      	subs	r6, #1
 8006eae:	68a3      	ldr	r3, [r4, #8]
 8006eb0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006eb4:	3b01      	subs	r3, #1
 8006eb6:	60a3      	str	r3, [r4, #8]
 8006eb8:	bb39      	cbnz	r1, 8006f0a <_puts_r+0x9e>
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	da38      	bge.n	8006f30 <_puts_r+0xc4>
 8006ebe:	4622      	mov	r2, r4
 8006ec0:	210a      	movs	r1, #10
 8006ec2:	4628      	mov	r0, r5
 8006ec4:	f000 f916 	bl	80070f4 <__swbuf_r>
 8006ec8:	3001      	adds	r0, #1
 8006eca:	d011      	beq.n	8006ef0 <_puts_r+0x84>
 8006ecc:	250a      	movs	r5, #10
 8006ece:	e011      	b.n	8006ef4 <_puts_r+0x88>
 8006ed0:	4b1b      	ldr	r3, [pc, #108]	; (8006f40 <_puts_r+0xd4>)
 8006ed2:	429c      	cmp	r4, r3
 8006ed4:	d101      	bne.n	8006eda <_puts_r+0x6e>
 8006ed6:	68ac      	ldr	r4, [r5, #8]
 8006ed8:	e7da      	b.n	8006e90 <_puts_r+0x24>
 8006eda:	4b1a      	ldr	r3, [pc, #104]	; (8006f44 <_puts_r+0xd8>)
 8006edc:	429c      	cmp	r4, r3
 8006ede:	bf08      	it	eq
 8006ee0:	68ec      	ldreq	r4, [r5, #12]
 8006ee2:	e7d5      	b.n	8006e90 <_puts_r+0x24>
 8006ee4:	4621      	mov	r1, r4
 8006ee6:	4628      	mov	r0, r5
 8006ee8:	f000 f956 	bl	8007198 <__swsetup_r>
 8006eec:	2800      	cmp	r0, #0
 8006eee:	d0dd      	beq.n	8006eac <_puts_r+0x40>
 8006ef0:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8006ef4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006ef6:	07da      	lsls	r2, r3, #31
 8006ef8:	d405      	bmi.n	8006f06 <_puts_r+0x9a>
 8006efa:	89a3      	ldrh	r3, [r4, #12]
 8006efc:	059b      	lsls	r3, r3, #22
 8006efe:	d402      	bmi.n	8006f06 <_puts_r+0x9a>
 8006f00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006f02:	f000 fb70 	bl	80075e6 <__retarget_lock_release_recursive>
 8006f06:	4628      	mov	r0, r5
 8006f08:	bd70      	pop	{r4, r5, r6, pc}
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	da04      	bge.n	8006f18 <_puts_r+0xac>
 8006f0e:	69a2      	ldr	r2, [r4, #24]
 8006f10:	429a      	cmp	r2, r3
 8006f12:	dc06      	bgt.n	8006f22 <_puts_r+0xb6>
 8006f14:	290a      	cmp	r1, #10
 8006f16:	d004      	beq.n	8006f22 <_puts_r+0xb6>
 8006f18:	6823      	ldr	r3, [r4, #0]
 8006f1a:	1c5a      	adds	r2, r3, #1
 8006f1c:	6022      	str	r2, [r4, #0]
 8006f1e:	7019      	strb	r1, [r3, #0]
 8006f20:	e7c5      	b.n	8006eae <_puts_r+0x42>
 8006f22:	4622      	mov	r2, r4
 8006f24:	4628      	mov	r0, r5
 8006f26:	f000 f8e5 	bl	80070f4 <__swbuf_r>
 8006f2a:	3001      	adds	r0, #1
 8006f2c:	d1bf      	bne.n	8006eae <_puts_r+0x42>
 8006f2e:	e7df      	b.n	8006ef0 <_puts_r+0x84>
 8006f30:	6823      	ldr	r3, [r4, #0]
 8006f32:	250a      	movs	r5, #10
 8006f34:	1c5a      	adds	r2, r3, #1
 8006f36:	6022      	str	r2, [r4, #0]
 8006f38:	701d      	strb	r5, [r3, #0]
 8006f3a:	e7db      	b.n	8006ef4 <_puts_r+0x88>
 8006f3c:	08008614 	.word	0x08008614
 8006f40:	08008634 	.word	0x08008634
 8006f44:	080085f4 	.word	0x080085f4

08006f48 <puts>:
 8006f48:	4b02      	ldr	r3, [pc, #8]	; (8006f54 <puts+0xc>)
 8006f4a:	4601      	mov	r1, r0
 8006f4c:	6818      	ldr	r0, [r3, #0]
 8006f4e:	f7ff bf8d 	b.w	8006e6c <_puts_r>
 8006f52:	bf00      	nop
 8006f54:	2000000c 	.word	0x2000000c

08006f58 <setbuf>:
 8006f58:	2900      	cmp	r1, #0
 8006f5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f5e:	bf0c      	ite	eq
 8006f60:	2202      	moveq	r2, #2
 8006f62:	2200      	movne	r2, #0
 8006f64:	f000 b800 	b.w	8006f68 <setvbuf>

08006f68 <setvbuf>:
 8006f68:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006f6c:	461d      	mov	r5, r3
 8006f6e:	4b5d      	ldr	r3, [pc, #372]	; (80070e4 <setvbuf+0x17c>)
 8006f70:	681f      	ldr	r7, [r3, #0]
 8006f72:	4604      	mov	r4, r0
 8006f74:	460e      	mov	r6, r1
 8006f76:	4690      	mov	r8, r2
 8006f78:	b127      	cbz	r7, 8006f84 <setvbuf+0x1c>
 8006f7a:	69bb      	ldr	r3, [r7, #24]
 8006f7c:	b913      	cbnz	r3, 8006f84 <setvbuf+0x1c>
 8006f7e:	4638      	mov	r0, r7
 8006f80:	f000 fa92 	bl	80074a8 <__sinit>
 8006f84:	4b58      	ldr	r3, [pc, #352]	; (80070e8 <setvbuf+0x180>)
 8006f86:	429c      	cmp	r4, r3
 8006f88:	d167      	bne.n	800705a <setvbuf+0xf2>
 8006f8a:	687c      	ldr	r4, [r7, #4]
 8006f8c:	f1b8 0f02 	cmp.w	r8, #2
 8006f90:	d006      	beq.n	8006fa0 <setvbuf+0x38>
 8006f92:	f1b8 0f01 	cmp.w	r8, #1
 8006f96:	f200 809f 	bhi.w	80070d8 <setvbuf+0x170>
 8006f9a:	2d00      	cmp	r5, #0
 8006f9c:	f2c0 809c 	blt.w	80070d8 <setvbuf+0x170>
 8006fa0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006fa2:	07db      	lsls	r3, r3, #31
 8006fa4:	d405      	bmi.n	8006fb2 <setvbuf+0x4a>
 8006fa6:	89a3      	ldrh	r3, [r4, #12]
 8006fa8:	0598      	lsls	r0, r3, #22
 8006faa:	d402      	bmi.n	8006fb2 <setvbuf+0x4a>
 8006fac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006fae:	f000 fb19 	bl	80075e4 <__retarget_lock_acquire_recursive>
 8006fb2:	4621      	mov	r1, r4
 8006fb4:	4638      	mov	r0, r7
 8006fb6:	f000 f9e3 	bl	8007380 <_fflush_r>
 8006fba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006fbc:	b141      	cbz	r1, 8006fd0 <setvbuf+0x68>
 8006fbe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006fc2:	4299      	cmp	r1, r3
 8006fc4:	d002      	beq.n	8006fcc <setvbuf+0x64>
 8006fc6:	4638      	mov	r0, r7
 8006fc8:	f000 fb7c 	bl	80076c4 <_free_r>
 8006fcc:	2300      	movs	r3, #0
 8006fce:	6363      	str	r3, [r4, #52]	; 0x34
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	61a3      	str	r3, [r4, #24]
 8006fd4:	6063      	str	r3, [r4, #4]
 8006fd6:	89a3      	ldrh	r3, [r4, #12]
 8006fd8:	0619      	lsls	r1, r3, #24
 8006fda:	d503      	bpl.n	8006fe4 <setvbuf+0x7c>
 8006fdc:	6921      	ldr	r1, [r4, #16]
 8006fde:	4638      	mov	r0, r7
 8006fe0:	f000 fb70 	bl	80076c4 <_free_r>
 8006fe4:	89a3      	ldrh	r3, [r4, #12]
 8006fe6:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8006fea:	f023 0303 	bic.w	r3, r3, #3
 8006fee:	f1b8 0f02 	cmp.w	r8, #2
 8006ff2:	81a3      	strh	r3, [r4, #12]
 8006ff4:	d06c      	beq.n	80070d0 <setvbuf+0x168>
 8006ff6:	ab01      	add	r3, sp, #4
 8006ff8:	466a      	mov	r2, sp
 8006ffa:	4621      	mov	r1, r4
 8006ffc:	4638      	mov	r0, r7
 8006ffe:	f000 faf3 	bl	80075e8 <__swhatbuf_r>
 8007002:	89a3      	ldrh	r3, [r4, #12]
 8007004:	4318      	orrs	r0, r3
 8007006:	81a0      	strh	r0, [r4, #12]
 8007008:	2d00      	cmp	r5, #0
 800700a:	d130      	bne.n	800706e <setvbuf+0x106>
 800700c:	9d00      	ldr	r5, [sp, #0]
 800700e:	4628      	mov	r0, r5
 8007010:	f000 fb50 	bl	80076b4 <malloc>
 8007014:	4606      	mov	r6, r0
 8007016:	2800      	cmp	r0, #0
 8007018:	d155      	bne.n	80070c6 <setvbuf+0x15e>
 800701a:	f8dd 9000 	ldr.w	r9, [sp]
 800701e:	45a9      	cmp	r9, r5
 8007020:	d14a      	bne.n	80070b8 <setvbuf+0x150>
 8007022:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8007026:	2200      	movs	r2, #0
 8007028:	60a2      	str	r2, [r4, #8]
 800702a:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800702e:	6022      	str	r2, [r4, #0]
 8007030:	6122      	str	r2, [r4, #16]
 8007032:	2201      	movs	r2, #1
 8007034:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007038:	6162      	str	r2, [r4, #20]
 800703a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800703c:	f043 0302 	orr.w	r3, r3, #2
 8007040:	07d2      	lsls	r2, r2, #31
 8007042:	81a3      	strh	r3, [r4, #12]
 8007044:	d405      	bmi.n	8007052 <setvbuf+0xea>
 8007046:	f413 7f00 	tst.w	r3, #512	; 0x200
 800704a:	d102      	bne.n	8007052 <setvbuf+0xea>
 800704c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800704e:	f000 faca 	bl	80075e6 <__retarget_lock_release_recursive>
 8007052:	4628      	mov	r0, r5
 8007054:	b003      	add	sp, #12
 8007056:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800705a:	4b24      	ldr	r3, [pc, #144]	; (80070ec <setvbuf+0x184>)
 800705c:	429c      	cmp	r4, r3
 800705e:	d101      	bne.n	8007064 <setvbuf+0xfc>
 8007060:	68bc      	ldr	r4, [r7, #8]
 8007062:	e793      	b.n	8006f8c <setvbuf+0x24>
 8007064:	4b22      	ldr	r3, [pc, #136]	; (80070f0 <setvbuf+0x188>)
 8007066:	429c      	cmp	r4, r3
 8007068:	bf08      	it	eq
 800706a:	68fc      	ldreq	r4, [r7, #12]
 800706c:	e78e      	b.n	8006f8c <setvbuf+0x24>
 800706e:	2e00      	cmp	r6, #0
 8007070:	d0cd      	beq.n	800700e <setvbuf+0xa6>
 8007072:	69bb      	ldr	r3, [r7, #24]
 8007074:	b913      	cbnz	r3, 800707c <setvbuf+0x114>
 8007076:	4638      	mov	r0, r7
 8007078:	f000 fa16 	bl	80074a8 <__sinit>
 800707c:	f1b8 0f01 	cmp.w	r8, #1
 8007080:	bf08      	it	eq
 8007082:	89a3      	ldrheq	r3, [r4, #12]
 8007084:	6026      	str	r6, [r4, #0]
 8007086:	bf04      	itt	eq
 8007088:	f043 0301 	orreq.w	r3, r3, #1
 800708c:	81a3      	strheq	r3, [r4, #12]
 800708e:	89a2      	ldrh	r2, [r4, #12]
 8007090:	f012 0308 	ands.w	r3, r2, #8
 8007094:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8007098:	d01c      	beq.n	80070d4 <setvbuf+0x16c>
 800709a:	07d3      	lsls	r3, r2, #31
 800709c:	bf41      	itttt	mi
 800709e:	2300      	movmi	r3, #0
 80070a0:	426d      	negmi	r5, r5
 80070a2:	60a3      	strmi	r3, [r4, #8]
 80070a4:	61a5      	strmi	r5, [r4, #24]
 80070a6:	bf58      	it	pl
 80070a8:	60a5      	strpl	r5, [r4, #8]
 80070aa:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80070ac:	f015 0501 	ands.w	r5, r5, #1
 80070b0:	d115      	bne.n	80070de <setvbuf+0x176>
 80070b2:	f412 7f00 	tst.w	r2, #512	; 0x200
 80070b6:	e7c8      	b.n	800704a <setvbuf+0xe2>
 80070b8:	4648      	mov	r0, r9
 80070ba:	f000 fafb 	bl	80076b4 <malloc>
 80070be:	4606      	mov	r6, r0
 80070c0:	2800      	cmp	r0, #0
 80070c2:	d0ae      	beq.n	8007022 <setvbuf+0xba>
 80070c4:	464d      	mov	r5, r9
 80070c6:	89a3      	ldrh	r3, [r4, #12]
 80070c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80070cc:	81a3      	strh	r3, [r4, #12]
 80070ce:	e7d0      	b.n	8007072 <setvbuf+0x10a>
 80070d0:	2500      	movs	r5, #0
 80070d2:	e7a8      	b.n	8007026 <setvbuf+0xbe>
 80070d4:	60a3      	str	r3, [r4, #8]
 80070d6:	e7e8      	b.n	80070aa <setvbuf+0x142>
 80070d8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80070dc:	e7b9      	b.n	8007052 <setvbuf+0xea>
 80070de:	2500      	movs	r5, #0
 80070e0:	e7b7      	b.n	8007052 <setvbuf+0xea>
 80070e2:	bf00      	nop
 80070e4:	2000000c 	.word	0x2000000c
 80070e8:	08008614 	.word	0x08008614
 80070ec:	08008634 	.word	0x08008634
 80070f0:	080085f4 	.word	0x080085f4

080070f4 <__swbuf_r>:
 80070f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070f6:	460e      	mov	r6, r1
 80070f8:	4614      	mov	r4, r2
 80070fa:	4605      	mov	r5, r0
 80070fc:	b118      	cbz	r0, 8007106 <__swbuf_r+0x12>
 80070fe:	6983      	ldr	r3, [r0, #24]
 8007100:	b90b      	cbnz	r3, 8007106 <__swbuf_r+0x12>
 8007102:	f000 f9d1 	bl	80074a8 <__sinit>
 8007106:	4b21      	ldr	r3, [pc, #132]	; (800718c <__swbuf_r+0x98>)
 8007108:	429c      	cmp	r4, r3
 800710a:	d12b      	bne.n	8007164 <__swbuf_r+0x70>
 800710c:	686c      	ldr	r4, [r5, #4]
 800710e:	69a3      	ldr	r3, [r4, #24]
 8007110:	60a3      	str	r3, [r4, #8]
 8007112:	89a3      	ldrh	r3, [r4, #12]
 8007114:	071a      	lsls	r2, r3, #28
 8007116:	d52f      	bpl.n	8007178 <__swbuf_r+0x84>
 8007118:	6923      	ldr	r3, [r4, #16]
 800711a:	b36b      	cbz	r3, 8007178 <__swbuf_r+0x84>
 800711c:	6923      	ldr	r3, [r4, #16]
 800711e:	6820      	ldr	r0, [r4, #0]
 8007120:	1ac0      	subs	r0, r0, r3
 8007122:	6963      	ldr	r3, [r4, #20]
 8007124:	b2f6      	uxtb	r6, r6
 8007126:	4283      	cmp	r3, r0
 8007128:	4637      	mov	r7, r6
 800712a:	dc04      	bgt.n	8007136 <__swbuf_r+0x42>
 800712c:	4621      	mov	r1, r4
 800712e:	4628      	mov	r0, r5
 8007130:	f000 f926 	bl	8007380 <_fflush_r>
 8007134:	bb30      	cbnz	r0, 8007184 <__swbuf_r+0x90>
 8007136:	68a3      	ldr	r3, [r4, #8]
 8007138:	3b01      	subs	r3, #1
 800713a:	60a3      	str	r3, [r4, #8]
 800713c:	6823      	ldr	r3, [r4, #0]
 800713e:	1c5a      	adds	r2, r3, #1
 8007140:	6022      	str	r2, [r4, #0]
 8007142:	701e      	strb	r6, [r3, #0]
 8007144:	6963      	ldr	r3, [r4, #20]
 8007146:	3001      	adds	r0, #1
 8007148:	4283      	cmp	r3, r0
 800714a:	d004      	beq.n	8007156 <__swbuf_r+0x62>
 800714c:	89a3      	ldrh	r3, [r4, #12]
 800714e:	07db      	lsls	r3, r3, #31
 8007150:	d506      	bpl.n	8007160 <__swbuf_r+0x6c>
 8007152:	2e0a      	cmp	r6, #10
 8007154:	d104      	bne.n	8007160 <__swbuf_r+0x6c>
 8007156:	4621      	mov	r1, r4
 8007158:	4628      	mov	r0, r5
 800715a:	f000 f911 	bl	8007380 <_fflush_r>
 800715e:	b988      	cbnz	r0, 8007184 <__swbuf_r+0x90>
 8007160:	4638      	mov	r0, r7
 8007162:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007164:	4b0a      	ldr	r3, [pc, #40]	; (8007190 <__swbuf_r+0x9c>)
 8007166:	429c      	cmp	r4, r3
 8007168:	d101      	bne.n	800716e <__swbuf_r+0x7a>
 800716a:	68ac      	ldr	r4, [r5, #8]
 800716c:	e7cf      	b.n	800710e <__swbuf_r+0x1a>
 800716e:	4b09      	ldr	r3, [pc, #36]	; (8007194 <__swbuf_r+0xa0>)
 8007170:	429c      	cmp	r4, r3
 8007172:	bf08      	it	eq
 8007174:	68ec      	ldreq	r4, [r5, #12]
 8007176:	e7ca      	b.n	800710e <__swbuf_r+0x1a>
 8007178:	4621      	mov	r1, r4
 800717a:	4628      	mov	r0, r5
 800717c:	f000 f80c 	bl	8007198 <__swsetup_r>
 8007180:	2800      	cmp	r0, #0
 8007182:	d0cb      	beq.n	800711c <__swbuf_r+0x28>
 8007184:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007188:	e7ea      	b.n	8007160 <__swbuf_r+0x6c>
 800718a:	bf00      	nop
 800718c:	08008614 	.word	0x08008614
 8007190:	08008634 	.word	0x08008634
 8007194:	080085f4 	.word	0x080085f4

08007198 <__swsetup_r>:
 8007198:	4b32      	ldr	r3, [pc, #200]	; (8007264 <__swsetup_r+0xcc>)
 800719a:	b570      	push	{r4, r5, r6, lr}
 800719c:	681d      	ldr	r5, [r3, #0]
 800719e:	4606      	mov	r6, r0
 80071a0:	460c      	mov	r4, r1
 80071a2:	b125      	cbz	r5, 80071ae <__swsetup_r+0x16>
 80071a4:	69ab      	ldr	r3, [r5, #24]
 80071a6:	b913      	cbnz	r3, 80071ae <__swsetup_r+0x16>
 80071a8:	4628      	mov	r0, r5
 80071aa:	f000 f97d 	bl	80074a8 <__sinit>
 80071ae:	4b2e      	ldr	r3, [pc, #184]	; (8007268 <__swsetup_r+0xd0>)
 80071b0:	429c      	cmp	r4, r3
 80071b2:	d10f      	bne.n	80071d4 <__swsetup_r+0x3c>
 80071b4:	686c      	ldr	r4, [r5, #4]
 80071b6:	89a3      	ldrh	r3, [r4, #12]
 80071b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80071bc:	0719      	lsls	r1, r3, #28
 80071be:	d42c      	bmi.n	800721a <__swsetup_r+0x82>
 80071c0:	06dd      	lsls	r5, r3, #27
 80071c2:	d411      	bmi.n	80071e8 <__swsetup_r+0x50>
 80071c4:	2309      	movs	r3, #9
 80071c6:	6033      	str	r3, [r6, #0]
 80071c8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80071cc:	81a3      	strh	r3, [r4, #12]
 80071ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80071d2:	e03e      	b.n	8007252 <__swsetup_r+0xba>
 80071d4:	4b25      	ldr	r3, [pc, #148]	; (800726c <__swsetup_r+0xd4>)
 80071d6:	429c      	cmp	r4, r3
 80071d8:	d101      	bne.n	80071de <__swsetup_r+0x46>
 80071da:	68ac      	ldr	r4, [r5, #8]
 80071dc:	e7eb      	b.n	80071b6 <__swsetup_r+0x1e>
 80071de:	4b24      	ldr	r3, [pc, #144]	; (8007270 <__swsetup_r+0xd8>)
 80071e0:	429c      	cmp	r4, r3
 80071e2:	bf08      	it	eq
 80071e4:	68ec      	ldreq	r4, [r5, #12]
 80071e6:	e7e6      	b.n	80071b6 <__swsetup_r+0x1e>
 80071e8:	0758      	lsls	r0, r3, #29
 80071ea:	d512      	bpl.n	8007212 <__swsetup_r+0x7a>
 80071ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80071ee:	b141      	cbz	r1, 8007202 <__swsetup_r+0x6a>
 80071f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80071f4:	4299      	cmp	r1, r3
 80071f6:	d002      	beq.n	80071fe <__swsetup_r+0x66>
 80071f8:	4630      	mov	r0, r6
 80071fa:	f000 fa63 	bl	80076c4 <_free_r>
 80071fe:	2300      	movs	r3, #0
 8007200:	6363      	str	r3, [r4, #52]	; 0x34
 8007202:	89a3      	ldrh	r3, [r4, #12]
 8007204:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007208:	81a3      	strh	r3, [r4, #12]
 800720a:	2300      	movs	r3, #0
 800720c:	6063      	str	r3, [r4, #4]
 800720e:	6923      	ldr	r3, [r4, #16]
 8007210:	6023      	str	r3, [r4, #0]
 8007212:	89a3      	ldrh	r3, [r4, #12]
 8007214:	f043 0308 	orr.w	r3, r3, #8
 8007218:	81a3      	strh	r3, [r4, #12]
 800721a:	6923      	ldr	r3, [r4, #16]
 800721c:	b94b      	cbnz	r3, 8007232 <__swsetup_r+0x9a>
 800721e:	89a3      	ldrh	r3, [r4, #12]
 8007220:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007224:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007228:	d003      	beq.n	8007232 <__swsetup_r+0x9a>
 800722a:	4621      	mov	r1, r4
 800722c:	4630      	mov	r0, r6
 800722e:	f000 fa01 	bl	8007634 <__smakebuf_r>
 8007232:	89a0      	ldrh	r0, [r4, #12]
 8007234:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007238:	f010 0301 	ands.w	r3, r0, #1
 800723c:	d00a      	beq.n	8007254 <__swsetup_r+0xbc>
 800723e:	2300      	movs	r3, #0
 8007240:	60a3      	str	r3, [r4, #8]
 8007242:	6963      	ldr	r3, [r4, #20]
 8007244:	425b      	negs	r3, r3
 8007246:	61a3      	str	r3, [r4, #24]
 8007248:	6923      	ldr	r3, [r4, #16]
 800724a:	b943      	cbnz	r3, 800725e <__swsetup_r+0xc6>
 800724c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007250:	d1ba      	bne.n	80071c8 <__swsetup_r+0x30>
 8007252:	bd70      	pop	{r4, r5, r6, pc}
 8007254:	0781      	lsls	r1, r0, #30
 8007256:	bf58      	it	pl
 8007258:	6963      	ldrpl	r3, [r4, #20]
 800725a:	60a3      	str	r3, [r4, #8]
 800725c:	e7f4      	b.n	8007248 <__swsetup_r+0xb0>
 800725e:	2000      	movs	r0, #0
 8007260:	e7f7      	b.n	8007252 <__swsetup_r+0xba>
 8007262:	bf00      	nop
 8007264:	2000000c 	.word	0x2000000c
 8007268:	08008614 	.word	0x08008614
 800726c:	08008634 	.word	0x08008634
 8007270:	080085f4 	.word	0x080085f4

08007274 <__sflush_r>:
 8007274:	898a      	ldrh	r2, [r1, #12]
 8007276:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800727a:	4605      	mov	r5, r0
 800727c:	0710      	lsls	r0, r2, #28
 800727e:	460c      	mov	r4, r1
 8007280:	d458      	bmi.n	8007334 <__sflush_r+0xc0>
 8007282:	684b      	ldr	r3, [r1, #4]
 8007284:	2b00      	cmp	r3, #0
 8007286:	dc05      	bgt.n	8007294 <__sflush_r+0x20>
 8007288:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800728a:	2b00      	cmp	r3, #0
 800728c:	dc02      	bgt.n	8007294 <__sflush_r+0x20>
 800728e:	2000      	movs	r0, #0
 8007290:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007294:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007296:	2e00      	cmp	r6, #0
 8007298:	d0f9      	beq.n	800728e <__sflush_r+0x1a>
 800729a:	2300      	movs	r3, #0
 800729c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80072a0:	682f      	ldr	r7, [r5, #0]
 80072a2:	602b      	str	r3, [r5, #0]
 80072a4:	d032      	beq.n	800730c <__sflush_r+0x98>
 80072a6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80072a8:	89a3      	ldrh	r3, [r4, #12]
 80072aa:	075a      	lsls	r2, r3, #29
 80072ac:	d505      	bpl.n	80072ba <__sflush_r+0x46>
 80072ae:	6863      	ldr	r3, [r4, #4]
 80072b0:	1ac0      	subs	r0, r0, r3
 80072b2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80072b4:	b10b      	cbz	r3, 80072ba <__sflush_r+0x46>
 80072b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80072b8:	1ac0      	subs	r0, r0, r3
 80072ba:	2300      	movs	r3, #0
 80072bc:	4602      	mov	r2, r0
 80072be:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80072c0:	6a21      	ldr	r1, [r4, #32]
 80072c2:	4628      	mov	r0, r5
 80072c4:	47b0      	blx	r6
 80072c6:	1c43      	adds	r3, r0, #1
 80072c8:	89a3      	ldrh	r3, [r4, #12]
 80072ca:	d106      	bne.n	80072da <__sflush_r+0x66>
 80072cc:	6829      	ldr	r1, [r5, #0]
 80072ce:	291d      	cmp	r1, #29
 80072d0:	d82c      	bhi.n	800732c <__sflush_r+0xb8>
 80072d2:	4a2a      	ldr	r2, [pc, #168]	; (800737c <__sflush_r+0x108>)
 80072d4:	40ca      	lsrs	r2, r1
 80072d6:	07d6      	lsls	r6, r2, #31
 80072d8:	d528      	bpl.n	800732c <__sflush_r+0xb8>
 80072da:	2200      	movs	r2, #0
 80072dc:	6062      	str	r2, [r4, #4]
 80072de:	04d9      	lsls	r1, r3, #19
 80072e0:	6922      	ldr	r2, [r4, #16]
 80072e2:	6022      	str	r2, [r4, #0]
 80072e4:	d504      	bpl.n	80072f0 <__sflush_r+0x7c>
 80072e6:	1c42      	adds	r2, r0, #1
 80072e8:	d101      	bne.n	80072ee <__sflush_r+0x7a>
 80072ea:	682b      	ldr	r3, [r5, #0]
 80072ec:	b903      	cbnz	r3, 80072f0 <__sflush_r+0x7c>
 80072ee:	6560      	str	r0, [r4, #84]	; 0x54
 80072f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80072f2:	602f      	str	r7, [r5, #0]
 80072f4:	2900      	cmp	r1, #0
 80072f6:	d0ca      	beq.n	800728e <__sflush_r+0x1a>
 80072f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80072fc:	4299      	cmp	r1, r3
 80072fe:	d002      	beq.n	8007306 <__sflush_r+0x92>
 8007300:	4628      	mov	r0, r5
 8007302:	f000 f9df 	bl	80076c4 <_free_r>
 8007306:	2000      	movs	r0, #0
 8007308:	6360      	str	r0, [r4, #52]	; 0x34
 800730a:	e7c1      	b.n	8007290 <__sflush_r+0x1c>
 800730c:	6a21      	ldr	r1, [r4, #32]
 800730e:	2301      	movs	r3, #1
 8007310:	4628      	mov	r0, r5
 8007312:	47b0      	blx	r6
 8007314:	1c41      	adds	r1, r0, #1
 8007316:	d1c7      	bne.n	80072a8 <__sflush_r+0x34>
 8007318:	682b      	ldr	r3, [r5, #0]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d0c4      	beq.n	80072a8 <__sflush_r+0x34>
 800731e:	2b1d      	cmp	r3, #29
 8007320:	d001      	beq.n	8007326 <__sflush_r+0xb2>
 8007322:	2b16      	cmp	r3, #22
 8007324:	d101      	bne.n	800732a <__sflush_r+0xb6>
 8007326:	602f      	str	r7, [r5, #0]
 8007328:	e7b1      	b.n	800728e <__sflush_r+0x1a>
 800732a:	89a3      	ldrh	r3, [r4, #12]
 800732c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007330:	81a3      	strh	r3, [r4, #12]
 8007332:	e7ad      	b.n	8007290 <__sflush_r+0x1c>
 8007334:	690f      	ldr	r7, [r1, #16]
 8007336:	2f00      	cmp	r7, #0
 8007338:	d0a9      	beq.n	800728e <__sflush_r+0x1a>
 800733a:	0793      	lsls	r3, r2, #30
 800733c:	680e      	ldr	r6, [r1, #0]
 800733e:	bf08      	it	eq
 8007340:	694b      	ldreq	r3, [r1, #20]
 8007342:	600f      	str	r7, [r1, #0]
 8007344:	bf18      	it	ne
 8007346:	2300      	movne	r3, #0
 8007348:	eba6 0807 	sub.w	r8, r6, r7
 800734c:	608b      	str	r3, [r1, #8]
 800734e:	f1b8 0f00 	cmp.w	r8, #0
 8007352:	dd9c      	ble.n	800728e <__sflush_r+0x1a>
 8007354:	6a21      	ldr	r1, [r4, #32]
 8007356:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007358:	4643      	mov	r3, r8
 800735a:	463a      	mov	r2, r7
 800735c:	4628      	mov	r0, r5
 800735e:	47b0      	blx	r6
 8007360:	2800      	cmp	r0, #0
 8007362:	dc06      	bgt.n	8007372 <__sflush_r+0xfe>
 8007364:	89a3      	ldrh	r3, [r4, #12]
 8007366:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800736a:	81a3      	strh	r3, [r4, #12]
 800736c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007370:	e78e      	b.n	8007290 <__sflush_r+0x1c>
 8007372:	4407      	add	r7, r0
 8007374:	eba8 0800 	sub.w	r8, r8, r0
 8007378:	e7e9      	b.n	800734e <__sflush_r+0xda>
 800737a:	bf00      	nop
 800737c:	20400001 	.word	0x20400001

08007380 <_fflush_r>:
 8007380:	b538      	push	{r3, r4, r5, lr}
 8007382:	690b      	ldr	r3, [r1, #16]
 8007384:	4605      	mov	r5, r0
 8007386:	460c      	mov	r4, r1
 8007388:	b913      	cbnz	r3, 8007390 <_fflush_r+0x10>
 800738a:	2500      	movs	r5, #0
 800738c:	4628      	mov	r0, r5
 800738e:	bd38      	pop	{r3, r4, r5, pc}
 8007390:	b118      	cbz	r0, 800739a <_fflush_r+0x1a>
 8007392:	6983      	ldr	r3, [r0, #24]
 8007394:	b90b      	cbnz	r3, 800739a <_fflush_r+0x1a>
 8007396:	f000 f887 	bl	80074a8 <__sinit>
 800739a:	4b14      	ldr	r3, [pc, #80]	; (80073ec <_fflush_r+0x6c>)
 800739c:	429c      	cmp	r4, r3
 800739e:	d11b      	bne.n	80073d8 <_fflush_r+0x58>
 80073a0:	686c      	ldr	r4, [r5, #4]
 80073a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d0ef      	beq.n	800738a <_fflush_r+0xa>
 80073aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80073ac:	07d0      	lsls	r0, r2, #31
 80073ae:	d404      	bmi.n	80073ba <_fflush_r+0x3a>
 80073b0:	0599      	lsls	r1, r3, #22
 80073b2:	d402      	bmi.n	80073ba <_fflush_r+0x3a>
 80073b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80073b6:	f000 f915 	bl	80075e4 <__retarget_lock_acquire_recursive>
 80073ba:	4628      	mov	r0, r5
 80073bc:	4621      	mov	r1, r4
 80073be:	f7ff ff59 	bl	8007274 <__sflush_r>
 80073c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80073c4:	07da      	lsls	r2, r3, #31
 80073c6:	4605      	mov	r5, r0
 80073c8:	d4e0      	bmi.n	800738c <_fflush_r+0xc>
 80073ca:	89a3      	ldrh	r3, [r4, #12]
 80073cc:	059b      	lsls	r3, r3, #22
 80073ce:	d4dd      	bmi.n	800738c <_fflush_r+0xc>
 80073d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80073d2:	f000 f908 	bl	80075e6 <__retarget_lock_release_recursive>
 80073d6:	e7d9      	b.n	800738c <_fflush_r+0xc>
 80073d8:	4b05      	ldr	r3, [pc, #20]	; (80073f0 <_fflush_r+0x70>)
 80073da:	429c      	cmp	r4, r3
 80073dc:	d101      	bne.n	80073e2 <_fflush_r+0x62>
 80073de:	68ac      	ldr	r4, [r5, #8]
 80073e0:	e7df      	b.n	80073a2 <_fflush_r+0x22>
 80073e2:	4b04      	ldr	r3, [pc, #16]	; (80073f4 <_fflush_r+0x74>)
 80073e4:	429c      	cmp	r4, r3
 80073e6:	bf08      	it	eq
 80073e8:	68ec      	ldreq	r4, [r5, #12]
 80073ea:	e7da      	b.n	80073a2 <_fflush_r+0x22>
 80073ec:	08008614 	.word	0x08008614
 80073f0:	08008634 	.word	0x08008634
 80073f4:	080085f4 	.word	0x080085f4

080073f8 <std>:
 80073f8:	2300      	movs	r3, #0
 80073fa:	b510      	push	{r4, lr}
 80073fc:	4604      	mov	r4, r0
 80073fe:	e9c0 3300 	strd	r3, r3, [r0]
 8007402:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007406:	6083      	str	r3, [r0, #8]
 8007408:	8181      	strh	r1, [r0, #12]
 800740a:	6643      	str	r3, [r0, #100]	; 0x64
 800740c:	81c2      	strh	r2, [r0, #14]
 800740e:	6183      	str	r3, [r0, #24]
 8007410:	4619      	mov	r1, r3
 8007412:	2208      	movs	r2, #8
 8007414:	305c      	adds	r0, #92	; 0x5c
 8007416:	f7ff fd09 	bl	8006e2c <memset>
 800741a:	4b05      	ldr	r3, [pc, #20]	; (8007430 <std+0x38>)
 800741c:	6263      	str	r3, [r4, #36]	; 0x24
 800741e:	4b05      	ldr	r3, [pc, #20]	; (8007434 <std+0x3c>)
 8007420:	62a3      	str	r3, [r4, #40]	; 0x28
 8007422:	4b05      	ldr	r3, [pc, #20]	; (8007438 <std+0x40>)
 8007424:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007426:	4b05      	ldr	r3, [pc, #20]	; (800743c <std+0x44>)
 8007428:	6224      	str	r4, [r4, #32]
 800742a:	6323      	str	r3, [r4, #48]	; 0x30
 800742c:	bd10      	pop	{r4, pc}
 800742e:	bf00      	nop
 8007430:	08007e81 	.word	0x08007e81
 8007434:	08007ea3 	.word	0x08007ea3
 8007438:	08007edb 	.word	0x08007edb
 800743c:	08007eff 	.word	0x08007eff

08007440 <_cleanup_r>:
 8007440:	4901      	ldr	r1, [pc, #4]	; (8007448 <_cleanup_r+0x8>)
 8007442:	f000 b8af 	b.w	80075a4 <_fwalk_reent>
 8007446:	bf00      	nop
 8007448:	08007381 	.word	0x08007381

0800744c <__sfmoreglue>:
 800744c:	b570      	push	{r4, r5, r6, lr}
 800744e:	2268      	movs	r2, #104	; 0x68
 8007450:	1e4d      	subs	r5, r1, #1
 8007452:	4355      	muls	r5, r2
 8007454:	460e      	mov	r6, r1
 8007456:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800745a:	f000 f99f 	bl	800779c <_malloc_r>
 800745e:	4604      	mov	r4, r0
 8007460:	b140      	cbz	r0, 8007474 <__sfmoreglue+0x28>
 8007462:	2100      	movs	r1, #0
 8007464:	e9c0 1600 	strd	r1, r6, [r0]
 8007468:	300c      	adds	r0, #12
 800746a:	60a0      	str	r0, [r4, #8]
 800746c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007470:	f7ff fcdc 	bl	8006e2c <memset>
 8007474:	4620      	mov	r0, r4
 8007476:	bd70      	pop	{r4, r5, r6, pc}

08007478 <__sfp_lock_acquire>:
 8007478:	4801      	ldr	r0, [pc, #4]	; (8007480 <__sfp_lock_acquire+0x8>)
 800747a:	f000 b8b3 	b.w	80075e4 <__retarget_lock_acquire_recursive>
 800747e:	bf00      	nop
 8007480:	20000909 	.word	0x20000909

08007484 <__sfp_lock_release>:
 8007484:	4801      	ldr	r0, [pc, #4]	; (800748c <__sfp_lock_release+0x8>)
 8007486:	f000 b8ae 	b.w	80075e6 <__retarget_lock_release_recursive>
 800748a:	bf00      	nop
 800748c:	20000909 	.word	0x20000909

08007490 <__sinit_lock_acquire>:
 8007490:	4801      	ldr	r0, [pc, #4]	; (8007498 <__sinit_lock_acquire+0x8>)
 8007492:	f000 b8a7 	b.w	80075e4 <__retarget_lock_acquire_recursive>
 8007496:	bf00      	nop
 8007498:	2000090a 	.word	0x2000090a

0800749c <__sinit_lock_release>:
 800749c:	4801      	ldr	r0, [pc, #4]	; (80074a4 <__sinit_lock_release+0x8>)
 800749e:	f000 b8a2 	b.w	80075e6 <__retarget_lock_release_recursive>
 80074a2:	bf00      	nop
 80074a4:	2000090a 	.word	0x2000090a

080074a8 <__sinit>:
 80074a8:	b510      	push	{r4, lr}
 80074aa:	4604      	mov	r4, r0
 80074ac:	f7ff fff0 	bl	8007490 <__sinit_lock_acquire>
 80074b0:	69a3      	ldr	r3, [r4, #24]
 80074b2:	b11b      	cbz	r3, 80074bc <__sinit+0x14>
 80074b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80074b8:	f7ff bff0 	b.w	800749c <__sinit_lock_release>
 80074bc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80074c0:	6523      	str	r3, [r4, #80]	; 0x50
 80074c2:	4b13      	ldr	r3, [pc, #76]	; (8007510 <__sinit+0x68>)
 80074c4:	4a13      	ldr	r2, [pc, #76]	; (8007514 <__sinit+0x6c>)
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	62a2      	str	r2, [r4, #40]	; 0x28
 80074ca:	42a3      	cmp	r3, r4
 80074cc:	bf04      	itt	eq
 80074ce:	2301      	moveq	r3, #1
 80074d0:	61a3      	streq	r3, [r4, #24]
 80074d2:	4620      	mov	r0, r4
 80074d4:	f000 f820 	bl	8007518 <__sfp>
 80074d8:	6060      	str	r0, [r4, #4]
 80074da:	4620      	mov	r0, r4
 80074dc:	f000 f81c 	bl	8007518 <__sfp>
 80074e0:	60a0      	str	r0, [r4, #8]
 80074e2:	4620      	mov	r0, r4
 80074e4:	f000 f818 	bl	8007518 <__sfp>
 80074e8:	2200      	movs	r2, #0
 80074ea:	60e0      	str	r0, [r4, #12]
 80074ec:	2104      	movs	r1, #4
 80074ee:	6860      	ldr	r0, [r4, #4]
 80074f0:	f7ff ff82 	bl	80073f8 <std>
 80074f4:	68a0      	ldr	r0, [r4, #8]
 80074f6:	2201      	movs	r2, #1
 80074f8:	2109      	movs	r1, #9
 80074fa:	f7ff ff7d 	bl	80073f8 <std>
 80074fe:	68e0      	ldr	r0, [r4, #12]
 8007500:	2202      	movs	r2, #2
 8007502:	2112      	movs	r1, #18
 8007504:	f7ff ff78 	bl	80073f8 <std>
 8007508:	2301      	movs	r3, #1
 800750a:	61a3      	str	r3, [r4, #24]
 800750c:	e7d2      	b.n	80074b4 <__sinit+0xc>
 800750e:	bf00      	nop
 8007510:	080085f0 	.word	0x080085f0
 8007514:	08007441 	.word	0x08007441

08007518 <__sfp>:
 8007518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800751a:	4607      	mov	r7, r0
 800751c:	f7ff ffac 	bl	8007478 <__sfp_lock_acquire>
 8007520:	4b1e      	ldr	r3, [pc, #120]	; (800759c <__sfp+0x84>)
 8007522:	681e      	ldr	r6, [r3, #0]
 8007524:	69b3      	ldr	r3, [r6, #24]
 8007526:	b913      	cbnz	r3, 800752e <__sfp+0x16>
 8007528:	4630      	mov	r0, r6
 800752a:	f7ff ffbd 	bl	80074a8 <__sinit>
 800752e:	3648      	adds	r6, #72	; 0x48
 8007530:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007534:	3b01      	subs	r3, #1
 8007536:	d503      	bpl.n	8007540 <__sfp+0x28>
 8007538:	6833      	ldr	r3, [r6, #0]
 800753a:	b30b      	cbz	r3, 8007580 <__sfp+0x68>
 800753c:	6836      	ldr	r6, [r6, #0]
 800753e:	e7f7      	b.n	8007530 <__sfp+0x18>
 8007540:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007544:	b9d5      	cbnz	r5, 800757c <__sfp+0x64>
 8007546:	4b16      	ldr	r3, [pc, #88]	; (80075a0 <__sfp+0x88>)
 8007548:	60e3      	str	r3, [r4, #12]
 800754a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800754e:	6665      	str	r5, [r4, #100]	; 0x64
 8007550:	f000 f847 	bl	80075e2 <__retarget_lock_init_recursive>
 8007554:	f7ff ff96 	bl	8007484 <__sfp_lock_release>
 8007558:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800755c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007560:	6025      	str	r5, [r4, #0]
 8007562:	61a5      	str	r5, [r4, #24]
 8007564:	2208      	movs	r2, #8
 8007566:	4629      	mov	r1, r5
 8007568:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800756c:	f7ff fc5e 	bl	8006e2c <memset>
 8007570:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007574:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007578:	4620      	mov	r0, r4
 800757a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800757c:	3468      	adds	r4, #104	; 0x68
 800757e:	e7d9      	b.n	8007534 <__sfp+0x1c>
 8007580:	2104      	movs	r1, #4
 8007582:	4638      	mov	r0, r7
 8007584:	f7ff ff62 	bl	800744c <__sfmoreglue>
 8007588:	4604      	mov	r4, r0
 800758a:	6030      	str	r0, [r6, #0]
 800758c:	2800      	cmp	r0, #0
 800758e:	d1d5      	bne.n	800753c <__sfp+0x24>
 8007590:	f7ff ff78 	bl	8007484 <__sfp_lock_release>
 8007594:	230c      	movs	r3, #12
 8007596:	603b      	str	r3, [r7, #0]
 8007598:	e7ee      	b.n	8007578 <__sfp+0x60>
 800759a:	bf00      	nop
 800759c:	080085f0 	.word	0x080085f0
 80075a0:	ffff0001 	.word	0xffff0001

080075a4 <_fwalk_reent>:
 80075a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075a8:	4606      	mov	r6, r0
 80075aa:	4688      	mov	r8, r1
 80075ac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80075b0:	2700      	movs	r7, #0
 80075b2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80075b6:	f1b9 0901 	subs.w	r9, r9, #1
 80075ba:	d505      	bpl.n	80075c8 <_fwalk_reent+0x24>
 80075bc:	6824      	ldr	r4, [r4, #0]
 80075be:	2c00      	cmp	r4, #0
 80075c0:	d1f7      	bne.n	80075b2 <_fwalk_reent+0xe>
 80075c2:	4638      	mov	r0, r7
 80075c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80075c8:	89ab      	ldrh	r3, [r5, #12]
 80075ca:	2b01      	cmp	r3, #1
 80075cc:	d907      	bls.n	80075de <_fwalk_reent+0x3a>
 80075ce:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80075d2:	3301      	adds	r3, #1
 80075d4:	d003      	beq.n	80075de <_fwalk_reent+0x3a>
 80075d6:	4629      	mov	r1, r5
 80075d8:	4630      	mov	r0, r6
 80075da:	47c0      	blx	r8
 80075dc:	4307      	orrs	r7, r0
 80075de:	3568      	adds	r5, #104	; 0x68
 80075e0:	e7e9      	b.n	80075b6 <_fwalk_reent+0x12>

080075e2 <__retarget_lock_init_recursive>:
 80075e2:	4770      	bx	lr

080075e4 <__retarget_lock_acquire_recursive>:
 80075e4:	4770      	bx	lr

080075e6 <__retarget_lock_release_recursive>:
 80075e6:	4770      	bx	lr

080075e8 <__swhatbuf_r>:
 80075e8:	b570      	push	{r4, r5, r6, lr}
 80075ea:	460e      	mov	r6, r1
 80075ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075f0:	2900      	cmp	r1, #0
 80075f2:	b096      	sub	sp, #88	; 0x58
 80075f4:	4614      	mov	r4, r2
 80075f6:	461d      	mov	r5, r3
 80075f8:	da08      	bge.n	800760c <__swhatbuf_r+0x24>
 80075fa:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80075fe:	2200      	movs	r2, #0
 8007600:	602a      	str	r2, [r5, #0]
 8007602:	061a      	lsls	r2, r3, #24
 8007604:	d410      	bmi.n	8007628 <__swhatbuf_r+0x40>
 8007606:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800760a:	e00e      	b.n	800762a <__swhatbuf_r+0x42>
 800760c:	466a      	mov	r2, sp
 800760e:	f000 fc9d 	bl	8007f4c <_fstat_r>
 8007612:	2800      	cmp	r0, #0
 8007614:	dbf1      	blt.n	80075fa <__swhatbuf_r+0x12>
 8007616:	9a01      	ldr	r2, [sp, #4]
 8007618:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800761c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007620:	425a      	negs	r2, r3
 8007622:	415a      	adcs	r2, r3
 8007624:	602a      	str	r2, [r5, #0]
 8007626:	e7ee      	b.n	8007606 <__swhatbuf_r+0x1e>
 8007628:	2340      	movs	r3, #64	; 0x40
 800762a:	2000      	movs	r0, #0
 800762c:	6023      	str	r3, [r4, #0]
 800762e:	b016      	add	sp, #88	; 0x58
 8007630:	bd70      	pop	{r4, r5, r6, pc}
	...

08007634 <__smakebuf_r>:
 8007634:	898b      	ldrh	r3, [r1, #12]
 8007636:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007638:	079d      	lsls	r5, r3, #30
 800763a:	4606      	mov	r6, r0
 800763c:	460c      	mov	r4, r1
 800763e:	d507      	bpl.n	8007650 <__smakebuf_r+0x1c>
 8007640:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007644:	6023      	str	r3, [r4, #0]
 8007646:	6123      	str	r3, [r4, #16]
 8007648:	2301      	movs	r3, #1
 800764a:	6163      	str	r3, [r4, #20]
 800764c:	b002      	add	sp, #8
 800764e:	bd70      	pop	{r4, r5, r6, pc}
 8007650:	ab01      	add	r3, sp, #4
 8007652:	466a      	mov	r2, sp
 8007654:	f7ff ffc8 	bl	80075e8 <__swhatbuf_r>
 8007658:	9900      	ldr	r1, [sp, #0]
 800765a:	4605      	mov	r5, r0
 800765c:	4630      	mov	r0, r6
 800765e:	f000 f89d 	bl	800779c <_malloc_r>
 8007662:	b948      	cbnz	r0, 8007678 <__smakebuf_r+0x44>
 8007664:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007668:	059a      	lsls	r2, r3, #22
 800766a:	d4ef      	bmi.n	800764c <__smakebuf_r+0x18>
 800766c:	f023 0303 	bic.w	r3, r3, #3
 8007670:	f043 0302 	orr.w	r3, r3, #2
 8007674:	81a3      	strh	r3, [r4, #12]
 8007676:	e7e3      	b.n	8007640 <__smakebuf_r+0xc>
 8007678:	4b0d      	ldr	r3, [pc, #52]	; (80076b0 <__smakebuf_r+0x7c>)
 800767a:	62b3      	str	r3, [r6, #40]	; 0x28
 800767c:	89a3      	ldrh	r3, [r4, #12]
 800767e:	6020      	str	r0, [r4, #0]
 8007680:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007684:	81a3      	strh	r3, [r4, #12]
 8007686:	9b00      	ldr	r3, [sp, #0]
 8007688:	6163      	str	r3, [r4, #20]
 800768a:	9b01      	ldr	r3, [sp, #4]
 800768c:	6120      	str	r0, [r4, #16]
 800768e:	b15b      	cbz	r3, 80076a8 <__smakebuf_r+0x74>
 8007690:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007694:	4630      	mov	r0, r6
 8007696:	f000 fc6b 	bl	8007f70 <_isatty_r>
 800769a:	b128      	cbz	r0, 80076a8 <__smakebuf_r+0x74>
 800769c:	89a3      	ldrh	r3, [r4, #12]
 800769e:	f023 0303 	bic.w	r3, r3, #3
 80076a2:	f043 0301 	orr.w	r3, r3, #1
 80076a6:	81a3      	strh	r3, [r4, #12]
 80076a8:	89a0      	ldrh	r0, [r4, #12]
 80076aa:	4305      	orrs	r5, r0
 80076ac:	81a5      	strh	r5, [r4, #12]
 80076ae:	e7cd      	b.n	800764c <__smakebuf_r+0x18>
 80076b0:	08007441 	.word	0x08007441

080076b4 <malloc>:
 80076b4:	4b02      	ldr	r3, [pc, #8]	; (80076c0 <malloc+0xc>)
 80076b6:	4601      	mov	r1, r0
 80076b8:	6818      	ldr	r0, [r3, #0]
 80076ba:	f000 b86f 	b.w	800779c <_malloc_r>
 80076be:	bf00      	nop
 80076c0:	2000000c 	.word	0x2000000c

080076c4 <_free_r>:
 80076c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80076c6:	2900      	cmp	r1, #0
 80076c8:	d044      	beq.n	8007754 <_free_r+0x90>
 80076ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80076ce:	9001      	str	r0, [sp, #4]
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	f1a1 0404 	sub.w	r4, r1, #4
 80076d6:	bfb8      	it	lt
 80076d8:	18e4      	addlt	r4, r4, r3
 80076da:	f000 fc6b 	bl	8007fb4 <__malloc_lock>
 80076de:	4a1e      	ldr	r2, [pc, #120]	; (8007758 <_free_r+0x94>)
 80076e0:	9801      	ldr	r0, [sp, #4]
 80076e2:	6813      	ldr	r3, [r2, #0]
 80076e4:	b933      	cbnz	r3, 80076f4 <_free_r+0x30>
 80076e6:	6063      	str	r3, [r4, #4]
 80076e8:	6014      	str	r4, [r2, #0]
 80076ea:	b003      	add	sp, #12
 80076ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80076f0:	f000 bc66 	b.w	8007fc0 <__malloc_unlock>
 80076f4:	42a3      	cmp	r3, r4
 80076f6:	d908      	bls.n	800770a <_free_r+0x46>
 80076f8:	6825      	ldr	r5, [r4, #0]
 80076fa:	1961      	adds	r1, r4, r5
 80076fc:	428b      	cmp	r3, r1
 80076fe:	bf01      	itttt	eq
 8007700:	6819      	ldreq	r1, [r3, #0]
 8007702:	685b      	ldreq	r3, [r3, #4]
 8007704:	1949      	addeq	r1, r1, r5
 8007706:	6021      	streq	r1, [r4, #0]
 8007708:	e7ed      	b.n	80076e6 <_free_r+0x22>
 800770a:	461a      	mov	r2, r3
 800770c:	685b      	ldr	r3, [r3, #4]
 800770e:	b10b      	cbz	r3, 8007714 <_free_r+0x50>
 8007710:	42a3      	cmp	r3, r4
 8007712:	d9fa      	bls.n	800770a <_free_r+0x46>
 8007714:	6811      	ldr	r1, [r2, #0]
 8007716:	1855      	adds	r5, r2, r1
 8007718:	42a5      	cmp	r5, r4
 800771a:	d10b      	bne.n	8007734 <_free_r+0x70>
 800771c:	6824      	ldr	r4, [r4, #0]
 800771e:	4421      	add	r1, r4
 8007720:	1854      	adds	r4, r2, r1
 8007722:	42a3      	cmp	r3, r4
 8007724:	6011      	str	r1, [r2, #0]
 8007726:	d1e0      	bne.n	80076ea <_free_r+0x26>
 8007728:	681c      	ldr	r4, [r3, #0]
 800772a:	685b      	ldr	r3, [r3, #4]
 800772c:	6053      	str	r3, [r2, #4]
 800772e:	4421      	add	r1, r4
 8007730:	6011      	str	r1, [r2, #0]
 8007732:	e7da      	b.n	80076ea <_free_r+0x26>
 8007734:	d902      	bls.n	800773c <_free_r+0x78>
 8007736:	230c      	movs	r3, #12
 8007738:	6003      	str	r3, [r0, #0]
 800773a:	e7d6      	b.n	80076ea <_free_r+0x26>
 800773c:	6825      	ldr	r5, [r4, #0]
 800773e:	1961      	adds	r1, r4, r5
 8007740:	428b      	cmp	r3, r1
 8007742:	bf04      	itt	eq
 8007744:	6819      	ldreq	r1, [r3, #0]
 8007746:	685b      	ldreq	r3, [r3, #4]
 8007748:	6063      	str	r3, [r4, #4]
 800774a:	bf04      	itt	eq
 800774c:	1949      	addeq	r1, r1, r5
 800774e:	6021      	streq	r1, [r4, #0]
 8007750:	6054      	str	r4, [r2, #4]
 8007752:	e7ca      	b.n	80076ea <_free_r+0x26>
 8007754:	b003      	add	sp, #12
 8007756:	bd30      	pop	{r4, r5, pc}
 8007758:	2000090c 	.word	0x2000090c

0800775c <sbrk_aligned>:
 800775c:	b570      	push	{r4, r5, r6, lr}
 800775e:	4e0e      	ldr	r6, [pc, #56]	; (8007798 <sbrk_aligned+0x3c>)
 8007760:	460c      	mov	r4, r1
 8007762:	6831      	ldr	r1, [r6, #0]
 8007764:	4605      	mov	r5, r0
 8007766:	b911      	cbnz	r1, 800776e <sbrk_aligned+0x12>
 8007768:	f000 fb7a 	bl	8007e60 <_sbrk_r>
 800776c:	6030      	str	r0, [r6, #0]
 800776e:	4621      	mov	r1, r4
 8007770:	4628      	mov	r0, r5
 8007772:	f000 fb75 	bl	8007e60 <_sbrk_r>
 8007776:	1c43      	adds	r3, r0, #1
 8007778:	d00a      	beq.n	8007790 <sbrk_aligned+0x34>
 800777a:	1cc4      	adds	r4, r0, #3
 800777c:	f024 0403 	bic.w	r4, r4, #3
 8007780:	42a0      	cmp	r0, r4
 8007782:	d007      	beq.n	8007794 <sbrk_aligned+0x38>
 8007784:	1a21      	subs	r1, r4, r0
 8007786:	4628      	mov	r0, r5
 8007788:	f000 fb6a 	bl	8007e60 <_sbrk_r>
 800778c:	3001      	adds	r0, #1
 800778e:	d101      	bne.n	8007794 <sbrk_aligned+0x38>
 8007790:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8007794:	4620      	mov	r0, r4
 8007796:	bd70      	pop	{r4, r5, r6, pc}
 8007798:	20000910 	.word	0x20000910

0800779c <_malloc_r>:
 800779c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077a0:	1ccd      	adds	r5, r1, #3
 80077a2:	f025 0503 	bic.w	r5, r5, #3
 80077a6:	3508      	adds	r5, #8
 80077a8:	2d0c      	cmp	r5, #12
 80077aa:	bf38      	it	cc
 80077ac:	250c      	movcc	r5, #12
 80077ae:	2d00      	cmp	r5, #0
 80077b0:	4607      	mov	r7, r0
 80077b2:	db01      	blt.n	80077b8 <_malloc_r+0x1c>
 80077b4:	42a9      	cmp	r1, r5
 80077b6:	d905      	bls.n	80077c4 <_malloc_r+0x28>
 80077b8:	230c      	movs	r3, #12
 80077ba:	603b      	str	r3, [r7, #0]
 80077bc:	2600      	movs	r6, #0
 80077be:	4630      	mov	r0, r6
 80077c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077c4:	4e2e      	ldr	r6, [pc, #184]	; (8007880 <_malloc_r+0xe4>)
 80077c6:	f000 fbf5 	bl	8007fb4 <__malloc_lock>
 80077ca:	6833      	ldr	r3, [r6, #0]
 80077cc:	461c      	mov	r4, r3
 80077ce:	bb34      	cbnz	r4, 800781e <_malloc_r+0x82>
 80077d0:	4629      	mov	r1, r5
 80077d2:	4638      	mov	r0, r7
 80077d4:	f7ff ffc2 	bl	800775c <sbrk_aligned>
 80077d8:	1c43      	adds	r3, r0, #1
 80077da:	4604      	mov	r4, r0
 80077dc:	d14d      	bne.n	800787a <_malloc_r+0xde>
 80077de:	6834      	ldr	r4, [r6, #0]
 80077e0:	4626      	mov	r6, r4
 80077e2:	2e00      	cmp	r6, #0
 80077e4:	d140      	bne.n	8007868 <_malloc_r+0xcc>
 80077e6:	6823      	ldr	r3, [r4, #0]
 80077e8:	4631      	mov	r1, r6
 80077ea:	4638      	mov	r0, r7
 80077ec:	eb04 0803 	add.w	r8, r4, r3
 80077f0:	f000 fb36 	bl	8007e60 <_sbrk_r>
 80077f4:	4580      	cmp	r8, r0
 80077f6:	d13a      	bne.n	800786e <_malloc_r+0xd2>
 80077f8:	6821      	ldr	r1, [r4, #0]
 80077fa:	3503      	adds	r5, #3
 80077fc:	1a6d      	subs	r5, r5, r1
 80077fe:	f025 0503 	bic.w	r5, r5, #3
 8007802:	3508      	adds	r5, #8
 8007804:	2d0c      	cmp	r5, #12
 8007806:	bf38      	it	cc
 8007808:	250c      	movcc	r5, #12
 800780a:	4629      	mov	r1, r5
 800780c:	4638      	mov	r0, r7
 800780e:	f7ff ffa5 	bl	800775c <sbrk_aligned>
 8007812:	3001      	adds	r0, #1
 8007814:	d02b      	beq.n	800786e <_malloc_r+0xd2>
 8007816:	6823      	ldr	r3, [r4, #0]
 8007818:	442b      	add	r3, r5
 800781a:	6023      	str	r3, [r4, #0]
 800781c:	e00e      	b.n	800783c <_malloc_r+0xa0>
 800781e:	6822      	ldr	r2, [r4, #0]
 8007820:	1b52      	subs	r2, r2, r5
 8007822:	d41e      	bmi.n	8007862 <_malloc_r+0xc6>
 8007824:	2a0b      	cmp	r2, #11
 8007826:	d916      	bls.n	8007856 <_malloc_r+0xba>
 8007828:	1961      	adds	r1, r4, r5
 800782a:	42a3      	cmp	r3, r4
 800782c:	6025      	str	r5, [r4, #0]
 800782e:	bf18      	it	ne
 8007830:	6059      	strne	r1, [r3, #4]
 8007832:	6863      	ldr	r3, [r4, #4]
 8007834:	bf08      	it	eq
 8007836:	6031      	streq	r1, [r6, #0]
 8007838:	5162      	str	r2, [r4, r5]
 800783a:	604b      	str	r3, [r1, #4]
 800783c:	4638      	mov	r0, r7
 800783e:	f104 060b 	add.w	r6, r4, #11
 8007842:	f000 fbbd 	bl	8007fc0 <__malloc_unlock>
 8007846:	f026 0607 	bic.w	r6, r6, #7
 800784a:	1d23      	adds	r3, r4, #4
 800784c:	1af2      	subs	r2, r6, r3
 800784e:	d0b6      	beq.n	80077be <_malloc_r+0x22>
 8007850:	1b9b      	subs	r3, r3, r6
 8007852:	50a3      	str	r3, [r4, r2]
 8007854:	e7b3      	b.n	80077be <_malloc_r+0x22>
 8007856:	6862      	ldr	r2, [r4, #4]
 8007858:	42a3      	cmp	r3, r4
 800785a:	bf0c      	ite	eq
 800785c:	6032      	streq	r2, [r6, #0]
 800785e:	605a      	strne	r2, [r3, #4]
 8007860:	e7ec      	b.n	800783c <_malloc_r+0xa0>
 8007862:	4623      	mov	r3, r4
 8007864:	6864      	ldr	r4, [r4, #4]
 8007866:	e7b2      	b.n	80077ce <_malloc_r+0x32>
 8007868:	4634      	mov	r4, r6
 800786a:	6876      	ldr	r6, [r6, #4]
 800786c:	e7b9      	b.n	80077e2 <_malloc_r+0x46>
 800786e:	230c      	movs	r3, #12
 8007870:	603b      	str	r3, [r7, #0]
 8007872:	4638      	mov	r0, r7
 8007874:	f000 fba4 	bl	8007fc0 <__malloc_unlock>
 8007878:	e7a1      	b.n	80077be <_malloc_r+0x22>
 800787a:	6025      	str	r5, [r4, #0]
 800787c:	e7de      	b.n	800783c <_malloc_r+0xa0>
 800787e:	bf00      	nop
 8007880:	2000090c 	.word	0x2000090c

08007884 <__sfputc_r>:
 8007884:	6893      	ldr	r3, [r2, #8]
 8007886:	3b01      	subs	r3, #1
 8007888:	2b00      	cmp	r3, #0
 800788a:	b410      	push	{r4}
 800788c:	6093      	str	r3, [r2, #8]
 800788e:	da08      	bge.n	80078a2 <__sfputc_r+0x1e>
 8007890:	6994      	ldr	r4, [r2, #24]
 8007892:	42a3      	cmp	r3, r4
 8007894:	db01      	blt.n	800789a <__sfputc_r+0x16>
 8007896:	290a      	cmp	r1, #10
 8007898:	d103      	bne.n	80078a2 <__sfputc_r+0x1e>
 800789a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800789e:	f7ff bc29 	b.w	80070f4 <__swbuf_r>
 80078a2:	6813      	ldr	r3, [r2, #0]
 80078a4:	1c58      	adds	r0, r3, #1
 80078a6:	6010      	str	r0, [r2, #0]
 80078a8:	7019      	strb	r1, [r3, #0]
 80078aa:	4608      	mov	r0, r1
 80078ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80078b0:	4770      	bx	lr

080078b2 <__sfputs_r>:
 80078b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078b4:	4606      	mov	r6, r0
 80078b6:	460f      	mov	r7, r1
 80078b8:	4614      	mov	r4, r2
 80078ba:	18d5      	adds	r5, r2, r3
 80078bc:	42ac      	cmp	r4, r5
 80078be:	d101      	bne.n	80078c4 <__sfputs_r+0x12>
 80078c0:	2000      	movs	r0, #0
 80078c2:	e007      	b.n	80078d4 <__sfputs_r+0x22>
 80078c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078c8:	463a      	mov	r2, r7
 80078ca:	4630      	mov	r0, r6
 80078cc:	f7ff ffda 	bl	8007884 <__sfputc_r>
 80078d0:	1c43      	adds	r3, r0, #1
 80078d2:	d1f3      	bne.n	80078bc <__sfputs_r+0xa>
 80078d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080078d8 <_vfiprintf_r>:
 80078d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078dc:	460d      	mov	r5, r1
 80078de:	b09d      	sub	sp, #116	; 0x74
 80078e0:	4614      	mov	r4, r2
 80078e2:	4698      	mov	r8, r3
 80078e4:	4606      	mov	r6, r0
 80078e6:	b118      	cbz	r0, 80078f0 <_vfiprintf_r+0x18>
 80078e8:	6983      	ldr	r3, [r0, #24]
 80078ea:	b90b      	cbnz	r3, 80078f0 <_vfiprintf_r+0x18>
 80078ec:	f7ff fddc 	bl	80074a8 <__sinit>
 80078f0:	4b89      	ldr	r3, [pc, #548]	; (8007b18 <_vfiprintf_r+0x240>)
 80078f2:	429d      	cmp	r5, r3
 80078f4:	d11b      	bne.n	800792e <_vfiprintf_r+0x56>
 80078f6:	6875      	ldr	r5, [r6, #4]
 80078f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80078fa:	07d9      	lsls	r1, r3, #31
 80078fc:	d405      	bmi.n	800790a <_vfiprintf_r+0x32>
 80078fe:	89ab      	ldrh	r3, [r5, #12]
 8007900:	059a      	lsls	r2, r3, #22
 8007902:	d402      	bmi.n	800790a <_vfiprintf_r+0x32>
 8007904:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007906:	f7ff fe6d 	bl	80075e4 <__retarget_lock_acquire_recursive>
 800790a:	89ab      	ldrh	r3, [r5, #12]
 800790c:	071b      	lsls	r3, r3, #28
 800790e:	d501      	bpl.n	8007914 <_vfiprintf_r+0x3c>
 8007910:	692b      	ldr	r3, [r5, #16]
 8007912:	b9eb      	cbnz	r3, 8007950 <_vfiprintf_r+0x78>
 8007914:	4629      	mov	r1, r5
 8007916:	4630      	mov	r0, r6
 8007918:	f7ff fc3e 	bl	8007198 <__swsetup_r>
 800791c:	b1c0      	cbz	r0, 8007950 <_vfiprintf_r+0x78>
 800791e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007920:	07dc      	lsls	r4, r3, #31
 8007922:	d50e      	bpl.n	8007942 <_vfiprintf_r+0x6a>
 8007924:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007928:	b01d      	add	sp, #116	; 0x74
 800792a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800792e:	4b7b      	ldr	r3, [pc, #492]	; (8007b1c <_vfiprintf_r+0x244>)
 8007930:	429d      	cmp	r5, r3
 8007932:	d101      	bne.n	8007938 <_vfiprintf_r+0x60>
 8007934:	68b5      	ldr	r5, [r6, #8]
 8007936:	e7df      	b.n	80078f8 <_vfiprintf_r+0x20>
 8007938:	4b79      	ldr	r3, [pc, #484]	; (8007b20 <_vfiprintf_r+0x248>)
 800793a:	429d      	cmp	r5, r3
 800793c:	bf08      	it	eq
 800793e:	68f5      	ldreq	r5, [r6, #12]
 8007940:	e7da      	b.n	80078f8 <_vfiprintf_r+0x20>
 8007942:	89ab      	ldrh	r3, [r5, #12]
 8007944:	0598      	lsls	r0, r3, #22
 8007946:	d4ed      	bmi.n	8007924 <_vfiprintf_r+0x4c>
 8007948:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800794a:	f7ff fe4c 	bl	80075e6 <__retarget_lock_release_recursive>
 800794e:	e7e9      	b.n	8007924 <_vfiprintf_r+0x4c>
 8007950:	2300      	movs	r3, #0
 8007952:	9309      	str	r3, [sp, #36]	; 0x24
 8007954:	2320      	movs	r3, #32
 8007956:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800795a:	f8cd 800c 	str.w	r8, [sp, #12]
 800795e:	2330      	movs	r3, #48	; 0x30
 8007960:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007b24 <_vfiprintf_r+0x24c>
 8007964:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007968:	f04f 0901 	mov.w	r9, #1
 800796c:	4623      	mov	r3, r4
 800796e:	469a      	mov	sl, r3
 8007970:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007974:	b10a      	cbz	r2, 800797a <_vfiprintf_r+0xa2>
 8007976:	2a25      	cmp	r2, #37	; 0x25
 8007978:	d1f9      	bne.n	800796e <_vfiprintf_r+0x96>
 800797a:	ebba 0b04 	subs.w	fp, sl, r4
 800797e:	d00b      	beq.n	8007998 <_vfiprintf_r+0xc0>
 8007980:	465b      	mov	r3, fp
 8007982:	4622      	mov	r2, r4
 8007984:	4629      	mov	r1, r5
 8007986:	4630      	mov	r0, r6
 8007988:	f7ff ff93 	bl	80078b2 <__sfputs_r>
 800798c:	3001      	adds	r0, #1
 800798e:	f000 80aa 	beq.w	8007ae6 <_vfiprintf_r+0x20e>
 8007992:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007994:	445a      	add	r2, fp
 8007996:	9209      	str	r2, [sp, #36]	; 0x24
 8007998:	f89a 3000 	ldrb.w	r3, [sl]
 800799c:	2b00      	cmp	r3, #0
 800799e:	f000 80a2 	beq.w	8007ae6 <_vfiprintf_r+0x20e>
 80079a2:	2300      	movs	r3, #0
 80079a4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80079a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80079ac:	f10a 0a01 	add.w	sl, sl, #1
 80079b0:	9304      	str	r3, [sp, #16]
 80079b2:	9307      	str	r3, [sp, #28]
 80079b4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80079b8:	931a      	str	r3, [sp, #104]	; 0x68
 80079ba:	4654      	mov	r4, sl
 80079bc:	2205      	movs	r2, #5
 80079be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079c2:	4858      	ldr	r0, [pc, #352]	; (8007b24 <_vfiprintf_r+0x24c>)
 80079c4:	f7f8 fc24 	bl	8000210 <memchr>
 80079c8:	9a04      	ldr	r2, [sp, #16]
 80079ca:	b9d8      	cbnz	r0, 8007a04 <_vfiprintf_r+0x12c>
 80079cc:	06d1      	lsls	r1, r2, #27
 80079ce:	bf44      	itt	mi
 80079d0:	2320      	movmi	r3, #32
 80079d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80079d6:	0713      	lsls	r3, r2, #28
 80079d8:	bf44      	itt	mi
 80079da:	232b      	movmi	r3, #43	; 0x2b
 80079dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80079e0:	f89a 3000 	ldrb.w	r3, [sl]
 80079e4:	2b2a      	cmp	r3, #42	; 0x2a
 80079e6:	d015      	beq.n	8007a14 <_vfiprintf_r+0x13c>
 80079e8:	9a07      	ldr	r2, [sp, #28]
 80079ea:	4654      	mov	r4, sl
 80079ec:	2000      	movs	r0, #0
 80079ee:	f04f 0c0a 	mov.w	ip, #10
 80079f2:	4621      	mov	r1, r4
 80079f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80079f8:	3b30      	subs	r3, #48	; 0x30
 80079fa:	2b09      	cmp	r3, #9
 80079fc:	d94e      	bls.n	8007a9c <_vfiprintf_r+0x1c4>
 80079fe:	b1b0      	cbz	r0, 8007a2e <_vfiprintf_r+0x156>
 8007a00:	9207      	str	r2, [sp, #28]
 8007a02:	e014      	b.n	8007a2e <_vfiprintf_r+0x156>
 8007a04:	eba0 0308 	sub.w	r3, r0, r8
 8007a08:	fa09 f303 	lsl.w	r3, r9, r3
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	9304      	str	r3, [sp, #16]
 8007a10:	46a2      	mov	sl, r4
 8007a12:	e7d2      	b.n	80079ba <_vfiprintf_r+0xe2>
 8007a14:	9b03      	ldr	r3, [sp, #12]
 8007a16:	1d19      	adds	r1, r3, #4
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	9103      	str	r1, [sp, #12]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	bfbb      	ittet	lt
 8007a20:	425b      	neglt	r3, r3
 8007a22:	f042 0202 	orrlt.w	r2, r2, #2
 8007a26:	9307      	strge	r3, [sp, #28]
 8007a28:	9307      	strlt	r3, [sp, #28]
 8007a2a:	bfb8      	it	lt
 8007a2c:	9204      	strlt	r2, [sp, #16]
 8007a2e:	7823      	ldrb	r3, [r4, #0]
 8007a30:	2b2e      	cmp	r3, #46	; 0x2e
 8007a32:	d10c      	bne.n	8007a4e <_vfiprintf_r+0x176>
 8007a34:	7863      	ldrb	r3, [r4, #1]
 8007a36:	2b2a      	cmp	r3, #42	; 0x2a
 8007a38:	d135      	bne.n	8007aa6 <_vfiprintf_r+0x1ce>
 8007a3a:	9b03      	ldr	r3, [sp, #12]
 8007a3c:	1d1a      	adds	r2, r3, #4
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	9203      	str	r2, [sp, #12]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	bfb8      	it	lt
 8007a46:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007a4a:	3402      	adds	r4, #2
 8007a4c:	9305      	str	r3, [sp, #20]
 8007a4e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007b34 <_vfiprintf_r+0x25c>
 8007a52:	7821      	ldrb	r1, [r4, #0]
 8007a54:	2203      	movs	r2, #3
 8007a56:	4650      	mov	r0, sl
 8007a58:	f7f8 fbda 	bl	8000210 <memchr>
 8007a5c:	b140      	cbz	r0, 8007a70 <_vfiprintf_r+0x198>
 8007a5e:	2340      	movs	r3, #64	; 0x40
 8007a60:	eba0 000a 	sub.w	r0, r0, sl
 8007a64:	fa03 f000 	lsl.w	r0, r3, r0
 8007a68:	9b04      	ldr	r3, [sp, #16]
 8007a6a:	4303      	orrs	r3, r0
 8007a6c:	3401      	adds	r4, #1
 8007a6e:	9304      	str	r3, [sp, #16]
 8007a70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a74:	482c      	ldr	r0, [pc, #176]	; (8007b28 <_vfiprintf_r+0x250>)
 8007a76:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007a7a:	2206      	movs	r2, #6
 8007a7c:	f7f8 fbc8 	bl	8000210 <memchr>
 8007a80:	2800      	cmp	r0, #0
 8007a82:	d03f      	beq.n	8007b04 <_vfiprintf_r+0x22c>
 8007a84:	4b29      	ldr	r3, [pc, #164]	; (8007b2c <_vfiprintf_r+0x254>)
 8007a86:	bb1b      	cbnz	r3, 8007ad0 <_vfiprintf_r+0x1f8>
 8007a88:	9b03      	ldr	r3, [sp, #12]
 8007a8a:	3307      	adds	r3, #7
 8007a8c:	f023 0307 	bic.w	r3, r3, #7
 8007a90:	3308      	adds	r3, #8
 8007a92:	9303      	str	r3, [sp, #12]
 8007a94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a96:	443b      	add	r3, r7
 8007a98:	9309      	str	r3, [sp, #36]	; 0x24
 8007a9a:	e767      	b.n	800796c <_vfiprintf_r+0x94>
 8007a9c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007aa0:	460c      	mov	r4, r1
 8007aa2:	2001      	movs	r0, #1
 8007aa4:	e7a5      	b.n	80079f2 <_vfiprintf_r+0x11a>
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	3401      	adds	r4, #1
 8007aaa:	9305      	str	r3, [sp, #20]
 8007aac:	4619      	mov	r1, r3
 8007aae:	f04f 0c0a 	mov.w	ip, #10
 8007ab2:	4620      	mov	r0, r4
 8007ab4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007ab8:	3a30      	subs	r2, #48	; 0x30
 8007aba:	2a09      	cmp	r2, #9
 8007abc:	d903      	bls.n	8007ac6 <_vfiprintf_r+0x1ee>
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d0c5      	beq.n	8007a4e <_vfiprintf_r+0x176>
 8007ac2:	9105      	str	r1, [sp, #20]
 8007ac4:	e7c3      	b.n	8007a4e <_vfiprintf_r+0x176>
 8007ac6:	fb0c 2101 	mla	r1, ip, r1, r2
 8007aca:	4604      	mov	r4, r0
 8007acc:	2301      	movs	r3, #1
 8007ace:	e7f0      	b.n	8007ab2 <_vfiprintf_r+0x1da>
 8007ad0:	ab03      	add	r3, sp, #12
 8007ad2:	9300      	str	r3, [sp, #0]
 8007ad4:	462a      	mov	r2, r5
 8007ad6:	4b16      	ldr	r3, [pc, #88]	; (8007b30 <_vfiprintf_r+0x258>)
 8007ad8:	a904      	add	r1, sp, #16
 8007ada:	4630      	mov	r0, r6
 8007adc:	f3af 8000 	nop.w
 8007ae0:	4607      	mov	r7, r0
 8007ae2:	1c78      	adds	r0, r7, #1
 8007ae4:	d1d6      	bne.n	8007a94 <_vfiprintf_r+0x1bc>
 8007ae6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ae8:	07d9      	lsls	r1, r3, #31
 8007aea:	d405      	bmi.n	8007af8 <_vfiprintf_r+0x220>
 8007aec:	89ab      	ldrh	r3, [r5, #12]
 8007aee:	059a      	lsls	r2, r3, #22
 8007af0:	d402      	bmi.n	8007af8 <_vfiprintf_r+0x220>
 8007af2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007af4:	f7ff fd77 	bl	80075e6 <__retarget_lock_release_recursive>
 8007af8:	89ab      	ldrh	r3, [r5, #12]
 8007afa:	065b      	lsls	r3, r3, #25
 8007afc:	f53f af12 	bmi.w	8007924 <_vfiprintf_r+0x4c>
 8007b00:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007b02:	e711      	b.n	8007928 <_vfiprintf_r+0x50>
 8007b04:	ab03      	add	r3, sp, #12
 8007b06:	9300      	str	r3, [sp, #0]
 8007b08:	462a      	mov	r2, r5
 8007b0a:	4b09      	ldr	r3, [pc, #36]	; (8007b30 <_vfiprintf_r+0x258>)
 8007b0c:	a904      	add	r1, sp, #16
 8007b0e:	4630      	mov	r0, r6
 8007b10:	f000 f880 	bl	8007c14 <_printf_i>
 8007b14:	e7e4      	b.n	8007ae0 <_vfiprintf_r+0x208>
 8007b16:	bf00      	nop
 8007b18:	08008614 	.word	0x08008614
 8007b1c:	08008634 	.word	0x08008634
 8007b20:	080085f4 	.word	0x080085f4
 8007b24:	08008654 	.word	0x08008654
 8007b28:	0800865e 	.word	0x0800865e
 8007b2c:	00000000 	.word	0x00000000
 8007b30:	080078b3 	.word	0x080078b3
 8007b34:	0800865a 	.word	0x0800865a

08007b38 <_printf_common>:
 8007b38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b3c:	4616      	mov	r6, r2
 8007b3e:	4699      	mov	r9, r3
 8007b40:	688a      	ldr	r2, [r1, #8]
 8007b42:	690b      	ldr	r3, [r1, #16]
 8007b44:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007b48:	4293      	cmp	r3, r2
 8007b4a:	bfb8      	it	lt
 8007b4c:	4613      	movlt	r3, r2
 8007b4e:	6033      	str	r3, [r6, #0]
 8007b50:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007b54:	4607      	mov	r7, r0
 8007b56:	460c      	mov	r4, r1
 8007b58:	b10a      	cbz	r2, 8007b5e <_printf_common+0x26>
 8007b5a:	3301      	adds	r3, #1
 8007b5c:	6033      	str	r3, [r6, #0]
 8007b5e:	6823      	ldr	r3, [r4, #0]
 8007b60:	0699      	lsls	r1, r3, #26
 8007b62:	bf42      	ittt	mi
 8007b64:	6833      	ldrmi	r3, [r6, #0]
 8007b66:	3302      	addmi	r3, #2
 8007b68:	6033      	strmi	r3, [r6, #0]
 8007b6a:	6825      	ldr	r5, [r4, #0]
 8007b6c:	f015 0506 	ands.w	r5, r5, #6
 8007b70:	d106      	bne.n	8007b80 <_printf_common+0x48>
 8007b72:	f104 0a19 	add.w	sl, r4, #25
 8007b76:	68e3      	ldr	r3, [r4, #12]
 8007b78:	6832      	ldr	r2, [r6, #0]
 8007b7a:	1a9b      	subs	r3, r3, r2
 8007b7c:	42ab      	cmp	r3, r5
 8007b7e:	dc26      	bgt.n	8007bce <_printf_common+0x96>
 8007b80:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007b84:	1e13      	subs	r3, r2, #0
 8007b86:	6822      	ldr	r2, [r4, #0]
 8007b88:	bf18      	it	ne
 8007b8a:	2301      	movne	r3, #1
 8007b8c:	0692      	lsls	r2, r2, #26
 8007b8e:	d42b      	bmi.n	8007be8 <_printf_common+0xb0>
 8007b90:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007b94:	4649      	mov	r1, r9
 8007b96:	4638      	mov	r0, r7
 8007b98:	47c0      	blx	r8
 8007b9a:	3001      	adds	r0, #1
 8007b9c:	d01e      	beq.n	8007bdc <_printf_common+0xa4>
 8007b9e:	6823      	ldr	r3, [r4, #0]
 8007ba0:	68e5      	ldr	r5, [r4, #12]
 8007ba2:	6832      	ldr	r2, [r6, #0]
 8007ba4:	f003 0306 	and.w	r3, r3, #6
 8007ba8:	2b04      	cmp	r3, #4
 8007baa:	bf08      	it	eq
 8007bac:	1aad      	subeq	r5, r5, r2
 8007bae:	68a3      	ldr	r3, [r4, #8]
 8007bb0:	6922      	ldr	r2, [r4, #16]
 8007bb2:	bf0c      	ite	eq
 8007bb4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007bb8:	2500      	movne	r5, #0
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	bfc4      	itt	gt
 8007bbe:	1a9b      	subgt	r3, r3, r2
 8007bc0:	18ed      	addgt	r5, r5, r3
 8007bc2:	2600      	movs	r6, #0
 8007bc4:	341a      	adds	r4, #26
 8007bc6:	42b5      	cmp	r5, r6
 8007bc8:	d11a      	bne.n	8007c00 <_printf_common+0xc8>
 8007bca:	2000      	movs	r0, #0
 8007bcc:	e008      	b.n	8007be0 <_printf_common+0xa8>
 8007bce:	2301      	movs	r3, #1
 8007bd0:	4652      	mov	r2, sl
 8007bd2:	4649      	mov	r1, r9
 8007bd4:	4638      	mov	r0, r7
 8007bd6:	47c0      	blx	r8
 8007bd8:	3001      	adds	r0, #1
 8007bda:	d103      	bne.n	8007be4 <_printf_common+0xac>
 8007bdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007be0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007be4:	3501      	adds	r5, #1
 8007be6:	e7c6      	b.n	8007b76 <_printf_common+0x3e>
 8007be8:	18e1      	adds	r1, r4, r3
 8007bea:	1c5a      	adds	r2, r3, #1
 8007bec:	2030      	movs	r0, #48	; 0x30
 8007bee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007bf2:	4422      	add	r2, r4
 8007bf4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007bf8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007bfc:	3302      	adds	r3, #2
 8007bfe:	e7c7      	b.n	8007b90 <_printf_common+0x58>
 8007c00:	2301      	movs	r3, #1
 8007c02:	4622      	mov	r2, r4
 8007c04:	4649      	mov	r1, r9
 8007c06:	4638      	mov	r0, r7
 8007c08:	47c0      	blx	r8
 8007c0a:	3001      	adds	r0, #1
 8007c0c:	d0e6      	beq.n	8007bdc <_printf_common+0xa4>
 8007c0e:	3601      	adds	r6, #1
 8007c10:	e7d9      	b.n	8007bc6 <_printf_common+0x8e>
	...

08007c14 <_printf_i>:
 8007c14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007c18:	7e0f      	ldrb	r7, [r1, #24]
 8007c1a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007c1c:	2f78      	cmp	r7, #120	; 0x78
 8007c1e:	4691      	mov	r9, r2
 8007c20:	4680      	mov	r8, r0
 8007c22:	460c      	mov	r4, r1
 8007c24:	469a      	mov	sl, r3
 8007c26:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007c2a:	d807      	bhi.n	8007c3c <_printf_i+0x28>
 8007c2c:	2f62      	cmp	r7, #98	; 0x62
 8007c2e:	d80a      	bhi.n	8007c46 <_printf_i+0x32>
 8007c30:	2f00      	cmp	r7, #0
 8007c32:	f000 80d8 	beq.w	8007de6 <_printf_i+0x1d2>
 8007c36:	2f58      	cmp	r7, #88	; 0x58
 8007c38:	f000 80a3 	beq.w	8007d82 <_printf_i+0x16e>
 8007c3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007c40:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007c44:	e03a      	b.n	8007cbc <_printf_i+0xa8>
 8007c46:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007c4a:	2b15      	cmp	r3, #21
 8007c4c:	d8f6      	bhi.n	8007c3c <_printf_i+0x28>
 8007c4e:	a101      	add	r1, pc, #4	; (adr r1, 8007c54 <_printf_i+0x40>)
 8007c50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007c54:	08007cad 	.word	0x08007cad
 8007c58:	08007cc1 	.word	0x08007cc1
 8007c5c:	08007c3d 	.word	0x08007c3d
 8007c60:	08007c3d 	.word	0x08007c3d
 8007c64:	08007c3d 	.word	0x08007c3d
 8007c68:	08007c3d 	.word	0x08007c3d
 8007c6c:	08007cc1 	.word	0x08007cc1
 8007c70:	08007c3d 	.word	0x08007c3d
 8007c74:	08007c3d 	.word	0x08007c3d
 8007c78:	08007c3d 	.word	0x08007c3d
 8007c7c:	08007c3d 	.word	0x08007c3d
 8007c80:	08007dcd 	.word	0x08007dcd
 8007c84:	08007cf1 	.word	0x08007cf1
 8007c88:	08007daf 	.word	0x08007daf
 8007c8c:	08007c3d 	.word	0x08007c3d
 8007c90:	08007c3d 	.word	0x08007c3d
 8007c94:	08007def 	.word	0x08007def
 8007c98:	08007c3d 	.word	0x08007c3d
 8007c9c:	08007cf1 	.word	0x08007cf1
 8007ca0:	08007c3d 	.word	0x08007c3d
 8007ca4:	08007c3d 	.word	0x08007c3d
 8007ca8:	08007db7 	.word	0x08007db7
 8007cac:	682b      	ldr	r3, [r5, #0]
 8007cae:	1d1a      	adds	r2, r3, #4
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	602a      	str	r2, [r5, #0]
 8007cb4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007cb8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007cbc:	2301      	movs	r3, #1
 8007cbe:	e0a3      	b.n	8007e08 <_printf_i+0x1f4>
 8007cc0:	6820      	ldr	r0, [r4, #0]
 8007cc2:	6829      	ldr	r1, [r5, #0]
 8007cc4:	0606      	lsls	r6, r0, #24
 8007cc6:	f101 0304 	add.w	r3, r1, #4
 8007cca:	d50a      	bpl.n	8007ce2 <_printf_i+0xce>
 8007ccc:	680e      	ldr	r6, [r1, #0]
 8007cce:	602b      	str	r3, [r5, #0]
 8007cd0:	2e00      	cmp	r6, #0
 8007cd2:	da03      	bge.n	8007cdc <_printf_i+0xc8>
 8007cd4:	232d      	movs	r3, #45	; 0x2d
 8007cd6:	4276      	negs	r6, r6
 8007cd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007cdc:	485e      	ldr	r0, [pc, #376]	; (8007e58 <_printf_i+0x244>)
 8007cde:	230a      	movs	r3, #10
 8007ce0:	e019      	b.n	8007d16 <_printf_i+0x102>
 8007ce2:	680e      	ldr	r6, [r1, #0]
 8007ce4:	602b      	str	r3, [r5, #0]
 8007ce6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007cea:	bf18      	it	ne
 8007cec:	b236      	sxthne	r6, r6
 8007cee:	e7ef      	b.n	8007cd0 <_printf_i+0xbc>
 8007cf0:	682b      	ldr	r3, [r5, #0]
 8007cf2:	6820      	ldr	r0, [r4, #0]
 8007cf4:	1d19      	adds	r1, r3, #4
 8007cf6:	6029      	str	r1, [r5, #0]
 8007cf8:	0601      	lsls	r1, r0, #24
 8007cfa:	d501      	bpl.n	8007d00 <_printf_i+0xec>
 8007cfc:	681e      	ldr	r6, [r3, #0]
 8007cfe:	e002      	b.n	8007d06 <_printf_i+0xf2>
 8007d00:	0646      	lsls	r6, r0, #25
 8007d02:	d5fb      	bpl.n	8007cfc <_printf_i+0xe8>
 8007d04:	881e      	ldrh	r6, [r3, #0]
 8007d06:	4854      	ldr	r0, [pc, #336]	; (8007e58 <_printf_i+0x244>)
 8007d08:	2f6f      	cmp	r7, #111	; 0x6f
 8007d0a:	bf0c      	ite	eq
 8007d0c:	2308      	moveq	r3, #8
 8007d0e:	230a      	movne	r3, #10
 8007d10:	2100      	movs	r1, #0
 8007d12:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007d16:	6865      	ldr	r5, [r4, #4]
 8007d18:	60a5      	str	r5, [r4, #8]
 8007d1a:	2d00      	cmp	r5, #0
 8007d1c:	bfa2      	ittt	ge
 8007d1e:	6821      	ldrge	r1, [r4, #0]
 8007d20:	f021 0104 	bicge.w	r1, r1, #4
 8007d24:	6021      	strge	r1, [r4, #0]
 8007d26:	b90e      	cbnz	r6, 8007d2c <_printf_i+0x118>
 8007d28:	2d00      	cmp	r5, #0
 8007d2a:	d04d      	beq.n	8007dc8 <_printf_i+0x1b4>
 8007d2c:	4615      	mov	r5, r2
 8007d2e:	fbb6 f1f3 	udiv	r1, r6, r3
 8007d32:	fb03 6711 	mls	r7, r3, r1, r6
 8007d36:	5dc7      	ldrb	r7, [r0, r7]
 8007d38:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007d3c:	4637      	mov	r7, r6
 8007d3e:	42bb      	cmp	r3, r7
 8007d40:	460e      	mov	r6, r1
 8007d42:	d9f4      	bls.n	8007d2e <_printf_i+0x11a>
 8007d44:	2b08      	cmp	r3, #8
 8007d46:	d10b      	bne.n	8007d60 <_printf_i+0x14c>
 8007d48:	6823      	ldr	r3, [r4, #0]
 8007d4a:	07de      	lsls	r6, r3, #31
 8007d4c:	d508      	bpl.n	8007d60 <_printf_i+0x14c>
 8007d4e:	6923      	ldr	r3, [r4, #16]
 8007d50:	6861      	ldr	r1, [r4, #4]
 8007d52:	4299      	cmp	r1, r3
 8007d54:	bfde      	ittt	le
 8007d56:	2330      	movle	r3, #48	; 0x30
 8007d58:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007d5c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8007d60:	1b52      	subs	r2, r2, r5
 8007d62:	6122      	str	r2, [r4, #16]
 8007d64:	f8cd a000 	str.w	sl, [sp]
 8007d68:	464b      	mov	r3, r9
 8007d6a:	aa03      	add	r2, sp, #12
 8007d6c:	4621      	mov	r1, r4
 8007d6e:	4640      	mov	r0, r8
 8007d70:	f7ff fee2 	bl	8007b38 <_printf_common>
 8007d74:	3001      	adds	r0, #1
 8007d76:	d14c      	bne.n	8007e12 <_printf_i+0x1fe>
 8007d78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007d7c:	b004      	add	sp, #16
 8007d7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d82:	4835      	ldr	r0, [pc, #212]	; (8007e58 <_printf_i+0x244>)
 8007d84:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007d88:	6829      	ldr	r1, [r5, #0]
 8007d8a:	6823      	ldr	r3, [r4, #0]
 8007d8c:	f851 6b04 	ldr.w	r6, [r1], #4
 8007d90:	6029      	str	r1, [r5, #0]
 8007d92:	061d      	lsls	r5, r3, #24
 8007d94:	d514      	bpl.n	8007dc0 <_printf_i+0x1ac>
 8007d96:	07df      	lsls	r7, r3, #31
 8007d98:	bf44      	itt	mi
 8007d9a:	f043 0320 	orrmi.w	r3, r3, #32
 8007d9e:	6023      	strmi	r3, [r4, #0]
 8007da0:	b91e      	cbnz	r6, 8007daa <_printf_i+0x196>
 8007da2:	6823      	ldr	r3, [r4, #0]
 8007da4:	f023 0320 	bic.w	r3, r3, #32
 8007da8:	6023      	str	r3, [r4, #0]
 8007daa:	2310      	movs	r3, #16
 8007dac:	e7b0      	b.n	8007d10 <_printf_i+0xfc>
 8007dae:	6823      	ldr	r3, [r4, #0]
 8007db0:	f043 0320 	orr.w	r3, r3, #32
 8007db4:	6023      	str	r3, [r4, #0]
 8007db6:	2378      	movs	r3, #120	; 0x78
 8007db8:	4828      	ldr	r0, [pc, #160]	; (8007e5c <_printf_i+0x248>)
 8007dba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007dbe:	e7e3      	b.n	8007d88 <_printf_i+0x174>
 8007dc0:	0659      	lsls	r1, r3, #25
 8007dc2:	bf48      	it	mi
 8007dc4:	b2b6      	uxthmi	r6, r6
 8007dc6:	e7e6      	b.n	8007d96 <_printf_i+0x182>
 8007dc8:	4615      	mov	r5, r2
 8007dca:	e7bb      	b.n	8007d44 <_printf_i+0x130>
 8007dcc:	682b      	ldr	r3, [r5, #0]
 8007dce:	6826      	ldr	r6, [r4, #0]
 8007dd0:	6961      	ldr	r1, [r4, #20]
 8007dd2:	1d18      	adds	r0, r3, #4
 8007dd4:	6028      	str	r0, [r5, #0]
 8007dd6:	0635      	lsls	r5, r6, #24
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	d501      	bpl.n	8007de0 <_printf_i+0x1cc>
 8007ddc:	6019      	str	r1, [r3, #0]
 8007dde:	e002      	b.n	8007de6 <_printf_i+0x1d2>
 8007de0:	0670      	lsls	r0, r6, #25
 8007de2:	d5fb      	bpl.n	8007ddc <_printf_i+0x1c8>
 8007de4:	8019      	strh	r1, [r3, #0]
 8007de6:	2300      	movs	r3, #0
 8007de8:	6123      	str	r3, [r4, #16]
 8007dea:	4615      	mov	r5, r2
 8007dec:	e7ba      	b.n	8007d64 <_printf_i+0x150>
 8007dee:	682b      	ldr	r3, [r5, #0]
 8007df0:	1d1a      	adds	r2, r3, #4
 8007df2:	602a      	str	r2, [r5, #0]
 8007df4:	681d      	ldr	r5, [r3, #0]
 8007df6:	6862      	ldr	r2, [r4, #4]
 8007df8:	2100      	movs	r1, #0
 8007dfa:	4628      	mov	r0, r5
 8007dfc:	f7f8 fa08 	bl	8000210 <memchr>
 8007e00:	b108      	cbz	r0, 8007e06 <_printf_i+0x1f2>
 8007e02:	1b40      	subs	r0, r0, r5
 8007e04:	6060      	str	r0, [r4, #4]
 8007e06:	6863      	ldr	r3, [r4, #4]
 8007e08:	6123      	str	r3, [r4, #16]
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e10:	e7a8      	b.n	8007d64 <_printf_i+0x150>
 8007e12:	6923      	ldr	r3, [r4, #16]
 8007e14:	462a      	mov	r2, r5
 8007e16:	4649      	mov	r1, r9
 8007e18:	4640      	mov	r0, r8
 8007e1a:	47d0      	blx	sl
 8007e1c:	3001      	adds	r0, #1
 8007e1e:	d0ab      	beq.n	8007d78 <_printf_i+0x164>
 8007e20:	6823      	ldr	r3, [r4, #0]
 8007e22:	079b      	lsls	r3, r3, #30
 8007e24:	d413      	bmi.n	8007e4e <_printf_i+0x23a>
 8007e26:	68e0      	ldr	r0, [r4, #12]
 8007e28:	9b03      	ldr	r3, [sp, #12]
 8007e2a:	4298      	cmp	r0, r3
 8007e2c:	bfb8      	it	lt
 8007e2e:	4618      	movlt	r0, r3
 8007e30:	e7a4      	b.n	8007d7c <_printf_i+0x168>
 8007e32:	2301      	movs	r3, #1
 8007e34:	4632      	mov	r2, r6
 8007e36:	4649      	mov	r1, r9
 8007e38:	4640      	mov	r0, r8
 8007e3a:	47d0      	blx	sl
 8007e3c:	3001      	adds	r0, #1
 8007e3e:	d09b      	beq.n	8007d78 <_printf_i+0x164>
 8007e40:	3501      	adds	r5, #1
 8007e42:	68e3      	ldr	r3, [r4, #12]
 8007e44:	9903      	ldr	r1, [sp, #12]
 8007e46:	1a5b      	subs	r3, r3, r1
 8007e48:	42ab      	cmp	r3, r5
 8007e4a:	dcf2      	bgt.n	8007e32 <_printf_i+0x21e>
 8007e4c:	e7eb      	b.n	8007e26 <_printf_i+0x212>
 8007e4e:	2500      	movs	r5, #0
 8007e50:	f104 0619 	add.w	r6, r4, #25
 8007e54:	e7f5      	b.n	8007e42 <_printf_i+0x22e>
 8007e56:	bf00      	nop
 8007e58:	08008665 	.word	0x08008665
 8007e5c:	08008676 	.word	0x08008676

08007e60 <_sbrk_r>:
 8007e60:	b538      	push	{r3, r4, r5, lr}
 8007e62:	4d06      	ldr	r5, [pc, #24]	; (8007e7c <_sbrk_r+0x1c>)
 8007e64:	2300      	movs	r3, #0
 8007e66:	4604      	mov	r4, r0
 8007e68:	4608      	mov	r0, r1
 8007e6a:	602b      	str	r3, [r5, #0]
 8007e6c:	f7fa f9a0 	bl	80021b0 <_sbrk>
 8007e70:	1c43      	adds	r3, r0, #1
 8007e72:	d102      	bne.n	8007e7a <_sbrk_r+0x1a>
 8007e74:	682b      	ldr	r3, [r5, #0]
 8007e76:	b103      	cbz	r3, 8007e7a <_sbrk_r+0x1a>
 8007e78:	6023      	str	r3, [r4, #0]
 8007e7a:	bd38      	pop	{r3, r4, r5, pc}
 8007e7c:	20000914 	.word	0x20000914

08007e80 <__sread>:
 8007e80:	b510      	push	{r4, lr}
 8007e82:	460c      	mov	r4, r1
 8007e84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e88:	f000 f8a0 	bl	8007fcc <_read_r>
 8007e8c:	2800      	cmp	r0, #0
 8007e8e:	bfab      	itete	ge
 8007e90:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007e92:	89a3      	ldrhlt	r3, [r4, #12]
 8007e94:	181b      	addge	r3, r3, r0
 8007e96:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007e9a:	bfac      	ite	ge
 8007e9c:	6563      	strge	r3, [r4, #84]	; 0x54
 8007e9e:	81a3      	strhlt	r3, [r4, #12]
 8007ea0:	bd10      	pop	{r4, pc}

08007ea2 <__swrite>:
 8007ea2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ea6:	461f      	mov	r7, r3
 8007ea8:	898b      	ldrh	r3, [r1, #12]
 8007eaa:	05db      	lsls	r3, r3, #23
 8007eac:	4605      	mov	r5, r0
 8007eae:	460c      	mov	r4, r1
 8007eb0:	4616      	mov	r6, r2
 8007eb2:	d505      	bpl.n	8007ec0 <__swrite+0x1e>
 8007eb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007eb8:	2302      	movs	r3, #2
 8007eba:	2200      	movs	r2, #0
 8007ebc:	f000 f868 	bl	8007f90 <_lseek_r>
 8007ec0:	89a3      	ldrh	r3, [r4, #12]
 8007ec2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007ec6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007eca:	81a3      	strh	r3, [r4, #12]
 8007ecc:	4632      	mov	r2, r6
 8007ece:	463b      	mov	r3, r7
 8007ed0:	4628      	mov	r0, r5
 8007ed2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007ed6:	f000 b817 	b.w	8007f08 <_write_r>

08007eda <__sseek>:
 8007eda:	b510      	push	{r4, lr}
 8007edc:	460c      	mov	r4, r1
 8007ede:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ee2:	f000 f855 	bl	8007f90 <_lseek_r>
 8007ee6:	1c43      	adds	r3, r0, #1
 8007ee8:	89a3      	ldrh	r3, [r4, #12]
 8007eea:	bf15      	itete	ne
 8007eec:	6560      	strne	r0, [r4, #84]	; 0x54
 8007eee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007ef2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007ef6:	81a3      	strheq	r3, [r4, #12]
 8007ef8:	bf18      	it	ne
 8007efa:	81a3      	strhne	r3, [r4, #12]
 8007efc:	bd10      	pop	{r4, pc}

08007efe <__sclose>:
 8007efe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f02:	f000 b813 	b.w	8007f2c <_close_r>
	...

08007f08 <_write_r>:
 8007f08:	b538      	push	{r3, r4, r5, lr}
 8007f0a:	4d07      	ldr	r5, [pc, #28]	; (8007f28 <_write_r+0x20>)
 8007f0c:	4604      	mov	r4, r0
 8007f0e:	4608      	mov	r0, r1
 8007f10:	4611      	mov	r1, r2
 8007f12:	2200      	movs	r2, #0
 8007f14:	602a      	str	r2, [r5, #0]
 8007f16:	461a      	mov	r2, r3
 8007f18:	f7f9 fef2 	bl	8001d00 <_write>
 8007f1c:	1c43      	adds	r3, r0, #1
 8007f1e:	d102      	bne.n	8007f26 <_write_r+0x1e>
 8007f20:	682b      	ldr	r3, [r5, #0]
 8007f22:	b103      	cbz	r3, 8007f26 <_write_r+0x1e>
 8007f24:	6023      	str	r3, [r4, #0]
 8007f26:	bd38      	pop	{r3, r4, r5, pc}
 8007f28:	20000914 	.word	0x20000914

08007f2c <_close_r>:
 8007f2c:	b538      	push	{r3, r4, r5, lr}
 8007f2e:	4d06      	ldr	r5, [pc, #24]	; (8007f48 <_close_r+0x1c>)
 8007f30:	2300      	movs	r3, #0
 8007f32:	4604      	mov	r4, r0
 8007f34:	4608      	mov	r0, r1
 8007f36:	602b      	str	r3, [r5, #0]
 8007f38:	f7fa f905 	bl	8002146 <_close>
 8007f3c:	1c43      	adds	r3, r0, #1
 8007f3e:	d102      	bne.n	8007f46 <_close_r+0x1a>
 8007f40:	682b      	ldr	r3, [r5, #0]
 8007f42:	b103      	cbz	r3, 8007f46 <_close_r+0x1a>
 8007f44:	6023      	str	r3, [r4, #0]
 8007f46:	bd38      	pop	{r3, r4, r5, pc}
 8007f48:	20000914 	.word	0x20000914

08007f4c <_fstat_r>:
 8007f4c:	b538      	push	{r3, r4, r5, lr}
 8007f4e:	4d07      	ldr	r5, [pc, #28]	; (8007f6c <_fstat_r+0x20>)
 8007f50:	2300      	movs	r3, #0
 8007f52:	4604      	mov	r4, r0
 8007f54:	4608      	mov	r0, r1
 8007f56:	4611      	mov	r1, r2
 8007f58:	602b      	str	r3, [r5, #0]
 8007f5a:	f7fa f900 	bl	800215e <_fstat>
 8007f5e:	1c43      	adds	r3, r0, #1
 8007f60:	d102      	bne.n	8007f68 <_fstat_r+0x1c>
 8007f62:	682b      	ldr	r3, [r5, #0]
 8007f64:	b103      	cbz	r3, 8007f68 <_fstat_r+0x1c>
 8007f66:	6023      	str	r3, [r4, #0]
 8007f68:	bd38      	pop	{r3, r4, r5, pc}
 8007f6a:	bf00      	nop
 8007f6c:	20000914 	.word	0x20000914

08007f70 <_isatty_r>:
 8007f70:	b538      	push	{r3, r4, r5, lr}
 8007f72:	4d06      	ldr	r5, [pc, #24]	; (8007f8c <_isatty_r+0x1c>)
 8007f74:	2300      	movs	r3, #0
 8007f76:	4604      	mov	r4, r0
 8007f78:	4608      	mov	r0, r1
 8007f7a:	602b      	str	r3, [r5, #0]
 8007f7c:	f7fa f8ff 	bl	800217e <_isatty>
 8007f80:	1c43      	adds	r3, r0, #1
 8007f82:	d102      	bne.n	8007f8a <_isatty_r+0x1a>
 8007f84:	682b      	ldr	r3, [r5, #0]
 8007f86:	b103      	cbz	r3, 8007f8a <_isatty_r+0x1a>
 8007f88:	6023      	str	r3, [r4, #0]
 8007f8a:	bd38      	pop	{r3, r4, r5, pc}
 8007f8c:	20000914 	.word	0x20000914

08007f90 <_lseek_r>:
 8007f90:	b538      	push	{r3, r4, r5, lr}
 8007f92:	4d07      	ldr	r5, [pc, #28]	; (8007fb0 <_lseek_r+0x20>)
 8007f94:	4604      	mov	r4, r0
 8007f96:	4608      	mov	r0, r1
 8007f98:	4611      	mov	r1, r2
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	602a      	str	r2, [r5, #0]
 8007f9e:	461a      	mov	r2, r3
 8007fa0:	f7fa f8f8 	bl	8002194 <_lseek>
 8007fa4:	1c43      	adds	r3, r0, #1
 8007fa6:	d102      	bne.n	8007fae <_lseek_r+0x1e>
 8007fa8:	682b      	ldr	r3, [r5, #0]
 8007faa:	b103      	cbz	r3, 8007fae <_lseek_r+0x1e>
 8007fac:	6023      	str	r3, [r4, #0]
 8007fae:	bd38      	pop	{r3, r4, r5, pc}
 8007fb0:	20000914 	.word	0x20000914

08007fb4 <__malloc_lock>:
 8007fb4:	4801      	ldr	r0, [pc, #4]	; (8007fbc <__malloc_lock+0x8>)
 8007fb6:	f7ff bb15 	b.w	80075e4 <__retarget_lock_acquire_recursive>
 8007fba:	bf00      	nop
 8007fbc:	20000908 	.word	0x20000908

08007fc0 <__malloc_unlock>:
 8007fc0:	4801      	ldr	r0, [pc, #4]	; (8007fc8 <__malloc_unlock+0x8>)
 8007fc2:	f7ff bb10 	b.w	80075e6 <__retarget_lock_release_recursive>
 8007fc6:	bf00      	nop
 8007fc8:	20000908 	.word	0x20000908

08007fcc <_read_r>:
 8007fcc:	b538      	push	{r3, r4, r5, lr}
 8007fce:	4d07      	ldr	r5, [pc, #28]	; (8007fec <_read_r+0x20>)
 8007fd0:	4604      	mov	r4, r0
 8007fd2:	4608      	mov	r0, r1
 8007fd4:	4611      	mov	r1, r2
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	602a      	str	r2, [r5, #0]
 8007fda:	461a      	mov	r2, r3
 8007fdc:	f7fa f896 	bl	800210c <_read>
 8007fe0:	1c43      	adds	r3, r0, #1
 8007fe2:	d102      	bne.n	8007fea <_read_r+0x1e>
 8007fe4:	682b      	ldr	r3, [r5, #0]
 8007fe6:	b103      	cbz	r3, 8007fea <_read_r+0x1e>
 8007fe8:	6023      	str	r3, [r4, #0]
 8007fea:	bd38      	pop	{r3, r4, r5, pc}
 8007fec:	20000914 	.word	0x20000914

08007ff0 <_init>:
 8007ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ff2:	bf00      	nop
 8007ff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ff6:	bc08      	pop	{r3}
 8007ff8:	469e      	mov	lr, r3
 8007ffa:	4770      	bx	lr

08007ffc <_fini>:
 8007ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ffe:	bf00      	nop
 8008000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008002:	bc08      	pop	{r3}
 8008004:	469e      	mov	lr, r3
 8008006:	4770      	bx	lr
