Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Thu Nov 17 14:58:25 2016
| Host         : DESKTOP-2A0HF8O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    69 |
| Minimum Number of register sites lost to control set restrictions |   132 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             130 |           47 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             148 |           45 |
| Yes          | No                    | No                     |             404 |           99 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             362 |           97 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                 Enable Signal                                                                                |                                                                     Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                                         |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                   |                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                 |                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                      |                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                      | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                                         |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                 |                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                 |                                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]                      |                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]                      | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]        |                                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                              | design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                   | design_1_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                               | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg2[1]_i_1_n_0                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                               | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg2[1]_i_1_n_0                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                               | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg2[1]_i_1_n_0                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/SR[0]                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                               | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg2[1]_i_1_n_0                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                               | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg2[1]_i_1_n_0                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg2[1]_i_1_n_0                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                               | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg2[1]_i_1_n_0                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/encoder_0/U0/encoder_v2_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                        | design_1_i/encoder_0/U0/encoder_v2_0_S00_AXI_inst/dut/state_pot_r_reg[0]_0                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/encoder_0/U0/encoder_v2_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                       | design_1_i/encoder_0/U0/encoder_v2_0_S00_AXI_inst/dut/state_pot_r_reg[0]_0                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/encoder_0/U0/encoder_v2_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                       | design_1_i/encoder_0/U0/encoder_v2_0_S00_AXI_inst/dut/state_pot_r_reg[0]_0                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/encoder_0/U0/encoder_v2_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                       | design_1_i/encoder_0/U0/encoder_v2_0_S00_AXI_inst/dut/state_pot_r_reg[0]_0                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/encoder_0/U0/encoder_v2_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                       | design_1_i/encoder_0/U0/encoder_v2_0_S00_AXI_inst/dut/state_pot_r_reg[0]_0                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/encoder_0/U0/encoder_v2_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                       | design_1_i/encoder_0/U0/encoder_v2_0_S00_AXI_inst/dut/state_pot_r_reg[0]_0                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/encoder_0/U0/encoder_v2_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                       | design_1_i/encoder_0/U0/encoder_v2_0_S00_AXI_inst/dut/state_pot_r_reg[0]_0                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/encoder_0/U0/encoder_v2_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                        | design_1_i/encoder_0/U0/encoder_v2_0_S00_AXI_inst/dut/state_pot_r_reg[0]_0                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/encoder_0/U0/encoder_v2_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                       | design_1_i/encoder_0/U0/encoder_v2_0_S00_AXI_inst/dut/state_pot_r_reg[0]_0                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/encoder_0/U0/encoder_v2_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                       | design_1_i/encoder_0/U0/encoder_v2_0_S00_AXI_inst/dut/state_pot_r_reg[0]_0                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/encoder_0/U0/encoder_v2_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                       | design_1_i/encoder_0/U0/encoder_v2_0_S00_AXI_inst/dut/state_pot_r_reg[0]_0                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/encoder_0/U0/encoder_v2_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                        | design_1_i/encoder_0/U0/encoder_v2_0_S00_AXI_inst/dut/state_pot_r_reg[0]_0                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                               | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg2[1]_i_1_n_0                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                               | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg2[1]_i_1_n_0                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg2[1]_i_1_n_0                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                               | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg2[1]_i_1_n_0                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                               | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg2[1]_i_1_n_0                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                               | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg2[1]_i_1_n_0                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg2[1]_i_1_n_0                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                               | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg2[1]_i_1_n_0                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg2[1]_i_2_n_0                                                                                                                | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg2[1]_i_1_n_0                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                              | design_1_i/encoder_0/U0/encoder_v2_0_S00_AXI_inst/dut/debounce_count_r[8]_i_1_n_0                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                              | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg2[1]_i_1_n_0                                                                                           |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                                         |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                                         |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                              | design_1_i/encoder_0/U0/encoder_v2_0_S00_AXI_inst/dut/state_pot_r_reg[0]_0                                                                              |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                   | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                7 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                                         |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                              | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/counter[0]_i_1_n_0                                                                                            |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/encoder_0/U0/encoder_v2_0_S00_AXI_inst/axi_rvalid03_out                                                                                                           | design_1_i/encoder_0/U0/encoder_v2_0_S00_AXI_inst/dut/state_pot_r_reg[0]_0                                                                              |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/axi_rvalid03_out                                                                                                                   | design_1_i/pwm_0/U0/pwm_v2_0_S00_AXI_inst/slv_reg2[1]_i_1_n_0                                                                                           |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/encoder_0/U0/encoder_v2_0_S00_AXI_inst/dut/state_r[2]_i_1_n_0                                                                                                     | design_1_i/encoder_0/U0/encoder_v2_0_S00_AXI_inst/dut/state_pot_r_reg[0]_0                                                                              |               19 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                                         |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                          |                                                                                                                                                         |               12 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                         |                                                                                                                                                         |               11 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                                                         |               10 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                                         |                9 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                         |                9 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                         |               10 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                                         |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                                         |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               13 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                              |                                                                                                                                                         |               48 |            131 |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


